
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053090                       # Number of seconds simulated
sim_ticks                                 53090132535                       # Number of ticks simulated
final_tick                                53090132535                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 236696                       # Simulator instruction rate (inst/s)
host_op_rate                                   236696                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26942580                       # Simulator tick rate (ticks/s)
host_mem_usage                                 693464                       # Number of bytes of host memory used
host_seconds                                  1970.49                       # Real time elapsed on the host
sim_insts                                   466407892                       # Number of instructions simulated
sim_ops                                     466407892                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        138752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       5759552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       1089536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       1059008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       1137984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       1105472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       1120640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       1082752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       1176960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       1146624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       1144192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       1102144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       1192512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       1165184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       1170048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       1138688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       1223872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22972224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       138752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        157056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17111936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17111936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          89993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          17024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          16547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          17781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          17273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          17510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          16918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          18390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          17916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          17878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          17221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          18633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          18206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          18282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          17792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          19123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              358941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        267374                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267374                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          2613518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        108486299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst           235072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         20522382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst            22904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         19947360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            10849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         21434944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         20822551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst             6027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         21108254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            16877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         20394600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst             6027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         22169091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst             2411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         21597686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst             4822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         21551877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst             2411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         20759865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst            26521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         22462027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst             2411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         21947280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst             3616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         22038898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst             2411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         21448204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst             2411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         23052721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             432702329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      2613518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst       235072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst        22904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        10849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst         6027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        16877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst         6027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst         2411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst         4822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst         2411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst        26521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst         2411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst         3616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst         2411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst         2411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2958290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       322318578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            322318578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       322318578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         2613518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       108486299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst          235072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        20522382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst           22904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        19947360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           10849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        21434944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        20822551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst            6027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        21108254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           16877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        20394600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst            6027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        22169091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst            2411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        21597686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst            4822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        21551877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst            2411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        20759865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst           26521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        22462027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst            2411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        21947280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst            3616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        22038898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst            2411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        21448204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst            2411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        23052721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            755020907                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              16413025                       # Number of BP lookups
system.cpu00.branchPred.condPredicted         9953756                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect           22879                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           11482431                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits               8320599                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           72.463740                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS               3224352                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               90                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups        265166                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits           264289                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            877                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          262                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                   21253436                       # DTB read hits
system.cpu00.dtb.read_misses                     5618                       # DTB read misses
system.cpu00.dtb.read_acv                           1                       # DTB read access violations
system.cpu00.dtb.read_accesses               21259054                       # DTB read accesses
system.cpu00.dtb.write_hits                   7525753                       # DTB write hits
system.cpu00.dtb.write_misses                    2202                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses               7527955                       # DTB write accesses
system.cpu00.dtb.data_hits                   28779189                       # DTB hits
system.cpu00.dtb.data_misses                     7820                       # DTB misses
system.cpu00.dtb.data_acv                           1                       # DTB access violations
system.cpu00.dtb.data_accesses               28787009                       # DTB accesses
system.cpu00.itb.fetch_hits                  15827006                       # ITB hits
system.cpu00.itb.fetch_misses                     176                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses              15827182                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               5349                       # Number of system calls
system.cpu00.numCycles                       44760032                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           102110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                    122360708                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  16413025                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         11809240                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    44391291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 52954                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                185                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6657                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                15827006                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2527                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         44526757                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.748026                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.096434                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               21364173     47.98%     47.98% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 881949      1.98%     49.96% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                2363047      5.31%     55.27% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                2723228      6.12%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                3576151      8.03%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                1905351      4.28%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                4059578      9.12%     82.81% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                 832086      1.87%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                6821194     15.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           44526757                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.366689                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.733705                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                1149718                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles            24188643                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                17294349                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles             1869297                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                24750                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved            2964893                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1758                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts            122022932                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                8042                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                24750                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                2211140                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               5965893                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles     13968076                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                18047975                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4308923                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts            121861005                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents               73604                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1090325                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1907049                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               218170                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands          94714209                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           167480315                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups      148669635                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups        18548278                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps            93904214                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                 809995                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts           265677                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         2059                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                11910027                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           21201736                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores           7540493                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads         1506276                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         419668                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                116766903                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3245                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued               116735224                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued           19391                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        754755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       306140                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          466                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     44526757                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.621687                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.670712                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0          18951097     42.56%     42.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1791673      4.02%     46.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2           1926333      4.33%     50.91% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3           3350481      7.52%     58.44% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4           5742054     12.90%     71.33% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5           4564090     10.25%     81.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6           4254413      9.55%     91.14% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7           1848630      4.15%     95.29% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8           2097986      4.71%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      44526757                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu               1070085     33.41%     33.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult               524326     16.37%     49.78% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     49.78% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd               32161      1.00%     50.78% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     50.78% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     50.78% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult             653514     20.40%     71.18% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                6930      0.22%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     71.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               906229     28.29%     99.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                9927      0.31%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            77296263     66.22%     66.22% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult            2395116      2.05%     68.27% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     68.27% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           4750222      4.07%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                30      0.00%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult          3460716      2.96%     75.30% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv              8382      0.01%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           21294825     18.24%     93.55% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           7529670      6.45%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            116735224                       # Type of FU issued
system.cpu00.iq.rate                         2.608024                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                   3203172                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.027440                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        240847826                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes        97931201                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses     97139378                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads          40371942                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes         19594610                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses     19363903                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses             99095877                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses              20842519                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads        1084576                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       144344                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          921                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        32572                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          226                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       130060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                24750                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                299006                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              348061                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts         121591003                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            5199                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            21201736                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts            7540493                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1956                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                21612                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              309314                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          921                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect        17904                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         4110                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts              22014                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts           116657185                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            21259073                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           78039                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                     4820855                       # number of nop insts executed
system.cpu00.iew.exec_refs                   28787034                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               16317486                       # Number of branches executed
system.cpu00.iew.exec_stores                  7527961                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.606280                       # Inst execution rate
system.cpu00.iew.wb_sent                    116518574                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                   116503281                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                78231703                       # num instructions producing a value
system.cpu00.iew.wb_consumers               107023906                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     2.602842                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.730974                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        724445                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2779                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts           21152                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     44421488                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.719217                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     3.262012                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     20252675     45.59%     45.59% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      3940848      8.87%     54.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2      3352351      7.55%     62.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      1968191      4.43%     66.44% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      2205854      4.97%     71.41% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      1591607      3.58%     74.99% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6       622003      1.40%     76.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       175597      0.40%     76.79% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8     10312362     23.21%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     44421488                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts          120791667                       # Number of instructions committed
system.cpu00.commit.committedOps            120791667                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                     28565313                       # Number of memory references committed
system.cpu00.commit.loads                    21057392                       # Number of loads committed
system.cpu00.commit.membars                      1102                       # Number of memory barriers committed
system.cpu00.commit.branches                 16205448                       # Number of branches committed
system.cpu00.commit.fp_insts                 19355700                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts               108332326                       # Number of committed integer instructions.
system.cpu00.commit.function_calls            3202145                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass      4776275      3.95%      3.95% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       76846458     63.62%     67.57% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult       2389242      1.98%     69.55% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     69.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      4744804      3.93%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           27      0.00%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult      3460317      2.86%     76.34% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv         8128      0.01%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      21058494     17.43%     93.78% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      7507922      6.22%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       120791667                       # Class of committed instruction
system.cpu00.commit.bw_lim_events            10312362                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                  155588929                       # The number of ROB reads
system.cpu00.rob.rob_writes                 243137529                       # The number of ROB writes
system.cpu00.timesIdled                          1696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        233275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     967905                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                 116015392                       # Number of Instructions Simulated
system.cpu00.committedOps                   116015392                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.385811                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.385811                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.591942                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.591942                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads              148315108                       # number of integer regfile reads
system.cpu00.int_regfile_writes              79446383                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                18305673                       # number of floating regfile reads
system.cpu00.fp_regfile_writes               14838199                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                265195                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2454                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          511585                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.949594                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          26330482                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          511649                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           51.462002                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        84679857                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.949594                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.999212                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.999212                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        55623940                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       55623940                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     18993097                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      18993097                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data      7334924                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      7334924                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          929                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          929                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1214                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1214                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     26328021                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       26328021                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     26328021                       # number of overall hits
system.cpu00.dcache.overall_hits::total      26328021                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data      1053753                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1053753                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       171771                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       171771                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          361                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          361                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           12                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      1225524                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1225524                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      1225524                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1225524                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data  77405335182                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total  77405335182                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  13380840479                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  13380840479                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      4431537                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      4431537                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        77787                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        77787                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  90786175661                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  90786175661                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  90786175661                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  90786175661                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     20046850                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     20046850                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data      7506695                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      7506695                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1226                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1226                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     27553545                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     27553545                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     27553545                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     27553545                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.052565                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.052565                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.022882                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.022882                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.279845                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.279845                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.009788                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.009788                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.044478                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.044478                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.044478                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.044478                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 73456.811209                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 73456.811209                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 77899.298945                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 77899.298945                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 12275.725762                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 12275.725762                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  6482.250000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  6482.250000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 74079.475931                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 74079.475931                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 74079.475931                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 74079.475931                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       396360                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          294                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           11827                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    33.513148                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       278415                       # number of writebacks
system.cpu00.dcache.writebacks::total          278415                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       635936                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       635936                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        77808                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        77808                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          171                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       713744                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       713744                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       713744                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       713744                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       417817                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       417817                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        93963                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        93963                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          190                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          190                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           11                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       511780                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       511780                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       511780                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       511780                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data  16586773947                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total  16586773947                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   8606919807                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   8606919807                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1861083                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1861083                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        65016                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        65016                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data  25193693754                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total  25193693754                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data  25193693754                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total  25193693754                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.020842                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.020842                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.012517                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.012517                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.147287                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.147287                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.008972                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.008972                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.018574                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.018574                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.018574                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.018574                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 39698.657419                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 39698.657419                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 91599.031608                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 91599.031608                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  9795.173684                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9795.173684                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  5910.545455                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  5910.545455                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 49227.585591                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 49227.585591                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 49227.585591                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 49227.585591                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7480                       # number of replacements
system.cpu00.icache.tags.tagsinuse         511.008798                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          15817992                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7992                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         1979.228228                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       659784690                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   511.008798                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.998064                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.998064                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses        31662002                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses       31662002                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst     15817992                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      15817992                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst     15817992                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       15817992                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst     15817992                       # number of overall hits
system.cpu00.icache.overall_hits::total      15817992                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         9013                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         9013                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         9013                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         9013                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         9013                       # number of overall misses
system.cpu00.icache.overall_misses::total         9013                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    714358655                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    714358655                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    714358655                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    714358655                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    714358655                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    714358655                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst     15827005                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     15827005                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst     15827005                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     15827005                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst     15827005                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     15827005                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.000569                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000569                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.000569                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000569                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.000569                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000569                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 79258.699101                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 79258.699101                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 79258.699101                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 79258.699101                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 79258.699101                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 79258.699101                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          603                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              26                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    23.192308                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7480                       # number of writebacks
system.cpu00.icache.writebacks::total            7480                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1020                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1020                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1020                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1020                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1020                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1020                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7993                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7993                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7993                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7993                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7993                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7993                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    522416330                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    522416330                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    522416330                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    522416330                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    522416330                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    522416330                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.000505                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.000505                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.000505                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.000505                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 65359.230577                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 65359.230577                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 65359.230577                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 65359.230577                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 65359.230577                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 65359.230577                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups               1801122                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         1711540                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect           12314                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            1123780                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                887914                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           79.011372                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 43977                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            62                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             62                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    5310146                       # DTB read hits
system.cpu01.dtb.read_misses                     2662                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                5312808                       # DTB read accesses
system.cpu01.dtb.write_hits                   2449558                       # DTB write hits
system.cpu01.dtb.write_misses                      14                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses               2449572                       # DTB write accesses
system.cpu01.dtb.data_hits                    7759704                       # DTB hits
system.cpu01.dtb.data_misses                     2676                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                7762380                       # DTB accesses
system.cpu01.itb.fetch_hits                   1970320                       # ITB hits
system.cpu01.itb.fetch_misses                      53                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses               1970373                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        6034617                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            18733                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     21481007                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                   1801122                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           931891                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     5895290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 25427                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        82127                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1955                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                 1970320                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 306                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          6010856                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.573702                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.476210                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                2371514     39.45%     39.45% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 187048      3.11%     42.57% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 377040      6.27%     48.84% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                 265828      4.42%     53.26% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 507732      8.45%     61.71% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  44005      0.73%     62.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  74788      1.24%     63.68% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 420494      7.00%     70.68% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                1762407     29.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            6010856                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.298465                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      3.559631                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 163149                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             2528091                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                 2936666                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              288456                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                12367                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              44843                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 349                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             21309106                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1842                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                12367                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 301617                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                601180                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        39486                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                 3082378                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             1891701                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             21226875                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                4391                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents               337097                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1655659                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                 2615                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          15577360                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            31004260                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       18387550                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups        12616704                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps            15244420                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                 332940                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts             1134                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts         1118                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 1614600                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            5254854                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           2452620                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads           50647                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          35147                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 20840464                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1133                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                20865972                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued           11919                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        253896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       144745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      6010856                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.471381                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      3.057521                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           2052989     34.15%     34.15% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            201258      3.35%     37.50% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            321946      5.36%     42.86% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            423260      7.04%     49.90% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            477133      7.94%     57.84% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            650728     10.83%     68.66% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            535203      8.90%     77.57% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7            409060      6.81%     84.37% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8            939279     15.63%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       6010856                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                 17887      1.75%      1.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      1.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      1.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd               25159      2.46%      4.20% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      4.20% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      4.20% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult             501344     48.93%     53.13% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                6836      0.67%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     53.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               471423     46.01%     99.81% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1954      0.19%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             7442313     35.67%     35.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              25759      0.12%     35.79% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     35.79% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           3192734     15.30%     51.09% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     51.09% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     51.09% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult          2411448     11.56%     62.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv              8374      0.04%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            5335548     25.57%     88.26% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           2449792     11.74%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             20865972                       # Type of FU issued
system.cpu01.iq.rate                         3.457713                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                   1024603                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.049104                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         21454622                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         7893708                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      7670405                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads          27324700                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes         13202122                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses     13035738                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              7732594                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses              14157977                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads          28447                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        62287                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3822                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked       100896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                12367                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                275543                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              243098                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          21063824                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             748                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             5254854                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            2452620                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts             1106                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 5481                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              234610                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect        11519                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          538                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts              12057                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            20818764                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             5312808                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts           47208                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                      222227                       # number of nop insts executed
system.cpu01.iew.exec_refs                    7762380                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                1766831                       # Number of branches executed
system.cpu01.iew.exec_stores                  2449572                       # Number of stores executed
system.cpu01.iew.exec_rate                   3.449890                       # Inst execution rate
system.cpu01.iew.wb_sent                     20712908                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    20706143                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                13640598                       # num instructions producing a value
system.cpu01.iew.wb_consumers                17129852                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     3.431227                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.796306                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts        264451                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          1083                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts           11968                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      5888248                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.532143                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.537477                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      2587857     43.95%     43.95% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       124013      2.11%     46.06% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       166415      2.83%     48.88% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       254422      4.32%     53.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       140660      2.39%     55.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       416548      7.07%     62.67% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       259633      4.41%     67.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       134754      2.29%     69.36% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8      1803946     30.64%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      5888248                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           20798133                       # Number of instructions committed
system.cpu01.commit.committedOps             20798133                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      7641365                       # Number of memory references committed
system.cpu01.commit.loads                     5192567                       # Number of loads committed
system.cpu01.commit.membars                        18                       # Number of memory barriers committed
system.cpu01.commit.branches                  1732077                       # Number of branches committed
system.cpu01.commit.fp_insts                 13028912                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                15578846                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              42156                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass       210436      1.01%      1.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        7314044     35.17%     36.18% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         24843      0.12%     36.30% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     36.30% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      3188098     15.33%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult      2411200     11.59%     63.22% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv         8128      0.04%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       5192585     24.97%     88.23% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      2448799     11.77%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        20798133                       # Class of committed instruction
system.cpu01.commit.bw_lim_events             1803946                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   25145001                       # The number of ROB reads
system.cpu01.rob.rob_writes                  42165539                       # The number of ROB writes
system.cpu01.timesIdled                           288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         23761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                   39693318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  20587701                       # Number of Instructions Simulated
system.cpu01.committedOps                    20587701                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.293118                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.293118                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             3.411600                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       3.411600                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               18265429                       # number of integer regfile reads
system.cpu01.int_regfile_writes               5313259                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                12436371                       # number of floating regfile reads
system.cpu01.fp_regfile_writes               10018882                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   141                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          105056                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          55.208119                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           7171374                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          105119                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           68.221482                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle     43522523100                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    55.208119                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.862627                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.862627                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        15376299                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       15376299                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      4726219                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       4726219                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      2444600                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2444600                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           20                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           18                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      7170819                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        7170819                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      7170819                       # number of overall hits
system.cpu01.dcache.overall_hits::total       7170819                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       460507                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       460507                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         4176                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         4176                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       464683                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       464683                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       464683                       # number of overall misses
system.cpu01.dcache.overall_misses::total       464683                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data  43026137550                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total  43026137550                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    211907594                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    211907594                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        42957                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        42957                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        23220                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  43238045144                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  43238045144                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  43238045144                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  43238045144                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      5186726                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      5186726                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      2448776                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2448776                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      7635502                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7635502                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      7635502                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7635502                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.088786                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.088786                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.001705                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.001705                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.259259                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.259259                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.181818                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.181818                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.060858                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.060858                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.060858                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.060858                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 93432.103204                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 93432.103204                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 50744.155651                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 50744.155651                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  6136.714286                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  6136.714286                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         5805                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 93048.476368                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 93048.476368                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 93048.476368                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 93048.476368                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       232876                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          339                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7049                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    33.036743                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        49473                       # number of writebacks
system.cpu01.dcache.writebacks::total           49473                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       356117                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       356117                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         3212                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         3212                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       359329                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       359329                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       359329                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       359329                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       104390                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       104390                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          964                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          964                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       105354                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       105354                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       105354                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       105354                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   6943086504                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   6943086504                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     63633782                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     63633782                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        30186                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        30186                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   7006720286                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   7006720286                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   7006720286                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   7006720286                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020126                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020126                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.000394                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.000394                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.181818                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.013798                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.013798                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.013798                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.013798                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 66511.030788                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 66511.030788                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 66010.147303                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 66010.147303                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         5031                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5031                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         4644                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 66506.447653                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 66506.447653                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 66506.447653                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 66506.447653                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             137                       # number of replacements
system.cpu01.icache.tags.tagsinuse         336.048017                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           1969663                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             518                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         3802.438224                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   336.048017                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.656344                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.656344                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         3941158                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        3941158                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      1969663                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       1969663                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      1969663                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        1969663                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      1969663                       # number of overall hits
system.cpu01.icache.overall_hits::total       1969663                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          657                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          657                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          657                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          657                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          657                       # number of overall misses
system.cpu01.icache.overall_misses::total          657                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     72733167                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     72733167                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     72733167                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     72733167                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     72733167                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     72733167                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst      1970320                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      1970320                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      1970320                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      1970320                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      1970320                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      1970320                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000333                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000333                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000333                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000333                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000333                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000333                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 110704.972603                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 110704.972603                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 110704.972603                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 110704.972603                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 110704.972603                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 110704.972603                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs     3.333333                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          137                       # number of writebacks
system.cpu01.icache.writebacks::total             137                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          139                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          139                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          139                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          518                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          518                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          518                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     50952807                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     50952807                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     50952807                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     50952807                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     50952807                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     50952807                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 98364.492278                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 98364.492278                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 98364.492278                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 98364.492278                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 98364.492278                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 98364.492278                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               1877510                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         1792327                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect           12772                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            1166348                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                923406                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           79.170711                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 41639                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            56                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             56                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    5557550                       # DTB read hits
system.cpu02.dtb.read_misses                     2806                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                5560356                       # DTB read accesses
system.cpu02.dtb.write_hits                   2569123                       # DTB write hits
system.cpu02.dtb.write_misses                      12                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses               2569135                       # DTB write accesses
system.cpu02.dtb.data_hits                    8126673                       # DTB hits
system.cpu02.dtb.data_misses                     2818                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                8129491                       # DTB accesses
system.cpu02.itb.fetch_hits                   2051000                       # ITB hits
system.cpu02.itb.fetch_misses                      74                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses               2051074                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        6165915                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            15488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     22459808                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   1877510                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           965045                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     6043939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 26239                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        86508                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1733                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                 2051000                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 225                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          6160835                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.645579                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.476722                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                2360630     38.32%     38.32% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 194104      3.15%     41.47% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 397712      6.46%     47.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                 270580      4.39%     52.31% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 529447      8.59%     60.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  43200      0.70%     61.61% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  77562      1.26%     62.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 441420      7.16%     70.03% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                1846180     29.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            6160835                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.304498                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      3.642575                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 166644                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             2525564                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                 3067509                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              301720                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                12890                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              42976                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 236                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             22284709                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1028                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                12890                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 311093                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                603505                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        13509                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                 3220235                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             1913095                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             22198142                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                4900                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents               345205                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1667910                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                 2057                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          16284930                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            32431444                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       19188658                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups        13242780                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps            15936787                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 348143                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          319                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 1689806                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            5499814                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           2571787                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads           52294                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          38431                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 21798278                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               336                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                21824211                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued           12363                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        264902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       150806                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      6160835                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.542411                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      3.054043                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           2036851     33.06%     33.06% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            201779      3.28%     36.34% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            332844      5.40%     41.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            436559      7.09%     48.83% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            497204      8.07%     56.90% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            679590     11.03%     67.93% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            559126      9.08%     77.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7            429511      6.97%     83.97% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8            987371     16.03%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       6160835                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                 19167      1.77%      1.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      1.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      1.77% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd               26298      2.43%      4.21% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      4.21% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      4.21% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult             529305     49.01%     53.22% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                8307      0.77%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     53.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               494852     45.82%     99.81% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                2085      0.19%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             7753735     35.53%     35.53% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              25813      0.12%     35.65% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     35.65% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           3350364     15.35%     51.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     51.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     51.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult          2531480     11.60%     62.60% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv              9483      0.04%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5584040     25.59%     88.23% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           2569292     11.77%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             21824211                       # Type of FU issued
system.cpu02.iq.rate                         3.539493                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                   1080014                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.049487                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         22212099                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         8208876                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      7972449                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads          28689535                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes         13854917                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses     13684552                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              8036911                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses              14867310                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads          28384                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        65139                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          279                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         3655                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       105857                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                12890                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                270145                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              248834                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          22027112                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             667                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             5499814                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            2571787                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              318                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 5686                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              240228                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          279                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect        12054                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          570                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts              12624                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            21774925                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5560356                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts           49286                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                      228498                       # number of nop insts executed
system.cpu02.iew.exec_refs                    8129491                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                1842184                       # Number of branches executed
system.cpu02.iew.exec_stores                  2569135                       # Number of stores executed
system.cpu02.iew.exec_rate                   3.531499                       # Inst execution rate
system.cpu02.iew.wb_sent                     21664254                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    21657001                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                14272452                       # num instructions producing a value
system.cpu02.iew.wb_consumers                17924505                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     3.512374                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.796254                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts        275702                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           312                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts           12543                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      6032058                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.605733                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.539529                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      2588603     42.91%     42.91% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       125471      2.08%     44.99% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       170186      2.82%     47.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       265047      4.39%     52.21% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       144425      2.39%     54.60% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       438167      7.26%     61.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       270530      4.48%     66.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       139738      2.32%     68.67% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8      1889891     31.33%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      6032058                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           21749993                       # Number of instructions committed
system.cpu02.commit.committedOps             21749993                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      8002807                       # Number of memory references committed
system.cpu02.commit.loads                     5434675                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                  1805735                       # Number of branches committed
system.cpu02.commit.fp_insts                 13678213                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                16276394                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              40067                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass       216285      0.99%      0.99% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        7619717     35.03%     36.03% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         24864      0.11%     36.14% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     36.14% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      3345761     15.38%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult      2531328     11.64%     63.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv         9216      0.04%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       5434689     24.99%     88.19% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      2568133     11.81%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        21749993                       # Class of committed instruction
system.cpu02.commit.bw_lim_events             1889891                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   26166042                       # The number of ROB reads
system.cpu02.rob.rob_writes                  44093524                       # The number of ROB writes
system.cpu02.timesIdled                           191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                   39562020                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  21533712                       # Number of Instructions Simulated
system.cpu02.committedOps                    21533712                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.286338                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.286338                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             3.492379                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       3.492379                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               19055998                       # number of integer regfile reads
system.cpu02.int_regfile_writes               5508432                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                13055670                       # number of floating regfile reads
system.cpu02.fp_regfile_writes               10517056                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   169                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          110237                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          55.138794                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           7510935                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          110298                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           68.096747                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle     43527334284                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    55.138794                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.861544                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.861544                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        16106395                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       16106395                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      4946854                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4946854                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      2563998                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2563998                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           19                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           16                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      7510852                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7510852                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      7510852                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7510852                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       482981                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       482981                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         4115                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         4115                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       487096                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       487096                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       487096                       # number of overall misses
system.cpu02.dcache.overall_misses::total       487096                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data  43711497909                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total  43711497909                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    213318533                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    213318533                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        25542                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        25542                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        19737                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        19737                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  43924816442                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  43924816442                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  43924816442                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  43924816442                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      5429835                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      5429835                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      2568113                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2568113                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      7997948                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7997948                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      7997948                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7997948                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.088949                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.088949                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.001602                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.001602                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.157895                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.157895                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.060903                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.060903                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.060903                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.060903                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 90503.555852                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 90503.555852                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 51839.254678                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 51839.254678                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         6579                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         6579                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 90176.918805                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 90176.918805                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 90176.918805                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 90176.918805                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       228524                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          224                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            7183                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    31.814562                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        54758                       # number of writebacks
system.cpu02.dcache.writebacks::total           54758                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       373375                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       373375                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         3248                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         3248                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       376623                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       376623                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       376623                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       376623                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       109606                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       109606                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          867                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          867                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       110473                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       110473                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       110473                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       110473                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   7020688905                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   7020688905                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     58243070                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     58243070                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   7078931975                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   7078931975                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   7078931975                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   7078931975                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.020186                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.020186                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.130435                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.130435                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.157895                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.013813                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.013813                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.013813                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.013813                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 64053.873921                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 64053.873921                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 67177.704729                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 67177.704729                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6579                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6579                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         5418                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         5418                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 64078.389969                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 64078.389969                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 64078.389969                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 64078.389969                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              66                       # number of replacements
system.cpu02.icache.tags.tagsinuse         335.288335                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           2050508                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             438                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         4681.525114                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   335.288335                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.654860                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.654860                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         4102438                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        4102438                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      2050508                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       2050508                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      2050508                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        2050508                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      2050508                       # number of overall hits
system.cpu02.icache.overall_hits::total       2050508                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          492                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          492                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          492                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          492                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          492                       # number of overall misses
system.cpu02.icache.overall_misses::total          492                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     20180502                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     20180502                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     20180502                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     20180502                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     20180502                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     20180502                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst      2051000                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      2051000                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      2051000                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      2051000                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      2051000                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      2051000                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000240                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000240                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000240                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000240                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000240                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 41017.280488                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 41017.280488                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 41017.280488                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 41017.280488                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 41017.280488                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 41017.280488                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     4.666667                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           66                       # number of writebacks
system.cpu02.icache.writebacks::total              66                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           54                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           54                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           54                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          438                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          438                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          438                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     15188202                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     15188202                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     15188202                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     15188202                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     15188202                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     15188202                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000214                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000214                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000214                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000214                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 34676.260274                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 34676.260274                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 34676.260274                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 34676.260274                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 34676.260274                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 34676.260274                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               1952959                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         1867704                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect           13280                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            1212090                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                960369                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           79.232483                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 41647                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    5797678                       # DTB read hits
system.cpu03.dtb.read_misses                     2762                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                5800440                       # DTB read accesses
system.cpu03.dtb.write_hits                   2683965                       # DTB write hits
system.cpu03.dtb.write_misses                      12                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses               2683977                       # DTB write accesses
system.cpu03.dtb.data_hits                    8481643                       # DTB hits
system.cpu03.dtb.data_misses                     2774                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                8484417                       # DTB accesses
system.cpu03.itb.fetch_hits                   2132809                       # ITB hits
system.cpu03.itb.fetch_misses                      70                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses               2132879                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        6416606                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            15906                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     23417703                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   1952959                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          1002016                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     6295452                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 27303                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        85047                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1662                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 2132809                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 217                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          6411754                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.652308                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.478912                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                2454141     38.28%     38.28% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 202915      3.16%     41.44% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 411689      6.42%     47.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                 278665      4.35%     52.21% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 552022      8.61%     60.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  43528      0.68%     61.50% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  78993      1.23%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 462679      7.22%     69.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                1927122     30.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            6411754                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.304360                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      3.649547                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 171857                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             2629907                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                 3200795                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              310728                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                13420                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              43024                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 238                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             23236279                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1053                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                13420                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 321081                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                594345                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        12778                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                 3357667                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             2027416                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             23146324                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                4404                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents               349930                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1777825                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                 1365                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          16976933                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            33819100                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       19980069                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups        13839025                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps            16613967                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 362966                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              343                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          326                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 1743464                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            5739487                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           2686795                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads           52787                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          38808                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 22731400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               347                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                22756691                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued           13091                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        276079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       156452                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      6411754                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.549215                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      3.056648                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           2120463     33.07%     33.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            207741      3.24%     36.31% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            340991      5.32%     41.63% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            452383      7.06%     48.69% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            517648      8.07%     56.76% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            709027     11.06%     67.82% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            583749      9.10%     76.92% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7            446418      6.96%     83.88% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8           1033334     16.12%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       6411754                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                 19330      1.72%      1.72% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd               27774      2.47%      4.19% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult             549884     48.90%     53.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                8335      0.74%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     53.83% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               516881     45.96%     99.79% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                2322      0.21%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             8064797     35.44%     35.44% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              25871      0.11%     35.55% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     35.55% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           3501039     15.38%     50.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     50.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     50.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult          2646175     11.63%     62.57% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv              9501      0.04%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5825160     25.60%     88.21% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           2684144     11.79%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             22756691                       # Type of FU issued
system.cpu03.iq.rate                         3.546531                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                   1124526                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.049415                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         23091417                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         8529175                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      8283169                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads          29971336                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes         14478947                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses     14301307                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              8351367                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses              15529846                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads          28353                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        68023                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3882                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked       108237                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                13420                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                246111                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              267204                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          22967959                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             620                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             5739487                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            2686795                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              324                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 5745                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              258340                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect        12535                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          597                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts              13132                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            22705260                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5800440                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts           51431                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                      236212                       # number of nop insts executed
system.cpu03.iew.exec_refs                    8484417                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                1916471                       # Number of branches executed
system.cpu03.iew.exec_stores                  2683977                       # Number of stores executed
system.cpu03.iew.exec_rate                   3.538516                       # Inst execution rate
system.cpu03.iew.wb_sent                     22591700                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    22584476                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                14887521                       # num instructions producing a value
system.cpu03.iew.wb_consumers                18692435                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     3.519692                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.796446                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts        287483                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           318                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts           13049                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      6282592                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     3.609839                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.540980                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      2696059     42.91%     42.91% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       129170      2.06%     44.97% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       175407      2.79%     47.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       276041      4.39%     52.15% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       148707      2.37%     54.52% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       457408      7.28%     61.80% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       282082      4.49%     66.29% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       145066      2.31%     68.60% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8      1972652     31.40%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      6282592                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           22679145                       # Number of instructions committed
system.cpu03.commit.committedOps             22679145                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      8354377                       # Number of memory references committed
system.cpu03.commit.loads                     5671464                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                  1878416                       # Number of branches committed
system.cpu03.commit.fp_insts                 14294661                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                16961804                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              40095                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass       223481      0.99%      0.99% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        7924857     34.94%     35.93% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         24892      0.11%     36.04% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     36.04% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      3496289     15.42%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult      2646016     11.67%     63.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv         9216      0.04%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       5671480     25.01%     88.17% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      2682914     11.83%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        22679145                       # Class of committed instruction
system.cpu03.commit.bw_lim_events             1972652                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   27274657                       # The number of ROB reads
system.cpu03.rob.rob_writes                  45977232                       # The number of ROB writes
system.cpu03.timesIdled                           192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          4852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                   39311329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  22455668                       # Number of Instructions Simulated
system.cpu03.committedOps                    22455668                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.285745                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.285745                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             3.499618                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       3.499618                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               19840942                       # number of integer regfile reads
system.cpu03.int_regfile_writes               5715971                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                13643446                       # number of floating regfile reads
system.cpu03.fp_regfile_writes               10990465                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   169                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          115717                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          51.918659                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           7841894                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          115778                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           67.732160                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle     43528006503                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    51.918659                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.811229                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.811229                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        16816930                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       16816930                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      5162842                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       5162842                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data      2678946                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      2678946                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           24                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           18                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      7841788                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        7841788                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      7841788                       # number of overall hits
system.cpu03.dcache.overall_hits::total       7841788                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       504739                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       504739                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         3944                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         3944                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            5                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       508683                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       508683                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       508683                       # number of overall misses
system.cpu03.dcache.overall_misses::total       508683                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data  45264333087                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total  45264333087                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    206253296                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    206253296                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        20898                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        32508                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        32508                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  45470586383                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  45470586383                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  45470586383                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  45470586383                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      5667581                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      5667581                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data      2682890                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      2682890                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      8350471                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      8350471                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      8350471                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      8350471                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.089057                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.089057                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.001470                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.001470                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.217391                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.217391                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.060917                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.060917                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.060917                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.060917                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 89678.691536                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 89678.691536                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 52295.460446                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 52295.460446                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6501.600000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6501.600000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 89388.846065                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 89388.846065                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 89388.846065                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 89388.846065                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       239833                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            7364                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    32.568305                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        54213                       # number of writebacks
system.cpu03.dcache.writebacks::total           54213                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       389688                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       389688                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         3038                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         3038                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       392726                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       392726                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       392726                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       392726                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       115051                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       115051                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          906                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          906                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       115957                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       115957                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       115957                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       115957                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   7305335919                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   7305335919                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     57021187                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     57021187                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        26703                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        26703                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   7362357106                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   7362357106                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   7362357106                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   7362357106                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020300                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020300                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.013886                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.013886                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.013886                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.013886                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 63496.500847                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 63496.500847                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 62937.292494                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 62937.292494                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5340.600000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5340.600000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 63492.131618                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 63492.131618                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 63492.131618                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 63492.131618                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              65                       # number of replacements
system.cpu03.icache.tags.tagsinuse         337.080845                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           2132321                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             439                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         4857.223235                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   337.080845                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.658361                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.658361                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         4266057                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        4266057                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      2132321                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       2132321                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      2132321                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        2132321                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      2132321                       # number of overall hits
system.cpu03.icache.overall_hits::total       2132321                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          488                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          488                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          488                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          488                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          488                       # number of overall misses
system.cpu03.icache.overall_misses::total          488                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     16615071                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     16615071                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     16615071                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     16615071                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     16615071                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     16615071                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      2132809                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      2132809                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      2132809                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      2132809                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      2132809                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      2132809                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000229                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000229                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000229                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 34047.276639                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 34047.276639                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 34047.276639                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 34047.276639                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 34047.276639                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 34047.276639                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           65                       # number of writebacks
system.cpu03.icache.writebacks::total              65                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           49                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           49                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           49                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          439                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          439                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          439                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          439                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     13009005                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     13009005                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     13009005                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     13009005                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     13009005                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     13009005                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 29633.268793                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 29633.268793                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 29633.268793                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 29633.268793                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 29633.268793                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 29633.268793                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               2028698                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         1942940                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect           13710                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            1266463                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                997732                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           78.780983                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 41851                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            60                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             60                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    6034906                       # DTB read hits
system.cpu04.dtb.read_misses                     2803                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                6037709                       # DTB read accesses
system.cpu04.dtb.write_hits                   2798788                       # DTB write hits
system.cpu04.dtb.write_misses                      14                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses               2798802                       # DTB write accesses
system.cpu04.dtb.data_hits                    8833694                       # DTB hits
system.cpu04.dtb.data_misses                     2817                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                8836511                       # DTB accesses
system.cpu04.itb.fetch_hits                   2215451                       # ITB hits
system.cpu04.itb.fetch_misses                      78                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses               2215529                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        6567823                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            16343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     24377624                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   2028698                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          1039583                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     6443017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 28295                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        87607                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         1747                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                 2215451                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 201                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          6562897                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.714461                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.477214                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                2446734     37.28%     37.28% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 210982      3.21%     40.50% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 427204      6.51%     47.01% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                 287123      4.37%     51.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 574528      8.75%     60.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  44531      0.68%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  80628      1.23%     62.04% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 483006      7.36%     69.40% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                2008161     30.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            6562897                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.308884                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      3.711675                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 176733                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             2626847                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 3338674                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              319102                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                13934                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              43374                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 223                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             24190929                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 964                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                13934                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 329997                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                588007                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        12247                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 3499910                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             2031195                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             24097566                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                4577                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents               359692                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1774973                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                 2135                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          17671575                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            35211823                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       20776335                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups        14435484                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps            17290869                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 380706                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              331                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          318                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 1785510                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            5979462                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           2801713                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads           52313                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          38507                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 23667372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               334                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                23686838                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           13705                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        290460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       166527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      6562897                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.609205                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      3.053296                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           2112359     32.19%     32.19% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            209261      3.19%     35.37% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            348114      5.30%     40.68% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            464568      7.08%     47.76% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            536229      8.17%     55.93% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            737676     11.24%     67.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            608514      9.27%     76.44% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7            466143      7.10%     83.54% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8           1080033     16.46%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       6562897                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                 20613      1.76%      1.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      1.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      1.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd               28636      2.44%      4.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult             573132     48.82%     53.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                8252      0.70%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               540905     46.07%     99.79% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                2500      0.21%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             8376420     35.36%     35.36% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              25903      0.11%     35.47% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     35.47% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           3651667     15.42%     50.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     50.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     50.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult          2760891     11.66%     62.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv              9500      0.04%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            6063477     25.60%     88.18% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           2798976     11.82%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             23686838                       # Type of FU issued
system.cpu04.iq.rate                         3.606498                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                   1174038                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.049565                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         23863044                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         8855388                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      8594560                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads          31261272                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes         15103141                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses     14917914                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              8661841                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses              16199031                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads          28525                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        71304                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          364                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         4058                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       107590                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                13934                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                241134                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              265294                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          23911696                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             529                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             5979462                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            2801713                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              316                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 5654                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              256706                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          364                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect        13017                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          560                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts              13577                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            23633571                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             6037709                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts           53267                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                      243990                       # number of nop insts executed
system.cpu04.iew.exec_refs                    8836511                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                1991040                       # Number of branches executed
system.cpu04.iew.exec_stores                  2798802                       # Number of stores executed
system.cpu04.iew.exec_rate                   3.598387                       # Inst execution rate
system.cpu04.iew.wb_sent                     23519917                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    23512474                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                15509137                       # num instructions producing a value
system.cpu04.iew.wb_consumers                19472860                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     3.579949                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.796449                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts        302296                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts           13497                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      6428984                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.672104                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.539497                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      2698405     41.97%     41.97% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       132167      2.06%     44.03% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       180572      2.81%     46.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       288144      4.48%     51.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       153166      2.38%     53.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       478017      7.44%     61.14% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       295014      4.59%     65.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       150672      2.34%     68.07% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8      2052827     31.93%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      6428984                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           23607896                       # Number of instructions committed
system.cpu04.commit.committedOps             23607896                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      8705813                       # Number of memory references committed
system.cpu04.commit.loads                     5908158                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                  1951030                       # Number of branches committed
system.cpu04.commit.fp_insts                 14911109                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                17646840                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              40121                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass       230654      0.98%      0.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        8229758     34.86%     35.84% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         24920      0.11%     35.94% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     35.94% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      3646817     15.45%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult      2760704     11.69%     63.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv         9216      0.04%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       5908172     25.03%     88.15% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2797655     11.85%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        23607896                       # Class of committed instruction
system.cpu04.commit.bw_lim_events             2052827                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   28284451                       # The number of ROB reads
system.cpu04.rob.rob_writes                  47866562                       # The number of ROB writes
system.cpu04.timesIdled                           188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          4926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                   39160112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  23377246                       # Number of Instructions Simulated
system.cpu04.committedOps                    23377246                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.280949                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.280949                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             3.559360                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       3.559360                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               20624081                       # number of integer regfile reads
system.cpu04.int_regfile_writes               5924173                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                14231363                       # number of floating regfile reads
system.cpu04.fp_regfile_writes               11463826                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   146                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          121127                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          54.322997                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           8172460                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          121188                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           67.436215                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle     43531355988                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    54.322997                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.848797                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.848797                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        17527615                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       17527615                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      5378887                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       5378887                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      2793486                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      2793486                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           13                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      8172373                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        8172373                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      8172373                       # number of overall hits
system.cpu04.dcache.overall_hits::total       8172373                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       526601                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       526601                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         4153                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         4153                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       530754                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       530754                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       530754                       # number of overall misses
system.cpu04.dcache.overall_misses::total       530754                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data  45537842628                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total  45537842628                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    219971848                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    219971848                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        12771                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        19737                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        19737                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  45757814476                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  45757814476                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  45757814476                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  45757814476                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      5905488                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      5905488                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      2797639                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      2797639                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      8703127                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      8703127                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      8703127                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      8703127                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.089171                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.089171                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.001484                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.001484                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.060984                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.060984                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.060984                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.060984                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 86475.040169                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 86475.040169                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 52966.975199                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 52966.975199                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         6579                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         6579                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 86212.849034                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 86212.849034                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 86212.849034                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 86212.849034                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       228106                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs            7402                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    30.816806                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        58100                       # number of writebacks
system.cpu04.dcache.writebacks::total           58100                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       406193                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       406193                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data         3202                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total         3202                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       409395                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       409395                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       409395                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       409395                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       120408                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       120408                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          951                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          951                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       121359                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       121359                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       121359                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       121359                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   7310005461                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   7310005461                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     58687389                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     58687389                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   7368692850                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   7368692850                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   7368692850                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   7368692850                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.020389                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.020389                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.013944                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.013944                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.013944                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.013944                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 60710.297165                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 60710.297165                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 61711.239748                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 61711.239748                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         5418                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         5418                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 60718.140805                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 60718.140805                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 60718.140805                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 60718.140805                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              50                       # number of replacements
system.cpu04.icache.tags.tagsinuse         308.191681                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           2215009                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5607.617722                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   308.191681                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.601937                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.601937                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         4431297                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        4431297                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      2215009                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       2215009                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      2215009                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        2215009                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      2215009                       # number of overall hits
system.cpu04.icache.overall_hits::total       2215009                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          442                       # number of overall misses
system.cpu04.icache.overall_misses::total          442                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     15939369                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     15939369                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     15939369                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     15939369                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     15939369                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     15939369                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      2215451                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      2215451                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      2215451                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      2215451                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      2215451                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      2215451                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000200                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000200                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000200                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000200                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000200                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000200                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 36061.920814                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 36061.920814                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 36061.920814                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 36061.920814                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 36061.920814                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 36061.920814                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu04.icache.writebacks::total              50                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           47                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           47                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           47                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          395                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          395                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          395                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     11707524                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     11707524                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     11707524                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     11707524                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     11707524                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     11707524                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 29639.301266                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 29639.301266                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 29639.301266                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 29639.301266                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 29639.301266                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 29639.301266                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               1868601                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         1783532                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect           12570                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             998434                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                921932                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           92.337801                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 41649                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            68                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             68                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    5555115                       # DTB read hits
system.cpu05.dtb.read_misses                     2931                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                5558046                       # DTB read accesses
system.cpu05.dtb.write_hits                   2566745                       # DTB write hits
system.cpu05.dtb.write_misses                      10                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses               2566755                       # DTB write accesses
system.cpu05.dtb.data_hits                    8121860                       # DTB hits
system.cpu05.dtb.data_misses                     2941                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                8124801                       # DTB accesses
system.cpu05.itb.fetch_hits                   2047422                       # ITB hits
system.cpu05.itb.fetch_misses                      72                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses               2047494                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        6196894                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            15186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     22401413                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   1868601                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           963581                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     6077572                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 25821                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        83951                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1688                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 2047422                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 201                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          6191343                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.618183                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.477788                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                2402638     38.81%     38.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 194005      3.13%     41.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 391728      6.33%     48.27% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                 270178      4.36%     52.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 530319      8.57%     61.20% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  43726      0.71%     61.90% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  76621      1.24%     63.14% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 443238      7.16%     70.30% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                1838890     29.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            6191343                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.301538                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      3.614942                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 163722                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             2568016                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 3066385                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              296572                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                12697                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              42829                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 223                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             22229568                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 934                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                12697                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 306083                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                597594                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        13608                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 3216242                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             1961168                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             22144221                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                4371                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents               339366                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1720449                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                 2204                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          16246973                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            32362784                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       19128743                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups        13234037                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps            15904564                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 342409                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              335                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          321                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 1665359                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            5495593                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           2569237                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads           46355                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          30438                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 21753060                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               339                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                21782823                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued           12377                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        260041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       146942                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      6191343                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.518271                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      3.060449                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           2080869     33.61%     33.61% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            200007      3.23%     36.84% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            329131      5.32%     42.16% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            434485      7.02%     49.17% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            493634      7.97%     57.15% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            677807     10.95%     68.09% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            558987      9.03%     77.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7            427778      6.91%     84.03% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8            988645     15.97%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       6191343                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                 18478      1.72%      1.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd               26693      2.48%      4.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      4.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      4.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult             523297     48.71%     52.91% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                6478      0.60%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     53.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               497420     46.30%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                2052      0.19%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             7721378     35.45%     35.45% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              23647      0.11%     35.56% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     35.56% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           3350285     15.38%     50.94% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     50.94% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     50.94% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult          2531474     11.62%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv              7359      0.03%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5581772     25.62%     88.22% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           2566904     11.78%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             21782823                       # Type of FU issued
system.cpu05.iq.rate                         3.515120                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                   1074418                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.049324                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         22173652                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         8166584                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      7937760                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads          28670132                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes         13847123                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses     13676981                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              8002220                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses              14855017                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads          28550                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        64115                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         3183                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked       107093                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                12697                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                266082                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              247911                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          21975546                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             583                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             5495593                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            2569237                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              319                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 5728                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              239258                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect        11972                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          458                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts              12430                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            21734021                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5558046                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts           48802                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                      222147                       # number of nop insts executed
system.cpu05.iew.exec_refs                    8124801                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                1834201                       # Number of branches executed
system.cpu05.iew.exec_stores                  2566755                       # Number of stores executed
system.cpu05.iew.exec_rate                   3.507244                       # Inst execution rate
system.cpu05.iew.wb_sent                     21621919                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    21614741                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                14245740                       # num instructions producing a value
system.cpu05.iew.wb_consumers                17871160                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     3.487996                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.797136                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts        270706                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts           12357                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      6065881                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     3.577957                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.540979                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      2633565     43.42%     43.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       123267      2.03%     45.45% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       168042      2.77%     48.22% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       263357      4.34%     52.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       142888      2.36%     54.92% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       437643      7.21%     62.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       271463      4.48%     66.61% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       139753      2.30%     68.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8      1885903     31.09%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      6065881                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           21703462                       # Number of instructions committed
system.cpu05.commit.committedOps             21703462                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      7997532                       # Number of memory references committed
system.cpu05.commit.loads                     5431478                       # Number of loads committed
system.cpu05.commit.membars                        15                       # Number of memory barriers committed
system.cpu05.commit.branches                  1798139                       # Number of branches committed
system.cpu05.commit.fp_insts                 13670789                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                16239051                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              40061                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass       210108      0.97%      0.97% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        7588806     34.97%     35.93% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         22936      0.11%     36.04% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     36.04% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      3345569     15.41%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult      2531328     11.66%     63.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv         7168      0.03%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       5431493     25.03%     88.18% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2566054     11.82%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        21703462                       # Class of committed instruction
system.cpu05.commit.bw_lim_events             1885903                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   26152313                       # The number of ROB reads
system.cpu05.rob.rob_writes                  43989706                       # The number of ROB writes
system.cpu05.timesIdled                           198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                   39531041                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  21493358                       # Number of Instructions Simulated
system.cpu05.committedOps                    21493358                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.288317                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.288317                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             3.468408                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       3.468408                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               19004642                       # number of integer regfile reads
system.cpu05.int_regfile_writes               5480731                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                13047628                       # number of floating regfile reads
system.cpu05.fp_regfile_writes               10510802                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   199                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          110034                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          53.481925                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           7504048                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          110095                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           68.159753                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle     43527835836                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    53.481925                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.835655                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.835655                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        16093861                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       16093861                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      4941919                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       4941919                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      2562037                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      2562037                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           19                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           14                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      7503956                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        7503956                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      7503956                       # number of overall hits
system.cpu05.dcache.overall_hits::total       7503956                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       483812                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       483812                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         3999                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         3999                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       487811                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       487811                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       487811                       # number of overall misses
system.cpu05.dcache.overall_misses::total       487811                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data  44448616809                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total  44448616809                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    214301021                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    214301021                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        22059                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        23220                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  44662917830                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  44662917830                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  44662917830                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  44662917830                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      5425731                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      5425731                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      2566036                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      2566036                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      7991767                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      7991767                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      7991767                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      7991767                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.089170                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.089170                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.001558                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.001558                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.136364                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.136364                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.061039                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.061039                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.061039                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.061039                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 91871.670833                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 91871.670833                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 53588.652413                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 53588.652413                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         7353                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 91557.832501                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 91557.832501                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 91557.832501                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 91557.832501                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       240825                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          219                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            7356                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    32.738581                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets   109.500000                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        50968                       # number of writebacks
system.cpu05.dcache.writebacks::total           50968                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       374370                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       374370                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data         3126                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total         3126                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       377496                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       377496                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       377496                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       377496                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       109442                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       109442                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          873                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          873                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       110315                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       110315                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       110315                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       110315                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   7144804449                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   7144804449                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     59288265                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     59288265                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   7204092714                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   7204092714                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   7204092714                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   7204092714                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020171                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020171                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.013804                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.013804                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.013804                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.013804                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 65283.935317                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 65283.935317                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 67913.247423                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 67913.247423                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 65304.742909                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 65304.742909                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 65304.742909                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 65304.742909                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              51                       # number of replacements
system.cpu05.icache.tags.tagsinuse         309.278611                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           2046980                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         5156.120907                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   309.278611                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.604060                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.604060                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         4095241                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        4095241                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      2046980                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       2046980                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      2046980                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        2046980                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      2046980                       # number of overall hits
system.cpu05.icache.overall_hits::total       2046980                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          442                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          442                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          442                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          442                       # number of overall misses
system.cpu05.icache.overall_misses::total          442                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     16858881                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     16858881                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     16858881                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     16858881                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     16858881                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     16858881                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      2047422                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      2047422                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      2047422                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      2047422                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      2047422                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      2047422                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000216                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000216                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000216                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 38142.264706                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 38142.264706                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 38142.264706                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 38142.264706                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 38142.264706                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 38142.264706                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu05.icache.writebacks::total              51                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           45                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           45                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           45                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          397                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          397                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          397                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     12408768                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     12408768                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     12408768                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     12408768                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     12408768                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     12408768                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 31256.342569                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 31256.342569                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 31256.342569                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 31256.342569                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 31256.342569                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 31256.342569                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               1966710                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         1881384                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect           13405                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            1054338                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                968149                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           91.825297                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 41712                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    5853705                       # DTB read hits
system.cpu06.dtb.read_misses                     2947                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                5856652                       # DTB read accesses
system.cpu06.dtb.write_hits                   2710191                       # DTB write hits
system.cpu06.dtb.write_misses                      14                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses               2710205                       # DTB write accesses
system.cpu06.dtb.data_hits                    8563896                       # DTB hits
system.cpu06.dtb.data_misses                     2961                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                8566857                       # DTB accesses
system.cpu06.itb.fetch_hits                   2150469                       # ITB hits
system.cpu06.itb.fetch_misses                      76                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses               2150545                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        6390950                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            16054                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     23624286                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   1966710                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          1009861                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     6270371                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 27585                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        83403                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         1746                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 2150469                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 201                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          6385402                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.699734                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.476988                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                2394639     37.50%     37.50% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 205389      3.22%     40.72% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 410935      6.44%     47.15% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                 282790      4.43%     51.58% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 556847      8.72%     60.30% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  45107      0.71%     61.01% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  77489      1.21%     62.22% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 466848      7.31%     69.53% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                1945358     30.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            6385402                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.307734                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      3.696522                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 172061                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             2570184                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                 3235606                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              310568                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                13580                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              43023                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             23439468                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 941                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                13580                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 320712                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                582214                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        13772                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                 3393140                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             1978581                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             23348193                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                4142                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents               352331                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1728075                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                 1794                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          17123812                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            34117229                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       20139799                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups        13977426                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps            16756857                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 366955                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              346                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          333                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 1734531                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            5794488                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           2713076                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads           50328                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          34742                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 22930545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               343                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                22956646                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           13051                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        278887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       158609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      6385402                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.595176                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      3.052821                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           2064567     32.33%     32.33% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            205616      3.22%     35.55% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            341981      5.36%     40.91% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            452935      7.09%     48.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            520707      8.15%     56.16% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            712986     11.17%     67.32% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            590000      9.24%     76.56% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7            452375      7.08%     83.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8           1044235     16.35%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       6385402                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                 19865      1.75%      1.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      1.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      1.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd               27551      2.43%      4.17% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult             553706     48.74%     52.92% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                6941      0.61%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     53.53% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               525747     46.28%     99.81% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                2200      0.19%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             8120793     35.37%     35.37% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              24956      0.11%     35.48% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     35.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           3536787     15.41%     50.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     50.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     50.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult          2673579     11.65%     62.54% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv              8357      0.04%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5881797     25.62%     88.19% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           2710373     11.81%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             22956646                       # Type of FU issued
system.cpu06.iq.rate                         3.592055                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                   1136010                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.049485                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         23170842                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         8585145                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      8337770                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads          30276913                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes         14624937                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses     14444231                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              8404381                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses              15688271                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads          28707                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        68580                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3954                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       109859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                13580                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                260788                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              242305                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          23167421                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             614                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             5794488                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            2713076                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              325                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 5597                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              233716                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect        12651                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          632                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts              13283                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            22904679                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5856652                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts           51967                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                      236533                       # number of nop insts executed
system.cpu06.iew.exec_refs                    8566857                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                1929678                       # Number of branches executed
system.cpu06.iew.exec_stores                  2710205                       # Number of stores executed
system.cpu06.iew.exec_rate                   3.583924                       # Inst execution rate
system.cpu06.iew.wb_sent                     22789523                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    22782001                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                15025004                       # num instructions producing a value
system.cpu06.iew.wb_consumers                18858220                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     3.564728                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.796735                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts        290560                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           297                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts           13193                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      6257487                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     3.655699                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.539003                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      2640918     42.20%     42.20% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       128424      2.05%     44.26% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       175882      2.81%     47.07% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       278657      4.45%     51.52% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       149726      2.39%     53.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       463090      7.40%     61.31% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       287466      4.59%     65.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       146413      2.34%     68.25% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8      1986911     31.75%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      6257487                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           22875488                       # Number of instructions committed
system.cpu06.commit.committedOps             22875488                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      8435030                       # Number of memory references committed
system.cpu06.commit.loads                     5725908                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                  1891237                       # Number of branches committed
system.cpu06.commit.fp_insts                 14437285                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                17103509                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              40075                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass       223491      0.98%      0.98% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        7979644     34.88%     35.86% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         23932      0.10%     35.96% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     35.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      3531905     15.44%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult      2673344     11.69%     63.09% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv         8128      0.04%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       5725922     25.03%     88.16% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      2709122     11.84%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        22875488                       # Class of committed instruction
system.cpu06.commit.bw_lim_events             1986911                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   27434804                       # The number of ROB reads
system.cpu06.rob.rob_writes                  46376487                       # The number of ROB writes
system.cpu06.timesIdled                           179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                   39336985                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  22652001                       # Number of Instructions Simulated
system.cpu06.committedOps                    22652001                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.282136                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.282136                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             3.544387                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       3.544387                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               19999445                       # number of integer regfile reads
system.cpu06.int_regfile_writes               5750071                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                13779338                       # number of floating regfile reads
system.cpu06.fp_regfile_writes               11099976                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   130                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          116282                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          54.266169                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           7918326                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          116343                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           68.060184                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle     43530045219                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    54.266169                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.847909                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.847909                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        16978233                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       16978233                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      5213213                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       5213213                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      2704727                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      2704727                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      7917940                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        7917940                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      7917940                       # number of overall hits
system.cpu06.dcache.overall_hits::total       7917940                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       508547                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       508547                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         4379                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         4379                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       512926                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       512926                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       512926                       # number of overall misses
system.cpu06.dcache.overall_misses::total       512926                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data  44685151983                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total  44685151983                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    215460345                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    215460345                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        12771                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        17415                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  44900612328                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  44900612328                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  44900612328                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  44900612328                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      5721760                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      5721760                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      2709106                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      2709106                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      8430866                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      8430866                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      8430866                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      8430866                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.088879                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.088879                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.001616                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.001616                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.060839                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.060839                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.060839                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.060839                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 87868.283527                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 87868.283527                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 49203.093172                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 49203.093172                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 87538.187434                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 87538.187434                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 87538.187434                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 87538.187434                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       228591                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            7468                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    30.609400                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets   111.500000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        58856                       # number of writebacks
system.cpu06.dcache.writebacks::total           58856                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       392949                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       392949                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data         3419                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total         3419                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       396368                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       396368                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       396368                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       396368                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       115598                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       115598                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          960                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          960                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       116558                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       116558                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       116558                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       116558                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   7156099818                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   7156099818                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     57900373                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     57900373                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   7214000191                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   7214000191                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   7214000191                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   7214000191                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.020203                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.020203                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.000354                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.013825                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.013825                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.013825                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.013825                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 61905.048686                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 61905.048686                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 60312.888542                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 60312.888542                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 61891.935268                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 61891.935268                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 61891.935268                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 61891.935268                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              50                       # number of replacements
system.cpu06.icache.tags.tagsinuse         308.724800                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           2150025                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         5388.533835                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   308.724800                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.602978                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.602978                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         4301337                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        4301337                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      2150025                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       2150025                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      2150025                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        2150025                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      2150025                       # number of overall hits
system.cpu06.icache.overall_hits::total       2150025                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          444                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          444                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          444                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          444                       # number of overall misses
system.cpu06.icache.overall_misses::total          444                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     16740459                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     16740459                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     16740459                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     16740459                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     16740459                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     16740459                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      2150469                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      2150469                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      2150469                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      2150469                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      2150469                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      2150469                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000206                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000206                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 37703.736486                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 37703.736486                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 37703.736486                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 37703.736486                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 37703.736486                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 37703.736486                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu06.icache.writebacks::total              50                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           45                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           45                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           45                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          399                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          399                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          399                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     12880134                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     12880134                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     12880134                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     12880134                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     12880134                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     12880134                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 32281.037594                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 32281.037594                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 32281.037594                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 32281.037594                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 32281.037594                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 32281.037594                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               2050021                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         1964404                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect           13907                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            1259788                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               1008024                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           80.015368                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 41810                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            71                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             71                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    6106208                       # DTB read hits
system.cpu07.dtb.read_misses                     2938                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                6109146                       # DTB read accesses
system.cpu07.dtb.write_hits                   2831552                       # DTB write hits
system.cpu07.dtb.write_misses                      12                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses               2831564                       # DTB write accesses
system.cpu07.dtb.data_hits                    8937760                       # DTB hits
system.cpu07.dtb.data_misses                     2950                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                8940710                       # DTB accesses
system.cpu07.itb.fetch_hits                   2238216                       # ITB hits
system.cpu07.itb.fetch_misses                      75                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses               2238291                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        6670055                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            16555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     24648351                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   2050021                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          1049834                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     6549402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 28611                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        82855                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         1712                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 2238216                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 221                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          6664867                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.698251                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.479045                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                2504546     37.58%     37.58% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 212958      3.20%     40.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 432055      6.48%     47.26% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                 288960      4.34%     51.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 580196      8.71%     60.30% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  44903      0.67%     60.97% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  80763      1.21%     62.18% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 489362      7.34%     69.52% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                2031124     30.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            6664867                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.307347                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      3.695374                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 178431                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             2692173                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 3375456                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              321873                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                14079                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              43185                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 237                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             24459265                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 978                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                14079                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 333019                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                581324                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        12670                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 3538087                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             2102833                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             24364449                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                4724                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents               357364                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1845818                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                 1770                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          17865943                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            35602151                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       20996902                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups        14605243                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps            17484441                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 381502                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              348                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          332                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 1801877                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            6047264                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           2834487                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads           52782                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          38720                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 23930462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               354                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                23955257                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           13562                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        290026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       163783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      6664867                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.594259                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      3.056478                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           2164589     32.48%     32.48% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            211978      3.18%     35.66% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            351537      5.27%     40.93% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            470220      7.06%     47.99% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            541428      8.12%     56.11% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            744930     11.18%     67.29% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            615686      9.24%     76.53% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7            470925      7.07%     83.59% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8           1093574     16.41%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       6664867                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                 20269      1.71%      1.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      1.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      1.71% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd               29152      2.46%      4.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult             578176     48.73%     52.89% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                8429      0.71%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     53.61% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               547981     46.18%     99.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                2490      0.21%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             8464390     35.33%     35.33% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              25876      0.11%     35.44% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     35.44% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           3694801     15.42%     50.87% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     50.87% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     50.87% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult          2793709     11.66%     62.53% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv              9489      0.04%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            6135263     25.61%     88.18% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           2831725     11.82%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             23955257                       # Type of FU issued
system.cpu07.iq.rate                         3.591463                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                   1186497                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.049530                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         24146702                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         8940284                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      8682278                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads          31628738                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes         15280873                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses     15094185                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              8752972                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses              16388778                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads          28732                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        71410                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         4014                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked       111097                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                14079                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                246759                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              256050                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          24176993                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             593                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             6047264                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            2834487                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              330                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 5726                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              247327                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect        13167                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          590                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts              13757                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            23901172                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             6109146                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts           54085                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                      246177                       # number of nop insts executed
system.cpu07.iew.exec_refs                    8940710                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                2011922                       # Number of branches executed
system.cpu07.iew.exec_stores                  2831564                       # Number of stores executed
system.cpu07.iew.exec_rate                   3.583355                       # Inst execution rate
system.cpu07.iew.wb_sent                     23784079                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    23776463                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                15683338                       # num instructions producing a value
system.cpu07.iew.wb_consumers                19687203                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     3.564658                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.796626                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts        302073                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           316                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts           13681                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      6535708                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     3.652780                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.541011                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      2765099     42.31%     42.31% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       132844      2.03%     44.34% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       181882      2.78%     47.12% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       291239      4.46%     51.58% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       154125      2.36%     53.94% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       483318      7.40%     61.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       297882      4.56%     65.89% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       151756      2.32%     68.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8      2077563     31.79%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      6535708                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           23873503                       # Number of instructions committed
system.cpu07.commit.committedOps             23873503                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      8806327                       # Number of memory references committed
system.cpu07.commit.loads                     5975854                       # Number of loads committed
system.cpu07.commit.membars                        17                       # Number of memory barriers committed
system.cpu07.commit.branches                  1971807                       # Number of branches committed
system.cpu07.commit.fp_insts                 15087237                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                17842802                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              40124                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass       232717      0.97%      0.97% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        8317001     34.84%     35.81% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         24928      0.10%     35.92% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     35.92% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      3689825     15.46%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult      2793472     11.70%     63.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv         9216      0.04%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       5975871     25.03%     88.14% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      2830473     11.86%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        23873503                       # Class of committed instruction
system.cpu07.commit.bw_lim_events             2077563                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   28631758                       # The number of ROB reads
system.cpu07.rob.rob_writes                  48397320                       # The number of ROB writes
system.cpu07.timesIdled                           198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                   39057880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  23640790                       # Number of Instructions Simulated
system.cpu07.committedOps                    23640790                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.282142                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.282142                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             3.544317                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       3.544317                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               20849627                       # number of integer regfile reads
system.cpu07.int_regfile_writes               5982645                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                14399396                       # number of floating regfile reads
system.cpu07.fp_regfile_writes               11599157                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   167                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          122123                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          51.852254                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           8267630                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          122184                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           67.665406                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       685255869                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    51.852254                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.810191                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.810191                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        17728993                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       17728993                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      5441344                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       5441344                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data      2826181                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      2826181                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      8267525                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        8267525                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      8267525                       # number of overall hits
system.cpu07.dcache.overall_hits::total       8267525                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       531506                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       531506                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         4269                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         4269                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       535775                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       535775                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       535775                       # number of overall misses
system.cpu07.dcache.overall_misses::total       535775                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data  46469217726                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total  46469217726                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    224506198                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    224506198                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        12771                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        32508                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        32508                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  46693723924                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  46693723924                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  46693723924                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  46693723924                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      5972850                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      5972850                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data      2830450                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      2830450                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      8803300                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      8803300                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      8803300                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      8803300                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.088987                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.088987                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.001508                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.001508                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.217391                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.217391                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.060861                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.060861                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.060861                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.060861                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 87429.338006                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 87429.338006                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 52589.880066                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 52589.880066                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  6501.600000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  6501.600000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 87151.740794                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 87151.740794                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 87151.740794                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 87151.740794                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       240947                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            7643                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    31.525186                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        56989                       # number of writebacks
system.cpu07.dcache.writebacks::total           56989                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       410095                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       410095                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         3317                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         3317                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       413412                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       413412                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       413412                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       413412                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       121411                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       121411                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          952                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          952                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       122363                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       122363                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       122363                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       122363                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   7487107884                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   7487107884                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     61327023                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     61327023                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        26703                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        26703                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   7548434907                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   7548434907                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   7548434907                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   7548434907                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020327                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020327                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.013900                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.013900                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.013900                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.013900                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 61667.459159                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 61667.459159                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 64419.141807                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 64419.141807                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  5340.600000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  5340.600000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 61688.867607                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 61688.867607                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 61688.867607                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 61688.867607                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              64                       # number of replacements
system.cpu07.icache.tags.tagsinuse         325.704994                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           2237743                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             427                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         5240.615925                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   325.704994                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.636143                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.636143                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         4476859                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        4476859                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      2237743                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       2237743                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      2237743                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        2237743                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      2237743                       # number of overall hits
system.cpu07.icache.overall_hits::total       2237743                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          473                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          473                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          473                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          473                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          473                       # number of overall misses
system.cpu07.icache.overall_misses::total          473                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     16575597                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     16575597                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     16575597                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     16575597                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     16575597                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     16575597                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      2238216                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      2238216                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      2238216                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      2238216                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      2238216                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      2238216                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000211                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000211                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 35043.545455                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 35043.545455                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 35043.545455                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 35043.545455                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 35043.545455                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 35043.545455                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           64                       # number of writebacks
system.cpu07.icache.writebacks::total              64                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           46                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           46                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           46                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          427                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          427                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          427                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          427                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          427                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          427                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     12733848                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     12733848                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     12733848                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     12733848                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     12733848                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     12733848                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 29821.658080                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 29821.658080                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 29821.658080                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 29821.658080                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 29821.658080                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 29821.658080                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               2125395                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         2039478                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect           14351                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            1241357                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               1045177                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           84.196327                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 41902                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            58                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             58                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    6345621                       # DTB read hits
system.cpu08.dtb.read_misses                     2931                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                6348552                       # DTB read accesses
system.cpu08.dtb.write_hits                   2946357                       # DTB write hits
system.cpu08.dtb.write_misses                      14                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses               2946371                       # DTB write accesses
system.cpu08.dtb.data_hits                    9291978                       # DTB hits
system.cpu08.dtb.data_misses                     2945                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                9294923                       # DTB accesses
system.cpu08.itb.fetch_hits                   2320357                       # ITB hits
system.cpu08.itb.fetch_misses                      72                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses               2320429                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        6817427                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            17100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     25606219                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   2125395                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          1087079                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     6690505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 29577                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        88155                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1546                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 2320357                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 199                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          6812130                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.758915                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.476641                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                2493971     36.61%     36.61% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 221255      3.25%     39.86% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 446493      6.55%     46.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                 297399      4.37%     50.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 603299      8.86%     59.64% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  45770      0.67%     60.31% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  81990      1.20%     61.51% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 509829      7.48%     68.99% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                2112124     31.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            6812130                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.311759                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      3.755995                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 183003                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             2683085                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                 3513347                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              329964                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                14576                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              43448                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 223                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             25412373                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 957                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                14576                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 341649                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                574944                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        12600                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                 3680015                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             2100191                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             25314407                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                5125                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents               365378                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1836407                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                 1298                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          18559568                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            36993147                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       21791650                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups        15201493                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps            18161433                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 398135                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              333                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          320                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 1844385                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            6287061                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           2949411                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads           52386                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          38785                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 24864909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               335                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                24886537                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           14433                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        302753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       173102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      6812130                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.653268                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      3.052804                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           2153653     31.61%     31.61% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            213853      3.14%     34.75% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            357604      5.25%     40.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            481704      7.07%     47.08% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            559193      8.21%     55.28% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            774328     11.37%     66.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            639971      9.39%     76.05% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7            490466      7.20%     83.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8           1141358     16.75%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       6812130                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                 21286      1.72%      1.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd               30127      2.44%      4.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      4.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      4.16% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult             600721     48.59%     52.75% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                8433      0.68%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     53.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               573023     46.35%     99.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                2631      0.21%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             8775220     35.26%     35.26% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              25914      0.10%     35.37% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     35.37% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           3845386     15.45%     50.82% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     50.82% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     50.82% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult          2908396     11.69%     62.50% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv              9490      0.04%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            6375591     25.62%     88.16% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           2946536     11.84%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             24886537                       # Type of FU issued
system.cpu08.iq.rate                         3.650430                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                   1236221                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.049674                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         24913577                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         9264017                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      8992747                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads          32922281                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes         15904337                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses     15710783                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              9062927                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses              17059827                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads          28926                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads        74485                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          357                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         4191                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       113027                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                14576                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                236914                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              257900                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          25119146                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             589                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             6287061                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            2949411                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              317                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 5673                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              249281                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          357                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect        13650                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          567                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts              14217                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            24830789                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             6348552                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts           55748                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                      253902                       # number of nop insts executed
system.cpu08.iew.exec_refs                    9294923                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                2086324                       # Number of branches executed
system.cpu08.iew.exec_stores                  2946371                       # Number of stores executed
system.cpu08.iew.exec_rate                   3.642252                       # Inst execution rate
system.cpu08.iew.wb_sent                     24711189                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    24703530                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                16304837                       # num instructions producing a value
system.cpu08.iew.wb_consumers                20465771                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     3.623586                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.796688                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts        315190                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts           14139                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      6675619                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     3.715370                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.538799                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      2760657     41.35%     41.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       136210      2.04%     43.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       187481      2.81%     46.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       302828      4.54%     50.74% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       158904      2.38%     53.12% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       503740      7.55%     60.67% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       310182      4.65%     65.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       157608      2.36%     67.67% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8      2158009     32.33%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      6675619                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts           24802392                       # Number of instructions committed
system.cpu08.commit.committedOps             24802392                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      9157796                       # Number of memory references committed
system.cpu08.commit.loads                     6212576                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                  2044455                       # Number of branches committed
system.cpu08.commit.fp_insts                 15703685                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                18527955                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              40159                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass       239905      0.97%      0.97% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        8621992     34.76%     35.73% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         24956      0.10%     35.83% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     35.83% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      3840353     15.48%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult      2908160     11.73%     63.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv         9216      0.04%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       6212590     25.05%     88.13% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      2945220     11.87%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        24802392                       # Class of committed instruction
system.cpu08.commit.bw_lim_events             2158009                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   29633242                       # The number of ROB reads
system.cpu08.rob.rob_writes                  50283381                       # The number of ROB writes
system.cpu08.timesIdled                           199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                   38910508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                  24562491                       # Number of Instructions Simulated
system.cpu08.committedOps                    24562491                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.277554                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.277554                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             3.602898                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       3.602898                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               21633636                       # number of integer regfile reads
system.cpu08.int_regfile_writes               6190042                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                14987196                       # number of floating regfile reads
system.cpu08.fp_regfile_writes               12072416                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   151                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          127690                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          55.863173                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           8596577                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          127750                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           67.292188                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle     43528944591                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    55.863173                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.872862                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.872862                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        18439377                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       18439377                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      5655672                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       5655672                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      2940825                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      2940825                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           13                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      8596497                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        8596497                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      8596497                       # number of overall hits
system.cpu08.dcache.overall_hits::total       8596497                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       554848                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       554848                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         4379                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         4379                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       559227                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       559227                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       559227                       # number of overall misses
system.cpu08.dcache.overall_misses::total       559227                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data  46892706408                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total  46892706408                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data    217587104                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total    217587104                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        12771                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        18576                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        18576                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  47110293512                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  47110293512                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  47110293512                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  47110293512                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      6210520                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      6210520                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      2945204                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      2945204                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      9155724                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      9155724                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      9155724                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      9155724                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.089340                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.089340                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.001487                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.001487                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.061079                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.061079                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.061079                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.061079                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 84514.509213                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 84514.509213                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 49688.765472                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 49688.765472                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         6192                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 84241.807910                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 84241.807910                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 84241.807910                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 84241.807910                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       232037                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs            7715                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    30.076086                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          248                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        63331                       # number of writebacks
system.cpu08.dcache.writebacks::total           63331                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       427902                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       427902                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data         3399                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total         3399                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       431301                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       431301                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       431301                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       431301                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       126946                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       126946                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          980                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          980                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       127926                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       127926                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       127926                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       127926                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   7495458957                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   7495458957                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     58673427                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     58673427                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   7554132384                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   7554132384                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   7554132384                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   7554132384                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.020440                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.020440                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.013972                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.013972                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.013972                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.013972                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 59044.467388                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 59044.467388                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 59870.843878                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 59870.843878                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         5031                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 59050.797993                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 59050.797993                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 59050.797993                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 59050.797993                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              50                       # number of replacements
system.cpu08.icache.tags.tagsinuse         307.720758                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           2319914                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         5873.200000                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   307.720758                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.601017                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.601017                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         4641109                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        4641109                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      2319914                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       2319914                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      2319914                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        2319914                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      2319914                       # number of overall hits
system.cpu08.icache.overall_hits::total       2319914                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          443                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          443                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          443                       # number of overall misses
system.cpu08.icache.overall_misses::total          443                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     16605783                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     16605783                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     16605783                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     16605783                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     16605783                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     16605783                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      2320357                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      2320357                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      2320357                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      2320357                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      2320357                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      2320357                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000191                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000191                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 37484.837472                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 37484.837472                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 37484.837472                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 37484.837472                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 37484.837472                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 37484.837472                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu08.icache.writebacks::total              50                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           48                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           48                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           48                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          395                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          395                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          395                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     12299634                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     12299634                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     12299634                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     12299634                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     12299634                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     12299634                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000170                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000170                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000170                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 31138.313924                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 31138.313924                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 31138.313924                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 31138.313924                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 31138.313924                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 31138.313924                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups               1944053                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         1858770                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect           13067                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            1098835                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                958939                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           87.268698                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 41756                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    5796986                       # DTB read hits
system.cpu09.dtb.read_misses                     3011                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                5799997                       # DTB read accesses
system.cpu09.dtb.write_hits                   2681559                       # DTB write hits
system.cpu09.dtb.write_misses                      10                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses               2681569                       # DTB write accesses
system.cpu09.dtb.data_hits                    8478545                       # DTB hits
system.cpu09.dtb.data_misses                     3021                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                8481566                       # DTB accesses
system.cpu09.itb.fetch_hits                   2129374                       # ITB hits
system.cpu09.itb.fetch_misses                      70                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses               2129444                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        6400307                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            15626                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     23358995                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                   1944053                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          1000695                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     6277733                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 26815                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        87056                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1674                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 2129374                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 206                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          6395532                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.652393                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.478551                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                2449241     38.30%     38.30% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 202031      3.16%     41.46% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 406774      6.36%     47.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                 278055      4.35%     52.16% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 553195      8.65%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  44619      0.70%     61.51% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  77936      1.22%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 463688      7.25%     69.98% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                1919993     30.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            6395532                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.303744                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      3.649668                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 169328                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             2619462                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                 3200184                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              306307                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                13195                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              42906                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             23180145                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 941                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                13195                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 316297                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                583001                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        12243                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                 3355086                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             2028654                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             23091206                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                4373                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents               352542                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1781562                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                 2274                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          16938057                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            33749108                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       19919246                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups        13829858                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps            16581660                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 356397                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              335                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          322                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 1718488                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            5735033                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           2684174                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads           46549                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          30560                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 22685364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               341                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                22716932                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           12781                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        270503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       152308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      6395532                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.552000                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      3.060409                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           2119237     33.14%     33.14% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            205406      3.21%     36.35% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            338189      5.29%     41.64% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            448980      7.02%     48.66% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            512895      8.02%     56.68% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            706250     11.04%     67.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            582865      9.11%     76.83% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7            445492      6.97%     83.80% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8           1036218     16.20%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       6395532                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                 19077      1.70%      1.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    2      0.00%      1.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      1.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd               27965      2.49%      4.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult             546274     48.68%     52.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                6557      0.58%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     53.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               520124     46.35%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                2216      0.20%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             8032095     35.36%     35.36% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              23682      0.10%     35.46% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     35.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           3500930     15.41%     50.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     50.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     50.87% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult          2646185     11.65%     62.52% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv              7393      0.03%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5824925     25.64%     88.20% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           2681718     11.80%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             22716932                       # Type of FU issued
system.cpu09.iq.rate                         3.549350                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                   1122215                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.049400                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         23003047                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         8485595                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      8248146                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads          29961345                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes         14470877                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses     14293676                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              8315232                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses              15523911                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads          28900                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads        66787                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          266                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         3348                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked       111484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                13195                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                259725                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              244836                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          22915545                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             729                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             5735033                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            2684174                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              320                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 5753                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              236040                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          266                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect        12464                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          458                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts              12922                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            22665975                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5799997                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts           50957                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                      229840                       # number of nop insts executed
system.cpu09.iew.exec_refs                    8481566                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                1908491                       # Number of branches executed
system.cpu09.iew.exec_stores                  2681569                       # Number of stores executed
system.cpu09.iew.exec_rate                   3.541389                       # Inst execution rate
system.cpu09.iew.wb_sent                     22549103                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    22541822                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                14862839                       # num instructions producing a value
system.cpu09.iew.wb_consumers                18643801                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     3.521991                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.797200                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts        281721                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts           12855                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      6265264                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     3.612378                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.541231                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      2689314     42.92%     42.92% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       126557      2.02%     44.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       173319      2.77%     47.71% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       274826      4.39%     52.10% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       146855      2.34%     54.44% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       458180      7.31%     61.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       284182      4.54%     66.29% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       144831      2.31%     68.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8      1967200     31.40%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      6265264                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts           22632502                       # Number of instructions committed
system.cpu09.commit.committedOps             22632502                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      8349072                       # Number of memory references committed
system.cpu09.commit.loads                     5668246                       # Number of loads committed
system.cpu09.commit.membars                        15                       # Number of memory barriers committed
system.cpu09.commit.branches                  1870799                       # Number of branches committed
system.cpu09.commit.fp_insts                 14287237                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                16924351                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              40089                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass       217304      0.96%      0.96% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        7893866     34.88%     35.84% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         22964      0.10%     35.94% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     35.94% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      3496097     15.45%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult      2646016     11.69%     63.08% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv         7168      0.03%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       5668261     25.04%     88.15% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      2680826     11.85%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        22632502                       # Class of committed instruction
system.cpu09.commit.bw_lim_events             1967200                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   27210350                       # The number of ROB reads
system.cpu09.rob.rob_writes                  45871519                       # The number of ROB writes
system.cpu09.timesIdled                           191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          4775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                   39327628                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                  22415202                       # Number of Instructions Simulated
system.cpu09.committedOps                    22415202                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.285534                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.285534                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             3.502207                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       3.502207                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               19790970                       # number of integer regfile reads
system.cpu09.int_regfile_writes               5688092                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                13635506                       # number of floating regfile reads
system.cpu09.fp_regfile_writes               10984059                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   188                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          115292                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          55.027273                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           7834094                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          115352                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           67.914679                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle     43528195746                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    55.027273                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.859801                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.859801                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        16803336                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       16803336                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      5157243                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       5157243                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      2676763                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      2676763                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           19                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           14                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      7834006                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        7834006                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      7834006                       # number of overall hits
system.cpu09.dcache.overall_hits::total       7834006                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       505831                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       505831                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         4045                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         4045                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       509876                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       509876                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       509876                       # number of overall misses
system.cpu09.dcache.overall_misses::total       509876                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data  45504831915                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total  45504831915                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data    228173461                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total    228173461                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        12771                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        25542                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        25542                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  45733005376                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  45733005376                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  45733005376                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  45733005376                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      5663074                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      5663074                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      2680808                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      2680808                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      8343882                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      8343882                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      8343882                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      8343882                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.089321                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.089321                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.001509                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.001509                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.061108                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.061108                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.061108                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.061108                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 89960.543966                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 89960.543966                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 56408.766625                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 56408.766625                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  6385.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 89694.367603                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 89694.367603                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 89694.367603                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 89694.367603                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       240064                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          212                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            7527                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    31.893716                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        58636                       # number of writebacks
system.cpu09.dcache.writebacks::total           58636                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       391178                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       391178                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         3134                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         3134                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       394312                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       394312                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       394312                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       394312                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       114653                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       114653                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          911                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          911                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       115564                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       115564                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       115564                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       115564                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   7307459388                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   7307459388                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     62470225                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     62470225                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   7369929613                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   7369929613                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   7369929613                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   7369929613                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020246                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020246                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.013850                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.013850                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.013850                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.013850                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 63735.439875                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 63735.439875                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 68573.243688                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 68573.243688                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 63773.576659                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 63773.576659                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 63773.576659                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 63773.576659                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              51                       # number of replacements
system.cpu09.icache.tags.tagsinuse         310.795932                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           2128925                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         5335.651629                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   310.795932                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.607023                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.607023                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         4259147                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        4259147                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      2128925                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       2128925                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      2128925                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        2128925                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      2128925                       # number of overall hits
system.cpu09.icache.overall_hits::total       2128925                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          449                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          449                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          449                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          449                       # number of overall misses
system.cpu09.icache.overall_misses::total          449                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     16458336                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     16458336                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     16458336                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     16458336                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     16458336                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     16458336                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      2129374                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      2129374                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      2129374                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      2129374                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      2129374                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      2129374                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000211                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000211                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 36655.536748                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 36655.536748                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 36655.536748                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 36655.536748                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 36655.536748                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 36655.536748                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu09.icache.writebacks::total              51                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           50                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           50                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           50                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          399                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          399                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          399                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     11794599                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     11794599                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     11794599                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     11794599                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     11794599                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     11794599                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 29560.398496                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 29560.398496                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 29560.398496                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 29560.398496                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 29560.398496                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 29560.398496                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               2041603                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         1956109                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect           13813                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            1155967                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               1006602                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           87.078783                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 41755                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    6107107                       # DTB read hits
system.cpu10.dtb.read_misses                     3139                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                6110246                       # DTB read accesses
system.cpu10.dtb.write_hits                   2829395                       # DTB write hits
system.cpu10.dtb.write_misses                      14                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses               2829409                       # DTB write accesses
system.cpu10.dtb.data_hits                    8936502                       # DTB hits
system.cpu10.dtb.data_misses                     3153                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                8939655                       # DTB accesses
system.cpu10.itb.fetch_hits                   2235046                       # ITB hits
system.cpu10.itb.fetch_misses                      69                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses               2235115                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        6600749                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            16300                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     24595127                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   2041603                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          1048357                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     6478112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 28349                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        86144                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1552                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 2235046                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 198                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          6596318                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.728615                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.476833                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                2446528     37.09%     37.09% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 212868      3.23%     40.32% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 426039      6.46%     46.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                 288289      4.37%     51.15% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 581771      8.82%     59.97% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  46224      0.70%     60.67% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  79883      1.21%     61.88% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 489916      7.43%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                2024800     30.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            6596318                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.309299                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      3.726112                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 176685                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             2626302                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 3374343                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              318880                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                13964                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              43145                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             24407682                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 924                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                13964                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 329262                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                580756                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        12094                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 3536026                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             2038072                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             24313607                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                3773                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents               366428                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1782188                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                 1677                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          17830175                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            35538172                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       20941896                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups        14596272                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps            17452165                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 378010                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              333                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          319                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 1780527                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            6043385                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           2832031                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads           46159                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          30271                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 23886738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               336                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                23917141                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           13543                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        286706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       162756                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      6596318                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.625832                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      3.053796                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           2107729     31.95%     31.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            210890      3.20%     35.15% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            350246      5.31%     40.46% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            466136      7.07%     47.53% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            539034      8.17%     55.70% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            741771     11.25%     66.94% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            615982      9.34%     76.28% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7            469772      7.12%     83.40% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8           1094758     16.60%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       6596318                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                 21005      1.77%      1.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      1.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      1.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd               29471      2.49%      4.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult             576158     48.60%     52.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                6530      0.55%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     53.41% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               549864     46.38%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                2411      0.20%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             8431793     35.25%     35.25% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              23791      0.10%     35.35% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     35.35% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           3694646     15.45%     50.80% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     50.80% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     50.80% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult          2793639     11.68%     62.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv              7398      0.03%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            6136297     25.66%     88.17% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           2829573     11.83%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             23917141                       # Type of FU issued
system.cpu10.iq.rate                         3.623398                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                   1185439                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.049564                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         24005532                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         8901578                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      8647226                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads          31624050                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes         15272483                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses     15086441                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              8716879                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses              16385697                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads          29034                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads        70735                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          281                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         3646                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       116398                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                13964                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                238862                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              261068                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          24126920                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             549                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             6043385                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            2832031                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              318                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 5764                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              252360                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          281                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect        13124                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          551                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts              13675                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            23863379                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             6110246                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts           53762                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                      239846                       # number of nop insts executed
system.cpu10.iew.exec_refs                    8939655                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                2003990                       # Number of branches executed
system.cpu10.iew.exec_stores                  2829409                       # Number of stores executed
system.cpu10.iew.exec_rate                   3.615253                       # Inst execution rate
system.cpu10.iew.wb_sent                     23741700                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                    23733667                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                15656711                       # num instructions producing a value
system.cpu10.iew.wb_consumers                19639540                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     3.595602                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.797204                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts        298584                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           308                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts           13603                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      6464364                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     3.685888                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.538621                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      2700999     41.78%     41.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       131520      2.03%     43.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       181086      2.80%     46.62% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       289863      4.48%     51.10% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       154290      2.39%     53.49% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       484666      7.50%     60.99% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       300284      4.65%     65.63% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       151803      2.35%     67.98% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8      2069853     32.02%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      6464364                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts           23826920                       # Number of instructions committed
system.cpu10.commit.committedOps             23826920                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      8801035                       # Number of memory references committed
system.cpu10.commit.loads                     5972650                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                  1964208                       # Number of branches committed
system.cpu10.commit.fp_insts                 15079813                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                17805390                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              40125                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass       226556      0.95%      0.95% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        8286042     34.78%     35.73% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         23000      0.10%     35.82% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     35.82% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      3689633     15.49%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult      2793472     11.72%     63.03% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv         7168      0.03%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       5972664     25.07%     88.13% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      2828385     11.87%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        23826920                       # Class of committed instruction
system.cpu10.commit.bw_lim_events             2069853                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   28518065                       # The number of ROB reads
system.cpu10.rob.rob_writes                  48296679                       # The number of ROB writes
system.cpu10.timesIdled                           196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          4431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                   39127186                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                  23600368                       # Number of Instructions Simulated
system.cpu10.committedOps                    23600368                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.279688                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.279688                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             3.575408                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       3.575408                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               20801281                       # number of integer regfile reads
system.cpu10.int_regfile_writes               5954849                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                14391227                       # number of floating regfile reads
system.cpu10.fp_regfile_writes               11592704                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   187                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          121919                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          54.200321                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           8259913                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          121980                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           67.715306                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle     43530135777                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    54.200321                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.846880                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.846880                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        17716886                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       17716886                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      5435693                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       5435693                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data      2824132                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      2824132                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           13                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      8259825                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        8259825                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      8259825                       # number of overall hits
system.cpu10.dcache.overall_hits::total       8259825                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       533284                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       533284                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         4237                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         4237                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       537521                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       537521                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       537521                       # number of overall misses
system.cpu10.dcache.overall_misses::total       537521                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data  46061156412                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total  46061156412                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data    216568641                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total    216568641                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        12771                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        22059                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        22059                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  46277725053                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  46277725053                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  46277725053                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  46277725053                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      5968977                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      5968977                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data      2828369                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      2828369                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      8797346                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      8797346                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      8797346                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      8797346                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.089343                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.089343                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.001498                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.001498                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.061100                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.061100                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.061100                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.061100                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 86372.657743                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 86372.657743                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 51113.675006                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 51113.675006                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         7353                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         7353                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 86094.729421                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 86094.729421                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 86094.729421                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 86094.729421                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       231057                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7763                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    29.763880                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        67014                       # number of writebacks
system.cpu10.dcache.writebacks::total           67014                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       412034                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       412034                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data         3293                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total         3293                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       415327                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       415327                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       415327                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       415327                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       121250                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       121250                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          944                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          944                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       122194                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       122194                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       122194                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       122194                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   7381795896                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   7381795896                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     58377079                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     58377079                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   7440172975                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   7440172975                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   7440172975                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   7440172975                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.020313                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.020313                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.000334                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.000334                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.013890                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.013890                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.013890                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.013890                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 60880.790895                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 60880.790895                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 61840.126059                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 61840.126059                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         6192                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         6192                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 60888.202162                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 60888.202162                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 60888.202162                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 60888.202162                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              50                       # number of replacements
system.cpu10.icache.tags.tagsinuse         306.652870                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2234607                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             394                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         5671.591371                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   306.652870                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.598931                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.598931                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         4470486                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        4470486                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      2234607                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       2234607                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      2234607                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        2234607                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      2234607                       # number of overall hits
system.cpu10.icache.overall_hits::total       2234607                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          439                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          439                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          439                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          439                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          439                       # number of overall misses
system.cpu10.icache.overall_misses::total          439                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     15679305                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     15679305                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     15679305                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     15679305                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     15679305                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     15679305                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      2235046                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      2235046                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      2235046                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      2235046                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      2235046                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      2235046                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000196                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000196                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000196                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000196                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 35715.956720                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 35715.956720                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 35715.956720                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 35715.956720                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 35715.956720                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 35715.956720                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu10.icache.writebacks::total              50                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           45                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           45                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           45                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          394                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          394                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          394                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     11368512                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     11368512                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     11368512                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     11368512                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     11368512                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     11368512                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 28854.091371                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 28854.091371                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 28854.091371                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 28854.091371                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 28854.091371                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 28854.091371                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               2138980                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         2053254                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect           14535                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            1212011                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               1052574                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           86.845251                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 41865                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            76                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             76                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    6399423                       # DTB read hits
system.cpu11.dtb.read_misses                     3152                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                6402575                       # DTB read accesses
system.cpu11.dtb.write_hits                   2972617                       # DTB write hits
system.cpu11.dtb.write_misses                      10                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses               2972627                       # DTB write accesses
system.cpu11.dtb.data_hits                    9372040                       # DTB hits
system.cpu11.dtb.data_misses                     3162                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                9375202                       # DTB accesses
system.cpu11.itb.fetch_hits                   2337321                       # ITB hits
system.cpu11.itb.fetch_misses                      82                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses               2337403                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        6889631                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            17962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     25809560                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   2138980                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          1094439                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     6760523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 29923                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        89251                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1760                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 2337321                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 204                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          6884492                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.748942                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.478708                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                2534825     36.82%     36.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 223979      3.25%     40.07% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 445128      6.47%     46.54% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                 300908      4.37%     50.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 607507      8.82%     59.73% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  46607      0.68%     60.41% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  79844      1.16%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 515078      7.48%     69.05% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                2130616     30.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            6884492                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.310464                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      3.746145                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 182808                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             2720738                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 3548510                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              328438                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                14747                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              43210                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 225                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             25613669                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 944                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                14747                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 340241                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                594034                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12353                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                 3714960                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             2118906                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             25514813                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                4617                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents               363538                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1856621                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                 2402                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          18705183                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            37288662                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       21948878                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups        15339780                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps            18304541                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 400642                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              347                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          333                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 1830313                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            6341478                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           2975778                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads           50910                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          35265                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 25062045                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               348                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                25084631                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           13983                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        303276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       170643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      6884492                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.643643                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      3.057053                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           2194344     31.87%     31.87% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            213732      3.10%     34.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            357670      5.20%     40.17% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            484940      7.04%     47.22% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            562249      8.17%     55.38% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            779315     11.32%     66.70% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            644633      9.36%     76.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7            493502      7.17%     83.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8           1154107     16.76%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       6884492                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                 20681      1.66%      1.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      1.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      1.66% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd               29982      2.41%      4.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      4.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      4.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult             603169     48.50%     52.58% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                6953      0.56%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     53.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               580171     46.66%     99.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                2564      0.21%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             8831541     35.21%     35.21% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              25048      0.10%     35.31% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     35.31% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           3881124     15.47%     50.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     50.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     50.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult          2935822     11.70%     62.48% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv              8387      0.03%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            6429889     25.63%     88.15% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           2972816     11.85%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             25084631                       # Type of FU issued
system.cpu11.iq.rate                         3.640925                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                   1243520                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.049573                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         25100636                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         9317151                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      9047516                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads          33210621                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes         16048863                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses     15853894                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              9120374                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses              17207773                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          28967                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        74373                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         4315                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked       112060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                14747                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                245988                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              271162                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          25316588                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             586                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             6341478                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            2975778                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              327                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 5645                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              262449                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect        13753                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          659                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts              14412                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            25028039                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             6402575                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts           56592                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                      254195                       # number of nop insts executed
system.cpu11.iew.exec_refs                    9375202                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                2099466                       # Number of branches executed
system.cpu11.iew.exec_stores                  2972627                       # Number of stores executed
system.cpu11.iew.exec_rate                   3.632711                       # Inst execution rate
system.cpu11.iew.wb_sent                     24909424                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    24901410                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                16440606                       # num instructions producing a value
system.cpu11.iew.wb_consumers                20629936                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     3.614331                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.796930                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts        316126                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           299                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts           14321                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      6746740                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     3.705353                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.539279                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      2803065     41.55%     41.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       135265      2.00%     43.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       187507      2.78%     46.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       305180      4.52%     50.85% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       159422      2.36%     53.22% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       508093      7.53%     60.75% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       315859      4.68%     65.43% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       158862      2.35%     67.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8      2173487     32.22%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      6746740                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           24999056                       # Number of instructions committed
system.cpu11.commit.committedOps             24999056                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      9238568                       # Number of memory references committed
system.cpu11.commit.loads                     6267105                       # Number of loads committed
system.cpu11.commit.membars                        16                       # Number of memory barriers committed
system.cpu11.commit.branches                  2057318                       # Number of branches committed
system.cpu11.commit.fp_insts                 15846309                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                18669959                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              40131                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass       239943      0.96%      0.96% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        8676948     34.71%     35.67% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         23996      0.10%     35.76% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     35.76% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      3875969     15.50%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult      2935488     11.74%     63.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv         8128      0.03%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       6267121     25.07%     88.11% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      2971463     11.89%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        24999056                       # Class of committed instruction
system.cpu11.commit.bw_lim_events             2173487                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   29886472                       # The number of ROB reads
system.cpu11.rob.rob_writes                  50678745                       # The number of ROB writes
system.cpu11.timesIdled                           175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          5139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                   38838304                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  24759117                       # Number of Instructions Simulated
system.cpu11.committedOps                    24759117                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.278266                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.278266                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             3.593678                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       3.593678                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               21790269                       # number of integer regfile reads
system.cpu11.int_regfile_writes               6224367                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                15123088                       # number of floating regfile reads
system.cpu11.fp_regfile_writes               12182039                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   125                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          128440                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          51.778528                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           8675692                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          128501                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           67.514587                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle     43530682608                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    51.778528                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.809039                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.809039                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        18601339                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       18601339                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      5708580                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       5708580                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data      2966724                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      2966724                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           22                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           16                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      8675304                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        8675304                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      8675304                       # number of overall hits
system.cpu11.dcache.overall_hits::total       8675304                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       556314                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       556314                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         4719                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4719                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       561033                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       561033                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       561033                       # number of overall misses
system.cpu11.dcache.overall_misses::total       561033                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data  47262862233                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total  47262862233                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data    234354610                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total    234354610                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        12771                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        23220                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  47497216843                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  47497216843                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  47497216843                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  47497216843                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      6264894                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      6264894                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data      2971443                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      2971443                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      9236337                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      9236337                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      9236337                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      9236337                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.088799                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.088799                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.001588                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.001588                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.060742                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.060742                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.060742                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.060742                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 84957.168493                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 84957.168493                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 49661.922017                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 49661.922017                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 84660.290648                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 84660.290648                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 84660.290648                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 84660.290648                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       243047                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          225                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            7886                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    30.820061                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets   112.500000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        66921                       # number of writebacks
system.cpu11.dcache.writebacks::total           66921                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       428635                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       428635                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data         3690                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total         3690                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       432325                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       432325                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       432325                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       432325                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       127679                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       127679                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data         1029                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total         1029                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       128708                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       128708                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       128708                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       128708                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   7598085552                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   7598085552                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     63311964                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     63311964                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   7661397516                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   7661397516                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   7661397516                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   7661397516                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020380                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020380                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.000346                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.000346                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.013935                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.013935                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.013935                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.013935                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 59509.281495                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 59509.281495                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 61527.661808                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 61527.661808                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 59525.418125                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 59525.418125                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 59525.418125                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 59525.418125                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              51                       # number of replacements
system.cpu11.icache.tags.tagsinuse         309.986570                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           2336868                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         5813.104478                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   309.986570                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.605443                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.605443                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         4675044                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        4675044                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      2336868                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2336868                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      2336868                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2336868                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      2336868                       # number of overall hits
system.cpu11.icache.overall_hits::total       2336868                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          453                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          453                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          453                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          453                       # number of overall misses
system.cpu11.icache.overall_misses::total          453                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     18177777                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     18177777                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     18177777                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     18177777                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     18177777                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     18177777                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      2337321                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2337321                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      2337321                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2337321                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      2337321                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2337321                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000194                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000194                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000194                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000194                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000194                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000194                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 40127.543046                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 40127.543046                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 40127.543046                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 40127.543046                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 40127.543046                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 40127.543046                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu11.icache.writebacks::total              51                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           51                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           51                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           51                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          402                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          402                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          402                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     13354983                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     13354983                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     13354983                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     13354983                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     13354983                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     13354983                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 33221.350746                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 33221.350746                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 33221.350746                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 33221.350746                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 33221.350746                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 33221.350746                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               2222217                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         2136145                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect           14984                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            1285967                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               1092675                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           84.969132                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 41949                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    6652110                       # DTB read hits
system.cpu12.dtb.read_misses                     3145                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                6655255                       # DTB read accesses
system.cpu12.dtb.write_hits                   3093888                       # DTB write hits
system.cpu12.dtb.write_misses                      14                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses               3093902                       # DTB write accesses
system.cpu12.dtb.data_hits                    9745998                       # DTB hits
system.cpu12.dtb.data_misses                     3159                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                9749157                       # DTB accesses
system.cpu12.itb.fetch_hits                   2425316                       # ITB hits
system.cpu12.itb.fetch_misses                      72                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses               2425388                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7058638                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            17579                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     26833820                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   2222217                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          1134624                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     6930733                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 30859                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        88703                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1704                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 2425316                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 200                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7054184                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.803958                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.475583                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                2534868     35.93%     35.93% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 231092      3.28%     39.21% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 466216      6.61%     45.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                 307051      4.35%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 631763      8.96%     59.13% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  46765      0.66%     59.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  83141      1.18%     60.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 536884      7.61%     68.58% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                2216404     31.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7054184                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.314822                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      3.801558                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 188243                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             2729527                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 3694350                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              338146                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                15215                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              43547                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             26633472                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 966                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                15215                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 350665                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                572646                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        11704                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 3865405                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             2149846                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             26530689                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                4958                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents               373109                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1881421                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                 1396                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          19447189                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            38773617                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       22806587                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups        15967026                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps            19031973                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 415216                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          323                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 1882953                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            6594158                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           3097071                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads           52466                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          38549                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 26061462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               339                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                26081931                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           15043                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        314099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       178664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7054184                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       3.697370                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      3.052225                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           2192589     31.08%     31.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            215868      3.06%     34.14% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            364866      5.17%     39.31% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            498714      7.07%     46.38% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            581168      8.24%     54.62% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            811145     11.50%     66.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            672317      9.53%     75.65% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7            514246      7.29%     82.94% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8           1203271     17.06%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7054184                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                 21717      1.67%      1.67% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      1.67% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      1.67% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd               31255      2.41%      4.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      4.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      4.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult             629039     48.49%     52.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                8318      0.64%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     53.21% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               604213     46.57%     99.79% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                2783      0.21%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             9173919     35.17%     35.17% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              25949      0.10%     35.27% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     35.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           4039041     15.49%     50.76% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     50.76% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     50.76% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult          3055871     11.72%     62.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv              9497      0.04%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            6683574     25.63%     88.14% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           3094076     11.86%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             26081931                       # Type of FU issued
system.cpu12.iq.rate                         3.695037                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                   1297325                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.049740                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         25953234                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         9672237                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      9390615                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads          34577180                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes         16704029                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses     16503501                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              9461903                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses              17917349                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          28945                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        77168                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          366                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         4288                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       114612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                15215                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                234746                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              260758                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          26325548                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             646                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             6594158                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            3097071                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 5602                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              252233                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          366                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect        14282                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          573                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts              14855                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            26023596                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             6655255                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts           58335                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                      263747                       # number of nop insts executed
system.cpu12.iew.exec_refs                    9749157                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                2181641                       # Number of branches executed
system.cpu12.iew.exec_stores                  3093902                       # Number of stores executed
system.cpu12.iew.exec_rate                   3.686773                       # Inst execution rate
system.cpu12.iew.wb_sent                     25902088                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    25894116                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                17103707                       # num instructions producing a value
system.cpu12.iew.wb_consumers                21465334                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     3.668430                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.796806                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts        327270                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts           14770                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      6915207                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     3.759375                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.536731                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      2815367     40.71%     40.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       139850      2.02%     42.74% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       194178      2.81%     45.54% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       318054      4.60%     50.14% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       164627      2.38%     52.52% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       529540      7.66%     60.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       327922      4.74%     64.92% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       164604      2.38%     67.30% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8      2261065     32.70%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      6915207                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           25996856                       # Number of instructions committed
system.cpu12.commit.committedOps             25996856                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      9609773                       # Number of memory references committed
system.cpu12.commit.loads                     6516990                       # Number of loads committed
system.cpu12.commit.membars                        14                       # Number of memory barriers committed
system.cpu12.commit.branches                  2137870                       # Number of branches committed
system.cpu12.commit.fp_insts                 16496261                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                19409040                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              40193                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass       249158      0.96%      0.96% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        9014198     34.67%     35.63% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         24992      0.10%     35.73% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     35.73% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      4033889     15.52%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult      3055616     11.75%     63.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv         9216      0.04%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       6517004     25.07%     88.10% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      3092783     11.90%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        25996856                       # Class of committed instruction
system.cpu12.commit.bw_lim_events             2261065                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   30976266                       # The number of ROB reads
system.cpu12.rob.rob_writes                  52698395                       # The number of ROB writes
system.cpu12.timesIdled                           189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          4454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                   38669297                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  25747702                       # Number of Instructions Simulated
system.cpu12.committedOps                    25747702                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.274146                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.274146                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             3.647687                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       3.647687                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               22638791                       # number of integer regfile reads
system.cpu12.int_regfile_writes               6455644                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                15742967                       # number of floating regfile reads
system.cpu12.fp_regfile_writes               12680859                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   148                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          134249                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          54.182152                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           9023066                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          134310                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           67.180895                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle     43531367598                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    54.182152                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.846596                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.846596                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        19351011                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       19351011                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      5934759                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       5934759                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data      3088217                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      3088217                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           16                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           13                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      9022976                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        9022976                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      9022976                       # number of overall hits
system.cpu12.dcache.overall_hits::total       9022976                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       580737                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       580737                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         4550                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         4550                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       585287                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       585287                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       585287                       # number of overall misses
system.cpu12.dcache.overall_misses::total       585287                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data  48009439800                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total  48009439800                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data    214618191                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total    214618191                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        23220                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        17415                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  48224057991                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  48224057991                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  48224057991                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  48224057991                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      6515496                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      6515496                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data      3092767                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      3092767                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      9608263                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      9608263                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      9608263                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      9608263                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.089132                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.089132                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.001471                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.001471                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.060915                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.060915                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.060915                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.060915                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 82669.848486                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 82669.848486                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 47168.833187                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 47168.833187                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         7740                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         7740                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 82393.864875                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 82393.864875                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 82393.864875                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 82393.864875                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       229457                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          368                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs            7802                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    29.410023                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          184                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        69243                       # number of writebacks
system.cpu12.dcache.writebacks::total           69243                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       447280                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       447280                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data         3522                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total         3522                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       450802                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       450802                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       450802                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       450802                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       133457                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       133457                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data         1028                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total         1028                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       134485                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       134485                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       134485                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       134485                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   7642183815                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   7642183815                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     56004016                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     56004016                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   7698187831                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   7698187831                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   7698187831                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   7698187831                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.020483                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.020483                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.013997                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.013997                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.013997                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.013997                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 57263.266932                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 57263.266932                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 54478.614786                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 54478.614786                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 57241.981121                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 57241.981121                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 57241.981121                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 57241.981121                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              51                       # number of replacements
system.cpu12.icache.tags.tagsinuse         310.257526                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           2424872                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         6077.373434                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   310.257526                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.605972                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.605972                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         4851031                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        4851031                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      2424872                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       2424872                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      2424872                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        2424872                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      2424872                       # number of overall hits
system.cpu12.icache.overall_hits::total       2424872                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          444                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          444                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          444                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          444                       # number of overall misses
system.cpu12.icache.overall_misses::total          444                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     15038433                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     15038433                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     15038433                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     15038433                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     15038433                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     15038433                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      2425316                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      2425316                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      2425316                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      2425316                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      2425316                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      2425316                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000183                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000183                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 33870.344595                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 33870.344595                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 33870.344595                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 33870.344595                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 33870.344595                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 33870.344595                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu12.icache.writebacks::total              51                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           45                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           45                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           45                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          399                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          399                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          399                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     11683143                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     11683143                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     11683143                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     11683143                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     11683143                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     11683143                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000165                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000165                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000165                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000165                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 29281.060150                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 29281.060150                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 29281.060150                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 29281.060150                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 29281.060150                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 29281.060150                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               2019437                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         1934011                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect           13570                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            1298176                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                995833                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           76.710169                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 41823                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            69                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             69                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    6034557                       # DTB read hits
system.cpu13.dtb.read_misses                     3161                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                6037718                       # DTB read accesses
system.cpu13.dtb.write_hits                   2796352                       # DTB write hits
system.cpu13.dtb.write_misses                      14                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses               2796366                       # DTB write accesses
system.cpu13.dtb.data_hits                    8830909                       # DTB hits
system.cpu13.dtb.data_misses                     3175                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                8834084                       # DTB accesses
system.cpu13.itb.fetch_hits                   2211014                       # ITB hits
system.cpu13.itb.fetch_misses                      74                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses               2211088                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        6601064                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            16070                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     24314867                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   2019437                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          1037656                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     6480615                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 27845                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        84499                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         1711                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 2211014                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 206                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          6596852                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.685829                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.479144                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                2493561     37.80%     37.80% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 210136      3.19%     40.98% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 421862      6.39%     47.38% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                 286004      4.34%     51.72% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 575045      8.72%     60.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  45470      0.69%     61.12% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78950      1.20%     62.32% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 484827      7.35%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                2000997     30.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            6596852                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.305926                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      3.683477                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 173868                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             2672950                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                 3337811                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              314017                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                13707                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              43001                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 224                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             24130868                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 951                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                13707                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 324622                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                599411                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        12488                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                 3496616                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             2065509                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             24038684                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                4098                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents               355680                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1812620                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                 2599                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          17629544                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            35135977                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       20710018                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups        14425955                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps            17258884                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 370660                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              339                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          325                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1758164                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            5974036                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           2799111                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads           46439                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          30516                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 23617176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               341                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                23646081                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           13168                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        280311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       157853                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      6596852                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.584449                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      3.060612                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           2158571     32.72%     32.72% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            209006      3.17%     35.89% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            346276      5.25%     41.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            461843      7.00%     48.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            531616      8.06%     56.20% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            734704     11.14%     67.34% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            607329      9.21%     76.54% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7            465020      7.05%     83.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8           1082487     16.41%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       6596852                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                 19804      1.69%      1.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      1.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      1.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd               29003      2.48%      4.17% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult             568466     48.60%     52.77% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                6682      0.57%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     53.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               543477     46.46%     99.81% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                2261      0.19%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             8342450     35.28%     35.28% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              23706      0.10%     35.38% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     35.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           3651544     15.44%     50.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     50.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     50.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult          2760950     11.68%     62.50% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv              7381      0.03%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            6063519     25.64%     88.17% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           2796527     11.83%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             23646081                       # Type of FU issued
system.cpu13.iq.rate                         3.582162                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                   1169693                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.049467                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         23826072                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         8804495                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      8557888                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads          31245803                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes         15093603                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses     14910504                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              8626372                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses              16189398                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          28743                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        69006                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          271                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3513                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked       111696                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                13707                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                263278                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              252089                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          23855059                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             660                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             5974036                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            2799111                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 5864                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              243263                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          271                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect        12954                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          470                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts              13424                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            23593267                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             6037718                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts           52814                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                      237542                       # number of nop insts executed
system.cpu13.iew.exec_refs                    8834084                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                1982669                       # Number of branches executed
system.cpu13.iew.exec_stores                  2796366                       # Number of stores executed
system.cpu13.iew.exec_rate                   3.574161                       # Inst execution rate
system.cpu13.iew.wb_sent                     23475869                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    23468392                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                15480711                       # num instructions producing a value
system.cpu13.iew.wb_consumers                19415003                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     3.555244                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.797358                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts        291840                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts           13355                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      6467546                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     3.643068                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.541049                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      2747447     42.48%     42.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       129919      2.01%     44.49% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       178755      2.76%     47.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       286595      4.43%     51.68% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       151769      2.35%     54.03% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       478196      7.39%     61.42% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       295985      4.58%     66.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       150510      2.33%     68.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8      2048370     31.67%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      6467546                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           23561710                       # Number of instructions committed
system.cpu13.commit.committedOps             23561710                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      8700628                       # Number of memory references committed
system.cpu13.commit.loads                     5905030                       # Number of loads committed
system.cpu13.commit.membars                        15                       # Number of memory barriers committed
system.cpu13.commit.branches                  1943499                       # Number of branches committed
system.cpu13.commit.fp_insts                 14903685                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                17609803                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              40125                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass       224508      0.95%      0.95% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        8199070     34.80%     35.75% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         22992      0.10%     35.85% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     35.85% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      3646625     15.48%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult      2760704     11.72%     63.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv         7168      0.03%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       5905045     25.06%     88.13% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      2795598     11.87%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        23561710                       # Class of committed instruction
system.cpu13.commit.bw_lim_events             2048370                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   28270737                       # The number of ROB reads
system.cpu13.rob.rob_writes                  47751765                       # The number of ROB writes
system.cpu13.timesIdled                           190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          4212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                   39126871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  23337206                       # Number of Instructions Simulated
system.cpu13.committedOps                    23337206                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.282856                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.282856                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             3.535370                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       3.535370                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               20572322                       # number of integer regfile reads
system.cpu13.int_regfile_writes               5894796                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                14223468                       # number of floating regfile reads
system.cpu13.fp_regfile_writes               11457567                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   184                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          120434                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          54.154575                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           8165299                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          120495                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           67.764629                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle     43528151628                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    54.154575                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.846165                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.846165                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        17513315                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       17513315                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      5373885                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       5373885                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      2791322                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      2791322                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           19                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           14                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      8165207                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        8165207                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      8165207                       # number of overall hits
system.cpu13.dcache.overall_hits::total       8165207                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       526835                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       526835                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         4258                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         4258                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       531093                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       531093                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       531093                       # number of overall misses
system.cpu13.dcache.overall_misses::total       531093                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data  46621082331                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total  46621082331                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data    240297266                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total    240297266                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        15093                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        25542                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        25542                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  46861379597                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  46861379597                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  46861379597                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  46861379597                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      5900720                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      5900720                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      2795580                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      2795580                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      8696300                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      8696300                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      8696300                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      8696300                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.089283                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.089283                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.001523                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.001523                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.136364                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.136364                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.061071                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.061071                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.061071                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.061071                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 88492.758323                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 88492.758323                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 56434.303899                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 56434.303899                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         5031                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         5031                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  6385.500000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 88235.731966                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 88235.731966                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 88235.731966                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 88235.731966                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       242204                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            7848                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    30.861876                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets   113.500000                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        62244                       # number of writebacks
system.cpu13.dcache.writebacks::total           62244                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       407069                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       407069                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data         3318                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total         3318                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       410387                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       410387                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       410387                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       410387                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       119766                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       119766                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          940                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          940                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       120706                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       120706                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       120706                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       120706                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   7480716579                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   7480716579                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     67028982                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     67028982                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   7547745561                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   7547745561                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   7547745561                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   7547745561                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020297                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020297                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.013880                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.013880                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.013880                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.013880                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 62461.103978                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 62461.103978                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 71307.427660                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 71307.427660                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 62529.994872                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 62529.994872                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 62529.994872                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 62529.994872                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              51                       # number of replacements
system.cpu13.icache.tags.tagsinuse         310.340962                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           2210566                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         5540.265664                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   310.340962                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.606135                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.606135                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         4422427                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        4422427                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      2210566                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       2210566                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      2210566                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        2210566                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      2210566                       # number of overall hits
system.cpu13.icache.overall_hits::total       2210566                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          448                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          448                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          448                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          448                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          448                       # number of overall misses
system.cpu13.icache.overall_misses::total          448                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     14907240                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     14907240                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     14907240                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     14907240                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     14907240                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     14907240                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      2211014                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      2211014                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      2211014                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      2211014                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      2211014                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      2211014                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000203                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000203                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000203                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000203                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000203                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000203                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 33275.089286                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 33275.089286                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 33275.089286                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 33275.089286                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 33275.089286                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 33275.089286                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu13.icache.writebacks::total              51                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           49                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           49                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           49                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          399                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          399                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     10848384                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     10848384                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     10848384                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     10848384                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     10848384                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     10848384                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000180                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000180                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000180                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000180                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 27188.932331                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 27188.932331                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 27188.932331                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 27188.932331                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 27188.932331                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 27188.932331                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               2117172                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         2031537                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect           14324                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            1256997                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               1043596                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           83.022951                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 41804                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            58                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             58                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    6347387                       # DTB read hits
system.cpu14.dtb.read_misses                     3198                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                6350585                       # DTB read accesses
system.cpu14.dtb.write_hits                   2944255                       # DTB write hits
system.cpu14.dtb.write_misses                      14                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses               2944269                       # DTB write accesses
system.cpu14.dtb.data_hits                    9291642                       # DTB hits
system.cpu14.dtb.data_misses                     3212                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                9294854                       # DTB accesses
system.cpu14.itb.fetch_hits                   2316892                       # ITB hits
system.cpu14.itb.fetch_misses                      73                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses               2316965                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        6819202                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            16635                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     25552960                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   2117172                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          1085400                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     6696506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 29387                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        85595                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         1762                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 2316892                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 200                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          6815229                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.749391                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.477252                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                2507690     36.80%     36.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 220922      3.24%     40.04% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 441047      6.47%     46.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                 296749      4.35%     50.86% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 604312      8.87%     59.73% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  47009      0.69%     60.42% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  80879      1.19%     61.61% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 510838      7.50%     69.10% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                2105783     30.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            6815229                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.310472                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      3.747207                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 181487                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             2696200                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 3510103                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              327359                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                14485                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              43237                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             25360016                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 934                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                14485                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 338479                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                594755                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        12003                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                 3675769                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             2094143                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             25262194                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                4233                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents               370598                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1831417                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                 1608                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          18522428                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            36926747                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       21734224                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups        15192519                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps            18129389                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 393039                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              332                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          319                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 1829786                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            6282847                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           2947043                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads           46122                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          30382                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 24819780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               334                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                24850054                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           14050                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        297742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       168362                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      6815229                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       3.646254                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      3.055523                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           2163740     31.75%     31.75% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            214912      3.15%     34.90% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            358588      5.26%     40.16% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            480740      7.05%     47.22% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            555843      8.16%     55.37% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            770596     11.31%     66.68% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            639105      9.38%     76.06% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7            488876      7.17%     83.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8           1142829     16.77%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       6815229                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                 21596      1.75%      1.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      1.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      1.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd               30423      2.46%      4.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      4.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      4.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult             598175     48.46%     52.67% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                6647      0.54%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     53.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               575116     46.59%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                2503      0.20%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             8742932     35.18%     35.18% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              23847      0.10%     35.28% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     35.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           3845277     15.47%     50.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     50.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     50.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult          2908418     11.70%     62.46% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv              7387      0.03%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.49% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            6377739     25.66%     88.15% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           2944450     11.85%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             24850054                       # Type of FU issued
system.cpu14.iq.rate                         3.644129                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                   1234460                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.049676                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         24850666                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         9222142                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      8958125                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads          32913181                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes         15895999                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses     15703231                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              9030399                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses              17054111                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          29029                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        73413                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          285                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         3886                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       118824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                14485                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                250175                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              262844                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          25067699                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             608                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             6282847                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            2947043                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              316                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 5965                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              253871                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          285                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect        13614                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          574                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts              14188                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            24794215                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             6350585                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts           55839                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                      247585                       # number of nop insts executed
system.cpu14.iew.exec_refs                    9294854                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                2078350                       # Number of branches executed
system.cpu14.iew.exec_stores                  2944269                       # Number of stores executed
system.cpu14.iew.exec_rate                   3.635941                       # Inst execution rate
system.cpu14.iew.wb_sent                     24669446                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    24661356                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                16275931                       # num instructions producing a value
system.cpu14.iew.wb_consumers                20413276                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     3.616458                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.797321                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts        309929                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           308                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts           14116                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      6682001                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     3.704897                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.538662                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      2774844     41.53%     41.53% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       134693      2.02%     43.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       186878      2.80%     46.34% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       301754      4.52%     50.86% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       158655      2.37%     53.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       504106      7.54%     60.77% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       311808      4.67%     65.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       157685      2.36%     67.80% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8      2151578     32.20%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      6682001                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           24756128                       # Number of instructions committed
system.cpu14.commit.committedOps             24756128                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      9152591                       # Number of memory references committed
system.cpu14.commit.loads                     6209434                       # Number of loads committed
system.cpu14.commit.membars                        14                       # Number of memory barriers committed
system.cpu14.commit.branches                  2036908                       # Number of branches committed
system.cpu14.commit.fp_insts                 15696261                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                18490842                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              40161                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass       233760      0.94%      0.94% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        8591246     34.70%     35.65% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         23028      0.09%     35.74% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     35.74% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      3840161     15.51%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult      2908160     11.75%     63.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv         7168      0.03%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       6209448     25.08%     88.11% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      2943157     11.89%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        24756128                       # Class of committed instruction
system.cpu14.commit.bw_lim_events             2151578                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   29594478                       # The number of ROB reads
system.cpu14.rob.rob_writes                  50179599                       # The number of ROB writes
system.cpu14.timesIdled                           195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          3973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                   38908733                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  24522372                       # Number of Instructions Simulated
system.cpu14.committedOps                    24522372                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.278081                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.278081                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             3.596076                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       3.596076                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               21586777                       # number of integer regfile reads
system.cpu14.int_regfile_writes               6162546                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                14979229                       # number of floating regfile reads
system.cpu14.fp_regfile_writes               12066121                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   190                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          126996                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          54.944066                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           8591083                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          127056                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           67.616508                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle     43530128811                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    54.944066                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.858501                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.858501                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        18426950                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       18426950                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      5652313                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       5652313                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      2938684                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      2938684                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           16                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           13                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      8590997                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        8590997                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      8590997                       # number of overall hits
system.cpu14.dcache.overall_hits::total       8590997                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       554384                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       554384                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         4457                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         4457                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       558841                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       558841                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       558841                       # number of overall misses
system.cpu14.dcache.overall_misses::total       558841                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data  47279322891                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total  47279322891                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data    224483031                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total    224483031                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        20898                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        17415                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  47503805922                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  47503805922                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  47503805922                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  47503805922                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      6206697                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      6206697                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      2943141                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      2943141                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      9149838                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      9149838                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      9149838                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      9149838                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.089320                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.089320                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.001514                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.001514                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.061077                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.061077                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.061077                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.061077                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 85282.625204                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 85282.625204                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 50366.396904                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 50366.396904                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         6966                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 85004.153099                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 85004.153099                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 85004.153099                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 85004.153099                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       229365                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            7931                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    28.920061                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets   118.500000                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        67325                       # number of writebacks
system.cpu14.dcache.writebacks::total           67325                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       428101                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       428101                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data         3467                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total         3467                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       431568                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       431568                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       431568                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       431568                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       126283                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       126283                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          990                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          990                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       127273                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       127273                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       127273                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       127273                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   7544715543                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   7544715543                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     59508911                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     59508911                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   7604224454                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   7604224454                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   7604224454                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   7604224454                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.020346                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.020346                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.013910                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.013910                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.013910                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.013910                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 59744.506727                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 59744.506727                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 60110.011111                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 60110.011111                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 59747.349823                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 59747.349823                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 59747.349823                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 59747.349823                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              50                       # number of replacements
system.cpu14.icache.tags.tagsinuse         309.156511                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           2316450                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         5834.886650                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   309.156511                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.603821                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.603821                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         4634181                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        4634181                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      2316450                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       2316450                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      2316450                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        2316450                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      2316450                       # number of overall hits
system.cpu14.icache.overall_hits::total       2316450                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          442                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          442                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          442                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          442                       # number of overall misses
system.cpu14.icache.overall_misses::total          442                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     14310486                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     14310486                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     14310486                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     14310486                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     14310486                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     14310486                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      2316892                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      2316892                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      2316892                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      2316892                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      2316892                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      2316892                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000191                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000191                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 32376.665158                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 32376.665158                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 32376.665158                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 32376.665158                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 32376.665158                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 32376.665158                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu14.icache.writebacks::total              50                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           45                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           45                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           45                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          397                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          397                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          397                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     10692810                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     10692810                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     10692810                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     10692810                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     10692810                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     10692810                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 26934.030227                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 26934.030227                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 26934.030227                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 26934.030227                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 26934.030227                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 26934.030227                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               2213879                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         2128049                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect           14945                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            1314174                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               1090982                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           83.016556                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 41896                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            58                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             58                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    6648950                       # DTB read hits
system.cpu15.dtb.read_misses                     3307                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                6652257                       # DTB read accesses
system.cpu15.dtb.write_hits                   3091819                       # DTB write hits
system.cpu15.dtb.write_misses                      14                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses               3091833                       # DTB write accesses
system.cpu15.dtb.data_hits                    9740769                       # DTB hits
system.cpu15.dtb.data_misses                     3321                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                9744090                       # DTB accesses
system.cpu15.itb.fetch_hits                   2421822                       # ITB hits
system.cpu15.itb.fetch_misses                      73                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses               2421895                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7097902                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            17253                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     26781104                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   2213879                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          1132878                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     6977319                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 30685                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        82307                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         1732                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 2421822                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 199                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7093989                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.775183                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.478429                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                2586420     36.46%     36.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 230507      3.25%     39.71% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 460044      6.48%     46.19% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                 306072      4.31%     50.51% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 632609      8.92%     59.43% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  47578      0.67%     60.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  81754      1.15%     61.25% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 538597      7.59%     68.84% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                2210408     31.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7093989                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.311906                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      3.773101                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 185543                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             2784877                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 3693405                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              332728                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                15129                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              43312                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 223                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             26582144                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 940                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                15129                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 345384                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                601166                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        11663                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                 3861728                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             2176612                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             26479883                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                4133                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents               367311                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1912281                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                 2414                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          19411335                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            38709130                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       22750410                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups        15958716                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps            18999917                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 411418                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          323                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 1852704                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            6590565                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           3094747                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads           46609                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          30691                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 26018020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               339                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                26041161                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued           14691                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        310793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       175003                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7093989                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       3.670877                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      3.060974                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           2245953     31.66%     31.66% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            215589      3.04%     34.70% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            361680      5.10%     39.80% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            496387      7.00%     46.79% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            576141      8.12%     54.92% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            807414     11.38%     66.30% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            671496      9.47%     75.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7            512191      7.22%     82.98% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8           1207138     17.02%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7093989                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                 21346      1.65%      1.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      1.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      1.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd               31477      2.44%      4.09% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      4.09% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      4.09% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult             624283     48.30%     52.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                6645      0.51%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     52.90% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               606259     46.90%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                2620      0.20%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             9142474     35.11%     35.11% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              23912      0.09%     35.20% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     35.20% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           4038943     15.51%     50.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     50.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     50.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult          3055793     11.73%     62.44% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv              7388      0.03%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            6680641     25.65%     88.13% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           3092006     11.87%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             26041161                       # Type of FU issued
system.cpu15.iq.rate                         3.668853                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                   1292630                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.049638                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         25932338                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         9632591                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      9357217                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads          34551294                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes         16696883                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses     16495800                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              9431834                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses              17901953                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          28877                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        76719                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         4028                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked       114634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                15129                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                241383                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              282054                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          26275899                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             563                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             6590565                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            3094747                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 5751                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              273402                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect        14219                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          580                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts              14799                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            25982926                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             6652257                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts           58235                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                      257540                       # number of nop insts executed
system.cpu15.iew.exec_refs                    9744090                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                2173879                       # Number of branches executed
system.cpu15.iew.exec_stores                  3091833                       # Number of stores executed
system.cpu15.iew.exec_rate                   3.660649                       # Inst execution rate
system.cpu15.iew.wb_sent                     25861345                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    25853017                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                17078663                       # num instructions producing a value
system.cpu15.iew.wb_consumers                21416045                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     3.642346                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.797470                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts        323729                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts           14732                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      6961901                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     3.727513                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.539308                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      2872659     41.26%     41.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       137716      1.98%     43.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       192035      2.76%     46.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       316933      4.55%     50.55% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       164022      2.36%     52.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       528599      7.59%     60.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       328019      4.71%     65.21% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7       164550      2.36%     67.58% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8      2257368     32.42%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      6961901                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           25950576                       # Number of instructions committed
system.cpu15.commit.committedOps             25950576                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      9604565                       # Number of memory references committed
system.cpu15.commit.loads                     6513846                       # Number of loads committed
system.cpu15.commit.membars                        14                       # Number of memory barriers committed
system.cpu15.commit.branches                  2130318                       # Number of branches committed
system.cpu15.commit.fp_insts                 16488837                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                19371912                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              40193                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass       243014      0.94%      0.94% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        8983438     34.62%     35.55% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         23064      0.09%     35.64% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     35.64% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      4033697     15.54%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult      3055616     11.77%     62.96% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv         7168      0.03%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       6513860     25.10%     88.09% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      3090719     11.91%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        25950576                       # Class of committed instruction
system.cpu15.commit.bw_lim_events             2257368                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   30976797                       # The number of ROB reads
system.cpu15.rob.rob_writes                  52598259                       # The number of ROB writes
system.cpu15.timesIdled                           183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          3913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                   38630033                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  25707566                       # Number of Instructions Simulated
system.cpu15.committedOps                    25707566                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.276102                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.276102                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             3.621854                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       3.621854                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               22588498                       # number of integer regfile reads
system.cpu15.int_regfile_writes               6429123                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                15734730                       # number of floating regfile reads
system.cpu15.fp_regfile_writes               12674453                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   183                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          133896                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          59.755186                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           9019059                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          133956                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           67.328518                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle     43528533597                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    59.755186                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.933675                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.933675                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        19340159                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       19340159                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      5932745                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       5932745                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      3086227                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      3086227                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           16                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           14                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      9018972                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        9018972                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      9018972                       # number of overall hits
system.cpu15.dcache.overall_hits::total       9018972                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       579548                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       579548                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         4476                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         4476                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            2                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       584024                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       584024                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       584024                       # number of overall misses
system.cpu15.dcache.overall_misses::total       584024                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data  48709717848                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total  48709717848                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    238679420                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    238679420                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        22059                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        11610                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  48948397268                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  48948397268                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  48948397268                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  48948397268                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      6512293                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      6512293                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      3090703                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      3090703                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      9602996                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      9602996                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      9602996                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      9602996                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.088993                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.088993                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.001448                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.001448                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.060817                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.060817                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.060817                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.060817                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 84047.771449                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 84047.771449                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 53324.267203                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 53324.267203                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         7353                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 83812.304405                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 83812.304405                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 83812.304405                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 83812.304405                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       244254                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          307                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            8101                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    30.151092                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets   102.333333                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        66678                       # number of writebacks
system.cpu15.dcache.writebacks::total           66678                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       446394                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       446394                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data         3465                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total         3465                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       449859                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       449859                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       449859                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       449859                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       133154                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       133154                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data         1011                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total         1011                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       134165                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       134165                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       134165                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       134165                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   7804621647                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   7804621647                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     65253261                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     65253261                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   7869874908                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   7869874908                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   7869874908                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   7869874908                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.020447                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.020447                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.000327                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.013971                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.013971                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.013971                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.013971                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 58613.497507                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 58613.497507                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 64543.284866                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 64543.284866                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 58658.181403                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 58658.181403                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 58658.181403                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 58658.181403                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              50                       # number of replacements
system.cpu15.icache.tags.tagsinuse         306.037020                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           2421382                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             394                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         6145.639594                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   306.037020                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.597729                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.597729                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         4844038                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        4844038                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      2421382                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       2421382                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      2421382                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        2421382                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      2421382                       # number of overall hits
system.cpu15.icache.overall_hits::total       2421382                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          440                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          440                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          440                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          440                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          440                       # number of overall misses
system.cpu15.icache.overall_misses::total          440                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     14344155                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     14344155                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     14344155                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     14344155                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     14344155                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     14344155                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      2421822                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      2421822                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      2421822                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      2421822                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      2421822                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      2421822                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000182                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000182                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000182                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000182                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000182                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000182                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 32600.352273                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 32600.352273                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 32600.352273                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 32600.352273                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 32600.352273                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 32600.352273                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu15.icache.writebacks::total              50                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           46                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           46                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           46                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          394                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          394                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          394                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     10769436                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     10769436                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     10769436                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     10769436                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     10769436                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     10769436                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 27333.593909                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 27333.593909                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 27333.593909                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 27333.593909                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 27333.593909                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 27333.593909                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    346374                       # number of replacements
system.l2.tags.tagsinuse                 14691.930295                       # Cycle average of tags in use
system.l2.tags.total_refs                     3032701                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    362713                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.361159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               33586784946                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9065.531436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      262.371045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data     2671.384223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       25.588743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      162.096867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        2.631826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      171.476183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.239840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      188.396751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      189.010011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.018415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      168.498380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.104319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      172.010325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.025656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      195.273775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.010111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      192.580513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.162661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      160.524065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.004726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      173.013510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.149083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      185.786336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.060795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      190.052783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.010287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      158.848465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.006397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      172.397954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.016964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      183.647852                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.553316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.016014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.163048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.009894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.010466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.011499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.011536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.010284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.010499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.011919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.011754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.009798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.010560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.011339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.011600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.009695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.010522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.011209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.896724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14759                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997253                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28589414                       # Number of tag accesses
system.l2.tags.data_accesses                 28589414                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1183164                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1183164                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6601                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6601                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   67                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            56436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data             1000                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data             1023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              957                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data             1048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data             1076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data             1044                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data             1067                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data             1122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              982                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data             1094                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data             1088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 71783                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11280                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data       296745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        64827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        71414                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        71338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        77768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        65843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        74981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        75526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        81960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        73277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        82057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        84110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        86922                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        76149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        83215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        84109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1450241                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5815                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              353181                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 303                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               65734                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 390                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               72414                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 404                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               72311                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 370                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               78791                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 356                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               66800                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 354                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               75974                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               76574                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 353                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               83036                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 363                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               74250                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 355                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               83101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 355                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               85177                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 374                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               88044                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 374                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               77131                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 367                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               84309                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 364                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               85197                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1533304                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5815                       # number of overall hits
system.l2.overall_hits::cpu00.data             353181                       # number of overall hits
system.l2.overall_hits::cpu01.inst                303                       # number of overall hits
system.l2.overall_hits::cpu01.data              65734                       # number of overall hits
system.l2.overall_hits::cpu02.inst                390                       # number of overall hits
system.l2.overall_hits::cpu02.data              72414                       # number of overall hits
system.l2.overall_hits::cpu03.inst                404                       # number of overall hits
system.l2.overall_hits::cpu03.data              72311                       # number of overall hits
system.l2.overall_hits::cpu04.inst                370                       # number of overall hits
system.l2.overall_hits::cpu04.data              78791                       # number of overall hits
system.l2.overall_hits::cpu05.inst                356                       # number of overall hits
system.l2.overall_hits::cpu05.data              66800                       # number of overall hits
system.l2.overall_hits::cpu06.inst                354                       # number of overall hits
system.l2.overall_hits::cpu06.data              75974                       # number of overall hits
system.l2.overall_hits::cpu07.inst                383                       # number of overall hits
system.l2.overall_hits::cpu07.data              76574                       # number of overall hits
system.l2.overall_hits::cpu08.inst                353                       # number of overall hits
system.l2.overall_hits::cpu08.data              83036                       # number of overall hits
system.l2.overall_hits::cpu09.inst                363                       # number of overall hits
system.l2.overall_hits::cpu09.data              74250                       # number of overall hits
system.l2.overall_hits::cpu10.inst                355                       # number of overall hits
system.l2.overall_hits::cpu10.data              83101                       # number of overall hits
system.l2.overall_hits::cpu11.inst                355                       # number of overall hits
system.l2.overall_hits::cpu11.data              85177                       # number of overall hits
system.l2.overall_hits::cpu12.inst                374                       # number of overall hits
system.l2.overall_hits::cpu12.data              88044                       # number of overall hits
system.l2.overall_hits::cpu13.inst                374                       # number of overall hits
system.l2.overall_hits::cpu13.data              77131                       # number of overall hits
system.l2.overall_hits::cpu14.inst                367                       # number of overall hits
system.l2.overall_hits::cpu14.data              84309                       # number of overall hits
system.l2.overall_hits::cpu15.inst                364                       # number of overall hits
system.l2.overall_hits::cpu15.data              85197                       # number of overall hits
system.l2.overall_hits::total                 1533304                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            63                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                186                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          37609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             71                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             63                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             93                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             98                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38828                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2905                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data        52443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data        17157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data        16716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data        17829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data        17318                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data        17601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data        17033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data        18398                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data        17927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data        17872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data        17282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data        18584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data        18193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data        18310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data        17891                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data        19079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          319633                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2178                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             90052                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               215                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data             17270                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data             16793                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data             17908                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data             17386                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data             17685                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                45                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data             17104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data             18483                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             17990                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data             17965                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                39                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data             17339                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data             18682                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data             18249                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data             18422                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data             17952                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data             19181                       # number of demand (read+write) misses
system.l2.demand_misses::total                 361366                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2178                       # number of overall misses
system.l2.overall_misses::cpu00.data            90052                       # number of overall misses
system.l2.overall_misses::cpu01.inst              215                       # number of overall misses
system.l2.overall_misses::cpu01.data            17270                       # number of overall misses
system.l2.overall_misses::cpu02.inst               48                       # number of overall misses
system.l2.overall_misses::cpu02.data            16793                       # number of overall misses
system.l2.overall_misses::cpu03.inst               35                       # number of overall misses
system.l2.overall_misses::cpu03.data            17908                       # number of overall misses
system.l2.overall_misses::cpu04.inst               25                       # number of overall misses
system.l2.overall_misses::cpu04.data            17386                       # number of overall misses
system.l2.overall_misses::cpu05.inst               41                       # number of overall misses
system.l2.overall_misses::cpu05.data            17685                       # number of overall misses
system.l2.overall_misses::cpu06.inst               45                       # number of overall misses
system.l2.overall_misses::cpu06.data            17104                       # number of overall misses
system.l2.overall_misses::cpu07.inst               44                       # number of overall misses
system.l2.overall_misses::cpu07.data            18483                       # number of overall misses
system.l2.overall_misses::cpu08.inst               42                       # number of overall misses
system.l2.overall_misses::cpu08.data            17990                       # number of overall misses
system.l2.overall_misses::cpu09.inst               36                       # number of overall misses
system.l2.overall_misses::cpu09.data            17965                       # number of overall misses
system.l2.overall_misses::cpu10.inst               39                       # number of overall misses
system.l2.overall_misses::cpu10.data            17339                       # number of overall misses
system.l2.overall_misses::cpu11.inst               47                       # number of overall misses
system.l2.overall_misses::cpu11.data            18682                       # number of overall misses
system.l2.overall_misses::cpu12.inst               25                       # number of overall misses
system.l2.overall_misses::cpu12.data            18249                       # number of overall misses
system.l2.overall_misses::cpu13.inst               25                       # number of overall misses
system.l2.overall_misses::cpu13.data            18422                       # number of overall misses
system.l2.overall_misses::cpu14.inst               30                       # number of overall misses
system.l2.overall_misses::cpu14.data            17952                       # number of overall misses
system.l2.overall_misses::cpu15.inst               30                       # number of overall misses
system.l2.overall_misses::cpu15.data            19181                       # number of overall misses
system.l2.overall_misses::total                361366                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        44118                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        31347                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        75465                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   8122155147                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     24529608                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     16555121                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     16997514                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     14750190                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     18248598                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     15451722                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     18463447                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     13677741                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     20206044                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     12405970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     21237012                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     12144060                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     24297408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     13263178                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     22163159                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8386545919                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    470551165                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     45878474                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      9440091                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      6567777                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      4678830                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      7412128                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      8236534                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      7970265                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      7832106                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      6940458                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      7210733                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      9365568                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      4479138                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      4438127                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      5665798                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      5121619                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    611788811                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data  11348681056                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data   3723939577                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data   3626597776                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data   3872499984                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data   3762359988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data   3819953246                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data   3698705184                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data   3993437992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data   3892801821                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data   3880576770                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data   3750976373                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data   4035215244                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data   3952154520                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data   3973811707                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data   3884544381                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data   4144755531                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  69361011150                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    470551165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data  19470836203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     45878474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   3748469185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      9440091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   3643152897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      6567777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   3889497498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      4678830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   3777110178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      7412128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   3838201844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      8236534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   3714156906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      7970265                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   4011901439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      7832106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   3906479562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      6940458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   3900782814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      7210733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   3763382343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      9365568                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   4056452256                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      4479138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   3964298580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      4438127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   3998109115                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      5665798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   3897807559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      5121619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   4166918690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      78359345880                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    470551165                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data  19470836203                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     45878474                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   3748469185                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      9440091                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   3643152897                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      6567777                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   3889497498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      4678830                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   3777110178                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      7412128                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   3838201844                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      8236534                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   3714156906                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      7970265                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   4011901439                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      7832106                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   3906479562                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      6940458                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   3900782814                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      7210733                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   3763382343                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      9365568                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   4056452256                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      4479138                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   3964298580                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      4438127                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   3998109115                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      5665798                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   3897807559                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      5121619                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   4166918690                       # number of overall miss cycles
system.l2.overall_miss_latency::total     78359345880                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1183164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1183164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6601                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6601                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              253                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        94045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data         1020                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data         1077                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data         1052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data         1091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data         1041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data         1064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data         1133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data         1139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data         1066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data         1101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data         1165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data         1178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data         1094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data         1155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data         1190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data       349188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        81984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        88130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        89167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        95086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        83444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        92014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        93924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        99887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        91149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        99339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data       102694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data       105115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        94459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data       101106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data       103188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1769874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7993                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          443233                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             518                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           83004                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             438                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           89207                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             439                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           90219                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           96177                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           84485                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           93078                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             427                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           95057                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data          101026                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           92215                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             394                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data          100440                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data          103859                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data          106293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           95553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data          102261                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             394                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data          104378                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1894670                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7993                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         443233                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            518                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          83004                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            438                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          89207                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            439                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          90219                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          96177                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          84485                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          93078                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            427                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          95057                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data         101026                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          92215                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            394                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data         100440                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data         103859                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data         106293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          95553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data         102261                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            394                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data         104378                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1894670                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.803030                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.746269                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.735178                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.399904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.110784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.071495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.075095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.062328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.080692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.066729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.075022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.055312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.087242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.051771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.084120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.047538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.102377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.052814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.085714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.351032                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.272488                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.415058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.109589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.079727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.063291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.103275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.112782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.103044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.106329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.090226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.098985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.116915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.062657                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.062657                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.075567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.076142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.204794                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.150186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.209273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.189674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.199951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.182130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.210932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.185113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.195882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.179473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.196075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.173970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.180965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.173077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.193841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.176953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.184896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180596                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.272488                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.203171                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.415058                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.208062                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.109589                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.188248                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.079727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.198495                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.063291                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.180771                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.103275                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.209327                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.112782                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.183760                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.103044                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.194441                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.106329                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.178073                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.090226                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.194816                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.098985                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.172630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.116915                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.179878                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.062657                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.171686                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.062657                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.192794                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.075567                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.175551                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.076142                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.183765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.190728                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.272488                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.203171                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.415058                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.208062                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.109589                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.188248                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.079727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.198495                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.063291                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.180771                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.103275                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.209327                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.112782                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.183760                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.103044                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.194441                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.106329                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.178073                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.090226                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.194816                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.098985                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.172630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.116915                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.179878                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.062657                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.171686                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.062657                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.192794                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.075567                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.175551                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.076142                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.183765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.190728                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   700.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   591.452830                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   405.725806                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 215963.071260                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 217076.176991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 215001.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 215158.405063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 216914.558824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 217245.214286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 217629.887324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 217217.023529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data       217107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 217269.290323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 217648.596491                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 216704.204082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 216858.214286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 216941.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 217429.147541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 217285.872549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 215992.220022                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 216047.366850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 213388.251163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 196668.562500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 187650.771429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 187153.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 180783.609756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 183034.088889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 181142.386364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 186478.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 192790.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 184890.589744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 199267.404255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 179165.520000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 177525.080000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 188859.933333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 170720.633333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 210598.558003                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216400.302347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 217050.741796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 216953.683656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 217202.309944                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 217251.414020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 217030.466792                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 217149.367933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 217058.266768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 217147.421264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 217131.645591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 217045.270976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 217133.837925                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 217234.899137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 217029.585309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 217122.820468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 217241.759579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217002.034052                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 216047.366850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216217.698696                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 213388.251163                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 217050.908222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 196668.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 216944.732746                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 187650.771429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 217193.293388                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 187153.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 217250.096514                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 180783.609756                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 217031.486797                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 183034.088889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 217151.362605                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 181142.386364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 217058.996862                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 186478.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 217147.279711                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 192790.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 217132.358141                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 184890.589744                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 217047.254340                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 199267.404255                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 217131.584199                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 179165.520000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 217233.743219                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 177525.080000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 217029.047606                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 188859.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 217123.861352                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 170720.633333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 217241.994161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216842.054538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 216047.366850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216217.698696                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 213388.251163                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 217050.908222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 196668.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 216944.732746                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 187650.771429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 217193.293388                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 187153.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 217250.096514                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 180783.609756                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 217031.486797                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 183034.088889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 217151.362605                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 181142.386364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 217058.996862                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 186478.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 217147.279711                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 192790.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 217132.358141                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 184890.589744                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 217047.254340                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 199267.404255                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 217131.584199                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 179165.520000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 217233.743219                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 177525.080000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 217029.047606                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 188859.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 217123.861352                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 170720.633333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 217241.994161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216842.054538                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             419148                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             3528                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     48404                       # number of cycles access was blocked
system.l2.blocked::no_targets                      27                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.659367                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   130.666667                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               267374                       # number of writebacks
system.l2.writebacks::total                    267374                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           451                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data           45                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data          246                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data          245                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data          126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data          113                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data          175                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data          186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data           93                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data           74                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data           87                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data          118                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data           49                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data           43                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data          140                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data          160                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data           58                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1958                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data            246                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data            245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data            126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data            113                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data            175                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data            186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data            118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data            140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data            160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2409                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data           246                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data           245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data           126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data           113                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data           175                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data           186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data           118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data           140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data           160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2409                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          588                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           588                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           186                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        37609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           77                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           63                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           93                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38828                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2454                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data        52398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data        16911                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data        16471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data        17703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data        17205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data        17426                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data        16847                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data        18305                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data        17853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data        17785                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data        17164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data        18535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data        18150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data        18170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data        17731                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data        19021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       317675                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        90007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data        17024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data        16548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data        17782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data        17273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data        17510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data        16918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data        18390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        17916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data        17878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data        17221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data        18633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data        18206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data        18282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data        17792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data        19123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            358957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        90007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data        17024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data        16548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data        17782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data        17273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data        17510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data        16918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data        18390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        17916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data        17878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data        17221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data        18633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data        18206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data        18282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data        17792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data        19123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           358957                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       255852                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       800136                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       669399                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       629426                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2354813                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13304                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        13304                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   8010843657                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     24196533                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     16329967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     16762308                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     14553708                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     18006144                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     15243136                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     18208612                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     13492590                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     19932865                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     12238963                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     20948022                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11981820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     23971228                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     13086908                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     21869687                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8271666148                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    462509944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     41589180                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4048058                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      1919239                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1099551                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      3000488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1104742                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       428514                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst       882685                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       432038                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      4702024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       427145                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       648526                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       430103                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst       427764                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    523650001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data  11186229847                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data   3628347873                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data   3533905420                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data   3798746956                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data   3691960256                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data   3737642537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data   3615095561                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data   3925967907                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data   3829490433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data   3813617280                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data   3681470405                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data   3974199601                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data   3891468819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data   3896420103                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data   3802232676                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data   4078945397                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68085741071                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    462509944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data  19197073504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     41589180                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   3652544406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4048058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   3550235387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1919239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   3815509264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   3706513964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1099551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   3755648681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      3000488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   3630338697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1104742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   3944176519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       428514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   3842983023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       882685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   3833550145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       432038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   3693709368                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      4702024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   3995147623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       427145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   3903450639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       648526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   3920391331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       430103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   3815319584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       427764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   4100815084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  76881057220                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    462509944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data  19197073504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     41589180                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   3652544406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4048058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   3550235387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1919239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   3815509264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   3706513964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1099551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   3755648681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      3000488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   3630338697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1104742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   3944176519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       428514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   3842983023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       882685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   3833550145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       432038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   3693709368                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      4702024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   3995147623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       427145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   3903450639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       648526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   3920391331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       430103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   3815319584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       427764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   4100815084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  76881057220                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.803030                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.746269                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.735178                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.399904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.110784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.071495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.075095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.062328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.080692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.066729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.075022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.055312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.087242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.051771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.084120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.047538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.102377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.052814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.085714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.351032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.271237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.376448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.043379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.020501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.012594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.035088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.011710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.005063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.010025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.005076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.054726                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.005013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.007519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.005038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.005076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.173000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.150057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.206272                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.186894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.198538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.180941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.208835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.183092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.194892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.178732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.195120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.172782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.180488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.172668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.192359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.175370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.184333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.179490                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.271237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.203069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.376448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.205099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.043379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.185501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.020501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.197098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.179596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.012594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.207256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.035088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.181762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.011710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.193463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.005063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.177340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.010025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.193873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.005076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.171456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.054726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.179407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.005013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.171281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.007519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.191328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.005038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.173986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.005076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.183209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.189456                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.271237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.203069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.376448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.205099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.043379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.185501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.020501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.197098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.179596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.012594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.207256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.035088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.181762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.011710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.193463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.005063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.177340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.010025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.193873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.005076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.171456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.054726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.179407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.005013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.171281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.007519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.191328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.005038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.173986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.005076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.183209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.189456                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 12792.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12700.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 12630.169811                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12588.520000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12660.284946                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13304                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13304                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213003.367731                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 214128.610619                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 212077.493506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 212181.113924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 214025.117647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 214358.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 214692.056338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 214218.964706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 214168.095238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 214331.881720                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 214718.649123                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 213755.326531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 213961.071429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 214028.821429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 214539.475410                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 214408.696078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213033.536314                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213334.845018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213277.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213055.684211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 213248.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 219910.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214320.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 220948.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst       214257                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 220671.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst       216019                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 213728.363636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 213572.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216175.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215051.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst       213882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213386.308476                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213485.817150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214555.488913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214553.179528                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214582.102243                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 214586.472305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214486.545220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214583.935478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 214475.165638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214501.228533                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214428.860276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214487.905209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214415.948260                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214405.995537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214442.493286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214439.832835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214444.319279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 214325.146993                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213334.845018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213284.227938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213277.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 214552.655428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213055.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214541.659838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 213248.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 214571.435384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 214584.262375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 219910.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 214485.932667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214320.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 214584.389230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 220948.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214473.981457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       214257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 214500.057100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 220671.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 214428.355800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst       216019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 214488.668951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 213728.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 214412.473729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 213572.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 214404.626991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216175.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 214439.959031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215051.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 214440.174460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst       213882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 214444.129268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214179.016484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213334.845018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213284.227938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213277.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 214552.655428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213055.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214541.659838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 213248.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 214571.435384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 214584.262375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 219910.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 214485.932667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214320.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 214584.389230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 220948.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214473.981457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       214257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 214500.057100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 220671.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 214428.355800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst       216019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 214488.668951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 213728.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 214412.473729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 213572.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 214404.626991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216175.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 214439.959031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215051.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 214440.174460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst       213882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 214444.129268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214179.016484                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             320128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267374                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74578                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1380                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             62                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        320129                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1061275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1061275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     40084096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40084096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1239                       # Total snoops (count)
system.membus.snoop_fanout::samples            842323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  842323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              842323                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2214909117                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1794700000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4714794                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1837715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1400001                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5082                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4523                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          559                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2227506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1450538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8367                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1216913                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1431                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1495                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110663                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14185                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2213322                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1466836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       293511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       309924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       321902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       338668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       304841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       325992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       339550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       356647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       323077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       344558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       361081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       375032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       336699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       356536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       372444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6564034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       990208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     46185472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        41920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      8478528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        32256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      9213760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        32256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      9243648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      9873728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      8668992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      9723776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        31424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      9730944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     10518848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      9654464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     10717056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     10929920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     11234304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     10099008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        28608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     10853504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     10947584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              197516800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          791113                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2714882                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.924274                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.382505                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1818767     66.99%     66.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 379156     13.97%     80.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 268734      9.90%     90.86% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 152292      5.61%     96.47% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5476      0.20%     96.67% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   5142      0.19%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   5041      0.19%     97.04% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   3780      0.14%     97.18% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   3991      0.15%     97.33% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   4455      0.16%     97.49% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  4458      0.16%     97.66% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  4175      0.15%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  4210      0.16%     97.97% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  3533      0.13%     98.10% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  2777      0.10%     98.20% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 48701      1.79%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   194      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2714882                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8267129596                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28151449                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1794449380                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1838233                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         375641578                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1566039                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         394297462                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1568339                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         413280399                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1413840                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         432458661                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1429004                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        393067717                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1431360                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        415792995                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1538098                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        436000847                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1427728                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        455783618                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1430600                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        412358399                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1418565                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        436536834                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1434867                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        458491960                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1424712                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        478822879                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1424058                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        430469922                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1421921                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        453946702                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1413261                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        477480204                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
