// Seed: 2104066057
module module_0;
  wire id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wire id_3,
    input tri1 id_4,
    output wire id_5,
    output wire id_6,
    output supply1 id_7,
    input uwire id_8,
    input wor id_9
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor   id_0,
    input  logic id_1
);
  assign id_0 = 1;
  id_3(
      .id_0(1 | id_1), .id_1(1'b0)
  );
  logic id_4;
  logic [7:0][1] id_5;
  always_latch $display(id_5[1], id_4, 1'b0, id_4, id_1);
  logic [7:0] id_6;
  assign id_5 = id_6[1'b0];
  assign id_0 = 1;
  logic id_7;
  logic id_8;
  module_0 modCall_1 ();
  id_9(
      1, id_7, 1, id_4 - id_8#(.id_5(id_1 & id_7 << id_0 - "")), id_10, id_4
  );
  wire id_11;
  wor  id_12;
  assign id_7 = id_8;
  wire id_13;
  always id_4 <= 1;
  assign id_12 = 1;
endmodule
