normative_rule_definitions:
  - name: [vadd_op, vsub_op]
    tags: ["norm:vadd_vsub_op"]
  
  - name: vrsub_op
    tags: ["norm:vrsub_op"]
  
  - name: [vwaddu_op, vwadd_op, vwsubu_op, vwsub_op]
    tags: ["norm:vwaddu_vwadd_vwsubu_vwsub_op"]
  
  - name: [vsext_op, vzext_op]
    tags: ["norm:vsext_vzext_op"]

  - name: [vsext_vs_eew_emul, vzext_vs_eew_emul]
    tags: ["norm:vsext_vzext_vs_eew_emul"]

  - name: [vsext_vd_eew_emul, vzext_vd_eew_emul]
    tags: ["norm:vsext_vzext_vd_eew_emul"]

  - name: [vsext_ill_eew_emul_rsv, vzext_ill_eew_emul_rsv]
    tags: ["norm:vsext_vzext_ill_eew_emul_rsv"]

  - name: [vmadc_carry_v0, vmsbc_carry_v0, vadc_carry_v0, vsbc_carry_v0]
    tags: ["norm:vmadc_vmsbc_vadc_vsbc_carry_v0"]

  - name: [vadc_op, vsbc_op]
    tags: ["norm:vadc_vsbc_op"]

  - name: [vadc_masked_write_all_elem, vsbc_masked_write_all_elem]
    tags: ["norm:vadc_vsbc_masked_write_all_elem"]

  - name: [vadc_unmasked_rsv, vsbc_unmasked_rsv]
    tags: ["norm:vadc_vsbc_unmasked_rsv"]

  - name: [vmadc_op, vmsbc_op]
    tags: ["norm:vmadc_vmsbc_op_masked", "norm:vmadc_vmsbc_op_unmasked"]

  - name: [vmadc_masked_write_all_elem, vmsbc_masked_write_all_elem]
    tags: ["norm:vmadc_vmsbc_masked_write_all_elem"]

  - name: [vmadc_tail_agnostic, vmsbc_tail_agnostic]
    tags: ["norm:vmadc_vmsbc_tail_agnostic"]

  - name: vmsbc_borrow_neg
    tags: ["norm:vmsbc_borrow_neg"]

  - name: [vadc_vd_v0_rsv, vsbc_vd_v0_rsv]
    tags: ["norm:vadc_vsbc_vd_v0_rsv"]

  - name: [vand_op, vor_op, vxor_op]
    tags: ["norm:vand_vor_vxor_op"]

  - name: [vsll_op, vsrl_op, vsra_op]
    tags: ["norm:vsll_vsrl_vsra_op"]

  - name: [vsll_shamt, vsrl_shamt, vsra_shamt]
    tags: ["norm:vsll_vsrl_vsra_shamt"]

  - name: [vnsrl_op, vnsra_op]
    tags: ["norm:vnsrl_vnsra_op"]

  - name: [vnsrl_shamt, vnsra_shamt]
    tags: ["norm:vnsrl_vnsra_shamt"]

  - name: [vmseq_op, vmsne_op, vmsltu_op, vmslt_op, vmsleu_op, vmsle_op, vmsgtu_op, vmsgt_op]
    tags: ["norm:vmseq_vmsne_vmsltu_vmslt_vmsleu_vmsle_vmsgtu_vmsgt_op"]

  - name: [vmseq_vd_v0_legal, vmsne_vd_v0_legal, vmsltu_vd_v0_legal, vmslt_vd_v0_legal, vmsleu_vd_v0_legal, vmsle_vd_v0_legal, vmsgtu_vd_v0_legal, vmsgt_vd_v0_legal]
    tags: ["norm:vmseq_vmsne_vmsltu_vmslt_vmsleu_vmsle_vmsgtu_vmsgt_vd_v0_legal"]

  - name: [vmseq_maskundisturbed, vmsne_maskundisturbed, vmsltu_maskundisturbed, vmslt_maskundisturbed, vmsleu_maskundisturbed, vmsle_maskundisturbed, vmsgtu_maskundisturbed, vmsgt_maskundisturbed]
    tags: ["norm:vmseq_vmsne_vmsltu_vmslt_vmsleu_vmsle_vmsgtu_vmsgt_maskundisturbed"]

  - name: [vmseq_tail_agnostic, vmsne_tail_agnostic, vmsltu_tail_agnostic, vmslt_tail_agnostic, vmsleu_tail_agnostic, vmsle_tail_agnostic, vmsgtu_tail_agnostic, vmsgt_tail_agnostic]
    tags: ["norm:vmseq_vmsne_vmsltu_vmslt_vmsleu_vmsle_vmsgtu_vmsgt_tail_agnostic"]

  - name: [vminu_op, vmin_op, vmaxu_op, vmax_op]
    tags: ["norm:vminu_vmin_vmaxu_vmax_op"]

  - name: [vmul_op, vmulh_op, vmulhu_op, vmulhsu_op]
    tags: ["norm:vmul_vmulh_vmulhu_vmulhsu_op"]

  - name: [vdivu_op, vdiv_op, vremu_op, vrem_op]
    tags: ["norm:vdivu_vdiv_vremu_vrem_op"]

  - name: [vwmul_op, vwmulu_op, vwmulsu_op]
    tags: ["norm:vwmul_wmulu_vwmulsu_op"]

  - name: [vmacc_op, vnmsac_op, vmadd_op, vnmsub_op]
    tags: ["norm:vmacc_vnmsac_vmadd_vnmsub_op", "norm:vmacc_vnmsac_vmadd_vnmsub_op_lowhalf"]

  - name: [vwmaccu_op, vwmacc_op, vwmaccsu_op, vwmaccus_op]
    tags: ["norm:vwmaccu_vwmacc_vwmaccsu_vwmaccus_op"]

  - name: vmerge_op
    tags: ["norm:vmerge_op", "norm:vmerge_op_mask"]

  - name: vmerge_all_elem
    tags: ["norm:vmerge_all_elem"]

  - name: vmv_op
    tags: ["norm:vmv_op"]
  
  - name: vmv_vs2_nv0_rsv
    tags: ["norm:vmv_vs2_nv0_rsv"]

  - name: [vsaddu_op, vsadd_op, vssubu_op, vssub_op, vxsat_op_vsaddsub]
    tags: ["norm:vsaddu_vsadd_vssubu_vssub_op", "norm:vsaddu_vsadd_vssubu_vssub_op_overflow_vxsat_op_vsaddsub"]

  - name: [vaaddu_op, vaadd_op, vasubu_op, vasub_op]
    tags: ["norm:vaaddu_vaadd_vasubu_vasub_op", "norm:vasub_vasubu_op_overflow"]

  - name: vsmul_op
    tags: ["norm:vsmul_op", "norm:vsmul_op_sat_vxsat_op_vs_mul"]

  - name: vxsat_op_vsmul
    tags: ["norm:vsmul_op_sat_vxsat_op_vs_mul"]

  - name: vssrl_op, vssra_op
    tags: ["norm:vssrl_vssra_op"]

  - name: vssrl_shamt, vssra_shamt
    tags: ["norm:vssrl_vssra_shamt"]

  - name: vnclipu_op, vnclip_op
    tags: ["norm:vnclipu_vnclip_op"]

  - name: vnclipu_shamt, vnclip_shamt
    tags: ["norm:vnclipu_vnclip_shamt"]

  - name: vnclipu_overflow
    tags: ["norm:vnclipu_overflow"]

  - name: vnclip_overflow
    tags: ["norm:vnclip_overflow"]

  - name: vxsat_op_vnclip_u
    tags: ["norm:vxsat_op_vnclip_u"]
  
  - name: V_fp_EEW_IEEE_nsupported_rsv
    tags: ["norm:V_fp_EEW_IEEE_nsupported_rsv"]

  - name: mstatus-FS_off_V_fp_ill
    tags: ["norm:mstatus-FS_off_V_fp_ill"]

  - name: mstatus-FS_dirty_V_fp
    tags: ["norm:mstatus-FS_dirty_V_fp"]

  - name: [vsstatus-FS_off_hypervisor_V_fp_ill, mstatus-FS_off_hypervisor_V_fp_ill]
    tags: ["norm:vsstatus_mstatus-FS_off_hypervisor_V_fp_ill"]

  - name: [vsstatus-FS_dirty_hypervisor_V_fp, mstatus-FS_dirty_hypervisor_V_fp]
    tags: ["norm:vsstatus_mstatus-FS_dirty_hypervisor_V_fp"]

  - name: fflags_op_V_fp
    tags: ["norm:fflags_op_V_fp"]

  - name: [vfadd_op, vfsub_op, vfrsub_op]
    tags: ["norm:vfadd_vfsub_vfrsub_op"]

  - name: vfwadd_op
    tags: ["norm:vfwadd_op"]

  - name: [vfmul_op, vfdiv_op, vfrdiv_op]
    tags: ["norm:vfmul_vfdiv_vfrdiv_op"]

  - name: vfwmul_op
    tags: ["norm:vfwmul_op"]

  - name: [vfmacc_op, vfnmacc_op, vfmsac_op, vfnmsac_op, vfmadd_op, vfnmadd_op, vfmsub_op, vfnmsub_op]
    tags: ["norm:vfmacc_vfnmacc_vfmsac_vfnmsac_vfmadd_vfnmadd_vfmsub_vfnmsub_op"]

  - name: [vfwmacc_op, vfwnmacc_op, vfwmsac_op, vfwnmsac_op]
    tags: ["norm:vfwmacc_vfwnmacc_vfwmsac_vfwnmsac_op"]

  - name: vfsqrt_op
    tags: ["norm:vfsqrt_op"]
  
  - name: vfrsqrt7_op
    tags: ["norm:vfrsqrt7_op", "norm:vfrsqrt7_op_unex", "norm:vfrsqrt7_op_precise"]

  - name: vfrec7_op
    tags: ["norm:vfrec7_op", "norm:vfrec7_op_unex", "norm:vfrec7_op_precise", "norm:vfrec7_op_subnorm", "norm:vfrec7_op_output"]

  - name: [vfmin_op, vfmax_op]
    tags: ["norm:vfmin_vfmax_op"]

  - name: [vfsgnj_op, vfsgnjn_op, vfsgnjx_op]
    tags: ["norm:vfsgnj_vfsgnjn_vfsgnjx_op"]
  
  - name: [vmfeq_op, vmfne_op, vmflt_op, vmfle_op, vmfgt_op, vmfge_op]
    tags: ["norm:vmfeq_vmfne_vmflt_vmfle_vmfgt_vmfge_op"]

  - name: [vmfeq_vd_single_vreg, vmfne_vd_single_vreg, vmflt_vd_single_vreg, vmfle_vd_single_vreg, vmfgt_vd_single_vreg, vmfge_vd_single_vreg]
    tags: ["norm:vmfeq_vmfne_vmflt_vmfle_vmfgt_vmfge_vd_single_vreg"]
  
  - name: [vmfeq_vd_eq_v0, vmfne_vd_eq_v0, vmflt_vd_eq_v0, vmfle_vd_eq_v0, vmfgt_vd_eq_v0, vmfge_vd_eq_v0]
    tags: ["norm:vmfeq_vmfne_vmflt_vmfle_vmfgt_vmfge_vd_eq_v0"]

  - name: [vmfeq_tail_agnostic, vmfne_tail_agnostic, vmflt_tail_agnostic, vmfle_tail_agnostic, vmfgt_tail_agnostic, vmfge_tail_agnostic]
    tags: ["norm:vmfeq_vmfne_vmflt_vmfle_vmfgt_vmfge_tail_agnostic"]

  - name: [vmfeq_sNaN_invalid, vmfne_sNaN_invalid]
    tags: ["norm:vmfeq_sNaN_invalid_vmfne_sNaN_invalid"]

  - name: [vmflt_sqNaN_invalid, vmfle_sqNaN_invalid, vmfgt_sqNaN_invalid, vmfge_sqNaN_invalid]
    tags: ["norm:vmflt_vmfle_vmfgt_vmfge_sqNaN_invalid"]

  - name: vmfne_vdval1_NaN
    tags: ["norm:vmfne_vdval1_NaN"]

  - name: [vmfeq_vdval0_NaN, vmflt_vdval0_NaN, vmfle_vdval0_NaN, vmfgt_vdval0_NaN, vmfge_vdval0_NaN]
    tags: ["norm:vmfeq_vmflt_vmfle_vmfgt_vmfge_vdval0_NaN"]

  - name: vfclass_op
    tags: ["norm:vfclass_op", "norm:vfclass_op_result"]

  - name: vfclass_SEWge16
    tags: ["norm:vfclass_SEWge16"]

  - name: vfmerge_op
    tags: ["norm:vfmerge_op", "norm:vfmerge_op_mask"]

  - name: vfmerge_all_elem
    tags: ["norm:vfmerge_all_elem"]

  - name: vfmv_op
    tags: ["norm:vfmv_op"]

  - name: vfmv_vs2_nv0_rsv
    tags: ["norm:vfmv_vs2_nv0_rsv"]

  - name: vfcvt_op
    tags: ["norm:vfcvt_op", "norm:vfcvt_op_exceptions", "norm:vfcvt_op_frm"]

  - name: vfwcvt_op
    tags: ["norm:vfwcvt_op"]
  
  - name: vfwcvt_vreg_constr
    tags: ["norm:vfwcvt_vreg_constr"]

  - name: vfncvt_op
    tags: ["norm:vfncvt_op"]

  - name: vfncvt_vreg_constr
    tags: ["norm:vfncvt_vreg_constr"]

  - name: vreduction_scalar
    tags: ["norm:vreduction_scalar_def", "norm:vreduction_scalar_disregard_LMUL", "norm:vreduction_scalar_disregard_maskval"]

  - name: vreduction_vd_overlap_vs
    tags: ["norm:vreduction_vd_overlap_vs"]

  - name: vreduction_tail_agnostic
    tags: ["norm:vreduction_tail_policy"]
    
  - name: vreduction_vl_0
    tags: ["norm:vreduction_vl_0"]
  
  - name: vreduction_trap
    tags: ["norm:vreduction_trap"]

  - name: vreduction_vstart_n0_ill
    tags: ["norm:vreduction_vstart_n0_ill"]

  - name: [vredsum_op, vredmaxu_op, vredmax_op, vredminu_op, vredmin_op, vredand_op, vredor_op, vredxor_op]
    tags: ["norm:vredsum_vredmaxu_vredmax_vredminu_vredmin_vredand_vredor_vredxor_op"]

  - name: [vredsum_overflow, vredmaxu_overflow, vredmax_overflow, vredminu_overflow, vredmin_overflow, vredand_overflow, vredor_overflow, vredxor_overflow]
    tags: ["norm:vredsum_vredmaxu_vredmax_vredminu_vredmin_vredand_vredor_vredxor_overflow"]

  - name: vwredsumu_op
    tags: ["norm:vwredsumu_op", "norm:vwredsumu_vwredsum_op_overflow"]

  - name: vwredsum_op
    tags: ["norm:vwredsum_op", "norm:vwredsumu_vwredsum_op_overflow"]

  - name: vfredosum_op
    tags: ["norm:vfredosum_op", "norm:vfredosum_op_exceptions", "norm:vfredosum_op_maskoff"]

  - name: vfredusum_op
    tags: ["norm:vfredupsum_op"]

  - name: vfwredusum_additive_impl
    tags: ["norm:vfwredusum_additive_impl"]
  
  - name: vfredusum_redtree
    tags: ["norm:vfredusum_redtree"]

  - name: vfredmin_op, vfredmax_op
    tags: ["norm:vfredmin_vfredmax_op"]

  - name: vfwredosum_op, vfwredusum_op
    tags: ["norm:vfwredosum_vfwredusum_op", "norm:vfwredosum_vfwredusum_op_reduction"]

  - name: vmask_maskreg
    tags: ["norm:vmask_maskreg_def"]
    
  - name: vmask_vd_overlap_vs
    tags: ["norm:vmask_vd_overlap_vs"]

  - name: vmask_vstart
    tags: ["norm:vmask_vstart"]

  - name: vmasklogical_unmasked
    tags: ["norm:vmasklogical_unmasked"]

  - name: vmasklogical_masked_rsv
    tags: ["norm:vmasklogical_masked_rsv"]

  - name: vmasklogical_tail_agnostic
    tags: ["norm:vmasklogical_tail_agnostic"]

  - name: [vmand_op, vmnand_op, vmandn_op, vmxor_op, vmor_op, vmnor_op, vmorn_op, vmxnor_op]
    tags: ["norm:vmand_vmnand_vmandn_vmxor_vmor_vmnor_vmorn_vmxnor_op"]

  - name: vcpop_vs_single_vreg
    tags: ["norm:vcpop_vs_single_vreg"]

  - name: vcpop_op
    tags: ["norm:vcpop_op", "norm:vcpop_op_mask"]

  - name: vcpop_op_vl0
    tags: ["norm:vcpop_op_vl0"]

  - name: vcpop_trap
    tags: ["norm:vcpop_trap"]

  - name: vcpop_vstart_n0_ill
    tags: ["norm:vcpop_vstart_n0_ill"]
  
  - name: vfirst_op
    tags: ["norm:vfirst_op"]

  - name: vfirst_vl0
    tags: ["norm:vfirst_vl0"]

  - name: vfirst_trap
    tags: ["norm:vfirst_trap"]

  - name: vfirst_vstart_n0_ill
    tags: ["norm:vfirst_vstart_n0_ill"]

  - name: vmsbf_op
    tags: ["norm:vmsbf_op"]

  - name: vmsbf_tail_agnostic
    tags: ["norm:vmsbf_tail_agnostic"]

  - name: vmsbf_trap
    tags: ["norm:vmsbf_trap"]

  - name: vmsbf_vstart_n0_ill
    tags: ["norm:vmsbf_vstart_n0_ill"]

  - name: vmsbf_vreg_constr
    tags: ["norm:vmsbf_vreg_constr"]

  - name: vmsif_op
    tags: ["norm:vmsif_op"] 

  - name: vmsif_tail_agnostic
    tags: ["norm:vmsif_tail_agnostic"]

  - name: vmsif_trap
    tags: ["norm:vmsif_trap"]

  - name: vmsif_vstart_n0_ill
    tags: ["norm:vmsif_vstart_n0_ill"]

  - name: vmsif_vreg_constr
    tags: ["norm:vmsif_vreg_constr"]

  - name: vmsof_op
    tags: ["norm:vmsof_op"]

  - name: vmsof_tail_agnostic
    tags: ["norm:vmsof_tail_agnostic"]

  - name: vmsof_trap
    tags: ["norm:vmsof_trap"]

  - name: vmsof_vstart_n0_ill
    tags: ["norm:vmsof_vstart_n0_ill"]

  - name: vmsof_vreg_constr
    tags: ["norm:vmsof_vreg_constr"]

  - name: viota_op
    tags: ["norm:viota_op", "norm:viota_op_masked", "norm:viota_op_zext", "norm:viota_op_overflow"]

  - name: viota_trap
    tags: ["norm:viota_trap"]

  - name: viota_vstart_n0_ill
    tags: ["norm:viota_vstart_n0_ill"]

  - name: viota_vreg_constr
    tags: ["norm:viota_vreg_constr"]

  - name: vid_op
    tags: ["norm:vid_op", "norm:vid_op_mask", "norm:vid_op_zext", "norm:vid_op_overflow"]

  - name: vid_vs2_nv0_rsv
    tags: ["norm:vid_vs2_nv0_rsv"]

  - name: [vmv-x-s_ignoreLMUL, vmv-s-x_ignoreLMUL]
    tags: ["norm:vmv-x-s_vmv-s-x_ignoreLMUL"]

  - name: vmv-x-s_op
    tags: ["norm:vmv-x-s_op"]

  - name: [vmv-x-s_vstart_ge_vl, vmv-x-s_vl0]
    tags: ["norm:vmv-x-s_vstartgevl_vl0"]

  - name: vmv-s-x_op
    tags: ["norm:vmv-s-x_op"]
  
  - name: vmv-s-x_vstart_ge_vl
    tags: ["norm:vmv-s-x_vstart_ge_vl"]

  - name: [vmv-s-x_masked_rsv, vmv-x-s_masked_rsv]
    tags: ["norm:vmv-s-x_vmv-x-s_masked_rsv"]

  - name: [vfmv-f-s_ignoreLMUL, vfmv-s-f_ignoreLMUL]
    tags: ["norm:vfmv-f-s_vfmv-s-f_ignoreLMUL"]

  - name: vfmv-f-s_op
    tags: ["norm:vfmv-f-s_op"]

  - name: vfmv-s-f_op
    tags: ["norm:vfmv-s-f_op"]

  - name: vfmv-s-f_vstart_ge_vl
    tags: ["norm:vfmv-s-f_vstart_ge_vl"]

  - name: vfmv-s-f_masked_rsv
    tags: ["norm:vfmv-s-f_masked_rsv"]

  - name: [vslideup_vstart_ge_vl, vslidedown_vstart_ge_vl, vslide1up_vstart_ge_vl, vslide1down_vstart_ge_vl, vfslide1up_vstart_ge_vl, vfslide1down_vstart_ge_vl]
    tags: ["norm:vslide_vstart_ge_vl"]

  - name: [vslideup_mask, vslidedown_mask, vslide1up_mask, vslide1down_mask, vfslide1up_mask, vfslide1down_mask]
    tags: ["norm:vslide_mask"]

  - name: vslideup_op
    tags: ["norm:vslideup_op"]

  - name: vslideup_vreg_constr
    tags: ["norm:vslideup_vreg_constr"]

  - name: vslidedown_op
    tags: ["norm:vslidedown_op", "norm:vslidedown_op_src"]

  - name: vslide1up-vx_op
    tags: ["norm:vslide1up-vx_op", "norm:vslide1up-vx_op_rem_elem", "norm:vslide1up-vx_op_vl"]

  - name: vslide1up-vx_vreg_constr
    tags: ["norm:vslide1up-vx_vreg_constr"]
  
  - name: vslide1up-vf_op
    tags: ["norm:vslide1up-vf_op"]

  - name: vslide1down-vx_op
    tags: ["norm:vslide1down-vx_op", "norm:vslide1down-vx_op_vl", "norm:vslide1down-vx_op_details"]

  - name: vslide1down-vf_op
    tags: ["norm:vslide1down-vf_op"]

  - name: [vrgather_vs2_uint, vrgatherei16_vs2_uint]
    tags: ["norm:vrgather_vrgatherei16_vs2_uint"]

  - name: [vrgather_vs_ignore_vl, vrgatherei16_vs_ignore_vl]
    tags: ["norm:vrgather_vrgatherei16_vs_ignore_vl"]

  - name: [vrgather_vl, vrgatherei16_vl]
    tags: ["norm:vrgather_vrgatherei16_vl"]

  - name: [vrgather_tail, vrgatherei16_tail]
    tags: ["norm:vrgather_vrgatherei16_tail"]

  - name: [vrgather_mask, vrgatherei16_mask]
    tags: ["norm:vrgather_vrgatherei16_mask"]

  - name: vrgather-vv_sew_lmul
    tags: ["norm:vrgather-vv_sew_lmul"]
  
  - name: vrgatherei16-vv_sew_lmul
    tags: ["norm:vrgatherei16-vv_sew_lmul"]

  - name: [vrgather_id_ge_VLMAX, vrgatherei16_id_ge_VLMAX]
    tags: ["norm:vrgather_vrgatherei16_id_ge_VLMAX"]

  - name: [vrgather-vx_op, vrgather-vi_op]
    tags: ["norm:vrgather-vx_vrgather-vi_op"]

  - name: [vrgather_vreg_constr, vrgatherei16_vreg_constr]
    tags: ["norm:vrgather_vrgatherei16_vreg_constr"]

  - name: vcompress_op
    tags: ["norm:vcompress_op"]

  - name: vcompress_enc
    tags: ["norm:vcompress_enc"]
  
  - name: vcompress_masked_rsv
    tags: ["norm:vcompress_masked_rsv"]

  - name: vcompress_vreg_constr
    tags: ["norm:vcompress_vreg_constr"]

  - name: vcompress_trap
    tags: ["norm:vcompress_trap"]

  - name: vcompress_vstart_n0_ill
    tags: ["norm:vcompress_vstart_n0_ill"]

  - name: vmv-nr-r_op
    tags: ["norm:vmv-nr-r_op"]

  - name: vmv-nr-r_enc
    tags: ["norm:vmv-nr-r_enc"]
  
  - name: vmv-nr-r_NREG_rsv
    tags: ["norm:vmv-nr-r_NREG_rsv"]

  - name: vmv-nr-r_vreg_constr
    tags: ["norm:vmv-nr-r_vreg_constr"]

  - name: vmv-nr-r_unaligned_rsv
    tags: ["norm:vmv-nr-r_unaligned_rsv"]

  - name: [epc_op_V_trap, vstart_op_V_trap]
    tags: ["norm:epc_vstart_op_V_trap"]

  
  