Timing Analyzer report for riptide_rom_programmer
Sat Jan 15 21:26:13 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; riptide_rom_programmer                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.0%      ;
;     Processor 3            ;   4.9%      ;
;     Processor 4            ;   4.5%      ;
;     Processors 5-8         ;   4.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sat Jan 15 21:26:11 2022 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 79.94 MHz ; 79.94 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.490 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.375 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.443 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.745 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.718 ; 0.000         ;
; clk                                                  ; 9.858 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.490 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 12.459     ;
; 7.862 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.074     ;
; 7.879 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.044     ;
; 7.959 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 11.976     ;
; 7.959 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 11.976     ;
; 7.959 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 11.976     ;
; 7.959 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 11.976     ;
; 7.959 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 11.976     ;
; 7.959 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 11.976     ;
; 7.959 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 11.976     ;
; 8.040 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 11.903     ;
; 8.073 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 11.850     ;
; 8.107 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 11.836     ;
; 8.161 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.768     ;
; 8.173 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 11.774     ;
; 8.176 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.753     ;
; 8.176 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.753     ;
; 8.176 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.753     ;
; 8.176 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.753     ;
; 8.176 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.753     ;
; 8.176 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.753     ;
; 8.176 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.753     ;
; 8.178 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.751     ;
; 8.178 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.751     ;
; 8.178 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.751     ;
; 8.178 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.751     ;
; 8.178 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.751     ;
; 8.178 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.751     ;
; 8.178 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.751     ;
; 8.179 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_address_w_reg ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 11.768     ;
; 8.179 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 11.768     ;
; 8.299 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 11.652     ;
; 8.331 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 11.591     ;
; 8.331 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 11.591     ;
; 8.331 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 11.591     ;
; 8.331 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 11.591     ;
; 8.331 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 11.591     ;
; 8.331 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 11.591     ;
; 8.331 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 11.591     ;
; 8.333 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 11.615     ;
; 8.333 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 11.615     ;
; 8.475 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 11.457     ;
; 8.475 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 11.457     ;
; 8.475 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 11.457     ;
; 8.493 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 11.443     ;
; 8.493 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 11.443     ;
; 8.493 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 11.443     ;
; 8.509 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.420     ;
; 8.509 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.420     ;
; 8.509 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.420     ;
; 8.509 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.420     ;
; 8.509 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.420     ;
; 8.509 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.420     ;
; 8.509 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.420     ;
; 8.527 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_a_address[2] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 11.384     ;
; 8.533 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.383     ;
; 8.537 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 11.366     ;
; 8.545 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 11.389     ;
; 8.548 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.368     ;
; 8.548 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.368     ;
; 8.548 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.368     ;
; 8.548 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.368     ;
; 8.548 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.368     ;
; 8.548 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.368     ;
; 8.548 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.368     ;
; 8.550 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.366     ;
; 8.550 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.366     ;
; 8.550 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.366     ;
; 8.550 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.366     ;
; 8.550 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.366     ;
; 8.550 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.366     ;
; 8.550 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.366     ;
; 8.551 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_address_w_reg ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 11.383     ;
; 8.551 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 11.383     ;
; 8.552 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 11.369     ;
; 8.564 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 11.339     ;
; 8.564 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 11.339     ;
; 8.564 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 11.339     ;
; 8.564 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 11.339     ;
; 8.564 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 11.339     ;
; 8.564 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 11.339     ;
; 8.564 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 11.339     ;
; 8.576 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.353     ;
; 8.576 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.353     ;
; 8.576 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.353     ;
; 8.576 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.353     ;
; 8.576 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.353     ;
; 8.576 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.353     ;
; 8.576 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.353     ;
; 8.646 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 11.281     ;
; 8.646 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 11.281     ;
; 8.646 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 11.281     ;
; 8.646 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 11.281     ;
; 8.671 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 11.267     ;
; 8.677 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 11.254     ;
; 8.677 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 11.254     ;
; 8.677 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 11.254     ;
; 8.677 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_a_address[0] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 11.239     ;
; 8.705 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 11.230     ;
; 8.705 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 11.230     ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.375 ; RIPTIDE_III:CPU_inst|shift_merge:shift_merge0|RBD_reg[2]     ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.107      ;
; 0.438 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[4]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.172      ;
; 0.444 ; RIPTIDE_III:CPU_inst|shift_merge:shift_merge0|RBD_reg[7]     ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.177      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]          ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|tx_active                                 ; serial:serial_inst|tx_active                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_active                  ; serial:serial_inst|UART:UART_inst|tx_active                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[4]                  ; interrupt_controller:intcon_inst|prev_in[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|full                   ; serial:serial_inst|queue_8_8:tx_queue|full                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_ri:i2c_ri_inst|master_ack                                ; I2C_ri:i2c_ri_inst|master_ack                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|status[5]                   ; interrupt_controller:intcon_inst|status[5]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|prev_int_rq                             ; RIPTIDE_III:CPU_inst|prev_int_rq                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[6]                  ; interrupt_controller:intcon_inst|prev_in[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[2]                  ; interrupt_controller:intcon_inst|prev_in[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[0]                  ; interrupt_controller:intcon_inst|prev_in[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[7]                  ; interrupt_controller:intcon_inst|prev_in[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[3]                  ; interrupt_controller:intcon_inst|prev_in[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[1]                  ; interrupt_controller:intcon_inst|prev_in[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active            ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active            ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c              ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|stop_req_flag        ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|stop_req_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; serial:serial_inst|tx_overwrite                              ; serial:serial_inst|tx_overwrite                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|rx_overwrite                              ; serial:serial_inst|rx_overwrite                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|full                   ; serial:serial_inst|queue_8_8:rx_queue|full                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]          ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]          ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|rx_active                  ; serial:serial_inst|UART:UART_inst|rx_active                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2C_ri:i2c_ri_inst|ready_flag                                ; I2C_ri:i2c_ri_inst|ready_flag                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; interrupt_controller:intcon_inst|status[6]                   ; interrupt_controller:intcon_inst|status[6]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                        ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg  ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]    ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|write_req_flag       ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|write_req_flag                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|read_req_flag        ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|read_req_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.466 ; RIPTIDE_III:CPU_inst|CALL2                                   ; RIPTIDE_III:CPU_inst|CALL2                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[2]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.201      ;
; 0.470 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[5]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.204      ;
; 0.484 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[3]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.218      ;
; 0.488 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivl_reg[3]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.218      ;
; 0.499 ; RIPTIDE_III:CPU_inst|merge_D03[0]                            ; RIPTIDE_III:CPU_inst|merge_D04[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; RIPTIDE_III:CPU_inst|rotate_R1[1]                            ; RIPTIDE_III:CPU_inst|rotate_R2[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; RIPTIDE_III:CPU_inst|merge_D04[2]                            ; RIPTIDE_III:CPU_inst|merge_D05[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; RIPTIDE_III:CPU_inst|merge_D02[2]                            ; RIPTIDE_III:CPU_inst|merge_D03[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; RIPTIDE_III:CPU_inst|dest_waddr2[3]                          ; RIPTIDE_III:CPU_inst|dest_waddr3[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                   ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RIPTIDE_III:CPU_inst|rotate_R1[2]                            ; RIPTIDE_III:CPU_inst|rotate_R2[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RIPTIDE_III:CPU_inst|mask_L1[2]                              ; RIPTIDE_III:CPU_inst|mask_L2[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RIPTIDE_III:CPU_inst|alu_I_field1[2]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RIPTIDE_III:CPU_inst|alu_I_field1[4]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[4]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RIPTIDE_III:CPU_inst|shift_L1[2]                             ; RIPTIDE_III:CPU_inst|shift_L2[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; RIPTIDE_III:CPU_inst|merge_D01[2]                            ; RIPTIDE_III:CPU_inst|merge_D02[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RIPTIDE_III:CPU_inst|shift_L2[2]                             ; RIPTIDE_III:CPU_inst|shift_L3[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; RIPTIDE_III:CPU_inst|latch_address_w1                        ; RIPTIDE_III:CPU_inst|latch_address_w2                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RIPTIDE_III:CPU_inst|dest_waddr3[0]                          ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                   ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RIPTIDE_III:CPU_inst|mask_L1[0]                              ; RIPTIDE_III:CPU_inst|mask_L2[0]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RIPTIDE_III:CPU_inst|alu_I_field1[0]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; RIPTIDE_III:CPU_inst|mask_L1[1]                              ; RIPTIDE_III:CPU_inst|mask_L2[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RIPTIDE_III:CPU_inst|merge_D01[0]                            ; RIPTIDE_III:CPU_inst|merge_D02[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RIPTIDE_III:CPU_inst|PC_I_field1[5]                          ; RIPTIDE_III:CPU_inst|PC_I_field2[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RIPTIDE_III:CPU_inst|regf_wren2                              ; RIPTIDE_III:CPU_inst|regf_wren3                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; RIPTIDE_III:CPU_inst|latch_address_w2                        ; RIPTIDE_III:CPU_inst|latch_address_w3                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; RIPTIDE_III:CPU_inst|merge_D01[1]                            ; RIPTIDE_III:CPU_inst|merge_D02[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; RIPTIDE_III:CPU_inst|alu_I_field1[6]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[6]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; RIPTIDE_III:CPU_inst|alu_I_field1[3]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[3]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; RIPTIDE_III:CPU_inst|dest_waddr1[0]                          ; RIPTIDE_III:CPU_inst|dest_waddr2[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                   ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; RIPTIDE_III:CPU_inst|rotate_R1[0]                            ; RIPTIDE_III:CPU_inst|rotate_R2[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; RIPTIDE_III:CPU_inst|alu_I_field1[5]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[5]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; RIPTIDE_III:CPU_inst|CALL1                                   ; RIPTIDE_III:CPU_inst|CALL2                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.506 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[1]          ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[6]          ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[7]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; RIPTIDE_III:CPU_inst|SC2                                     ; RIPTIDE_III:CPU_inst|SC3                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
+-------+--------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.443 ; rst                      ; serial:serial_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.463      ;
; 15.443 ; rst                      ; serial:serial_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.463      ;
; 15.443 ; rst                      ; serial:serial_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.463      ;
; 15.443 ; rst                      ; serial:serial_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.463      ;
; 15.443 ; rst                      ; serial:serial_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.463      ;
; 15.443 ; rst                      ; serial:serial_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.463      ;
; 15.643 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.257      ;
; 15.643 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 4.252      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 4.252      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 4.252      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.255      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.251      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_XEC                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.256      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.256      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.256      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.256      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.256      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.256      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.257      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.276      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.275      ;
; 15.644 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.275      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.255      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.255      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.255      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.255      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.255      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.255      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.268      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.267      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.268      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.268      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.267      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 4.272      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 4.272      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.268      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 4.272      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.255      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.255      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.255      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.268      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
; 15.645 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.253      ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.745 ; rst                      ; serial:serial_inst|tx_active                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.042      ;
; 3.374 ; rst                      ; serial:serial_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.662      ;
; 3.374 ; rst                      ; serial:serial_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.662      ;
; 3.374 ; rst                      ; serial:serial_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.662      ;
; 3.374 ; rst                      ; serial:serial_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.662      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.007      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.007      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.008      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.007      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.007      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.007      ;
; 3.730 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.007      ;
; 3.731 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 4.009      ;
; 3.732 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 4.021      ;
; 3.732 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w4                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 4.021      ;
; 3.732 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w3                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 4.021      ;
; 3.732 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 4.021      ;
; 3.732 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 4.021      ;
; 3.732 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC6                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 4.021      ;
; 3.732 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC5                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 4.021      ;
; 3.732 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 4.021      ;
; 3.732 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 4.021      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.009      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.009      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.009      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.009      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.009      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.009      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.009      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.009      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.009      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.008      ;
; 3.733 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.008      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.005      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.005      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.005      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.005      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.005      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.005      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.005      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 4.005      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.006      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.006      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.006      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.006      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.006      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.006      ;
; 3.734 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.006      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.037      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.037      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.036      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.038      ;
; 3.744 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.038      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.019      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.019      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.019      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.019      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.019      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.019      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.017      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.032      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.017      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.031      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.017      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.032      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.032      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.017      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.017      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.032      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.017      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.032      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.031      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.032      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 4.031      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.019      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.019      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.019      ;
; 3.745 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.017      ;
+-------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 29.722 ns




+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 84.95 MHz ; 84.95 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.228 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.696 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.463 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.717 ; 0.000         ;
; clk                                                  ; 9.855 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.228 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 11.726     ;
; 8.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 11.475     ;
; 8.697 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 11.253     ;
; 8.701 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 11.249     ;
; 8.717 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 11.214     ;
; 8.773 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 11.169     ;
; 8.773 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 11.169     ;
; 8.773 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 11.169     ;
; 8.773 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 11.169     ;
; 8.773 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 11.169     ;
; 8.773 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 11.169     ;
; 8.773 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 11.169     ;
; 8.854 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 11.081     ;
; 8.864 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 11.089     ;
; 8.876 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.062     ;
; 8.876 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.062     ;
; 8.876 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.062     ;
; 8.876 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.062     ;
; 8.876 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.062     ;
; 8.876 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.062     ;
; 8.876 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 11.062     ;
; 8.902 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 11.029     ;
; 8.920 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_address_w_reg ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 11.033     ;
; 8.920 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 11.033     ;
; 8.968 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.970     ;
; 8.968 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.970     ;
; 8.968 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.970     ;
; 8.968 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.970     ;
; 8.968 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.970     ;
; 8.968 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.970     ;
; 8.968 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.970     ;
; 9.012 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 10.918     ;
; 9.012 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 10.918     ;
; 9.012 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 10.918     ;
; 9.012 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 10.918     ;
; 9.012 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 10.918     ;
; 9.012 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 10.918     ;
; 9.012 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 10.918     ;
; 9.023 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 10.933     ;
; 9.055 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 10.899     ;
; 9.055 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 10.899     ;
; 9.093 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 10.830     ;
; 9.103 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 10.838     ;
; 9.115 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.811     ;
; 9.115 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.811     ;
; 9.115 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.811     ;
; 9.115 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.811     ;
; 9.115 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.811     ;
; 9.115 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.811     ;
; 9.115 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.811     ;
; 9.159 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_address_w_reg ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 10.782     ;
; 9.159 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 10.782     ;
; 9.169 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_a_address[2] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 10.750     ;
; 9.185 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.755     ;
; 9.185 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.755     ;
; 9.185 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.755     ;
; 9.197 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.747     ;
; 9.197 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.747     ;
; 9.197 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.747     ;
; 9.207 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.719     ;
; 9.207 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.719     ;
; 9.207 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.719     ;
; 9.207 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.719     ;
; 9.207 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.719     ;
; 9.207 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.719     ;
; 9.207 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 10.719     ;
; 9.242 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.696     ;
; 9.242 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.696     ;
; 9.242 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.696     ;
; 9.242 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.696     ;
; 9.242 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.696     ;
; 9.242 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.696     ;
; 9.242 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.696     ;
; 9.246 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.692     ;
; 9.246 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.692     ;
; 9.246 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.692     ;
; 9.246 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.692     ;
; 9.246 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.692     ;
; 9.246 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.692     ;
; 9.246 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 10.692     ;
; 9.262 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.682     ;
; 9.294 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 10.648     ;
; 9.294 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 10.648     ;
; 9.296 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.644     ;
; 9.296 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.644     ;
; 9.296 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.644     ;
; 9.297 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_a_address[0] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 10.627     ;
; 9.320 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 10.592     ;
; 9.323 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 10.608     ;
; 9.327 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 10.604     ;
; 9.332 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 10.598     ;
; 9.333 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 10.616     ;
; 9.337 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 10.612     ;
; 9.338 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 10.596     ;
; 9.338 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 10.596     ;
; 9.338 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 10.596     ;
; 9.338 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 10.596     ;
; 9.345 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 10.589     ;
; 9.345 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 10.589     ;
; 9.345 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 10.589     ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.359 ; RIPTIDE_III:CPU_inst|shift_merge:shift_merge0|RBD_reg[2]     ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.009      ;
; 0.400 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]          ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]          ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; interrupt_controller:intcon_inst|prev_in[4]                  ; interrupt_controller:intcon_inst|prev_in[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2C_ri:i2c_ri_inst|ready_flag                                ; I2C_ri:i2c_ri_inst|ready_flag                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; interrupt_controller:intcon_inst|status[6]                   ; interrupt_controller:intcon_inst|status[6]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; interrupt_controller:intcon_inst|prev_in[6]                  ; interrupt_controller:intcon_inst|prev_in[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; interrupt_controller:intcon_inst|prev_in[2]                  ; interrupt_controller:intcon_inst|prev_in[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; interrupt_controller:intcon_inst|prev_in[0]                  ; interrupt_controller:intcon_inst|prev_in[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; interrupt_controller:intcon_inst|prev_in[3]                  ; interrupt_controller:intcon_inst|prev_in[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c              ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; serial:serial_inst|tx_overwrite                              ; serial:serial_inst|tx_overwrite                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|rx_overwrite                              ; serial:serial_inst|rx_overwrite                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|full                   ; serial:serial_inst|queue_8_8:rx_queue|full                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]          ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|rx_active                  ; serial:serial_inst|UART:UART_inst|rx_active                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|tx_active                                 ; serial:serial_inst|tx_active                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_active                  ; serial:serial_inst|UART:UART_inst|tx_active                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|full                   ; serial:serial_inst|queue_8_8:tx_queue|full                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_ri:i2c_ri_inst|master_ack                                ; I2C_ri:i2c_ri_inst|master_ack                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|status[5]                   ; interrupt_controller:intcon_inst|status[5]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                        ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg  ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]    ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_III:CPU_inst|prev_int_rq                             ; RIPTIDE_III:CPU_inst|prev_int_rq                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|prev_in[7]                  ; interrupt_controller:intcon_inst|prev_in[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|prev_in[1]                  ; interrupt_controller:intcon_inst|prev_in[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active            ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active            ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|stop_req_flag        ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|stop_req_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|write_req_flag       ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|write_req_flag                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|read_req_flag        ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|read_req_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; RIPTIDE_III:CPU_inst|CALL2                                   ; RIPTIDE_III:CPU_inst|CALL2                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[4]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.072      ;
; 0.426 ; RIPTIDE_III:CPU_inst|shift_merge:shift_merge0|RBD_reg[7]     ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.077      ;
; 0.443 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[2]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.098      ;
; 0.443 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[5]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.098      ;
; 0.458 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[3]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.113      ;
; 0.469 ; RIPTIDE_III:CPU_inst|rotate_R1[2]                            ; RIPTIDE_III:CPU_inst|rotate_R2[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; RIPTIDE_III:CPU_inst|rotate_R1[1]                            ; RIPTIDE_III:CPU_inst|rotate_R2[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; RIPTIDE_III:CPU_inst|merge_D03[0]                            ; RIPTIDE_III:CPU_inst|merge_D04[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; RIPTIDE_III:CPU_inst|dest_waddr2[3]                          ; RIPTIDE_III:CPU_inst|dest_waddr3[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; RIPTIDE_III:CPU_inst|mask_L1[2]                              ; RIPTIDE_III:CPU_inst|mask_L2[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|alu_I_field1[2]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|alu_I_field1[0]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; RIPTIDE_III:CPU_inst|shift_L1[2]                             ; RIPTIDE_III:CPU_inst|shift_L2[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|merge_D04[2]                            ; RIPTIDE_III:CPU_inst|merge_D05[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|merge_D02[2]                            ; RIPTIDE_III:CPU_inst|merge_D03[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|shift_L2[2]                             ; RIPTIDE_III:CPU_inst|shift_L3[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|latch_address_w2                        ; RIPTIDE_III:CPU_inst|latch_address_w3                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|latch_address_w1                        ; RIPTIDE_III:CPU_inst|latch_address_w2                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RIPTIDE_III:CPU_inst|dest_waddr3[0]                          ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                   ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                   ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RIPTIDE_III:CPU_inst|mask_L1[1]                              ; RIPTIDE_III:CPU_inst|mask_L2[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RIPTIDE_III:CPU_inst|alu_I_field1[4]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[4]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RIPTIDE_III:CPU_inst|merge_D01[2]                            ; RIPTIDE_III:CPU_inst|merge_D02[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; RIPTIDE_III:CPU_inst|PC_I_field1[5]                          ; RIPTIDE_III:CPU_inst|PC_I_field2[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; RIPTIDE_III:CPU_inst|mask_L1[0]                              ; RIPTIDE_III:CPU_inst|mask_L2[0]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RIPTIDE_III:CPU_inst|merge_D01[0]                            ; RIPTIDE_III:CPU_inst|merge_D02[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RIPTIDE_III:CPU_inst|merge_D01[1]                            ; RIPTIDE_III:CPU_inst|merge_D02[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; RIPTIDE_III:CPU_inst|alu_I_field1[6]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[6]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; RIPTIDE_III:CPU_inst|alu_I_field1[3]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[3]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RIPTIDE_III:CPU_inst|regf_wren2                              ; RIPTIDE_III:CPU_inst|regf_wren3                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivl_reg[3]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.122      ;
; 0.472 ; RIPTIDE_III:CPU_inst|dest_waddr1[0]                          ; RIPTIDE_III:CPU_inst|dest_waddr2[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; RIPTIDE_III:CPU_inst|rotate_R1[0]                            ; RIPTIDE_III:CPU_inst|rotate_R2[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; serial:serial_inst|UART:UART_inst|prev_tx_req                ; serial:serial_inst|queue_8_8:tx_queue|full                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; RIPTIDE_III:CPU_inst|CALL1                                   ; RIPTIDE_III:CPU_inst|CALL2                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                   ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; RIPTIDE_III:CPU_inst|alu_I_field1[5]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[5]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[6]          ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[7]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.743      ;
; 0.476 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[1]          ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
+-------+--------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+--------+--------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.696 ; rst                      ; serial:serial_inst|tx_overwrite            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.219      ;
; 15.696 ; rst                      ; serial:serial_inst|to_CPU[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.219      ;
; 15.696 ; rst                      ; serial:serial_inst|to_CPU[6]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.219      ;
; 15.696 ; rst                      ; serial:serial_inst|to_CPU[3]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.219      ;
; 15.696 ; rst                      ; serial:serial_inst|rx_overwrite            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.219      ;
; 15.696 ; rst                      ; serial:serial_inst|to_CPU[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.219      ;
; 16.049 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.883      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w1               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.872      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.872      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.872      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.863      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.863      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w2               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.863      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.863      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.863      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.863      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.863      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.863      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren4            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.878      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.863      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.863      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.873      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.880      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.880      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.877      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.881      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.881      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.050 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.862      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.858      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.861      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.861      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.861      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.861      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.861      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.861      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.859      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.859      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.859      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.859      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.859      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 3.857      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.859      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 3.853      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 3.857      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 3.853      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 3.857      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 3.857      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 3.857      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 3.857      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 3.853      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 3.857      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 3.857      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.861      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.858      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.861      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.861      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.858      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL1                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 3.853      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 3.857      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.859      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.859      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.859      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.860      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.860      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.860      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.860      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.860      ;
; 16.051 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.860      ;
+--------+--------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.463 ; rst                      ; serial:serial_inst|tx_active                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.730      ;
; 3.023 ; rst                      ; serial:serial_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.284      ;
; 3.023 ; rst                      ; serial:serial_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.284      ;
; 3.023 ; rst                      ; serial:serial_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.284      ;
; 3.023 ; rst                      ; serial:serial_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.284      ;
; 3.370 ; rst                      ; serial:serial_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.624      ;
; 3.370 ; rst                      ; serial:serial_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.624      ;
; 3.370 ; rst                      ; serial:serial_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.624      ;
; 3.370 ; rst                      ; serial:serial_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.624      ;
; 3.370 ; rst                      ; serial:serial_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.624      ;
; 3.370 ; rst                      ; serial:serial_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 3.624      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.656      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.656      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.656      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.656      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.656      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.670      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.656      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.656      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.656      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w4                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.670      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w3                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.670      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.657      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.657      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.670      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.670      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC6                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.670      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC5                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.670      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.670      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.670      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.657      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.657      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.657      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.657      ;
; 3.408 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 3.657      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.661      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.661      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.661      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.661      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.662      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.661      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 3.661      ;
; 3.410 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.663      ;
; 3.411 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.663      ;
; 3.411 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.663      ;
; 3.411 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.663      ;
; 3.411 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.663      ;
; 3.411 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.663      ;
; 3.411 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.663      ;
; 3.411 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.663      ;
; 3.411 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.663      ;
; 3.411 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 3.663      ;
; 3.420 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.687      ;
; 3.420 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.692      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.682      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.682      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.682      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w2                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.683      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.690      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.690      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.691      ;
; 3.421 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.691      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 3.670      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.673      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.673      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.673      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.673      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.673      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 3.673      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.671      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.671      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.671      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.671      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.671      ;
; 3.423 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.669      ;
+-------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 30.352 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.219 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.122 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.892 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.180 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk                                                  ; 9.423 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.732 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.219 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 5.745      ;
; 14.436 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.523      ;
; 14.501 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.457      ;
; 14.501 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.457      ;
; 14.501 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.457      ;
; 14.501 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.457      ;
; 14.501 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.457      ;
; 14.501 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.457      ;
; 14.501 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.457      ;
; 14.516 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_address_w_reg ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.446      ;
; 14.516 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.446      ;
; 14.547 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 5.418      ;
; 14.567 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.395      ;
; 14.574 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 5.389      ;
; 14.574 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 5.389      ;
; 14.588 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 5.374      ;
; 14.597 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.356      ;
; 14.597 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.356      ;
; 14.597 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.356      ;
; 14.597 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.356      ;
; 14.597 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.356      ;
; 14.597 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.356      ;
; 14.597 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.356      ;
; 14.601 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.351      ;
; 14.617 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.336      ;
; 14.617 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.336      ;
; 14.617 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.336      ;
; 14.617 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.336      ;
; 14.617 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.336      ;
; 14.617 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.336      ;
; 14.617 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.336      ;
; 14.620 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.333      ;
; 14.649 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.310      ;
; 14.649 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.310      ;
; 14.649 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.310      ;
; 14.650 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 5.305      ;
; 14.650 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 5.305      ;
; 14.650 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 5.305      ;
; 14.663 ; RIPTIDE_III:CPU_inst|dest_waddr4[1]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 5.302      ;
; 14.699 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.254      ;
; 14.718 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.235      ;
; 14.718 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.235      ;
; 14.718 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.235      ;
; 14.718 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.235      ;
; 14.718 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.235      ;
; 14.718 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.235      ;
; 14.718 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.235      ;
; 14.733 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_address_w_reg ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 5.224      ;
; 14.733 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 5.224      ;
; 14.735 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 5.215      ;
; 14.735 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 5.215      ;
; 14.735 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 5.215      ;
; 14.735 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 5.215      ;
; 14.761 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.192      ;
; 14.761 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 5.192      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|mask_L_reg[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|mask_L_reg[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|mask_L_reg[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|shift_L_reg[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|shift_L_reg[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|shift_L_reg[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.769 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 5.183      ;
; 14.772 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|dest_waddr_reg[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|dest_waddr_reg[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|dest_waddr_reg[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|dest_waddr_reg[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_mux_reg         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.179      ;
; 14.772 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.179      ;
; 14.782 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 5.172      ;
; 14.782 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 5.172      ;
; 14.782 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 5.172      ;
; 14.784 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|src_raddr_reg[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 5.173      ;
; 14.786 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_a_address[2] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 5.161      ;
; 14.791 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.167      ;
; 14.791 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.167      ;
; 14.805 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 5.152      ;
; 14.814 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.134      ;
; 14.814 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.134      ;
; 14.814 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.134      ;
; 14.814 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.134      ;
; 14.814 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.134      ;
; 14.814 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.134      ;
; 14.814 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.134      ;
; 14.818 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 5.129      ;
; 14.829 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.130      ;
; 14.829 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.130      ;
; 14.829 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.130      ;
; 14.829 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.130      ;
; 14.829 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.130      ;
; 14.829 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.130      ;
; 14.829 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 5.130      ;
; 14.834 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.114      ;
; 14.834 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.114      ;
+--------+-----------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.122 ; RIPTIDE_III:CPU_inst|shift_merge:shift_merge0|RBD_reg[2]     ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.445      ;
; 0.154 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[4]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.484      ;
; 0.158 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[5]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[2]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.163 ; RIPTIDE_III:CPU_inst|shift_merge:shift_merge0|RBD_reg[7]     ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a7~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.164 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[3]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.173 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivl_reg[3]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.177 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[7]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.507      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]          ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]          ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]          ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|rx_active                  ; serial:serial_inst|UART:UART_inst|rx_active                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]           ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|tx_active                                 ; serial:serial_inst|tx_active                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_active                  ; serial:serial_inst|UART:UART_inst|tx_active                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[4]                  ; interrupt_controller:intcon_inst|prev_in[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|full                   ; serial:serial_inst|queue_8_8:tx_queue|full                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]          ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|master_ack                                ; I2C_ri:i2c_ri_inst|master_ack                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|ready_flag                                ; I2C_ri:i2c_ri_inst|ready_flag                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|status[6]                   ; interrupt_controller:intcon_inst|status[6]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg         ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg  ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[6]                  ; interrupt_controller:intcon_inst|prev_in[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[2]                  ; interrupt_controller:intcon_inst|prev_in[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[0]                  ; interrupt_controller:intcon_inst|prev_in[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[7]                  ; interrupt_controller:intcon_inst|prev_in[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[3]                  ; interrupt_controller:intcon_inst|prev_in[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[1]                  ; interrupt_controller:intcon_inst|prev_in[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active            ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active            ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c              ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|stop_req_flag        ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|stop_req_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|tx_overwrite                              ; serial:serial_inst|tx_overwrite                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]           ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|rx_overwrite                              ; serial:serial_inst|rx_overwrite                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|full                   ; serial:serial_inst|queue_8_8:rx_queue|full                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|status[5]                   ; interrupt_controller:intcon_inst|status[5]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                        ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]    ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RIPTIDE_III:CPU_inst|prev_int_rq                             ; RIPTIDE_III:CPU_inst|prev_int_rq                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivr_reg[0]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.518      ;
; 0.192 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivl_reg[3]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.517      ;
; 0.192 ; RIPTIDE_III:CPU_inst|merge_D03[0]                            ; RIPTIDE_III:CPU_inst|merge_D04[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; RIPTIDE_III:CPU_inst|rotate_R1[2]                            ; RIPTIDE_III:CPU_inst|rotate_R2[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RIPTIDE_III:CPU_inst|mask_L1[2]                              ; RIPTIDE_III:CPU_inst|mask_L2[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|ivl_reg[0]           ; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ram_block1a2~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.518      ;
; 0.193 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|write_req_flag       ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|write_req_flag                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|read_req_flag        ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|read_req_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RIPTIDE_III:CPU_inst|latch_address_w1                        ; RIPTIDE_III:CPU_inst|latch_address_w2                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RIPTIDE_III:CPU_inst|dest_waddr2[3]                          ; RIPTIDE_III:CPU_inst|dest_waddr3[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; RIPTIDE_III:CPU_inst|dest_waddr3[0]                          ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                   ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                   ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|alu_I_field1[2]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|alu_I_field1[0]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|rotate_R1[1]                            ; RIPTIDE_III:CPU_inst|rotate_R2[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|mask_L1[1]                              ; RIPTIDE_III:CPU_inst|mask_L2[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|alu_I_field1[4]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[4]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|shift_L1[2]                             ; RIPTIDE_III:CPU_inst|shift_L2[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|CALL2                                   ; RIPTIDE_III:CPU_inst|CALL2                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|merge_D04[2]                            ; RIPTIDE_III:CPU_inst|merge_D05[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|merge_D02[2]                            ; RIPTIDE_III:CPU_inst|merge_D03[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|shift_L2[2]                             ; RIPTIDE_III:CPU_inst|shift_L3[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RIPTIDE_III:CPU_inst|latch_address_w2                        ; RIPTIDE_III:CPU_inst|latch_address_w3                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; RIPTIDE_III:CPU_inst|mask_L1[0]                              ; RIPTIDE_III:CPU_inst|mask_L2[0]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; RIPTIDE_III:CPU_inst|merge_D01[0]                            ; RIPTIDE_III:CPU_inst|merge_D02[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; RIPTIDE_III:CPU_inst|merge_D01[1]                            ; RIPTIDE_III:CPU_inst|merge_D02[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; RIPTIDE_III:CPU_inst|merge_D01[2]                            ; RIPTIDE_III:CPU_inst|merge_D02[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; RIPTIDE_III:CPU_inst|PC_I_field1[5]                          ; RIPTIDE_III:CPU_inst|PC_I_field2[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; RIPTIDE_III:CPU_inst|dest_waddr1[0]                          ; RIPTIDE_III:CPU_inst|dest_waddr2[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; RIPTIDE_III:CPU_inst|rotate_R1[0]                            ; RIPTIDE_III:CPU_inst|rotate_R2[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; RIPTIDE_III:CPU_inst|alu_I_field1[6]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[6]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; RIPTIDE_III:CPU_inst|alu_I_field1[3]                         ; RIPTIDE_III:CPU_inst|alu_I_field2[3]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; RIPTIDE_III:CPU_inst|regf_wren2                              ; RIPTIDE_III:CPU_inst|regf_wren3                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                       ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[6]          ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[7]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; RIPTIDE_III:CPU_inst|CALL1                                   ; RIPTIDE_III:CPU_inst|CALL2                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
+-------+--------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.892 ; rst                      ; serial:serial_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.045      ;
; 17.892 ; rst                      ; serial:serial_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.045      ;
; 17.892 ; rst                      ; serial:serial_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.045      ;
; 17.892 ; rst                      ; serial:serial_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.045      ;
; 17.892 ; rst                      ; serial:serial_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.045      ;
; 17.892 ; rst                      ; serial:serial_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.045      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.044      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.043      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.044      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.044      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.043      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.044      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.043      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.044      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.044      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.044      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.044      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w2                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.044      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.044      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.050      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.050      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.051      ;
; 17.899 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.051      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.043      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.043      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.049      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.049      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.049      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 2.040      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.039      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.039      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 2.040      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.039      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.037      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.036      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.049      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.049      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.049      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.049      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.034      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_XEC                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.039      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 2.039      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 2.040      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 2.040      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 2.040      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 2.040      ;
; 17.900 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.038      ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.180 ; rst                      ; serial:serial_inst|tx_active                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.300      ;
; 1.476 ; rst                      ; serial:serial_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.589      ;
; 1.476 ; rst                      ; serial:serial_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.589      ;
; 1.476 ; rst                      ; serial:serial_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.589      ;
; 1.476 ; rst                      ; serial:serial_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.589      ;
; 1.656 ; rst                      ; serial:serial_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.764      ;
; 1.656 ; rst                      ; serial:serial_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.764      ;
; 1.656 ; rst                      ; serial:serial_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.764      ;
; 1.656 ; rst                      ; serial:serial_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.764      ;
; 1.656 ; rst                      ; serial:serial_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.764      ;
; 1.656 ; rst                      ; serial:serial_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.764      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.793      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.797      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w4                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.797      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w3                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.797      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.797      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.797      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC6                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.797      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC5                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.797      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.797      ;
; 1.684 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.797      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.792      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.792      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.789      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.789      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.789      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.789      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.795      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.795      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.795      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.795      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.795      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.789      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.792      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.789      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.789      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.789      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.792      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.795      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.795      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.790      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.795      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.795      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.790      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.792      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.792      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.790      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.790      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.790      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.790      ;
; 1.685 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.790      ;
; 1.686 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.794      ;
; 1.686 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.794      ;
; 1.686 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.795      ;
; 1.690 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.812      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.798      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.798      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.798      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.798      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.798      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.798      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.803      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.792      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.792      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.809      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.803      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.809      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.792      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.809      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.803      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.798      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.798      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.798      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.792      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.801      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.801      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.804      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.792      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.792      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.792      ;
; 1.691 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.809      ;
+-------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.432 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 7.490 ; 0.122 ; 15.443   ; 1.180   ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.490 ; 0.122 ; 15.443   ; 1.180   ; 9.717               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i2c_sda                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c_scl                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 117262   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 117262   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 189      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 189      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jan 15 21:26:09 2022
Info: Command: quartus_sta riptide_rom_programmer -c riptide_rom_programmer
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.490
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.490               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.375               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.443
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.443               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.745               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 29.722 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.228               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.359               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.696               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.463               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.717               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 30.352 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.219               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.122               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.892               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.180               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.732               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.432 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 682 megabytes
    Info: Processing ended: Sat Jan 15 21:26:13 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


