{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 15:05:09 2011 " "Info: Processing started: Wed Dec 07 15:05:09 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB -c LAB " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB -c LAB" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"LAB\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 89 " "Critical Warning: No exact pin location assignment(s) for 48 pins of 89 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X1 " "Info: Pin X1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { X1 } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -280 672 848 -264 "X1" "" } { -288 616 672 -272 "X1" "" } { -280 8 56 -264 "X1" "" } { -240 416 448 -224 "X1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG2\[7\] " "Info: Pin RG2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG2[7] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 1032 1208 552 "RG2\[7..0\]" "" } { 616 576 632 632 "RG2\[7..0\]" "" } { 536 784 832 552 "RG2\[7\]" "" } { 552 784 840 568 "RG2\[6\]" "" } { 568 784 832 584 "RG2\[5\]" "" } { 584 784 832 600 "RG2\[4\]" "" } { 600 784 836 616 "RG2\[3\]" "" } { 616 784 832 632 "RG2\[2\]" "" } { 632 784 832 648 "RG2\[1\]" "" } { 648 784 832 664 "RG2\[0\]" "" } { 528 960 1032 544 "RG2\[7..0\]" "" } { -240 328 371 -224 "RG2\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG2\[6\] " "Info: Pin RG2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG2[6] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 1032 1208 552 "RG2\[7..0\]" "" } { 616 576 632 632 "RG2\[7..0\]" "" } { 536 784 832 552 "RG2\[7\]" "" } { 552 784 840 568 "RG2\[6\]" "" } { 568 784 832 584 "RG2\[5\]" "" } { 584 784 832 600 "RG2\[4\]" "" } { 600 784 836 616 "RG2\[3\]" "" } { 616 784 832 632 "RG2\[2\]" "" } { 632 784 832 648 "RG2\[1\]" "" } { 648 784 832 664 "RG2\[0\]" "" } { 528 960 1032 544 "RG2\[7..0\]" "" } { -240 328 371 -224 "RG2\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG2\[5\] " "Info: Pin RG2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG2[5] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 1032 1208 552 "RG2\[7..0\]" "" } { 616 576 632 632 "RG2\[7..0\]" "" } { 536 784 832 552 "RG2\[7\]" "" } { 552 784 840 568 "RG2\[6\]" "" } { 568 784 832 584 "RG2\[5\]" "" } { 584 784 832 600 "RG2\[4\]" "" } { 600 784 836 616 "RG2\[3\]" "" } { 616 784 832 632 "RG2\[2\]" "" } { 632 784 832 648 "RG2\[1\]" "" } { 648 784 832 664 "RG2\[0\]" "" } { 528 960 1032 544 "RG2\[7..0\]" "" } { -240 328 371 -224 "RG2\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG2\[4\] " "Info: Pin RG2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG2[4] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 1032 1208 552 "RG2\[7..0\]" "" } { 616 576 632 632 "RG2\[7..0\]" "" } { 536 784 832 552 "RG2\[7\]" "" } { 552 784 840 568 "RG2\[6\]" "" } { 568 784 832 584 "RG2\[5\]" "" } { 584 784 832 600 "RG2\[4\]" "" } { 600 784 836 616 "RG2\[3\]" "" } { 616 784 832 632 "RG2\[2\]" "" } { 632 784 832 648 "RG2\[1\]" "" } { 648 784 832 664 "RG2\[0\]" "" } { 528 960 1032 544 "RG2\[7..0\]" "" } { -240 328 371 -224 "RG2\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG2\[3\] " "Info: Pin RG2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG2[3] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 1032 1208 552 "RG2\[7..0\]" "" } { 616 576 632 632 "RG2\[7..0\]" "" } { 536 784 832 552 "RG2\[7\]" "" } { 552 784 840 568 "RG2\[6\]" "" } { 568 784 832 584 "RG2\[5\]" "" } { 584 784 832 600 "RG2\[4\]" "" } { 600 784 836 616 "RG2\[3\]" "" } { 616 784 832 632 "RG2\[2\]" "" } { 632 784 832 648 "RG2\[1\]" "" } { 648 784 832 664 "RG2\[0\]" "" } { 528 960 1032 544 "RG2\[7..0\]" "" } { -240 328 371 -224 "RG2\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG2\[2\] " "Info: Pin RG2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG2[2] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 1032 1208 552 "RG2\[7..0\]" "" } { 616 576 632 632 "RG2\[7..0\]" "" } { 536 784 832 552 "RG2\[7\]" "" } { 552 784 840 568 "RG2\[6\]" "" } { 568 784 832 584 "RG2\[5\]" "" } { 584 784 832 600 "RG2\[4\]" "" } { 600 784 836 616 "RG2\[3\]" "" } { 616 784 832 632 "RG2\[2\]" "" } { 632 784 832 648 "RG2\[1\]" "" } { 648 784 832 664 "RG2\[0\]" "" } { 528 960 1032 544 "RG2\[7..0\]" "" } { -240 328 371 -224 "RG2\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG2\[1\] " "Info: Pin RG2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG2[1] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 1032 1208 552 "RG2\[7..0\]" "" } { 616 576 632 632 "RG2\[7..0\]" "" } { 536 784 832 552 "RG2\[7\]" "" } { 552 784 840 568 "RG2\[6\]" "" } { 568 784 832 584 "RG2\[5\]" "" } { 584 784 832 600 "RG2\[4\]" "" } { 600 784 836 616 "RG2\[3\]" "" } { 616 784 832 632 "RG2\[2\]" "" } { 632 784 832 648 "RG2\[1\]" "" } { 648 784 832 664 "RG2\[0\]" "" } { 528 960 1032 544 "RG2\[7..0\]" "" } { -240 328 371 -224 "RG2\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG2\[0\] " "Info: Pin RG2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG2[0] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 536 1032 1208 552 "RG2\[7..0\]" "" } { 616 576 632 632 "RG2\[7..0\]" "" } { 536 784 832 552 "RG2\[7\]" "" } { 552 784 840 568 "RG2\[6\]" "" } { 568 784 832 584 "RG2\[5\]" "" } { 584 784 832 600 "RG2\[4\]" "" } { 600 784 836 616 "RG2\[3\]" "" } { 616 784 832 632 "RG2\[2\]" "" } { 632 784 832 648 "RG2\[1\]" "" } { 648 784 832 664 "RG2\[0\]" "" } { 528 960 1032 544 "RG2\[7..0\]" "" } { -240 328 371 -224 "RG2\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[13\] " "Info: Pin RMK\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[13] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[12\] " "Info: Pin RMK\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[12] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[11\] " "Info: Pin RMK\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[11] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[10\] " "Info: Pin RMK\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[10] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[9\] " "Info: Pin RMK\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[9] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[8\] " "Info: Pin RMK\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[8] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[7\] " "Info: Pin RMK\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[7] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[6\] " "Info: Pin RMK\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[6] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[5\] " "Info: Pin RMK\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[5] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[4\] " "Info: Pin RMK\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[4] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[3\] " "Info: Pin RMK\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[3] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[2\] " "Info: Pin RMK\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[2] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[1\] " "Info: Pin RMK\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[1] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMK\[0\] " "Info: Pin RMK\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[0] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTR\[3\] " "Info: Pin CTR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CTR[3] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 304 1096 1272 320 "CTR\[3..0\]" "" } { 96 1112 1160 112 "CTR\[3\]" "" } { 112 1112 1160 128 "CTR\[2\]" "" } { 128 1112 1160 144 "CTR\[1\]" "" } { 144 1112 1160 160 "CTR\[0\]" "" } { 184 1008 1064 200 "CTR\[3..0\]" "" } { 296 1032 1096 312 "CTR\[3..0\]" "" } { 144 608 664 168 "CTR\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTR\[2\] " "Info: Pin CTR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CTR[2] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 304 1096 1272 320 "CTR\[3..0\]" "" } { 96 1112 1160 112 "CTR\[3\]" "" } { 112 1112 1160 128 "CTR\[2\]" "" } { 128 1112 1160 144 "CTR\[1\]" "" } { 144 1112 1160 160 "CTR\[0\]" "" } { 184 1008 1064 200 "CTR\[3..0\]" "" } { 296 1032 1096 312 "CTR\[3..0\]" "" } { 144 608 664 168 "CTR\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTR\[1\] " "Info: Pin CTR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CTR[1] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 304 1096 1272 320 "CTR\[3..0\]" "" } { 96 1112 1160 112 "CTR\[3\]" "" } { 112 1112 1160 128 "CTR\[2\]" "" } { 128 1112 1160 144 "CTR\[1\]" "" } { 144 1112 1160 160 "CTR\[0\]" "" } { 184 1008 1064 200 "CTR\[3..0\]" "" } { 296 1032 1096 312 "CTR\[3..0\]" "" } { 144 608 664 168 "CTR\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTR\[0\] " "Info: Pin CTR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CTR[0] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 304 1096 1272 320 "CTR\[3..0\]" "" } { 96 1112 1160 112 "CTR\[3\]" "" } { 112 1112 1160 128 "CTR\[2\]" "" } { 128 1112 1160 144 "CTR\[1\]" "" } { 144 1112 1160 160 "CTR\[0\]" "" } { 184 1008 1064 200 "CTR\[3..0\]" "" } { 296 1032 1096 312 "CTR\[3..0\]" "" } { 144 608 664 168 "CTR\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[3\] " "Info: Pin RA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RA[3] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -160 832 1008 -144 "RA\[3..0\]" "" } { -80 720 769 -64 "RA\[3..0\]" "" } { -104 32 88 -88 "RA\[3..0\]" "" } { -64 776 825 -48 "RA\[3..0\]" "" } { -168 784 833 -152 "RA\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[2\] " "Info: Pin RA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RA[2] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -160 832 1008 -144 "RA\[3..0\]" "" } { -80 720 769 -64 "RA\[3..0\]" "" } { -104 32 88 -88 "RA\[3..0\]" "" } { -64 776 825 -48 "RA\[3..0\]" "" } { -168 784 833 -152 "RA\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[1\] " "Info: Pin RA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RA[1] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -160 832 1008 -144 "RA\[3..0\]" "" } { -80 720 769 -64 "RA\[3..0\]" "" } { -104 32 88 -88 "RA\[3..0\]" "" } { -64 776 825 -48 "RA\[3..0\]" "" } { -168 784 833 -152 "RA\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[0\] " "Info: Pin RA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RA[0] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -160 832 1008 -144 "RA\[3..0\]" "" } { -80 720 769 -64 "RA\[3..0\]" "" } { -104 32 88 -88 "RA\[3..0\]" "" } { -64 776 825 -48 "RA\[3..0\]" "" } { -168 784 833 -152 "RA\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X2 " "Info: Pin X2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { X2 } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -248 688 864 -232 "X2" "" } { 592 896 952 608 "X2" "" } { -296 0 56 -280 "X2" "" } { -256 648 688 -240 "X2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[15\] " "Info: Pin RG3\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[15] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[14\] " "Info: Pin RG3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[14] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[13\] " "Info: Pin RG3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[13] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[12\] " "Info: Pin RG3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[12] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[11\] " "Info: Pin RG3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[11] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[10\] " "Info: Pin RG3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[10] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[9\] " "Info: Pin RG3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[9] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[8\] " "Info: Pin RG3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[8] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[7\] " "Info: Pin RG3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[7] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[6\] " "Info: Pin RG3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[6] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[5\] " "Info: Pin RG3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[5] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[4\] " "Info: Pin RG3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[4] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[3\] " "Info: Pin RG3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[3] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[2\] " "Info: Pin RG3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[2] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[1\] " "Info: Pin RG3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[1] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RG3\[0\] " "Info: Pin RG3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RG3[0] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 576 1040 1216 592 "RG3\[15..0\]" "" } { 456 568 630 472 "RG3\[15..0\]" "" } { 360 664 726 376 "RG3\[15..0\]" "" } { 568 960 1040 584 "RG3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RG3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Info: Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 456 248 312 504 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]  " "Info: Automatically promoted node RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst33~2 " "Info: Destination node inst33~2" {  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 56 1816 1880 104 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst33~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RMK\[6\] " "Info: Destination node RMK\[6\]" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RMK[6] } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { -24 1480 1656 -8 "RMK\[13..0\]" "" } { -72 -3 88 -56 "RMK\[13..10\]" "" } { -268 88 104 -200 "RMK\[9..8\]" "" } { 288 376 427 304 "RMK\[6\]" "" } { 416 40 114 432 "RMK\[7\]" "" } { 480 64 136 496 "RMK\[5\]" "" } { -32 1416 1480 -16 "RMK\[13..0\]" "" } { 80 1312 1381 96 "RMK\[13\]" "" } { 96 1312 1376 112 "RMK\[12\]" "" } { 128 1312 1378 144 "RMK\[11\]" "" } { 144 1312 1376 160 "RMK\[10\]" "" } { 176 1312 1376 192 "RMK\[9\]" "" } { 192 1312 1378 208 "RMK\[8\]" "" } { 224 1312 1376 240 "RMK\[7\]" "" } { 240 1312 1376 256 "RMK\[6\]" "" } { 272 1312 1376 288 "RMK\[5\]" "" } { 288 1312 1376 304 "RMK\[4\]" "" } { 320 1312 1376 336 "RMK\[3\]" "" } { 336 1312 1376 352 "RMK\[2\]" "" } { 368 1312 1376 384 "RMK\[1\]" "" } { 384 1312 1376 400 "RMK\[0\]" "" } { 88 552 632 104 "RMK\[4\]" "" } { 160 792 864 176 "RMK\[4..1\]" "" } { -48 1288 1376 -32 "RMK\[13..0\]" "" } { 208 792 864 224 "RMK\[4\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RMK:inst11|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst35  " "Info: Automatically promoted node inst35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 8 736 800 56 "inst35" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]  " "Info: Automatically promoted node RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node RGCLK:inst13\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "rgclk.tdf" "" { Text "D:/LAB2/rgclk.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK\[4\] " "Info: Destination node CLOCK\[4\]" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK\[4\]" } } } } { "LAB.bdf" "" { Schematic "D:/LAB2/LAB.bdf" { { 208 568 744 224 "CLOCK\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RGCLK:inst13|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LAB2/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 EC " "Extra Info: Packed 14 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 3.3V 0 48 0 " "Info: Number of I/O pins in group: 48 (unused VREF, 3.3V VCCIO, 0 input, 48 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 57 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 22 36 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 4 52 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.894 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_lg71:auto_generated\|ram_block1a4~porta_address_reg3 1 MEM M4K_X26_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y5; Fanout = 1; MEM Node = 'ROM:inst12\|altsyncram:altsyncram_component\|altsyncram_lg71:auto_generated\|ram_block1a4~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a4~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_lg71.tdf" "" { Text "D:/LAB2/db/altsyncram_lg71.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.894 ns) 2.894 ns RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 MEM M4K_X26_Y5 8 " "Info: 2: + IC(0.000 ns) + CELL(2.894 ns) = 2.894 ns; Loc. = M4K_X26_Y5; Fanout = 8; MEM Node = 'RMK:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a4~porta_address_reg3 RMK:inst11|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 100.00 % ) " "Info: Total cell delay = 2.894 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { ROM:inst12|altsyncram:altsyncram_component|altsyncram_lg71:auto_generated|ram_block1a4~porta_address_reg3 RMK:inst11|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y0 X32_Y11 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "70 " "Warning: Found 70 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X1 0 " "Info: Pin \"X1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG2\[7\] 0 " "Info: Pin \"RG2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG2\[6\] 0 " "Info: Pin \"RG2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG2\[5\] 0 " "Info: Pin \"RG2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG2\[4\] 0 " "Info: Pin \"RG2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG2\[3\] 0 " "Info: Pin \"RG2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG2\[2\] 0 " "Info: Pin \"RG2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG2\[1\] 0 " "Info: Pin \"RG2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG2\[0\] 0 " "Info: Pin \"RG2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[13\] 0 " "Info: Pin \"RMK\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[12\] 0 " "Info: Pin \"RMK\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[11\] 0 " "Info: Pin \"RMK\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[10\] 0 " "Info: Pin \"RMK\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[9\] 0 " "Info: Pin \"RMK\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[8\] 0 " "Info: Pin \"RMK\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[7\] 0 " "Info: Pin \"RMK\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[6\] 0 " "Info: Pin \"RMK\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[5\] 0 " "Info: Pin \"RMK\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[4\] 0 " "Info: Pin \"RMK\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[3\] 0 " "Info: Pin \"RMK\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[2\] 0 " "Info: Pin \"RMK\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[1\] 0 " "Info: Pin \"RMK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMK\[0\] 0 " "Info: Pin \"RMK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B4 0 " "Info: Pin \"B4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTR\[3\] 0 " "Info: Pin \"CTR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTR\[2\] 0 " "Info: Pin \"CTR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTR\[1\] 0 " "Info: Pin \"CTR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTR\[0\] 0 " "Info: Pin \"CTR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[3\] 0 " "Info: Pin \"RA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[2\] 0 " "Info: Pin \"RA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[1\] 0 " "Info: Pin \"RA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[0\] 0 " "Info: Pin \"RA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "X2 0 " "Info: Pin \"X2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLOCK\[4\] 0 " "Info: Pin \"CLOCK\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLOCK\[3\] 0 " "Info: Pin \"CLOCK\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLOCK\[2\] 0 " "Info: Pin \"CLOCK\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLOCK\[1\] 0 " "Info: Pin \"CLOCK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLOCK\[0\] 0 " "Info: Pin \"CLOCK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[15\] 0 " "Info: Pin \"RG1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[14\] 0 " "Info: Pin \"RG1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[13\] 0 " "Info: Pin \"RG1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[12\] 0 " "Info: Pin \"RG1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[11\] 0 " "Info: Pin \"RG1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[10\] 0 " "Info: Pin \"RG1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[9\] 0 " "Info: Pin \"RG1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[8\] 0 " "Info: Pin \"RG1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[7\] 0 " "Info: Pin \"RG1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[6\] 0 " "Info: Pin \"RG1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[5\] 0 " "Info: Pin \"RG1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[4\] 0 " "Info: Pin \"RG1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[3\] 0 " "Info: Pin \"RG1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[2\] 0 " "Info: Pin \"RG1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[1\] 0 " "Info: Pin \"RG1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG1\[0\] 0 " "Info: Pin \"RG1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[15\] 0 " "Info: Pin \"RG3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[14\] 0 " "Info: Pin \"RG3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[13\] 0 " "Info: Pin \"RG3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[12\] 0 " "Info: Pin \"RG3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[11\] 0 " "Info: Pin \"RG3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[10\] 0 " "Info: Pin \"RG3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[9\] 0 " "Info: Pin \"RG3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[8\] 0 " "Info: Pin \"RG3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[7\] 0 " "Info: Pin \"RG3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[6\] 0 " "Info: Pin \"RG3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[5\] 0 " "Info: Pin \"RG3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[4\] 0 " "Info: Pin \"RG3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[3\] 0 " "Info: Pin \"RG3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[2\] 0 " "Info: Pin \"RG3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[1\] 0 " "Info: Pin \"RG3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RG3\[0\] 0 " "Info: Pin \"RG3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 15:05:19 2011 " "Info: Processing ended: Wed Dec 07 15:05:19 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
