

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Apr 05 01:00:46 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATDbits	set	3980
    48  0000                     _TRISDbits	set	3989
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  007F96                     __pcinit:
    54                           	callstack 0
    55  007F96                     start_initialization:
    56                           	callstack 0
    57  007F96                     __initialization:
    58                           	callstack 0
    59  007F96                     end_of_initialization:
    60                           	callstack 0
    61  007F96                     __end_of__initialization:
    62                           	callstack 0
    63  007F96  0100               	movlb	0
    64  007F98  EFCE  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000001                     ??_main:
    70                           
    71                           ; 1 bytes @ 0x0
    72  000001                     	ds	2
    73                           
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 11 in file "main.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    93 ;;      Params:         0       0       0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0
    95 ;;      Temps:          2       0       0       0       0       0       0       0       0
    96 ;;      Totals:         2       0       0       0       0       0       0       0       0
    97 ;;Total ram usage:        2 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  007F9C                     __ptext0:
   107                           	callstack 0
   108  007F9C                     _main:
   109                           	callstack 31
   110  007F9C                     
   111                           ;main.c: 12:     TRISDbits.RD0 = 0;
   112  007F9C  9095               	bcf	149,0,c	;volatile
   113                           
   114                           ;main.c: 13:     TRISDbits.RD1 = 0;
   115  007F9E  9295               	bcf	149,1,c	;volatile
   116                           
   117                           ;main.c: 14:     TRISDbits.RD2 = 0;
   118  007FA0  9495               	bcf	149,2,c	;volatile
   119                           
   120                           ;main.c: 15:     LATDbits.LATD2 = 1;
   121  007FA2  848C               	bsf	140,2,c	;volatile
   122  007FA4                     l11:
   123                           
   124                           ;main.c: 17:         LATDbits.LATD0 = 1;
   125  007FA4  808C               	bsf	140,0,c	;volatile
   126                           
   127                           ;main.c: 18:         LATDbits.LATD1 = 0;
   128  007FA6  928C               	bcf	140,1,c	;volatile
   129  007FA8                     
   130                           ;main.c: 19:         _delay((unsigned long)((500)*(20000000UL/4000.0)));
   131  007FA8  0E0D               	movlw	13
   132  007FAA  6E02               	movwf	(??_main+1)^0,c
   133  007FAC  0EAF               	movlw	175
   134  007FAE  6E01               	movwf	??_main^0,c
   135  007FB0  0EB6               	movlw	182
   136  007FB2                     u17:
   137  007FB2  2EE8               	decfsz	wreg,f,c
   138  007FB4  D7FE               	bra	u17
   139  007FB6  2E01               	decfsz	??_main^0,f,c
   140  007FB8  D7FC               	bra	u17
   141  007FBA  2E02               	decfsz	(??_main+1)^0,f,c
   142  007FBC  D7FA               	bra	u17
   143  007FBE  D000               	nop2	
   144  007FC0                     
   145                           ;main.c: 20:         LATDbits.LATD0 = 0;
   146  007FC0  908C               	bcf	140,0,c	;volatile
   147  007FC2                     
   148                           ;main.c: 21:         LATDbits.LATD1 = 1;
   149  007FC2  828C               	bsf	140,1,c	;volatile
   150                           
   151                           ;main.c: 22:         _delay((unsigned long)((500)*(20000000UL/4000.0)));
   152  007FC4  0E0D               	movlw	13
   153  007FC6  6E02               	movwf	(??_main+1)^0,c
   154  007FC8  0EAF               	movlw	175
   155  007FCA  6E01               	movwf	??_main^0,c
   156  007FCC  0EB6               	movlw	182
   157  007FCE                     u27:
   158  007FCE  2EE8               	decfsz	wreg,f,c
   159  007FD0  D7FE               	bra	u27
   160  007FD2  2E01               	decfsz	??_main^0,f,c
   161  007FD4  D7FC               	bra	u27
   162  007FD6  2E02               	decfsz	(??_main+1)^0,f,c
   163  007FD8  D7FA               	bra	u27
   164  007FDA  D000               	nop2	
   165  007FDC                     
   166                           ;main.c: 23:         LATDbits.LATD0 = 1;
   167  007FDC  808C               	bsf	140,0,c	;volatile
   168  007FDE                     
   169                           ;main.c: 24:         LATDbits.LATD1 = 1;
   170  007FDE  828C               	bsf	140,1,c	;volatile
   171                           
   172                           ;main.c: 25:         _delay((unsigned long)((500)*(20000000UL/4000.0)));
   173  007FE0  0E0D               	movlw	13
   174  007FE2  6E02               	movwf	(??_main+1)^0,c
   175  007FE4  0EAF               	movlw	175
   176  007FE6  6E01               	movwf	??_main^0,c
   177  007FE8  0EB6               	movlw	182
   178  007FEA                     u37:
   179  007FEA  2EE8               	decfsz	wreg,f,c
   180  007FEC  D7FE               	bra	u37
   181  007FEE  2E01               	decfsz	??_main^0,f,c
   182  007FF0  D7FC               	bra	u37
   183  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   184  007FF4  D7FA               	bra	u37
   185  007FF6  D000               	nop2	
   186  007FF8  EFD2  F03F         	goto	l11
   187  007FFC  EF00  F000         	goto	start
   188  008000                     __end_of_main:
   189                           	callstack 0
   190  0000                     
   191                           	psect	rparam
   192  0000                     
   193                           	psect	idloc
   194                           
   195                           ;Config register IDLOC0 @ 0x200000
   196                           ;	unspecified, using default values
   197  200000                     	org	2097152
   198  200000  FF                 	db	255
   199                           
   200                           ;Config register IDLOC1 @ 0x200001
   201                           ;	unspecified, using default values
   202  200001                     	org	2097153
   203  200001  FF                 	db	255
   204                           
   205                           ;Config register IDLOC2 @ 0x200002
   206                           ;	unspecified, using default values
   207  200002                     	org	2097154
   208  200002  FF                 	db	255
   209                           
   210                           ;Config register IDLOC3 @ 0x200003
   211                           ;	unspecified, using default values
   212  200003                     	org	2097155
   213  200003  FF                 	db	255
   214                           
   215                           ;Config register IDLOC4 @ 0x200004
   216                           ;	unspecified, using default values
   217  200004                     	org	2097156
   218  200004  FF                 	db	255
   219                           
   220                           ;Config register IDLOC5 @ 0x200005
   221                           ;	unspecified, using default values
   222  200005                     	org	2097157
   223  200005  FF                 	db	255
   224                           
   225                           ;Config register IDLOC6 @ 0x200006
   226                           ;	unspecified, using default values
   227  200006                     	org	2097158
   228  200006  FF                 	db	255
   229                           
   230                           ;Config register IDLOC7 @ 0x200007
   231                           ;	unspecified, using default values
   232  200007                     	org	2097159
   233  200007  FF                 	db	255
   234                           
   235                           	psect	config
   236                           
   237                           ;Config register CONFIG1L @ 0x300000
   238                           ;	PLL Prescaler Selection bits
   239                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   240                           ;	System Clock Postscaler Selection bits
   241                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   242                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   243                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   244  300000                     	org	3145728
   245  300000  00                 	db	0
   246                           
   247                           ;Config register CONFIG1H @ 0x300001
   248                           ;	Oscillator Selection bits
   249                           ;	FOSC = HS, HS oscillator (HS)
   250                           ;	Fail-Safe Clock Monitor Enable bit
   251                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   252                           ;	Internal/External Oscillator Switchover bit
   253                           ;	IESO = ON, Oscillator Switchover mode enabled
   254  300001                     	org	3145729
   255  300001  8C                 	db	140
   256                           
   257                           ;Config register CONFIG2L @ 0x300002
   258                           ;	Power-up Timer Enable bit
   259                           ;	PWRT = ON, PWRT enabled
   260                           ;	Brown-out Reset Enable bits
   261                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   262                           ;	Brown-out Reset Voltage bits
   263                           ;	BORV = 3, Minimum setting 2.05V
   264                           ;	USB Voltage Regulator Enable bit
   265                           ;	VREGEN = OFF, USB voltage regulator disabled
   266  300002                     	org	3145730
   267  300002  18                 	db	24
   268                           
   269                           ;Config register CONFIG2H @ 0x300003
   270                           ;	Watchdog Timer Enable bit
   271                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   272                           ;	Watchdog Timer Postscale Select bits
   273                           ;	WDTPS = 32768, 1:32768
   274  300003                     	org	3145731
   275  300003  1E                 	db	30
   276                           
   277                           ; Padding undefined space
   278  300004                     	org	3145732
   279  300004  FF                 	db	255
   280                           
   281                           ;Config register CONFIG3H @ 0x300005
   282                           ;	CCP2 MUX bit
   283                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   284                           ;	PORTB A/D Enable bit
   285                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   286                           ;	Low-Power Timer 1 Oscillator Enable bit
   287                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   288                           ;	MCLR Pin Enable bit
   289                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   290  300005                     	org	3145733
   291  300005  81                 	db	129
   292                           
   293                           ;Config register CONFIG4L @ 0x300006
   294                           ;	Stack Full/Underflow Reset Enable bit
   295                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   296                           ;	Single-Supply ICSP Enable bit
   297                           ;	LVP = OFF, Single-Supply ICSP disabled
   298                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   299                           ;	ICPRT = OFF, ICPORT disabled
   300                           ;	Extended Instruction Set Enable bit
   301                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   302                           ;	Background Debugger Enable bit
   303                           ;	DEBUG = 0x1, unprogrammed default
   304  300006                     	org	3145734
   305  300006  80                 	db	128
   306                           
   307                           ; Padding undefined space
   308  300007                     	org	3145735
   309  300007  FF                 	db	255
   310                           
   311                           ;Config register CONFIG5L @ 0x300008
   312                           ;	Code Protection bit
   313                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   314                           ;	Code Protection bit
   315                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   316                           ;	Code Protection bit
   317                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   318                           ;	Code Protection bit
   319                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   320  300008                     	org	3145736
   321  300008  0F                 	db	15
   322                           
   323                           ;Config register CONFIG5H @ 0x300009
   324                           ;	Boot Block Code Protection bit
   325                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   326                           ;	Data EEPROM Code Protection bit
   327                           ;	CPD = OFF, Data EEPROM is not code-protected
   328  300009                     	org	3145737
   329  300009  C0                 	db	192
   330                           
   331                           ;Config register CONFIG6L @ 0x30000A
   332                           ;	Write Protection bit
   333                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   334                           ;	Write Protection bit
   335                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   336                           ;	Write Protection bit
   337                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   338                           ;	Write Protection bit
   339                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   340  30000A                     	org	3145738
   341  30000A  0F                 	db	15
   342                           
   343                           ;Config register CONFIG6H @ 0x30000B
   344                           ;	Configuration Register Write Protection bit
   345                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   346                           ;	Boot Block Write Protection bit
   347                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   348                           ;	Data EEPROM Write Protection bit
   349                           ;	WRTD = OFF, Data EEPROM is not write-protected
   350  30000B                     	org	3145739
   351  30000B  E0                 	db	224
   352                           
   353                           ;Config register CONFIG7L @ 0x30000C
   354                           ;	Table Read Protection bit
   355                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   356                           ;	Table Read Protection bit
   357                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   358                           ;	Table Read Protection bit
   359                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   360                           ;	Table Read Protection bit
   361                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   362  30000C                     	org	3145740
   363  30000C  0F                 	db	15
   364                           
   365                           ;Config register CONFIG7H @ 0x30000D
   366                           ;	Boot Block Table Read Protection bit
   367                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   368  30000D                     	org	3145741
   369  30000D  40                 	db	64
   370                           tosu	equ	0xFFF
   371                           tosh	equ	0xFFE
   372                           tosl	equ	0xFFD
   373                           stkptr	equ	0xFFC
   374                           pclatu	equ	0xFFB
   375                           pclath	equ	0xFFA
   376                           pcl	equ	0xFF9
   377                           tblptru	equ	0xFF8
   378                           tblptrh	equ	0xFF7
   379                           tblptrl	equ	0xFF6
   380                           tablat	equ	0xFF5
   381                           prodh	equ	0xFF4
   382                           prodl	equ	0xFF3
   383                           indf0	equ	0xFEF
   384                           postinc0	equ	0xFEE
   385                           postdec0	equ	0xFED
   386                           preinc0	equ	0xFEC
   387                           plusw0	equ	0xFEB
   388                           fsr0h	equ	0xFEA
   389                           fsr0l	equ	0xFE9
   390                           wreg	equ	0xFE8
   391                           indf1	equ	0xFE7
   392                           postinc1	equ	0xFE6
   393                           postdec1	equ	0xFE5
   394                           preinc1	equ	0xFE4
   395                           plusw1	equ	0xFE3
   396                           fsr1h	equ	0xFE2
   397                           fsr1l	equ	0xFE1
   398                           bsr	equ	0xFE0
   399                           indf2	equ	0xFDF
   400                           postinc2	equ	0xFDE
   401                           postdec2	equ	0xFDD
   402                           preinc2	equ	0xFDC
   403                           plusw2	equ	0xFDB
   404                           fsr2h	equ	0xFDA
   405                           fsr2l	equ	0xFD9
   406                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Apr 05 01:00:46 2021

                     l11 7FA4                       u17 7FB2                       u27 7FCE  
                     u37 7FEA                      l700 7FDE                      l690 7F9C  
                    l692 7FA8                      l694 7FC0                      l696 7FC2  
                    l698 7FDC                      wreg 000FE8                     _main 7F9C  
                   start 0000             ___param_bank 000000                    ?_main 0001  
        __initialization 7F96             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7F96            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F96  
                __ramtop 0800                  __ptext0 7F9C     end_of_initialization 7F96  
              _TRISDbits 000F95      start_initialization 7F96                 _LATDbits 000F8C  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0064  
               isa$xinst 000000  
