// Seed: 1905729903
`define pp_11 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input id_3,
    output id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    input id_10
);
  logic id_11 = id_5;
  assign id_4 = (1);
  logic id_12 = 1;
  logic id_13;
  initial begin
    id_2 <= 1;
  end
  assign id_6 = id_5;
endmodule
