// Seed: 4173056895
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input supply1 id_2
    , id_15,
    output wor id_3,
    output tri0 id_4,
    output wire id_5,
    input supply0 id_6,
    output tri id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    output wire id_13
);
  assign id_15 = id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  logic id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  tri   id_6
    , id_12,
    input  wor   id_7
    , id_13,
    input  wire  id_8,
    input  wor   id_9,
    output tri0  id_10
);
  initial id_12 = #1 id_2;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_5,
      id_10,
      id_5,
      id_7,
      id_10,
      id_10,
      id_8,
      id_1,
      id_0,
      id_6,
      id_5
  );
endmodule
