# 100-Days-of-RTL
"100 Days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
