#ifndef __SOPHGO_SG2044_CLOCK__
#define __SOPHGO_SG2044_CLOCK__

#include <dt-bindings/clock/sophgo-clk.h>

/*div clock*/
/* MPLL0 */
#define DIV_CLK_MPLL0_AP_CPU_NORMAL_0 0
/* MPLL1 */
#define DIV_CLK_MPLL1_RP_SYS_0 1
/* MPLL2 */
#define DIV_CLK_MPLL2_TPU_SYS_0 2
/* MPLL3 */
#define DIV_CLK_MPLL3_CC_GRP_SYS_0 3
/* MPLL4 */
#define DIV_CLK_MPLL4_SRC0_0 4
/* MPLL5 */
#define DIV_CLK_MPLL5_SRC1_0 5

/* FPLL0 */
#define DIV_CLK_FPLL0_AP_CPU_NORMAL_1 6
#define DIV_CLK_FPLL0_RP_SYS_1 7
#define DIV_CLK_FPLL0_TPU_SYS_1 8
#define DIV_CLK_FPLL0_CC_GRP_SYS_1 9
#define DIV_CLK_FPLL0_SRC0_1 10
#define DIV_CLK_FPLL0_SRC1_1 11
#define DIV_CLK_FPLL0_CXP_MAC_1 12
#define DIV_CLK_FPLL0_C2C0_TEST_PHY 13
#define DIV_CLK_FPLL0_C2C1_TEST_PHY 14
#define DIV_CLK_FPLL0_CXP_TEST_PHY 15
#define DIV_CLK_FPLL0_TOP_50M 16
#define DIV_CLK_FPLL0_DIV_TMIER1 17
#define DIV_CLK_FPLL0_DIV_TMIER2 18
#define DIV_CLK_FPLL0_DIV_TMIER3 19
#define DIV_CLK_FPLL0_DIV_TMIER4 20
#define DIV_CLK_FPLL0_DIV_TMIER5 21
#define DIV_CLK_FPLL0_DIV_TMIER6 22
#define DIV_CLK_FPLL0_DIV_TMIER7 23
#define DIV_CLK_FPLL0_DIV_TMIER8 24
#define DIV_CLK_FPLL0_PKA 25
#define DIV_CLK_FPLL0_UART_500M 26
#define DIV_CLK_FPLL0_EFUSE 27
#define DIV_CLK_FPLL0_TX_ETH0 28
#define DIV_CLK_FPLL0_PTP_REF_I_ETH0 29
#define DIV_CLK_FPLL0_REF_ETH0 30
#define DIV_CLK_FPLL0_EMMC 31
#define DIV_CLK_FPLL0_SD 32
#define DIV_CLK_FPLL0_TOP_AXI0 33
#define DIV_CLK_FPLL0_DIV_100K_SD 34
#define DIV_CLK_FPLL0_DIV_100K_EMMC 35
#define DIV_CLK_FPLL0_DIV_GPIO_DB 36
#define DIV_CLK_FPLL0_TOP_AXI_HSPERI 37
#define DIV_CLK_FPLL0_DDR0_1 38
#define DIV_CLK_FPLL0_DDR1_1 39
#define DIV_CLK_FPLL0_DDR2_1 40
#define DIV_CLK_FPLL0_DDR3_1 41
#define DIV_CLK_FPLL0_DDR4_1 42
#define DIV_CLK_FPLL0_DDR5_1 43
#define DIV_CLK_FPLL0_DDR6_1 44
#define DIV_CLK_FPLL0_DDR7_1 45
/* FPLL1 */
#define DIV_CLK_FPLL1_CXP_MAC_0 45
#define DIV_CLK_FPLL1_PCIE_1G 46
/* FPLL2 */
#define DIV_CLK_FPLL2_CXP_TEST_ETH_PHY 47
/* DPLL0 */
#define DIV_CLK_DPLL0_DDR0_0 48
/* DPLL1 */
#define DIV_CLK_DPLL1_DDR1_0 49
/* DPLL2 */
#define DIV_CLK_DPLL2_DDR2_0 50
/* DPLL3 */
#define DIV_CLK_DPLL3_DDR3_0 51
/* DPLL4 */
#define DIV_CLK_DPLL4_DDR4_0 52
/* DPLL5 */
#define DIV_CLK_DPLL5_DDR5_0 53
/* DPLL6 */
#define DIV_CLK_DPLL6_DDR6_0 54
/* DPLL7 */
#define DIV_CLK_DPLL7_DDR7_0 55

/*gate clock*/
/* MPLL0 */
#define GATE_CLK_AP_CPU_NORMAL_DIV0 56
/* MPLL1 */
#define GATE_CLK_RP_SYS_DIV0 57
/* MPLL2 */
#define GATE_CLK_TPU_SYS_DIV0 58
/* MPLL3 */
#define GATE_CLK_CC_GRP_SYS_DIV0 59
/* MPLL4 */
#define GATE_CLK_SRC0_DIV0 60
/* MPLL5 */
#define GATE_CLK_SRC1_DIV0 61

/* FPLL0 */
#define GATE_CLK_AP_CPU_NORMAL_DIV1 62
#define GATE_CLK_RP_SYS_DIV1 63
#define GATE_CLK_TPU_SYS_DIV1 64
#define GATE_CLK_CC_GRP_SYS_DIV1 65
#define GATE_CLK_SRC0_DIV1 66
#define GATE_CLK_SRC1_DIV1 67
#define GATE_CLK_CXP_MAC_DIV1 68
#define GATE_CLK_C2C0_TEST_PHY 69
#define GATE_CLK_C2C1_TEST_PHY 70
#define GATE_CLK_CXP_TEST_PHY 71
#define GATE_CLK_TOP_50M 72
#define GATE_CLK_SC_RX 73
#define GATE_CLK_SC_RX_X0Y1 74
#define GATE_CLK_TIMER1 75
#define GATE_CLK_TIMER2 76
#define GATE_CLK_TIMER3 77
#define GATE_CLK_TIMER4 78
#define GATE_CLK_TIMER5 79
#define GATE_CLK_TIMER6 80
#define GATE_CLK_TIMER7 81
#define GATE_CLK_TIMER8 82
#define GATE_CLK_PKA 83
#define GATE_CLK_UART_500M 84
#define GATE_CLK_EFUSE 85
#define GATE_CLK_TX_ETH0 86
#define GATE_CLK_PTP_REF_I_ETH0 87
#define GATE_CLK_REF_ETH0 88
#define GATE_CLK_EMMC 89
#define GATE_CLK_SD 90
#define GATE_CLK_TOP_AXI0 91
#define GATE_CLK_100K_SD 92
#define GATE_CLK_100K_EMMC 93
#define GATE_CLK_APB_RTC 94
#define GATE_CLK_APB_PWM 95
#define GATE_CLK_APB_WDT 96
#define GATE_CLK_APB_I2C 97
#define GATE_CLK_GPIO_DB 98
#define GATE_CLK_APB_GPIO_INTR 99
#define GATE_CLK_APB_GPIO 100
#define GATE_CLK_APB_EFUSE 101
#define GATE_CLK_APB_TIMER 102
#define GATE_CLK_AXI_SRAM 103
#define GATE_CLK_AHB_SF 104
#define GATE_CLK_APB_ROM 105
#define GATE_CLK_CXP_CFG 106
#define GATE_CLK_INTC0 107
#define GATE_CLK_INTC1 108
#define GATE_CLK_INTC2 109
#define GATE_CLK_INTC3 110
#define GATE_CLK_MAILBOX0 111
#define GATE_CLK_MAILBOX1 112
#define GATE_CLK_MAILBOX2 113
#define GATE_CLK_MAILBOX3 114
#define GATE_CLK_TOP_AXI_HSPERI 115
#define GATE_CLK_AXI_SD 116
#define GATE_CLK_AXI_EMMC 117
#define GATE_CLK_AXI_ETH0 118
#define GATE_CLK_APB_SPI 119
#define GATE_CLK_AXI_DBG_I2C 120
#define GATE_CLK_APB_UART 121
#define GATE_CLK_SYSDMA_AXI 122
#define GATE_CLK_DDR0_DIV1 123
#define GATE_CLK_DDR1_DIV1 124
#define GATE_CLK_DDR2_DIV1 125
#define GATE_CLK_DDR3_DIV1 126
#define GATE_CLK_DDR4_DIV1 127
#define GATE_CLK_DDR5_DIV1 128
#define GATE_CLK_DDR6_DIV1 129
#define GATE_CLK_DDR7_DIV1 130

/* FPLL1 */
#define GATE_CLK_CXP_MAC_DIV0 131
/* FPLL2 */
#define GATE_CLK_CXP_TEST_ETH_PHY 132
#define GATE_CLK_DDR0_PLL_BYPASS 133
#define GATE_CLK_DDR1_PLL_BYPASS 134
#define GATE_CLK_DDR2_PLL_BYPASS 135
#define GATE_CLK_DDR3_PLL_BYPASS 136
#define GATE_CLK_DDR4_PLL_BYPASS 137
#define GATE_CLK_DDR5_PLL_BYPASS 138
#define GATE_CLK_DDR6_PLL_BYPASS 139
#define GATE_CLK_DDR7_PLL_BYPASS 140
#define GATE_CLK_DDR8_PLL_BYPASS 141
#define GATE_CLK_DDR9_PLL_BYPASS 142
#define GATE_CLK_DDR10_PLL_BYPASS 143
#define GATE_CLK_DDR11_PLL_BYPASS 144
#define GATE_CLK_DDR12_PLL_BYPASS 145
#define GATE_CLK_DDR13_PLL_BYPASS 146
#define GATE_CLK_DDR14_PLL_BYPASS 147
#define GATE_CLK_DDR15_PLL_BYPASS 148

/* DPLL0 */
#define GATE_CLK_DDR0_DIV0 149
/* DPLL1 */
#define GATE_CLK_DDR1_DIV0 150
/* DPLL2 */
#define GATE_CLK_DDR2_DIV0 151
/* DPLL3 */
#define GATE_CLK_DDR3_DIV0 152
/* DPLL4 */
#define GATE_CLK_DDR4_DIV0 153
/* DPLL5 */
#define GATE_CLK_DDR5_DIV0 154
/* DPLL6 */
#define GATE_CLK_DDR6_DIV0 155
/* DPLL7 */
#define GATE_CLK_DDR7_DIV0 156

/* MUX */
#define MUX_CLK_DDR0 0
#define MUX_CLK_DDR1 1
#define MUX_CLK_DDR2 2
#define MUX_CLK_DDR3 3
#define MUX_CLK_DDR4 4
#define MUX_CLK_DDR5 5
#define MUX_CLK_DDR6 6
#define MUX_CLK_DDR7 7
#define MUX_CLK_CC_GRP_SYS 8
#define MUX_CLK_TPU_SYS 9
#define MUX_CLK_RP_SYS 10
#define MUX_CLK_AP_CPU_NORMAL 11
#define MUX_CLK_SRC0 12
#define MUX_CLK_SRC1 13

#define DIV_CLK_TABLE 0
#define MUX_CLK_TABLE 1
#endif