#ChipScope Core Generator Project File Version 3.0
#Fri Jan 06 08:42:35 Iran Standard Time 2017
SignalExport.asyncInputWidth=0
SignalExport.asyncOutputWidth=0
SignalExport.clockChannel=CLK
SignalExport.syncInputWidth=0
SignalExport.syncOutput<0000>=SyncOut[0]
SignalExport.syncOutputWidth=1
SignalExport.type=vio

