Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/square.v" into library work
Parsing module <square>.
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/frog.v" into library work
Parsing module <frog>.
Analyzing Verilog file "/home/troy/Embedded/Finalproj1/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/troy/Embedded/Finalproj1/top.v" Line 34: Port o_blanking is not connected to this instance

Elaborating module <top>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 35: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 36: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 62: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/vga640x480.v" Line 65: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <square(IX=160,IY=120,H_WIDTH=60,H_HEIGHT=15,IX_DIR=1)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=320,IY=240,IY_DIR=0,H_WIDTH=20,H_HEIGHT=15,IX_DIR=0)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <square(IX=480,IY=360,H_WIDTH=100,H_HEIGHT=15)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 34: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 36: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/square.v" Line 49: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/Finalproj1/square.v" Line 38: Assignment to y_dir ignored, since the identifier is never used

Elaborating module <frog(IX=320,IY=200)>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 37: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 38: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 39: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 40: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 78: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 79: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 82: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/frog.v" Line 83: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 101: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 103: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 105: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/Finalproj1/top.v" Line 107: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/troy/Embedded/Finalproj1/top.v".
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 34: Output port <o_blanking> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 34: Output port <o_active> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/troy/Embedded/Finalproj1/top.v" line 34: Output port <o_screenend> of the instance <display> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <pix_stb>.
    Found 16-bit register for signal <cnt>.
    Found 17-bit adder for signal <n0085> created at line 32.
    Found 12-bit comparator greater for signal <sq_a_x1[11]_GND_1_o_LessThan_4_o> created at line 101
    Found 12-bit comparator greater for signal <sq_a_y1[11]_GND_1_o_LessThan_5_o> created at line 101
    Found 12-bit comparator greater for signal <GND_1_o_sq_a_x2[11]_LessThan_6_o> created at line 102
    Found 12-bit comparator greater for signal <GND_1_o_sq_a_y2[11]_LessThan_7_o> created at line 102
    Found 12-bit comparator greater for signal <sq_b_x1[11]_GND_1_o_LessThan_9_o> created at line 103
    Found 12-bit comparator greater for signal <sq_b_y1[11]_GND_1_o_LessThan_10_o> created at line 103
    Found 12-bit comparator greater for signal <GND_1_o_sq_b_x2[11]_LessThan_11_o> created at line 104
    Found 12-bit comparator greater for signal <GND_1_o_sq_b_y2[11]_LessThan_12_o> created at line 104
    Found 12-bit comparator greater for signal <sq_c_x1[11]_GND_1_o_LessThan_14_o> created at line 105
    Found 12-bit comparator greater for signal <sq_c_y1[11]_GND_1_o_LessThan_15_o> created at line 105
    Found 12-bit comparator greater for signal <GND_1_o_sq_c_x2[11]_LessThan_16_o> created at line 106
    Found 12-bit comparator greater for signal <GND_1_o_sq_c_y2[11]_LessThan_17_o> created at line 106
    Found 12-bit comparator greater for signal <frog_x1[11]_GND_1_o_LessThan_19_o> created at line 107
    Found 12-bit comparator greater for signal <frog_y1[11]_GND_1_o_LessThan_20_o> created at line 107
    Found 12-bit comparator greater for signal <GND_1_o_frog_x2[11]_LessThan_21_o> created at line 108
    Found 12-bit comparator greater for signal <GND_1_o_frog_y2[11]_LessThan_22_o> created at line 108
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  16 Comparator(s).
Unit <top> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "/home/troy/Embedded/Finalproj1/vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_2_o_GND_2_o_sub_6_OUT> created at line 35.
    Found 10-bit adder for signal <v_count[9]_GND_2_o_add_21_OUT> created at line 62.
    Found 10-bit adder for signal <h_count[9]_GND_2_o_add_22_OUT> created at line 65.
    Found 10-bit comparator lessequal for signal <n0000> created at line 31
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_2_o> created at line 31
    Found 10-bit comparator lessequal for signal <n0005> created at line 32
    Found 10-bit comparator greater for signal <v_count[9]_GND_2_o_LessThan_4_o> created at line 32
    Found 10-bit comparator lessequal for signal <n0012> created at line 36
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_10_o> created at line 39
    Found 10-bit comparator greater for signal <GND_2_o_v_count[9]_LessThan_11_o> created at line 39
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <square_1>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_WIDTH = 60
        H_HEIGHT = 15
        IX = 160
        IY = 120
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_1> synthesized.

Synthesizing Unit <square_2>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_WIDTH = 20
        H_HEIGHT = 15
        IX = 320
        IY = 240
        IX_DIR = 0
        IY_DIR = 0
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 1-bit register for signal <x_dir>.
    Found 12-bit register for signal <x>.
    Found 13-bit subtractor for signal <GND_4_o_GND_4_o_sub_9_OUT> created at line 49.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <square_2> synthesized.

Synthesizing Unit <square_3>.
    Related source file is "/home/troy/Embedded/Finalproj1/square.v".
        H_WIDTH = 100
        H_HEIGHT = 15
        IX = 480
        IY = 360
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 34.
    Found 12-bit adder for signal <o_y2> created at line 36.
    Found 13-bit adder for signal <n0045[12:0]> created at line 49.
    Found 12-bit subtractor for signal <o_x1> created at line 22.
    Found 12-bit subtractor for signal <o_y1> created at line 24.
    Found 12-bit comparator lessequal for signal <n0011> created at line 52
    Found 12-bit comparator lessequal for signal <n0014> created at line 54
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <square_3> synthesized.

Synthesizing Unit <frog>.
    Related source file is "/home/troy/Embedded/Finalproj1/frog.v".
        H_WIDTH = 11
        H_HEIGHT = 11
        IX = 320
        IY = 200
        IX_DIR = 1
        IY_DIR = 1
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 38.
    Found 12-bit adder for signal <o_y2> created at line 40.
    Found 12-bit adder for signal <y[11]_GND_6_o_add_8_OUT> created at line 79.
    Found 12-bit adder for signal <x[11]_GND_6_o_add_12_OUT> created at line 83.
    Found 12-bit subtractor for signal <o_x1> created at line 26.
    Found 12-bit subtractor for signal <o_y1> created at line 28.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_8_OUT<11:0>> created at line 78.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_12_OUT<11:0>> created at line 82.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <frog> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/home/troy/Embedded/Finalproj1/debounce.v".
        DEBOUNCE_DELAY = 32'b00000000000000011110100001001000
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <button_sync>.
    Found 32-bit register for signal <button_count>.
    Found 1-bit register for signal <button_reg>.
    Found 32-bit adder for signal <button_count[31]_GND_7_o_add_5_OUT> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 30
 10-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 8
 12-bit addsub                                         : 2
 12-bit subtractor                                     : 8
 13-bit adder                                          : 3
 13-bit subtractor                                     : 1
 17-bit adder                                          : 1
 32-bit adder                                          : 4
# Registers                                            : 24
 1-bit register                                        : 9
 10-bit register                                       : 2
 12-bit register                                       : 8
 17-bit register                                       : 1
 32-bit register                                       : 4
# Comparators                                          : 29
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 16
 12-bit comparator lessequal                           : 6
# Multiplexers                                         : 11
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 1 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 1 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 1 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 1 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 1 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <sq_c_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 1 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 1 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 1 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 1 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <sq_a_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 0 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 1 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 1 in block <sq_b_anim>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <button_count>: 1 register on signal <button_count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <frog>.
The following registers are absorbed into accumulator <y>: 1 register on signal <y>.
The following registers are absorbed into accumulator <x>: 1 register on signal <x>.
Unit <frog> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 10
 12-bit subtractor                                     : 8
 13-bit adder                                          : 1
 13-bit subtractor                                     : 1
 17-bit adder                                          : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 32-bit up counter                                     : 4
# Accumulators                                         : 2
 12-bit updown accumulator                             : 2
# Registers                                            : 108
 Flip-Flops                                            : 108
# Comparators                                          : 29
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 16
 12-bit comparator lessequal                           : 6
# Multiplexers                                         : 11
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_dir> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_0> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 1 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 1 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <square_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <vga640x480> ...

Optimizing unit <square_1> ...

Optimizing unit <square_2> ...

Optimizing unit <square_3> ...

Optimizing unit <frog> ...
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/right_btn/button_count_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frog_anim/down_btn/button_count_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_a_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_a_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_b_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/x_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sq_c_anim/x_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/x_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/x_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/y_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <frog_anim/y_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sq_a_anim/x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <sq_b_anim/x_0> <sq_c_anim/x_0> 
INFO:Xst:2261 - The FF/Latch <sq_a_anim/x_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sq_c_anim/x_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 11.
FlipFlop cnt_15 has been replicated 3 time(s)
FlipFlop display/h_count_7 has been replicated 1 time(s)
FlipFlop display/v_count_5 has been replicated 1 time(s)
FlipFlop display/v_count_6 has been replicated 1 time(s)
FlipFlop display/v_count_7 has been replicated 1 time(s)
FlipFlop display/v_count_8 has been replicated 1 time(s)
FlipFlop display/v_count_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 185
 Flip-Flops                                            : 185

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1045
#      GND                         : 1
#      INV                         : 50
#      LUT1                        : 142
#      LUT2                        : 26
#      LUT3                        : 27
#      LUT4                        : 144
#      LUT5                        : 57
#      LUT6                        : 132
#      MUXCY                       : 270
#      VCC                         : 1
#      XORCY                       : 195
# FlipFlops/Latches                : 185
#      FD                          : 34
#      FDE                         : 2
#      FDR                         : 4
#      FDRE                        : 137
#      FDSE                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 5
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             185  out of  11440     1%  
 Number of Slice LUTs:                  578  out of   5720    10%  
    Number used as Logic:               578  out of   5720    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    586
   Number with an unused Flip Flop:     401  out of    586    68%  
   Number with an unused LUT:             8  out of    586     1%  
   Number of fully used LUT-FF pairs:   177  out of    586    30%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    200     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 79    |
cnt_15                             | BUFG                   | 106   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.585ns (Maximum Frequency: 218.122MHz)
   Minimum input arrival time before clock: 3.991ns
   Maximum output required time after clock: 9.183ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.585ns (frequency: 218.122MHz)
  Total number of paths / destination ports: 3387 / 175
-------------------------------------------------------------------------
Delay:               4.585ns (Levels of Logic = 4)
  Source:            sq_a_anim/x_9 (FF)
  Destination:       sq_a_anim/x_9 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: sq_a_anim/x_9 to sq_a_anim/x_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   1.201  sq_a_anim/x_9 (sq_a_anim/x_9)
     LUT5:I0->O            1   0.203   0.580  sq_a_anim/x[11]_GND_3_o_LessThan_11_o1_SW0 (N17)
     LUT6:I5->O           10   0.205   0.857  sq_a_anim/x[11]_GND_3_o_LessThan_11_o1 (sq_a_anim/x[11]_GND_3_o_LessThan_11_o)
     LUT6:I5->O            1   0.205   0.580  sq_a_anim/x_9_dpot (sq_a_anim/x_9_dpot)
     LUT3:I2->O            1   0.205   0.000  sq_a_anim/x_9_dpot1 (sq_a_anim/x_9_dpot1)
     FDRE:D                    0.102          sq_a_anim/x_9
    ----------------------------------------
    Total                      4.585ns (1.367ns logic, 3.218ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cnt_15'
  Clock period: 4.409ns (frequency: 226.825MHz)
  Total number of paths / destination ports: 4090 / 298
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            frog_anim/up_btn/button_count_17 (FF)
  Destination:       frog_anim/up_btn/button_count_31 (FF)
  Source Clock:      cnt_15 rising
  Destination Clock: cnt_15 rising

  Data Path: frog_anim/up_btn/button_count_17 to frog_anim/up_btn/button_count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  frog_anim/up_btn/button_count_17 (frog_anim/up_btn/button_count_17)
     LUT6:I0->O            2   0.203   0.961  frog_anim/up_btn/button_click<31>14 (frog_anim/up_btn/button_click<31>14)
     LUT6:I1->O           32   0.203   1.291  frog_anim/up_btn/button_done_inv1 (frog_anim/up_btn/button_done_inv)
     FDRE:CE                   0.322          frog_anim/up_btn/button_count_0
    ----------------------------------------
    Total                      4.409ns (1.175ns logic, 3.234ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 53 / 53
-------------------------------------------------------------------------
Offset:              3.991ns (Levels of Logic = 2)
  Source:            RST_BTN (PAD)
  Destination:       sq_a_anim/x_9 (FF)
  Destination Clock: CLK rising

  Data Path: RST_BTN to sq_a_anim/x_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   1.109  RST_BTN_IBUF (RST_BTN_IBUF)
     LUT6:I0->O           17   0.203   1.027  sq_a_anim/_n00501 (sq_a_anim/_n0050)
     FDRE:R                    0.430          sq_a_anim/x_0
    ----------------------------------------
    Total                      3.991ns (1.855ns logic, 2.136ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cnt_15'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.688ns (Levels of Logic = 2)
  Source:            up_btn (PAD)
  Destination:       frog_anim/up_btn/button_reg (FF)
  Destination Clock: cnt_15 rising

  Data Path: up_btn to frog_anim/up_btn/button_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  up_btn_IBUF (up_btn_IBUF)
     INV:I->O              1   0.206   0.579  frog_anim/i_up_btn_INV_32_o1_INV_0 (frog_anim/i_up_btn_INV_32_o)
     FD:D                      0.102          frog_anim/up_btn/button_reg
    ----------------------------------------
    Total                      2.688ns (1.530ns logic, 1.158ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 6405 / 10
-------------------------------------------------------------------------
Offset:              9.183ns (Levels of Logic = 8)
  Source:            sq_c_anim/x_4 (FF)
  Destination:       VGA_B<2> (PAD)
  Source Clock:      CLK rising

  Data Path: sq_c_anim/x_4 to VGA_B<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.447   1.137  sq_c_anim/x_4 (sq_c_anim/x_4)
     LUT3:I0->O            7   0.205   0.878  sq_c_anim/Msub_o_x1_xor<11>111 (sq_c_anim/Msub_o_x1_xor<11>11)
     LUT6:I4->O            2   0.203   0.961  sq_c_anim/Msub_o_x1_xor<9>1 (sq_c_x1<9>)
     LUT5:I0->O            0   0.203   0.000  Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_lutdi4 (Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_lutdi4)
     MUXCY:DI->O           1   0.145   0.000  Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_cy<4> (Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_cy<5> (Mcompar_sq_c_x1[11]_GND_1_o_LessThan_14_o_cy<5>)
     LUT5:I4->O            1   0.205   0.580  VGA_B<2>_SW1 (N65)
     LUT6:I5->O            3   0.205   0.650  VGA_B<2> (VGA_B_0_OBUF)
     OBUF:I->O                 2.571          VGA_B_2_OBUF (VGA_B<2>)
    ----------------------------------------
    Total                      9.183ns (4.397ns logic, 4.786ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.585|         |         |         |
cnt_15         |    6.134|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cnt_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cnt_15         |    4.409|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 11.99 secs
 
--> 


Total memory usage is 396556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  164 (   0 filtered)
Number of infos    :    5 (   0 filtered)

