# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:38 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins_valid[0] \
 ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs_valid \
 index[0] index[1] index_valid

.latch        n44 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n49 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n54 control.tehb.dataReg[0]  0
.latch        n59 control.tehb.dataReg[1]  0
.latch        n64 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n38
01 1
.names control.tehb.control.fullReg new_n38 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n41
11 1
.names ins_ready[1] new_n41 index[0]
00 0
.names ins[0] index[0] new_n43
10 1
.names ins[1] index[0] new_n44_1
11 1
.names new_n43 new_n44_1 new_n45
00 1
.names index[1] index[0] new_n46
11 1
.names index[1] index[0] new_n47
00 1
.names new_n46 new_n47 new_n48
00 1
.names new_n45 new_n48 new_n49_1
00 1
.names ins[2] index[0] new_n50
10 1
.names ins[3] index[0] new_n51
11 1
.names new_n50 new_n51 new_n52
00 1
.names new_n48 new_n52 new_n53
10 1
.names new_n49_1 new_n53 new_n54_1
00 1
.names index[1] new_n54_1 outs[0]
00 1
.names ins[1] index[0] new_n56
10 1
.names ins[2] index[0] new_n57
11 1
.names new_n56 new_n57 new_n58
00 1
.names new_n48 new_n58 new_n59_1
00 1
.names ins[3] index[0] new_n60
10 1
.names ins[4] index[0] new_n61
11 1
.names new_n60 new_n61 new_n62
00 1
.names new_n48 new_n62 new_n63
10 1
.names new_n59_1 new_n63 new_n64_1
00 1
.names index[1] new_n64_1 outs[1]
00 1
.names new_n48 new_n52 new_n66
01 1
.names ins[5] index[0] new_n67
01 1
.names index[1] new_n67 new_n68
00 1
.names new_n66 new_n68 outs[2]
01 1
.names ins_valid[0] new_n38 new_n70
00 1
.names control.tehb.control.fullReg new_n70 new_n71
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n71 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n71 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n74
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n75
01 1
.names new_n74 new_n75 new_n76
00 1
.names rst new_n76 new_n77
00 1
.names new_n71 new_n77 n64
01 1
.names new_n74 n64 n44
01 0
.names new_n75 n64 n49
01 0
.names control.tehb.control.fullReg new_n70 new_n81
00 1
.names new_n76 new_n81 new_n82
01 1
.names control.tehb.dataReg[0] new_n82 new_n83
10 1
.names new_n38 new_n82 new_n84
11 1
.names new_n83 new_n84 new_n85
00 1
.names rst new_n85 n54
00 1
.names rst control.tehb.dataReg[1] new_n87
01 1
.names new_n82 new_n87 n59
01 1
.end
