OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net1595 has 111 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 757070 757070 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25858
Number of terminals:      771
Number of snets:          2
Number of nets:           19366

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 368.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 771202.
[INFO DRT-0033] mcon shape region query size = 505087.
[INFO DRT-0033] met1 shape region query size = 161973.
[INFO DRT-0033] via shape region query size = 38090.
[INFO DRT-0033] met2 shape region query size = 23227.
[INFO DRT-0033] via2 shape region query size = 30472.
[INFO DRT-0033] met3 shape region query size = 23252.
[INFO DRT-0033] via3 shape region query size = 30472.
[INFO DRT-0033] met4 shape region query size = 9186.
[INFO DRT-0033] via4 shape region query size = 1513.
[INFO DRT-0033] met5 shape region query size = 1568.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3016 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 368 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11552 groups.
#scanned instances     = 25858
#unique  instances     = 368
#stdCellGenAp          = 12727
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8664
#stdCellPinNoAp        = 11
#stdCellPinCnt         = 72330
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:23, elapsed time = 00:02:16, memory = 465.56 (MB), peak = 480.00 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     196468

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56296.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54348.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 35104.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 10139.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2535.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 318.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 531.55 (MB), peak = 531.55 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93935 vertical wires in 3 frboxes and 64805 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 16146 vertical wires in 3 frboxes and 18979 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 988.20 (MB), peak = 988.20 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 988.20 (MB), peak = 988.20 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:24, memory = 1338.50 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:43, memory = 1555.86 (MB).
    Completing 30% with 3126 violations.
    elapsed time = 00:01:00, memory = 1728.31 (MB).
    Completing 40% with 3126 violations.
    elapsed time = 00:01:26, memory = 1743.52 (MB).
    Completing 50% with 3126 violations.
    elapsed time = 00:01:38, memory = 1703.46 (MB).
    Completing 60% with 6264 violations.
    elapsed time = 00:02:11, memory = 1807.56 (MB).
    Completing 70% with 6264 violations.
    elapsed time = 00:02:26, memory = 1827.15 (MB).
    Completing 80% with 9474 violations.
    elapsed time = 00:02:56, memory = 1953.45 (MB).
    Completing 90% with 9474 violations.
    elapsed time = 00:03:23, memory = 1907.64 (MB).
    Completing 100% with 12453 violations.
    elapsed time = 00:03:38, memory = 1868.97 (MB).
[INFO DRT-0199]   Number of violations = 14521.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     40      0      1      0      0      0      0      0
Metal Spacing        3      0   2286      0    921    184     55      0     59
Min Hole             0      0     17      0      0      0      0      0      0
Recheck             28      0   1084      0    650    143    102      0     61
Short                1      1   6357     11   2093    313     46      1     64
[INFO DRT-0267] cpu time = 00:26:48, elapsed time = 00:03:38, memory = 1967.82 (MB), peak = 1971.23 (MB)
Total wire length = 1032320 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280859 um.
Total wire length on LAYER met2 = 435078 um.
Total wire length on LAYER met3 = 206677 um.
Total wire length on LAYER met4 = 96179 um.
Total wire length on LAYER met5 = 13526 um.
Total number of vias = 176010.
Up-via summary (total 176010):

-------------------------
 FR_MASTERSLICE         0
            li1     68504
           met1     85682
           met2     17055
           met3      4322
           met4       447
-------------------------
               176010


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14521 violations.
    elapsed time = 00:00:23, memory = 1998.60 (MB).
    Completing 20% with 14521 violations.
    elapsed time = 00:00:40, memory = 2035.08 (MB).
    Completing 30% with 13079 violations.
    elapsed time = 00:01:05, memory = 2040.89 (MB).
    Completing 40% with 13079 violations.
    elapsed time = 00:01:33, memory = 2038.43 (MB).
    Completing 50% with 13079 violations.
    elapsed time = 00:01:41, memory = 1986.21 (MB).
    Completing 60% with 11190 violations.
    elapsed time = 00:02:07, memory = 2041.02 (MB).
    Completing 70% with 11190 violations.
    elapsed time = 00:02:24, memory = 2075.41 (MB).
    Completing 80% with 9547 violations.
    elapsed time = 00:02:45, memory = 2083.26 (MB).
    Completing 90% with 9547 violations.
    elapsed time = 00:03:11, memory = 2160.98 (MB).
    Completing 100% with 7831 violations.
    elapsed time = 00:03:21, memory = 2098.90 (MB).
[INFO DRT-0199]   Number of violations = 7835.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing         10      0      0      0      0      0
Metal Spacing        0   1457    542     83     12      2
Recheck              0      4      0      0      0      0
Short                0   4755    904     57      8      1
[INFO DRT-0267] cpu time = 00:24:56, elapsed time = 00:03:22, memory = 2101.22 (MB), peak = 2169.49 (MB)
Total wire length = 1024937 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279229 um.
Total wire length on LAYER met2 = 431589 um.
Total wire length on LAYER met3 = 206308 um.
Total wire length on LAYER met4 = 95666 um.
Total wire length on LAYER met5 = 12144 um.
Total number of vias = 174198.
Up-via summary (total 174198):

-------------------------
 FR_MASTERSLICE         0
            li1     68489
           met1     84346
           met2     16844
           met3      4181
           met4       338
-------------------------
               174198


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7835 violations.
    elapsed time = 00:00:18, memory = 2101.24 (MB).
    Completing 20% with 7835 violations.
    elapsed time = 00:00:34, memory = 2184.81 (MB).
    Completing 30% with 7484 violations.
    elapsed time = 00:00:56, memory = 2073.68 (MB).
    Completing 40% with 7484 violations.
    elapsed time = 00:01:29, memory = 2177.40 (MB).
    Completing 50% with 7484 violations.
    elapsed time = 00:01:41, memory = 2209.15 (MB).
    Completing 60% with 7238 violations.
    elapsed time = 00:02:02, memory = 2186.00 (MB).
    Completing 70% with 7238 violations.
    elapsed time = 00:02:25, memory = 2225.90 (MB).
    Completing 80% with 7065 violations.
    elapsed time = 00:02:36, memory = 2194.77 (MB).
    Completing 90% with 7065 violations.
    elapsed time = 00:03:09, memory = 2202.81 (MB).
    Completing 100% with 6835 violations.
    elapsed time = 00:03:23, memory = 2120.99 (MB).
[INFO DRT-0199]   Number of violations = 6835.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing         10      0      0      0      0      0
Metal Spacing        0   1267    437     61      9      5
Min Hole             0      0      1      0      0      0
Short                0   4203    799     32     10      1
[INFO DRT-0267] cpu time = 00:24:04, elapsed time = 00:03:24, memory = 2126.34 (MB), peak = 2227.90 (MB)
Total wire length = 1023072 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279301 um.
Total wire length on LAYER met2 = 430677 um.
Total wire length on LAYER met3 = 206004 um.
Total wire length on LAYER met4 = 95660 um.
Total wire length on LAYER met5 = 11428 um.
Total number of vias = 173944.
Up-via summary (total 173944):

-------------------------
 FR_MASTERSLICE         0
            li1     68469
           met1     84263
           met2     16751
           met3      4162
           met4       299
-------------------------
               173944


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6835 violations.
    elapsed time = 00:00:18, memory = 2156.63 (MB).
    Completing 20% with 6835 violations.
    elapsed time = 00:00:32, memory = 2154.63 (MB).
    Completing 30% with 5311 violations.
    elapsed time = 00:00:43, memory = 2181.85 (MB).
    Completing 40% with 5311 violations.
    elapsed time = 00:01:04, memory = 2272.40 (MB).
    Completing 50% with 5311 violations.
    elapsed time = 00:01:19, memory = 2256.63 (MB).
    Completing 60% with 4079 violations.
    elapsed time = 00:01:39, memory = 2281.23 (MB).
    Completing 70% with 4079 violations.
    elapsed time = 00:01:51, memory = 2354.90 (MB).
    Completing 80% with 2561 violations.
    elapsed time = 00:02:17, memory = 2313.81 (MB).
    Completing 90% with 2561 violations.
    elapsed time = 00:02:33, memory = 2320.19 (MB).
    Completing 100% with 1284 violations.
    elapsed time = 00:02:52, memory = 2283.46 (MB).
[INFO DRT-0199]   Number of violations = 1284.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          1      0      4      0      0      0
Metal Spacing        0    303      0     96     18      1
Short                0    700      0    149      9      3
[INFO DRT-0267] cpu time = 00:18:56, elapsed time = 00:02:52, memory = 2221.64 (MB), peak = 2384.65 (MB)
Total wire length = 1022244 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 272632 um.
Total wire length on LAYER met2 = 426222 um.
Total wire length on LAYER met3 = 211224 um.
Total wire length on LAYER met4 = 100770 um.
Total wire length on LAYER met5 = 11394 um.
Total number of vias = 177029.
Up-via summary (total 177029):

-------------------------
 FR_MASTERSLICE         0
            li1     68492
           met1     85174
           met2     18359
           met3      4705
           met4       299
-------------------------
               177029


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1284 violations.
    elapsed time = 00:00:03, memory = 2221.73 (MB).
    Completing 20% with 1284 violations.
    elapsed time = 00:00:06, memory = 2276.32 (MB).
    Completing 30% with 1053 violations.
    elapsed time = 00:00:18, memory = 2221.73 (MB).
    Completing 40% with 1053 violations.
    elapsed time = 00:00:22, memory = 2312.63 (MB).
    Completing 50% with 1053 violations.
    elapsed time = 00:00:34, memory = 2221.77 (MB).
    Completing 60% with 775 violations.
    elapsed time = 00:00:36, memory = 2270.51 (MB).
    Completing 70% with 775 violations.
    elapsed time = 00:00:40, memory = 2284.49 (MB).
    Completing 80% with 481 violations.
    elapsed time = 00:00:48, memory = 2221.77 (MB).
    Completing 90% with 481 violations.
    elapsed time = 00:00:53, memory = 2255.57 (MB).
    Completing 100% with 217 violations.
    elapsed time = 00:00:57, memory = 2221.77 (MB).
[INFO DRT-0199]   Number of violations = 217.
Viol/Layer        met1    via   met2
Cut Spacing          0      3      0
Metal Spacing       42      0     33
Short               96      0     43
[INFO DRT-0267] cpu time = 00:04:50, elapsed time = 00:00:57, memory = 2221.77 (MB), peak = 2384.65 (MB)
Total wire length = 1022132 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 272078 um.
Total wire length on LAYER met2 = 425571 um.
Total wire length on LAYER met3 = 211614 um.
Total wire length on LAYER met4 = 101460 um.
Total wire length on LAYER met5 = 11407 um.
Total number of vias = 177283.
Up-via summary (total 177283):

-------------------------
 FR_MASTERSLICE         0
            li1     68494
           met1     85225
           met2     18481
           met3      4784
           met4       299
-------------------------
               177283


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 217 violations.
    elapsed time = 00:00:00, memory = 2221.77 (MB).
    Completing 20% with 217 violations.
    elapsed time = 00:00:00, memory = 2221.77 (MB).
    Completing 30% with 74 violations.
    elapsed time = 00:00:01, memory = 2221.77 (MB).
    Completing 40% with 74 violations.
    elapsed time = 00:00:01, memory = 2221.77 (MB).
    Completing 50% with 74 violations.
    elapsed time = 00:00:02, memory = 2221.77 (MB).
    Completing 60% with 56 violations.
    elapsed time = 00:00:02, memory = 2221.77 (MB).
    Completing 70% with 56 violations.
    elapsed time = 00:00:02, memory = 2221.77 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:04, memory = 2221.77 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:04, memory = 2221.77 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:05, memory = 2221.77 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:06, memory = 2221.77 (MB), peak = 2384.65 (MB)
Total wire length = 1022129 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 272040 um.
Total wire length on LAYER met2 = 425502 um.
Total wire length on LAYER met3 = 211634 um.
Total wire length on LAYER met4 = 101545 um.
Total wire length on LAYER met5 = 11407 um.
Total number of vias = 177306.
Up-via summary (total 177306):

-------------------------
 FR_MASTERSLICE         0
            li1     68493
           met1     85238
           met2     18484
           met3      4792
           met4       299
-------------------------
               177306


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:01, memory = 2286.75 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:02, memory = 2428.12 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:02, memory = 2383.74 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:04, memory = 2423.03 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:04, memory = 2262.02 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:05, memory = 2287.26 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:06, memory = 2247.01 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:06, memory = 2335.16 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:07, memory = 2335.16 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:08, memory = 2221.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:00:08, memory = 2221.77 (MB), peak = 2428.12 (MB)
Total wire length = 1022129 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 272040 um.
Total wire length on LAYER met2 = 425502 um.
Total wire length on LAYER met3 = 211634 um.
Total wire length on LAYER met4 = 101545 um.
Total wire length on LAYER met5 = 11407 um.
Total number of vias = 177306.
Up-via summary (total 177306):

-------------------------
 FR_MASTERSLICE         0
            li1     68493
           met1     85238
           met2     18484
           met3      4792
           met4       299
-------------------------
               177306


[INFO DRT-0198] Complete detail routing.
Total wire length = 1022129 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 272040 um.
Total wire length on LAYER met2 = 425502 um.
Total wire length on LAYER met3 = 211634 um.
Total wire length on LAYER met4 = 101545 um.
Total wire length on LAYER met5 = 11407 um.
Total number of vias = 177306.
Up-via summary (total 177306):

-------------------------
 FR_MASTERSLICE         0
            li1     68493
           met1     85238
           met2     18484
           met3      4792
           met4       299
-------------------------
               177306


[INFO DRT-0267] cpu time = 01:40:59, elapsed time = 00:14:30, memory = 2221.77 (MB), peak = 2428.12 (MB)

[INFO DRT-0180] Post processing.
Took 1016 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 20 antenna violations.
[INFO GRT-0015] Inserted 22 diodes.
[WARNING DRT-0120] Large net net1595 has 111 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3016 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 368 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11550 groups.
#scanned instances     = 25880
#unique  instances     = 368
#stdCellGenAp          = 12727
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8664
#stdCellPinNoAp        = 11
#stdCellPinCnt         = 72330
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:52, elapsed time = 00:02:20, memory = 2168.07 (MB), peak = 2428.12 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     206579

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56308.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54352.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 35102.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 10119.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2516.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 314.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2168.07 (MB), peak = 2428.12 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93926 vertical wires in 3 frboxes and 64785 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 16145 vertical wires in 3 frboxes and 19096 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2168.07 (MB), peak = 2428.12 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2168.07 (MB), peak = 2428.12 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2190.63 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2192.67 (MB).
    Completing 30% with 71 violations.
    elapsed time = 00:00:10, memory = 2225.37 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:14, memory = 2191.77 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:16, memory = 2108.60 (MB).
    Completing 60% with 127 violations.
    elapsed time = 00:00:21, memory = 2222.30 (MB).
    Completing 70% with 127 violations.
    elapsed time = 00:00:24, memory = 2190.45 (MB).
    Completing 80% with 165 violations.
    elapsed time = 00:00:27, memory = 2220.39 (MB).
    Completing 90% with 165 violations.
    elapsed time = 00:00:31, memory = 2174.37 (MB).
    Completing 100% with 180 violations.
    elapsed time = 00:00:34, memory = 2104.62 (MB).
[INFO DRT-0199]   Number of violations = 226.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        5     10     10      8      9
Recheck              3     12     21      3      7
Short               18     51     63      2      4
[INFO DRT-0267] cpu time = 00:04:15, elapsed time = 00:00:34, memory = 2226.43 (MB), peak = 2428.12 (MB)
Total wire length = 1022004 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271696 um.
Total wire length on LAYER met2 = 425729 um.
Total wire length on LAYER met3 = 211240 um.
Total wire length on LAYER met4 = 101233 um.
Total wire length on LAYER met5 = 12104 um.
Total number of vias = 177347.
Up-via summary (total 177347):

-------------------------
 FR_MASTERSLICE         0
            li1     68527
           met1     85239
           met2     18483
           met3      4790
           met4       308
-------------------------
               177347


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 226 violations.
    elapsed time = 00:00:03, memory = 2226.43 (MB).
    Completing 20% with 226 violations.
    elapsed time = 00:00:06, memory = 2260.89 (MB).
    Completing 30% with 187 violations.
    elapsed time = 00:00:09, memory = 2227.62 (MB).
    Completing 40% with 187 violations.
    elapsed time = 00:00:14, memory = 2227.62 (MB).
    Completing 50% with 187 violations.
    elapsed time = 00:00:16, memory = 2227.62 (MB).
    Completing 60% with 159 violations.
    elapsed time = 00:00:21, memory = 2227.62 (MB).
    Completing 70% with 159 violations.
    elapsed time = 00:00:23, memory = 2227.62 (MB).
    Completing 80% with 120 violations.
    elapsed time = 00:00:27, memory = 2260.57 (MB).
    Completing 90% with 120 violations.
    elapsed time = 00:00:31, memory = 2227.68 (MB).
    Completing 100% with 94 violations.
    elapsed time = 00:00:33, memory = 2227.68 (MB).
[INFO DRT-0199]   Number of violations = 94.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        5      8      6      4      8
Short                9     13     35      6      0
[INFO DRT-0267] cpu time = 00:04:13, elapsed time = 00:00:33, memory = 2227.68 (MB), peak = 2428.12 (MB)
Total wire length = 1022033 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271704 um.
Total wire length on LAYER met2 = 425715 um.
Total wire length on LAYER met3 = 211246 um.
Total wire length on LAYER met4 = 101237 um.
Total wire length on LAYER met5 = 12128 um.
Total number of vias = 177332.
Up-via summary (total 177332):

-------------------------
 FR_MASTERSLICE         0
            li1     68526
           met1     85231
           met2     18482
           met3      4785
           met4       308
-------------------------
               177332


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 94 violations.
    elapsed time = 00:00:00, memory = 2227.68 (MB).
    Completing 20% with 94 violations.
    elapsed time = 00:00:00, memory = 2227.68 (MB).
    Completing 30% with 90 violations.
    elapsed time = 00:00:00, memory = 2227.68 (MB).
    Completing 40% with 90 violations.
    elapsed time = 00:00:01, memory = 2227.68 (MB).
    Completing 50% with 90 violations.
    elapsed time = 00:00:02, memory = 2227.68 (MB).
    Completing 60% with 84 violations.
    elapsed time = 00:00:02, memory = 2227.68 (MB).
    Completing 70% with 84 violations.
    elapsed time = 00:00:02, memory = 2227.68 (MB).
    Completing 80% with 73 violations.
    elapsed time = 00:00:04, memory = 2227.92 (MB).
    Completing 90% with 73 violations.
    elapsed time = 00:00:05, memory = 2262.39 (MB).
    Completing 100% with 67 violations.
    elapsed time = 00:00:06, memory = 2228.43 (MB).
[INFO DRT-0199]   Number of violations = 67.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        1      1      8      1      5
Short               10      9     27      5      0
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:07, memory = 2228.43 (MB), peak = 2428.12 (MB)
Total wire length = 1021994 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271708 um.
Total wire length on LAYER met2 = 425721 um.
Total wire length on LAYER met3 = 211240 um.
Total wire length on LAYER met4 = 101220 um.
Total wire length on LAYER met5 = 12103 um.
Total number of vias = 177325.
Up-via summary (total 177325):

-------------------------
 FR_MASTERSLICE         0
            li1     68525
           met1     85230
           met2     18483
           met3      4779
           met4       308
-------------------------
               177325


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 67 violations.
    elapsed time = 00:00:00, memory = 2228.43 (MB).
    Completing 20% with 67 violations.
    elapsed time = 00:00:00, memory = 2228.43 (MB).
    Completing 30% with 53 violations.
    elapsed time = 00:00:01, memory = 2228.43 (MB).
    Completing 40% with 53 violations.
    elapsed time = 00:00:01, memory = 2228.43 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:05, memory = 2228.43 (MB).
    Completing 60% with 38 violations.
    elapsed time = 00:00:05, memory = 2228.43 (MB).
    Completing 70% with 38 violations.
    elapsed time = 00:00:05, memory = 2228.43 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:06, memory = 2228.43 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:06, memory = 2228.43 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:07, memory = 2228.43 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:08, memory = 2228.43 (MB), peak = 2428.12 (MB)
Total wire length = 1021988 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271776 um.
Total wire length on LAYER met2 = 425706 um.
Total wire length on LAYER met3 = 211152 um.
Total wire length on LAYER met4 = 101252 um.
Total wire length on LAYER met5 = 12099 um.
Total number of vias = 177378.
Up-via summary (total 177378):

-------------------------
 FR_MASTERSLICE         0
            li1     68525
           met1     85262
           met2     18499
           met3      4782
           met4       310
-------------------------
               177378


[INFO DRT-0198] Complete detail routing.
Total wire length = 1021988 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271776 um.
Total wire length on LAYER met2 = 425706 um.
Total wire length on LAYER met3 = 211152 um.
Total wire length on LAYER met4 = 101252 um.
Total wire length on LAYER met5 = 12099 um.
Total number of vias = 177378.
Up-via summary (total 177378):

-------------------------
 FR_MASTERSLICE         0
            li1     68525
           met1     85262
           met2     18499
           met3      4782
           met4       310
-------------------------
               177378


[INFO DRT-0267] cpu time = 00:09:38, elapsed time = 00:01:23, memory = 2228.43 (MB), peak = 2428.12 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 11 diodes.
[WARNING DRT-0120] Large net net1595 has 111 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3016 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 368 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11551 groups.
#scanned instances     = 25891
#unique  instances     = 368
#stdCellGenAp          = 12727
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8664
#stdCellPinNoAp        = 11
#stdCellPinCnt         = 72330
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:59, elapsed time = 00:02:21, memory = 2228.65 (MB), peak = 2428.12 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     206594

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56312.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54356.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 35102.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 10119.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2516.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 314.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2228.65 (MB), peak = 2428.12 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93930 vertical wires in 3 frboxes and 64789 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 16017 vertical wires in 3 frboxes and 18976 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2228.65 (MB), peak = 2428.12 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2228.65 (MB), peak = 2428.12 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2228.65 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2228.65 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:09, memory = 2264.82 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:14, memory = 2266.08 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:15, memory = 2266.08 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:20, memory = 2266.59 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:23, memory = 2266.84 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:26, memory = 2311.74 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:30, memory = 2311.74 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:32, memory = 2311.74 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met5
Metal Spacing        0      2
Short                1      0
[INFO DRT-0267] cpu time = 00:04:01, elapsed time = 00:00:32, memory = 2315.05 (MB), peak = 2428.12 (MB)
Total wire length = 1022002 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271791 um.
Total wire length on LAYER met2 = 425707 um.
Total wire length on LAYER met3 = 211143 um.
Total wire length on LAYER met4 = 101246 um.
Total wire length on LAYER met5 = 12113 um.
Total number of vias = 177386.
Up-via summary (total 177386):

-------------------------
 FR_MASTERSLICE         0
            li1     68539
           met1     85262
           met2     18497
           met3      4780
           met4       308
-------------------------
               177386


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:03, memory = 2315.05 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:06, memory = 2349.82 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:09, memory = 2315.85 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:14, memory = 2315.85 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:15, memory = 2315.85 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:20, memory = 2307.45 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:23, memory = 2307.48 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:26, memory = 2340.71 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:30, memory = 2307.69 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:32, memory = 2307.69 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met5
Metal Spacing        0      5
Short                1      0
[INFO DRT-0267] cpu time = 00:04:05, elapsed time = 00:00:32, memory = 2307.69 (MB), peak = 2428.12 (MB)
Total wire length = 1022021 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271790 um.
Total wire length on LAYER met2 = 425707 um.
Total wire length on LAYER met3 = 211144 um.
Total wire length on LAYER met4 = 101246 um.
Total wire length on LAYER met5 = 12132 um.
Total number of vias = 177387.
Up-via summary (total 177387):

-------------------------
 FR_MASTERSLICE         0
            li1     68540
           met1     85262
           met2     18497
           met3      4780
           met4       308
-------------------------
               177387


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 2307.69 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 2307.69 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 2307.69 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 2307.69 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 2307.69 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:01, memory = 2307.69 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:01, memory = 2307.69 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 2307.69 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 2307.69 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:02, memory = 2307.79 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met5
Metal Spacing        0      2
Short                2      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2307.79 (MB), peak = 2428.12 (MB)
Total wire length = 1022003 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271791 um.
Total wire length on LAYER met2 = 425707 um.
Total wire length on LAYER met3 = 211143 um.
Total wire length on LAYER met4 = 101246 um.
Total wire length on LAYER met5 = 12113 um.
Total number of vias = 177385.
Up-via summary (total 177385):

-------------------------
 FR_MASTERSLICE         0
            li1     68538
           met1     85262
           met2     18497
           met3      4780
           met4       308
-------------------------
               177385


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:02, memory = 2334.51 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:03, memory = 2334.51 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:04, memory = 2340.79 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:05, memory = 2340.79 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:06, memory = 2340.79 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:08, memory = 2400.87 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:09, memory = 2427.93 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:11, memory = 2587.88 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:13, memory = 2852.90 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:16, memory = 2892.60 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:57, elapsed time = 00:00:16, memory = 2892.60 (MB), peak = 2892.60 (MB)
Total wire length = 1021999 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271798 um.
Total wire length on LAYER met2 = 425714 um.
Total wire length on LAYER met3 = 211143 um.
Total wire length on LAYER met4 = 101243 um.
Total wire length on LAYER met5 = 12100 um.
Total number of vias = 177388.
Up-via summary (total 177388):

-------------------------
 FR_MASTERSLICE         0
            li1     68539
           met1     85264
           met2     18497
           met3      4780
           met4       308
-------------------------
               177388


[INFO DRT-0198] Complete detail routing.
Total wire length = 1021999 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271798 um.
Total wire length on LAYER met2 = 425714 um.
Total wire length on LAYER met3 = 211143 um.
Total wire length on LAYER met4 = 101243 um.
Total wire length on LAYER met5 = 12100 um.
Total number of vias = 177388.
Up-via summary (total 177388):

-------------------------
 FR_MASTERSLICE         0
            li1     68539
           met1     85264
           met2     18497
           met3      4780
           met4       308
-------------------------
               177388


[INFO DRT-0267] cpu time = 00:10:10, elapsed time = 00:01:24, memory = 2892.60 (MB), peak = 2892.60 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 25:36.30[h:]min:sec. CPU time: user 10881.56 sys 8.02 (708%). Peak memory: 2962024KB.
