.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000010000000000010
000010110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000010000000000010
000100010000000000
000000011000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000111110
000000000000010000
001100111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000001111000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000111100
001110000000000000
000010010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000100110000100000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000011000000010
000000001001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000001000000
000100000000000000
000000000000011000
100000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000001010000000000

.io_tile 11 0
000001110000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010001
000000000001110000
001000000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
010000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
011000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000100000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000010000000000000000001000000000000000100000000
000010000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000100000000110100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001001000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000

.ramb_tile 3 1
000000000010001111100000001000000000000000
000000000000000111100000001001001000000000
111000000000001111100111010101000000000000
000000000000000111000111100101101000100000
110000000000001111100110101000000000000000
010000000000001011000000000101000000000000
000000000000001111100110101000000000000000
000000000000001111100000000001000000000000
000000000101000000000000001000000000000000
000000000000110000000010010001000000000000
000000000000000000000000001101100000000000
000000000000000000000000000101100000100000
000000000000000000000000000000000000000000
000010000000000000000000000101000000000000
110000000000000011100000001000000000000000
110000000000000000100000001001000000000000

.logic_tile 4 1
000000000000000000000000000000011010101000000000000000
000000000000000000000000001011000000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000001100000010000000000
000000000000000111000000001101001010010000100000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000101100000000000000100000000
100000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000110100000000000000000100100000000
000000000000000000000000000000001111000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000101111000101000000000000000
000000000000000000000000000000100000101000000001000000
111000000000000101100010101000000000000000000100000000
000000000000000000100100001001000000000010000000000000
110010100110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000110000000000001000000100100000000
000000000000000101000000000000001101000000000000000001
000000000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000010000000

.logic_tile 7 1
000000000110000101100110100000000001000000100100000000
000000000001001101000000000000001000000000000010000000
111000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000001010000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000011100000000001000000000000000100000000
000000000000000000000000000000000000000001000010000000
000100000000000000000000000000011100101000000000000000
000000000000000000000000001101000000010100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000111100000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001110000000010000000
000000000000000000000000000000011010110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 9 1
100000101000000000000111100000000000000000000000000000
000001001010000000000110000000000000000000000000000000
001000000000000101100000001101111101000110100101000000
101000000000000000100000001111111000000110010000000000
010010101010000011100111000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000101000010000000011110101000000000000000
000000000000000000100000001011010000010100000000000000
000000000110000101100011100000000000000000000000000000
000010100000010000000111110000000000000000000000000000
000000000000000000000000010011001000000100000000000000
000000000000000000000011011001111100011100000000000000
000000000000000101000000000001011110000001010000000000
000000000000000000000000001001101110000110000000000000
000000000000000001100110010101111111000110100100000000
000000000000000001000010000101001000001001100000000000

.ramb_tile 10 1
000001000000000111100111110000000000000000
000010000000000000100111110101001110000000
111000000000001111100000000001100000000000
000000000000001011100011110101101001000000
010000000000100111100011101000000000000000
010000000000001111000000000101000000000000
000000000000001111000011101000000000000000
000000000000000111100100000001000000000000
000001000110000000000000001000000000000000
000010000000000000000000001101000000000000
000000000000000000000000001111100000000000
000000000000000000000000000101000000000000
000000000000000111100000000000000000000000
000010000000000000100000001101000000000000
010000000000000111100000000000000000000000
010000000000000000000000000001000000000000

.logic_tile 11 1
000000001000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000010001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000001011011010001001000000000000
000000000000001101000000000111001000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001111111000010000110000000000
000000000000000000000000000111001110000000100000000000
000000000000000000000000000101100000000000000000000000
000000000000001011000000000000000000000001000000000000
000000000000000101000000000000000000000000000000000000
000000001000000011100000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000001
110000000000000000000000010000000001000000100100000000
100000000000000000000010100000001011000000000000000001
000000000000000000000110000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000010000000
000000000000000000000000000000001110000100000100000000
000000001110000000000000000000010000000000000000000100
000000000000001000000110010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
110010100000010001100000000000000000000000100100000000
000001000000100000000000000000001011000000000000000000

.ramt_tile 3 2
000000010000010000000000000000000001000000
000000000000001111000010001001001010000000
101010010000000000000011111011000001000000
000001000000001111000011011111101001010000
010000000000000000000111101000000000000000
110000000000000000000111111111000000000000
000000000000000111000000000000000000000000
000000001100000000000011111111000000000000
000000000000000000000000010000000000000000
000000000000000000000010010001000000000000
000010000001010000000000000001100000000000
000001000000100000000000001101100000100000
000000000000000000000000001000000000000000
000000000000000000000011110001000000000000
110000000000000011100011101000000000000000
110000000000000000000110001101000000000000

.logic_tile 4 2
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
111000000000000000000000010000000000000000000100000000
000000001100000000000010011101000000000010000000000100
010000000000001000000000010000001010000100000100000000
000000000000000111000010010000000000000000000000000100
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000010100001100000000000001000000000
000000000000000000000110000000000000000000000000001000
101000000000000001000110010000000000000000001000000000
000000000001010000100010000000001001000000000000000000
010001000000000000000000000000001000001100111110000000
010000000000000000000000000000001101110011000011100001
000000000000001000000000000000001000001100111110000000
000000000000000001000000000000001101110011000011100001
000000000000000000000110010101101000001100111110000001
000000000000000000000010000000000000110011000010000100
000000000110000001100000000000001001001100111110000001
000000000000000000000000000000001100110011000010000001
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001001110011000010000100
110000000000000000000000000000001001001100111110000001
000000000000000000000000000000001001110011000001000001

.logic_tile 6 2
000000000100001000000110000001100000000000000100000000
000000100000000111000000000000000000000001000001000000
111000000000000101000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
110000000000100001100000000000011110000100000100000000
100010100000010000000000000000010000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000001010001000000000010000000000000000100101000000
000000000001000001000010010000001100000000000000000000
000001000000000001100000000101000000000000000100000000
000010100000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000000000000000000000011000000000000000000100000000
000000000000000000000010000011000000000010000000000000

.logic_tile 7 2
000000000110001000000110010000000001000000100100000000
000010100000001111000010000000001110000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000001000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000110100111000000000000000100000000
000000001000000000000000000000100000000001000000000001
111000000000000101100000010000000001000000100100000001
000000000000000000000010100000001000000000000000000000
010000000000000000000000010101000000000000000100000000
000000000000000000000010100000100000000001000000000000
000000000000001000000000000000000001000000100110000000
000000000000001101000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010

.logic_tile 9 2
000000000000100000000000000111100000000000000100000000
000000000001010000000000000000000000000001000000000000
101010000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000001000111000000010000011010000100000100000000
000000100000100000000010000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000000001000001011000000000000000000000000000000000000
000000000110000000000000000000001010000100000100000000
000010100001000000000000000000010000000000000000000000
000000000001010000000010001111001010000110000000000000
000000000000000000000100001011001110000101000000000000
000001000000000101000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000

.ramt_tile 10 2
000000010000000000000111110000000001000000
000000001100000000000111111101001110000000
101000110000000000000000001011100000000000
000000000000001111000000001101001111000000
110000000110000000000011110000000000000000
010000000000000000000011101001000000000000
000000000000001111100111111000000000000000
000000000000001111100011100101000000000000
000010100000000000000000011000000000000000
000001000000000000000011000101000000000000
000000000000000000000000000101100000000000
000000000010001001000000001001100000000000
000010100110000111100000000000000000000000
000001000000000000100010000111000000000000
010000000000000001000000000000000000000000
010000000000000000000000001101000000000000

.logic_tile 11 2
100000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000101000000001111101010010111100100000000
101000000000000000100011111011111011000010000000000000
110000000000000111000010101001111101010111000100000000
010000000000000000000010110101011001000011000001000000
000000000001000101000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000001100000011000001100101000000000000000
000000000000000000000011000011000000010100000000000000
000000000000000000000111000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000000000000001111000010000000
000000000000000000000000000000001110001111000000100000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
100000000100001111100000011111111011000110100100000000
000000000000000111000010000101101101000110010001000000
001000000000000000000111101111111111010010100000000000
101000000000001111000100001011101001000001000000000000
110000000000100001000111101001111100000010100000000000
110000000000000000000000000001101101001001000000000000
000000000000001001100010010001001011000110100100000000
000000000000000111000011100011011110000110010001000000
000000000000000001100000000000000000000000000000000000
000000000000010000000010010000000000000000000000000000
000000000000000101100010001101101111000010000000000000
000000000000000000000010001001101101000111000000000000
000000000010000101000010000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000010100000000101000010011011101000000110000100000001
000001000000000001000111001101111000000111010000000000

.ramb_tile 3 3
010000000000001000000000000000000001000000
001000001000001001000000001111001000000000
111000000001010000000000001001000001000000
000000000000101111000000000011001111000001
110000000010000000000110100000000000000000
011000000000000000000100000111000000000000
000000000000001011100111100000000000000000
001000001110000111100100001111000000000000
000000000000001000000000000000000000000000
001000000100100111000010000011000000000000
000000000000010011100111001101000000000000
001000000000100000000100000101100000000000
000000000000000011100111001000000000000000
001000001001010000100110111101000000000000
010000000000000000000000001000000000000000
111000001100000000000010111011000000000000

.logic_tile 4 3
000000000001010000000110000111000000000000001000000000
000000000000100000000100000000100000000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000000000000000010101001000001100111000000000
000010000000000000000010010000100000110011000000000000
000000000001011001100110000000001000001100111000000000
000000000000101001100100000000001001110011000000000001
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000100000000000000000000101101000001100111000000000
000001000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000100100000000010100000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 5 3
000000000000000000000000000111001000001100111100000001
000000000000000000000011100000000000110011000001110001
101000101100000000000000000000001000001100110100000001
000001000000000000000000000000001100110011000001000000
010000000000000000000000000000000000000000000000000000
010010000000000000000010110000000000000000000000000000
000001000010000000000000000111000000001100110110000001
000000100000000000000000001101100000110011000001000100
000000001000000001100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000001000000000000000010100000000000000000100101000000
000000000000000000000010100000001111000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000000000000000001000000100110000000
000000000001000000000000000000001010000000000000000000
000000001010000101000010100000001000000100000100000000
000000000000000000000010100000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000010000000011010000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000100000000001000000000000

.logic_tile 7 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010001000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000001011101010101001010100000000
000000001110000000000000000111100000101010100010000000
000000000110000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 8 3
000000000000101000000000000001100000000000001000000000
000000001011011001000011110000000000000000000000001000
101000000000000001100000000111100001000000001000000000
000000000000000000000000000000101101000000000000000000
010000000000000000000000010011101000001100110100000000
010000100000000000000011101011100000110011001000000100
000000000000001000000000000000000000010110100000000000
000000000000001001000000001101000000101001010000000010
000000000000000000000000010101101010000011110000000000
000000000000000000000010000001010000101011110000100010
000000000000000000000010001000000000010110100100000000
000000000000000000000000000001000000101001010000000001
000000000100000000000000000101111000000000000000000100
000000000000000000000000001011001000000001000000000000
110000000000000111100110001000011111001100110100000100
110000000000000000000000000001011101110011001000000000

.logic_tile 9 3
100000000110100000000000010000000000000000000000000000
000000000001000111000011110000000000000000000000000000
101000000000000000000000010001000000000000000000000000
101010000000010000000011110111000000010110100001000100
110000001010000111000111110000000000001111000000000000
010000001010000000100011110000001000001111000000000000
000000000000000111100000000101101010000010100100000000
000000000000000000100000001011000000000000000000000000
000000001000000101000011110000001110000100000000000000
000000000000000000000110000000010000000000000000000000
000010000000000000000010000001101010000010000100000000
000000000000000000000100000000111011000010000000000000
000000000000000001100000010000000000011111100000000000
000000000001010001000010011101001010101111010010000000
000000000000000000000000000001011001000010000000000000
000001000000000000000000000011111101000011010000100000

.ramb_tile 10 3
010000000000010000000000001000000000000000
001000000000000000000011000011001101000000
111000000000000000000011101001000000000000
000000000000000111000100001011101011000000
110000000001000111100000011000000000000000
111000000001100000100011110111000000000000
000000000000000111000111100000000000000000
001000000000000000100000000011000000000000
000010100110000011100000010000000000000000
001001000000000000100011110101000000000000
000000000000101000000111001101100000000000
001000000001010011000000001001100000000000
000000000000000000000011101000000000000000
001000000000000000000100000101000000000000
010000000001000011100000001000000000000000
011000000000000000000010001111000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000101100000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000001101111000110000000000000
000000001110000000000000001111001010000101000000000000
000001000000000001000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000011101110100000000000000000000000000000000000000000
000000000000000000000000001111111100010010100000000000
000000000000000000000011100101011110000001000000000000
000000000000000000000111000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000011000
000010000000000000
000001010000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000010110010
000000000001010000
000010000000000000
000000110000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000001000000111100000011100000100000100000000
001000000000001111000000000000000000000000000000000000
111010000001011111100000000001001010100010000000000000
000001001100101111000000000011001101001000100000000000
010000000000000101000000010011000000000000000000000000
001000000000000000100011000000100000000001000000000000
000010000000000000000000000000000000000000100100000000
001001000000001101000000000000001011000000000000000000
000000000000000011100010100001000001100000010000000001
001000000000000000100100000111101110000110000000000000
000000000000000001000111001001111100100110000000000000
001000000000000000000010110001011110011000100000000000
000000000000000001100000001000000000000000000000000000
001000000000001101000000000111000000000010000000000000
000000000001010101000000001001111101100010110000000000
001000000000100000100000001011011010101001110000000000

.ramt_tile 3 4
000000010001000000000111110000000000000000
000001000000000011000111010001001010000000
101000010000000111100111101011000000000000
000000100000000000000100001001101001000000
010000100001000111100010000000000000000000
010010000000000000100100001101000000000000
000001000001000011100000010000000000000000
000010000000000000000011101011000000000000
000010001110000000000010000000000000000000
000000000000001111000110000011000000000000
000000000001000000000000001011100000000000
000000000000000001000000001101000000000000
000000100000100111100000000000000000000000
000000000011000000000000000111000000000000
010000000001010000000000001000000000000000
110000000000100000000000000001000000000000

.logic_tile 4 4
010000000001000001100000000101001000001100111000000000
001000000000000000100011100000000000110011000000010000
111000000000000000000010110000001000001100111000000000
000000000000000000000011110000001000110011000000000000
010000000000001000000000010000001000111100001000000000
001000000000001001000011110000000000111100000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000010100000001011000000000000000100
000000000000000001100000001001101111110011000000000000
001000000000000000000000001011101100000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000001000010000000010000000000000000000000
000000000000001000000000001011011010110011000000000000
001000000000000001000000001111011001000000000000000000
000010000000000000000010000000000000000000000000000000
001001000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000010110000000000000000000000000000
001000000000000000000010000000000000000000000000000000
101001000000000000000000001101101011110011000000000000
000000000000000000000000000011011110000000000000000000
110000001100000000000011100000000000001111000111000000
011000000000000000000000000000001001001111000000000011
000000000000100111000000000001000000001100110000000000
001000000000000000000000000000101001110011000000000000
000001000000000000000110000000000000000010000010100001
001010101000000000000010010000000000000000000011000011
000000000000000001100000000000000000000000000000000000
001000001110000000100000000000000000000000000000000000
000000000000100001000000010111001101100010000000000000
001000000001010000000010010111111110000100010000000000
110000000000001001000000000000000000000000000000000000
001010000000001001000000000000000000000000000000000000

.logic_tile 6 4
010011100000000000000000010000000000000000000000000000
001010100000000000000011100000000000000000000000000000
101000000101010000000000000001001100110000110010100000
000010000000000000000000001111111011110001110000000100
000001001110000000000000000000000000000000100100000001
001010100000000000000011110000001001000000000000000000
000001000100010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010111001010000000100000000001
001000000000000000000010001011111001000000000011000100
000001000000000000000000000000000000000000000000000000
001000000100010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
110010100101010000000000000000000000000000000000000000
001000000100010000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000001000000100110000000
001000100000001101000010110000001110000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000001110000000000000000001000000000000000100000010
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000001010000000000001111000000000010000010000000
000000001100000101000010100000000000000000000000000000
001000100000000000100100000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101010100000000001100000000000000001000000100100000000
000001000000000000100000000000001000000000000001100000
000000000000000000000110000000000000000000100100000000
001000000000000000000100000000001011000000000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001111001110001000000
001000000000000000000000001111001101110110110000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
001001000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000001010000000000000000000001000000001000000000
001000000001110000000000000000001000000000000000001000
101010000000001000000000000000000001000000001000000000
000001000010000001000000000000001011000000000000000000
010000000001010000000110111101001000000001011100000000
111000000000000000000110001101100000010100000000000000
000000000000000000000110010101101000000001010100000000
001100001000000000000010001011100000101000000000000000
000000000110000000000110001000000000010110100100000000
001000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000110001101100001001001000100000000
001000100001000000000000001101101000010000100000000000
110000000001000011000000001001101110011111110000000100
111000000000000000000000001101011011111111110000000000

.ramt_tile 10 4
000000010001010000000011110000000001000000
000000100000100000000011110111001001000000
101000010000101111000011111001100000000000
000001000001011111000011110101001010000000
010000001000000000000111101000000000000000
110000000000001111000000000101000000000000
000000000000000011100111101000000000000000
000000001000101111100000000001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
000000100000001000000000000011100000000000
000000000000001001000000001001000000000000
000010100000100111100000000000000000000000
000001000000010000000000001001000000000000
110000000000010111100000001000000000000000
110000000000100000000000001001000000000000

.logic_tile 11 4
010000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000001000000100110000000
001000000000000000000010000000001100000000000011000110
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
001000000000000000000000001011000000000010000010000010
000000000000000000000010110000000001000000100100000001
001000000000000000000011110000001110000000000010000010
000000000000000000000000000001000000000000000100000100
001000000000000101000000000000100000000001000010000111
000000000000000000000000000111100000000000000111000001
001000000000000000000000000000100000000001000010000010
110000000000000101000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 2 5
010000000000000000000111101001011011100000000000000000
001000000000000000000010111101101010000000100000100000
111010000000000000000010100000001100000100000110000000
000001000000001101000111100000000000000000000000000111
010010100000000101000111000000000000000000100101000000
111000000000000000100011100000001010000000000010000011
000000000000001101000010100001111101100010010000000000
001000000000000101000010111101101101000110010010000000
000010101100001000000000000000000000000000100100000001
001000000000000011000000000000001001000000000010100010
000000001100001001000110000000011110000011110100000001
001000000000000001000000000000000000000011110010100010
000000000000000001000000001011111010110011000000000100
001000000000000000000000000001011110000000000000000000
110000000000000001100000000000000001000000100101000000
001000000000000000000000000000001001000000000010000011

.ramb_tile 3 5
010000000010000000000000001000000000000000
001000000000000000000000000101001010000000
111000000000011000000110100111000000000000
000000000000100101000000001101101111000000
110000000000000101100111111000000000000000
011000001100000000000010100001000000000000
000000000000000101100000001000000000000000
001000000000000000000000001111000000000000
000000000000011000000000000000000000000000
001000000000001001000010011101000000000000
000000000000001000000000000011000000000000
001000000000000111000000000111000000000100
000000000000101000000110011000000000000000
001000000000010111000111100011000000000000
110000000000000111000000001000000000000000
111000001110000000000011111001000000000000

.logic_tile 4 5
010000000000000000000000001111111110000000010000000000
001000000000001011000010101011101000000001000000000000
111000000000000111100000001101011011000000000000000000
000000000000000000100010100111111000000100000000000000
010000000000000000000010110000000000000000000000000000
101000000000000000000110010000000000000000000000000000
000000000000000101000011100011100000000000000100000010
001000000000100000000100000000000000000001000000000000
000000000000000000000111110101000000011001100010000000
001000001110000000000111100000101101011001100000000000
000000000000000000000010000111000000000000000100000000
001000000000000101000010000000100000000001000010000000
000000000000000000000010100000000001000000100000000000
001000000000000000000000000000001010000000000000000000
000000000000001000000000001001101000000000010000000000
001000001100100001000011111011111101000001000000000000

.logic_tile 5 5
010000000110000101000000000001011011100000000000000000
001000101110001101000000000000011100100000000000000000
111000000000000000000011100000001110000100000100000001
000000000000000000000000000000000000000000000000000000
010011000000000101000000000011000000000000000000000000
101001000000000000100000000000100000000001000000000000
000000000000000101000000000001000000000000000100000000
001000000000000000100010100000000000000001000010000000
000010101000010000000010100000000001000000100100000001
001001000001100000000100000000001010000000000000000000
000000000000001000000000010000011100000100000110000000
001000000000001001000010100000010000000000000000000000
000001000001010101100000000000000000000000100110000000
001010001100000000000000000000001010000000000000000000
000000000000000000000000001000000000000000000100000000
001000001100000000000000001001000000000010000000000010

.logic_tile 6 5
010001000110000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
110000001110100001100000000000000000000000000000000000
001010101101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000110110101000010100000000000000000000000000000
001000101011110000100100000000000000000000000000000000
000000000000000000000000010011100000000000000100000000
001000000000000000000010000000100000000001000000000000
000001001000100000000000000011000000000000000100000000
001000100000010000000000000000100000000001000000000000
110000000000000000000000000101000000000000000100000000
001000000000010000000000000000000000000001000000000000

.logic_tile 7 5
010000001110000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000
111000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
001000000000000000000000000000001011000000000000000000
000000000000000000000110100000011100000100000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001010100101010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010001000000100000000000000000000000000000000000000000
001000000001011111000011110000000000000000000000000000
101000000000000000000000001111011111101000000000000000
000000000000000111000011100101101111100000010000000000
010000000001000000000110000000000000000000100100000000
011000000000100000000010110000001000000000000000000000
000000000000001011100010101111011010010000100000000000
001000000000001011000111100101111111010100000000000000
000000000000000001100000011000011010001111010000000000
001000000000000000000011010001011101001111100000100000
000000000100001111000000000000000001000000100100000000
001000000000000011100000000000001100000000000000000000
000000000000000000000010011000000000000000000100000000
001000000000000000000010000011000000000010000000000000
010000000000000001100000010101011000101000110000000000
111000000000000000000010000011111011111100110000100000

.logic_tile 9 5
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001001000000000000001000
001000000000000111000000010000000001000000001000000000
000000001010000000000010000000001010000000000000000000
000011100110000000000000010101001000001100110100000000
001011000000000000000010000000100000110011000000000000
000000000000001111000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000001001000000000000000001101100000001100110100000000
001010001011000000000000001001000000110011000000000000
000000000000001000000000000011111001111000110000000000
001000000000000001000000001101011000110001110010000000
000000100000000000000000001000000000010110100100000000
001001100000000000000000001001000000101001010000000000
010000001111000000000000000000011001100000000000000010
111000000000000000000000001101011010010000000010000000

.ramb_tile 10 5
010010001000000111100000010000000000000000
001001000000000000100011110101001001000000
111000100001001111100011111011100000000000
000000000000001011100111101001101000001000
010000000001010111000111101000000000000000
111000001110100000100100000101000000000000
000000000001001011100011001000000000000000
001001001000001111000111010101000000000000
000010001000010000000000001000000000000000
001001001100100000000000001001000000000000
000000100000000000000000011111000000000000
001000000000100000000011110001000000000001
000010100000000001000000001000000000000000
001001001110000000000000001101000000000000
010000000001000000000000001000000000000000
011000000000000000000000001101000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000011100000000000000100000000
000000001010000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000100000000000000000010000000000000000000000000000
001000000000000001000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000010110101000000000000001000000000
000000000000000000000010010000100000000000000000001000
000000000000000000000000000000001001001100111000000000
000000000000000101000000000000011010110011000000000000
000000000000000001100000010001001000001100111000000000
000000000000000101100010010000100000110011000000000000
000000000000001000000110000000001000001100111000000000
000000000000001001000110100000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 2 6
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000101000010100001011010001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000100000000000000101101000001100111000000000
000000000001000000000000000000000000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000001000000110000000001000001100111000000000
000000000000001001000100000000001100110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000001001000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010010000001001110011000000000000

.ramt_tile 3 6
000000011100001111000000000000000001000000
000000000000000011000010011001001011000000
101000010000001000000000010011100000000000
000000000000000111000010010111101000000100
110000000000001001000010000000000000000000
110000000000001011000000001101000000000000
000000000000000000000111010000000000000000
000000000000000000000111001011000000000000
000000000000000000000010000000000000000000
000000000000000000000000000001000000000000
000000000000000000000000000001100000000000
000000000000000000000010000101100000000100
000000000000000000000111000000000000000000
000000000000000001000100000101000000000000
010000000000000000000000001000000000000000
010000000000000000000000001101000000000000

.logic_tile 4 6
000000000000001000000011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
101000000000000000000010100000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000011000000000011001001011101111000100000001
000000000000000111000010001001001011001111001010000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101101011011111110000000000
000000000000000000000000001101001110111111110000000000
110000000001010111000000000001101110000110100000000000
000000000000000000100000001001001100000100000000000000

.logic_tile 5 6
000000000000001000000000010011100000000000000100000000
000000000000000001000011010000000000000001000000000000
111000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
110001000000000001000000000000000000000000000000000000
000000100000010000100000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000111000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000001100101000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
101000000101010000000000000001000000000000000100000010
000000000100000000000000000000000000000001000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000100
000000000000000000000000000000010000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000010000000010000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000001000111100000010000001110000100000100000000
000000000000010000000010100000010000000000000000000000
101000000000000000000111001011101010111100010000000000
000000000000000000000100001101101110101000100000000000
110000000000001011100000001011011011101000010000000000
110000000000001111000011110111011100101010110000000000
000000000000000101000000000000001000000001010010000001
000000000000000111100010000001010000000010100000000000
000000000000000001100000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000001000010000101000000000010000000000000
000000000000001000000110000000001010000100000100000000
000000000000000001000111010000000000000000000000000000
010000000000000001100000000000000000000000000100000000
110000000000000000000000001101000000000010000000000000

.logic_tile 9 6
000000000001000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000101
000000000000000000000000001011000000000010000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000100000000000000000000001010000000000000000001

.ramt_tile 10 6
000000010000000000000111110000000001000000
000000001100000000000111111101001100000000
101000010000000000000000000001100000000000
000000000000101111000011101001101110001000
110000000110001111100011100000000000000000
010000000000000011100000000101000000000000
000000000000001001000111011000000000000000
000000000000001111000011111101000000000000
000000000000000000000000010000000000000000
000000000000000000000011111001000000000000
000000000000000000000000001101100000000000
000000000000000001000000000101100000000001
000000000000001000000000001000000000000000
000000000000000011000000000101000000000000
010000000000000000000000000000000000000000
010000000000000000000000000101000000000000

.logic_tile 11 6
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000001000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000100101000000000101001000001100111000000000
000000000001011111000010100000100000110011000000010000
000000000000000101000010100000001000111100001000000000
000000000000000101000010100000000000111100000000000000
000000000000000111100000001101111100100110000000000000
000000000000000000100011101001001001100100010000000000
000000000000001001100110010101111011100000000000000000
000000000000000011000011011011011111000000000000000000
000000000000100000000110100111011110000000100000000000
000000000001010000000011110111001010100000000000000000
000000000000001001000000001001111101100010000000000000
000000000000000001000010000001011011001000100000000000
000000000000001001100000011001001110100000000000000000
000000000000000001000010000011011000000100000000000000
000000000000000000000000011001101101110011000000000000
000000000000001111000010000011111001100001000000000000

.logic_tile 2 7
000000000000001101000011110000001000001100111000100000
000000000000001111000011010000001001110011000000010000
000000000000000011100111010000001000001100110000100000
000000000000000111100110000000001001110011000000000000
000010000000100011100010100001101111100010000000000000
000000000101001101100010100011101010000100010000000000
000000000000001101000010111111001011001100110000000000
000000000000001011000011110101101100000000000000000000
000000001110000001100000000101101010110011000000000000
000001000000000001000010001101111000000000000000000000
000000000000000001000000000011001010110011000000000000
000000000000001111000000000011101000000000000000000000
000000001100001000000110011001101011000100000000000000
000000000000000001000110000011001011100000000000000000
000010000000001000000000001001111000100000000000000000
000001000000000001000000000111101111000000000000000000

.ramb_tile 3 7
000000001100001000000000000000000001000000
000000000000001111000000001101001011000000
111000000000111011100011101111000000000000
000000000000001111100000000001101110100000
110000000000100011100111010000000000000000
010000000001010000000011110101000000000000
000000000100000001000111100000000000000000
000000000000000000100100001011000000000000
000000000000000000000010001000000000000000
000000000000000000000110000101000000000000
000000000000000000000000000111000000000000
000000000000000000000000001101000000000000
000000000000001111000010100000000000000000
000000000000000111000100000001000000000000
010000000000000000000000001000000000000000
010000000000000000000000001001000000000000

.logic_tile 4 7
000010100000000000000110101011011100000001000000000000
000000000000000000000100000001001100010010100000000010
101000000000000111100000011001111011010000110000000000
000000000000001111100011100001101010000000100000000010
000000000000001101000010110011101010101001010100000000
000000000000000011100110000101111011111001011000000011
000010101100000101100000010000000000000000000000000000
000001000000001111000011010000000000000000000000000000
000000000000000101000000000111000000000000000100000000
000000000000000001100000000000100000000001000000000000
000000000000000001000010100000000000001001000000000001
000000001110000000000000000101001001000110000010100000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110010100000000101000000001001111111000001010010000000
000001000000000000100000000001001011001001000000000000

.logic_tile 5 7
100000000000001000000000001011111001010111000100000001
000000000001000111000011101101101111000011000000000000
101011000000000111100111001001000000000000000000000001
101001000000000000000100000101101011001001000000000000
110000000000001101100000010000000000000000000000000000
010000000010001101100010100000000000000000000000000000
000000000000001000000110011011101111001000010000000000
000000000000010101000011101001011011100001000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000111100110100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000000111000001001010000000100000000000
000000001110000000000000001111001010100000110000000000

.logic_tile 6 7
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000000000001000000001000000000
000000001100000011000000000000001110000000000000000000
000000001100000000000000000000001000001100111000000000
000000000001000000000000000000001101110011000000000000
000000000000000000000000000001101000111100001000000000
000000000100000000000000000000000000111100000000000000
000001001110000000000000010000000000000000001000000000
000010100000000000000010100000001111000000000000000000
000000000000001101100000010011101000001100111000000000
000000001010000101000010100000000000110011000000000000
000000000110000000000110100011101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000010000000000000011101000001100111000000000
000010000000100101000000000000100000110011000000000000

.logic_tile 7 7
000000001010000000000110000101000000000000001000000000
000000000000010000000011110000100000000000000000001000
101000000000000000000110000001100000000000001000000000
000000000000001101000000000000000000000000000000000000
010000000110000000000000000000001000001100111110000001
010000000000000000000010110000001101110011000001100101
000000000000000001100000000000001000001100111110000000
000010100000000000000000000000001001110011000011100000
000000000000000000000000010000001001001100111110000100
000000000000000000000010000000001100110011000010000100
000000000000001000000000010101101000001100111100000101
000000000001010001000010000000000000110011000000000100
000000000000000000000000000000001001001100111110000100
000000000000000000000000000000001101110011000001100100
110000000000000000000000000000001001001100111100000101
000010000000000000000000000000001001110011000010000110

.logic_tile 8 7
000000000001000000000011100111000000000000000100000010
000000000000100000000100000000000000000001000000000000
101001000000000101000000000000000000001111000000000001
000010100000000000100000000000001001001111000000000000
110000000000000000000000000000000000000000000000000000
010001001010000000000000000000000000000000000000000000
000010100110000011100000000000001110000100000100000000
000001000000000000100000000000000000000000000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000011011000011000000000000
000000000000000000000000000000001000000011000000100100
000010001000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 9 7
000000000000000111100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000100000000011100001000000000000000111000001
110010100001010000000000000000000000000001001001100101
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000

.ramb_tile 10 7
000000000001000000000000001000000001000000
000000000000000000000000001011001100000000
111000000001000000000111010001100001010000
000000000000001111000111100111101001000000
110000001000000000000111110000000000000000
010000000001000000000111100111000000000000
000000000000000111000111100000000000000000
000000001000000000100100001011000000000000
000010000110000000000111011000000000000000
000001000000000000000011101101000000000000
000000000001001000000000010101000000100000
000000001000000111000011001101100000000000
000000001000001111100000001000000000000000
000000000000000011100010000101000000000000
010000100000000000000000000000000000000000
010000000000000000000000001111000000000000

.logic_tile 11 7
100000000000001000000000010111000000111111110100000100
000000000000000011000010011011000000000000001011000011
001000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
010000100000000111000000000000000000010110100111000100
010001000000000000000000001011000000101001011001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000001000000000000000011101010111101010000000000
000000000000000000000000000000000000111101010000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000001100000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000110000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000001110000000000
000000001001000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000111001001101101110100010110000000
000000000000000000000100000101011011010100000000000000
111000000001000011100111101000000001111001110000000000
000000000000100000100100000101001001110110110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100111000000000000000000000000
000000000000001011000000000000100000000001000000000000
000001000000000000000110000000001000000100000000000000
000000100000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000010000000111100000001000000001000000
000000000000001001100000001101001111000000
101000010000001001000111101111000001000000
000000000000001111100000001101001001000000
010000000000000001000111010000000000000000
110000000000000000100111110001000000000000
000100000000000011100111111000000000000000
000100000000000000000111100001000000000000
000000100000000000010000001000000000000000
000000000000000000000000000001000000000000
000000000000001000000000000011100000000000
000000000000000111000000000001000000000000
000000001100000111000000000000000000000000
000000000000000000000000000101000000000000
010010000001010000000111000000000000000000
110001001110100000000100001101000000000000

.logic_tile 4 8
000000000000001001000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
111100000000000111000111101000011011100100000000000000
000000000000001101100010111001001010011000000000000000
110000100000000111000000000000011110000100000100000001
000000000000001101100000000000010000000000000000000100
000010100000000001100000000001111001001000000000000000
000001000000000001000000000101101110000000000000000000
000000000000000000000000000001000000011001100000000010
000000000000000000000000000000001010011001100000000001
000000000000010000000010001001011101100010000000000000
000000001110101001000000000001001101001000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000001011000000000000000000000000000000100000000
000000000000100001000010100111000000000010000000000000

.logic_tile 5 8
000001100001000000000111010000011010000100000100000000
000000000000100000000010010000000000000000000000000010
111000000000001001100111010011011011111111000000000000
000000000000000011100110010111101000000000000000000000
110010100001000101000010100000001010000000110010000000
000000000101101111000011110000011010000000110010000001
000000000000000011100110000001101001100000000000000000
000000000000101101000100001011011111000000100000000000
000000000000000001100010111001001101110000000000000000
000000000000000000000010101001101110000000000000000000
000000000000010000000110111101111100100010110000000000
000000000000100000000010101001111010010110110000000000
000000000000000000000110001001101011110011110000000000
000000000000001011000000000101001011100001010000000000
110000001010001001100000011101001111100000000000000000
000000001100000001000010000111111101000000000000000000

.logic_tile 6 8
000001000000001000000000000001101000001100111000000000
000010100001010101000000000000100000110011000000010000
111000000000100000000110000011001000001100111000000000
000000001110000000000111110000000000110011000000000000
010000000000000000000000000011001000001100111000000000
100000000000000000000000000000000000110011000000000000
000000000010000000000000010000001000111100001000000000
000010000000000000000010000000000000111100000000000000
000001000000001101100110000111000000000000000100000000
000000000000000101000000000000000000000001000000000100
000000000100001000000000000001000000000000000100000001
000000001110000101000000000000000000000001000000000000
000000000000000001100000010111000001001100110000000000
000000000000001101100010100000101100110011000000000000
000001000010000000000000001111011000001001000000000000
000000000000000000000000001101011101000001000000000000

.logic_tile 7 8
000000000110000001100000000111001000001100111101000001
000000000000000000000000000000000000110011000011010100
101010001010001111100011100000001000001100110100000000
000001000100010001100011100000001000110011000011000101
010010000000000000000110010000001010000011110110000000
110000000000000000000010000000010000000011110011000100
000000000010100111100000011000000000000000000000000000
000000000000010000000010001101000000000010000000000000
000000000000000000010011001000001010001100110100000101
000000000000000000000100000001010000110011000011000000
000000000000000000000000000000011001000000010000000010
000000000000000000000000001011011001000000100010100001
000000000000001000000000000001100001111001110000000100
000000000000000001000000000000001010111001110000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000010000000000000

.logic_tile 8 8
000000000000000000000000000001101011000001000010000001
000000000000000000000010111111111101000000100000000000
101000000000010000000110100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000011010000100000100000000
000000001110000000000010000000010000000000000000000000
000001000010000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000001010010111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 9 8
000000001100001000000000000000000000000000100100000000
000000000000000011000010100000001011000000000000000000
001000000000000000000000000000011110000100000100000000
000000000100010000000000000000000000000000000000000000
110000001100010000000010010111000000000000000100000000
010000000000100000000010000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000010000001110111100110000000000
000000000000000000000011010000011001111100110010000000
000000001000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000101011000000010000001010000100000100000000
000000000001000001000011000000010000000000000000000000
000000000000000001100000010001001110010100000000000000
000000000000000000000010000000000000010100000000000100

.ramt_tile 10 8
000000010000010111000000000000000001000000
000000000000100111000000000111001011000000
101000011101011111000000011111000000000000
000000000000000111000011110101101010010000
010000000000001111100111000000000000000000
110000000000000011100100000001000000000000
000000000000011000000111001000000000000000
000000000001010011000111100001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000110100000000000001011100000000000
000000000000000001000000001101000000010000
000000000000000111100010000000000000000000
000000000000000000000000000101000000000000
010000000001000000000000000000000000000000
010001000000100000000000000001000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000001110000000000000000000001111000000000001100100
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000111000000000000000000000000000000
000000000000110000000100000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111000000010110100100000000
101000000000000000000000000000000000010110100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000100
000000001000000100
000000000000000000
000000000000000000
010000000000000000
100100000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000100000001
000000000000001101000000001011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010101000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000001001011101011100000000000
000000001110000000000000000011011110101001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000011000000001000000
000000000000000000000011011111001010000000
111010100000010000000000000011000000000000
000001000000000000000000001111101110000000
110000000010000000000111100000000000000000
110000000000000000000100000111000000000000
000010100000010111100111101000000000000000
000001000000100000100100001011000000000000
000000000000000000000000000000000000000000
000000000000000000010010001101000000000000
000000000001011111000010001001000000000100
000000000000101001100000000111100000000000
000000000000000111100010001000000000000000
000000000000010111010011111101000000000000
110000000000000000000111001000000000000000
010000000000001111000100000011000000000000

.logic_tile 4 9
000000000000001101100111111011111100110011000000000000
000000000000001111000111110001011000000000000000000000
111000000000001000000010100000011110000100000100000000
000000000000001111000000000000000000000000000000000100
010000000000000111100000000000011000000100000100000000
100000000000000000000000000000010000000000000000100000
000000000000000000000110100011111011110010100000000000
000000000000001101000100000001111010110001100000000010
000000000000000000000010000001001100100010000000000000
000000000000000000000000000101111111000100010000000000
000000000000010001000010010000000000000000000000000000
000000001100100000100111000000000000000000000000000000
000000000000000011100010000111101110110011000000000000
000000000000000000100110010111111001000000000000000000
000010100000000101100000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000

.logic_tile 5 9
000000000000010000000000010000000001000000100100000000
000000000000000000000010000000001010000000000000000000
111000000000100000000000000000000000000000000100000000
000000000001000000000000000111000000000010000000100000
110001000000000000000000000000000001000000100100000000
000010000000000000000000000000001111000000000000000000
000000001110100001100110000011100000000000000100000000
000000000001010000000000000000100000000001000000000100
000000000010000000000110000000011100000100000100000000
000010000000000000000000000000010000000000000000000000
000000000000000000000110010000011010000100000100000000
000000000000000000000111100000010000000000000000000000
000000000101011000000000000000000000000000000100000000
000000000000010001000000001001000000000010000000000000
110001000000000000000010000000000000000000100100000000
000000100000000000000000000000001101000000000000000000

.logic_tile 6 9
000000000000100000000011100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000000101001100111101010000100000
010010000000000011000011110000000000111101010000000000
000000001000000101100000000001001010110011000000000000
000000000000000000100000001001001011000000000000000000
000001000010000011100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000001100000000000000000000000000000000000000000
000000100001110000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000001110000000000010100111100000000000000100000001
110000000000000000000000000000100000000001000000000000

.logic_tile 7 9
000001000000101000000000000000000000000000000000000000
000010100001011101000000000000000000000000000000000000
101000000000100000000010101101011010010011000000000000
000000000000000000000100001011011101110111100000000100
110000001100000111100000010000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000001000110100001000000000000000100000000
000000000100010000000100000000000000000001000010000000
000000000110000000000110000101011000001001100000000000
000000000000000000000011110000111010001001100000000000
000001000011010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
010000000000000000000000000101000000010110100001000010
110010000000000000000000000000000000010110100001000000

.logic_tile 8 9
000010000000000000000110110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000001000000111000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
010000000001010111100011110001101001001011100000000000
110000000000100000000011101011111000001111000000000000
000001000000001000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000111000001101001000100100010000100
000000000000010000000010001011111000010010010000000010
000000000100101000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000100000000000000001011011110111001010001000000
000000001010000000000000001101111001101001010000000000
110000000000000000000011111101011110011111110100000000
010010000000000000000011100101011011011111100000000001

.logic_tile 9 9
000000001100000000000000001000000000000000000100000000
000000000000000000000010100101000000000010000000000000
001000001110000000000000010101100000000000000100000000
000000000000010000000011010000100000000001000000000000
010010000000000101000011100000000000000000000100000000
110011100000000101000000000101000000000010000000000000
000000000000000101000111000000000000000000100100000000
000000000000000000000010100000001010000000000000000000
000010001010000000000000000000000000000000000100000000
000001000000000000000010001011000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000001000000000000000000000000000000000100100000000
000000000010000000000000000000001001000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.ramb_tile 10 9
000001000000000000000000011000000001000000
000010000000001111000011111001001011000000
111000000000000000000111111101000001000000
000000000000000000000111011101101010000000
010001000000000111100011111000000000000000
010010000000000000000011100111000000000000
000000000110001111000011111000000000000000
000000000000001011000111101011000000000000
000000001000000000000000000000000000000000
000000000000000000000000000101000000000000
000000000000001000000011101101100000000000
000000000000000011000000001001000000000000
000001001000000000000000000000000000000000
000010000000000000000000000001000000000000
110000000000000011100000000000000000000000
010000000000000000000000001101000000000000

.logic_tile 11 9
100000000000000000000000001000011011101110110001000000
000000000000000000000010101001011100011101110000000000
101000001110001000000000001001001101110110100001000000
101001000000000001000010110011101110100000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000011110000000000000000000000000000
000000000000001000000000000111100001100110010100100000
000000100000000001000000000000101000100110011001000100
000000000000001001100000000001111101111111010000000000
000000000000000101000000000000101011111111010000000000
000000000000000111000000000000011110000011110100100001
000000000000000000100000000000010000000011111010100001
110001000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000001000100
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.io_tile 13 9
000001010000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000010000
001100000000000000
000000000000000000
000001011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000001001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000000000011000000100000101000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 10
000000000000000101000000000111001101010100110000000000
000000000000000000100000001011101101011000110000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000000000000011110000100000100000001
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000010010000100000000001000000000000
110000000000000101100000010001111110110010110000000000
000000000000000000000010000011101000010001100000100000

.ramt_tile 3 10
000000010000000000000011111000000000000000
000000000000000000000111111101001010000000
101000010000001000000011100111100000000000
000000001100000111000111110101101001000000
010000000000000111000010001000000000000000
110000000000000111100100001001000000000000
000100000000000111000010001000000000000000
000100000000001111100100000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
000000000001010000000000001001000000000000
000000001100100000000010001001100000000000
000000000000000000000000001000000000000000
000000000110000000000000001011000000000000
010010100000010000000111001000000000000000
010001000000100001000100000101000000000000

.logic_tile 4 10
000000000000010000000111100000000001000000100100000000
000000000000000000000000000000001010000000000000100000
111010000000001000000000000000000000000000000000000000
000001001100001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001011011000000001000000000000000000100000010
000000000000001011000000000101000000000010000000000000
000010100000000000000000001001011100011100000000000000
000000000000000000000000000001101110101110100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000100100000000
000000000000000000000010100000001001000000000000000001
111000000000000000000000000000000000000000000000000000
000000001100000101000010100000000000000000000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000000000001
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000110000000000000001001000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000001000000

.logic_tile 6 10
000001000100100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
101000000100000000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000011111001101111010100000000
000000000000000000000000001101101010111111100000000000

.logic_tile 7 10
000010101110000000000000000111011101001000000010000000
000000000000000000000000000000011101001000000010000000
101000000010000000000110000000000000000000000000000000
000000000110010101000000000000000000000000000000000000
110001001110000000000010100000000001000000100000000000
010010100000000000000010000000001000000000000000000000
000000000010100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010001100000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100010001000110010000000000000000000000000000
000010000000100000000110000000000000000000000000000000
000001000000000000000000000101011000111110100110000000
000010100000001101000000000000110000111110100000000101
110001000001100011000000001000001010111101010000000000
110010001010100000000000000011010000111110100000000000

.logic_tile 8 10
000000000001000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101011000100010000000000000000000000000000000100000000
000000000100100000000000000001000000000010000010000001
110000000000100111100000000000000001000000100100000000
110000000110000111000000000000001010000000000000000100
000000000000000001100000000000001010000000100000000000
000000000000000000100000001011001010000000010000000010
000000100000000000000110000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010001011001010001000000000000000
000001000000000000000000001111101010000000000001000000
000010000000010000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 9 10
000010000001000000000010101000000000000000000100000000
000000000000100101000010101001000000000010000001000100
101000000101000000000000000001000000000000000100000000
000000000000000000000010100000000000000001000000100000
010000000000000000000011100001000000000000000100000000
110000000000000000000000000000100000000001000000000001
000000000000000000000010110000000001000000100000000000
000000000000000101000010100000001011000000000000000000
000100000001010000000000000000000001000000100100000001
000100000000000000000000000000001011000000000000000001
000000000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000100
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000010000000

.ramt_tile 10 10
000000010000000001000000010000000001000000
000000001100000000000011000111001010000000
101000010000000111000000000001000000000000
000000001000000111000000000001101100000000
010010000000000000000011101000000000000000
110001000000000000000000001101000000000000
000000000000000001000111001000000000000000
000000000000100000100100001111000000000000
000010100001010111100000001000000000000000
000001000000100000100000000111000000000000
000000000001011000000000010011100000000000
000000000000001111000011101111000000000000
000000000100000011100000011000000000000000
000000000000010000100011111011000000000000
010000000000000001000000001000000000000000
010000000000000000000010000001000000000000

.logic_tile 11 10
000000000000001000000011101011011010011100000000000000
000000000000000111000000001001001110101110100000000000
101000000000001101000111000000000000000000000000000000
000001000000001011000010100000000000000000000000000000
010000000000001101100010000101111011010101000000000000
110000000000000001000100000001101010111101000000000000
000000000001000101100111100101111001101010000000100000
000000000000000101000110101111111001010111100000000000
000000000000000001100000000101111010000101010000000000
000000000110010000100000001111011010101101010000000000
000000100001000101000000011001111111001001000000000000
000010001000000000100011010101101100010111110000000000
000000000000000101000111010000011000000100000100000000
000000000000000000100010000000000000000000000001000000
010000100000000001100000000001111100101111010010000000
010000000000000000100000000101111001000010100000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000010100000000000000111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100101000000
110000000000000000000000000000001010000000000000100000

.io_tile 13 10
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
100000000000001000
000100000000000000
010000000000000000
000000000000000000
100000000000000000
000000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000010100
000000000000000100
000011110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000010000

.logic_tile 1 11
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000111000000000000001010000000000000000100
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000101000000000000000100000001
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000011000000100000101000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 11
000000000000001000000000001000000000000000000100000000
000000000000000101000000001001000000000010000000000000
111000100000001000000000001101011111001001000000000000
000001000000010101000010100111111100101011110000000000
010000000000000000000010000101001111100010010000100000
100000000000001101000000001011011100101011010000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010000000001000000000000000000010
000000000000001101000000000000000000000000000000000000
000000001110000011000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000011000100000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000001000000000000000
001000000000000000000000001101001010000000
111000100000000000000000011111000000000000
000000000000001001000011011011101010000000
010000000000000111100010000000000000000000
111001001010100111100100000111000000000000
000000000000000111100111001000000000000000
001000000000100000000100000011000000000000
000000000000100111100010101000000000000000
001000000001000000000000001001000000000000
000000000000000101000010100001100000000000
001000001110000000000000001011000000000000
000000000000000111000010101000000000000000
001000000100000000100100001111000000000000
010010000001010000000010000000000000000000
111000000000100000000000000011000000000000

.logic_tile 4 11
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000100000000101000000000101111110001100111000000000
000001000000000000100000000000100000110011000000000100
000000000000100000000010100000001000001100111000000000
000000001011000000000100000000001101110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001000110011000000000100
000000100000000000000000000000001000001100111000000000
000001000000000101000010100000001110110011000000000000
000010100000000101000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000101000010100000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000010000000000101000000000111001000001100111000000000
000000001010000000000000000000100000110011000000000000

.logic_tile 5 11
000000000110100000000000010000000000000000000000000000
000010000110000000000011010000000000000000000000000000
111010101100001000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
010000000000001111000000000000000000000000100100000000
100000000000000011100000000000001010000000000000000001
000000000000000000000000010000001100000100000100000000
000000000000000011000010100000000000000000000010000000
000000000000001000000000000000000001000000100100000000
000000000000010111000000000000001001000000000000000001
000000000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000000000000000000000000001101011010111111000000000000
000000000000000000000000000001011001000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 6 11
000001000000000000000000000000001010000000110100000000
000000100000000000000011100000011001000000110000000000
101000000100000001100000000001000000010000100100000000
000010001100000000000000000000101011010000100000000000
110000000000001001100000010001101011000000000000000000
010000000000010001000011110101001101000001000000000000
000000001110000011000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000010001011001110000110100000000000
000000000000001011000010010111111100001111110000000000
000000000000000000000000000000001000101000000100000000
000000000110000000000010101101010000010100000000000000
000000100100000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010010100000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000001101100000000000000000000000000100000000
000000000000000101000000000111000000000010000000000010
101000000100000101100000000000011011000001000000000001
000000000000000000000010111111011110000010000000000100
110000000000100101100010001001011000000110100000000100
010000000001001101000000001001001000000011000000000000
000001000000100000000010100111000001000110000001000000
000010000000000000000010100000101101000110000000000000
000000001100000000000000000000000001000000100100000000
000000000000000000000010000000001111000000000000000010
000000000000001000000110100011100000000000000100000000
000000000000000101000000000000000000000001000000000010
000000000001000101100110100001011001111001110000000001
000000000000000000000010000001001001111100110010000010
000000000000000000000110000101001011000000000000000001
000000000000001001000100000101101011010000000000100000

.logic_tile 8 11
000000001010000001100010110000000000000000000000000000
000001000000000000100010100000000000000000000000000000
001000000000001000000000001111101101111001010100000000
101000000000001001000000000011111011110000000000000000
010000000001000111000000010000001010000100000000000000
010000000000000000000010010000010000000000000000000000
000000000000001011100000000000000000000000100000000000
000000000000001011100011100000001000000000000000000000
000000000000000000000000001011100000101001010100000000
000000000000000000000010111011000000000000000000000000
000010100000000101000000010000000001001001000000000000
000000000000000000100011001001001010000110000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000010000000011000000100000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000101000000000001000000000000000110000001
000000000000000000000000000000000000000001000000000000
101010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000001010100000000010100000000001000000100110000000
110000000000010000000000000000001011000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001011101000000000000000000000000000000000000
000000000100000000000011100011101101010110100000000000
000000000000000111000100001111001101111001010000000001
000000000100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000001010000111100000001000000001000000
001000100000000000100000000101001001000000
111000000000011111000011101111000001000000
000000000000000011000011110001001100000000
110000000000011111000111100000000000000000
011000000000101111100100000101000000000000
000000001011010111100000001000000000000000
001000000110000000100000001001000000000000
000010100000000000000000001000000000000000
001011100000000000000011101111000000000000
000010100000000001000000000101000000000000
001001000100000000000000000101100000000000
000000000000000111000000001000000000000000
001000000000000000100000000111000000000000
010110000000000001000010000000000000000000
011100000000000000000000000001000000000000

.logic_tile 11 11
000000000000000000000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101001000000000000000111000000001100111001010010000000
000000000000000000000011110011001111110110100000000000
010000000000000000000000001011011001100010010000000100
010000000000000000000011100101111110010111100000000000
000000000000000101000000000001111111110010100000000000
000000000000100101000000001001101010110001100000000010
000001100000000001000111000000000000000000000000000000
000001000110000111000100000000000000000000000000000000
000001000000010000000000000111000000000000000101000000
000010100110000000000000000000100000000001000000000100
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000001000000000000000000000000000100000011
000000000000000000000000001101000000000010000000000000

.logic_tile 12 11
000000000000000000000000000001100000000000000100000000
000000000000000000000011100000100000000001000001000000
101001100000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010011110100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100100100
000000000000000000000000000000001100000000000000000000
110000000000000000000000010011000000000000000000000000
101000000000000000000011010000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000010000101011100010110000000000001
001000000000001001000010011011101100010110100000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
001000000000000000000000000000001100000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000001110000000000000001001111100010001100000000000
001000000000000000000011100101101001110001110000000000
111000000000100000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000111001000000000000000000100000100
101000000000000000000100001001000000000010000000000000
000000000000000001100000010000011110000100000000000000
001000000000000000100010100000010000000000000000000000
000000000000000000000000000000000000000000100000000000
001000000000000000000000000000001011000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000000
110000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.ramt_tile 3 12
000000010000000000000111001000000001000000
000000000000100111000100001101001010000000
101000010001011111000000010011100000000000
000000000000100111000011011011101001000100
010000100001000011100010010000000000000000
110000000000000000100011010101000000000000
000000000001010111000010000000000000000000
000000000000100000100000001101000000000000
000010100000001000000010000000000000000000
000000000000001001000000000001000000000000
000010100001010000000000011011000000000000
000001000000100000000010010001000000000000
000000000000000000000000001000000000000000
000000000000000000000010001001000000000000
010000000000010000000000000000000000000000
010000000000000000000000001111000000000000

.logic_tile 4 12
010000000000001000000111100000001001001100111000000000
001000000000001011000110010000001111110011000000010000
111000000001000000000000010000001001001100110000000000
000000001110100111000010010000001110110011000000000000
010100000000000101000010101111011011100000000000000000
011000000000000000010010101001001101000000000000000000
000010000000001101000000000101100000000000000110000001
001000000000000001000010100000000000000001000000000011
000000000000000001100000001001011011101011010000000000
001000000000000000000010000001111010001011100000000000
000000000000000000000000010000001010000100000110000100
001000000000000000000010000000010000000000000000000111
000000000000001000000000000101001100110011000000000000
001000000010001101000000000001101101000000000000000000
110000000000011000000110100000001010000100000110000101
001000001010100101000000000000000000000000000000000010

.logic_tile 5 12
010000000000001000000000000000000001000000100110100001
001000000000000101000000000000001101000000000001100000
111000000000000001100000001000000000000000000110100001
000000000000000000000000000111000000000010000001000000
010000000000001101100110100111000000000000000100100000
111000000000001011000100000000100000000001000000100101
000000000000000000000111100000000001000000100110100001
001000000000000000000000000000001101000000000000100100
000000000000000000000000000000000000000000000110000111
001000000000000000000000000101000000000010000000000000
000000000001000000000110010000000001001111000110000101
001000000000100000000110010000001000001111000000000100
000000000000000000000000010101011101110011000000000000
001000000000000000000010010001011011000000000000000000
110000000000001000000000000001000000000000000100000000
001000000000001001000000000000000000000001000000100011

.logic_tile 6 12
010000000000000000000000010000000000000000000000000000
001000000001010000000010010000000000000000000000000000
001010000000000000000000000111100000111111110100000000
101001000000000000000011111101000000010110100000000000
010000000000000011100000000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000000001011100000111001110100000000
001000000000000000000000000011101011110000110000000000
000010000000000000000000010000000000000000000000000000
001001000000000000000010100000000000000000000000000000
000000000000001101100000001011011111010111100000000000
001000000000001011000010000011111111001011100000000000
000001001010000000000000000011101011111100010100000000
001000100000000000000000000000011001111100010000000000
110000000000000001100111010000000000000000000000000000
011000000000000000000110110000000000000000000000000000

.logic_tile 7 12
010000000000000000000000011000000000001001000000000000
001000100000000000000010011101001010000110000000000000
101000000000000111100000011000000000000000000100000000
000000000000000000100011110001000000000010000000000000
110000000000000001100010101111001101000100000000000000
111000000000000000000000001011001110000000000000000000
000000000000001000000010100001000000000000000100000000
001000000000010011000100000000100000000001000000000000
000000000000000001100000001101101110000000000000000000
001000000001000000100000001001000000101000000000000000
000000000000000000000000010011111110000000000000000000
001010000000000001000010000111101100000010000000000000
000000001000001000000111100000000000000000000100000001
001000000000001001000100001101000000000010000010000000
000000000000010001100000000000011100000100000100000001
001000000000100000100000000000000000000000000010000001

.logic_tile 8 12
010000000000000101100000000011011000000001010000000001
001000000000000000000010000000010000000001010000000000
101000000000101000000110100111111011100000000000000000
000000000000001011000000000000101011100000000010000000
010000000000000000000000000000000000000000000000000000
011000000000000000000010000000000000000000000000000000
000000000000000111000000010000000000000000000110000000
001000000000000000000010101101000000000010000010000101
000000000000000101000010000011000000000000000110000101
001000000000000000100000000000100000000001000010000000
000001000000000000000000000111100001011111100000000000
001000000000000000000000000001101001111111110010100001
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000010000101
000000000000000000000010101111100000000000000000000000
001000000000000000000100001001101000100000010000000001

.logic_tile 9 12
010000001100001000000000000000000000000000100100000000
001000000000001011000000000000001000000000000010000001
101010100000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
110000000000000000000000001000000001100000010000000000
011000000000000000000000001101001010010000100000000000
000000000100000011100110100000001110000100000110000000
001000000000000000100000000000000000000000000000000000
000000000110000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000001000000000001111010101000000000000000
001000001010000000000000000000010000101000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000010000000000000000000001000000100100000000
001000000000100000000000000000001100000000000010000100

.ramt_tile 10 12
000001010000000000000000010000000001000000
000010000000001111000011110101001010000000
101000010000001000000000010001100000000000
000000000110100111000011011011101011000001
010000001100000011100000001000000000000000
010000100000000000100010001111000000000000
000000000001000001000000000000000000000000
000000000000100000000010011111000000000000
000000000001010000000010001000000000000000
000000001110100000000000000111000000000000
000001000000000001000000001001000000000010
000000100000010000000000001101000000000000
000000000000000001000000000000000000000000
000000001100000000000010010111000000000000
010000000000100001000111001000000000000000
010000001000000000100100000011000000000000

.logic_tile 11 12
010010000000000111100000000000000000000000100100000000
001001000000000000100000000000001100000000000000000000
101000000000010000000111000000011100000100000100000000
000000000110000000000000000000010000000000000000100000
010000000000000000000010100000011110000100000100000000
111000000000000000000100000000010000000000000000100000
000000000001010000000000000000000000000000000100000001
001000001010000000000000000001000000000010000000000000
000000100000010000000111100011000000000000000100000000
001001001110101111000100000000100000000001000000000000
000000100000000000000000010000000001000000100100000000
001000001010100000000011100000001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000111100000010111100000000000000110000000
001000001000000000100011110000000000000001000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000001011011001011111110000000000
111010100000000000000000001101101111001011110000100000
000000000000000101000010100000000000000000000000000000
001000000000000000100111110000000000000000000000000000
000010000000000000000011100000000000000000000000000000
001011100010000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000011110000100000100000000
001000001100000000000100000000000000000000000000000000
000000000000000000000110111101100001100000010000000000
001000001000100111000110001111001011101001010001000000

.io_tile 13 12
000000000100000000
000000000100000000
000000111100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
010000000100000000
000000000100000000
010000000100000000
010000000100000000
001100000100001000
000000000100000000
001000000000101000
000100000000010100
000000000000000100
000001010000001100
000000000000000000
000000000000000000
000000000000000000
000000000000010000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000001000000000010000011110000100000000000000
001000000000000101000011010000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000001
000000000000000000000010100000000001000000100100000000
001000000000000000000000000000001010000000000000000000

.logic_tile 2 13
010000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
001000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000001000000110011000000000000000
001000000000001111000111110111001001000000
111010000000000001100110011001000000000010
000000000000000000100111111001001101000000
010000000000000111100010000000000000000000
111000000000000000100000000111000000000000
000010000000010001000000011000000000000000
001000000110000000000011100001000000000000
000010100000000000000011101000000000000000
001001000000000000000000001001000000000000
000000000000001000000000000101100000000000
001000000000001001000000001001000000000000
000000000001000111100000000000000000000000
001000000000100000000000000101000000000000
110000000000000111000000001000000000000000
011000000000000000000000001101000000000000

.logic_tile 4 13
010000000110000011100000001001111110100000000000000000
001000000000000000100010101111001110000100000000000000
111000000000001011100111010000011001100000100000000000
000000000000001011100011011101001011010000010000000000
010010100000000111000000010000000000000000100100100000
101000000000000000100011010000001010000000000000000000
000000000000001111100000011111111101100010000000000000
001000000000001111100010011001011010000100010000000000
000000000000000001100110010011011101100000000000000000
001000000000000000000010101111111010001000000000000000
000000000000001000000010110001011000100000000000000000
001000000000000101000010100111111100000000010000000000
000000000000001101100110100000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000001101100110000011101100100010010000000000
001000000000000001000000000111011000000110010000000000

.logic_tile 5 13
010000000000000000000010100000000001000000001000000000
001000000100000000000000000000001111000000000000001000
000000000000000000000000000000011110001100111000000000
000000000000000000000000000000011011110011000000000000
000000001110000101000000000000001001001100111000000000
001000000000000101000010100000001110110011000000000000
000000000000000000000010100101001000001100111000000000
001000000000000000000000000000000000110011000000000000
000010000000100000000110000011001000001100111000000000
001000000001010000000100000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001010110011000000000000
000001000000100000000000000001001000001100111000000000
001000100001010000000000000000100000110011000000000000
000001000000000001100110000101101000001100111000000000
001000000000000000100100000000100000110011000000000000

.logic_tile 6 13
010000000000000101000000000000000000000000000100000001
001000000000000000000000001101000000000010000000000000
101000000000000000000000000000000001000000100100000101
000000000000000000000000000000001011000000000000000000
110001001110000000000010100000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001010000000010000000010100000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000100001010000000011110000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000100110000000
001000000000110000000000000000001000000000000000000000

.logic_tile 7 13
010000000000000101000000010000000000000000000000000000
001000000000000101000011010000000000000000000000000000
101000000000000111000010100101001110000000100000000000
000000000000000101000000000001111011000000000001100010
010100100000000000000010110000011100000100000100000000
011100000000000000000010000000010000000000000000000000
000000000000001000000000000000000001000000100100000000
001000000000000001000000000000001000000000000000000000
000000000000000001100110000001101101000011100000000000
001000000000000000000000000000101111000011100000000100
000000000000100000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000101100001110000110000000000
001000000000000000000000000001001000010000100001000000
000000000000000000000110000101000000000110000000000000
001010000000000000000000001101101101000000000000000000

.logic_tile 8 13
010010100000000101100111111011101000101000010100000000
001001000000000001000010000011011101111000100000000000
001000000001101000000010111011001001001001010000000000
001000000000000101000010000111011101000010100000000001
010000000100000101100110101011000000000110000000000000
111000000000000000000100001101001010001111000000000010
000000000000000011100110100001111010001001010010000000
001000000000000000000000000000011100001001010000000010
000000100000001001100000011000011100101000000100000000
001000000000001001100010011011000000010100000000000000
000000000000001001100110011001101110001011100000000000
001000000000001101100110101001111111101011010000100000
000000000000000000000010111011000001111111110000000000
001000000000000000000011101101001111101111010000000010
010010000000001000000110000000011011110000010000000000
111001000000001001000100000001011110110000100010100000

.logic_tile 9 13
010010100000101111100010111011111010011110100000000000
001000000100011011100111111001111000011101000010000000
101000000000000101000010101101001110110110110100000000
000000000000000000000110110011101011111110110001000000
110000001100100101000011101101101110111101010000000000
111000000001010000100110100111100000010110100000000000
000000000000000011100111111011001011010010100000000000
001000000000000000000110101011101011110011110010000000
000000000110010000000000000101111001001011100000000000
001000000000000001000011111001111111101011010010000000
000000000000000001100110000000011101100011110100000000
001000000000000000100111100001011101010011110000000001
000000001000100111100111000001111101111111110100000000
001000100000010001000100000011001011101001110000000000
010000000000000001000110001001101010000011110000000000
111000000000000000000100001001101001000011100011000000

.ramb_tile 10 13
010000000000001000000000001000000000000000
001000000000001111000011101001001011000000
111000000000001000000011111101100001000000
000000000000001111000111011101001010000001
010010000000000111100111111000000000000000
011001000000000000000011110001000000000000
000000000000001011100111111000000000000000
001000000000001011100011111011000000000000
000000000110000000000000000000000000000000
001000000000100000000000000101000000000000
000000000000000000000011100001000000000000
001000000000000000000000001101000000000001
000001000000100000000000001000000000000000
001010000000010000000000001101000000000000
110000001110000011100000001000000000000000
111000000000000000000000001001000000000000

.logic_tile 11 13
010000000000000000000010100000000000000000000000000000
001000000000000101000100000000000000000000000000000000
101000000000100101000000000001111101011110100000000000
000000000000001111000010111111101011101111110000000000
010000000010000000000111101111001100010111110100000000
111000000000001001000000001111001000110111110001000000
000000000000000011100111001000011110000001010000000000
001000000100000101100110010011010000000010100000000000
000000000000001001100000001001101000001111110100000000
001000000000000111000000001111011100101111111000000100
000000000000000001100000000101100000001001000000000000
001000000000000001000000000000001010001001000000000000
000000000000000000000000010011111110101000000000000010
001000000001011111000011100000000000101000000001000000
010001000000000000000010001111111011001111110100000000
011000000000101111000111110101111111011111110001000000

.logic_tile 12 13
010000000000000000000000000011111110010111110000000000
001000000000000000000011101001101101011111100001000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
010010100000000001100111001000000000000000000100000000
111001000000000000000000000111000000000010000000000000
000000000000001000000000001001001010011111100000000000
001001000000000001000000001011101111101011110001000000
000000000000000011100000010011000000000000000100000000
001000000000000000100010000000000000000001000000000000
000000000100000111000111111011101001010111100000000000
001000000000000000000111011011111010111111010000000000
000000000000000000000000010000000000000000000000000000
001000000000010000000011000000000000000000000000000000
000000000100001011100000001000000000000000000100000000
001000000000000011000011100011000000000010000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000111100000000
000000001100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000110001111001001010011110000000000
000000000000000000000010010111011100000011110000100001
111000000000000000000000001011011000001000000010000000
000000000000000000000010111111011111000000000000000000
010000000000000000000000001000000001010000100000000000
010000000000000000000000000011001110100000010000000000
000000000000000001100000001011011000001000000000000000
000000000000000000000000001111011111001101000000000000
000000000000000000000000001000000000000000000000000000
000000000000000101000000000111000000000010000000000000
000000000000001000000000000101111001010000100100000000
000000000000001001000000000111011111110000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
110000000000000001100000000011100000000000000000000000
000000000000000000100010100000000000000001000000000000

.logic_tile 2 14
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000001101011010000000000000000000
000000000000000000000010110011101110000010000000000000
110000000000000000000110000000000000000000000000000000
110000000000001101000011100000000000000000000000000000
000000000000001001100000001101101010010011110110000000
000000000000001011000000000011011110000011110000100000
000000001110000000000000000101001011111100000000000000
000000000000000000000000001001011001111110000000000000
000000000000000001000000000101101011000000000110000001
000000000000000000000000000111011100000100000010100000
000000000000000001100110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000000000000000000000000111000001111001110000000000
000000000000000000000000001101001010111111110000000000

.ramt_tile 3 14
000000010000001011100111000000000000000000
000000000000001011100111101001001010000000
101000010000001000000111001111000000000000
000000000000001111000011111101101000001000
010000000000000011100010001000000000000000
110000000000000000000100001111000000000000
000000000000000001000000001000000000000000
000000000000000000000011100111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001101100000000000
000000000000000000000000001001000000000100
000000000000000000000010000000000000000000
000000000000000000000000000001000000000000
010000000000000000000010000000000000000000
010000000000000001000000001001000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000010101101111101000010100000000
000000000000000000000011100101111000110100010010000000
000000000000000001000000000000000001111001110000000010
000000000000000101000000000101001100110110110001000000
000000000000000101000110000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000011101010000001010010000100
000000000010000101000000000000000000000001010000100001
000000000000000000000110100000000001000000100100000010
000000000000000000000000000000001010000000000000100000
110000000000000000000000001001111100000000110000000000
000000000000000000000000001101101100000000100000000000

.logic_tile 5 14
000000000000000000000111110000001000001100111000000000
000000000000000111000110000000001000110011000000010000
111000000000001000000111000000001000111100001000000000
000000000000000001000000000000000000111100000000000000
000000000000000111100010101101001110001001000000000000
000000000000000000100110100001111110000010000000000000
000000000000000011100010100101101001010000000000000000
000000000000000000100000001001011001000100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000011100001000001000010000000000000000000000000000000
110000000000000000000000001101011010100010000000000000
000000000000001111000000000111011110000100010000000000

.logic_tile 6 14
000001000110000000000000000111000000000000000100000000
000000100001001001000000000000000000000001000000000000
101000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000000000010000000000000000000100100000000
110010100000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000101000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000000000000010111101001011111100000000000
000000000000001101000010010001111101101011110010000000
010000000000000000000011100000000000000000000000000000
110001000000001111000100000000000000000000000000000000
000000000010000000000000000111111000001111100000000000
000010000000000001000000000011101000101111110000000000
000000001100000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010100001101110111100000000000000
000010000000000000000100000101110000101000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 8 14
000000001110000000000000000101111110010110100000000001
000000000000000101000000001111011110111111010000000000
101000000000000000000000000001000000000000000100000100
000000000000000101000000000000000000000001000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000011000000100000100100000
000000000000001101000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 9 14
000000000000000011100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000111010000000001000000100100000001
000000000010000000000111000000001011000000000000000000
000000000000000001000000000001000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000111011110000010100000000000
000000000000000000000000000000010000000010100011000000
000000000000010001100000000011000000000000000100000000
000000000000100000000000000000000000000001000000000010
110000000000000000000110000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000010010000000111000000001000000000000000
000001000001000000000011101101001010000000
101000010000000000000000000001100000000010
000000000000000111000011110111101100000000
010011100000000001000011101000000000000000
110011100000000000100000001011000000000000
000000000000000000000010000000000000000000
000000000000000000000110001111000000000000
000000000000000001000000001000000000000000
000010100010000001000000000111000000000000
000000000000000000000000001001000000000000
000000000010000000000011111101100000000100
000000000000000000000000000000000000000000
000000000000000001000010000011000000000000
010000000001000001000000000000000000000000
010000000000000000000000000001000000000000

.logic_tile 11 14
000000000000010000000000010000011111100000000001000000
000000000000100000000011101001001010010000000010000000
101000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000001000101000000000001011111010111100000000000
000010000000000000000000001111111000111111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000111010000000011000000000001000000100100000000
000000000000000000000010000000001001000000000000000000
000000000000001000000010010000000000000000000000000000
000000001010000111000011000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000100100000000
000000001100000111000000000000001000000000000000000000
101000000000000000000000000000000000000000100100000000
000000000000000111000000000000001101000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000111000111000000000000000100000000
000000001110000000000100000000000000000001000000000000
000000000000000000000111100000001110000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000001000000011101000000000000000000100000000
000000000000001011000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000001000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000010011000000000
000100010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
111000000000000101000000010101101111001100111000000000
000000000000000000000010000000011010110011000000000000
010000000000000000000111100101001001110011000000000000
110000000000000001000000000000001111001100110000000000
000000000000001001000000000000000001001111000000000000
000000000000000001000000000000001000001111000000000000
000000000000000001100000011000000000010110100000000000
000000000000000000000010000111000000101001010000000000
000000000000000000000000010001111100001100000100000000
000000000000000000000010100111111100000100000000000000
000000000000101000000110001000011001100000000010000000
000000000001010101000000001111001110010000000000000000
110000000000000001100110010011011001000000100100000000
000000000000000000000010100111111111010000100000000000

.logic_tile 2 15
000000000000000000000000001011111110000001000100000000
000000000010000000000000001011101100000000000010000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001001100001101001010000000000
000000000000000101000000000101101111110110110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000100000000110001111111100010110100100000010
000000000001000000000000001011011100101101010010000000
110000000000001000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000

.ramb_tile 3 15
000000000000001000000011101000000001000000
000000000000001111000000000101001001000000
111000000000001000000000010101000000000000
000000000000001111000011101011001001000001
110000001000000011100000000000000000000000
110000000000000111100000000001000000000000
000000000000000111000111000000000000000000
000000000000000000000100001111000000000000
000000000000000000000010001000000000000000
000000000000000000000000000011000000000000
000000000000000000000000000111100000000000
000000000000000001000000000101100000000100
000000000000000000000010011000000000000000
000000000000000000000111111101000000000000
010000000000000000000011001000000000000000
010000000000000000000010001111000000000000

.logic_tile 4 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000101001100111111010010000000
000000001010000000000000001011111111111001010000000000
010000000000000111100111100000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000111100111011110111010110001000000
000000000000000000000010000101001011110010110000000000
000010000100000000000000000000011110000000010100000000
000001000000000000000000001111001101000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
110010000000001001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 5 15
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000111100110100000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000000000000000000000001101000000001001000100000000
000000000000000000000000000011001100000000000000000000
000000001100000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100011010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000011100000000000000000000000000000
000000000000100101000110100000000000000000000000000000
101000100000000111000000000001011101101101010100000000
000001000000000000100000001001001000011101010000100000
110000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000010000000010000000100000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000000000000000000000111001001011001011001010110000000
000000000000000000000100001101101100010110010000000000
000000000000000000000000000011101000011101000110000000
000010000000000000000000000000011001011101000000000000

.logic_tile 7 15
000001000000000000000000000000000000000000000000000000
000000100000000000010010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000100100000000
010000000000000000000000000000001011000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000000010111111110100000000010000000
000000000000000000000011000111101111000000000001000000
000000000000000001000000001000011111010011110110000000
000000000000000000000000001101001100100011110000000000
000000000000000001000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000101001100000010000000000000000000000000000
110000000000000101100010100000000000000000000000000000

.logic_tile 9 15
000000000000000000000110010000000001000000001000000000
000000000000000000000011100000001011000000000000001000
111000000000001000000000000101111011001100111000000000
000000000000000101000000000000011010110011000000000000
010000000000100000000000001101101000110011000000000000
010000000000010000000000001011000000001100110000000000
000000000000000001100110000001101111011101000100000000
000000000000000111000000001001001111101001000000000000
000001001000000001100000010011011111000000000100000000
000010000001010000000010000111011000010110000000000000
000000000000001000000000010000011100000011110000000000
000000000000000001000010000000000000000011110000000000
000000001110000111000110010111011111000000000100000000
000000000001000000000011111011111000101001000000000000
110000000000000000000000000111000000010110100000000000
000000000000000000000010010000100000010110100000000000

.ramb_tile 10 15
000001000000000000000111110000000001000000
000000100000000111000111111001001011000000
111000000000011111100111001001100001000000
000000000000001011100111111001001011000001
110000001110001000000000001000000000000000
010000000000001111000000001001000000000000
000000000000000011100011111000000000000000
000010000100010000000111110001000000000000
000000000110000000000000001000000000000000
000000100000000000000011101111000000000000
000000000000000000000000000001000000000000
000000000000000000000000000101000000000001
000000000000000000000000001000000000000000
000000000000000000000000000111000000000000
010000000000000001000010000000000000000000
110000000000000000000000001001000000000000

.logic_tile 11 15
000000000000000111100110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000010000000000000101101100100001010000000000
000000000100000000000000001001001000010110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101100100000110000000000
000000000000000000000000000001001001010000100000000000

.logic_tile 12 15
000000000000000000000000000111111010011101000100000100
000000000000000000000000001101001100111000100000000000
101000000000000101000110101101001010010100000100100000
000000000000000000000000001001010000101001010000000000
110000000000000101000010100000001011110100110100100000
110000000000000101000000001101001010111000110000000000
000000000000000101100000001101000001111001110100100000
000000000000000101000010101001101000010110100000000000
000000000000000000000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001101011010000001010100000000
000000000000001111000000001101100000000011110000100100

.io_tile 13 15
000000000000000010
000100000000000000
000010011000000000
000010011000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000010000000111000111000000000000000000
000000000000000111000100001011001100000000
101000010000000011100000010101100000000100
000000000000000011100011011101001001000000
010001000000000000000010001000000000000000
110000100000000000000010000011000000000000
000000000000000111100010001000000000000000
000000000000000000100000000111000000000000
000000000000000000000000000000000000000000
000000000000000011000010000001000000000000
000000000000000000000000000101100000000000
000000000000001001000000000001100000000100
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
010000000000000000000000001000000000000000
010000000000001001000000000001000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000011111011010000000000000000
000000000000000000000000000000101001010000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000010000000001000000011000000000000000
000000000000000000100011111101001010000000
101000010000001000000000001101100000000000
000000000000001111000000000101001011000001
010000000000000001000000001000000000000000
010000000000000000000010001111000000000000
000000000000000001000010000000000000000000
000000000000000001000000001111000000000000
000000000000000111000000001000000000000000
000000000000000000000000000111000000000000
000000000000001000000000000011100000000010
000000000000000111000000000001000000000000
000000000000000001000000000000000000000000
000000000000000000000010010111000000000000
010000000000000001000111000000000000000000
010000000000000000100100000011000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
010000000000000001
010000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000001001
000000000000000000
000000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000001000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000001000
000010000000000000
000011010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 3 r_counter_$glb_clk
.sym 4 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 5 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 6 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 7 lvds_clock_$glb_clk
.sym 8 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 49 lvds_rx_09_inst.r_data[3]
.sym 329 w_smi_data_output[3]
.sym 369 w_smi_data_output[2]
.sym 405 rx_09_fifo.wr_addr[4]
.sym 408 rx_09_fifo.wr_addr[3]
.sym 409 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 410 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 411 rx_09_fifo.wr_addr[6]
.sym 430 rx_09_fifo.rd_addr[0]
.sym 434 $PACKER_VCC_NET
.sym 442 $PACKER_VCC_NET
.sym 443 $PACKER_VCC_NET
.sym 520 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 521 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 522 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 523 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 524 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 525 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 526 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 539 rx_09_fifo.wr_addr[7]
.sym 544 rx_09_fifo.wr_addr[6]
.sym 549 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 552 rx_09_fifo.wr_addr[6]
.sym 554 rx_09_fifo.wr_addr[3]
.sym 560 rx_09_fifo.wr_addr[6]
.sym 565 rx_09_fifo.wr_addr[4]
.sym 576 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 594 rx_09_fifo.wr_addr[4]
.sym 633 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 634 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 635 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 636 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 637 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 638 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 639 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 640 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 714 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 752 w_rx_09_fifo_data[3]
.sym 785 rx_09_fifo.rd_addr[8]
.sym 787 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 812 w_rx_09_fifo_push
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 863 w_rx_09_fifo_data[0]
.sym 876 w_rx_09_fifo_push
.sym 893 w_rx_09_fifo_data[3]
.sym 910 lvds_clock
.sym 940 lvds_clock
.sym 944 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 963 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 976 w_lvds_rx_09_d1
.sym 981 lvds_rx_24_inst.r_data[2]
.sym 1007 w_lvds_rx_09_d0
.sym 1054 w_lvds_rx_09_d0
.sym 1088 lvds_rx_24_inst.r_data[6]
.sym 1091 lvds_rx_24_inst.r_data[8]
.sym 1092 lvds_rx_24_inst.r_data[0]
.sym 1093 lvds_rx_24_inst.r_data[10]
.sym 1094 lvds_rx_24_inst.r_data[4]
.sym 1115 lvds_rx_24_inst.r_data[2]
.sym 1169 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1196 $PACKER_VCC_NET
.sym 1203 lvds_rx_09_inst.r_data[1]
.sym 1204 $PACKER_VCC_NET
.sym 1206 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 1208 w_lvds_rx_09_d0
.sym 1211 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 1227 lvds_rx_24_inst.r_data[4]
.sym 1235 w_lvds_rx_24_d0
.sym 1242 w_lvds_rx_09_d0
.sym 1244 w_lvds_rx_09_d1
.sym 1253 $PACKER_VCC_NET
.sym 1282 w_lvds_rx_24_d0
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1302 $PACKER_VCC_NET
.sym 1319 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 1322 w_rx_24_fifo_data[10]
.sym 1323 w_rx_24_fifo_data[0]
.sym 1367 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1424 $PACKER_VCC_NET
.sym 1430 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 1431 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 1432 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 1433 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 1434 w_lvds_rx_24_d1
.sym 1435 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 1437 w_lvds_rx_24_d0
.sym 1464 w_lvds_rx_24_d1
.sym 1467 i_smi_a2$SB_IO_IN
.sym 1481 w_lvds_rx_24_d1
.sym 1512 i_smi_a2$SB_IO_IN
.sym 1545 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 1546 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 1547 lvds_rx_24_inst.r_phase_count[0]
.sym 1548 lvds_rx_24_inst.r_phase_count[1]
.sym 1549 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 1550 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 1551 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 1588 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 1621 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 1699 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 1735 rx_24_fifo.wr_addr[3]
.sym 1793 $PACKER_VCC_NET
.sym 1881 w_rx_09_fifo_data[6]
.sym 1882 w_rx_09_fifo_data[4]
.sym 1884 w_rx_09_fifo_data[7]
.sym 1886 w_rx_09_fifo_data[5]
.sym 2064 lvds_rx_09_inst.r_data[9]
.sym 2065 lvds_rx_09_inst.r_data[7]
.sym 2066 lvds_rx_09_inst.r_data[4]
.sym 2067 lvds_rx_09_inst.r_data[8]
.sym 2068 lvds_rx_09_inst.r_data[6]
.sym 2070 lvds_rx_09_inst.r_data[5]
.sym 2073 lvds_rx_09_inst.r_data[1]
.sym 2120 lvds_rx_09_inst.r_data[6]
.sym 2174 lvds_rx_09_inst.r_data[1]
.sym 2197 lvds_rx_09_inst.r_data[1]
.sym 2231 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2232 lvds_clock_$glb_clk
.sym 2233 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 2234 w_smi_data_output[2]
.sym 2235 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 2236 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 2237 w_smi_data_output[3]
.sym 2239 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 2241 w_smi_data_output[1]
.sym 2250 rx_09_fifo.rd_addr[3]
.sym 2255 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 2258 rx_09_fifo.wr_addr[4]
.sym 2260 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 2264 rx_09_fifo.wr_addr[3]
.sym 2265 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 2266 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 2267 rx_09_fifo.wr_addr[2]
.sym 2268 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 2269 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2369 w_rx_09_fifo_data[9]
.sym 2370 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 2371 rx_09_fifo.wr_addr[3]
.sym 2372 w_rx_09_fifo_data[8]
.sym 2373 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 2374 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2375 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 2376 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2382 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 2383 smi_ctrl_ins.int_cnt_09[4]
.sym 2386 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 2387 rx_09_fifo.rd_addr[3]
.sym 2390 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 2391 rx_09_fifo.wr_addr[4]
.sym 2394 rx_09_fifo.wr_addr[6]
.sym 2397 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 2399 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 2401 rx_09_fifo.rd_addr[3]
.sym 2403 rx_09_fifo.rd_addr[7]
.sym 2408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 2410 rx_09_fifo.rd_addr[3]
.sym 2414 rx_09_fifo.wr_addr[4]
.sym 2504 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 2505 rx_09_fifo.wr_addr[8]
.sym 2506 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 2507 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 2508 rx_09_fifo.wr_addr[2]
.sym 2509 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2510 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2511 rx_09_fifo.wr_addr[7]
.sym 2516 rx_09_fifo.rd_addr[4]
.sym 2523 rx_09_fifo.rd_addr[8]
.sym 2527 rx_09_fifo.rd_addr[6]
.sym 2528 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 2529 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 2530 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 2531 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 2532 rx_09_fifo.wr_addr[6]
.sym 2533 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 2535 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 2536 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 2539 rx_09_fifo.wr_addr[8]
.sym 2542 rx_09_fifo.rd_addr[6]
.sym 2546 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 2559 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 2575 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 2576 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 2577 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 2586 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 2587 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 2592 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 2608 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 2616 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 2621 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 2627 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 2636 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 2637 lvds_clock_$glb_clk
.sym 2638 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 2640 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 2641 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 2642 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 2643 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 2644 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 2645 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 2646 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 2651 rx_09_fifo.wr_addr[4]
.sym 2653 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 2656 rx_09_fifo.wr_addr[7]
.sym 2659 rx_09_fifo.wr_addr[3]
.sym 2660 rx_09_fifo.wr_addr[8]
.sym 2661 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 2663 rx_09_fifo.rd_addr[4]
.sym 2664 rx_09_fifo.rd_addr[7]
.sym 2665 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 2666 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 2670 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 2671 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2673 $PACKER_VCC_NET
.sym 2694 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 2695 rx_09_fifo.wr_addr[3]
.sym 2696 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 2700 rx_09_fifo.wr_addr[4]
.sym 2701 rx_09_fifo.wr_addr[8]
.sym 2702 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 2704 rx_09_fifo.wr_addr[2]
.sym 2706 rx_09_fifo.wr_addr[6]
.sym 2707 rx_09_fifo.wr_addr[7]
.sym 2724 $nextpnr_ICESTORM_LC_0$O
.sym 2726 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 2730 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 2733 rx_09_fifo.wr_addr[2]
.sym 2734 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 2736 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 2738 rx_09_fifo.wr_addr[3]
.sym 2740 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 2742 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 2745 rx_09_fifo.wr_addr[4]
.sym 2746 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 2748 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 2751 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 2752 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 2754 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 2757 rx_09_fifo.wr_addr[6]
.sym 2758 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 2760 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 2763 rx_09_fifo.wr_addr[7]
.sym 2764 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 2766 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 2768 rx_09_fifo.wr_addr[8]
.sym 2770 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 2774 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 2775 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 2776 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2777 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 2778 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2779 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 2780 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 2781 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2799 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2804 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 2809 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 2822 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 2827 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 2828 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 2829 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 2831 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 2832 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 2833 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 2834 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 2836 w_rx_09_fifo_push
.sym 2837 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 2839 rx_09_fifo.rd_addr[3]
.sym 2840 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 2841 rx_09_fifo.rd_addr[6]
.sym 2842 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 2845 rx_09_fifo.rd_addr[8]
.sym 2846 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 2847 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 2848 rx_09_fifo.rd_addr[7]
.sym 2849 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 2851 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 2852 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 2853 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 2855 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 2857 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 2859 $nextpnr_ICESTORM_LC_1$I3
.sym 2861 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 2863 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 2869 $nextpnr_ICESTORM_LC_1$I3
.sym 2872 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 2873 rx_09_fifo.rd_addr[3]
.sym 2874 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 2875 rx_09_fifo.rd_addr[7]
.sym 2878 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 2879 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 2880 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 2881 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 2884 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 2885 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 2886 w_rx_09_fifo_push
.sym 2887 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 2890 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 2891 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 2892 rx_09_fifo.rd_addr[6]
.sym 2893 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 2896 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 2897 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 2898 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 2899 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 2902 rx_09_fifo.rd_addr[7]
.sym 2903 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 2904 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 2905 rx_09_fifo.rd_addr[8]
.sym 2909 w_rx_09_fifo_full
.sym 2910 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 2912 w_rx_09_fifo_data[0]
.sym 2913 $PACKER_VCC_NET
.sym 2921 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 2924 rx_09_fifo.rd_addr[3]
.sym 2925 rx_09_fifo.wr_addr[4]
.sym 2928 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 2931 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 2964 lvds_rx_09_inst.r_data[1]
.sym 3031 lvds_rx_09_inst.r_data[1]
.sym 3041 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 3042 lvds_clock_$glb_clk
.sym 3044 w_rx_09_fifo_data[1]
.sym 3049 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 3058 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3060 lvds_rx_09_inst.r_data[1]
.sym 3063 w_rx_09_fifo_full
.sym 3070 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 3073 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 3076 $PACKER_VCC_NET
.sym 3083 lvds_rx_09_inst.r_data[1]
.sym 3091 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3101 w_lvds_rx_09_d0
.sym 3149 w_lvds_rx_09_d0
.sym 3176 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 3177 lvds_clock_$glb_clk
.sym 3179 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3181 lvds_rx_24_inst.r_data[3]
.sym 3185 lvds_rx_24_inst.r_data[1]
.sym 3186 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 3187 smi_ctrl_ins.int_cnt_24[3]
.sym 3191 i_smi_a2$SB_IO_IN
.sym 3195 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 3197 rx_24_fifo.wr_addr[5]
.sym 3198 rx_24_fifo.wr_addr[7]
.sym 3202 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 3206 $PACKER_VCC_NET
.sym 3209 $PACKER_VCC_NET
.sym 3213 $PACKER_VCC_NET
.sym 3221 i_smi_a2$SB_IO_IN
.sym 3236 lvds_rx_24_inst.r_data[0]
.sym 3261 w_lvds_rx_09_d1
.sym 3277 w_lvds_rx_09_d1
.sym 3310 lvds_rx_24_inst.r_data[0]
.sym 3311 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3312 lvds_clock_$glb_clk
.sym 3313 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3314 w_rx_24_fifo_data[3]
.sym 3315 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3316 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 3318 w_rx_24_fifo_data[8]
.sym 3320 w_rx_24_fifo_data[2]
.sym 3340 lvds_rx_24_inst.r_data[10]
.sym 3341 w_lvds_rx_24_d1
.sym 3343 smi_ctrl_ins.int_cnt_24[3]
.sym 3344 smi_ctrl_ins.int_cnt_24[4]
.sym 3349 smi_ctrl_ins.int_cnt_24[3]
.sym 3352 lvds_rx_24_inst.r_data[8]
.sym 3374 lvds_rx_24_inst.r_data[2]
.sym 3375 lvds_rx_24_inst.r_data[6]
.sym 3378 lvds_rx_24_inst.r_data[8]
.sym 3379 w_lvds_rx_24_d0
.sym 3397 lvds_rx_24_inst.r_data[4]
.sym 3401 lvds_rx_24_inst.r_data[4]
.sym 3420 lvds_rx_24_inst.r_data[6]
.sym 3425 w_lvds_rx_24_d0
.sym 3431 lvds_rx_24_inst.r_data[8]
.sym 3439 lvds_rx_24_inst.r_data[2]
.sym 3446 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3447 lvds_clock_$glb_clk
.sym 3448 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3449 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3451 lvds_rx_09_inst.r_data[2]
.sym 3452 w_rx_24_fifo_data[0]
.sym 3453 $PACKER_VCC_NET
.sym 3455 lvds_rx_09_inst.r_data[0]
.sym 3462 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 3463 lvds_rx_24_inst.r_data[10]
.sym 3472 rx_24_fifo.wr_addr[7]
.sym 3473 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 3484 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3489 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 3512 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3518 w_lvds_rx_09_d0
.sym 3520 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3521 $PACKER_VCC_NET
.sym 3523 w_lvds_rx_09_d1
.sym 3543 w_lvds_rx_09_d1
.sym 3548 $PACKER_VCC_NET
.sym 3559 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3560 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3561 w_lvds_rx_09_d0
.sym 3562 w_lvds_rx_09_d1
.sym 3573 w_lvds_rx_09_d0
.sym 3581 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3582 lvds_clock_$glb_clk
.sym 3583 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3588 w_rx_09_fifo_data[2]
.sym 3608 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 3609 $PACKER_VCC_NET
.sym 3612 $PACKER_VCC_NET
.sym 3614 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3618 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 3649 w_lvds_rx_24_d0
.sym 3651 lvds_rx_24_inst.r_data[8]
.sym 3668 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3691 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3709 lvds_rx_24_inst.r_data[8]
.sym 3714 w_lvds_rx_24_d0
.sym 3716 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 3717 lvds_clock_$glb_clk
.sym 3720 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 3722 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 3723 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3724 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3726 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3742 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 3751 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 3752 w_rx_24_fifo_data[10]
.sym 3760 i_smi_a2$SB_IO_IN
.sym 3774 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 3775 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 3778 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3785 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3788 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3792 w_lvds_rx_24_d0
.sym 3796 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3798 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3801 w_lvds_rx_24_d1
.sym 3802 lvds_rx_24_inst.o_debug_state[0]
.sym 3805 w_lvds_rx_24_d1
.sym 3806 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3807 w_lvds_rx_24_d0
.sym 3808 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 3811 lvds_rx_24_inst.o_debug_state[0]
.sym 3812 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3813 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3814 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3817 w_lvds_rx_24_d0
.sym 3819 w_lvds_rx_24_d1
.sym 3823 lvds_rx_24_inst.o_debug_state[0]
.sym 3824 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3825 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3826 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3829 w_lvds_rx_24_d1
.sym 3835 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3836 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3837 lvds_rx_24_inst.o_debug_state[0]
.sym 3838 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3848 w_lvds_rx_24_d0
.sym 3851 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 3852 lvds_clock_$glb_clk
.sym 3853 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 3854 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3857 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3860 lvds_rx_24_inst.o_debug_state[0]
.sym 3867 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 3869 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 3912 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3913 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3915 $PACKER_VCC_NET
.sym 3918 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 3919 lvds_rx_24_inst.r_phase_count[1]
.sym 3920 $PACKER_VCC_NET
.sym 3924 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3925 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3929 lvds_rx_24_inst.o_debug_state[0]
.sym 3931 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3934 lvds_rx_24_inst.r_phase_count[0]
.sym 3936 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3937 lvds_rx_24_inst.o_debug_state[0]
.sym 3938 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3939 $nextpnr_ICESTORM_LC_3$O
.sym 3942 lvds_rx_24_inst.r_phase_count[0]
.sym 3945 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3947 $PACKER_VCC_NET
.sym 3948 lvds_rx_24_inst.r_phase_count[1]
.sym 3949 lvds_rx_24_inst.r_phase_count[0]
.sym 3953 $PACKER_VCC_NET
.sym 3954 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3955 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3960 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3964 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3970 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3971 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3972 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3973 lvds_rx_24_inst.o_debug_state[0]
.sym 3976 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3978 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3979 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3982 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3983 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3984 lvds_rx_24_inst.o_debug_state[0]
.sym 3985 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3986 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 3987 lvds_clock_$glb_clk
.sym 3988 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 4002 lvds_rx_24_inst.o_debug_state[0]
.sym 4004 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4207 i_smi_a3$SB_IO_IN
.sym 4238 w_rx_09_fifo_pulled_data[28]
.sym 4242 w_rx_09_fifo_pulled_data[29]
.sym 4262 lvds_rx_09_inst.r_data[2]
.sym 4282 lvds_rx_09_inst.r_data[4]
.sym 4286 lvds_rx_09_inst.r_data[5]
.sym 4297 lvds_rx_09_inst.r_data[3]
.sym 4298 lvds_rx_09_inst.r_data[2]
.sym 4325 lvds_rx_09_inst.r_data[4]
.sym 4330 lvds_rx_09_inst.r_data[2]
.sym 4344 lvds_rx_09_inst.r_data[5]
.sym 4355 lvds_rx_09_inst.r_data[3]
.sym 4358 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4366 w_rx_09_fifo_pulled_data[30]
.sym 4370 w_rx_09_fifo_pulled_data[31]
.sym 4377 rx_09_fifo.wr_addr[3]
.sym 4378 rx_09_fifo.wr_addr[4]
.sym 4382 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4383 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 4387 rx_09_fifo.wr_addr[2]
.sym 4388 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4396 rx_09_fifo.wr_addr[7]
.sym 4407 smi_ctrl_ins.soe_and_reset
.sym 4409 w_rx_09_fifo_data[7]
.sym 4414 w_rx_09_fifo_pulled_data[18]
.sym 4415 rx_09_fifo.rd_addr[8]
.sym 4417 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 4419 lvds_rx_09_inst.r_data[8]
.sym 4420 $PACKER_VCC_NET
.sym 4421 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4422 smi_ctrl_ins.int_cnt_09[3]
.sym 4424 $PACKER_VCC_NET
.sym 4427 i_smi_a1_SB_LUT4_I1_O
.sym 4428 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4430 lvds_rx_09_inst.r_data[9]
.sym 4431 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 4435 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4452 lvds_rx_09_inst.r_data[3]
.sym 4457 lvds_rx_09_inst.r_data[5]
.sym 4466 lvds_rx_09_inst.r_data[2]
.sym 4468 lvds_rx_09_inst.r_data[7]
.sym 4469 lvds_rx_09_inst.r_data[4]
.sym 4471 lvds_rx_09_inst.r_data[6]
.sym 4481 lvds_rx_09_inst.r_data[7]
.sym 4489 lvds_rx_09_inst.r_data[5]
.sym 4493 lvds_rx_09_inst.r_data[2]
.sym 4499 lvds_rx_09_inst.r_data[6]
.sym 4508 lvds_rx_09_inst.r_data[4]
.sym 4519 lvds_rx_09_inst.r_data[3]
.sym 4521 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4523 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 4525 w_rx_09_fifo_pulled_data[0]
.sym 4529 w_rx_09_fifo_pulled_data[1]
.sym 4535 lvds_rx_09_inst.r_data[2]
.sym 4536 rx_09_fifo.wr_addr[6]
.sym 4537 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 4539 rx_09_fifo.rd_addr[7]
.sym 4540 lvds_rx_09_inst.r_data[9]
.sym 4541 rx_09_fifo.rd_addr[3]
.sym 4544 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 4545 w_rx_09_fifo_pulled_data[30]
.sym 4546 lvds_rx_09_inst.r_data[8]
.sym 4549 lvds_rx_09_inst.r_data[7]
.sym 4550 rx_09_fifo.wr_addr[8]
.sym 4552 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4553 rx_09_fifo.wr_addr[6]
.sym 4554 w_smi_data_output[1]
.sym 4556 rx_09_fifo.wr_addr[2]
.sym 4557 i_smi_a3$SB_IO_IN
.sym 4558 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4559 w_rx_09_fifo_pulled_data[17]
.sym 4565 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4566 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 4567 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 4569 smi_ctrl_ins.int_cnt_09[3]
.sym 4572 smi_ctrl_ins.int_cnt_09[4]
.sym 4574 smi_ctrl_ins.soe_and_reset
.sym 4576 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4577 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 4578 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 4579 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 4580 w_rx_09_fifo_pulled_data[18]
.sym 4582 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 4583 w_rx_09_fifo_pulled_data[17]
.sym 4586 w_rx_09_fifo_pulled_data[1]
.sym 4587 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4588 smi_ctrl_ins.int_cnt_09[3]
.sym 4590 w_rx_09_fifo_pulled_data[2]
.sym 4592 i_smi_a1_SB_LUT4_I1_O
.sym 4593 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4594 w_rx_09_fifo_pulled_data[3]
.sym 4595 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 4596 w_rx_09_fifo_pulled_data[19]
.sym 4598 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 4599 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 4600 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4601 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 4604 smi_ctrl_ins.int_cnt_09[3]
.sym 4605 w_rx_09_fifo_pulled_data[19]
.sym 4606 smi_ctrl_ins.int_cnt_09[4]
.sym 4607 w_rx_09_fifo_pulled_data[3]
.sym 4610 smi_ctrl_ins.int_cnt_09[3]
.sym 4611 smi_ctrl_ins.int_cnt_09[4]
.sym 4612 w_rx_09_fifo_pulled_data[17]
.sym 4613 w_rx_09_fifo_pulled_data[1]
.sym 4616 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 4617 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4618 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4619 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4628 smi_ctrl_ins.int_cnt_09[4]
.sym 4629 w_rx_09_fifo_pulled_data[18]
.sym 4630 smi_ctrl_ins.int_cnt_09[3]
.sym 4631 w_rx_09_fifo_pulled_data[2]
.sym 4640 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 4641 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4642 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 4643 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 4644 i_smi_a1_SB_LUT4_I1_O
.sym 4645 smi_ctrl_ins.soe_and_reset
.sym 4648 w_rx_09_fifo_pulled_data[2]
.sym 4652 w_rx_09_fifo_pulled_data[3]
.sym 4655 w_rx_09_fifo_data[25]
.sym 4660 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4661 rx_09_fifo.wr_addr[6]
.sym 4662 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4664 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 4665 smi_ctrl_ins.int_cnt_09[3]
.sym 4666 rx_09_fifo.wr_addr[6]
.sym 4669 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4670 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 4671 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 4672 rx_09_fifo.rd_addr[4]
.sym 4674 rx_09_fifo.wr_addr[7]
.sym 4676 rx_09_fifo.rd_addr[6]
.sym 4678 rx_09_fifo.rd_addr[7]
.sym 4680 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4682 w_rx_09_fifo_pulled_data[19]
.sym 4688 rx_09_fifo.rd_addr[8]
.sym 4691 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 4692 rx_09_fifo.rd_addr[6]
.sym 4693 rx_09_fifo.rd_addr[4]
.sym 4697 rx_09_fifo.wr_addr[8]
.sym 4698 lvds_rx_09_inst.r_data[6]
.sym 4700 rx_09_fifo.wr_addr[2]
.sym 4705 rx_09_fifo.rd_addr[3]
.sym 4707 rx_09_fifo.wr_addr[3]
.sym 4709 lvds_rx_09_inst.r_data[7]
.sym 4710 rx_09_fifo.wr_addr[6]
.sym 4711 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 4712 rx_09_fifo.wr_addr[4]
.sym 4713 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 4717 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 4724 lvds_rx_09_inst.r_data[7]
.sym 4727 rx_09_fifo.rd_addr[3]
.sym 4728 rx_09_fifo.rd_addr[8]
.sym 4729 rx_09_fifo.wr_addr[3]
.sym 4730 rx_09_fifo.wr_addr[8]
.sym 4734 rx_09_fifo.wr_addr[3]
.sym 4741 lvds_rx_09_inst.r_data[6]
.sym 4745 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 4746 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 4747 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 4751 rx_09_fifo.rd_addr[4]
.sym 4752 rx_09_fifo.rd_addr[6]
.sym 4753 rx_09_fifo.wr_addr[4]
.sym 4754 rx_09_fifo.wr_addr[6]
.sym 4757 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 4763 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 4764 rx_09_fifo.rd_addr[6]
.sym 4765 rx_09_fifo.wr_addr[2]
.sym 4766 rx_09_fifo.wr_addr[6]
.sym 4767 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4771 w_rx_09_fifo_pulled_data[16]
.sym 4775 w_rx_09_fifo_pulled_data[17]
.sym 4782 rx_09_fifo.rd_addr[7]
.sym 4783 rx_09_fifo.rd_addr[4]
.sym 4784 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 4785 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 4787 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4788 rx_09_fifo.rd_addr[8]
.sym 4789 $PACKER_VCC_NET
.sym 4790 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 4792 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4794 rx_09_fifo.wr_addr[2]
.sym 4796 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4797 rx_09_fifo.rd_addr[8]
.sym 4799 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 4800 w_rx_09_fifo_pulled_data[18]
.sym 4803 rx_09_fifo.rd_addr[8]
.sym 4804 rx_09_fifo.wr_addr[8]
.sym 4805 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 4813 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 4814 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4815 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 4817 rx_09_fifo.rd_addr[7]
.sym 4818 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 4820 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 4821 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 4822 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 4823 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4824 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 4825 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 4826 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 4827 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 4831 rx_09_fifo.wr_addr[2]
.sym 4832 rx_09_fifo.rd_addr[4]
.sym 4834 rx_09_fifo.wr_addr[7]
.sym 4836 rx_09_fifo.rd_addr[6]
.sym 4840 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4844 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 4845 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4846 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 4847 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4853 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 4858 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 4862 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 4863 rx_09_fifo.rd_addr[7]
.sym 4864 rx_09_fifo.wr_addr[7]
.sym 4865 rx_09_fifo.wr_addr[2]
.sym 4870 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 4877 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4880 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 4881 rx_09_fifo.rd_addr[4]
.sym 4882 rx_09_fifo.rd_addr[6]
.sym 4883 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 4888 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 4890 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 4891 lvds_clock_$glb_clk
.sym 4892 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 4894 w_rx_09_fifo_pulled_data[18]
.sym 4898 w_rx_09_fifo_pulled_data[19]
.sym 4905 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 4907 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4908 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4911 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4913 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 4914 rx_09_fifo.wr_addr[3]
.sym 4915 rx_09_fifo.wr_addr[2]
.sym 4918 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4921 $PACKER_VCC_NET
.sym 4924 i_smi_a1_SB_LUT4_I1_O
.sym 4926 $PACKER_VCC_NET
.sym 4927 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 4928 rx_09_fifo.wr_addr[7]
.sym 4936 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4939 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4941 rx_09_fifo.wr_addr[7]
.sym 4946 rx_09_fifo.wr_addr[2]
.sym 4947 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4950 rx_09_fifo.wr_addr[4]
.sym 4953 rx_09_fifo.wr_addr[3]
.sym 4954 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4964 rx_09_fifo.wr_addr[6]
.sym 4966 $nextpnr_ICESTORM_LC_4$O
.sym 4968 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4972 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 4974 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4976 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4978 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 4980 rx_09_fifo.wr_addr[2]
.sym 4982 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 4984 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 4987 rx_09_fifo.wr_addr[3]
.sym 4988 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 4990 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 4993 rx_09_fifo.wr_addr[4]
.sym 4994 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 4996 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 4998 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5000 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 5002 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 5004 rx_09_fifo.wr_addr[6]
.sym 5006 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 5008 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 5011 rx_09_fifo.wr_addr[7]
.sym 5012 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 5017 w_rx_09_fifo_pulled_data[24]
.sym 5021 w_rx_09_fifo_pulled_data[25]
.sym 5029 $PACKER_VCC_NET
.sym 5035 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 5043 w_rx_24_fifo_data[26]
.sym 5049 i_smi_a3$SB_IO_IN
.sym 5051 w_rx_24_fifo_data[25]
.sym 5052 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 5057 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 5058 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 5059 rx_09_fifo.wr_addr[8]
.sym 5060 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 5061 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5062 rx_09_fifo.rd_addr[7]
.sym 5063 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5064 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5065 w_rx_09_fifo_full
.sym 5066 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 5067 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 5068 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 5069 rx_09_fifo.rd_addr[4]
.sym 5070 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 5071 rx_09_fifo.rd_addr[3]
.sym 5072 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 5073 rx_09_fifo.rd_addr[8]
.sym 5074 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 5075 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 5077 w_rx_09_fifo_push
.sym 5078 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 5081 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 5083 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5084 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 5085 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5089 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 5092 rx_09_fifo.wr_addr[8]
.sym 5093 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 5098 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 5099 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 5102 rx_09_fifo.rd_addr[8]
.sym 5103 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5104 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 5105 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 5108 rx_09_fifo.rd_addr[4]
.sym 5109 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 5110 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 5111 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 5114 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 5115 rx_09_fifo.rd_addr[3]
.sym 5116 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 5117 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 5120 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 5121 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 5122 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 5123 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 5126 w_rx_09_fifo_push
.sym 5127 rx_09_fifo.rd_addr[7]
.sym 5128 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 5129 w_rx_09_fifo_full
.sym 5132 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5133 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5134 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5135 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5140 w_rx_09_fifo_pulled_data[26]
.sym 5144 w_rx_09_fifo_pulled_data[27]
.sym 5153 rx_09_fifo.wr_addr[8]
.sym 5158 rx_09_fifo.wr_addr[6]
.sym 5159 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 5160 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5162 $PACKER_VCC_NET
.sym 5168 w_rx_09_fifo_data[1]
.sym 5171 w_rx_24_fifo_pulled_data[18]
.sym 5174 w_rx_24_fifo_pulled_data[10]
.sym 5183 $PACKER_VCC_NET
.sym 5185 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 5187 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5192 w_rx_09_fifo_push
.sym 5193 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5195 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5199 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5207 w_rx_09_fifo_data[0]
.sym 5213 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5214 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 5215 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5216 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5219 w_rx_09_fifo_push
.sym 5221 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5232 w_rx_09_fifo_data[0]
.sym 5240 $PACKER_VCC_NET
.sym 5260 lvds_clock_$glb_clk
.sym 5261 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5263 w_rx_24_fifo_pulled_data[0]
.sym 5267 w_rx_24_fifo_pulled_data[1]
.sym 5276 rx_09_fifo.rd_addr[0]
.sym 5278 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 5279 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 5280 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5282 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 5283 rx_09_fifo.rd_addr[7]
.sym 5285 rx_09_fifo.rd_addr[4]
.sym 5288 smi_ctrl_ins.int_cnt_24[4]
.sym 5289 rx_09_fifo.rd_addr[8]
.sym 5290 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 5291 w_rx_09_fifo_data[2]
.sym 5294 w_rx_24_fifo_data[8]
.sym 5295 lvds_rx_24_inst.r_data[3]
.sym 5297 w_rx_24_fifo_pulled_data[17]
.sym 5303 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5314 smi_ctrl_ins.int_cnt_24[3]
.sym 5320 w_rx_24_fifo_pulled_data[2]
.sym 5321 w_lvds_rx_09_d1
.sym 5331 w_rx_24_fifo_pulled_data[18]
.sym 5336 w_lvds_rx_09_d1
.sym 5366 w_rx_24_fifo_pulled_data[2]
.sym 5367 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5368 w_rx_24_fifo_pulled_data[18]
.sym 5369 smi_ctrl_ins.int_cnt_24[3]
.sym 5382 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 5383 lvds_clock_$glb_clk
.sym 5386 w_rx_24_fifo_pulled_data[2]
.sym 5390 w_rx_24_fifo_pulled_data[3]
.sym 5393 lvds_rx_24_inst.o_debug_state[0]
.sym 5396 lvds_rx_24_inst.o_debug_state[0]
.sym 5398 smi_ctrl_ins.int_cnt_24[4]
.sym 5399 rx_24_fifo.wr_addr[6]
.sym 5402 lvds_rx_24_inst.r_data[10]
.sym 5403 smi_ctrl_ins.int_cnt_24[3]
.sym 5405 rx_24_fifo.wr_addr[4]
.sym 5407 rx_24_fifo.wr_addr[8]
.sym 5411 rx_24_fifo.wr_addr[4]
.sym 5412 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 5413 rx_24_fifo.wr_addr[9]
.sym 5415 w_rx_24_fifo_pulled_data[1]
.sym 5416 w_rx_24_fifo_pulled_data[19]
.sym 5417 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5419 rx_24_fifo.rd_addr[9]
.sym 5420 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5427 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5432 w_rx_24_fifo_pulled_data[19]
.sym 5443 smi_ctrl_ins.int_cnt_24[3]
.sym 5444 w_rx_24_fifo_pulled_data[10]
.sym 5448 smi_ctrl_ins.int_cnt_24[4]
.sym 5449 w_lvds_rx_24_d1
.sym 5452 w_rx_24_fifo_pulled_data[26]
.sym 5455 w_rx_24_fifo_pulled_data[3]
.sym 5456 lvds_rx_24_inst.r_data[1]
.sym 5459 w_rx_24_fifo_pulled_data[10]
.sym 5460 w_rx_24_fifo_pulled_data[26]
.sym 5461 smi_ctrl_ins.int_cnt_24[4]
.sym 5462 smi_ctrl_ins.int_cnt_24[3]
.sym 5474 lvds_rx_24_inst.r_data[1]
.sym 5496 w_lvds_rx_24_d1
.sym 5501 smi_ctrl_ins.int_cnt_24[3]
.sym 5502 w_rx_24_fifo_pulled_data[19]
.sym 5503 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5504 w_rx_24_fifo_pulled_data[3]
.sym 5505 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 5506 lvds_clock_$glb_clk
.sym 5507 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5509 w_rx_24_fifo_pulled_data[24]
.sym 5513 w_rx_24_fifo_pulled_data[25]
.sym 5521 $PACKER_VCC_NET
.sym 5523 w_rx_24_fifo_data[21]
.sym 5526 lvds_rx_24_inst.r_data[3]
.sym 5529 w_rx_24_fifo_data[27]
.sym 5533 rx_24_fifo.rd_addr[7]
.sym 5534 rx_24_fifo.rd_addr[6]
.sym 5535 w_rx_24_fifo_data[26]
.sym 5536 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 5538 w_rx_24_fifo_pulled_data[26]
.sym 5539 i_smi_a2$SB_IO_IN
.sym 5541 rx_24_fifo.rd_addr[5]
.sym 5542 i_smi_a3$SB_IO_IN
.sym 5549 lvds_rx_24_inst.r_data[6]
.sym 5553 lvds_rx_24_inst.r_data[0]
.sym 5555 lvds_rx_24_inst.r_data[1]
.sym 5557 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5560 smi_ctrl_ins.int_cnt_24[4]
.sym 5567 w_rx_24_fifo_pulled_data[17]
.sym 5569 smi_ctrl_ins.int_cnt_24[3]
.sym 5570 w_rx_24_fifo_pulled_data[27]
.sym 5575 w_rx_24_fifo_pulled_data[1]
.sym 5577 smi_ctrl_ins.int_cnt_24[3]
.sym 5580 w_rx_24_fifo_pulled_data[11]
.sym 5582 lvds_rx_24_inst.r_data[1]
.sym 5588 smi_ctrl_ins.int_cnt_24[3]
.sym 5589 smi_ctrl_ins.int_cnt_24[4]
.sym 5590 w_rx_24_fifo_pulled_data[27]
.sym 5591 w_rx_24_fifo_pulled_data[11]
.sym 5594 w_rx_24_fifo_pulled_data[17]
.sym 5595 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5596 smi_ctrl_ins.int_cnt_24[3]
.sym 5597 w_rx_24_fifo_pulled_data[1]
.sym 5608 lvds_rx_24_inst.r_data[6]
.sym 5620 lvds_rx_24_inst.r_data[0]
.sym 5628 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 5629 lvds_clock_$glb_clk
.sym 5632 w_rx_24_fifo_pulled_data[26]
.sym 5636 w_rx_24_fifo_pulled_data[27]
.sym 5643 $PACKER_VCC_NET
.sym 5644 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5649 rx_24_fifo.wr_addr[8]
.sym 5655 rx_24_fifo.rd_addr[8]
.sym 5658 w_rx_24_fifo_pulled_data[10]
.sym 5661 rx_24_fifo.rd_addr[5]
.sym 5663 rx_24_fifo.rd_addr[9]
.sym 5664 rx_24_fifo.rd_addr[6]
.sym 5665 rx_24_fifo.rd_addr[7]
.sym 5666 w_rx_24_fifo_pulled_data[11]
.sym 5674 smi_ctrl_ins.int_cnt_24[4]
.sym 5678 lvds_rx_09_inst.r_data[0]
.sym 5679 smi_ctrl_ins.int_cnt_24[3]
.sym 5683 $PACKER_VCC_NET
.sym 5685 w_rx_24_fifo_pulled_data[25]
.sym 5686 w_lvds_rx_09_d0
.sym 5693 w_rx_24_fifo_pulled_data[9]
.sym 5703 w_rx_24_fifo_data[0]
.sym 5705 w_rx_24_fifo_pulled_data[25]
.sym 5706 smi_ctrl_ins.int_cnt_24[3]
.sym 5707 smi_ctrl_ins.int_cnt_24[4]
.sym 5708 w_rx_24_fifo_pulled_data[9]
.sym 5717 lvds_rx_09_inst.r_data[0]
.sym 5726 w_rx_24_fifo_data[0]
.sym 5731 $PACKER_VCC_NET
.sym 5744 w_lvds_rx_09_d0
.sym 5751 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 5752 lvds_clock_$glb_clk
.sym 5753 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 5755 w_rx_24_fifo_pulled_data[8]
.sym 5759 w_rx_24_fifo_pulled_data[9]
.sym 5767 $PACKER_VCC_NET
.sym 5770 rx_24_fifo.wr_addr[3]
.sym 5774 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5778 w_rx_09_fifo_data[2]
.sym 5779 w_lvds_rx_09_d1
.sym 5782 w_lvds_rx_09_d0
.sym 5784 rx_24_fifo.rd_addr[0]
.sym 5786 w_rx_24_fifo_data[8]
.sym 5788 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 5789 w_rx_24_fifo_pulled_data[17]
.sym 5801 lvds_rx_09_inst.r_data[0]
.sym 5854 lvds_rx_09_inst.r_data[0]
.sym 5874 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 5875 lvds_clock_$glb_clk
.sym 5878 w_rx_24_fifo_pulled_data[10]
.sym 5882 w_rx_24_fifo_pulled_data[11]
.sym 5892 rx_24_fifo.wr_addr[4]
.sym 5894 rx_24_fifo.wr_addr[7]
.sym 5895 rx_24_fifo.wr_addr[6]
.sym 5896 w_rx_24_fifo_data[16]
.sym 5898 rx_24_fifo.wr_addr[8]
.sym 5903 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5904 rx_24_fifo.wr_addr[6]
.sym 5905 rx_24_fifo.wr_addr[5]
.sym 5908 rx_24_fifo.wr_addr[9]
.sym 5910 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 5911 rx_24_fifo.rd_addr[9]
.sym 5912 w_rx_24_fifo_pulled_data[19]
.sym 5920 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5924 lvds_rx_24_inst.o_debug_state[0]
.sym 5926 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5928 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5929 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 5930 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 5931 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5939 w_lvds_rx_09_d1
.sym 5942 w_lvds_rx_09_d0
.sym 5943 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 5945 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5957 w_lvds_rx_09_d1
.sym 5958 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 5959 w_lvds_rx_09_d0
.sym 5960 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5969 w_lvds_rx_09_d1
.sym 5970 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5971 w_lvds_rx_09_d0
.sym 5972 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 5975 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5976 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5977 lvds_rx_24_inst.o_debug_state[0]
.sym 5978 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5981 w_lvds_rx_09_d0
.sym 5982 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5983 w_lvds_rx_09_d1
.sym 5984 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 5993 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5994 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 5995 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 5997 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5998 lvds_clock_$glb_clk
.sym 5999 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 6001 w_rx_24_fifo_pulled_data[16]
.sym 6005 w_rx_24_fifo_pulled_data[17]
.sym 6014 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 6016 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 6021 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 6023 $PACKER_VCC_NET
.sym 6025 rx_24_fifo.rd_addr[7]
.sym 6026 rx_24_fifo.rd_addr[6]
.sym 6028 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 6029 rx_24_fifo.rd_addr[5]
.sym 6033 i_smi_a3$SB_IO_IN
.sym 6047 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 6053 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6057 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 6063 lvds_rx_24_inst.o_debug_state[0]
.sym 6064 w_lvds_rx_24_d0
.sym 6068 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 6069 w_lvds_rx_24_d1
.sym 6071 lvds_rx_24_inst.o_debug_state[0]
.sym 6074 lvds_rx_24_inst.o_debug_state[0]
.sym 6075 w_lvds_rx_24_d0
.sym 6076 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 6077 w_lvds_rx_24_d1
.sym 6092 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6093 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 6094 lvds_rx_24_inst.o_debug_state[0]
.sym 6110 lvds_rx_24_inst.o_debug_state[0]
.sym 6111 w_lvds_rx_24_d1
.sym 6112 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 6113 w_lvds_rx_24_d0
.sym 6120 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 6121 lvds_clock_$glb_clk
.sym 6122 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 6124 w_rx_24_fifo_pulled_data[18]
.sym 6128 w_rx_24_fifo_pulled_data[19]
.sym 6135 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 6138 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 6140 rx_24_fifo.wr_addr[8]
.sym 6142 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6145 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 6146 $PACKER_VCC_NET
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6254 o_shdn_tx_lna$SB_IO_OUT
.sym 6264 w_rx_24_fifo_data[10]
.sym 6285 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6303 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 io_smi_data[2]$SB_IO_OUT
.sym 6349 io_smi_data[1]$SB_IO_OUT
.sym 6386 rx_09_fifo.wr_addr[8]
.sym 6387 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 6390 rx_09_fifo.wr_addr[4]
.sym 6391 rx_09_fifo.wr_addr[3]
.sym 6392 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6393 rx_09_fifo.wr_addr[7]
.sym 6394 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6395 rx_09_fifo.wr_addr[6]
.sym 6397 w_rx_09_fifo_data[4]
.sym 6398 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6399 rx_09_fifo.wr_addr[2]
.sym 6401 w_rx_09_fifo_data[5]
.sym 6404 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6415 $PACKER_VCC_NET
.sym 6422 w_rx_09_fifo_data[24]
.sym 6423 w_rx_09_fifo_data[26]
.sym 6424 w_rx_09_fifo_data[27]
.sym 6438 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6439 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6447 rx_09_fifo.wr_addr[8]
.sym 6448 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6452 w_rx_09_fifo_data[4]
.sym 6456 w_rx_09_fifo_data[5]
.sym 6459 $PACKER_VCC_NET
.sym 6465 i_smi_a3$SB_IO_IN
.sym 6466 w_rx_09_fifo_pulled_data[29]
.sym 6468 w_rx_09_fifo_pulled_data[28]
.sym 6473 w_smi_data_output[1]
.sym 6474 rx_09_fifo.wr_addr[8]
.sym 6475 rx_09_fifo.wr_addr[6]
.sym 6495 w_smi_data_output[2]
.sym 6496 w_rx_09_fifo_pulled_data[0]
.sym 6504 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6505 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 6509 rx_09_fifo.rd_addr[0]
.sym 6518 w_rx_09_fifo_data[26]
.sym 6522 io_smi_data[6]$SB_IO_OUT
.sym 6528 rx_09_fifo.rd_addr[4]
.sym 6530 rx_09_fifo.rd_addr[0]
.sym 6532 rx_09_fifo.rd_addr[6]
.sym 6534 w_rx_09_fifo_data[7]
.sym 6535 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 6538 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6539 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6541 rx_09_fifo.rd_addr[8]
.sym 6542 rx_09_fifo.rd_addr[7]
.sym 6546 w_rx_09_fifo_data[6]
.sym 6554 rx_09_fifo.rd_addr[3]
.sym 6557 $PACKER_VCC_NET
.sym 6558 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 6559 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6562 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 6563 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 6564 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 6565 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 6566 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 6567 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 6576 rx_09_fifo.rd_addr[0]
.sym 6577 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 6579 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6580 rx_09_fifo.rd_addr[3]
.sym 6581 rx_09_fifo.rd_addr[4]
.sym 6582 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6583 rx_09_fifo.rd_addr[6]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6585 rx_09_fifo.rd_addr[8]
.sym 6586 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 6587 r_counter_$glb_clk
.sym 6588 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_rx_09_fifo_data[7]
.sym 6597 w_rx_09_fifo_data[6]
.sym 6602 rx_09_fifo.rd_addr[4]
.sym 6604 w_rx_09_fifo_pulled_data[31]
.sym 6606 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6608 rx_09_fifo.rd_addr[6]
.sym 6610 rx_09_fifo.rd_addr[7]
.sym 6614 w_rx_09_fifo_data[27]
.sym 6620 rx_09_fifo.wr_addr[6]
.sym 6630 w_rx_09_fifo_data[24]
.sym 6634 rx_09_fifo.wr_addr[8]
.sym 6641 w_rx_09_fifo_data[25]
.sym 6642 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6643 $PACKER_VCC_NET
.sym 6645 rx_09_fifo.wr_addr[6]
.sym 6646 rx_09_fifo.wr_addr[4]
.sym 6648 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6651 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6653 rx_09_fifo.wr_addr[7]
.sym 6655 rx_09_fifo.wr_addr[2]
.sym 6656 rx_09_fifo.wr_addr[3]
.sym 6657 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6660 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 6662 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 6663 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 6664 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 6665 w_rx_09_fifo_data[10]
.sym 6666 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 6667 w_rx_09_fifo_data[11]
.sym 6668 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 6678 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6679 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6687 rx_09_fifo.wr_addr[8]
.sym 6688 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6692 w_rx_09_fifo_data[24]
.sym 6696 w_rx_09_fifo_data[25]
.sym 6699 $PACKER_VCC_NET
.sym 6705 smi_ctrl_ins.soe_and_reset
.sym 6706 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 6707 w_smi_data_output[3]
.sym 6710 rx_09_fifo.wr_addr[8]
.sym 6714 rx_09_fifo.rd_addr[8]
.sym 6716 rx_09_fifo.rd_addr[6]
.sym 6718 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6720 rx_09_fifo.rd_addr[3]
.sym 6726 rx_09_fifo.rd_addr[3]
.sym 6732 rx_09_fifo.rd_addr[0]
.sym 6734 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6735 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 6737 rx_09_fifo.rd_addr[7]
.sym 6739 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 6741 rx_09_fifo.rd_addr[8]
.sym 6743 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6745 $PACKER_VCC_NET
.sym 6746 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6748 rx_09_fifo.rd_addr[4]
.sym 6750 w_rx_09_fifo_data[26]
.sym 6751 rx_09_fifo.rd_addr[3]
.sym 6752 w_rx_09_fifo_data[27]
.sym 6757 rx_09_fifo.rd_addr[6]
.sym 6764 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 6765 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[0]
.sym 6767 w_rx_24_fifo_data[17]
.sym 6768 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 6769 w_rx_24_fifo_data[24]
.sym 6770 w_rx_09_fifo_data[11]
.sym 6771 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 6783 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6787 rx_09_fifo.rd_addr[6]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6789 rx_09_fifo.rd_addr[8]
.sym 6790 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 6791 r_counter_$glb_clk
.sym 6792 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_rx_09_fifo_data[27]
.sym 6801 w_rx_09_fifo_data[26]
.sym 6806 $PACKER_VCC_NET
.sym 6808 i_smi_a2_SB_LUT4_I1_O[0]
.sym 6809 lvds_rx_09_inst.r_data[9]
.sym 6811 rx_09_fifo.wr_addr[7]
.sym 6812 i_smi_a2_SB_LUT4_I1_O[0]
.sym 6813 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6815 lvds_rx_09_inst.r_data[8]
.sym 6817 smi_ctrl_ins.int_cnt_09[3]
.sym 6819 w_rx_09_fifo_push
.sym 6820 w_rx_09_fifo_data[10]
.sym 6822 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 6825 w_rx_09_fifo_pulled_data[0]
.sym 6826 smi_ctrl_ins.int_cnt_09[3]
.sym 6829 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6838 rx_09_fifo.wr_addr[2]
.sym 6841 rx_09_fifo.wr_addr[7]
.sym 6843 rx_09_fifo.wr_addr[8]
.sym 6844 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6845 rx_09_fifo.wr_addr[4]
.sym 6847 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6850 w_rx_09_fifo_data[9]
.sym 6852 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6854 rx_09_fifo.wr_addr[6]
.sym 6858 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6860 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 6861 w_rx_09_fifo_data[8]
.sym 6863 $PACKER_VCC_NET
.sym 6864 rx_09_fifo.wr_addr[3]
.sym 6869 w_rx_09_fifo_empty
.sym 6872 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 6873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6882 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6883 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6885 rx_09_fifo.wr_addr[2]
.sym 6886 rx_09_fifo.wr_addr[3]
.sym 6887 rx_09_fifo.wr_addr[4]
.sym 6888 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6889 rx_09_fifo.wr_addr[6]
.sym 6890 rx_09_fifo.wr_addr[7]
.sym 6891 rx_09_fifo.wr_addr[8]
.sym 6892 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6896 w_rx_09_fifo_data[8]
.sym 6900 w_rx_09_fifo_data[9]
.sym 6903 $PACKER_VCC_NET
.sym 6906 w_rx_24_fifo_pulled_data[18]
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6909 i_smi_a3$SB_IO_IN
.sym 6911 rx_09_fifo.wr_addr[4]
.sym 6912 w_rx_24_fifo_data[26]
.sym 6914 w_rx_24_fifo_data[25]
.sym 6918 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 6922 w_rx_09_fifo_pulled_data[11]
.sym 6928 rx_09_fifo.rd_addr[0]
.sym 6936 rx_09_fifo.rd_addr[4]
.sym 6937 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 6938 rx_09_fifo.rd_addr[0]
.sym 6940 $PACKER_VCC_NET
.sym 6942 w_rx_09_fifo_data[11]
.sym 6944 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6945 rx_09_fifo.rd_addr[6]
.sym 6947 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6950 rx_09_fifo.rd_addr[7]
.sym 6951 rx_09_fifo.rd_addr[8]
.sym 6955 rx_09_fifo.rd_addr[3]
.sym 6958 w_rx_09_fifo_data[10]
.sym 6960 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 6963 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6968 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 6969 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 6970 w_rx_24_fifo_empty
.sym 6972 smi_ctrl_ins.r_fifo_24_pull_1
.sym 6973 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6975 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 6984 rx_09_fifo.rd_addr[0]
.sym 6985 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 6987 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 6988 rx_09_fifo.rd_addr[3]
.sym 6989 rx_09_fifo.rd_addr[4]
.sym 6990 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6991 rx_09_fifo.rd_addr[6]
.sym 6992 rx_09_fifo.rd_addr[7]
.sym 6993 rx_09_fifo.rd_addr[8]
.sym 6994 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 6995 r_counter_$glb_clk
.sym 6996 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_rx_09_fifo_data[11]
.sym 7005 w_rx_09_fifo_data[10]
.sym 7011 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 7026 rx_09_fifo.wr_addr[4]
.sym 7032 rx_09_fifo.wr_addr[3]
.sym 7033 w_rx_24_fifo_data[24]
.sym 7038 rx_09_fifo.wr_addr[6]
.sym 7042 $PACKER_VCC_NET
.sym 7043 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7045 rx_09_fifo.wr_addr[7]
.sym 7047 rx_09_fifo.wr_addr[2]
.sym 7048 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7049 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7051 rx_09_fifo.wr_addr[4]
.sym 7053 rx_09_fifo.wr_addr[8]
.sym 7056 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7057 rx_09_fifo.wr_addr[3]
.sym 7062 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 7063 w_rx_09_fifo_data[1]
.sym 7065 w_rx_09_fifo_data[0]
.sym 7071 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 7072 lvds_rx_24_inst.r_data[9]
.sym 7073 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 7074 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 7075 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 7077 lvds_rx_24_inst.r_data[17]
.sym 7086 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7087 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7089 rx_09_fifo.wr_addr[2]
.sym 7090 rx_09_fifo.wr_addr[3]
.sym 7091 rx_09_fifo.wr_addr[4]
.sym 7092 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7093 rx_09_fifo.wr_addr[6]
.sym 7094 rx_09_fifo.wr_addr[7]
.sym 7095 rx_09_fifo.wr_addr[8]
.sym 7096 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7100 w_rx_09_fifo_data[0]
.sym 7104 w_rx_09_fifo_data[1]
.sym 7107 $PACKER_VCC_NET
.sym 7108 i_smi_a2_SB_LUT4_I1_O[1]
.sym 7113 rx_09_fifo.wr_addr[2]
.sym 7116 w_rx_09_fifo_pulled_data[24]
.sym 7117 w_rx_09_fifo_pulled_data[9]
.sym 7119 rx_09_fifo.wr_addr[8]
.sym 7122 smi_ctrl_ins.int_cnt_09[4]
.sym 7123 smi_ctrl_ins.soe_and_reset
.sym 7124 rx_09_fifo.rd_addr[6]
.sym 7127 rx_24_fifo.wr_addr[3]
.sym 7128 rx_09_fifo.rd_addr[3]
.sym 7131 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7132 w_rx_24_fifo_data[19]
.sym 7134 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7140 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7141 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 7144 rx_09_fifo.rd_addr[4]
.sym 7145 rx_09_fifo.rd_addr[3]
.sym 7147 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 7149 rx_09_fifo.rd_addr[6]
.sym 7150 rx_09_fifo.rd_addr[7]
.sym 7151 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 7153 $PACKER_VCC_NET
.sym 7154 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 7155 rx_09_fifo.rd_addr[0]
.sym 7160 w_rx_09_fifo_data[3]
.sym 7165 w_rx_09_fifo_data[2]
.sym 7171 rx_09_fifo.rd_addr[8]
.sym 7172 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 7173 w_rx_24_fifo_data[18]
.sym 7174 w_rx_24_fifo_data[19]
.sym 7175 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 7176 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7178 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 7188 rx_09_fifo.rd_addr[0]
.sym 7189 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 7191 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 7192 rx_09_fifo.rd_addr[3]
.sym 7193 rx_09_fifo.rd_addr[4]
.sym 7194 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 7195 rx_09_fifo.rd_addr[6]
.sym 7196 rx_09_fifo.rd_addr[7]
.sym 7197 rx_09_fifo.rd_addr[8]
.sym 7198 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 7199 r_counter_$glb_clk
.sym 7200 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 7201 $PACKER_VCC_NET
.sym 7205 w_rx_09_fifo_data[3]
.sym 7209 w_rx_09_fifo_data[2]
.sym 7210 rx_24_fifo.rd_addr[8]
.sym 7213 rx_24_fifo.rd_addr[8]
.sym 7215 i_smi_a1_SB_LUT4_I1_O
.sym 7216 rx_09_fifo.wr_addr[7]
.sym 7218 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7220 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7221 rx_24_fifo.rd_addr[9]
.sym 7225 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7226 lvds_rx_24_inst.r_data[9]
.sym 7228 rx_24_fifo.rd_addr[6]
.sym 7230 w_rx_24_fifo_data[4]
.sym 7231 w_rx_09_fifo_push
.sym 7232 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7233 w_rx_24_fifo_pulled_data[16]
.sym 7234 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7237 w_rx_24_fifo_data[18]
.sym 7244 w_rx_24_fifo_data[25]
.sym 7253 rx_24_fifo.wr_addr[4]
.sym 7255 rx_24_fifo.wr_addr[8]
.sym 7257 rx_24_fifo.wr_addr[6]
.sym 7260 w_rx_24_fifo_data[24]
.sym 7262 $PACKER_VCC_NET
.sym 7263 rx_24_fifo.wr_addr[7]
.sym 7265 rx_24_fifo.wr_addr[3]
.sym 7266 rx_24_fifo.wr_addr[9]
.sym 7267 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7268 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7269 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7270 rx_24_fifo.wr_addr[5]
.sym 7273 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7274 w_rx_24_fifo_data[4]
.sym 7277 w_rx_24_fifo_data[11]
.sym 7278 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7290 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7291 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7293 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.wr_addr[4]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.wr_addr[7]
.sym 7299 rx_24_fifo.wr_addr[8]
.sym 7300 rx_24_fifo.wr_addr[9]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7304 w_rx_24_fifo_data[24]
.sym 7308 w_rx_24_fifo_data[25]
.sym 7311 $PACKER_VCC_NET
.sym 7312 smi_ctrl_ins.int_cnt_24[4]
.sym 7319 i_smi_a2$SB_IO_IN
.sym 7320 rx_24_fifo.rd_addr[5]
.sym 7322 i_smi_a3$SB_IO_IN
.sym 7323 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7324 rx_24_fifo.rd_addr[7]
.sym 7325 rx_24_fifo.rd_addr[5]
.sym 7327 rx_24_fifo.rd_addr[6]
.sym 7330 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7334 rx_24_fifo.rd_addr[0]
.sym 7337 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7338 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7339 rx_24_fifo.wr_addr[6]
.sym 7346 w_rx_24_fifo_data[27]
.sym 7347 rx_24_fifo.rd_addr[9]
.sym 7348 $PACKER_VCC_NET
.sym 7350 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7351 rx_24_fifo.rd_addr[5]
.sym 7352 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7353 rx_24_fifo.rd_addr[8]
.sym 7355 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7356 rx_24_fifo.rd_addr[7]
.sym 7357 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7359 rx_24_fifo.rd_addr[0]
.sym 7366 rx_24_fifo.rd_addr[6]
.sym 7372 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7375 w_rx_24_fifo_data[26]
.sym 7377 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 7378 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 7379 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 7380 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 7381 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 7382 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 7383 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 7392 rx_24_fifo.rd_addr[0]
.sym 7393 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7395 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7396 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7397 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7398 rx_24_fifo.rd_addr[5]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 rx_24_fifo.rd_addr[7]
.sym 7401 rx_24_fifo.rd_addr[8]
.sym 7402 rx_24_fifo.rd_addr[9]
.sym 7403 r_counter_$glb_clk
.sym 7404 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7405 $PACKER_VCC_NET
.sym 7409 w_rx_24_fifo_data[27]
.sym 7413 w_rx_24_fifo_data[26]
.sym 7414 w_rx_24_fifo_data[9]
.sym 7417 w_rx_24_fifo_data[9]
.sym 7419 rx_24_fifo.rd_addr[8]
.sym 7421 rx_24_fifo.rd_addr[7]
.sym 7422 rx_24_fifo.rd_addr[6]
.sym 7423 rx_24_fifo.rd_addr[9]
.sym 7424 rx_24_fifo.rd_addr[7]
.sym 7425 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7426 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7427 rx_24_fifo.rd_addr[5]
.sym 7429 smi_ctrl_ins.int_cnt_24[3]
.sym 7432 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7434 w_rx_24_fifo_data[17]
.sym 7435 w_rx_24_fifo_data[1]
.sym 7436 rx_24_fifo.rd_addr[7]
.sym 7438 rx_24_fifo.rd_addr[5]
.sym 7439 smi_ctrl_ins.int_cnt_24[4]
.sym 7441 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 7450 w_rx_24_fifo_data[1]
.sym 7452 rx_24_fifo.wr_addr[4]
.sym 7454 rx_24_fifo.wr_addr[9]
.sym 7455 rx_24_fifo.wr_addr[8]
.sym 7457 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7459 $PACKER_VCC_NET
.sym 7461 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7463 rx_24_fifo.wr_addr[7]
.sym 7465 rx_24_fifo.wr_addr[5]
.sym 7467 rx_24_fifo.wr_addr[3]
.sym 7469 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7471 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7473 w_rx_24_fifo_data[0]
.sym 7477 rx_24_fifo.wr_addr[6]
.sym 7478 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 7479 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 7480 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 7481 rx_24_fifo.wr_addr[5]
.sym 7482 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 7483 rx_24_fifo.wr_addr[3]
.sym 7484 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 7485 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7494 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7495 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7497 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7498 rx_24_fifo.wr_addr[3]
.sym 7499 rx_24_fifo.wr_addr[4]
.sym 7500 rx_24_fifo.wr_addr[5]
.sym 7501 rx_24_fifo.wr_addr[6]
.sym 7502 rx_24_fifo.wr_addr[7]
.sym 7503 rx_24_fifo.wr_addr[8]
.sym 7504 rx_24_fifo.wr_addr[9]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7508 w_rx_24_fifo_data[0]
.sym 7512 w_rx_24_fifo_data[1]
.sym 7515 $PACKER_VCC_NET
.sym 7521 rx_24_fifo.rd_addr[0]
.sym 7525 smi_ctrl_ins.int_cnt_24[4]
.sym 7527 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7530 lvds_rx_24_inst.r_data[3]
.sym 7532 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7533 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7534 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 7535 rx_24_fifo.wr_addr[3]
.sym 7536 w_rx_24_fifo_data[19]
.sym 7539 w_rx_24_fifo_pulled_data[8]
.sym 7543 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7548 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7551 rx_24_fifo.rd_addr[9]
.sym 7552 $PACKER_VCC_NET
.sym 7553 rx_24_fifo.rd_addr[5]
.sym 7554 rx_24_fifo.rd_addr[6]
.sym 7557 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7558 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7559 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7561 rx_24_fifo.rd_addr[8]
.sym 7563 rx_24_fifo.rd_addr[0]
.sym 7564 w_rx_24_fifo_data[3]
.sym 7567 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7570 w_rx_24_fifo_data[2]
.sym 7574 rx_24_fifo.rd_addr[7]
.sym 7580 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7581 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 7582 w_rx_24_fifo_data[1]
.sym 7583 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 7584 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 7585 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 7587 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 7596 rx_24_fifo.rd_addr[0]
.sym 7597 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7599 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7600 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7601 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7602 rx_24_fifo.rd_addr[5]
.sym 7603 rx_24_fifo.rd_addr[6]
.sym 7604 rx_24_fifo.rd_addr[7]
.sym 7605 rx_24_fifo.rd_addr[8]
.sym 7606 rx_24_fifo.rd_addr[9]
.sym 7607 r_counter_$glb_clk
.sym 7608 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7609 $PACKER_VCC_NET
.sym 7613 w_rx_24_fifo_data[3]
.sym 7617 w_rx_24_fifo_data[2]
.sym 7622 rx_24_fifo.wr_addr[9]
.sym 7624 rx_24_fifo.wr_addr[4]
.sym 7625 rx_24_fifo.wr_addr[5]
.sym 7626 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7629 rx_24_fifo.rd_addr[8]
.sym 7630 rx_24_fifo.rd_addr[6]
.sym 7632 rx_24_fifo.wr_addr[6]
.sym 7634 w_rx_09_fifo_push
.sym 7635 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7636 w_rx_24_fifo_pulled_data[16]
.sym 7640 rx_24_fifo.wr_addr[3]
.sym 7641 w_rx_24_fifo_data[18]
.sym 7642 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7644 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7645 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7650 w_rx_24_fifo_data[16]
.sym 7652 rx_24_fifo.wr_addr[8]
.sym 7653 rx_24_fifo.wr_addr[5]
.sym 7655 rx_24_fifo.wr_addr[3]
.sym 7656 rx_24_fifo.wr_addr[4]
.sym 7657 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7659 rx_24_fifo.wr_addr[6]
.sym 7661 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7663 w_rx_24_fifo_data[17]
.sym 7664 rx_24_fifo.wr_addr[7]
.sym 7669 rx_24_fifo.wr_addr[9]
.sym 7670 $PACKER_VCC_NET
.sym 7675 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7679 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7683 w_rx_24_fifo_full
.sym 7684 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7687 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7688 w_rx_09_fifo_push
.sym 7689 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7698 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7699 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7701 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7702 rx_24_fifo.wr_addr[3]
.sym 7703 rx_24_fifo.wr_addr[4]
.sym 7704 rx_24_fifo.wr_addr[5]
.sym 7705 rx_24_fifo.wr_addr[6]
.sym 7706 rx_24_fifo.wr_addr[7]
.sym 7707 rx_24_fifo.wr_addr[8]
.sym 7708 rx_24_fifo.wr_addr[9]
.sym 7709 lvds_clock_$glb_clk
.sym 7710 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7712 w_rx_24_fifo_data[16]
.sym 7716 w_rx_24_fifo_data[17]
.sym 7719 $PACKER_VCC_NET
.sym 7734 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7735 rx_24_fifo.rd_addr[6]
.sym 7736 rx_24_fifo.wr_addr[4]
.sym 7738 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7739 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7742 w_rx_24_fifo_data[11]
.sym 7746 rx_24_fifo.wr_addr[7]
.sym 7747 rx_24_fifo.rd_addr[0]
.sym 7752 rx_24_fifo.rd_addr[6]
.sym 7753 rx_24_fifo.rd_addr[9]
.sym 7754 rx_24_fifo.rd_addr[0]
.sym 7755 rx_24_fifo.rd_addr[7]
.sym 7756 $PACKER_VCC_NET
.sym 7758 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7759 rx_24_fifo.rd_addr[5]
.sym 7761 rx_24_fifo.rd_addr[8]
.sym 7763 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7765 w_rx_24_fifo_data[19]
.sym 7766 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7779 w_rx_24_fifo_data[18]
.sym 7780 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7783 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7785 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 7788 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 7789 lvds_rx_09_inst.r_push
.sym 7800 rx_24_fifo.rd_addr[0]
.sym 7801 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7803 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7804 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7805 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7806 rx_24_fifo.rd_addr[5]
.sym 7807 rx_24_fifo.rd_addr[6]
.sym 7808 rx_24_fifo.rd_addr[7]
.sym 7809 rx_24_fifo.rd_addr[8]
.sym 7810 rx_24_fifo.rd_addr[9]
.sym 7811 r_counter_$glb_clk
.sym 7812 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7813 $PACKER_VCC_NET
.sym 7817 w_rx_24_fifo_data[19]
.sym 7821 w_rx_24_fifo_data[18]
.sym 7831 rx_24_fifo.rd_addr[5]
.sym 7832 rx_24_fifo.rd_addr[8]
.sym 7834 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7844 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7854 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7857 rx_24_fifo.wr_addr[9]
.sym 7858 $PACKER_VCC_NET
.sym 7860 rx_24_fifo.wr_addr[8]
.sym 7862 rx_24_fifo.wr_addr[5]
.sym 7863 w_rx_24_fifo_data[8]
.sym 7867 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7869 rx_24_fifo.wr_addr[6]
.sym 7873 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7874 rx_24_fifo.wr_addr[4]
.sym 7880 rx_24_fifo.wr_addr[3]
.sym 7881 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7884 rx_24_fifo.wr_addr[7]
.sym 7885 w_rx_24_fifo_data[9]
.sym 7902 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 7903 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7905 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7906 rx_24_fifo.wr_addr[3]
.sym 7907 rx_24_fifo.wr_addr[4]
.sym 7908 rx_24_fifo.wr_addr[5]
.sym 7909 rx_24_fifo.wr_addr[6]
.sym 7910 rx_24_fifo.wr_addr[7]
.sym 7911 rx_24_fifo.wr_addr[8]
.sym 7912 rx_24_fifo.wr_addr[9]
.sym 7913 lvds_clock_$glb_clk
.sym 7914 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7916 w_rx_24_fifo_data[8]
.sym 7920 w_rx_24_fifo_data[9]
.sym 7923 $PACKER_VCC_NET
.sym 7934 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 7937 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 7946 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 7947 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 7956 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7957 rx_24_fifo.rd_addr[5]
.sym 7959 rx_24_fifo.rd_addr[9]
.sym 7960 $PACKER_VCC_NET
.sym 7961 rx_24_fifo.rd_addr[7]
.sym 7962 rx_24_fifo.rd_addr[6]
.sym 7966 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 7967 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 7969 w_rx_24_fifo_data[10]
.sym 7971 w_rx_24_fifo_data[11]
.sym 7972 rx_24_fifo.rd_addr[8]
.sym 7974 rx_24_fifo.rd_addr[0]
.sym 7976 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 7984 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 8000 rx_24_fifo.rd_addr[0]
.sym 8001 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 8003 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 8004 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 8005 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 8006 rx_24_fifo.rd_addr[5]
.sym 8007 rx_24_fifo.rd_addr[6]
.sym 8008 rx_24_fifo.rd_addr[7]
.sym 8009 rx_24_fifo.rd_addr[8]
.sym 8010 rx_24_fifo.rd_addr[9]
.sym 8011 r_counter_$glb_clk
.sym 8012 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 8013 $PACKER_VCC_NET
.sym 8017 w_rx_24_fifo_data[11]
.sym 8021 w_rx_24_fifo_data[10]
.sym 8031 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 8038 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 8045 o_shdn_rx_lna$SB_IO_OUT
.sym 8046 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 8088 i_smi_a3$SB_IO_IN
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8102 io_smi_data[6]$SB_IO_OUT
.sym 8120 lvds_rx_09_inst.r_data[24]
.sym 8124 lvds_rx_09_inst.r_data[22]
.sym 8142 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 8170 w_smi_data_output[1]
.sym 8172 i_smi_a3$SB_IO_IN
.sym 8178 w_smi_data_output[2]
.sym 8193 w_smi_data_output[2]
.sym 8196 i_smi_a3$SB_IO_IN
.sym 8211 w_smi_data_output[1]
.sym 8213 i_smi_a3$SB_IO_IN
.sym 8248 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8249 rx_09_fifo.rd_addr[3]
.sym 8250 rx_09_fifo.rd_addr[4]
.sym 8251 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 8252 rx_09_fifo.rd_addr[6]
.sym 8253 rx_09_fifo.rd_addr[7]
.sym 8255 w_smi_data_output[6]
.sym 8268 io_smi_data[6]$SB_IO_OUT
.sym 8297 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8299 rx_09_fifo.rd_addr[3]
.sym 8301 rx_09_fifo.rd_addr[4]
.sym 8305 rx_09_fifo.rd_addr[8]
.sym 8306 rx_09_fifo.rd_addr[6]
.sym 8307 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 8329 lvds_rx_09_inst.r_data[22]
.sym 8331 lvds_rx_09_inst.r_data[25]
.sym 8333 lvds_rx_09_inst.r_data[24]
.sym 8356 lvds_rx_09_inst.r_data[22]
.sym 8362 lvds_rx_09_inst.r_data[24]
.sym 8371 lvds_rx_09_inst.r_data[25]
.sym 8402 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 8403 lvds_clock_$glb_clk
.sym 8405 rx_09_fifo.rd_addr[8]
.sym 8406 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 8408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 8418 rx_09_fifo.rd_addr[6]
.sym 8420 rx_09_fifo.rd_addr[3]
.sym 8427 lvds_rx_09_inst.r_data[25]
.sym 8428 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8429 rx_09_fifo.wr_addr[8]
.sym 8431 rx_09_fifo.wr_addr[7]
.sym 8436 rx_09_fifo.wr_addr[4]
.sym 8438 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8439 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 8440 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 8449 rx_09_fifo.rd_addr[3]
.sym 8452 rx_09_fifo.rd_addr[6]
.sym 8456 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8458 rx_09_fifo.rd_addr[4]
.sym 8459 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 8461 rx_09_fifo.rd_addr[7]
.sym 8465 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 8472 rx_09_fifo.rd_addr[0]
.sym 8478 $nextpnr_ICESTORM_LC_10$O
.sym 8480 rx_09_fifo.rd_addr[0]
.sym 8484 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 8487 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 8490 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 8492 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8494 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 8496 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 8499 rx_09_fifo.rd_addr[3]
.sym 8500 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 8502 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 8504 rx_09_fifo.rd_addr[4]
.sym 8506 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 8508 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 8510 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 8512 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 8514 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 8517 rx_09_fifo.rd_addr[6]
.sym 8518 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 8520 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 8522 rx_09_fifo.rd_addr[7]
.sym 8524 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 8529 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 8530 rx_09_fifo.rd_addr[0]
.sym 8531 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 8532 $PACKER_VCC_NET
.sym 8534 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 8543 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 8545 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 8554 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 8555 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 8563 lvds_rx_24_inst.r_data[20]
.sym 8564 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 8570 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 8571 rx_09_fifo.wr_addr[6]
.sym 8575 lvds_rx_09_inst.r_data[9]
.sym 8576 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 8577 rx_09_fifo.rd_addr[8]
.sym 8579 lvds_rx_09_inst.r_data[8]
.sym 8583 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 8586 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 8589 rx_09_fifo.wr_addr[8]
.sym 8591 rx_09_fifo.wr_addr[7]
.sym 8593 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 8600 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 8601 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 8603 rx_09_fifo.rd_addr[8]
.sym 8605 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 8607 $nextpnr_ICESTORM_LC_11$I3
.sym 8610 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 8611 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 8617 $nextpnr_ICESTORM_LC_11$I3
.sym 8622 lvds_rx_09_inst.r_data[8]
.sym 8626 rx_09_fifo.wr_addr[7]
.sym 8627 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 8628 rx_09_fifo.wr_addr[8]
.sym 8629 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 8635 lvds_rx_09_inst.r_data[9]
.sym 8638 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 8639 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 8640 rx_09_fifo.wr_addr[6]
.sym 8641 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 8648 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 8649 lvds_clock_$glb_clk
.sym 8651 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 8652 w_rx_24_fifo_data[27]
.sym 8653 w_rx_09_fifo_empty
.sym 8654 w_rx_24_fifo_data[13]
.sym 8655 w_rx_24_fifo_data[15]
.sym 8656 w_rx_24_fifo_data[26]
.sym 8657 w_rx_24_fifo_data[25]
.sym 8658 w_rx_24_fifo_data[22]
.sym 8661 w_rx_24_fifo_data[17]
.sym 8674 rx_09_fifo.rd_addr[0]
.sym 8675 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 8676 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 8677 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 8679 w_rx_24_fifo_empty
.sym 8680 smi_ctrl_ins.int_cnt_09[4]
.sym 8684 smi_ctrl_ins.int_cnt_09[4]
.sym 8685 rx_09_fifo.rd_addr[3]
.sym 8686 w_rx_09_fifo_empty
.sym 8692 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8694 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 8697 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 8698 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 8702 rx_09_fifo.rd_addr[0]
.sym 8703 w_rx_09_fifo_empty
.sym 8705 w_rx_09_fifo_data[11]
.sym 8707 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8710 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8711 rx_09_fifo.wr_addr[3]
.sym 8712 lvds_rx_24_inst.r_data[15]
.sym 8714 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 8715 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 8719 lvds_rx_24_inst.r_data[22]
.sym 8720 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8722 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 8725 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 8726 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 8727 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8728 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8731 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8732 w_rx_09_fifo_empty
.sym 8733 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 8734 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8744 lvds_rx_24_inst.r_data[15]
.sym 8750 rx_09_fifo.rd_addr[0]
.sym 8751 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8756 lvds_rx_24_inst.r_data[22]
.sym 8763 w_rx_09_fifo_data[11]
.sym 8767 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 8768 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 8769 rx_09_fifo.wr_addr[3]
.sym 8770 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 8771 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 8772 lvds_clock_$glb_clk
.sym 8774 lvds_rx_24_inst.r_data[11]
.sym 8775 lvds_rx_24_inst.r_data[23]
.sym 8777 lvds_rx_24_inst.r_data[22]
.sym 8778 lvds_rx_24_inst.r_data[15]
.sym 8779 lvds_rx_24_inst.r_data[13]
.sym 8788 w_rx_24_fifo_data[24]
.sym 8795 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8799 w_rx_09_fifo_pulled_data[10]
.sym 8800 rx_24_fifo.wr_addr[5]
.sym 8801 rx_24_fifo.wr_addr[3]
.sym 8802 rx_24_fifo.wr_addr[4]
.sym 8803 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8804 smi_ctrl_ins.r_fifo_24_pull
.sym 8815 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 8818 w_rx_09_fifo_pulled_data[0]
.sym 8819 smi_ctrl_ins.int_cnt_09[3]
.sym 8822 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 8823 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 8824 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[0]
.sym 8826 w_rx_09_fifo_empty
.sym 8827 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 8829 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 8832 w_rx_09_fifo_pulled_data[16]
.sym 8840 smi_ctrl_ins.int_cnt_09[4]
.sym 8844 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 8866 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 8867 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 8868 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 8869 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[0]
.sym 8884 w_rx_09_fifo_empty
.sym 8885 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 8886 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 8887 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 8890 w_rx_09_fifo_pulled_data[0]
.sym 8891 smi_ctrl_ins.int_cnt_09[3]
.sym 8892 w_rx_09_fifo_pulled_data[16]
.sym 8893 smi_ctrl_ins.int_cnt_09[4]
.sym 8895 r_counter_$glb_clk
.sym 8896 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 8897 io_smi_data[0]$SB_IO_OUT
.sym 8898 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 8900 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 8904 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8917 w_rx_09_fifo_empty
.sym 8923 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 8924 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 8925 lvds_rx_24_inst.r_data[15]
.sym 8927 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8930 lvds_rx_24_inst.r_data[9]
.sym 8931 rx_24_fifo.wr_addr[8]
.sym 8932 i_smi_a1_SB_LUT4_I1_O
.sym 8941 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8942 smi_ctrl_ins.int_cnt_09[3]
.sym 8943 smi_ctrl_ins.int_cnt_09[4]
.sym 8944 w_rx_09_fifo_pulled_data[9]
.sym 8946 w_rx_09_fifo_push
.sym 8947 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8948 w_rx_24_fifo_empty
.sym 8949 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8950 smi_ctrl_ins.int_cnt_09[3]
.sym 8951 w_rx_09_fifo_pulled_data[25]
.sym 8952 w_rx_09_fifo_pulled_data[11]
.sym 8954 smi_ctrl_ins.int_cnt_09[4]
.sym 8955 w_rx_09_fifo_pulled_data[26]
.sym 8959 w_rx_09_fifo_pulled_data[10]
.sym 8961 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8964 smi_ctrl_ins.r_fifo_24_pull
.sym 8967 w_rx_09_fifo_pulled_data[27]
.sym 8971 smi_ctrl_ins.int_cnt_09[3]
.sym 8972 w_rx_09_fifo_pulled_data[26]
.sym 8973 smi_ctrl_ins.int_cnt_09[4]
.sym 8974 w_rx_09_fifo_pulled_data[10]
.sym 8977 smi_ctrl_ins.int_cnt_09[4]
.sym 8978 w_rx_09_fifo_pulled_data[9]
.sym 8979 smi_ctrl_ins.int_cnt_09[3]
.sym 8980 w_rx_09_fifo_pulled_data[25]
.sym 8983 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8984 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8985 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8986 w_rx_24_fifo_empty
.sym 8996 smi_ctrl_ins.r_fifo_24_pull
.sym 9001 w_rx_09_fifo_push
.sym 9003 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9013 smi_ctrl_ins.int_cnt_09[4]
.sym 9014 smi_ctrl_ins.int_cnt_09[3]
.sym 9015 w_rx_09_fifo_pulled_data[11]
.sym 9016 w_rx_09_fifo_pulled_data[27]
.sym 9018 r_counter_$glb_clk
.sym 9019 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9020 lvds_rx_24_inst.r_data[21]
.sym 9021 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 9022 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 9023 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 9024 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 9025 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 9026 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 9027 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9032 i_smi_a2_SB_LUT4_I1_O[0]
.sym 9033 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9034 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9037 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9038 smi_ctrl_ins.int_cnt_09[3]
.sym 9043 rx_24_fifo.rd_addr[6]
.sym 9045 w_rx_24_fifo_empty
.sym 9050 lvds_rx_24_inst.r_data[20]
.sym 9055 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 9061 rx_24_fifo.rd_addr[9]
.sym 9062 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 9065 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 9066 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9067 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 9068 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9069 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9070 rx_24_fifo.rd_addr[0]
.sym 9073 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9074 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 9081 rx_24_fifo.wr_addr[9]
.sym 9084 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9085 lvds_rx_24_inst.r_data[15]
.sym 9089 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 9091 lvds_rx_24_inst.r_data[7]
.sym 9100 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9102 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9103 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 9109 lvds_rx_24_inst.r_data[7]
.sym 9112 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 9113 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 9114 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 9115 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 9119 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 9120 rx_24_fifo.rd_addr[0]
.sym 9124 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9125 rx_24_fifo.rd_addr[9]
.sym 9126 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9127 rx_24_fifo.wr_addr[9]
.sym 9136 lvds_rx_24_inst.r_data[15]
.sym 9140 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 9141 lvds_clock_$glb_clk
.sym 9142 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9143 lvds_rx_24_inst.r_data[18]
.sym 9144 lvds_rx_24_inst.r_data[20]
.sym 9145 lvds_rx_24_inst.r_data[5]
.sym 9146 lvds_rx_24_inst.r_data[12]
.sym 9147 lvds_rx_24_inst.r_data[19]
.sym 9148 lvds_rx_24_inst.r_data[16]
.sym 9149 lvds_rx_24_inst.r_data[7]
.sym 9150 lvds_rx_24_inst.r_data[14]
.sym 9154 w_rx_09_fifo_push
.sym 9156 rx_24_fifo.rd_addr[0]
.sym 9157 w_rx_09_fifo_pulled_data[11]
.sym 9162 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9165 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9166 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 9167 rx_24_fifo.wr_addr[9]
.sym 9168 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9172 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 9178 rx_24_fifo.rd_addr[6]
.sym 9184 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9185 w_rx_24_fifo_pulled_data[0]
.sym 9186 rx_24_fifo.rd_addr[5]
.sym 9187 rx_24_fifo.rd_addr[7]
.sym 9188 rx_24_fifo.rd_addr[6]
.sym 9191 lvds_rx_24_inst.r_data[17]
.sym 9193 rx_24_fifo.rd_addr[8]
.sym 9196 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9199 smi_ctrl_ins.int_cnt_24[3]
.sym 9203 rx_24_fifo.wr_addr[8]
.sym 9205 rx_24_fifo.wr_addr[6]
.sym 9206 w_rx_24_fifo_pulled_data[16]
.sym 9207 rx_24_fifo.wr_addr[4]
.sym 9209 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9210 rx_24_fifo.wr_addr[5]
.sym 9211 rx_24_fifo.wr_addr[7]
.sym 9213 lvds_rx_24_inst.r_data[16]
.sym 9214 rx_24_fifo.wr_addr[3]
.sym 9217 rx_24_fifo.rd_addr[6]
.sym 9218 rx_24_fifo.wr_addr[6]
.sym 9219 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9220 rx_24_fifo.wr_addr[4]
.sym 9226 lvds_rx_24_inst.r_data[16]
.sym 9232 lvds_rx_24_inst.r_data[17]
.sym 9235 w_rx_24_fifo_pulled_data[0]
.sym 9236 w_rx_24_fifo_pulled_data[16]
.sym 9237 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9238 smi_ctrl_ins.int_cnt_24[3]
.sym 9241 rx_24_fifo.rd_addr[8]
.sym 9242 rx_24_fifo.rd_addr[7]
.sym 9243 rx_24_fifo.wr_addr[7]
.sym 9244 rx_24_fifo.wr_addr[8]
.sym 9253 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9254 rx_24_fifo.wr_addr[3]
.sym 9255 rx_24_fifo.rd_addr[5]
.sym 9256 rx_24_fifo.wr_addr[5]
.sym 9263 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 9264 lvds_clock_$glb_clk
.sym 9266 w_rx_24_fifo_data[7]
.sym 9268 w_rx_24_fifo_data[16]
.sym 9272 w_rx_24_fifo_data[9]
.sym 9273 w_rx_24_fifo_data[21]
.sym 9274 spi_if_ins.state_if[1]
.sym 9275 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9276 w_rx_24_fifo_data[11]
.sym 9281 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9283 rx_24_fifo.rd_addr[5]
.sym 9287 rx_24_fifo.rd_addr[7]
.sym 9288 smi_ctrl_ins.int_cnt_24[4]
.sym 9289 rx_24_fifo.rd_addr[8]
.sym 9291 rx_24_fifo.wr_addr[6]
.sym 9292 lvds_rx_24_inst.r_data[12]
.sym 9293 rx_24_fifo.wr_addr[4]
.sym 9294 w_rx_09_fifo_full
.sym 9295 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9296 rx_24_fifo.wr_addr[5]
.sym 9297 rx_24_fifo.wr_addr[7]
.sym 9299 rx_24_fifo.rd_addr[8]
.sym 9300 rx_24_fifo.wr_addr[3]
.sym 9301 rx_24_fifo.rd_addr[9]
.sym 9310 w_rx_24_fifo_pulled_data[8]
.sym 9311 smi_ctrl_ins.int_cnt_24[3]
.sym 9319 lvds_rx_24_inst.r_data[9]
.sym 9320 lvds_rx_24_inst.r_data[2]
.sym 9328 smi_ctrl_ins.int_cnt_24[4]
.sym 9332 w_rx_24_fifo_pulled_data[24]
.sym 9342 lvds_rx_24_inst.r_data[2]
.sym 9358 lvds_rx_24_inst.r_data[9]
.sym 9364 smi_ctrl_ins.int_cnt_24[3]
.sym 9365 w_rx_24_fifo_pulled_data[8]
.sym 9366 w_rx_24_fifo_pulled_data[24]
.sym 9367 smi_ctrl_ins.int_cnt_24[4]
.sym 9386 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 9387 lvds_clock_$glb_clk
.sym 9391 w_rx_24_fifo_data[12]
.sym 9392 w_rx_24_fifo_data[5]
.sym 9393 w_rx_24_fifo_data[14]
.sym 9394 w_rx_24_fifo_data[6]
.sym 9395 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 9401 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9402 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9404 w_rx_24_fifo_pulled_data[8]
.sym 9413 i_smi_a3$SB_IO_IN
.sym 9415 rx_24_fifo.wr_addr[8]
.sym 9416 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9417 rx_24_fifo.wr_addr[6]
.sym 9420 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 9421 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9423 rx_24_fifo.wr_addr[7]
.sym 9424 rx_24_fifo.wr_addr[5]
.sym 9435 rx_24_fifo.wr_addr[3]
.sym 9441 rx_24_fifo.wr_addr[5]
.sym 9445 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9446 rx_24_fifo.wr_addr[6]
.sym 9448 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9451 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 9455 rx_24_fifo.wr_addr[4]
.sym 9457 rx_24_fifo.wr_addr[7]
.sym 9459 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 9462 $nextpnr_ICESTORM_LC_6$O
.sym 9464 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 9468 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 9470 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9472 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 9474 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 9477 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9478 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 9480 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 9483 rx_24_fifo.wr_addr[3]
.sym 9484 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 9486 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 9489 rx_24_fifo.wr_addr[4]
.sym 9490 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 9492 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 9494 rx_24_fifo.wr_addr[5]
.sym 9496 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 9498 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 9501 rx_24_fifo.wr_addr[6]
.sym 9502 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 9504 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 9506 rx_24_fifo.wr_addr[7]
.sym 9508 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 9512 rx_24_fifo.wr_addr[6]
.sym 9513 rx_24_fifo.wr_addr[4]
.sym 9514 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9515 rx_24_fifo.wr_addr[7]
.sym 9516 rx_24_fifo.wr_addr[9]
.sym 9517 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 9518 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 9519 rx_24_fifo.wr_addr[8]
.sym 9531 w_rx_24_fifo_data[4]
.sym 9536 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9539 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 9542 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9543 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 9544 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9548 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 9553 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9555 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9556 rx_24_fifo.rd_addr[6]
.sym 9557 rx_24_fifo.rd_addr[5]
.sym 9559 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 9562 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 9563 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 9564 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 9565 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 9566 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 9567 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 9570 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 9571 rx_24_fifo.rd_addr[9]
.sym 9575 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 9577 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 9581 rx_24_fifo.wr_addr[9]
.sym 9584 rx_24_fifo.wr_addr[8]
.sym 9585 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[9]
.sym 9588 rx_24_fifo.wr_addr[8]
.sym 9589 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 9594 rx_24_fifo.wr_addr[9]
.sym 9595 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[9]
.sym 9598 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 9599 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 9600 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 9601 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 9605 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 9610 rx_24_fifo.rd_addr[5]
.sym 9611 rx_24_fifo.rd_addr[6]
.sym 9612 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 9613 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 9619 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 9622 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9623 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 9624 rx_24_fifo.rd_addr[9]
.sym 9625 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 9631 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 9632 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9633 lvds_clock_$glb_clk
.sym 9634 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9636 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 9637 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 9638 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9639 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 9640 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 9641 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 9642 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 9643 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9646 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9650 rx_24_fifo.wr_addr[7]
.sym 9651 rx_24_fifo.rd_addr[7]
.sym 9654 rx_24_fifo.wr_addr[6]
.sym 9655 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 9656 rx_24_fifo.wr_addr[4]
.sym 9659 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9660 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 9661 rx_24_fifo.wr_addr[7]
.sym 9662 rx_24_fifo.wr_addr[5]
.sym 9663 rx_24_fifo.wr_addr[9]
.sym 9665 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 9666 rx_24_fifo.wr_addr[3]
.sym 9670 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 9677 rx_24_fifo.rd_addr[5]
.sym 9678 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 9680 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9681 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9682 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 9683 rx_24_fifo.rd_addr[7]
.sym 9685 w_lvds_rx_24_d1
.sym 9686 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 9688 rx_24_fifo.rd_addr[6]
.sym 9689 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9690 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 9693 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 9694 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 9695 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 9696 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 9698 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 9699 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9700 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9701 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 9703 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9704 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9705 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 9707 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 9709 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 9710 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 9711 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 9712 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9715 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 9717 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 9718 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9723 w_lvds_rx_24_d1
.sym 9727 rx_24_fifo.rd_addr[7]
.sym 9728 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 9729 rx_24_fifo.rd_addr[6]
.sym 9730 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 9733 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9734 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 9735 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9736 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9739 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9740 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 9741 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 9742 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 9751 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9752 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 9753 rx_24_fifo.rd_addr[5]
.sym 9754 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 9755 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 9756 lvds_clock_$glb_clk
.sym 9758 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 9759 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[9]
.sym 9760 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 9761 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9762 w_rx_24_fifo_push
.sym 9765 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9771 w_lvds_rx_24_d1
.sym 9774 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9778 spi_if_ins.r_tx_byte[2]
.sym 9781 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 9791 w_rx_09_fifo_full
.sym 9804 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9805 rx_24_fifo.rd_addr[5]
.sym 9807 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9808 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9812 lvds_rx_09_inst.r_push
.sym 9813 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 9814 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9816 w_rx_24_fifo_full
.sym 9819 w_rx_24_fifo_push
.sym 9826 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9838 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9839 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9840 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9841 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9844 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9846 w_rx_24_fifo_push
.sym 9863 w_rx_24_fifo_push
.sym 9865 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9870 lvds_rx_09_inst.r_push
.sym 9874 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 9875 rx_24_fifo.rd_addr[5]
.sym 9876 w_rx_24_fifo_full
.sym 9877 w_rx_24_fifo_push
.sym 9879 lvds_clock_$glb_clk
.sym 9880 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 9884 lvds_rx_24_inst.r_push
.sym 9897 w_rx_24_fifo_full
.sym 9899 rx_24_fifo.rd_addr[9]
.sym 9901 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 9905 i_smi_a3$SB_IO_IN
.sym 9912 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 9924 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 9931 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9933 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9940 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 9941 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 9946 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9948 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 9950 lvds_rx_24_inst.o_debug_state[0]
.sym 9951 w_rx_09_fifo_full
.sym 9961 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 9962 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9963 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 9964 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 9979 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9980 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9981 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9982 lvds_rx_24_inst.o_debug_state[0]
.sym 9985 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 9987 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 9988 w_rx_09_fifo_full
.sym 10001 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 10002 lvds_clock_$glb_clk
.sym 10003 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10012 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 10019 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10022 io_ctrl_ins.mixer_en_state
.sym 10024 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10187 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10210 io_smi_data[2]$SB_IO_OUT
.sym 10213 io_smi_data[1]$SB_IO_OUT
.sym 10226 io_smi_data[6]$SB_IO_OUT
.sym 10227 lvds_rx_09_inst.r_data[18]
.sym 10229 lvds_rx_09_inst.r_data[20]
.sym 10231 lvds_rx_09_inst.r_data[23]
.sym 10233 lvds_rx_09_inst.r_data[21]
.sym 10282 lvds_rx_09_inst.r_data[22]
.sym 10295 lvds_rx_09_inst.r_data[20]
.sym 10314 lvds_rx_09_inst.r_data[22]
.sym 10339 lvds_rx_09_inst.r_data[20]
.sym 10347 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 10348 lvds_clock_$glb_clk
.sym 10349 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10354 lvds_rx_09_inst.r_data[25]
.sym 10355 lvds_rx_09_inst.r_data[12]
.sym 10356 lvds_rx_09_inst.r_data[28]
.sym 10357 lvds_rx_09_inst.r_data[10]
.sym 10358 lvds_rx_09_inst.r_data[27]
.sym 10359 lvds_rx_09_inst.r_data[14]
.sym 10360 lvds_rx_09_inst.r_data[26]
.sym 10361 lvds_rx_09_inst.r_data[16]
.sym 10367 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10368 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 10371 lvds_rx_09_inst.r_data[21]
.sym 10372 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 10376 rx_09_fifo.wr_addr[7]
.sym 10401 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 10408 rx_09_fifo.rd_addr[4]
.sym 10409 io_smi_data[0]$SB_IO_OUT
.sym 10410 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10411 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10413 rx_09_fifo.rd_addr[0]
.sym 10414 rx_09_fifo.rd_addr[8]
.sym 10415 rx_09_fifo.rd_addr[7]
.sym 10416 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10417 $PACKER_VCC_NET
.sym 10420 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10423 io_smi_data[7]$SB_IO_OUT
.sym 10433 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10434 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10436 rx_09_fifo.rd_addr[0]
.sym 10437 rx_09_fifo.rd_addr[6]
.sym 10438 rx_09_fifo.rd_addr[7]
.sym 10443 rx_09_fifo.rd_addr[4]
.sym 10449 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10450 rx_09_fifo.rd_addr[3]
.sym 10452 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10463 $nextpnr_ICESTORM_LC_5$O
.sym 10465 rx_09_fifo.rd_addr[0]
.sym 10469 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10472 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10475 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10478 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10479 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10481 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10484 rx_09_fifo.rd_addr[3]
.sym 10485 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10487 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10489 rx_09_fifo.rd_addr[4]
.sym 10491 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10493 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10496 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10497 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10499 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10502 rx_09_fifo.rd_addr[6]
.sym 10503 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10505 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10508 rx_09_fifo.rd_addr[7]
.sym 10509 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10510 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10511 r_counter_$glb_clk
.sym 10512 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10513 w_rx_09_fifo_data[25]
.sym 10515 w_rx_09_fifo_data[16]
.sym 10516 w_rx_09_fifo_data[30]
.sym 10518 w_rx_09_fifo_data[12]
.sym 10519 w_rx_09_fifo_data[28]
.sym 10520 w_rx_09_fifo_data[18]
.sym 10527 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10530 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10531 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10533 rx_09_fifo.rd_addr[3]
.sym 10534 lvds_rx_09_inst.r_data[12]
.sym 10535 rx_09_fifo.rd_addr[4]
.sym 10538 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10540 rx_09_fifo.rd_addr[3]
.sym 10542 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10543 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 10544 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10545 rx_09_fifo.rd_addr[8]
.sym 10546 rx_09_fifo.wr_addr[2]
.sym 10547 spi_if_ins.r_tx_byte[7]
.sym 10548 rx_09_fifo.rd_addr[7]
.sym 10549 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10556 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10564 rx_09_fifo.rd_addr[0]
.sym 10571 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10578 rx_09_fifo.rd_addr[8]
.sym 10581 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10586 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 10588 rx_09_fifo.rd_addr[8]
.sym 10590 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 10595 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10596 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 10605 rx_09_fifo.rd_addr[0]
.sym 10606 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10633 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10634 r_counter_$glb_clk
.sym 10635 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10637 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10638 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 10640 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 10645 w_rx_09_fifo_data[12]
.sym 10648 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 10650 w_rx_24_fifo_empty
.sym 10652 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 10653 w_rx_09_fifo_empty
.sym 10657 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 10658 rx_09_fifo.wr_addr[4]
.sym 10659 w_rx_09_fifo_data[16]
.sym 10660 $PACKER_VCC_NET
.sym 10661 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 10663 w_rx_24_fifo_data[22]
.sym 10667 w_rx_24_fifo_data[27]
.sym 10671 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10679 rx_09_fifo.rd_addr[0]
.sym 10680 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10688 rx_09_fifo.wr_addr[4]
.sym 10690 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10695 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10696 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 10698 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 10702 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10703 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 10705 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 10706 rx_09_fifo.wr_addr[2]
.sym 10716 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 10717 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10718 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 10719 rx_09_fifo.wr_addr[4]
.sym 10724 rx_09_fifo.rd_addr[0]
.sym 10729 rx_09_fifo.rd_addr[0]
.sym 10730 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10746 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10747 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 10748 rx_09_fifo.wr_addr[2]
.sym 10749 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 10756 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10757 r_counter_$glb_clk
.sym 10758 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 10760 lvds_rx_24_inst.r_data[25]
.sym 10764 lvds_rx_24_inst.r_data[26]
.sym 10765 lvds_rx_24_inst.r_data[24]
.sym 10766 lvds_rx_24_inst.r_data[27]
.sym 10770 rx_24_fifo.wr_addr[9]
.sym 10772 smi_ctrl_ins.r_fifo_24_pull
.sym 10774 rx_09_fifo.rd_addr[8]
.sym 10777 rx_09_fifo.rd_addr[6]
.sym 10779 rx_09_fifo.rd_addr[4]
.sym 10780 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_1_O
.sym 10781 $PACKER_VCC_NET
.sym 10783 w_rx_24_fifo_data[15]
.sym 10784 rx_09_fifo.rd_addr[0]
.sym 10788 $PACKER_VCC_NET
.sym 10800 lvds_rx_24_inst.r_data[11]
.sym 10801 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 10807 lvds_rx_24_inst.r_data[20]
.sym 10809 lvds_rx_24_inst.r_data[23]
.sym 10813 lvds_rx_24_inst.r_data[13]
.sym 10814 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 10819 w_rx_09_fifo_empty
.sym 10820 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 10822 lvds_rx_24_inst.r_data[24]
.sym 10825 lvds_rx_24_inst.r_data[25]
.sym 10834 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 10835 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 10836 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 10842 lvds_rx_24_inst.r_data[25]
.sym 10846 w_rx_09_fifo_empty
.sym 10852 lvds_rx_24_inst.r_data[11]
.sym 10859 lvds_rx_24_inst.r_data[13]
.sym 10866 lvds_rx_24_inst.r_data[24]
.sym 10871 lvds_rx_24_inst.r_data[23]
.sym 10875 lvds_rx_24_inst.r_data[20]
.sym 10879 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 10880 lvds_clock_$glb_clk
.sym 10883 w_tx_data_smi[2]
.sym 10886 w_tx_data_smi[0]
.sym 10894 rx_09_fifo.wr_addr[4]
.sym 10895 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 10896 i_smi_a1_SB_LUT4_I1_O
.sym 10899 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 10902 w_rx_24_fifo_data[13]
.sym 10903 rx_09_fifo.wr_addr[8]
.sym 10904 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10905 rx_09_fifo.wr_addr[3]
.sym 10906 lvds_rx_24_inst.r_data[21]
.sym 10909 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10910 rx_09_fifo.rd_addr[0]
.sym 10911 io_smi_data[0]$SB_IO_OUT
.sym 10912 rx_09_fifo.rd_addr[7]
.sym 10913 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 10914 rx_09_fifo.rd_addr[4]
.sym 10916 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10917 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 10923 lvds_rx_24_inst.r_data[11]
.sym 10925 lvds_rx_24_inst.r_data[20]
.sym 10932 lvds_rx_24_inst.r_data[21]
.sym 10944 lvds_rx_24_inst.r_data[9]
.sym 10952 lvds_rx_24_inst.r_data[13]
.sym 10957 lvds_rx_24_inst.r_data[9]
.sym 10965 lvds_rx_24_inst.r_data[21]
.sym 10977 lvds_rx_24_inst.r_data[20]
.sym 10980 lvds_rx_24_inst.r_data[13]
.sym 10987 lvds_rx_24_inst.r_data[11]
.sym 11002 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 11003 lvds_clock_$glb_clk
.sym 11004 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11007 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 11008 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 11010 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 11011 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 11012 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 11017 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11022 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 11024 w_rx_24_fifo_empty
.sym 11033 w_tx_data_smi[0]
.sym 11034 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 11046 smi_ctrl_ins.int_cnt_09[4]
.sym 11048 smi_ctrl_ins.r_fifo_24_pull
.sym 11051 i_smi_a2_SB_LUT4_I1_O[0]
.sym 11053 rx_24_fifo.wr_addr[3]
.sym 11054 smi_ctrl_ins.int_cnt_09[3]
.sym 11055 w_rx_09_fifo_pulled_data[8]
.sym 11056 w_rx_24_fifo_empty
.sym 11058 smi_ctrl_ins.r_fifo_24_pull_1
.sym 11060 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11061 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 11064 i_smi_a1_SB_LUT4_I1_O
.sym 11066 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 11069 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 11071 smi_ctrl_ins.soe_and_reset
.sym 11072 w_rx_09_fifo_pulled_data[24]
.sym 11073 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 11077 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 11079 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 11080 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 11081 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 11082 i_smi_a2_SB_LUT4_I1_O[0]
.sym 11085 smi_ctrl_ins.r_fifo_24_pull_1
.sym 11086 smi_ctrl_ins.r_fifo_24_pull
.sym 11087 w_rx_24_fifo_empty
.sym 11097 rx_24_fifo.wr_addr[3]
.sym 11098 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 11099 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11100 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 11121 w_rx_09_fifo_pulled_data[24]
.sym 11122 smi_ctrl_ins.int_cnt_09[4]
.sym 11123 smi_ctrl_ins.int_cnt_09[3]
.sym 11124 w_rx_09_fifo_pulled_data[8]
.sym 11125 i_smi_a1_SB_LUT4_I1_O
.sym 11126 smi_ctrl_ins.soe_and_reset
.sym 11128 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 11129 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 11130 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 11131 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 11132 w_rx_24_fifo_data[20]
.sym 11133 w_rx_24_fifo_data[23]
.sym 11134 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 11135 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 11136 smi_ctrl_ins.int_cnt_09[3]
.sym 11137 w_rx_09_fifo_pulled_data[8]
.sym 11140 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11143 smi_ctrl_ins.int_cnt_09[4]
.sym 11144 rx_09_fifo.wr_addr[4]
.sym 11146 rx_24_fifo.rd_addr[6]
.sym 11150 smi_ctrl_ins.int_cnt_09[4]
.sym 11152 $PACKER_VCC_NET
.sym 11153 w_rx_24_fifo_data[20]
.sym 11155 w_rx_24_fifo_data[27]
.sym 11163 lvds_rx_24_inst.r_data[3]
.sym 11171 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 11172 rx_24_fifo.wr_addr[5]
.sym 11173 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11174 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 11175 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 11176 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11177 rx_24_fifo.wr_addr[6]
.sym 11178 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 11179 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11180 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 11181 lvds_rx_24_inst.r_data[19]
.sym 11182 rx_24_fifo.wr_addr[4]
.sym 11184 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 11186 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 11187 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 11188 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 11191 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 11192 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 11193 rx_24_fifo.wr_addr[9]
.sym 11196 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 11197 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 11198 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 11199 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 11205 lvds_rx_24_inst.r_data[19]
.sym 11208 rx_24_fifo.wr_addr[9]
.sym 11209 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 11210 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 11211 rx_24_fifo.wr_addr[4]
.sym 11216 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 11217 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11220 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 11221 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11222 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 11223 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 11226 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 11227 rx_24_fifo.wr_addr[5]
.sym 11228 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 11229 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 11232 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11233 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 11234 rx_24_fifo.wr_addr[6]
.sym 11235 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 11238 rx_24_fifo.wr_addr[4]
.sym 11239 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 11240 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 11241 rx_24_fifo.wr_addr[6]
.sym 11244 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 11245 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 11246 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 11247 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 11248 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 11249 lvds_clock_$glb_clk
.sym 11250 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11253 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 11254 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 11258 w_load
.sym 11263 rx_24_fifo.wr_addr[6]
.sym 11265 rx_24_fifo.rd_addr[9]
.sym 11267 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11269 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 11270 w_rx_09_fifo_full
.sym 11272 w_rx_09_fifo_pulled_data[10]
.sym 11273 rx_24_fifo.rd_addr[8]
.sym 11275 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11276 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 11280 $PACKER_VCC_NET
.sym 11281 $PACKER_VCC_NET
.sym 11283 w_tx_data_sys[0]
.sym 11285 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11294 lvds_rx_24_inst.r_data[5]
.sym 11305 lvds_rx_24_inst.r_data[16]
.sym 11307 lvds_rx_24_inst.r_data[14]
.sym 11311 lvds_rx_24_inst.r_data[12]
.sym 11314 lvds_rx_24_inst.r_data[10]
.sym 11315 lvds_rx_24_inst.r_data[17]
.sym 11316 lvds_rx_24_inst.r_data[18]
.sym 11323 lvds_rx_24_inst.r_data[3]
.sym 11327 lvds_rx_24_inst.r_data[16]
.sym 11331 lvds_rx_24_inst.r_data[18]
.sym 11339 lvds_rx_24_inst.r_data[3]
.sym 11344 lvds_rx_24_inst.r_data[10]
.sym 11352 lvds_rx_24_inst.r_data[17]
.sym 11358 lvds_rx_24_inst.r_data[14]
.sym 11361 lvds_rx_24_inst.r_data[5]
.sym 11369 lvds_rx_24_inst.r_data[12]
.sym 11371 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 11372 lvds_clock_$glb_clk
.sym 11373 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11381 r_tx_data[0]
.sym 11387 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11388 rx_24_fifo.wr_addr[5]
.sym 11389 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 11390 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11391 i_smi_a2$SB_IO_IN
.sym 11394 i_smi_a3$SB_IO_IN
.sym 11395 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11398 i_glob_clock$SB_IO_IN
.sym 11404 spi_if_ins.w_rx_data[5]
.sym 11405 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11406 w_rx_24_fifo_data[7]
.sym 11417 lvds_rx_24_inst.r_data[5]
.sym 11419 lvds_rx_24_inst.r_data[19]
.sym 11421 lvds_rx_24_inst.r_data[7]
.sym 11430 lvds_rx_24_inst.r_data[14]
.sym 11450 lvds_rx_24_inst.r_data[5]
.sym 11460 lvds_rx_24_inst.r_data[14]
.sym 11484 lvds_rx_24_inst.r_data[7]
.sym 11493 lvds_rx_24_inst.r_data[19]
.sym 11494 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 11495 lvds_clock_$glb_clk
.sym 11497 w_cs[1]
.sym 11498 w_cs[2]
.sym 11499 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 11501 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 11502 w_cs[3]
.sym 11510 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11515 w_fetch
.sym 11520 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11522 w_rx_24_fifo_data[16]
.sym 11523 w_rx_24_fifo_data[6]
.sym 11524 rx_24_fifo.wr_addr[8]
.sym 11526 rx_24_fifo.wr_addr[6]
.sym 11528 rx_24_fifo.wr_addr[4]
.sym 11530 w_tx_data_smi[0]
.sym 11532 rx_24_fifo.wr_addr[7]
.sym 11540 rx_24_fifo.rd_addr[6]
.sym 11542 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 11544 lvds_rx_24_inst.r_data[12]
.sym 11546 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11547 lvds_rx_24_inst.r_data[10]
.sym 11550 lvds_rx_24_inst.r_data[4]
.sym 11552 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 11554 lvds_rx_24_inst.r_data[3]
.sym 11585 lvds_rx_24_inst.r_data[10]
.sym 11592 lvds_rx_24_inst.r_data[3]
.sym 11597 lvds_rx_24_inst.r_data[12]
.sym 11601 lvds_rx_24_inst.r_data[4]
.sym 11607 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 11608 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11609 rx_24_fifo.rd_addr[6]
.sym 11610 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 11617 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 11618 lvds_clock_$glb_clk
.sym 11621 r_tx_data[2]
.sym 11623 r_tx_data[5]
.sym 11625 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 11626 r_tx_data[7]
.sym 11632 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11633 lvds_rx_24_inst.r_data[10]
.sym 11636 rx_24_fifo.wr_addr[5]
.sym 11640 w_rx_24_fifo_data[5]
.sym 11641 spi_if_ins.w_rx_data[6]
.sym 11642 rx_24_fifo.wr_addr[7]
.sym 11644 rx_24_fifo.wr_addr[9]
.sym 11645 w_rx_24_fifo_data[12]
.sym 11646 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11649 w_rx_24_fifo_data[14]
.sym 11652 $PACKER_VCC_NET
.sym 11661 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 11666 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11669 rx_24_fifo.rd_addr[8]
.sym 11670 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 11672 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 11676 rx_24_fifo.rd_addr[7]
.sym 11683 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 11684 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 11687 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 11689 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 11696 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 11700 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 11707 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 11714 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 11718 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 11726 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 11730 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 11731 rx_24_fifo.rd_addr[8]
.sym 11732 rx_24_fifo.rd_addr[7]
.sym 11733 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 11737 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 11740 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 11741 lvds_clock_$glb_clk
.sym 11742 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11743 spi_if_ins.r_tx_byte[5]
.sym 11744 spi_if_ins.r_tx_byte[7]
.sym 11750 spi_if_ins.r_tx_byte[2]
.sym 11761 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 11767 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11768 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11770 w_tx_data_io[2]
.sym 11772 $PACKER_VCC_NET
.sym 11773 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11775 i_smi_a2_SB_LUT4_I1_O[1]
.sym 11778 rx_24_fifo.wr_addr[8]
.sym 11787 rx_24_fifo.wr_addr[7]
.sym 11792 rx_24_fifo.wr_addr[6]
.sym 11793 rx_24_fifo.wr_addr[4]
.sym 11794 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11799 rx_24_fifo.wr_addr[8]
.sym 11803 rx_24_fifo.wr_addr[5]
.sym 11813 rx_24_fifo.wr_addr[3]
.sym 11815 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11816 $nextpnr_ICESTORM_LC_7$O
.sym 11819 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11822 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 11825 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11826 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11828 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 11831 rx_24_fifo.wr_addr[3]
.sym 11832 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 11834 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[4]
.sym 11836 rx_24_fifo.wr_addr[4]
.sym 11838 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 11840 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[5]
.sym 11842 rx_24_fifo.wr_addr[5]
.sym 11844 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[4]
.sym 11846 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[6]
.sym 11849 rx_24_fifo.wr_addr[6]
.sym 11850 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[5]
.sym 11852 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[7]
.sym 11854 rx_24_fifo.wr_addr[7]
.sym 11856 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[6]
.sym 11858 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[8]
.sym 11860 rx_24_fifo.wr_addr[8]
.sym 11862 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[7]
.sym 11866 io_ctrl_ins.rf_pin_state[2]
.sym 11868 io_ctrl_ins.rf_pin_state[1]
.sym 11880 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 11881 rx_24_fifo.wr_addr[6]
.sym 11884 rx_24_fifo.wr_addr[5]
.sym 11888 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11889 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11891 w_rx_data[2]
.sym 11896 o_shdn_tx_lna$SB_IO_OUT
.sym 11902 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[8]
.sym 11907 rx_24_fifo.wr_addr[9]
.sym 11909 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 11910 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 11911 w_rx_24_fifo_push
.sym 11914 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11916 rx_24_fifo.rd_addr[9]
.sym 11917 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 11918 lvds_rx_24_inst.r_push
.sym 11920 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 11922 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 11931 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 11932 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[9]
.sym 11933 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11935 rx_24_fifo.rd_addr[8]
.sym 11939 $nextpnr_ICESTORM_LC_8$I3
.sym 11942 rx_24_fifo.wr_addr[9]
.sym 11943 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[8]
.sym 11949 $nextpnr_ICESTORM_LC_8$I3
.sym 11952 w_rx_24_fifo_push
.sym 11953 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 11954 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[9]
.sym 11955 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11958 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 11959 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 11960 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 11961 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 11964 lvds_rx_24_inst.r_push
.sym 11982 rx_24_fifo.rd_addr[8]
.sym 11983 rx_24_fifo.rd_addr[9]
.sym 11984 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 11985 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 11987 lvds_clock_$glb_clk
.sym 11988 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 11990 o_shdn_tx_lna$SB_IO_OUT
.sym 11995 io_ctrl_ins.mixer_en_state
.sym 11996 o_shdn_rx_lna$SB_IO_OUT
.sym 12004 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 12012 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 12023 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 12039 lvds_rx_24_inst.o_debug_state[0]
.sym 12041 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 12047 w_rx_24_fifo_full
.sym 12051 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 12081 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 12082 lvds_rx_24_inst.o_debug_state[0]
.sym 12083 w_rx_24_fifo_full
.sym 12109 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 12110 lvds_clock_$glb_clk
.sym 12111 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12124 rx_24_fifo.wr_addr[3]
.sym 12127 rx_24_fifo.wr_addr[9]
.sym 12128 rx_24_fifo.wr_addr[5]
.sym 12129 rx_24_fifo.wr_addr[7]
.sym 12131 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 12133 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 12135 lvds_rx_24_inst.o_debug_state[0]
.sym 12136 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 12256 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12305 i_config[3]$SB_IO_IN
.sym 12309 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12322 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 12326 io_smi_data[7]$SB_IO_OUT
.sym 12332 io_smi_data[0]$SB_IO_OUT
.sym 12335 w_rx_09_fifo_data[21]
.sym 12339 w_rx_09_fifo_data[22]
.sym 12340 w_rx_09_fifo_data[19]
.sym 12341 io_smi_data[3]$SB_IO_OUT
.sym 12342 w_rx_09_fifo_data[20]
.sym 12367 i_sck$SB_IO_IN
.sym 12382 w_smi_data_output[6]
.sym 12384 lvds_rx_09_inst.r_data[16]
.sym 12391 i_smi_a3$SB_IO_IN
.sym 12397 lvds_rx_09_inst.r_data[19]
.sym 12400 lvds_rx_09_inst.r_data[21]
.sym 12402 lvds_rx_09_inst.r_data[18]
.sym 12411 i_smi_a3$SB_IO_IN
.sym 12413 w_smi_data_output[6]
.sym 12416 lvds_rx_09_inst.r_data[16]
.sym 12429 lvds_rx_09_inst.r_data[18]
.sym 12442 lvds_rx_09_inst.r_data[21]
.sym 12455 lvds_rx_09_inst.r_data[19]
.sym 12456 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 12457 lvds_clock_$glb_clk
.sym 12458 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12463 lvds_rx_09_inst.r_data[17]
.sym 12465 lvds_rx_09_inst.r_data[13]
.sym 12466 lvds_rx_09_inst.r_data[11]
.sym 12467 lvds_rx_09_inst.r_data[19]
.sym 12468 lvds_rx_09_inst.r_data[15]
.sym 12469 lvds_rx_09_inst.r_data[29]
.sym 12479 io_smi_data[7]$SB_IO_OUT
.sym 12480 w_rx_09_fifo_data[20]
.sym 12481 rx_09_fifo.wr_addr[4]
.sym 12486 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12509 w_smi_data_output[3]
.sym 12525 lvds_rx_09_inst.r_data[23]
.sym 12531 i_smi_a3$SB_IO_IN
.sym 12540 lvds_rx_09_inst.r_data[8]
.sym 12543 lvds_rx_09_inst.r_data[10]
.sym 12545 lvds_rx_09_inst.r_data[23]
.sym 12549 lvds_rx_09_inst.r_data[12]
.sym 12556 lvds_rx_09_inst.r_data[25]
.sym 12558 lvds_rx_09_inst.r_data[24]
.sym 12561 lvds_rx_09_inst.r_data[14]
.sym 12570 lvds_rx_09_inst.r_data[26]
.sym 12574 lvds_rx_09_inst.r_data[23]
.sym 12579 lvds_rx_09_inst.r_data[10]
.sym 12588 lvds_rx_09_inst.r_data[26]
.sym 12592 lvds_rx_09_inst.r_data[8]
.sym 12599 lvds_rx_09_inst.r_data[25]
.sym 12604 lvds_rx_09_inst.r_data[12]
.sym 12609 lvds_rx_09_inst.r_data[24]
.sym 12615 lvds_rx_09_inst.r_data[14]
.sym 12619 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 12620 lvds_clock_$glb_clk
.sym 12621 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12625 int_miso
.sym 12630 lvds_rx_09_inst.r_data[27]
.sym 12632 spi_if_ins.r_tx_byte[7]
.sym 12634 rx_09_fifo.wr_addr[6]
.sym 12635 $PACKER_VCC_NET
.sym 12638 w_rx_09_fifo_data[31]
.sym 12639 w_rx_09_fifo_pulled_data[30]
.sym 12641 lvds_rx_09_inst.r_data[9]
.sym 12643 rx_09_fifo.rd_addr[7]
.sym 12644 lvds_rx_09_inst.r_data[8]
.sym 12650 w_rx_09_fifo_data[28]
.sym 12652 w_rx_09_fifo_data[18]
.sym 12655 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12657 i_smi_a3$SB_IO_IN
.sym 12665 lvds_rx_09_inst.r_data[28]
.sym 12666 lvds_rx_09_inst.r_data[10]
.sym 12676 lvds_rx_09_inst.r_data[14]
.sym 12677 lvds_rx_09_inst.r_data[26]
.sym 12678 lvds_rx_09_inst.r_data[16]
.sym 12690 lvds_rx_09_inst.r_data[23]
.sym 12698 lvds_rx_09_inst.r_data[23]
.sym 12710 lvds_rx_09_inst.r_data[14]
.sym 12717 lvds_rx_09_inst.r_data[28]
.sym 12726 lvds_rx_09_inst.r_data[10]
.sym 12735 lvds_rx_09_inst.r_data[26]
.sym 12739 lvds_rx_09_inst.r_data[16]
.sym 12742 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 12743 lvds_clock_$glb_clk
.sym 12745 w_rx_24_fifo_data[28]
.sym 12748 w_rx_24_fifo_data[31]
.sym 12749 w_rx_24_fifo_data[30]
.sym 12751 w_rx_24_fifo_data[29]
.sym 12755 w_tx_data_smi[2]
.sym 12757 rx_09_fifo.rd_addr[0]
.sym 12763 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12764 rx_09_fifo.wr_addr[6]
.sym 12765 w_rx_09_fifo_data[30]
.sym 12767 smi_ctrl_ins.int_cnt_09[3]
.sym 12769 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 12777 spi_if_ins.r_tx_byte[7]
.sym 12788 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12796 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12804 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12812 w_rx_09_fifo_empty
.sym 12825 w_rx_09_fifo_empty
.sym 12826 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12827 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12828 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12833 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12843 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12844 w_rx_09_fifo_empty
.sym 12845 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12846 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12866 r_counter_$glb_clk
.sym 12867 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12868 lvds_rx_24_inst.r_data[28]
.sym 12870 lvds_rx_24_inst.r_data[29]
.sym 12871 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 12880 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 12881 w_rx_24_fifo_data[29]
.sym 12882 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12884 i_smi_a2_SB_LUT4_I1_O[1]
.sym 12885 $PACKER_VCC_NET
.sym 12886 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 12887 w_rx_24_fifo_data[28]
.sym 12890 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 12897 smi_ctrl_ins.soe_and_reset
.sym 12918 lvds_rx_24_inst.r_data[25]
.sym 12926 lvds_rx_24_inst.r_data[23]
.sym 12928 lvds_rx_24_inst.r_data[22]
.sym 12931 lvds_rx_24_inst.r_data[24]
.sym 12950 lvds_rx_24_inst.r_data[23]
.sym 12973 lvds_rx_24_inst.r_data[24]
.sym 12979 lvds_rx_24_inst.r_data[22]
.sym 12985 lvds_rx_24_inst.r_data[25]
.sym 12988 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 12989 lvds_clock_$glb_clk
.sym 12990 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 12993 spi_if_ins.spi.r3_rx_done
.sym 13003 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 13004 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13005 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13006 rx_09_fifo.wr_addr[2]
.sym 13008 rx_09_fifo.wr_addr[3]
.sym 13009 rx_09_fifo.rd_addr[7]
.sym 13010 spi_if_ins.r_tx_byte[7]
.sym 13011 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 13012 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 13013 rx_09_fifo.rd_addr[3]
.sym 13014 rx_09_fifo.rd_addr[8]
.sym 13015 rx_24_fifo.rd_addr[6]
.sym 13017 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13023 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13025 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 13026 i_smi_a2_SB_LUT4_I1_O[0]
.sym 13032 w_rx_24_fifo_empty
.sym 13043 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13045 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13062 w_rx_09_fifo_empty
.sym 13072 w_rx_24_fifo_empty
.sym 13092 w_rx_09_fifo_empty
.sym 13111 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13112 r_counter_$glb_clk
.sym 13113 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13116 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13117 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 13118 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13119 rx_24_fifo.rd_addr[5]
.sym 13120 rx_24_fifo.rd_addr[6]
.sym 13121 rx_24_fifo.rd_addr[7]
.sym 13127 $PACKER_VCC_NET
.sym 13130 w_rx_24_fifo_data[22]
.sym 13139 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13141 rx_24_fifo.rd_addr[5]
.sym 13143 rx_24_fifo.rd_addr[6]
.sym 13145 rx_24_fifo.rd_addr[7]
.sym 13147 i_smi_a1$SB_IO_IN
.sym 13148 i_smi_a2$SB_IO_IN
.sym 13149 i_smi_a3$SB_IO_IN
.sym 13159 $PACKER_VCC_NET
.sym 13173 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13175 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13176 rx_24_fifo.rd_addr[5]
.sym 13177 rx_24_fifo.rd_addr[6]
.sym 13181 rx_24_fifo.rd_addr[0]
.sym 13182 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 13183 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 13187 $nextpnr_ICESTORM_LC_12$O
.sym 13189 rx_24_fifo.rd_addr[0]
.sym 13193 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 13196 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 13199 $nextpnr_ICESTORM_LC_13$I3
.sym 13202 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13203 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 13205 $nextpnr_ICESTORM_LC_13$COUT
.sym 13207 $PACKER_VCC_NET
.sym 13209 $nextpnr_ICESTORM_LC_13$I3
.sym 13211 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[4]
.sym 13214 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 13217 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[5]
.sym 13219 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13221 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[4]
.sym 13223 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[6]
.sym 13225 rx_24_fifo.rd_addr[5]
.sym 13227 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[5]
.sym 13229 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[7]
.sym 13231 rx_24_fifo.rd_addr[6]
.sym 13233 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[6]
.sym 13237 rx_24_fifo.rd_addr[8]
.sym 13238 rx_24_fifo.rd_addr[9]
.sym 13239 rx_24_fifo.rd_addr[0]
.sym 13240 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13241 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 13242 i_smi_a2_SB_LUT4_I1_O[0]
.sym 13243 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13244 i_smi_a1$SB_IO_IN
.sym 13250 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13251 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 13252 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 13254 rx_24_fifo.rd_addr[7]
.sym 13255 $PACKER_VCC_NET
.sym 13256 rx_09_fifo.wr_addr[6]
.sym 13257 rx_09_fifo.rd_addr[0]
.sym 13258 w_rx_24_fifo_data[15]
.sym 13260 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13261 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13262 spi_if_ins.r_tx_byte[5]
.sym 13263 w_rx_24_fifo_data[23]
.sym 13265 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13267 rx_24_fifo.rd_addr[5]
.sym 13268 spi_if_ins.r_tx_byte[7]
.sym 13269 rx_24_fifo.rd_addr[6]
.sym 13270 rx_24_fifo.rd_addr[8]
.sym 13271 rx_24_fifo.rd_addr[7]
.sym 13272 rx_24_fifo.rd_addr[9]
.sym 13273 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[7]
.sym 13278 lvds_rx_24_inst.r_data[21]
.sym 13284 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 13285 rx_24_fifo.rd_addr[7]
.sym 13292 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 13294 rx_24_fifo.rd_addr[8]
.sym 13295 rx_24_fifo.rd_addr[9]
.sym 13297 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 13298 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 13302 lvds_rx_24_inst.r_data[18]
.sym 13303 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 13304 rx_24_fifo.rd_addr[0]
.sym 13310 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[8]
.sym 13312 rx_24_fifo.rd_addr[7]
.sym 13314 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[7]
.sym 13316 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[9]
.sym 13318 rx_24_fifo.rd_addr[8]
.sym 13320 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[8]
.sym 13322 $nextpnr_ICESTORM_LC_14$I3
.sym 13324 rx_24_fifo.rd_addr[9]
.sym 13326 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[9]
.sym 13332 $nextpnr_ICESTORM_LC_14$I3
.sym 13336 lvds_rx_24_inst.r_data[18]
.sym 13342 lvds_rx_24_inst.r_data[21]
.sym 13348 rx_24_fifo.rd_addr[0]
.sym 13349 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 13353 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 13354 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 13355 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 13356 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 13357 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 13358 lvds_clock_$glb_clk
.sym 13361 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13363 spi_if_ins.state_if[0]
.sym 13364 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13367 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13372 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 13373 spi_if_ins.w_rx_data[5]
.sym 13376 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 13379 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13380 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 13381 i_glob_clock$SB_IO_IN
.sym 13382 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13383 rx_24_fifo.rd_addr[0]
.sym 13384 rx_24_fifo.rd_addr[0]
.sym 13388 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 13390 w_load
.sym 13392 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13394 w_tx_data_io[0]
.sym 13395 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13401 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 13404 rx_24_fifo.wr_addr[7]
.sym 13409 lvds_rx_24_inst.o_debug_state[0]
.sym 13410 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 13411 rx_24_fifo.wr_addr[8]
.sym 13414 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13418 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13419 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13432 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13447 lvds_rx_24_inst.o_debug_state[0]
.sym 13449 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13452 rx_24_fifo.wr_addr[7]
.sym 13453 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 13454 rx_24_fifo.wr_addr[8]
.sym 13455 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 13477 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13480 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13481 r_counter_$glb_clk
.sym 13482 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13483 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13485 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13489 w_fetch
.sym 13490 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13491 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 13492 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13495 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13497 rx_24_fifo.wr_addr[7]
.sym 13499 rx_24_fifo.wr_addr[8]
.sym 13500 rx_24_fifo.wr_addr[7]
.sym 13501 smi_ctrl_ins.int_cnt_24[3]
.sym 13503 rx_24_fifo.wr_addr[4]
.sym 13504 rx_24_fifo.wr_addr[8]
.sym 13506 rx_24_fifo.wr_addr[6]
.sym 13507 rx_24_fifo.rd_addr[6]
.sym 13508 rx_24_fifo.rd_addr[8]
.sym 13509 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13512 w_fetch
.sym 13528 w_tx_data_sys[0]
.sym 13534 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13536 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13542 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13546 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13549 i_glob_clock$SB_IO_IN
.sym 13599 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13600 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13601 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13602 w_tx_data_sys[0]
.sym 13603 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13604 i_glob_clock$SB_IO_IN
.sym 13606 spi_if_ins.r_tx_byte[3]
.sym 13607 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13608 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13609 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13610 spi_if_ins.r_tx_byte[0]
.sym 13611 spi_if_ins.r_tx_byte[4]
.sym 13612 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13613 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13618 w_rx_24_fifo_data[20]
.sym 13619 rx_24_fifo.wr_addr[9]
.sym 13622 w_rx_24_fifo_data[21]
.sym 13623 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 13625 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13632 w_tx_data_io[5]
.sym 13635 rx_24_fifo.rd_addr[6]
.sym 13639 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13641 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13649 spi_if_ins.w_rx_data[5]
.sym 13652 w_cs[3]
.sym 13655 w_cs[1]
.sym 13656 w_cs[2]
.sym 13657 spi_if_ins.w_rx_data[6]
.sym 13660 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13663 w_tx_data_smi[0]
.sym 13665 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13666 w_tx_data_io[0]
.sym 13669 w_cs[0]
.sym 13673 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13676 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 13682 spi_if_ins.w_rx_data[5]
.sym 13683 spi_if_ins.w_rx_data[6]
.sym 13687 spi_if_ins.w_rx_data[5]
.sym 13688 spi_if_ins.w_rx_data[6]
.sym 13692 w_cs[2]
.sym 13693 w_cs[3]
.sym 13694 w_cs[0]
.sym 13695 w_cs[1]
.sym 13704 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 13705 w_tx_data_io[0]
.sym 13706 w_tx_data_smi[0]
.sym 13707 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13710 spi_if_ins.w_rx_data[6]
.sym 13713 spi_if_ins.w_rx_data[5]
.sym 13726 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13728 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13729 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13730 w_ioc[1]
.sym 13731 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13732 w_ioc[3]
.sym 13733 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 13734 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 13735 w_cs[0]
.sym 13736 w_ioc[0]
.sym 13741 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 13742 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13743 rx_24_fifo.wr_addr[8]
.sym 13747 w_tx_data_sys[0]
.sym 13748 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13753 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13755 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 13758 spi_if_ins.r_tx_byte[5]
.sym 13759 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13760 spi_if_ins.r_tx_byte[7]
.sym 13762 spi_if_ins.w_rx_data[4]
.sym 13763 rx_24_fifo.rd_addr[8]
.sym 13764 rx_24_fifo.rd_addr[5]
.sym 13772 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13776 w_tx_data_io[7]
.sym 13779 i_glob_clock$SB_IO_IN
.sym 13780 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13788 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13790 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13791 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 13792 w_tx_data_io[5]
.sym 13799 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 13800 w_tx_data_smi[2]
.sym 13801 w_tx_data_io[2]
.sym 13809 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13810 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 13821 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 13822 w_tx_data_io[5]
.sym 13823 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13833 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 13834 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13835 w_tx_data_smi[2]
.sym 13836 w_tx_data_io[2]
.sym 13840 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 13841 w_tx_data_io[7]
.sym 13842 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13849 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13850 i_glob_clock$SB_IO_IN
.sym 13851 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13853 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 13854 w_ioc[2]
.sym 13855 w_ioc[4]
.sym 13856 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13858 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13859 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13864 w_rx_data[2]
.sym 13865 w_cs[0]
.sym 13866 rx_24_fifo.wr_addr[3]
.sym 13867 i_smi_a2_SB_LUT4_I1_O[1]
.sym 13868 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 13869 w_ioc[0]
.sym 13872 w_tx_data_io[7]
.sym 13874 spi_if_ins.w_rx_data[1]
.sym 13875 w_rx_24_fifo_data[7]
.sym 13877 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13894 r_tx_data[2]
.sym 13904 r_tx_data[5]
.sym 13907 r_tx_data[7]
.sym 13911 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13926 r_tx_data[5]
.sym 13934 r_tx_data[7]
.sym 13970 r_tx_data[2]
.sym 13972 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13973 r_counter_$glb_clk
.sym 13976 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 13978 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 13980 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 13982 io_ctrl_ins.rf_pin_state[0]
.sym 13989 i_config[0]$SB_IO_IN
.sym 13990 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 13992 w_rx_24_fifo_data[6]
.sym 13993 rx_24_fifo.wr_addr[7]
.sym 13995 rx_24_fifo.wr_addr[4]
.sym 13997 rx_24_fifo.wr_addr[8]
.sym 13999 w_rx_24_fifo_data[31]
.sym 14009 w_rx_data[1]
.sym 14016 w_rx_data[1]
.sym 14027 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 14040 w_rx_data[2]
.sym 14050 w_rx_data[2]
.sym 14063 w_rx_data[1]
.sym 14095 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 14096 r_counter_$glb_clk
.sym 14100 io_ctrl_ins.o_pmod[1]
.sym 14102 io_ctrl_ins.o_pmod[2]
.sym 14110 w_rx_24_fifo_data[12]
.sym 14111 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 14112 w_rx_24_fifo_data[14]
.sym 14114 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 14115 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 14118 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 14119 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14121 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 14139 io_ctrl_ins.rf_pin_state[2]
.sym 14141 io_ctrl_ins.rf_pin_state[1]
.sym 14142 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14144 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 14154 io_ctrl_ins.rf_pin_state[0]
.sym 14159 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14166 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14178 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14179 io_ctrl_ins.rf_pin_state[2]
.sym 14180 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 14181 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14208 io_ctrl_ins.rf_pin_state[0]
.sym 14209 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14210 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14211 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 14215 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 14216 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14217 io_ctrl_ins.rf_pin_state[1]
.sym 14218 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14219 r_counter_$glb_clk
.sym 14223 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 14233 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 14237 w_tx_data_io[2]
.sym 14238 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14239 rx_24_fifo.wr_addr[8]
.sym 14240 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 14241 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14242 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14388 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14406 i_smi_a2_SB_LUT4_I1_O[1]
.sym 14418 i_sck$SB_IO_IN
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14434 io_smi_data[3]$SB_IO_OUT
.sym 14440 i_sck$SB_IO_IN
.sym 14446 w_rx_09_fifo_data[23]
.sym 14449 io_smi_data[7]$SB_IO_OUT
.sym 14486 lvds_rx_09_inst.r_data[17]
.sym 14487 lvds_rx_09_inst.r_data[18]
.sym 14489 lvds_rx_09_inst.r_data[20]
.sym 14490 lvds_rx_09_inst.r_data[19]
.sym 14497 i_smi_a3$SB_IO_IN
.sym 14507 w_smi_data_output[3]
.sym 14521 lvds_rx_09_inst.r_data[19]
.sym 14546 lvds_rx_09_inst.r_data[20]
.sym 14550 lvds_rx_09_inst.r_data[17]
.sym 14555 i_smi_a3$SB_IO_IN
.sym 14558 w_smi_data_output[3]
.sym 14561 lvds_rx_09_inst.r_data[18]
.sym 14565 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 14566 lvds_clock_$glb_clk
.sym 14572 w_rx_09_fifo_data[14]
.sym 14573 w_rx_09_fifo_data[17]
.sym 14574 w_rx_09_fifo_data[15]
.sym 14575 w_rx_09_fifo_data[29]
.sym 14577 w_rx_09_fifo_data[31]
.sym 14579 w_rx_09_fifo_data[13]
.sym 14581 i_smi_a2_SB_LUT4_I1_O[0]
.sym 14582 i_smi_a2_SB_LUT4_I1_O[0]
.sym 14583 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 14584 w_rx_09_fifo_data[21]
.sym 14585 w_rx_09_fifo_pulled_data[29]
.sym 14586 w_rx_09_fifo_data[19]
.sym 14588 w_rx_09_fifo_pulled_data[28]
.sym 14589 i_smi_a3$SB_IO_IN
.sym 14590 rx_09_fifo.wr_addr[8]
.sym 14594 w_rx_09_fifo_data[22]
.sym 14600 w_smi_data_output[7]
.sym 14614 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14622 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14649 lvds_rx_09_inst.r_data[9]
.sym 14651 lvds_rx_09_inst.r_data[13]
.sym 14652 lvds_rx_09_inst.r_data[11]
.sym 14653 lvds_rx_09_inst.r_data[27]
.sym 14665 lvds_rx_09_inst.r_data[17]
.sym 14678 lvds_rx_09_inst.r_data[15]
.sym 14684 lvds_rx_09_inst.r_data[15]
.sym 14695 lvds_rx_09_inst.r_data[11]
.sym 14701 lvds_rx_09_inst.r_data[9]
.sym 14706 lvds_rx_09_inst.r_data[17]
.sym 14713 lvds_rx_09_inst.r_data[13]
.sym 14718 lvds_rx_09_inst.r_data[27]
.sym 14728 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 14729 lvds_clock_$glb_clk
.sym 14730 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 14733 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14734 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 14735 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14736 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14737 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 14738 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14743 rx_09_fifo.rd_addr[6]
.sym 14744 w_rx_09_fifo_pulled_data[31]
.sym 14746 w_rx_09_fifo_data[29]
.sym 14749 rx_09_fifo.rd_addr[6]
.sym 14759 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14761 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14764 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14781 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14790 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14794 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14800 spi_if_ins.r_tx_byte[7]
.sym 14823 spi_if_ins.r_tx_byte[7]
.sym 14824 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14826 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14851 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14852 r_counter_$glb_clk
.sym 14855 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14856 smi_ctrl_ins.r_fifo_24_pull
.sym 14858 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14864 w_rx_24_fifo_data[31]
.sym 14867 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14868 smi_ctrl_ins.soe_and_reset
.sym 14871 smi_ctrl_ins.int_cnt_24[4]
.sym 14874 int_miso
.sym 14875 rx_09_fifo.wr_addr[8]
.sym 14876 rx_09_fifo.rd_addr[8]
.sym 14878 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14880 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14881 spi_if_ins.spi.r2_rx_done
.sym 14886 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 14888 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14895 lvds_rx_24_inst.r_data[28]
.sym 14897 lvds_rx_24_inst.r_data[29]
.sym 14924 lvds_rx_24_inst.r_data[26]
.sym 14926 lvds_rx_24_inst.r_data[27]
.sym 14930 lvds_rx_24_inst.r_data[26]
.sym 14947 lvds_rx_24_inst.r_data[29]
.sym 14952 lvds_rx_24_inst.r_data[28]
.sym 14964 lvds_rx_24_inst.r_data[27]
.sym 14974 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 14975 lvds_clock_$glb_clk
.sym 14978 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14979 spi_if_ins.spi.r_tx_byte[2]
.sym 14980 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14981 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14982 spi_if_ins.spi.r_tx_byte[7]
.sym 14983 spi_if_ins.spi.r_tx_byte[3]
.sym 14984 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14987 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 14989 $PACKER_VCC_NET
.sym 14992 rx_09_fifo.wr_addr[7]
.sym 14999 w_rx_24_fifo_data[30]
.sym 15000 smi_ctrl_ins.int_cnt_09[3]
.sym 15003 sys_ctrl_ins.reset_cmd
.sym 15004 spi_if_ins.r_tx_byte[4]
.sym 15006 spi_if_ins.r_tx_byte[3]
.sym 15009 spi_if_ins.r_tx_byte[0]
.sym 15012 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15023 lvds_rx_24_inst.r_data[26]
.sym 15033 lvds_rx_24_inst.r_data[27]
.sym 15038 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15054 lvds_rx_24_inst.r_data[26]
.sym 15065 lvds_rx_24_inst.r_data[27]
.sym 15072 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15097 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 15098 lvds_clock_$glb_clk
.sym 15099 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 15100 spi_if_ins.spi.r_tx_byte[1]
.sym 15101 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15102 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15103 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15104 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15105 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15106 spi_if_ins.spi.r_tx_byte[5]
.sym 15107 spi_if_ins.spi.r_tx_byte[6]
.sym 15111 i_smi_a1$SB_IO_IN
.sym 15113 w_rx_09_fifo_data[18]
.sym 15115 w_rx_09_fifo_data[28]
.sym 15123 i_smi_a3$SB_IO_IN
.sym 15125 i_ss$SB_IO_IN
.sym 15127 rx_24_fifo.rd_addr[7]
.sym 15132 rx_09_fifo.rd_addr[0]
.sym 15133 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15134 w_tx_data_smi[3]
.sym 15151 spi_if_ins.spi.r2_rx_done
.sym 15189 spi_if_ins.spi.r2_rx_done
.sym 15221 r_counter_$glb_clk
.sym 15223 w_tx_data_smi[1]
.sym 15224 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15226 w_tx_data_smi[3]
.sym 15228 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15238 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15242 spi_if_ins.r_tx_byte[5]
.sym 15244 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 15248 spi_if_ins.r_tx_byte[2]
.sym 15249 rx_24_fifo.rd_addr[5]
.sym 15250 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15251 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15252 rx_24_fifo.rd_addr[8]
.sym 15253 rx_24_fifo.rd_addr[7]
.sym 15258 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15266 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15267 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 15268 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 15271 rx_24_fifo.rd_addr[7]
.sym 15274 rx_24_fifo.rd_addr[0]
.sym 15277 rx_24_fifo.rd_addr[5]
.sym 15282 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15284 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15286 rx_24_fifo.rd_addr[6]
.sym 15296 $nextpnr_ICESTORM_LC_9$O
.sym 15298 rx_24_fifo.rd_addr[0]
.sym 15302 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15304 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 15308 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15311 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15312 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15314 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 15317 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 15318 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15320 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 15323 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15324 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 15326 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 15328 rx_24_fifo.rd_addr[5]
.sym 15330 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 15332 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 15335 rx_24_fifo.rd_addr[6]
.sym 15336 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 15338 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15341 rx_24_fifo.rd_addr[7]
.sym 15342 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 15343 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15344 r_counter_$glb_clk
.sym 15345 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 15346 i_smi_a1_SB_LUT4_I1_O
.sym 15351 spi_if_ins.r_tx_data_valid
.sym 15358 smi_ctrl_ins.int_cnt_09[4]
.sym 15359 rx_09_fifo.wr_addr[8]
.sym 15362 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15364 rx_09_fifo.wr_addr[2]
.sym 15366 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 15367 w_rx_09_fifo_pulled_data[9]
.sym 15368 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 15370 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 15371 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15373 spi_if_ins.state_if[2]
.sym 15375 w_rx_24_fifo_full
.sym 15377 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15378 spi_if_ins.r_tx_byte[6]
.sym 15380 rx_24_fifo.rd_addr[9]
.sym 15382 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15388 rx_24_fifo.rd_addr[9]
.sym 15391 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 15392 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15393 i_smi_a2$SB_IO_IN
.sym 15394 i_smi_a3$SB_IO_IN
.sym 15397 rx_24_fifo.rd_addr[0]
.sym 15398 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15400 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 15401 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15406 i_smi_a1$SB_IO_IN
.sym 15411 rx_24_fifo.rd_addr[8]
.sym 15419 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 15421 rx_24_fifo.rd_addr[8]
.sym 15423 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15428 rx_24_fifo.rd_addr[9]
.sym 15429 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 15435 rx_24_fifo.rd_addr[0]
.sym 15438 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15444 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 15447 rx_24_fifo.rd_addr[0]
.sym 15450 i_smi_a1$SB_IO_IN
.sym 15452 i_smi_a3$SB_IO_IN
.sym 15453 i_smi_a2$SB_IO_IN
.sym 15457 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15458 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 15462 i_smi_a1$SB_IO_IN
.sym 15466 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15467 r_counter_$glb_clk
.sym 15468 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 15471 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15473 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15475 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 15476 w_tx_data_io[3]
.sym 15481 rx_24_fifo.rd_addr[8]
.sym 15482 rx_09_fifo.wr_addr[7]
.sym 15483 i_smi_a2_SB_LUT4_I1_O[0]
.sym 15485 rx_24_fifo.rd_addr[9]
.sym 15487 rx_24_fifo.rd_addr[0]
.sym 15488 i_smi_a1_SB_LUT4_I1_O
.sym 15491 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 15493 spi_if_ins.r_tx_byte[3]
.sym 15494 spi_if_ins.state_if[1]
.sym 15495 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15497 spi_if_ins.state_if[1]
.sym 15500 i_smi_a2_SB_LUT4_I1_O[0]
.sym 15501 spi_if_ins.r_tx_byte[0]
.sym 15503 spi_if_ins.r_tx_byte[4]
.sym 15504 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15510 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15517 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15519 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15520 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15523 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15525 spi_if_ins.state_if[1]
.sym 15528 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15529 spi_if_ins.state_if[0]
.sym 15533 spi_if_ins.state_if[2]
.sym 15549 spi_if_ins.state_if[2]
.sym 15550 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15551 spi_if_ins.state_if[0]
.sym 15552 spi_if_ins.state_if[1]
.sym 15562 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15568 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15569 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15570 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15586 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15589 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15590 r_counter_$glb_clk
.sym 15591 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15593 spi_if_ins.w_rx_data[2]
.sym 15594 spi_if_ins.w_rx_data[0]
.sym 15595 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15598 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15600 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15604 rx_24_fifo.rd_addr[7]
.sym 15605 io_ctrl_ins.pmod_dir_state[3]
.sym 15608 i_smi_a1$SB_IO_IN
.sym 15610 rx_24_fifo.rd_addr[6]
.sym 15612 spi_if_ins.state_if[0]
.sym 15613 i_smi_a3$SB_IO_IN
.sym 15615 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15616 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15617 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15619 rx_24_fifo.rd_addr[7]
.sym 15620 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15621 i_glob_clock$SB_IO_IN
.sym 15622 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15623 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15626 w_tx_data_smi[3]
.sym 15627 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15637 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15640 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15643 spi_if_ins.state_if[2]
.sym 15644 spi_if_ins.state_if[0]
.sym 15651 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15654 spi_if_ins.state_if[1]
.sym 15655 w_fetch
.sym 15656 w_load
.sym 15657 w_cs[1]
.sym 15662 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15667 w_cs[1]
.sym 15668 w_fetch
.sym 15669 w_load
.sym 15680 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15703 spi_if_ins.state_if[2]
.sym 15705 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15708 spi_if_ins.state_if[1]
.sym 15711 spi_if_ins.state_if[0]
.sym 15712 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15713 r_counter_$glb_clk
.sym 15714 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15716 r_tx_data[3]
.sym 15717 spi_if_ins.w_rx_data[3]
.sym 15718 spi_if_ins.w_rx_data[6]
.sym 15719 r_tx_data[4]
.sym 15720 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15722 spi_if_ins.w_rx_data[5]
.sym 15727 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15728 rx_24_fifo.rd_addr[5]
.sym 15732 rx_24_fifo.rd_addr[6]
.sym 15733 rx_24_fifo.rd_addr[9]
.sym 15735 smi_ctrl_ins.int_cnt_24[3]
.sym 15736 rx_24_fifo.rd_addr[5]
.sym 15737 spi_if_ins.w_rx_data[4]
.sym 15738 w_rx_24_fifo_data[23]
.sym 15739 spi_if_ins.w_rx_data[0]
.sym 15740 spi_if_ins.r_tx_byte[2]
.sym 15741 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 15742 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15743 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15745 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15746 w_tx_data_io[4]
.sym 15748 w_fetch
.sym 15750 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 15756 w_cs[1]
.sym 15757 w_cs[2]
.sym 15761 w_cs[3]
.sym 15762 w_cs[0]
.sym 15764 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15765 w_cs[2]
.sym 15767 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15770 w_fetch
.sym 15771 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15774 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15776 r_tx_data[4]
.sym 15779 spi_if_ins.w_rx_data[5]
.sym 15781 r_tx_data[3]
.sym 15782 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15783 spi_if_ins.w_rx_data[6]
.sym 15784 spi_if_ins.state_if[2]
.sym 15787 r_tx_data[0]
.sym 15789 r_tx_data[3]
.sym 15795 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15797 spi_if_ins.state_if[2]
.sym 15798 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15801 w_cs[0]
.sym 15802 w_cs[2]
.sym 15803 w_cs[1]
.sym 15804 w_cs[3]
.sym 15808 spi_if_ins.w_rx_data[6]
.sym 15809 spi_if_ins.w_rx_data[5]
.sym 15815 r_tx_data[0]
.sym 15820 r_tx_data[4]
.sym 15825 w_cs[1]
.sym 15826 w_cs[2]
.sym 15827 w_cs[0]
.sym 15828 w_cs[3]
.sym 15831 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15832 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15833 w_fetch
.sym 15834 w_cs[2]
.sym 15835 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15836 r_counter_$glb_clk
.sym 15838 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15839 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15841 w_rx_data[1]
.sym 15842 w_rx_data[2]
.sym 15843 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15844 w_rx_data[0]
.sym 15845 i_button_SB_LUT4_I2_I1[0]
.sym 15850 smi_ctrl_ins.int_cnt_24[4]
.sym 15857 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 15858 w_tx_data_io[0]
.sym 15859 w_load
.sym 15862 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 15863 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15864 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15865 spi_if_ins.w_rx_data[2]
.sym 15866 w_cs[0]
.sym 15867 w_rx_data[0]
.sym 15868 w_ioc[0]
.sym 15869 spi_if_ins.r_tx_byte[6]
.sym 15870 spi_if_ins.state_if[2]
.sym 15871 w_rx_24_fifo_full
.sym 15872 rx_24_fifo.rd_addr[9]
.sym 15881 spi_if_ins.w_rx_data[3]
.sym 15884 spi_if_ins.w_rx_data[1]
.sym 15885 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15888 w_ioc[1]
.sym 15890 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15891 w_fetch
.sym 15894 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 15896 w_cs[2]
.sym 15899 spi_if_ins.w_rx_data[0]
.sym 15901 w_cs[0]
.sym 15903 w_cs[1]
.sym 15906 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15908 w_cs[3]
.sym 15912 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 15914 w_ioc[1]
.sym 15918 spi_if_ins.w_rx_data[1]
.sym 15924 w_cs[0]
.sym 15925 w_cs[1]
.sym 15926 w_cs[3]
.sym 15927 w_cs[2]
.sym 15931 spi_if_ins.w_rx_data[3]
.sym 15936 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15937 w_fetch
.sym 15939 w_cs[1]
.sym 15942 w_cs[1]
.sym 15943 w_cs[0]
.sym 15944 w_cs[2]
.sym 15945 w_cs[3]
.sym 15948 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15957 spi_if_ins.w_rx_data[0]
.sym 15958 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15959 r_counter_$glb_clk
.sym 15961 r_tx_data[1]
.sym 15962 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15963 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 15964 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15965 r_tx_data[6]
.sym 15966 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 15967 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15968 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15973 rx_24_fifo.wr_addr[9]
.sym 15974 w_rx_data[0]
.sym 15975 rx_24_fifo.wr_addr[4]
.sym 15976 w_rx_data[1]
.sym 15983 rx_24_fifo.wr_addr[6]
.sym 15987 w_rx_data[1]
.sym 15989 w_rx_data[2]
.sym 15992 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15995 i_smi_a2_SB_LUT4_I1_O[1]
.sym 15996 w_ioc[0]
.sym 16002 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 16003 w_ioc[1]
.sym 16004 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 16006 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 16007 spi_if_ins.w_rx_data[4]
.sym 16009 w_ioc[0]
.sym 16012 w_ioc[2]
.sym 16013 w_ioc[3]
.sym 16014 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 16019 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16021 w_ioc[4]
.sym 16025 spi_if_ins.w_rx_data[2]
.sym 16029 w_ioc[4]
.sym 16033 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 16041 w_ioc[1]
.sym 16042 w_ioc[3]
.sym 16043 w_ioc[2]
.sym 16044 w_ioc[4]
.sym 16050 spi_if_ins.w_rx_data[2]
.sym 16055 spi_if_ins.w_rx_data[4]
.sym 16060 w_ioc[0]
.sym 16061 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 16062 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16071 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 16072 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 16073 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 16077 w_ioc[2]
.sym 16078 w_ioc[3]
.sym 16079 w_ioc[4]
.sym 16081 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 16082 r_counter_$glb_clk
.sym 16084 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 16085 spi_if_ins.r_tx_byte[1]
.sym 16087 spi_if_ins.r_tx_byte[6]
.sym 16092 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 16098 w_tx_data_io[5]
.sym 16099 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 16100 o_led1$SB_IO_OUT
.sym 16101 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 16107 io_ctrl_ins.pmod_dir_state[5]
.sym 16126 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16127 io_ctrl_ins.o_pmod[1]
.sym 16129 io_ctrl_ins.o_pmod[2]
.sym 16131 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16133 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16136 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 16137 w_rx_data[0]
.sym 16142 o_shdn_tx_lna$SB_IO_OUT
.sym 16148 o_shdn_rx_lna$SB_IO_OUT
.sym 16152 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 16156 w_ioc[0]
.sym 16164 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16165 w_ioc[0]
.sym 16166 o_shdn_rx_lna$SB_IO_OUT
.sym 16167 io_ctrl_ins.o_pmod[1]
.sym 16176 o_shdn_tx_lna$SB_IO_OUT
.sym 16177 w_ioc[0]
.sym 16178 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16179 io_ctrl_ins.o_pmod[2]
.sym 16188 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16189 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16191 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 16200 w_rx_data[0]
.sym 16204 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 16205 r_counter_$glb_clk
.sym 16211 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 16212 w_tx_data_io[2]
.sym 16215 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 16219 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16223 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 16224 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 16228 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16234 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 16236 i_button$SB_IO_IN
.sym 16239 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 16250 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 16259 w_rx_data[1]
.sym 16261 w_rx_data[2]
.sym 16295 w_rx_data[1]
.sym 16305 w_rx_data[2]
.sym 16327 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 16328 r_counter_$glb_clk
.sym 16342 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 16377 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 16383 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 16394 i_smi_a2_SB_LUT4_I1_O[1]
.sym 16417 i_smi_a2_SB_LUT4_I1_O[1]
.sym 16418 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 16419 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16462 w_rx_24_fifo_data[31]
.sym 16469 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 16476 i_smi_a2_SB_LUT4_I1_O[1]
.sym 16497 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 16517 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 16523 i_smi_a3$SB_IO_IN
.sym 16554 w_smi_data_output[6]
.sym 16556 io_smi_data[4]$SB_IO_OUT
.sym 16558 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 16559 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 16560 w_smi_data_output[4]
.sym 16601 i_smi_a3$SB_IO_IN
.sym 16607 w_smi_data_output[7]
.sym 16625 lvds_rx_09_inst.r_data[21]
.sym 16641 lvds_rx_09_inst.r_data[21]
.sym 16660 w_smi_data_output[7]
.sym 16661 i_smi_a3$SB_IO_IN
.sym 16674 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 16675 lvds_clock_$glb_clk
.sym 16681 spi_if_ins.spi.SCKr[2]
.sym 16683 spi_if_ins.spi.SCKr[0]
.sym 16685 spi_if_ins.spi.SCKr[1]
.sym 16686 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 16701 smi_ctrl_ins.int_cnt_09[4]
.sym 16705 i_smi_a3$SB_IO_IN
.sym 16706 smi_ctrl_ins.soe_and_reset
.sym 16710 i_ss$SB_IO_IN
.sym 16713 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 16719 w_rx_09_fifo_data[23]
.sym 16723 i_sck$SB_IO_IN
.sym 16724 w_rx_09_fifo_data[13]
.sym 16726 smi_ctrl_ins.int_cnt_09[4]
.sym 16728 i_smi_a1_SB_LUT4_I1_O
.sym 16729 w_rx_09_fifo_data[17]
.sym 16730 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16732 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16737 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 16738 $PACKER_VCC_NET
.sym 16740 i_smi_a2_SB_LUT4_I1_O[1]
.sym 16744 w_rx_09_fifo_data[14]
.sym 16761 lvds_rx_09_inst.r_data[11]
.sym 16763 lvds_rx_09_inst.r_data[15]
.sym 16764 lvds_rx_09_inst.r_data[29]
.sym 16768 lvds_rx_09_inst.r_data[13]
.sym 16770 lvds_rx_09_inst.r_data[27]
.sym 16784 lvds_rx_09_inst.r_data[12]
.sym 16792 lvds_rx_09_inst.r_data[12]
.sym 16799 lvds_rx_09_inst.r_data[15]
.sym 16804 lvds_rx_09_inst.r_data[13]
.sym 16811 lvds_rx_09_inst.r_data[27]
.sym 16822 lvds_rx_09_inst.r_data[29]
.sym 16833 lvds_rx_09_inst.r_data[11]
.sym 16837 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 16838 lvds_clock_$glb_clk
.sym 16841 smi_ctrl_ins.soe_and_reset
.sym 16842 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 16843 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 16844 w_rx_09_fifo_data[15]
.sym 16845 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 16846 w_smi_read_req
.sym 16847 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 16853 w_smi_data_output[7]
.sym 16866 rx_09_fifo.wr_addr[3]
.sym 16870 i_smi_a1_SB_LUT4_I1_O
.sym 16872 i_smi_a3$SB_IO_IN
.sym 16875 smi_ctrl_ins.soe_and_reset
.sym 16881 spi_if_ins.spi.SCKr[2]
.sym 16883 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16886 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16891 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16893 spi_if_ins.spi.SCKr[1]
.sym 16899 spi_if_ins.spi.r_tx_bit_count[2]
.sym 16904 $PACKER_VCC_NET
.sym 16910 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16912 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 16913 $nextpnr_ICESTORM_LC_16$O
.sym 16915 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16919 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16921 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 16922 $PACKER_VCC_NET
.sym 16926 spi_if_ins.spi.r_tx_bit_count[2]
.sym 16927 $PACKER_VCC_NET
.sym 16929 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16932 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16938 spi_if_ins.spi.SCKr[2]
.sym 16939 spi_if_ins.spi.SCKr[1]
.sym 16941 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16944 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16950 spi_if_ins.spi.r_tx_bit_count[2]
.sym 16951 spi_if_ins.spi.SCKr[1]
.sym 16952 spi_if_ins.spi.SCKr[2]
.sym 16953 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16956 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16958 $PACKER_VCC_NET
.sym 16959 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 16960 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16961 r_counter_$glb_clk
.sym 16962 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16965 sys_ctrl_ins.reset_count[2]
.sym 16966 sys_ctrl_ins.reset_count[3]
.sym 16967 sys_ctrl_ins.reset_count[0]
.sym 16969 sys_ctrl_ins.reset_count[1]
.sym 16970 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16973 spi_if_ins.r_tx_byte[1]
.sym 16974 w_tx_data_smi[1]
.sym 16976 w_smi_read_req
.sym 16977 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16978 smi_ctrl_ins.int_cnt_09[3]
.sym 16979 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16980 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 16984 smi_ctrl_ins.int_cnt_09[4]
.sym 16985 smi_ctrl_ins.int_cnt_24[3]
.sym 16987 rx_09_fifo.rd_addr[4]
.sym 16988 i_mosi$SB_IO_IN
.sym 16989 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 16990 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 16992 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 16994 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16996 i_ss$SB_IO_IN
.sym 16997 rx_09_fifo.rd_addr[3]
.sym 16998 i_ss_SB_LUT4_I3_O
.sym 17009 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 17015 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 17026 sys_ctrl_ins.reset_cmd
.sym 17035 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17045 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 17051 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 17061 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17063 sys_ctrl_ins.reset_cmd
.sym 17084 r_counter_$glb_clk
.sym 17085 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 17088 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17090 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17091 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17092 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17093 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17094 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17106 i_ss$SB_IO_IN
.sym 17109 rx_09_fifo.rd_addr[0]
.sym 17110 smi_ctrl_ins.int_cnt_09[4]
.sym 17117 w_rx_09_fifo_data[17]
.sym 17118 w_rx_09_fifo_data[16]
.sym 17120 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17121 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17127 spi_if_ins.r_tx_byte[2]
.sym 17129 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17131 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17133 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17137 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17138 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17139 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17140 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17141 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17142 spi_if_ins.spi.r_tx_byte[6]
.sym 17144 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17145 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17147 spi_if_ins.r_tx_byte[3]
.sym 17148 spi_if_ins.r_tx_byte[7]
.sym 17153 spi_if_ins.spi.r_tx_byte[2]
.sym 17154 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17156 spi_if_ins.spi.r_tx_byte[7]
.sym 17157 spi_if_ins.spi.r_tx_byte[3]
.sym 17166 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17167 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17168 spi_if_ins.spi.r_tx_byte[3]
.sym 17169 spi_if_ins.spi.r_tx_byte[7]
.sym 17174 spi_if_ins.r_tx_byte[2]
.sym 17178 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17179 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17180 spi_if_ins.spi.r_tx_byte[2]
.sym 17181 spi_if_ins.spi.r_tx_byte[6]
.sym 17184 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17186 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17187 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17192 spi_if_ins.r_tx_byte[7]
.sym 17196 spi_if_ins.r_tx_byte[3]
.sym 17202 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17203 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17204 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17205 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17206 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17207 r_counter_$glb_clk
.sym 17208 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17214 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17216 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17221 spi_if_ins.r_tx_byte[2]
.sym 17225 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17226 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17233 $PACKER_VCC_NET
.sym 17234 i_ss$SB_IO_IN
.sym 17237 w_rx_09_fifo_full
.sym 17238 rx_09_fifo.rd_addr[6]
.sym 17240 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17241 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17243 rx_09_fifo.rd_addr[4]
.sym 17251 spi_if_ins.spi.r2_rx_done
.sym 17252 spi_if_ins.spi.r3_rx_done
.sym 17257 spi_if_ins.r_tx_byte[4]
.sym 17258 spi_if_ins.r_tx_byte[5]
.sym 17259 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17260 spi_if_ins.r_tx_byte[6]
.sym 17262 spi_if_ins.r_tx_byte[0]
.sym 17263 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17264 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17267 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17270 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17272 spi_if_ins.spi.r_tx_byte[5]
.sym 17274 spi_if_ins.spi.r_tx_byte[1]
.sym 17276 spi_if_ins.r_tx_byte[1]
.sym 17277 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17279 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17286 spi_if_ins.r_tx_byte[1]
.sym 17289 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17290 spi_if_ins.spi.r_tx_byte[5]
.sym 17291 spi_if_ins.spi.r_tx_byte[1]
.sym 17292 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17295 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17296 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17297 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17298 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17301 spi_if_ins.spi.r2_rx_done
.sym 17304 spi_if_ins.spi.r3_rx_done
.sym 17310 spi_if_ins.r_tx_byte[4]
.sym 17313 spi_if_ins.r_tx_byte[0]
.sym 17322 spi_if_ins.r_tx_byte[5]
.sym 17325 spi_if_ins.r_tx_byte[6]
.sym 17329 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17330 r_counter_$glb_clk
.sym 17331 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17334 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17348 spi_if_ins.r_tx_byte[6]
.sym 17355 spi_if_ins.spi.r2_rx_done
.sym 17356 smi_ctrl_ins.soe_and_reset
.sym 17358 i_smi_a2$SB_IO_IN
.sym 17361 i_smi_a1_SB_LUT4_I1_O
.sym 17362 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17363 i_smi_a3$SB_IO_IN
.sym 17364 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17366 w_rx_24_fifo_data[13]
.sym 17367 spi_if_ins.state_if[1]
.sym 17376 sys_ctrl_ins.reset_cmd
.sym 17378 spi_if_ins.r_tx_data_valid
.sym 17386 i_ss$SB_IO_IN
.sym 17391 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17397 w_rx_09_fifo_full
.sym 17398 w_rx_24_fifo_full
.sym 17402 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17407 w_rx_09_fifo_full
.sym 17414 sys_ctrl_ins.reset_cmd
.sym 17427 w_rx_24_fifo_full
.sym 17438 spi_if_ins.r_tx_data_valid
.sym 17439 i_ss$SB_IO_IN
.sym 17452 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17453 r_counter_$glb_clk
.sym 17454 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17455 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17456 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17457 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17459 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 17460 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17461 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17462 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17468 smi_ctrl_ins.int_cnt_09[3]
.sym 17469 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 17472 sys_ctrl_ins.reset_cmd
.sym 17478 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17479 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17480 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17481 i_mosi$SB_IO_IN
.sym 17482 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 17485 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17486 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17488 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17489 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 17490 i_ss_SB_LUT4_I3_O
.sym 17498 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17503 i_smi_a1$SB_IO_IN
.sym 17506 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17511 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17518 i_smi_a2$SB_IO_IN
.sym 17523 i_smi_a3$SB_IO_IN
.sym 17525 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17529 i_smi_a3$SB_IO_IN
.sym 17530 i_smi_a1$SB_IO_IN
.sym 17531 i_smi_a2$SB_IO_IN
.sym 17532 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17562 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17575 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17577 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17578 spi_if_ins.spi.r_rx_byte[6]
.sym 17579 spi_if_ins.spi.r_rx_byte[2]
.sym 17580 spi_if_ins.spi.r_rx_byte[7]
.sym 17581 spi_if_ins.spi.r_rx_byte[3]
.sym 17582 spi_if_ins.spi.r_rx_byte[1]
.sym 17583 spi_if_ins.spi.r_rx_byte[0]
.sym 17584 spi_if_ins.spi.r_rx_byte[4]
.sym 17585 spi_if_ins.spi.r_rx_byte[5]
.sym 17591 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17592 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17594 w_rx_09_fifo_pulled_data[11]
.sym 17596 i_glob_clock$SB_IO_IN
.sym 17601 rx_09_fifo.rd_addr[0]
.sym 17608 spi_if_ins.w_rx_data[6]
.sym 17609 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17621 i_smi_a3$SB_IO_IN
.sym 17622 spi_if_ins.state_if[0]
.sym 17623 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17626 spi_if_ins.state_if[2]
.sym 17628 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17629 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 17630 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17631 io_ctrl_ins.pmod_dir_state[3]
.sym 17634 i_smi_a1$SB_IO_IN
.sym 17637 spi_if_ins.state_if[1]
.sym 17638 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17639 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17649 i_smi_a2$SB_IO_IN
.sym 17650 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17664 spi_if_ins.state_if[1]
.sym 17665 spi_if_ins.state_if[2]
.sym 17666 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17667 spi_if_ins.state_if[0]
.sym 17676 spi_if_ins.state_if[1]
.sym 17677 spi_if_ins.state_if[2]
.sym 17678 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17679 spi_if_ins.state_if[0]
.sym 17688 i_smi_a1$SB_IO_IN
.sym 17689 i_smi_a2_SB_LUT4_I1_O[1]
.sym 17690 i_smi_a3$SB_IO_IN
.sym 17691 i_smi_a2$SB_IO_IN
.sym 17694 io_ctrl_ins.pmod_dir_state[3]
.sym 17695 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17696 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 17697 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17698 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17699 r_counter_$glb_clk
.sym 17700 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17701 spi_if_ins.w_rx_data[4]
.sym 17702 spi_if_ins.w_rx_data[6]
.sym 17703 spi_if_ins.w_rx_data[3]
.sym 17704 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17705 spi_if_ins.w_rx_data[5]
.sym 17706 spi_if_ins.w_rx_data[1]
.sym 17708 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17715 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 17720 smi_ctrl_ins.int_cnt_24[4]
.sym 17723 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 17724 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17725 $PACKER_VCC_NET
.sym 17728 spi_if_ins.w_rx_data[1]
.sym 17730 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 17734 spi_if_ins.w_rx_data[4]
.sym 17735 spi_if_ins.w_rx_data[2]
.sym 17736 w_tx_data_io[3]
.sym 17743 spi_if_ins.spi.r_rx_byte[2]
.sym 17750 spi_if_ins.state_if[1]
.sym 17751 spi_if_ins.state_if[2]
.sym 17755 spi_if_ins.spi.r_rx_byte[0]
.sym 17761 spi_if_ins.state_if[0]
.sym 17769 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17773 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17781 spi_if_ins.spi.r_rx_byte[2]
.sym 17789 spi_if_ins.spi.r_rx_byte[0]
.sym 17793 spi_if_ins.state_if[0]
.sym 17795 spi_if_ins.state_if[1]
.sym 17796 spi_if_ins.state_if[2]
.sym 17811 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17812 spi_if_ins.state_if[0]
.sym 17813 spi_if_ins.state_if[2]
.sym 17814 spi_if_ins.state_if[1]
.sym 17821 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17822 r_counter_$glb_clk
.sym 17824 w_rx_data[6]
.sym 17826 w_rx_data[7]
.sym 17829 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 17840 spi_if_ins.w_rx_data[2]
.sym 17841 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17843 w_cs[0]
.sym 17847 spi_if_ins.state_if[2]
.sym 17848 i_config[3]$SB_IO_IN
.sym 17849 i_button_SB_LUT4_I2_I1[1]
.sym 17852 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 17853 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17854 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17857 i_config[1]$SB_IO_IN
.sym 17858 w_rx_24_fifo_data[13]
.sym 17866 spi_if_ins.w_rx_data[6]
.sym 17867 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17868 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17869 spi_if_ins.w_rx_data[5]
.sym 17874 i_glob_clock$SB_IO_IN
.sym 17875 spi_if_ins.w_rx_data[3]
.sym 17877 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17878 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17879 w_tx_data_smi[3]
.sym 17883 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 17886 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17887 w_tx_data_io[4]
.sym 17896 w_tx_data_io[3]
.sym 17904 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17905 w_tx_data_io[3]
.sym 17906 w_tx_data_smi[3]
.sym 17907 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 17913 spi_if_ins.w_rx_data[3]
.sym 17918 spi_if_ins.w_rx_data[6]
.sym 17922 w_tx_data_io[4]
.sym 17923 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17928 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17930 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17943 spi_if_ins.w_rx_data[5]
.sym 17944 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17945 i_glob_clock$SB_IO_IN
.sym 17946 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17947 w_rx_data[4]
.sym 17949 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 17950 w_rx_data[5]
.sym 17952 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 17954 w_rx_data[3]
.sym 17959 spi_if_ins.state_if[1]
.sym 17960 w_rx_24_fifo_data[4]
.sym 17966 w_rx_data[6]
.sym 17970 w_rx_data[7]
.sym 17971 w_rx_data[2]
.sym 17972 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17974 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17978 w_rx_data[3]
.sym 17979 w_fetch
.sym 17981 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 17989 w_ioc[1]
.sym 17990 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17992 spi_if_ins.w_rx_data[0]
.sym 17995 w_ioc[0]
.sym 17998 spi_if_ins.w_rx_data[1]
.sym 18001 w_fetch
.sym 18002 w_cs[0]
.sym 18005 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18007 spi_if_ins.w_rx_data[2]
.sym 18019 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18022 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18024 w_ioc[0]
.sym 18028 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18029 w_cs[0]
.sym 18030 w_fetch
.sym 18039 spi_if_ins.w_rx_data[1]
.sym 18046 spi_if_ins.w_rx_data[2]
.sym 18051 w_ioc[1]
.sym 18052 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18053 w_ioc[0]
.sym 18059 spi_if_ins.w_rx_data[0]
.sym 18063 w_ioc[0]
.sym 18064 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18065 w_ioc[1]
.sym 18067 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18068 r_counter_$glb_clk
.sym 18070 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18071 w_tx_data_io[5]
.sym 18072 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 18073 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 18074 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 18075 w_tx_data_io[7]
.sym 18076 w_tx_data_io[6]
.sym 18077 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18084 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18085 w_rx_data[5]
.sym 18086 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 18087 w_rx_data[3]
.sym 18090 w_rx_data[1]
.sym 18092 w_rx_data[2]
.sym 18095 i_glob_clock$SB_IO_IN
.sym 18097 w_rx_data[1]
.sym 18099 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 18101 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18103 w_rx_data[0]
.sym 18104 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 18105 i_button_SB_LUT4_I2_I1[0]
.sym 18111 i_glob_clock$SB_IO_IN
.sym 18112 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18113 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 18114 w_tx_data_io[1]
.sym 18115 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18117 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18118 i_button_SB_LUT4_I2_I1[0]
.sym 18120 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18122 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 18124 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 18126 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18127 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 18128 w_ioc[1]
.sym 18129 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 18131 w_tx_data_smi[1]
.sym 18132 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 18133 w_tx_data_io[6]
.sym 18134 w_ioc[0]
.sym 18137 i_config[0]$SB_IO_IN
.sym 18138 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18139 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 18142 w_ioc[0]
.sym 18144 w_tx_data_smi[1]
.sym 18145 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 18146 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 18147 w_tx_data_io[1]
.sym 18150 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 18151 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 18152 w_ioc[0]
.sym 18153 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 18156 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18157 w_ioc[1]
.sym 18158 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18163 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18164 w_ioc[1]
.sym 18165 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18168 w_tx_data_io[6]
.sym 18171 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 18174 i_button_SB_LUT4_I2_I1[0]
.sym 18175 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18176 i_config[0]$SB_IO_IN
.sym 18177 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18180 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18181 w_ioc[1]
.sym 18182 w_ioc[0]
.sym 18186 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18188 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 18189 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 18190 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 18191 i_glob_clock$SB_IO_IN
.sym 18192 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 18194 io_ctrl_ins.debug_mode[1]
.sym 18196 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18198 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18199 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18200 io_ctrl_ins.debug_mode[0]
.sym 18206 w_tx_data_io[4]
.sym 18207 io_ctrl_ins.pmod_dir_state[6]
.sym 18208 w_tx_data_io[1]
.sym 18210 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18211 i_button$SB_IO_IN
.sym 18214 o_led0$SB_IO_OUT
.sym 18216 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 18218 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 18223 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 18225 $PACKER_VCC_NET
.sym 18227 i_button_SB_LUT4_I2_I3[2]
.sym 18234 r_tx_data[1]
.sym 18238 r_tx_data[6]
.sym 18245 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18246 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 18259 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 18261 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 18264 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 18267 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 18268 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 18269 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 18270 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 18274 r_tx_data[1]
.sym 18288 r_tx_data[6]
.sym 18313 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18314 r_counter_$glb_clk
.sym 18317 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 18318 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 18319 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 18320 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 18321 lvds_rx_09_inst.r_phase_count[1]
.sym 18322 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 18323 lvds_rx_09_inst.r_phase_count[0]
.sym 18329 w_ioc[0]
.sym 18336 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 18340 i_config[3]$SB_IO_IN
.sym 18345 i_button_SB_LUT4_I2_I1[1]
.sym 18349 i_config[1]$SB_IO_IN
.sym 18370 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18371 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18375 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18378 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 18382 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 18384 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 18385 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 18386 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 18387 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 18414 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 18415 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 18416 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 18417 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 18420 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18422 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 18423 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 18436 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18437 r_counter_$glb_clk
.sym 18438 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 18457 w_ioc[0]
.sym 18460 io_ctrl_ins.mixer_en_state
.sym 18468 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_button_SB_LUT4_I2_I1[1]
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18656 io_smi_data[4]$SB_IO_OUT
.sym 18662 w_rx_09_fifo_pulled_data[12]
.sym 18666 w_rx_09_fifo_pulled_data[13]
.sym 18679 sys_ctrl_ins.reset_cmd
.sym 18684 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18693 i_sck$SB_IO_IN
.sym 18695 i_ss$SB_IO_IN
.sym 18705 smi_ctrl_ins.int_cnt_09[3]
.sym 18706 smi_ctrl_ins.int_cnt_09[4]
.sym 18708 i_smi_a2_SB_LUT4_I1_O[0]
.sym 18711 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 18712 smi_ctrl_ins.soe_and_reset
.sym 18714 i_smi_a1_SB_LUT4_I1_O
.sym 18716 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 18718 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 18720 w_rx_09_fifo_pulled_data[12]
.sym 18721 w_rx_09_fifo_pulled_data[28]
.sym 18722 i_smi_a3$SB_IO_IN
.sym 18725 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 18728 w_rx_09_fifo_pulled_data[14]
.sym 18731 w_rx_09_fifo_pulled_data[30]
.sym 18732 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 18733 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 18734 w_smi_data_output[4]
.sym 18742 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 18743 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 18744 i_smi_a2_SB_LUT4_I1_O[0]
.sym 18745 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 18754 i_smi_a3$SB_IO_IN
.sym 18757 w_smi_data_output[4]
.sym 18766 smi_ctrl_ins.int_cnt_09[4]
.sym 18767 w_rx_09_fifo_pulled_data[28]
.sym 18768 w_rx_09_fifo_pulled_data[12]
.sym 18769 smi_ctrl_ins.int_cnt_09[3]
.sym 18772 smi_ctrl_ins.int_cnt_09[3]
.sym 18773 smi_ctrl_ins.int_cnt_09[4]
.sym 18774 w_rx_09_fifo_pulled_data[14]
.sym 18775 w_rx_09_fifo_pulled_data[30]
.sym 18778 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 18779 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 18780 i_smi_a2_SB_LUT4_I1_O[0]
.sym 18781 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 18782 i_smi_a1_SB_LUT4_I1_O
.sym 18783 smi_ctrl_ins.soe_and_reset
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18790 w_rx_09_fifo_pulled_data[14]
.sym 18794 w_rx_09_fifo_pulled_data[15]
.sym 18802 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 18807 rx_09_fifo.wr_addr[7]
.sym 18809 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 18810 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 18811 rx_09_fifo.wr_addr[3]
.sym 18817 $PACKER_VCC_NET
.sym 18824 rx_09_fifo.wr_addr[6]
.sym 18826 w_rx_09_fifo_pulled_data[30]
.sym 18832 smi_ctrl_ins.int_cnt_09[3]
.sym 18835 smi_ctrl_ins.int_cnt_09[3]
.sym 18837 rx_09_fifo.rd_addr[0]
.sym 18846 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 18848 i_smi_soe_se$SB_IO_IN
.sym 18852 $PACKER_VCC_NET
.sym 18858 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 18875 smi_ctrl_ins.int_cnt_09[4]
.sym 18876 spi_if_ins.spi.SCKr[0]
.sym 18878 i_sck$SB_IO_IN
.sym 18889 w_rx_09_fifo_pulled_data[4]
.sym 18890 smi_ctrl_ins.int_cnt_09[3]
.sym 18891 w_rx_09_fifo_pulled_data[20]
.sym 18894 spi_if_ins.spi.SCKr[1]
.sym 18900 spi_if_ins.spi.SCKr[1]
.sym 18914 i_sck$SB_IO_IN
.sym 18926 spi_if_ins.spi.SCKr[0]
.sym 18929 w_rx_09_fifo_pulled_data[4]
.sym 18930 w_rx_09_fifo_pulled_data[20]
.sym 18931 smi_ctrl_ins.int_cnt_09[3]
.sym 18932 smi_ctrl_ins.int_cnt_09[4]
.sym 18946 r_counter_$glb_clk
.sym 18949 w_rx_09_fifo_pulled_data[20]
.sym 18953 w_rx_09_fifo_pulled_data[21]
.sym 18960 i_mosi$SB_IO_IN
.sym 18964 w_rx_09_fifo_data[23]
.sym 18965 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 18966 i_ss_SB_LUT4_I3_O
.sym 18968 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 18969 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 18970 rx_09_fifo.rd_addr[4]
.sym 18971 rx_09_fifo.rd_addr[3]
.sym 18973 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 18975 w_rx_09_fifo_pulled_data[4]
.sym 18976 rx_09_fifo.wr_addr[2]
.sym 18977 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 18978 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 18979 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 18980 rx_09_fifo.wr_addr[3]
.sym 18981 rx_09_fifo.rd_addr[3]
.sym 18983 rx_09_fifo.rd_addr[7]
.sym 18989 i_smi_a2_SB_LUT4_I1_O[1]
.sym 18991 smi_ctrl_ins.int_cnt_09[4]
.sym 18995 smi_ctrl_ins.int_cnt_09[3]
.sym 18998 w_rx_24_fifo_empty
.sym 18999 smi_ctrl_ins.int_cnt_09[4]
.sym 19000 w_rx_09_fifo_empty
.sym 19002 smi_ctrl_ins.int_cnt_24[3]
.sym 19006 w_rx_09_fifo_pulled_data[22]
.sym 19007 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 19008 smi_ctrl_ins.int_cnt_24[4]
.sym 19012 w_rx_09_fifo_pulled_data[6]
.sym 19013 i_smi_soe_se$SB_IO_IN
.sym 19014 smi_ctrl_ins.soe_and_reset
.sym 19015 w_rx_09_fifo_data[15]
.sym 19028 i_smi_soe_se$SB_IO_IN
.sym 19029 i_smi_a2_SB_LUT4_I1_O[1]
.sym 19036 i_smi_a2_SB_LUT4_I1_O[1]
.sym 19040 smi_ctrl_ins.int_cnt_24[4]
.sym 19041 smi_ctrl_ins.int_cnt_24[3]
.sym 19043 w_rx_24_fifo_empty
.sym 19049 w_rx_09_fifo_data[15]
.sym 19053 smi_ctrl_ins.int_cnt_09[3]
.sym 19054 smi_ctrl_ins.int_cnt_09[4]
.sym 19055 w_rx_09_fifo_empty
.sym 19058 w_rx_09_fifo_empty
.sym 19060 w_rx_24_fifo_empty
.sym 19064 w_rx_09_fifo_pulled_data[22]
.sym 19065 smi_ctrl_ins.int_cnt_09[4]
.sym 19066 w_rx_09_fifo_pulled_data[6]
.sym 19067 smi_ctrl_ins.int_cnt_09[3]
.sym 19068 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 19069 smi_ctrl_ins.soe_and_reset
.sym 19072 w_rx_09_fifo_pulled_data[22]
.sym 19076 w_rx_09_fifo_pulled_data[23]
.sym 19084 w_rx_24_fifo_empty
.sym 19086 w_rx_09_fifo_empty
.sym 19087 w_rx_09_fifo_data[13]
.sym 19089 rx_09_fifo.wr_addr[4]
.sym 19092 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 19095 $PACKER_VCC_NET
.sym 19096 rx_09_fifo.rd_addr[7]
.sym 19098 w_rx_09_fifo_pulled_data[6]
.sym 19101 w_rx_09_fifo_data[31]
.sym 19116 sys_ctrl_ins.reset_count[0]
.sym 19122 sys_ctrl_ins.reset_count[2]
.sym 19123 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19126 sys_ctrl_ins.reset_count[1]
.sym 19127 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19131 sys_ctrl_ins.reset_count[3]
.sym 19139 sys_ctrl_ins.reset_count[3]
.sym 19141 sys_ctrl_ins.reset_cmd
.sym 19144 $nextpnr_ICESTORM_LC_17$O
.sym 19147 sys_ctrl_ins.reset_count[0]
.sym 19150 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19153 sys_ctrl_ins.reset_count[1]
.sym 19156 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19157 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19158 sys_ctrl_ins.reset_count[2]
.sym 19160 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19163 sys_ctrl_ins.reset_count[3]
.sym 19164 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19166 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19169 sys_ctrl_ins.reset_count[0]
.sym 19181 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19182 sys_ctrl_ins.reset_count[1]
.sym 19183 sys_ctrl_ins.reset_count[0]
.sym 19187 sys_ctrl_ins.reset_count[1]
.sym 19188 sys_ctrl_ins.reset_count[0]
.sym 19189 sys_ctrl_ins.reset_count[2]
.sym 19190 sys_ctrl_ins.reset_count[3]
.sym 19191 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19192 r_counter_$glb_clk
.sym 19193 sys_ctrl_ins.reset_cmd
.sym 19195 w_rx_09_fifo_pulled_data[4]
.sym 19199 w_rx_09_fifo_pulled_data[5]
.sym 19205 $PACKER_VCC_NET
.sym 19206 i_ss$SB_IO_IN
.sym 19209 rx_09_fifo.rd_addr[8]
.sym 19210 rx_09_fifo.rd_addr[4]
.sym 19215 rx_09_fifo.rd_addr[6]
.sym 19217 w_rx_09_fifo_data[14]
.sym 19221 smi_ctrl_ins.int_cnt_09[3]
.sym 19225 rx_09_fifo.rd_addr[0]
.sym 19228 w_rx_09_fifo_data[30]
.sym 19240 i_ss$SB_IO_IN
.sym 19241 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19245 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19247 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19248 i_ss$SB_IO_IN
.sym 19255 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19267 $nextpnr_ICESTORM_LC_15$O
.sym 19270 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19273 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19276 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19281 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19283 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19292 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19293 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19298 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19299 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19300 i_ss$SB_IO_IN
.sym 19301 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19304 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19310 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19312 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19313 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19315 i_sck$SB_IO_IN_$glb_clk
.sym 19316 i_ss$SB_IO_IN
.sym 19318 w_rx_09_fifo_pulled_data[6]
.sym 19322 w_rx_09_fifo_pulled_data[7]
.sym 19331 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 19334 rx_09_fifo.wr_addr[4]
.sym 19335 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 19337 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 19338 rx_09_fifo.wr_addr[8]
.sym 19339 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19340 rx_09_fifo.wr_addr[3]
.sym 19342 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 19343 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19344 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 19345 w_rx_24_fifo_data[28]
.sym 19346 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 19348 w_rx_24_fifo_data[29]
.sym 19350 i_smi_a2_SB_LUT4_I1_O[1]
.sym 19351 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 19360 i_ss_SB_LUT4_I3_O
.sym 19366 i_mosi$SB_IO_IN
.sym 19381 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19421 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19435 i_mosi$SB_IO_IN
.sym 19437 i_ss_SB_LUT4_I3_O
.sym 19438 i_sck$SB_IO_IN_$glb_clk
.sym 19441 w_rx_09_fifo_pulled_data[8]
.sym 19445 w_rx_09_fifo_pulled_data[9]
.sym 19452 i_mosi$SB_IO_IN
.sym 19455 rx_09_fifo.rd_addr[3]
.sym 19458 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 19460 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 19461 rx_09_fifo.rd_addr[4]
.sym 19463 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 19465 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 19466 rx_09_fifo.wr_addr[3]
.sym 19467 rx_09_fifo.rd_addr[8]
.sym 19468 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 19469 rx_09_fifo.rd_addr[7]
.sym 19471 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 19473 rx_09_fifo.rd_addr[3]
.sym 19474 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 19475 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19482 $PACKER_GND_NET
.sym 19492 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19494 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19527 $PACKER_GND_NET
.sym 19560 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19561 r_counter_$glb_clk
.sym 19562 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19564 w_rx_09_fifo_pulled_data[10]
.sym 19568 w_rx_09_fifo_pulled_data[11]
.sym 19577 rx_09_fifo.wr_addr[4]
.sym 19580 w_rx_09_fifo_data[16]
.sym 19582 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19583 w_rx_09_fifo_data[17]
.sym 19585 smi_ctrl_ins.int_cnt_09[4]
.sym 19586 $PACKER_GND_NET
.sym 19587 rx_24_fifo.wr_addr[9]
.sym 19588 i_smi_a2_SB_LUT4_I1_O[1]
.sym 19589 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 19590 w_rx_24_fifo_data[22]
.sym 19594 w_rx_24_fifo_data[20]
.sym 19596 w_rx_24_fifo_data[21]
.sym 19604 i_ss$SB_IO_IN
.sym 19606 i_smi_a2_SB_LUT4_I1_O[1]
.sym 19614 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19615 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19622 i_ss_SB_LUT4_I3_O
.sym 19628 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19629 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19630 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 19633 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19634 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19639 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19646 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19650 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19663 i_smi_a2_SB_LUT4_I1_O[1]
.sym 19664 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 19669 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19676 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19680 i_ss$SB_IO_IN
.sym 19682 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19683 i_ss_SB_LUT4_I3_O
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19687 w_rx_24_fifo_pulled_data[12]
.sym 19691 w_rx_24_fifo_pulled_data[13]
.sym 19699 $PACKER_VCC_NET
.sym 19701 rx_09_fifo.rd_addr[4]
.sym 19704 rx_09_fifo.rd_addr[6]
.sym 19707 w_rx_09_fifo_pulled_data[10]
.sym 19708 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 19713 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19714 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19715 $PACKER_VCC_NET
.sym 19716 w_rx_24_fifo_data[15]
.sym 19717 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 19718 $PACKER_VCC_NET
.sym 19719 rx_24_fifo.rd_addr[7]
.sym 19729 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19733 i_mosi$SB_IO_IN
.sym 19735 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19736 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19738 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19740 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19741 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19742 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19745 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19760 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19767 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19772 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19780 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19784 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19793 i_mosi$SB_IO_IN
.sym 19798 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19802 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19806 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19810 w_rx_24_fifo_pulled_data[14]
.sym 19814 w_rx_24_fifo_pulled_data[15]
.sym 19822 smi_ctrl_ins.soe_and_reset
.sym 19823 rx_24_fifo.wr_addr[5]
.sym 19826 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 19828 spi_if_ins.state_if[1]
.sym 19830 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 19833 spi_if_ins.w_rx_data[5]
.sym 19835 spi_if_ins.w_rx_data[1]
.sym 19836 w_rx_24_fifo_data[29]
.sym 19837 w_rx_24_fifo_data[28]
.sym 19838 w_rx_data[6]
.sym 19839 w_cs[0]
.sym 19841 rx_24_fifo.rd_addr[0]
.sym 19842 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 19843 i_smi_a2_SB_LUT4_I1_O[1]
.sym 19844 rx_24_fifo.wr_addr[3]
.sym 19850 spi_if_ins.spi.r_rx_byte[6]
.sym 19852 spi_if_ins.spi.r_rx_byte[7]
.sym 19853 spi_if_ins.spi.r_rx_byte[3]
.sym 19856 spi_if_ins.spi.r_rx_byte[4]
.sym 19861 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19862 spi_if_ins.spi.r_rx_byte[1]
.sym 19864 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19865 spi_if_ins.spi.r_rx_byte[5]
.sym 19883 spi_if_ins.spi.r_rx_byte[4]
.sym 19890 spi_if_ins.spi.r_rx_byte[6]
.sym 19896 spi_if_ins.spi.r_rx_byte[3]
.sym 19903 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19909 spi_if_ins.spi.r_rx_byte[5]
.sym 19913 spi_if_ins.spi.r_rx_byte[1]
.sym 19928 spi_if_ins.spi.r_rx_byte[7]
.sym 19929 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19930 r_counter_$glb_clk
.sym 19933 w_rx_24_fifo_pulled_data[28]
.sym 19937 w_rx_24_fifo_pulled_data[29]
.sym 19941 sys_ctrl_ins.reset_cmd
.sym 19952 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 19957 spi_if_ins.w_rx_data[3]
.sym 19958 w_rx_24_fifo_data[6]
.sym 19961 spi_if_ins.w_rx_data[5]
.sym 19965 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 19974 spi_if_ins.w_rx_data[6]
.sym 19984 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19988 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19989 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 19993 w_fetch
.sym 19996 w_load
.sym 19999 w_cs[0]
.sym 20007 spi_if_ins.w_rx_data[6]
.sym 20020 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 20036 w_cs[0]
.sym 20037 w_fetch
.sym 20038 w_load
.sym 20039 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 20052 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20053 r_counter_$glb_clk
.sym 20056 w_rx_24_fifo_pulled_data[30]
.sym 20060 w_rx_24_fifo_pulled_data[31]
.sym 20067 i_glob_clock$SB_IO_IN
.sym 20069 i_button_SB_LUT4_I2_I1[0]
.sym 20073 rx_24_fifo.wr_addr[7]
.sym 20074 rx_24_fifo.wr_addr[5]
.sym 20075 w_rx_24_fifo_data[5]
.sym 20077 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 20079 rx_24_fifo.wr_addr[9]
.sym 20080 w_rx_24_fifo_data[12]
.sym 20081 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 20083 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 20085 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 20086 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 20087 w_rx_data[4]
.sym 20088 i_smi_a2_SB_LUT4_I1_O[1]
.sym 20090 w_rx_24_fifo_pulled_data[23]
.sym 20096 spi_if_ins.w_rx_data[4]
.sym 20100 i_config[3]$SB_IO_IN
.sym 20109 i_button_SB_LUT4_I2_I1[1]
.sym 20111 i_button_SB_LUT4_I2_I1[0]
.sym 20114 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20117 spi_if_ins.w_rx_data[3]
.sym 20121 spi_if_ins.w_rx_data[5]
.sym 20131 spi_if_ins.w_rx_data[4]
.sym 20141 i_button_SB_LUT4_I2_I1[0]
.sym 20143 i_button_SB_LUT4_I2_I1[1]
.sym 20150 spi_if_ins.w_rx_data[5]
.sym 20160 i_config[3]$SB_IO_IN
.sym 20162 i_button_SB_LUT4_I2_I1[0]
.sym 20173 spi_if_ins.w_rx_data[3]
.sym 20175 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20176 r_counter_$glb_clk
.sym 20179 w_rx_24_fifo_pulled_data[20]
.sym 20183 w_rx_24_fifo_pulled_data[21]
.sym 20190 w_rx_data[4]
.sym 20191 $PACKER_VCC_NET
.sym 20193 i_button_SB_LUT4_I2_I3[2]
.sym 20198 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 20199 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 20203 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20205 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20206 $PACKER_VCC_NET
.sym 20207 rx_24_fifo.rd_addr[7]
.sym 20208 w_rx_24_fifo_data[15]
.sym 20209 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 20210 $PACKER_VCC_NET
.sym 20213 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20219 i_config[1]$SB_IO_IN
.sym 20220 i_button$SB_IO_IN
.sym 20221 o_led0$SB_IO_OUT
.sym 20222 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20224 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 20225 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20226 io_ctrl_ins.debug_mode[0]
.sym 20228 io_ctrl_ins.debug_mode[1]
.sym 20229 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 20230 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 20232 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 20233 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20234 io_ctrl_ins.pmod_dir_state[6]
.sym 20235 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 20237 o_led1$SB_IO_OUT
.sym 20240 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20241 i_button_SB_LUT4_I2_I3[2]
.sym 20242 i_button_SB_LUT4_I2_I1[0]
.sym 20243 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 20244 io_ctrl_ins.pmod_dir_state[5]
.sym 20246 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20248 i_smi_a2_SB_LUT4_I1_O[1]
.sym 20250 i_button_SB_LUT4_I2_I1[0]
.sym 20252 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20253 i_button_SB_LUT4_I2_I1[0]
.sym 20254 i_config[1]$SB_IO_IN
.sym 20255 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20258 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20259 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 20260 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 20261 io_ctrl_ins.pmod_dir_state[5]
.sym 20264 i_smi_a2_SB_LUT4_I1_O[1]
.sym 20265 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20267 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 20270 i_button_SB_LUT4_I2_I1[0]
.sym 20271 o_led1$SB_IO_OUT
.sym 20272 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20273 io_ctrl_ins.debug_mode[1]
.sym 20276 o_led0$SB_IO_OUT
.sym 20277 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 20278 i_button_SB_LUT4_I2_I1[0]
.sym 20279 io_ctrl_ins.debug_mode[0]
.sym 20282 i_button$SB_IO_IN
.sym 20284 i_button_SB_LUT4_I2_I1[0]
.sym 20285 i_button_SB_LUT4_I2_I3[2]
.sym 20288 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 20289 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 20290 io_ctrl_ins.pmod_dir_state[6]
.sym 20291 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20294 io_ctrl_ins.debug_mode[0]
.sym 20295 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20296 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20297 io_ctrl_ins.debug_mode[1]
.sym 20298 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20300 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 20302 w_rx_24_fifo_pulled_data[22]
.sym 20306 w_rx_24_fifo_pulled_data[23]
.sym 20313 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20315 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20316 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 20317 rx_24_fifo.wr_addr[6]
.sym 20318 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 20319 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 20320 w_rx_24_fifo_data[13]
.sym 20321 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 20322 rx_24_fifo.wr_addr[5]
.sym 20323 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 20324 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20325 w_rx_24_fifo_data[28]
.sym 20328 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 20329 w_rx_24_fifo_data[29]
.sym 20332 w_tx_data_io[7]
.sym 20336 rx_24_fifo.wr_addr[3]
.sym 20343 w_rx_data[2]
.sym 20344 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 20355 w_rx_data[0]
.sym 20356 w_rx_data[3]
.sym 20357 w_rx_data[1]
.sym 20359 w_rx_data[4]
.sym 20367 io_ctrl_ins.debug_mode[1]
.sym 20373 io_ctrl_ins.debug_mode[0]
.sym 20384 w_rx_data[1]
.sym 20395 w_rx_data[3]
.sym 20400 w_rx_data[2]
.sym 20406 io_ctrl_ins.debug_mode[1]
.sym 20408 io_ctrl_ins.debug_mode[0]
.sym 20412 w_rx_data[4]
.sym 20420 w_rx_data[0]
.sym 20421 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20423 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 20425 w_rx_24_fifo_pulled_data[4]
.sym 20429 w_rx_24_fifo_pulled_data[5]
.sym 20438 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20453 i_config[0]$SB_IO_IN
.sym 20467 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 20468 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 20469 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 20477 $PACKER_VCC_NET
.sym 20478 lvds_rx_09_inst.r_phase_count[1]
.sym 20480 lvds_rx_09_inst.r_phase_count[0]
.sym 20482 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 20483 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 20485 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 20487 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 20490 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 20491 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 20492 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 20495 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 20497 $nextpnr_ICESTORM_LC_2$O
.sym 20500 lvds_rx_09_inst.r_phase_count[0]
.sym 20503 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 20505 lvds_rx_09_inst.r_phase_count[1]
.sym 20506 $PACKER_VCC_NET
.sym 20507 lvds_rx_09_inst.r_phase_count[0]
.sym 20510 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 20511 $PACKER_VCC_NET
.sym 20513 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 20516 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 20517 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 20518 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 20519 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 20522 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 20523 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 20524 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 20525 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 20531 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 20534 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 20535 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 20536 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 20537 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 20541 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 20544 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 20545 lvds_clock_$glb_clk
.sym 20546 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 20548 w_rx_24_fifo_pulled_data[6]
.sym 20552 w_rx_24_fifo_pulled_data[7]
.sym 20561 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 20562 rx_24_fifo.wr_addr[9]
.sym 20566 rx_24_fifo.wr_addr[5]
.sym 20567 rx_24_fifo.wr_addr[7]
.sym 20568 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 20569 rx_24_fifo.wr_addr[3]
.sym 20577 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 20581 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 20672 i_config[0]$SB_IO_IN
.sym 20687 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 20689 $PACKER_VCC_NET
.sym 20693 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20695 rx_24_fifo.rd_addr[7]
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20768 io_smi_data[5]$SB_IO_OUT
.sym 20773 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 20775 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 20776 io_smi_data[5]$SB_IO_OUT
.sym 20802 i_sck$SB_IO_IN
.sym 20803 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 20811 rx_09_fifo.wr_addr[7]
.sym 20812 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20813 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 20814 $PACKER_VCC_NET
.sym 20815 rx_09_fifo.wr_addr[3]
.sym 20816 w_rx_09_fifo_data[20]
.sym 20818 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20819 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 20821 rx_09_fifo.wr_addr[6]
.sym 20822 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20823 rx_09_fifo.wr_addr[2]
.sym 20825 rx_09_fifo.wr_addr[4]
.sym 20835 rx_09_fifo.wr_addr[8]
.sym 20839 w_rx_09_fifo_data[21]
.sym 20844 i_mosi$SB_IO_IN
.sym 20847 w_smi_data_output[5]
.sym 20848 w_smi_data_output[7]
.sym 20850 io_smi_data[5]$SB_IO_OUT
.sym 20852 i_ss_SB_LUT4_I3_O
.sym 20862 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 20863 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20865 rx_09_fifo.wr_addr[2]
.sym 20866 rx_09_fifo.wr_addr[3]
.sym 20867 rx_09_fifo.wr_addr[4]
.sym 20868 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20869 rx_09_fifo.wr_addr[6]
.sym 20870 rx_09_fifo.wr_addr[7]
.sym 20871 rx_09_fifo.wr_addr[8]
.sym 20872 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 20873 lvds_clock_$glb_clk
.sym 20874 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20876 w_rx_09_fifo_data[20]
.sym 20880 w_rx_09_fifo_data[21]
.sym 20883 $PACKER_VCC_NET
.sym 20888 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20895 rx_09_fifo.wr_addr[2]
.sym 20896 w_rx_09_fifo_data[20]
.sym 20897 rx_09_fifo.wr_addr[4]
.sym 20899 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 20904 w_rx_09_fifo_pulled_data[31]
.sym 20918 i_ss_SB_LUT4_I3_O
.sym 20921 smi_ctrl_ins.soe_and_reset
.sym 20924 int_miso
.sym 20925 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 20926 rx_09_fifo.rd_addr[8]
.sym 20933 i_smi_a1_SB_LUT4_I1_O
.sym 20937 i_smi_a2_SB_LUT4_I1_O[0]
.sym 20939 smi_ctrl_ins.int_cnt_09[3]
.sym 20941 rx_09_fifo.wr_addr[7]
.sym 20954 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 20955 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 20956 $PACKER_VCC_NET
.sym 20962 rx_09_fifo.rd_addr[7]
.sym 20963 rx_09_fifo.rd_addr[0]
.sym 20964 rx_09_fifo.rd_addr[3]
.sym 20965 rx_09_fifo.rd_addr[4]
.sym 20966 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 20967 w_rx_09_fifo_data[23]
.sym 20970 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 20972 w_rx_09_fifo_data[22]
.sym 20977 rx_09_fifo.rd_addr[6]
.sym 20978 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 20981 rx_09_fifo.rd_addr[8]
.sym 20986 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 20989 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 21000 rx_09_fifo.rd_addr[0]
.sym 21001 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21003 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21004 rx_09_fifo.rd_addr[3]
.sym 21005 rx_09_fifo.rd_addr[4]
.sym 21006 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21007 rx_09_fifo.rd_addr[6]
.sym 21008 rx_09_fifo.rd_addr[7]
.sym 21009 rx_09_fifo.rd_addr[8]
.sym 21010 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21011 r_counter_$glb_clk
.sym 21012 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21013 $PACKER_VCC_NET
.sym 21017 w_rx_09_fifo_data[23]
.sym 21021 w_rx_09_fifo_data[22]
.sym 21028 rx_09_fifo.rd_addr[7]
.sym 21032 $PACKER_VCC_NET
.sym 21038 w_rx_09_fifo_data[22]
.sym 21046 i_smi_a3$SB_IO_IN
.sym 21048 w_rx_09_fifo_pulled_data[5]
.sym 21049 w_rx_09_fifo_data[19]
.sym 21056 w_rx_09_fifo_data[12]
.sym 21058 $PACKER_VCC_NET
.sym 21061 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21063 rx_09_fifo.wr_addr[4]
.sym 21064 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21067 rx_09_fifo.wr_addr[6]
.sym 21069 w_rx_09_fifo_data[13]
.sym 21071 rx_09_fifo.wr_addr[3]
.sym 21072 rx_09_fifo.wr_addr[8]
.sym 21074 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21077 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21081 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21083 rx_09_fifo.wr_addr[2]
.sym 21084 rx_09_fifo.wr_addr[7]
.sym 21102 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21103 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21105 rx_09_fifo.wr_addr[2]
.sym 21106 rx_09_fifo.wr_addr[3]
.sym 21107 rx_09_fifo.wr_addr[4]
.sym 21108 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21109 rx_09_fifo.wr_addr[6]
.sym 21110 rx_09_fifo.wr_addr[7]
.sym 21111 rx_09_fifo.wr_addr[8]
.sym 21112 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21116 w_rx_09_fifo_data[12]
.sym 21120 w_rx_09_fifo_data[13]
.sym 21123 $PACKER_VCC_NET
.sym 21135 rx_09_fifo.wr_addr[6]
.sym 21137 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21144 rx_09_fifo.rd_addr[6]
.sym 21145 w_rx_09_fifo_data[29]
.sym 21147 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 21150 w_rx_09_fifo_pulled_data[7]
.sym 21158 rx_09_fifo.rd_addr[6]
.sym 21159 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21160 w_rx_09_fifo_data[14]
.sym 21161 rx_09_fifo.rd_addr[3]
.sym 21162 rx_09_fifo.rd_addr[8]
.sym 21163 rx_09_fifo.rd_addr[7]
.sym 21164 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21167 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21168 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21169 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21171 rx_09_fifo.rd_addr[4]
.sym 21176 w_rx_09_fifo_data[15]
.sym 21181 rx_09_fifo.rd_addr[0]
.sym 21185 $PACKER_VCC_NET
.sym 21189 spi_if_ins.spi.r_rx_done
.sym 21204 rx_09_fifo.rd_addr[0]
.sym 21205 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21207 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21208 rx_09_fifo.rd_addr[3]
.sym 21209 rx_09_fifo.rd_addr[4]
.sym 21210 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21211 rx_09_fifo.rd_addr[6]
.sym 21212 rx_09_fifo.rd_addr[7]
.sym 21213 rx_09_fifo.rd_addr[8]
.sym 21214 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21215 r_counter_$glb_clk
.sym 21216 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_rx_09_fifo_data[15]
.sym 21225 w_rx_09_fifo_data[14]
.sym 21230 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21233 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21236 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21242 rx_09_fifo.rd_addr[8]
.sym 21243 smi_ctrl_ins.soe_and_reset
.sym 21244 smi_ctrl_ins.int_cnt_24[4]
.sym 21259 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21260 rx_09_fifo.wr_addr[8]
.sym 21262 $PACKER_VCC_NET
.sym 21263 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21264 rx_09_fifo.wr_addr[4]
.sym 21265 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21267 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21269 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21270 rx_09_fifo.wr_addr[3]
.sym 21271 rx_09_fifo.wr_addr[2]
.sym 21272 rx_09_fifo.wr_addr[7]
.sym 21273 rx_09_fifo.wr_addr[6]
.sym 21280 w_rx_09_fifo_data[28]
.sym 21283 w_rx_09_fifo_data[29]
.sym 21296 spi_if_ins.spi.r2_rx_done
.sym 21306 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21307 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21309 rx_09_fifo.wr_addr[2]
.sym 21310 rx_09_fifo.wr_addr[3]
.sym 21311 rx_09_fifo.wr_addr[4]
.sym 21312 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21313 rx_09_fifo.wr_addr[6]
.sym 21314 rx_09_fifo.wr_addr[7]
.sym 21315 rx_09_fifo.wr_addr[8]
.sym 21316 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21320 w_rx_09_fifo_data[28]
.sym 21324 w_rx_09_fifo_data[29]
.sym 21327 $PACKER_VCC_NET
.sym 21333 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21341 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21344 w_rx_24_fifo_data[30]
.sym 21349 i_smi_a2_SB_LUT4_I1_O[0]
.sym 21350 rx_09_fifo.wr_addr[7]
.sym 21352 smi_ctrl_ins.int_cnt_09[3]
.sym 21354 i_smi_a1_SB_LUT4_I1_O
.sym 21362 rx_09_fifo.rd_addr[4]
.sym 21363 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21364 $PACKER_VCC_NET
.sym 21366 w_rx_09_fifo_data[30]
.sym 21368 rx_09_fifo.rd_addr[7]
.sym 21369 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21371 rx_09_fifo.rd_addr[0]
.sym 21372 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21373 rx_09_fifo.rd_addr[6]
.sym 21374 rx_09_fifo.rd_addr[3]
.sym 21375 w_rx_09_fifo_data[31]
.sym 21378 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21380 rx_09_fifo.rd_addr[8]
.sym 21384 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21392 smi_ctrl_ins.int_cnt_09[4]
.sym 21394 smi_ctrl_ins.int_cnt_09[3]
.sym 21399 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 21408 rx_09_fifo.rd_addr[0]
.sym 21409 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21411 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21412 rx_09_fifo.rd_addr[3]
.sym 21413 rx_09_fifo.rd_addr[4]
.sym 21414 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21415 rx_09_fifo.rd_addr[6]
.sym 21416 rx_09_fifo.rd_addr[7]
.sym 21417 rx_09_fifo.rd_addr[8]
.sym 21418 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21419 r_counter_$glb_clk
.sym 21420 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_rx_09_fifo_data[31]
.sym 21429 w_rx_09_fifo_data[30]
.sym 21440 $PACKER_VCC_NET
.sym 21446 w_rx_09_fifo_data[19]
.sym 21453 w_rx_09_fifo_data[18]
.sym 21454 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 21466 $PACKER_VCC_NET
.sym 21468 w_rx_09_fifo_data[16]
.sym 21469 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21472 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21473 w_rx_09_fifo_data[17]
.sym 21475 rx_09_fifo.wr_addr[6]
.sym 21477 rx_09_fifo.wr_addr[4]
.sym 21480 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21481 rx_09_fifo.wr_addr[3]
.sym 21482 rx_09_fifo.wr_addr[8]
.sym 21484 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21486 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21487 rx_09_fifo.wr_addr[2]
.sym 21488 rx_09_fifo.wr_addr[7]
.sym 21496 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 21510 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21511 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21513 rx_09_fifo.wr_addr[2]
.sym 21514 rx_09_fifo.wr_addr[3]
.sym 21515 rx_09_fifo.wr_addr[4]
.sym 21516 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21517 rx_09_fifo.wr_addr[6]
.sym 21518 rx_09_fifo.wr_addr[7]
.sym 21519 rx_09_fifo.wr_addr[8]
.sym 21520 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21524 w_rx_09_fifo_data[16]
.sym 21528 w_rx_09_fifo_data[17]
.sym 21531 $PACKER_VCC_NET
.sym 21538 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 21542 $PACKER_VCC_NET
.sym 21543 rx_09_fifo.wr_addr[6]
.sym 21545 $PACKER_VCC_NET
.sym 21547 smi_ctrl_ins.int_cnt_09[3]
.sym 21548 smi_ctrl_ins.int_cnt_24[3]
.sym 21554 w_rx_24_fifo_pulled_data[7]
.sym 21555 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 21558 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21564 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21565 rx_09_fifo.rd_addr[7]
.sym 21568 $PACKER_VCC_NET
.sym 21569 rx_09_fifo.rd_addr[3]
.sym 21570 rx_09_fifo.rd_addr[4]
.sym 21572 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21573 rx_09_fifo.rd_addr[6]
.sym 21575 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21576 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21578 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21579 rx_09_fifo.rd_addr[8]
.sym 21584 w_rx_09_fifo_data[19]
.sym 21589 rx_09_fifo.rd_addr[0]
.sym 21591 w_rx_09_fifo_data[18]
.sym 21596 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 21597 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 21600 smi_ctrl_ins.int_cnt_24[4]
.sym 21601 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 21602 smi_ctrl_ins.int_cnt_24[3]
.sym 21612 rx_09_fifo.rd_addr[0]
.sym 21613 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 21615 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 21616 rx_09_fifo.rd_addr[3]
.sym 21617 rx_09_fifo.rd_addr[4]
.sym 21618 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 21619 rx_09_fifo.rd_addr[6]
.sym 21620 rx_09_fifo.rd_addr[7]
.sym 21621 rx_09_fifo.rd_addr[8]
.sym 21622 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 21623 r_counter_$glb_clk
.sym 21624 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_rx_09_fifo_data[19]
.sym 21633 w_rx_09_fifo_data[18]
.sym 21644 i_glob_clock$SB_IO_IN
.sym 21649 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 21650 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 21651 smi_ctrl_ins.int_cnt_24[4]
.sym 21656 w_rx_24_fifo_pulled_data[5]
.sym 21657 w_rx_24_fifo_pulled_data[4]
.sym 21659 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21660 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 21666 rx_24_fifo.wr_addr[6]
.sym 21668 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 21672 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21673 rx_24_fifo.wr_addr[5]
.sym 21675 rx_24_fifo.wr_addr[4]
.sym 21676 rx_24_fifo.wr_addr[7]
.sym 21677 w_rx_24_fifo_data[20]
.sym 21678 rx_24_fifo.wr_addr[9]
.sym 21679 w_rx_24_fifo_data[21]
.sym 21680 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 21681 rx_24_fifo.wr_addr[8]
.sym 21686 $PACKER_VCC_NET
.sym 21689 rx_24_fifo.wr_addr[3]
.sym 21695 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21698 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21700 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21701 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 21702 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21703 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21704 spi_if_ins.state_if[2]
.sym 21705 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 21714 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21715 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 21717 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21718 rx_24_fifo.wr_addr[3]
.sym 21719 rx_24_fifo.wr_addr[4]
.sym 21720 rx_24_fifo.wr_addr[5]
.sym 21721 rx_24_fifo.wr_addr[6]
.sym 21722 rx_24_fifo.wr_addr[7]
.sym 21723 rx_24_fifo.wr_addr[8]
.sym 21724 rx_24_fifo.wr_addr[9]
.sym 21725 lvds_clock_$glb_clk
.sym 21726 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 21728 w_rx_24_fifo_data[20]
.sym 21732 w_rx_24_fifo_data[21]
.sym 21735 $PACKER_VCC_NET
.sym 21740 rx_24_fifo.wr_addr[6]
.sym 21741 smi_ctrl_ins.int_cnt_24[3]
.sym 21742 rx_24_fifo.wr_addr[7]
.sym 21745 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 21749 rx_24_fifo.wr_addr[8]
.sym 21751 rx_24_fifo.wr_addr[4]
.sym 21752 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21753 rx_24_fifo.wr_addr[9]
.sym 21754 w_rx_24_fifo_pulled_data[30]
.sym 21755 rx_24_fifo.rd_addr[9]
.sym 21756 rx_24_fifo.rd_addr[8]
.sym 21757 rx_24_fifo.rd_addr[0]
.sym 21758 w_rx_data[0]
.sym 21759 w_rx_24_fifo_pulled_data[6]
.sym 21760 w_rx_24_fifo_data[30]
.sym 21761 rx_24_fifo.wr_addr[6]
.sym 21762 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21763 rx_24_fifo.wr_addr[4]
.sym 21769 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21770 w_rx_24_fifo_data[22]
.sym 21772 $PACKER_VCC_NET
.sym 21773 rx_24_fifo.rd_addr[7]
.sym 21779 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21781 rx_24_fifo.rd_addr[8]
.sym 21783 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21785 rx_24_fifo.rd_addr[9]
.sym 21788 w_rx_24_fifo_data[23]
.sym 21790 rx_24_fifo.rd_addr[6]
.sym 21793 rx_24_fifo.rd_addr[0]
.sym 21794 rx_24_fifo.rd_addr[5]
.sym 21797 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21798 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 21801 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 21802 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 21803 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 21805 o_led1$SB_IO_OUT
.sym 21807 o_led0$SB_IO_OUT
.sym 21816 rx_24_fifo.rd_addr[0]
.sym 21817 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21819 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21820 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 21821 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21822 rx_24_fifo.rd_addr[5]
.sym 21823 rx_24_fifo.rd_addr[6]
.sym 21824 rx_24_fifo.rd_addr[7]
.sym 21825 rx_24_fifo.rd_addr[8]
.sym 21826 rx_24_fifo.rd_addr[9]
.sym 21827 r_counter_$glb_clk
.sym 21828 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21829 $PACKER_VCC_NET
.sym 21833 w_rx_24_fifo_data[23]
.sym 21837 w_rx_24_fifo_data[22]
.sym 21844 w_rx_24_fifo_pulled_data[23]
.sym 21845 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 21855 rx_24_fifo.rd_addr[7]
.sym 21856 w_rx_24_fifo_pulled_data[20]
.sym 21857 o_led1$SB_IO_OUT
.sym 21859 rx_24_fifo.rd_addr[6]
.sym 21860 io_ctrl_ins.pmod_dir_state[3]
.sym 21862 io_ctrl_ins.pmod_dir_state[5]
.sym 21864 w_rx_24_fifo_pulled_data[21]
.sym 21871 rx_24_fifo.wr_addr[7]
.sym 21874 $PACKER_VCC_NET
.sym 21875 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 21876 rx_24_fifo.wr_addr[8]
.sym 21877 rx_24_fifo.wr_addr[3]
.sym 21878 rx_24_fifo.wr_addr[5]
.sym 21879 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21881 w_rx_24_fifo_data[5]
.sym 21883 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21888 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 21891 rx_24_fifo.wr_addr[9]
.sym 21895 w_rx_24_fifo_data[4]
.sym 21899 rx_24_fifo.wr_addr[6]
.sym 21901 rx_24_fifo.wr_addr[4]
.sym 21902 io_ctrl_ins.pmod_dir_state[4]
.sym 21903 io_ctrl_ins.pmod_dir_state[3]
.sym 21904 io_ctrl_ins.pmod_dir_state[5]
.sym 21905 io_ctrl_ins.pmod_dir_state[6]
.sym 21906 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 21907 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 21909 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 21918 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 21919 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 21921 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21922 rx_24_fifo.wr_addr[3]
.sym 21923 rx_24_fifo.wr_addr[4]
.sym 21924 rx_24_fifo.wr_addr[5]
.sym 21925 rx_24_fifo.wr_addr[6]
.sym 21926 rx_24_fifo.wr_addr[7]
.sym 21927 rx_24_fifo.wr_addr[8]
.sym 21928 rx_24_fifo.wr_addr[9]
.sym 21929 lvds_clock_$glb_clk
.sym 21930 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 21932 w_rx_24_fifo_data[4]
.sym 21936 w_rx_24_fifo_data[5]
.sym 21939 $PACKER_VCC_NET
.sym 21941 o_led1$SB_IO_OUT
.sym 21942 o_led1$SB_IO_OUT
.sym 21944 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21945 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21952 rx_24_fifo.wr_addr[8]
.sym 21953 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 21954 w_tx_data_sys[0]
.sym 21957 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 21958 w_rx_24_fifo_pulled_data[31]
.sym 21959 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 21960 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 21962 rx_24_fifo.rd_addr[5]
.sym 21963 rx_24_fifo.rd_addr[5]
.sym 21964 rx_24_fifo.rd_addr[9]
.sym 21965 rx_24_fifo.rd_addr[6]
.sym 21966 w_rx_24_fifo_pulled_data[7]
.sym 21972 w_rx_24_fifo_data[7]
.sym 21974 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21976 $PACKER_VCC_NET
.sym 21978 w_rx_24_fifo_data[6]
.sym 21981 rx_24_fifo.rd_addr[0]
.sym 21982 rx_24_fifo.rd_addr[9]
.sym 21985 rx_24_fifo.rd_addr[8]
.sym 21986 rx_24_fifo.rd_addr[5]
.sym 21991 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 21993 rx_24_fifo.rd_addr[7]
.sym 21997 rx_24_fifo.rd_addr[6]
.sym 21998 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 22001 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22003 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 22005 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 22006 w_tx_data_io[4]
.sym 22007 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 22008 w_tx_data_io[0]
.sym 22009 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 22010 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 22011 w_tx_data_io[1]
.sym 22020 rx_24_fifo.rd_addr[0]
.sym 22021 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 22023 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 22024 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 22025 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22026 rx_24_fifo.rd_addr[5]
.sym 22027 rx_24_fifo.rd_addr[6]
.sym 22028 rx_24_fifo.rd_addr[7]
.sym 22029 rx_24_fifo.rd_addr[8]
.sym 22030 rx_24_fifo.rd_addr[9]
.sym 22031 r_counter_$glb_clk
.sym 22032 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22033 $PACKER_VCC_NET
.sym 22037 w_rx_24_fifo_data[7]
.sym 22041 w_rx_24_fifo_data[6]
.sym 22046 w_rx_24_fifo_data[7]
.sym 22051 w_ioc[0]
.sym 22052 w_rx_data[6]
.sym 22059 w_tx_data_io[0]
.sym 22060 w_rx_24_fifo_pulled_data[4]
.sym 22062 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 22064 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 22065 w_rx_24_fifo_pulled_data[22]
.sym 22067 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22068 w_rx_24_fifo_pulled_data[5]
.sym 22074 w_rx_24_fifo_data[13]
.sym 22076 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 22078 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22080 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 22081 rx_24_fifo.wr_addr[7]
.sym 22083 rx_24_fifo.wr_addr[4]
.sym 22084 rx_24_fifo.wr_addr[5]
.sym 22085 rx_24_fifo.wr_addr[8]
.sym 22086 rx_24_fifo.wr_addr[9]
.sym 22087 w_rx_24_fifo_data[12]
.sym 22088 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 22089 rx_24_fifo.wr_addr[6]
.sym 22097 rx_24_fifo.wr_addr[3]
.sym 22103 $PACKER_VCC_NET
.sym 22106 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 22109 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 22111 io_ctrl_ins.o_pmod[0]
.sym 22112 io_ctrl_ins.o_pmod[4]
.sym 22122 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 22123 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 22125 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22126 rx_24_fifo.wr_addr[3]
.sym 22127 rx_24_fifo.wr_addr[4]
.sym 22128 rx_24_fifo.wr_addr[5]
.sym 22129 rx_24_fifo.wr_addr[6]
.sym 22130 rx_24_fifo.wr_addr[7]
.sym 22131 rx_24_fifo.wr_addr[8]
.sym 22132 rx_24_fifo.wr_addr[9]
.sym 22133 lvds_clock_$glb_clk
.sym 22134 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 22136 w_rx_24_fifo_data[12]
.sym 22140 w_rx_24_fifo_data[13]
.sym 22143 $PACKER_VCC_NET
.sym 22151 rx_24_fifo.wr_addr[8]
.sym 22157 rx_24_fifo.wr_addr[7]
.sym 22158 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 22159 rx_24_fifo.wr_addr[4]
.sym 22160 rx_24_fifo.rd_addr[8]
.sym 22162 w_rx_24_fifo_pulled_data[6]
.sym 22163 rx_24_fifo.rd_addr[9]
.sym 22164 w_rx_24_fifo_data[30]
.sym 22165 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 22166 rx_24_fifo.rd_addr[0]
.sym 22167 w_rx_data[0]
.sym 22169 rx_24_fifo.wr_addr[6]
.sym 22171 rx_24_fifo.wr_addr[4]
.sym 22177 rx_24_fifo.rd_addr[7]
.sym 22178 w_rx_24_fifo_data[15]
.sym 22180 $PACKER_VCC_NET
.sym 22182 w_rx_24_fifo_data[14]
.sym 22185 rx_24_fifo.rd_addr[8]
.sym 22187 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22190 rx_24_fifo.rd_addr[5]
.sym 22191 rx_24_fifo.rd_addr[0]
.sym 22192 rx_24_fifo.rd_addr[6]
.sym 22193 rx_24_fifo.rd_addr[9]
.sym 22198 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 22200 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 22202 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 22205 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22213 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22215 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22224 rx_24_fifo.rd_addr[0]
.sym 22225 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 22227 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 22228 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 22229 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22230 rx_24_fifo.rd_addr[5]
.sym 22231 rx_24_fifo.rd_addr[6]
.sym 22232 rx_24_fifo.rd_addr[7]
.sym 22233 rx_24_fifo.rd_addr[8]
.sym 22234 rx_24_fifo.rd_addr[9]
.sym 22235 r_counter_$glb_clk
.sym 22236 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22237 $PACKER_VCC_NET
.sym 22241 w_rx_24_fifo_data[15]
.sym 22245 w_rx_24_fifo_data[14]
.sym 22254 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 22255 w_rx_data[4]
.sym 22258 w_rx_24_fifo_data[14]
.sym 22267 rx_24_fifo.rd_addr[6]
.sym 22272 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 22278 w_rx_24_fifo_data[29]
.sym 22280 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 22281 rx_24_fifo.wr_addr[7]
.sym 22282 w_rx_24_fifo_data[28]
.sym 22283 rx_24_fifo.wr_addr[3]
.sym 22284 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22285 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 22286 rx_24_fifo.wr_addr[5]
.sym 22291 $PACKER_VCC_NET
.sym 22292 rx_24_fifo.wr_addr[9]
.sym 22293 rx_24_fifo.wr_addr[8]
.sym 22296 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 22307 rx_24_fifo.wr_addr[6]
.sym 22309 rx_24_fifo.wr_addr[4]
.sym 22326 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 22327 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 22329 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22330 rx_24_fifo.wr_addr[3]
.sym 22331 rx_24_fifo.wr_addr[4]
.sym 22332 rx_24_fifo.wr_addr[5]
.sym 22333 rx_24_fifo.wr_addr[6]
.sym 22334 rx_24_fifo.wr_addr[7]
.sym 22335 rx_24_fifo.wr_addr[8]
.sym 22336 rx_24_fifo.wr_addr[9]
.sym 22337 lvds_clock_$glb_clk
.sym 22338 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O
.sym 22340 w_rx_24_fifo_data[28]
.sym 22344 w_rx_24_fifo_data[29]
.sym 22347 $PACKER_VCC_NET
.sym 22352 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 22358 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 22360 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22361 rx_24_fifo.wr_addr[8]
.sym 22366 w_rx_24_fifo_pulled_data[7]
.sym 22368 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 22375 rx_24_fifo.rd_addr[5]
.sym 22381 rx_24_fifo.rd_addr[5]
.sym 22382 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22384 $PACKER_VCC_NET
.sym 22389 rx_24_fifo.rd_addr[8]
.sym 22390 rx_24_fifo.rd_addr[9]
.sym 22392 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 22393 w_rx_24_fifo_data[30]
.sym 22395 rx_24_fifo.rd_addr[0]
.sym 22397 rx_24_fifo.rd_addr[7]
.sym 22400 w_rx_24_fifo_data[31]
.sym 22405 rx_24_fifo.rd_addr[6]
.sym 22406 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 22409 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22411 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 22424 rx_24_fifo.rd_addr[0]
.sym 22425 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 22427 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 22428 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 22429 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22430 rx_24_fifo.rd_addr[5]
.sym 22431 rx_24_fifo.rd_addr[6]
.sym 22432 rx_24_fifo.rd_addr[7]
.sym 22433 rx_24_fifo.rd_addr[8]
.sym 22434 rx_24_fifo.rd_addr[9]
.sym 22435 r_counter_$glb_clk
.sym 22436 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 22437 $PACKER_VCC_NET
.sym 22441 w_rx_24_fifo_data[31]
.sym 22445 w_rx_24_fifo_data[30]
.sym 22468 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 22471 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22487 o_led1$SB_IO_OUT
.sym 22509 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 i_ss_SB_LUT4_I3_O
.sym 22527 i_ss_SB_LUT4_I3_O
.sym 22532 int_miso
.sym 22554 smi_ctrl_ins.int_cnt_09[4]
.sym 22558 smi_ctrl_ins.int_cnt_09[3]
.sym 22576 i_mosi$SB_IO_IN
.sym 22585 w_rx_09_fifo_pulled_data[29]
.sym 22588 w_rx_09_fifo_pulled_data[31]
.sym 22596 io_smi_data[5]$SB_IO_OUT
.sym 22597 w_rx_09_fifo_pulled_data[13]
.sym 22600 smi_ctrl_ins.int_cnt_09[3]
.sym 22608 smi_ctrl_ins.int_cnt_09[3]
.sym 22612 smi_ctrl_ins.int_cnt_09[4]
.sym 22613 w_rx_09_fifo_pulled_data[15]
.sym 22635 smi_ctrl_ins.int_cnt_09[4]
.sym 22636 smi_ctrl_ins.int_cnt_09[3]
.sym 22637 w_rx_09_fifo_pulled_data[29]
.sym 22638 w_rx_09_fifo_pulled_data[13]
.sym 22647 smi_ctrl_ins.int_cnt_09[4]
.sym 22648 w_rx_09_fifo_pulled_data[15]
.sym 22649 smi_ctrl_ins.int_cnt_09[3]
.sym 22650 w_rx_09_fifo_pulled_data[31]
.sym 22654 io_smi_data[5]$SB_IO_OUT
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22681 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 22683 w_rx_09_fifo_pulled_data[29]
.sym 22698 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22716 smi_ctrl_ins.int_cnt_09[3]
.sym 22724 i_ss$SB_IO_IN
.sym 22752 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 22753 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 22756 smi_ctrl_ins.soe_and_reset
.sym 22757 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 22758 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 22760 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 22764 w_smi_data_output[5]
.sym 22765 i_smi_a1_SB_LUT4_I1_O
.sym 22767 i_smi_a3$SB_IO_IN
.sym 22770 i_smi_a2_SB_LUT4_I1_O[0]
.sym 22772 i_ss$SB_IO_IN
.sym 22778 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 22786 i_smi_a2_SB_LUT4_I1_O[0]
.sym 22787 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 22788 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 22789 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 22792 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 22793 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 22794 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 22795 i_smi_a2_SB_LUT4_I1_O[0]
.sym 22804 i_smi_a3$SB_IO_IN
.sym 22807 w_smi_data_output[5]
.sym 22818 i_ss$SB_IO_IN
.sym 22826 i_smi_a1_SB_LUT4_I1_O
.sym 22827 smi_ctrl_ins.soe_and_reset
.sym 22849 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 22854 smi_ctrl_ins.int_cnt_09[4]
.sym 22875 w_rx_09_fifo_pulled_data[21]
.sym 22882 smi_ctrl_ins.int_cnt_09[3]
.sym 22883 smi_ctrl_ins.int_cnt_09[3]
.sym 22892 w_rx_09_fifo_pulled_data[7]
.sym 22894 smi_ctrl_ins.int_cnt_09[4]
.sym 22897 w_rx_09_fifo_pulled_data[5]
.sym 22899 w_rx_09_fifo_pulled_data[23]
.sym 22915 w_rx_09_fifo_pulled_data[5]
.sym 22916 w_rx_09_fifo_pulled_data[21]
.sym 22917 smi_ctrl_ins.int_cnt_09[3]
.sym 22918 smi_ctrl_ins.int_cnt_09[4]
.sym 22933 smi_ctrl_ins.int_cnt_09[3]
.sym 22934 w_rx_09_fifo_pulled_data[23]
.sym 22935 smi_ctrl_ins.int_cnt_09[4]
.sym 22936 w_rx_09_fifo_pulled_data[7]
.sym 22972 smi_ctrl_ins.soe_and_reset
.sym 22976 i_ss$SB_IO_IN
.sym 23099 smi_ctrl_ins.int_cnt_09[4]
.sym 23103 smi_ctrl_ins.int_cnt_09[3]
.sym 23105 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 23108 smi_ctrl_ins.int_cnt_24[3]
.sym 23134 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23136 i_ss$SB_IO_IN
.sym 23138 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23156 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23195 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23196 i_sck$SB_IO_IN_$glb_clk
.sym 23197 i_ss$SB_IO_IN
.sym 23200 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 23222 $PACKER_GND_NET
.sym 23230 i_glob_clock$SB_IO_IN
.sym 23240 spi_if_ins.spi.r_rx_done
.sym 23309 spi_if_ins.spi.r_rx_done
.sym 23319 r_counter_$glb_clk
.sym 23327 $PACKER_GND_NET
.sym 23331 o_led0$SB_IO_OUT
.sym 23353 smi_ctrl_ins.int_cnt_09[4]
.sym 23362 smi_ctrl_ins.soe_and_reset
.sym 23364 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 23371 i_smi_a2_SB_LUT4_I1_O[0]
.sym 23380 smi_ctrl_ins.int_cnt_09[3]
.sym 23382 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23386 smi_ctrl_ins.int_cnt_09[4]
.sym 23395 smi_ctrl_ins.int_cnt_09[3]
.sym 23396 smi_ctrl_ins.int_cnt_09[4]
.sym 23407 smi_ctrl_ins.int_cnt_09[3]
.sym 23438 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23440 i_smi_a2_SB_LUT4_I1_O[0]
.sym 23441 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 23442 smi_ctrl_ins.soe_and_reset
.sym 23443 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 23445 r_counter
.sym 23455 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23456 smi_ctrl_ins.int_cnt_09[4]
.sym 23476 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 23512 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23532 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23565 r_counter_$glb_clk
.sym 23571 spi_if_ins.state_if[1]
.sym 23582 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 23591 $PACKER_VCC_NET
.sym 23592 spi_if_ins.state_if[1]
.sym 23593 sys_ctrl_ins.reset_cmd
.sym 23595 smi_ctrl_ins.int_cnt_24[3]
.sym 23597 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 23599 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23610 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23612 smi_ctrl_ins.int_cnt_24[4]
.sym 23614 spi_if_ins.state_if[2]
.sym 23619 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 23622 spi_if_ins.state_if[0]
.sym 23624 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 23628 spi_if_ins.state_if[1]
.sym 23629 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 23633 smi_ctrl_ins.soe_and_reset
.sym 23636 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 23638 smi_ctrl_ins.int_cnt_24[3]
.sym 23641 spi_if_ins.state_if[2]
.sym 23643 spi_if_ins.state_if[1]
.sym 23644 spi_if_ins.state_if[0]
.sym 23647 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 23648 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23649 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 23650 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 23666 smi_ctrl_ins.int_cnt_24[3]
.sym 23667 smi_ctrl_ins.int_cnt_24[4]
.sym 23672 spi_if_ins.state_if[2]
.sym 23673 spi_if_ins.state_if[0]
.sym 23674 spi_if_ins.state_if[1]
.sym 23680 smi_ctrl_ins.int_cnt_24[3]
.sym 23687 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 23688 smi_ctrl_ins.soe_and_reset
.sym 23689 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 23695 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 23697 sys_ctrl_ins.reset_cmd
.sym 23710 spi_if_ins.state_if[0]
.sym 23716 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23720 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 23721 w_rx_data[1]
.sym 23722 $PACKER_GND_NET
.sym 23723 smi_ctrl_ins.int_cnt_24[3]
.sym 23725 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23731 w_rx_24_fifo_pulled_data[31]
.sym 23734 w_rx_24_fifo_pulled_data[4]
.sym 23735 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23736 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 23737 smi_ctrl_ins.int_cnt_24[3]
.sym 23738 w_rx_24_fifo_pulled_data[7]
.sym 23739 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23740 w_rx_24_fifo_pulled_data[14]
.sym 23742 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23743 smi_ctrl_ins.int_cnt_24[4]
.sym 23744 w_rx_24_fifo_pulled_data[15]
.sym 23745 smi_ctrl_ins.int_cnt_24[3]
.sym 23746 w_rx_24_fifo_pulled_data[23]
.sym 23748 w_rx_24_fifo_pulled_data[12]
.sym 23752 w_rx_24_fifo_pulled_data[29]
.sym 23753 w_rx_24_fifo_pulled_data[20]
.sym 23756 w_rx_24_fifo_pulled_data[28]
.sym 23757 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23758 w_rx_24_fifo_pulled_data[30]
.sym 23760 w_rx_24_fifo_pulled_data[13]
.sym 23764 smi_ctrl_ins.int_cnt_24[3]
.sym 23765 w_rx_24_fifo_pulled_data[12]
.sym 23766 w_rx_24_fifo_pulled_data[28]
.sym 23767 smi_ctrl_ins.int_cnt_24[4]
.sym 23776 w_rx_24_fifo_pulled_data[31]
.sym 23777 smi_ctrl_ins.int_cnt_24[3]
.sym 23778 w_rx_24_fifo_pulled_data[15]
.sym 23779 smi_ctrl_ins.int_cnt_24[4]
.sym 23782 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23783 w_rx_24_fifo_pulled_data[23]
.sym 23784 w_rx_24_fifo_pulled_data[7]
.sym 23785 smi_ctrl_ins.int_cnt_24[3]
.sym 23788 w_rx_24_fifo_pulled_data[30]
.sym 23789 smi_ctrl_ins.int_cnt_24[4]
.sym 23790 w_rx_24_fifo_pulled_data[14]
.sym 23791 smi_ctrl_ins.int_cnt_24[3]
.sym 23794 smi_ctrl_ins.int_cnt_24[4]
.sym 23795 smi_ctrl_ins.int_cnt_24[3]
.sym 23796 w_rx_24_fifo_pulled_data[29]
.sym 23797 w_rx_24_fifo_pulled_data[13]
.sym 23803 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 23806 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23807 smi_ctrl_ins.int_cnt_24[3]
.sym 23808 w_rx_24_fifo_pulled_data[4]
.sym 23809 w_rx_24_fifo_pulled_data[20]
.sym 23810 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23811 r_counter_$glb_clk
.sym 23812 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23813 w_tx_data_sys[0]
.sym 23835 w_rx_24_fifo_pulled_data[31]
.sym 23839 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23843 o_led0$SB_IO_OUT
.sym 23845 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 23846 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 23848 io_ctrl_ins.pmod_dir_state[6]
.sym 23856 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 23857 w_rx_24_fifo_pulled_data[6]
.sym 23860 w_rx_24_fifo_pulled_data[22]
.sym 23861 w_rx_24_fifo_pulled_data[5]
.sym 23864 w_rx_data[0]
.sym 23866 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23867 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23870 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 23871 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23873 w_rx_24_fifo_pulled_data[21]
.sym 23880 i_button_SB_LUT4_I2_I1[0]
.sym 23881 w_rx_data[1]
.sym 23883 smi_ctrl_ins.int_cnt_24[3]
.sym 23893 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23895 i_button_SB_LUT4_I2_I1[0]
.sym 23896 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 23899 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23900 w_rx_24_fifo_pulled_data[21]
.sym 23901 smi_ctrl_ins.int_cnt_24[3]
.sym 23902 w_rx_24_fifo_pulled_data[5]
.sym 23905 w_rx_24_fifo_pulled_data[6]
.sym 23906 w_rx_24_fifo_pulled_data[22]
.sym 23907 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23908 smi_ctrl_ins.int_cnt_24[3]
.sym 23918 w_rx_data[1]
.sym 23929 w_rx_data[0]
.sym 23933 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 23934 r_counter_$glb_clk
.sym 23935 i_smi_a2_SB_LUT4_I1_O[1]_$glb_sr
.sym 23938 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 23942 io_ctrl_ins.pmod_dir_state[7]
.sym 23943 i_button_SB_LUT4_I2_I3[2]
.sym 23956 w_rx_24_fifo_pulled_data[22]
.sym 23960 w_ioc[0]
.sym 23966 w_ioc[0]
.sym 23978 w_rx_data[6]
.sym 23984 w_rx_data[0]
.sym 23988 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 23993 w_rx_data[4]
.sym 23996 w_rx_data[1]
.sym 23999 w_rx_data[3]
.sym 24006 w_rx_data[2]
.sym 24007 w_rx_data[5]
.sym 24012 w_rx_data[4]
.sym 24019 w_rx_data[3]
.sym 24025 w_rx_data[5]
.sym 24028 w_rx_data[6]
.sym 24035 w_rx_data[1]
.sym 24042 w_rx_data[0]
.sym 24053 w_rx_data[2]
.sym 24056 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 24057 r_counter_$glb_clk
.sym 24059 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 24060 io_ctrl_ins.o_pmod[5]
.sym 24061 io_ctrl_ins.o_pmod[6]
.sym 24062 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 24063 io_ctrl_ins.o_pmod[7]
.sym 24064 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 24066 io_ctrl_ins.o_pmod[3]
.sym 24084 i_smi_a2_SB_LUT4_I1_O[1]
.sym 24086 o_tr_vc1$SB_IO_OUT
.sym 24087 w_rx_data[6]
.sym 24088 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24089 io_ctrl_ins.mixer_en_state
.sym 24090 o_tr_vc1_b$SB_IO_OUT
.sym 24091 w_rx_data[7]
.sym 24094 w_ioc[0]
.sym 24100 io_ctrl_ins.pmod_dir_state[4]
.sym 24103 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 24104 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 24105 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 24106 io_ctrl_ins.o_pmod[4]
.sym 24108 i_smi_a2_SB_LUT4_I1_O[1]
.sym 24111 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 24112 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 24113 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 24114 o_tr_vc1_b$SB_IO_OUT
.sym 24115 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 24116 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 24117 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 24120 w_ioc[0]
.sym 24121 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 24124 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 24126 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24128 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 24130 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 24131 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24139 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24140 io_ctrl_ins.o_pmod[4]
.sym 24141 o_tr_vc1_b$SB_IO_OUT
.sym 24142 w_ioc[0]
.sym 24145 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24146 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 24147 io_ctrl_ins.pmod_dir_state[4]
.sym 24148 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 24151 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 24154 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24157 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24158 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 24159 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 24160 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 24164 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 24165 i_smi_a2_SB_LUT4_I1_O[1]
.sym 24170 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 24172 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 24175 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 24176 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24177 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 24178 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 24179 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 24180 r_counter_$glb_clk
.sym 24181 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 24182 io_ctrl_ins.rf_pin_state[6]
.sym 24183 io_ctrl_ins.rf_pin_state[5]
.sym 24185 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24186 io_ctrl_ins.rf_pin_state[3]
.sym 24187 io_ctrl_ins.rf_pin_state[4]
.sym 24188 io_ctrl_ins.rf_pin_state[7]
.sym 24197 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 24200 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 24208 o_rx_h_tx_l$SB_IO_OUT
.sym 24215 w_rx_data[3]
.sym 24216 w_rx_data[5]
.sym 24217 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24225 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24228 io_ctrl_ins.o_pmod[0]
.sym 24229 w_rx_data[4]
.sym 24236 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 24249 io_ctrl_ins.mixer_en_state
.sym 24250 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24251 w_ioc[0]
.sym 24253 w_rx_data[0]
.sym 24254 w_ioc[0]
.sym 24256 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24258 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 24259 w_ioc[0]
.sym 24274 io_ctrl_ins.mixer_en_state
.sym 24275 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24276 io_ctrl_ins.o_pmod[0]
.sym 24277 w_ioc[0]
.sym 24286 w_rx_data[0]
.sym 24294 w_rx_data[4]
.sym 24302 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24303 r_counter_$glb_clk
.sym 24305 o_tr_vc2$SB_IO_OUT
.sym 24306 o_tr_vc1$SB_IO_OUT
.sym 24307 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24308 o_tr_vc1_b$SB_IO_OUT
.sym 24312 o_rx_h_tx_l$SB_IO_OUT
.sym 24317 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 24319 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24331 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24336 o_rx_h_tx_l$SB_IO_OUT
.sym 24347 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24349 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24359 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24362 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24409 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24410 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24411 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24412 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24421 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24422 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24423 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24424 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24596 o_led0$SB_IO_OUT
.sym 24607 o_led0$SB_IO_OUT
.sym 24621 i_smi_a3$SB_IO_IN
.sym 25096 o_tr_vc2$SB_IO_OUT
.sym 25103 w_smi_read_req
.sym 25106 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 25495 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 25520 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25726 $PACKER_VCC_NET
.sym 25791 i_glob_clock$SB_IO_IN
.sym 25807 r_counter
.sym 25822 r_counter
.sym 25862 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25946 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 25964 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 25994 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 26016 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 26017 r_counter_$glb_clk
.sym 26097 w_cs[0]
.sym 26104 $PACKER_VCC_NET
.sym 26105 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 26119 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 26155 w_cs[0]
.sym 26169 $PACKER_VCC_NET
.sym 26171 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 26172 r_counter_$glb_clk
.sym 26173 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 26189 w_cs[0]
.sym 26249 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 26254 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 26281 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 26326 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 26327 r_counter_$glb_clk
.sym 26407 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 26415 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 26416 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 26417 io_ctrl_ins.o_pmod[3]
.sym 26421 w_ioc[0]
.sym 26429 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 26430 w_rx_data[7]
.sym 26432 io_ctrl_ins.pmod_dir_state[7]
.sym 26433 o_tr_vc2$SB_IO_OUT
.sym 26447 io_ctrl_ins.o_pmod[3]
.sym 26448 w_ioc[0]
.sym 26449 o_tr_vc2$SB_IO_OUT
.sym 26450 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 26474 w_rx_data[7]
.sym 26477 io_ctrl_ins.pmod_dir_state[7]
.sym 26478 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 26479 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 26481 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 26482 r_counter_$glb_clk
.sym 26496 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 26497 $PACKER_GND_NET
.sym 26500 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 26559 w_ioc[0]
.sym 26566 io_ctrl_ins.o_pmod[5]
.sym 26568 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26569 io_ctrl_ins.o_pmod[7]
.sym 26574 w_rx_data[7]
.sym 26575 io_ctrl_ins.o_pmod[6]
.sym 26578 w_rx_data[3]
.sym 26579 o_rx_h_tx_l$SB_IO_OUT
.sym 26580 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 26583 o_tr_vc1$SB_IO_OUT
.sym 26585 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26586 w_rx_data[6]
.sym 26587 w_rx_data[5]
.sym 26590 w_ioc[0]
.sym 26591 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 26592 io_ctrl_ins.o_pmod[6]
.sym 26593 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26596 w_rx_data[5]
.sym 26602 w_rx_data[6]
.sym 26608 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 26609 w_ioc[0]
.sym 26610 o_tr_vc1$SB_IO_OUT
.sym 26611 io_ctrl_ins.o_pmod[5]
.sym 26615 w_rx_data[7]
.sym 26620 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 26621 o_rx_h_tx_l$SB_IO_OUT
.sym 26622 io_ctrl_ins.o_pmod[7]
.sym 26623 w_ioc[0]
.sym 26632 w_rx_data[3]
.sym 26636 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26637 r_counter_$glb_clk
.sym 26650 o_rx_h_tx_l$SB_IO_OUT
.sym 26712 w_rx_data[6]
.sym 26716 w_rx_data[7]
.sym 26723 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 26731 w_rx_data[5]
.sym 26735 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 26736 w_rx_data[3]
.sym 26739 w_rx_data[4]
.sym 26747 w_rx_data[6]
.sym 26753 w_rx_data[5]
.sym 26765 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 26770 w_rx_data[3]
.sym 26778 w_rx_data[4]
.sym 26781 w_rx_data[7]
.sym 26791 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 26792 r_counter_$glb_clk
.sym 26872 io_ctrl_ins.rf_pin_state[4]
.sym 26874 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26875 io_ctrl_ins.rf_pin_state[6]
.sym 26876 io_ctrl_ins.rf_pin_state[5]
.sym 26878 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 26879 io_ctrl_ins.rf_pin_state[3]
.sym 26880 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26881 io_ctrl_ins.rf_pin_state[7]
.sym 26883 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 26894 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 26895 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26900 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 26901 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26902 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 26903 io_ctrl_ins.rf_pin_state[3]
.sym 26906 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26907 io_ctrl_ins.rf_pin_state[5]
.sym 26909 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 26912 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 26914 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26915 io_ctrl_ins.rf_pin_state[6]
.sym 26918 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26919 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 26920 io_ctrl_ins.rf_pin_state[4]
.sym 26942 io_ctrl_ins.rf_pin_state[7]
.sym 26943 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 26945 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26946 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 26947 r_counter_$glb_clk
.sym 27275 i_smi_a3$SB_IO_IN
.sym 27277 i_mosi$SB_IO_IN
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27293 i_smi_a3$SB_IO_IN
.sym 27301 w_smi_read_req
.sym 27395 i_smi_a3$SB_IO_IN
.sym 27426 $PACKER_VCC_NET
.sym 27427 i_glob_clock$SB_IO_IN
.sym 27429 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 27444 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 27459 r_counter
.sym 27460 $PACKER_VCC_NET
.sym 27470 r_counter
.sym 27478 $PACKER_VCC_NET
.sym 27514 i_smi_a3$SB_IO_IN
.sym 27552 $PACKER_GND_NET
.sym 27561 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27591 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27622 o_tr_vc2$SB_IO_OUT
.sym 27623 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27642 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27643 o_tr_vc1_b$SB_IO_OUT
.sym 27722 lvds_rx_09_inst.r_data[1]
.sym 27810 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 27822 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 27826 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 27830 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 27834 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 27843 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 27848 rx_09_fifo.wr_addr[2]
.sym 27849 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 27852 rx_09_fifo.wr_addr[3]
.sym 27853 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 27856 rx_09_fifo.wr_addr[4]
.sym 27857 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 27860 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 27861 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 27864 rx_09_fifo.wr_addr[6]
.sym 27865 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 27868 rx_09_fifo.wr_addr[7]
.sym 27869 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 27872 rx_09_fifo.wr_addr[8]
.sym 27873 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 27876 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 27877 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 27881 $nextpnr_ICESTORM_LC_1$I3
.sym 27882 rx_09_fifo.rd_addr[7]
.sym 27883 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 27884 rx_09_fifo.rd_addr[3]
.sym 27885 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 27886 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 27887 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 27888 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 27889 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 27890 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 27891 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 27892 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 27893 w_rx_09_fifo_push
.sym 27894 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 27895 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 27896 rx_09_fifo.rd_addr[6]
.sym 27897 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 27898 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 27899 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 27900 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 27901 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 27902 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 27903 rx_09_fifo.rd_addr[7]
.sym 27904 rx_09_fifo.rd_addr[8]
.sym 27905 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 27930 lvds_rx_09_inst.r_data[1]
.sym 27950 w_lvds_rx_09_d0
.sym 27981 w_lvds_rx_09_d1
.sym 27998 lvds_rx_24_inst.r_data[0]
.sym 28002 lvds_rx_24_inst.r_data[4]
.sym 28014 lvds_rx_24_inst.r_data[6]
.sym 28018 w_lvds_rx_24_d0
.sym 28022 lvds_rx_24_inst.r_data[8]
.sym 28026 lvds_rx_24_inst.r_data[2]
.sym 28038 w_lvds_rx_09_d1
.sym 28045 $PACKER_VCC_NET
.sym 28050 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28051 w_lvds_rx_09_d1
.sym 28052 w_lvds_rx_09_d0
.sym 28053 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28061 w_lvds_rx_09_d0
.sym 28081 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 28090 lvds_rx_24_inst.r_data[8]
.sym 28094 w_lvds_rx_24_d0
.sym 28098 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28099 w_lvds_rx_24_d1
.sym 28100 w_lvds_rx_24_d0
.sym 28101 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 28102 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28103 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28104 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28105 lvds_rx_24_inst.o_debug_state[0]
.sym 28108 w_lvds_rx_24_d0
.sym 28109 w_lvds_rx_24_d1
.sym 28110 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28111 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28112 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28113 lvds_rx_24_inst.o_debug_state[0]
.sym 28117 w_lvds_rx_24_d1
.sym 28118 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28119 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28120 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28121 lvds_rx_24_inst.o_debug_state[0]
.sym 28129 w_lvds_rx_24_d0
.sym 28131 lvds_rx_24_inst.r_phase_count[0]
.sym 28135 lvds_rx_24_inst.r_phase_count[1]
.sym 28136 $PACKER_VCC_NET
.sym 28137 lvds_rx_24_inst.r_phase_count[0]
.sym 28138 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28140 $PACKER_VCC_NET
.sym 28141 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28145 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28149 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28150 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28151 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28152 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28153 lvds_rx_24_inst.o_debug_state[0]
.sym 28155 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28156 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28157 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28158 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28159 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28160 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 28161 lvds_rx_24_inst.o_debug_state[0]
.sym 28202 lvds_rx_09_inst.r_data[4]
.sym 28206 lvds_rx_09_inst.r_data[2]
.sym 28214 lvds_rx_09_inst.r_data[5]
.sym 28222 lvds_rx_09_inst.r_data[3]
.sym 28230 lvds_rx_09_inst.r_data[7]
.sym 28234 lvds_rx_09_inst.r_data[5]
.sym 28238 lvds_rx_09_inst.r_data[2]
.sym 28242 lvds_rx_09_inst.r_data[6]
.sym 28246 lvds_rx_09_inst.r_data[4]
.sym 28254 lvds_rx_09_inst.r_data[3]
.sym 28258 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 28259 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 28260 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 28261 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28262 w_rx_09_fifo_pulled_data[3]
.sym 28263 w_rx_09_fifo_pulled_data[19]
.sym 28264 smi_ctrl_ins.int_cnt_09[3]
.sym 28265 smi_ctrl_ins.int_cnt_09[4]
.sym 28266 w_rx_09_fifo_pulled_data[1]
.sym 28267 w_rx_09_fifo_pulled_data[17]
.sym 28268 smi_ctrl_ins.int_cnt_09[3]
.sym 28269 smi_ctrl_ins.int_cnt_09[4]
.sym 28270 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 28271 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 28272 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 28273 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28278 w_rx_09_fifo_pulled_data[2]
.sym 28279 w_rx_09_fifo_pulled_data[18]
.sym 28280 smi_ctrl_ins.int_cnt_09[3]
.sym 28281 smi_ctrl_ins.int_cnt_09[4]
.sym 28286 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 28287 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 28288 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 28289 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28290 lvds_rx_09_inst.r_data[7]
.sym 28294 rx_09_fifo.rd_addr[3]
.sym 28295 rx_09_fifo.wr_addr[3]
.sym 28296 rx_09_fifo.rd_addr[8]
.sym 28297 rx_09_fifo.wr_addr[8]
.sym 28301 rx_09_fifo.wr_addr[3]
.sym 28302 lvds_rx_09_inst.r_data[6]
.sym 28307 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 28308 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 28309 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 28310 rx_09_fifo.wr_addr[6]
.sym 28311 rx_09_fifo.rd_addr[6]
.sym 28312 rx_09_fifo.rd_addr[4]
.sym 28313 rx_09_fifo.wr_addr[4]
.sym 28317 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 28318 rx_09_fifo.rd_addr[6]
.sym 28319 rx_09_fifo.wr_addr[6]
.sym 28320 rx_09_fifo.wr_addr[2]
.sym 28321 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 28322 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28323 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28324 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28325 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28326 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 28330 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 28334 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 28335 rx_09_fifo.wr_addr[2]
.sym 28336 rx_09_fifo.rd_addr[7]
.sym 28337 rx_09_fifo.wr_addr[7]
.sym 28338 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 28345 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28346 rx_09_fifo.rd_addr[4]
.sym 28347 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 28348 rx_09_fifo.rd_addr[6]
.sym 28349 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 28350 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 28355 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28360 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28361 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28364 rx_09_fifo.wr_addr[2]
.sym 28365 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 28368 rx_09_fifo.wr_addr[3]
.sym 28369 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 28372 rx_09_fifo.wr_addr[4]
.sym 28373 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 28376 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28377 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 28380 rx_09_fifo.wr_addr[6]
.sym 28381 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 28384 rx_09_fifo.wr_addr[7]
.sym 28385 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 28388 rx_09_fifo.wr_addr[8]
.sym 28389 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 28392 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 28393 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 28394 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28395 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 28396 rx_09_fifo.rd_addr[8]
.sym 28397 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 28398 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28399 rx_09_fifo.rd_addr[4]
.sym 28400 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 28401 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 28402 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 28403 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 28404 rx_09_fifo.rd_addr[3]
.sym 28405 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 28406 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 28407 rx_09_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 28408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 28409 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 28410 w_rx_09_fifo_push
.sym 28411 rx_09_fifo.rd_addr[7]
.sym 28412 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 28413 w_rx_09_fifo_full
.sym 28414 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28415 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28416 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28417 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28418 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28419 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28420 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 28421 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28424 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28425 w_rx_09_fifo_push
.sym 28433 w_rx_09_fifo_data[0]
.sym 28437 $PACKER_VCC_NET
.sym 28450 w_lvds_rx_09_d1
.sym 28470 w_rx_24_fifo_pulled_data[2]
.sym 28471 w_rx_24_fifo_pulled_data[18]
.sym 28472 smi_ctrl_ins.int_cnt_24[3]
.sym 28473 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28482 w_rx_24_fifo_pulled_data[10]
.sym 28483 w_rx_24_fifo_pulled_data[26]
.sym 28484 smi_ctrl_ins.int_cnt_24[3]
.sym 28485 smi_ctrl_ins.int_cnt_24[4]
.sym 28490 lvds_rx_24_inst.r_data[1]
.sym 28506 w_lvds_rx_24_d1
.sym 28510 w_rx_24_fifo_pulled_data[3]
.sym 28511 w_rx_24_fifo_pulled_data[19]
.sym 28512 smi_ctrl_ins.int_cnt_24[3]
.sym 28513 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28514 lvds_rx_24_inst.r_data[1]
.sym 28518 w_rx_24_fifo_pulled_data[11]
.sym 28519 w_rx_24_fifo_pulled_data[27]
.sym 28520 smi_ctrl_ins.int_cnt_24[3]
.sym 28521 smi_ctrl_ins.int_cnt_24[4]
.sym 28522 w_rx_24_fifo_pulled_data[1]
.sym 28523 w_rx_24_fifo_pulled_data[17]
.sym 28524 smi_ctrl_ins.int_cnt_24[3]
.sym 28525 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28530 lvds_rx_24_inst.r_data[6]
.sym 28538 lvds_rx_24_inst.r_data[0]
.sym 28546 w_rx_24_fifo_pulled_data[9]
.sym 28547 w_rx_24_fifo_pulled_data[25]
.sym 28548 smi_ctrl_ins.int_cnt_24[3]
.sym 28549 smi_ctrl_ins.int_cnt_24[4]
.sym 28554 lvds_rx_09_inst.r_data[0]
.sym 28561 w_rx_24_fifo_data[0]
.sym 28565 $PACKER_VCC_NET
.sym 28570 w_lvds_rx_09_d0
.sym 28594 lvds_rx_09_inst.r_data[0]
.sym 28614 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28615 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 28616 w_lvds_rx_09_d0
.sym 28617 w_lvds_rx_09_d1
.sym 28622 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28623 w_lvds_rx_09_d1
.sym 28624 w_lvds_rx_09_d0
.sym 28625 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 28626 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28627 lvds_rx_24_inst.o_debug_state[0]
.sym 28628 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28629 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28630 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28631 w_lvds_rx_09_d1
.sym 28632 w_lvds_rx_09_d0
.sym 28633 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 28639 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 28640 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 28641 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28642 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28643 w_lvds_rx_24_d1
.sym 28644 w_lvds_rx_24_d0
.sym 28645 lvds_rx_24_inst.o_debug_state[0]
.sym 28655 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28656 lvds_rx_24_inst.o_debug_state[0]
.sym 28657 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28666 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28667 w_lvds_rx_24_d1
.sym 28668 w_lvds_rx_24_d0
.sym 28669 lvds_rx_24_inst.o_debug_state[0]
.sym 28708 i_smi_a3$SB_IO_IN
.sym 28709 w_smi_data_output[2]
.sym 28720 i_smi_a3$SB_IO_IN
.sym 28721 w_smi_data_output[1]
.sym 28738 lvds_rx_09_inst.r_data[22]
.sym 28742 lvds_rx_09_inst.r_data[24]
.sym 28746 lvds_rx_09_inst.r_data[25]
.sym 28771 rx_09_fifo.rd_addr[0]
.sym 28776 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 28780 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 28781 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 28784 rx_09_fifo.rd_addr[3]
.sym 28785 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 28788 rx_09_fifo.rd_addr[4]
.sym 28789 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[4]
.sym 28792 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28793 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[5]
.sym 28796 rx_09_fifo.rd_addr[6]
.sym 28797 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[6]
.sym 28800 rx_09_fifo.rd_addr[7]
.sym 28801 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[7]
.sym 28804 rx_09_fifo.rd_addr[8]
.sym 28805 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[8]
.sym 28808 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 28809 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[9]
.sym 28813 $nextpnr_ICESTORM_LC_11$I3
.sym 28814 lvds_rx_09_inst.r_data[8]
.sym 28818 rx_09_fifo.wr_addr[7]
.sym 28819 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[7]
.sym 28820 rx_09_fifo.wr_addr[8]
.sym 28821 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[8]
.sym 28822 lvds_rx_09_inst.r_data[9]
.sym 28826 rx_09_fifo.wr_addr[6]
.sym 28827 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[6]
.sym 28828 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 28829 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[9]
.sym 28834 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28835 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 28836 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28837 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[3]
.sym 28838 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 28839 w_rx_09_fifo_empty
.sym 28840 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28841 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 28846 lvds_rx_24_inst.r_data[15]
.sym 28852 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28853 rx_09_fifo.rd_addr[0]
.sym 28854 lvds_rx_24_inst.r_data[22]
.sym 28861 w_rx_09_fifo_data[11]
.sym 28862 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[10]
.sym 28863 rx_09_fifo.wr_addr[3]
.sym 28864 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 28865 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 28878 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[0]
.sym 28879 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[1]
.sym 28880 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[2]
.sym 28881 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O[3]
.sym 28890 w_rx_09_fifo_empty
.sym 28891 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 28892 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 28893 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 28894 w_rx_09_fifo_pulled_data[0]
.sym 28895 w_rx_09_fifo_pulled_data[16]
.sym 28896 smi_ctrl_ins.int_cnt_09[3]
.sym 28897 smi_ctrl_ins.int_cnt_09[4]
.sym 28898 w_rx_09_fifo_pulled_data[10]
.sym 28899 w_rx_09_fifo_pulled_data[26]
.sym 28900 smi_ctrl_ins.int_cnt_09[4]
.sym 28901 smi_ctrl_ins.int_cnt_09[3]
.sym 28902 w_rx_09_fifo_pulled_data[9]
.sym 28903 w_rx_09_fifo_pulled_data[25]
.sym 28904 smi_ctrl_ins.int_cnt_09[4]
.sym 28905 smi_ctrl_ins.int_cnt_09[3]
.sym 28906 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 28907 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 28908 w_rx_24_fifo_empty
.sym 28909 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 28914 smi_ctrl_ins.r_fifo_24_pull
.sym 28920 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28921 w_rx_09_fifo_push
.sym 28926 w_rx_09_fifo_pulled_data[11]
.sym 28927 w_rx_09_fifo_pulled_data[27]
.sym 28928 smi_ctrl_ins.int_cnt_09[4]
.sym 28929 smi_ctrl_ins.int_cnt_09[3]
.sym 28935 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28936 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28937 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 28938 lvds_rx_24_inst.r_data[7]
.sym 28942 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 28943 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 28944 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 28945 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 28948 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 28949 rx_24_fifo.rd_addr[0]
.sym 28950 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28951 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 28952 rx_24_fifo.rd_addr[9]
.sym 28953 rx_24_fifo.wr_addr[9]
.sym 28958 lvds_rx_24_inst.r_data[15]
.sym 28962 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28963 rx_24_fifo.wr_addr[4]
.sym 28964 rx_24_fifo.rd_addr[6]
.sym 28965 rx_24_fifo.wr_addr[6]
.sym 28966 lvds_rx_24_inst.r_data[16]
.sym 28970 lvds_rx_24_inst.r_data[17]
.sym 28974 w_rx_24_fifo_pulled_data[0]
.sym 28975 w_rx_24_fifo_pulled_data[16]
.sym 28976 smi_ctrl_ins.int_cnt_24[3]
.sym 28977 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28978 rx_24_fifo.rd_addr[7]
.sym 28979 rx_24_fifo.wr_addr[7]
.sym 28980 rx_24_fifo.rd_addr[8]
.sym 28981 rx_24_fifo.wr_addr[8]
.sym 28986 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 28987 rx_24_fifo.wr_addr[3]
.sym 28988 rx_24_fifo.rd_addr[5]
.sym 28989 rx_24_fifo.wr_addr[5]
.sym 28994 lvds_rx_24_inst.r_data[2]
.sym 29006 lvds_rx_24_inst.r_data[9]
.sym 29010 w_rx_24_fifo_pulled_data[8]
.sym 29011 w_rx_24_fifo_pulled_data[24]
.sym 29012 smi_ctrl_ins.int_cnt_24[3]
.sym 29013 smi_ctrl_ins.int_cnt_24[4]
.sym 29027 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 29032 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29033 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 29036 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29037 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[2]
.sym 29040 rx_24_fifo.wr_addr[3]
.sym 29041 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[3]
.sym 29044 rx_24_fifo.wr_addr[4]
.sym 29045 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[4]
.sym 29048 rx_24_fifo.wr_addr[5]
.sym 29049 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[5]
.sym 29052 rx_24_fifo.wr_addr[6]
.sym 29053 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[6]
.sym 29056 rx_24_fifo.wr_addr[7]
.sym 29057 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[7]
.sym 29060 rx_24_fifo.wr_addr[8]
.sym 29061 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[8]
.sym 29064 rx_24_fifo.wr_addr[9]
.sym 29065 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[9]
.sym 29066 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 29067 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 29068 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 29069 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 29070 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 29074 rx_24_fifo.rd_addr[6]
.sym 29075 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 29076 rx_24_fifo.rd_addr[5]
.sym 29077 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 29078 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 29082 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29083 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 29084 rx_24_fifo.rd_addr[9]
.sym 29085 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 29086 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 29090 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29091 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 29092 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 29093 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29095 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 29096 rx_24_fifo.full_o_SB_LUT4_I3_I0[1]
.sym 29097 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 29098 w_lvds_rx_24_d1
.sym 29102 rx_24_fifo.rd_addr[6]
.sym 29103 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 29104 rx_24_fifo.rd_addr[7]
.sym 29105 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 29106 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29107 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 29108 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29109 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 29110 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29111 rx_24_fifo.full_o_SB_LUT4_I3_I0[3]
.sym 29112 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 29113 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 29118 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29119 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 29120 rx_24_fifo.rd_addr[5]
.sym 29121 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 29126 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29127 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29128 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29129 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29132 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29133 w_rx_24_fifo_push
.sym 29144 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29145 w_rx_24_fifo_push
.sym 29146 lvds_rx_09_inst.r_push
.sym 29150 rx_24_fifo.full_o_SB_LUT4_I3_I0[5]
.sym 29151 rx_24_fifo.rd_addr[5]
.sym 29152 w_rx_24_fifo_push
.sym 29153 w_rx_24_fifo_full
.sym 29158 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 29159 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 29160 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29161 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 29170 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29171 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29172 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29173 lvds_rx_24_inst.o_debug_state[0]
.sym 29175 w_rx_09_fifo_full
.sym 29176 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 29177 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 29226 lvds_rx_09_inst.r_data[22]
.sym 29242 lvds_rx_09_inst.r_data[20]
.sym 29251 rx_09_fifo.rd_addr[0]
.sym 29256 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 29260 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29261 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29264 rx_09_fifo.rd_addr[3]
.sym 29265 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29268 rx_09_fifo.rd_addr[4]
.sym 29269 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29272 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29273 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29276 rx_09_fifo.rd_addr[6]
.sym 29277 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29280 rx_09_fifo.rd_addr[7]
.sym 29281 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29284 rx_09_fifo.rd_addr[8]
.sym 29285 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29288 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 29289 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29296 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 29297 rx_09_fifo.rd_addr[0]
.sym 29318 rx_09_fifo.wr_addr[4]
.sym 29319 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[4]
.sym 29320 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29321 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[5]
.sym 29325 rx_09_fifo.rd_addr[0]
.sym 29328 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 29329 rx_09_fifo.rd_addr[0]
.sym 29338 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29339 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 29340 rx_09_fifo.wr_addr[2]
.sym 29341 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 29347 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 29348 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 29349 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 29350 lvds_rx_24_inst.r_data[25]
.sym 29357 w_rx_09_fifo_empty
.sym 29358 lvds_rx_24_inst.r_data[11]
.sym 29362 lvds_rx_24_inst.r_data[13]
.sym 29366 lvds_rx_24_inst.r_data[24]
.sym 29370 lvds_rx_24_inst.r_data[23]
.sym 29374 lvds_rx_24_inst.r_data[20]
.sym 29378 lvds_rx_24_inst.r_data[9]
.sym 29382 lvds_rx_24_inst.r_data[21]
.sym 29390 lvds_rx_24_inst.r_data[20]
.sym 29394 lvds_rx_24_inst.r_data[13]
.sym 29398 lvds_rx_24_inst.r_data[11]
.sym 29410 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 29411 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29412 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29413 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29415 smi_ctrl_ins.r_fifo_24_pull_1
.sym 29416 w_rx_24_fifo_empty
.sym 29417 smi_ctrl_ins.r_fifo_24_pull
.sym 29422 rx_24_fifo.wr_addr[3]
.sym 29423 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 29424 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29425 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 29438 w_rx_09_fifo_pulled_data[8]
.sym 29439 w_rx_09_fifo_pulled_data[24]
.sym 29440 smi_ctrl_ins.int_cnt_09[4]
.sym 29441 smi_ctrl_ins.int_cnt_09[3]
.sym 29442 lvds_rx_24_inst.r_data[19]
.sym 29446 rx_24_fifo.wr_addr[4]
.sym 29447 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 29448 rx_24_fifo.wr_addr[9]
.sym 29449 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[9]
.sym 29452 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29453 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 29454 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29455 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 29456 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 29457 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 29458 rx_24_fifo.wr_addr[5]
.sym 29459 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 29460 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 29461 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 29462 rx_24_fifo.wr_addr[6]
.sym 29463 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 29464 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29465 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 29466 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 29467 rx_24_fifo.wr_addr[6]
.sym 29468 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 29469 rx_24_fifo.wr_addr[4]
.sym 29470 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 29471 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 29472 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 29473 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 29474 lvds_rx_24_inst.r_data[16]
.sym 29478 lvds_rx_24_inst.r_data[18]
.sym 29482 lvds_rx_24_inst.r_data[3]
.sym 29486 lvds_rx_24_inst.r_data[10]
.sym 29490 lvds_rx_24_inst.r_data[17]
.sym 29494 lvds_rx_24_inst.r_data[14]
.sym 29498 lvds_rx_24_inst.r_data[5]
.sym 29502 lvds_rx_24_inst.r_data[12]
.sym 29506 lvds_rx_24_inst.r_data[5]
.sym 29514 lvds_rx_24_inst.r_data[14]
.sym 29530 lvds_rx_24_inst.r_data[7]
.sym 29534 lvds_rx_24_inst.r_data[19]
.sym 29546 lvds_rx_24_inst.r_data[10]
.sym 29550 lvds_rx_24_inst.r_data[3]
.sym 29554 lvds_rx_24_inst.r_data[12]
.sym 29558 lvds_rx_24_inst.r_data[4]
.sym 29562 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 29563 rx_24_fifo.rd_addr[6]
.sym 29564 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29565 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 29570 rx_24_fifo.full_o_SB_LUT4_I3_I0[6]
.sym 29574 rx_24_fifo.full_o_SB_LUT4_I3_I0[4]
.sym 29578 rx_24_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 29582 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 29586 rx_24_fifo.full_o_SB_LUT4_I3_I0[9]
.sym 29593 rx_24_fifo.full_o_SB_LUT4_I3_I0_SB_LUT4_O_I3[1]
.sym 29594 rx_24_fifo.rd_addr[7]
.sym 29595 rx_24_fifo.full_o_SB_LUT4_I3_I0[7]
.sym 29596 rx_24_fifo.rd_addr[8]
.sym 29597 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 29598 rx_24_fifo.full_o_SB_LUT4_I3_I0[8]
.sym 29603 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29608 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29609 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29612 rx_24_fifo.wr_addr[3]
.sym 29613 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 29616 rx_24_fifo.wr_addr[4]
.sym 29617 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 29620 rx_24_fifo.wr_addr[5]
.sym 29621 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[4]
.sym 29624 rx_24_fifo.wr_addr[6]
.sym 29625 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[5]
.sym 29628 rx_24_fifo.wr_addr[7]
.sym 29629 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[6]
.sym 29632 rx_24_fifo.wr_addr[8]
.sym 29633 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[7]
.sym 29636 rx_24_fifo.wr_addr[9]
.sym 29637 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[8]
.sym 29641 $nextpnr_ICESTORM_LC_8$I3
.sym 29642 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 29643 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29644 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[9]
.sym 29645 w_rx_24_fifo_push
.sym 29646 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 29647 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29648 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 29649 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 29650 lvds_rx_24_inst.r_push
.sym 29662 rx_24_fifo.rd_addr[8]
.sym 29663 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 29664 rx_24_fifo.rd_addr[9]
.sym 29665 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 29679 w_rx_24_fifo_full
.sym 29680 lvds_rx_24_inst.o_debug_state[0]
.sym 29681 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29732 i_smi_a3$SB_IO_IN
.sym 29733 w_smi_data_output[6]
.sym 29734 lvds_rx_09_inst.r_data[16]
.sym 29742 lvds_rx_09_inst.r_data[18]
.sym 29750 lvds_rx_09_inst.r_data[21]
.sym 29758 lvds_rx_09_inst.r_data[19]
.sym 29762 lvds_rx_09_inst.r_data[23]
.sym 29766 lvds_rx_09_inst.r_data[10]
.sym 29770 lvds_rx_09_inst.r_data[26]
.sym 29774 lvds_rx_09_inst.r_data[8]
.sym 29778 lvds_rx_09_inst.r_data[25]
.sym 29782 lvds_rx_09_inst.r_data[12]
.sym 29786 lvds_rx_09_inst.r_data[24]
.sym 29790 lvds_rx_09_inst.r_data[14]
.sym 29794 lvds_rx_09_inst.r_data[23]
.sym 29802 lvds_rx_09_inst.r_data[14]
.sym 29806 lvds_rx_09_inst.r_data[28]
.sym 29814 lvds_rx_09_inst.r_data[10]
.sym 29818 lvds_rx_09_inst.r_data[26]
.sym 29822 lvds_rx_09_inst.r_data[16]
.sym 29830 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29831 w_rx_09_fifo_empty
.sym 29832 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29833 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29834 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29842 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29843 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29844 w_rx_09_fifo_empty
.sym 29845 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29862 lvds_rx_24_inst.r_data[23]
.sym 29878 lvds_rx_24_inst.r_data[24]
.sym 29882 lvds_rx_24_inst.r_data[22]
.sym 29886 lvds_rx_24_inst.r_data[25]
.sym 29894 w_rx_24_fifo_empty
.sym 29906 w_rx_09_fifo_empty
.sym 29923 rx_24_fifo.rd_addr[0]
.sym 29928 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 29932 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29933 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29935 $PACKER_VCC_NET
.sym 29937 $nextpnr_ICESTORM_LC_13$I3
.sym 29940 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29944 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29945 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[4]
.sym 29948 rx_24_fifo.rd_addr[5]
.sym 29949 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[5]
.sym 29952 rx_24_fifo.rd_addr[6]
.sym 29953 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[6]
.sym 29956 rx_24_fifo.rd_addr[7]
.sym 29957 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[7]
.sym 29960 rx_24_fifo.rd_addr[8]
.sym 29961 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[8]
.sym 29964 rx_24_fifo.rd_addr[9]
.sym 29965 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I2[9]
.sym 29969 $nextpnr_ICESTORM_LC_14$I3
.sym 29970 lvds_rx_24_inst.r_data[18]
.sym 29974 lvds_rx_24_inst.r_data[21]
.sym 29980 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 29981 rx_24_fifo.rd_addr[0]
.sym 29982 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 29983 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29984 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 29985 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 29996 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29997 lvds_rx_24_inst.o_debug_state[0]
.sym 29998 rx_24_fifo.wr_addr[7]
.sym 29999 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 30000 rx_24_fifo.wr_addr[8]
.sym 30001 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_I0[8]
.sym 30014 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30046 w_tx_data_sys[0]
.sym 30047 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 30048 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 30049 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 30052 spi_if_ins.w_rx_data[6]
.sym 30053 spi_if_ins.w_rx_data[5]
.sym 30056 spi_if_ins.w_rx_data[5]
.sym 30057 spi_if_ins.w_rx_data[6]
.sym 30058 w_cs[0]
.sym 30059 w_cs[2]
.sym 30060 w_cs[1]
.sym 30061 w_cs[3]
.sym 30066 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 30067 w_tx_data_smi[0]
.sym 30068 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30069 w_tx_data_io[0]
.sym 30072 spi_if_ins.w_rx_data[5]
.sym 30073 spi_if_ins.w_rx_data[6]
.sym 30088 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 30089 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 30095 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30096 w_tx_data_io[5]
.sym 30097 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 30102 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 30103 w_tx_data_smi[2]
.sym 30104 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30105 w_tx_data_io[2]
.sym 30107 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 30108 w_tx_data_io[7]
.sym 30109 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 30114 r_tx_data[5]
.sym 30118 r_tx_data[7]
.sym 30142 r_tx_data[2]
.sym 30146 w_rx_data[2]
.sym 30154 w_rx_data[1]
.sym 30182 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30183 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30184 io_ctrl_ins.rf_pin_state[2]
.sym 30185 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30202 io_ctrl_ins.rf_pin_state[0]
.sym 30203 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30204 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30205 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30207 io_ctrl_ins.rf_pin_state[1]
.sym 30208 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30209 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30242 lvds_rx_09_inst.r_data[19]
.sym 30258 lvds_rx_09_inst.r_data[20]
.sym 30262 lvds_rx_09_inst.r_data[17]
.sym 30268 i_smi_a3$SB_IO_IN
.sym 30269 w_smi_data_output[3]
.sym 30270 lvds_rx_09_inst.r_data[18]
.sym 30274 lvds_rx_09_inst.r_data[15]
.sym 30282 lvds_rx_09_inst.r_data[11]
.sym 30286 lvds_rx_09_inst.r_data[9]
.sym 30290 lvds_rx_09_inst.r_data[17]
.sym 30294 lvds_rx_09_inst.r_data[13]
.sym 30298 lvds_rx_09_inst.r_data[27]
.sym 30319 spi_if_ins.r_tx_byte[7]
.sym 30320 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 30321 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30338 lvds_rx_24_inst.r_data[26]
.sym 30350 lvds_rx_24_inst.r_data[29]
.sym 30354 lvds_rx_24_inst.r_data[28]
.sym 30362 lvds_rx_24_inst.r_data[27]
.sym 30370 lvds_rx_24_inst.r_data[26]
.sym 30378 lvds_rx_24_inst.r_data[27]
.sym 30385 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 30410 spi_if_ins.spi.r2_rx_done
.sym 30435 rx_24_fifo.rd_addr[0]
.sym 30440 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 30444 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30445 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30448 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 30449 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30452 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30453 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30456 rx_24_fifo.rd_addr[5]
.sym 30457 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30460 rx_24_fifo.rd_addr[6]
.sym 30461 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30464 rx_24_fifo.rd_addr[7]
.sym 30465 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30468 rx_24_fifo.rd_addr[8]
.sym 30469 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30472 rx_24_fifo.rd_addr[9]
.sym 30473 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 30477 rx_24_fifo.rd_addr[0]
.sym 30481 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 30484 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 30485 rx_24_fifo.rd_addr[0]
.sym 30487 i_smi_a2$SB_IO_IN
.sym 30488 i_smi_a1$SB_IO_IN
.sym 30489 i_smi_a3$SB_IO_IN
.sym 30492 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 30493 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30497 i_smi_a1$SB_IO_IN
.sym 30502 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30503 spi_if_ins.state_if[2]
.sym 30504 spi_if_ins.state_if[0]
.sym 30505 spi_if_ins.state_if[1]
.sym 30510 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30515 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30516 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 30517 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30529 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30531 w_fetch
.sym 30532 w_cs[1]
.sym 30533 w_load
.sym 30541 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 30556 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30557 spi_if_ins.state_if[2]
.sym 30560 spi_if_ins.state_if[0]
.sym 30561 spi_if_ins.state_if[1]
.sym 30562 r_tx_data[3]
.sym 30567 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30568 spi_if_ins.state_if[2]
.sym 30569 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30570 w_cs[0]
.sym 30571 w_cs[2]
.sym 30572 w_cs[1]
.sym 30573 w_cs[3]
.sym 30576 spi_if_ins.w_rx_data[5]
.sym 30577 spi_if_ins.w_rx_data[6]
.sym 30578 r_tx_data[0]
.sym 30582 r_tx_data[4]
.sym 30586 w_cs[2]
.sym 30587 w_cs[1]
.sym 30588 w_cs[3]
.sym 30589 w_cs[0]
.sym 30590 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30591 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30592 w_cs[2]
.sym 30593 w_fetch
.sym 30596 w_ioc[1]
.sym 30597 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30598 spi_if_ins.w_rx_data[1]
.sym 30602 w_cs[0]
.sym 30603 w_cs[1]
.sym 30604 w_cs[3]
.sym 30605 w_cs[2]
.sym 30606 spi_if_ins.w_rx_data[3]
.sym 30611 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30612 w_cs[1]
.sym 30613 w_fetch
.sym 30614 w_cs[0]
.sym 30615 w_cs[2]
.sym 30616 w_cs[3]
.sym 30617 w_cs[1]
.sym 30618 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30622 spi_if_ins.w_rx_data[0]
.sym 30630 w_ioc[1]
.sym 30631 w_ioc[4]
.sym 30632 w_ioc[3]
.sym 30633 w_ioc[2]
.sym 30634 spi_if_ins.w_rx_data[2]
.sym 30638 spi_if_ins.w_rx_data[4]
.sym 30643 w_ioc[0]
.sym 30644 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30645 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30651 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30652 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30653 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 30655 w_ioc[2]
.sym 30656 w_ioc[4]
.sym 30657 w_ioc[3]
.sym 30662 io_ctrl_ins.o_pmod[1]
.sym 30663 o_shdn_rx_lna$SB_IO_OUT
.sym 30664 w_ioc[0]
.sym 30665 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30670 io_ctrl_ins.o_pmod[2]
.sym 30671 o_shdn_tx_lna$SB_IO_OUT
.sym 30672 w_ioc[0]
.sym 30673 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30679 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30680 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30681 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 30686 w_rx_data[0]
.sym 30698 w_rx_data[1]
.sym 30706 w_rx_data[2]
.sym 30731 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30732 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 30733 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 30762 lvds_rx_09_inst.r_data[21]
.sym 30776 i_smi_a3$SB_IO_IN
.sym 30777 w_smi_data_output[7]
.sym 30786 lvds_rx_09_inst.r_data[12]
.sym 30790 lvds_rx_09_inst.r_data[15]
.sym 30794 lvds_rx_09_inst.r_data[13]
.sym 30798 lvds_rx_09_inst.r_data[27]
.sym 30806 lvds_rx_09_inst.r_data[29]
.sym 30814 lvds_rx_09_inst.r_data[11]
.sym 30819 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30823 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30824 $PACKER_VCC_NET
.sym 30827 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30828 $PACKER_VCC_NET
.sym 30829 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30833 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30835 spi_if_ins.spi.SCKr[2]
.sym 30836 spi_if_ins.spi.SCKr[1]
.sym 30837 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30841 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30842 spi_if_ins.spi.SCKr[2]
.sym 30843 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30844 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30845 spi_if_ins.spi.SCKr[1]
.sym 30847 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30848 $PACKER_VCC_NET
.sym 30849 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30854 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 30858 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 30868 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30869 sys_ctrl_ins.reset_cmd
.sym 30886 spi_if_ins.spi.r_tx_byte[3]
.sym 30887 spi_if_ins.spi.r_tx_byte[7]
.sym 30888 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30889 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30890 spi_if_ins.r_tx_byte[2]
.sym 30894 spi_if_ins.spi.r_tx_byte[2]
.sym 30895 spi_if_ins.spi.r_tx_byte[6]
.sym 30896 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30897 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30899 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30900 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30901 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30902 spi_if_ins.r_tx_byte[7]
.sym 30906 spi_if_ins.r_tx_byte[3]
.sym 30910 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30911 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30912 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30913 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30914 spi_if_ins.r_tx_byte[1]
.sym 30918 spi_if_ins.spi.r_tx_byte[1]
.sym 30919 spi_if_ins.spi.r_tx_byte[5]
.sym 30920 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30921 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30922 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30923 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30924 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30925 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30928 spi_if_ins.spi.r3_rx_done
.sym 30929 spi_if_ins.spi.r2_rx_done
.sym 30930 spi_if_ins.r_tx_byte[4]
.sym 30934 spi_if_ins.r_tx_byte[0]
.sym 30938 spi_if_ins.r_tx_byte[5]
.sym 30942 spi_if_ins.r_tx_byte[6]
.sym 30946 w_rx_09_fifo_full
.sym 30953 sys_ctrl_ins.reset_cmd
.sym 30958 w_rx_24_fifo_full
.sym 30968 i_ss$SB_IO_IN
.sym 30969 spi_if_ins.r_tx_data_valid
.sym 30978 i_smi_a2_SB_LUT4_I1_O[1]
.sym 30979 i_smi_a1$SB_IO_IN
.sym 30980 i_smi_a2$SB_IO_IN
.sym 30981 i_smi_a3$SB_IO_IN
.sym 30998 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31018 spi_if_ins.state_if[0]
.sym 31019 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31020 spi_if_ins.state_if[2]
.sym 31021 spi_if_ins.state_if[1]
.sym 31026 spi_if_ins.state_if[2]
.sym 31027 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31028 spi_if_ins.state_if[0]
.sym 31029 spi_if_ins.state_if[1]
.sym 31034 i_smi_a1$SB_IO_IN
.sym 31035 i_smi_a3$SB_IO_IN
.sym 31036 i_smi_a2$SB_IO_IN
.sym 31037 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31038 io_ctrl_ins.pmod_dir_state[3]
.sym 31039 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31040 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31041 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31046 spi_if_ins.spi.r_rx_byte[2]
.sym 31050 spi_if_ins.spi.r_rx_byte[0]
.sym 31055 spi_if_ins.state_if[2]
.sym 31056 spi_if_ins.state_if[0]
.sym 31057 spi_if_ins.state_if[1]
.sym 31066 spi_if_ins.state_if[2]
.sym 31067 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31068 spi_if_ins.state_if[0]
.sym 31069 spi_if_ins.state_if[1]
.sym 31078 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 31079 w_tx_data_smi[3]
.sym 31080 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31081 w_tx_data_io[3]
.sym 31085 spi_if_ins.w_rx_data[3]
.sym 31089 spi_if_ins.w_rx_data[6]
.sym 31092 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31093 w_tx_data_io[4]
.sym 31096 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31097 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31105 spi_if_ins.w_rx_data[5]
.sym 31108 w_ioc[0]
.sym 31109 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31111 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 31112 w_cs[0]
.sym 31113 w_fetch
.sym 31118 spi_if_ins.w_rx_data[1]
.sym 31122 spi_if_ins.w_rx_data[2]
.sym 31127 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 31128 w_ioc[0]
.sym 31129 w_ioc[1]
.sym 31130 spi_if_ins.w_rx_data[0]
.sym 31135 w_ioc[0]
.sym 31136 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 31137 w_ioc[1]
.sym 31138 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 31139 w_tx_data_smi[1]
.sym 31140 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31141 w_tx_data_io[1]
.sym 31142 w_ioc[0]
.sym 31143 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 31144 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 31145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 31147 w_ioc[1]
.sym 31148 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 31149 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31151 w_ioc[1]
.sym 31152 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 31153 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 31156 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31157 w_tx_data_io[6]
.sym 31158 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31159 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31160 i_button_SB_LUT4_I2_I1[0]
.sym 31161 i_config[0]$SB_IO_IN
.sym 31163 w_ioc[1]
.sym 31164 w_ioc[0]
.sym 31165 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 31167 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31168 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 31169 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[3]
.sym 31170 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 31171 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 31172 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 31173 w_lvds_rx_09_d1_SB_LUT4_I1_O[3]
.sym 31174 r_tx_data[1]
.sym 31182 r_tx_data[6]
.sym 31218 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 31219 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 31220 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 31221 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 31223 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31224 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 31225 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 31270 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 31271 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 31272 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 31273 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31280 i_smi_a3$SB_IO_IN
.sym 31281 w_smi_data_output[4]
.sym 31286 w_rx_09_fifo_pulled_data[12]
.sym 31287 w_rx_09_fifo_pulled_data[28]
.sym 31288 smi_ctrl_ins.int_cnt_09[4]
.sym 31289 smi_ctrl_ins.int_cnt_09[3]
.sym 31290 w_rx_09_fifo_pulled_data[14]
.sym 31291 w_rx_09_fifo_pulled_data[30]
.sym 31292 smi_ctrl_ins.int_cnt_09[4]
.sym 31293 smi_ctrl_ins.int_cnt_09[3]
.sym 31294 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 31295 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 31296 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 31297 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31298 spi_if_ins.spi.SCKr[1]
.sym 31306 i_sck$SB_IO_IN
.sym 31314 spi_if_ins.spi.SCKr[0]
.sym 31318 w_rx_09_fifo_pulled_data[4]
.sym 31319 w_rx_09_fifo_pulled_data[20]
.sym 31320 smi_ctrl_ins.int_cnt_09[3]
.sym 31321 smi_ctrl_ins.int_cnt_09[4]
.sym 31336 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31337 i_smi_soe_se$SB_IO_IN
.sym 31341 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31343 smi_ctrl_ins.int_cnt_24[3]
.sym 31344 smi_ctrl_ins.int_cnt_24[4]
.sym 31345 w_rx_24_fifo_empty
.sym 31349 w_rx_09_fifo_data[15]
.sym 31351 smi_ctrl_ins.int_cnt_09[4]
.sym 31352 smi_ctrl_ins.int_cnt_09[3]
.sym 31353 w_rx_09_fifo_empty
.sym 31356 w_rx_24_fifo_empty
.sym 31357 w_rx_09_fifo_empty
.sym 31358 w_rx_09_fifo_pulled_data[6]
.sym 31359 w_rx_09_fifo_pulled_data[22]
.sym 31360 smi_ctrl_ins.int_cnt_09[3]
.sym 31361 smi_ctrl_ins.int_cnt_09[4]
.sym 31363 sys_ctrl_ins.reset_count[0]
.sym 31368 sys_ctrl_ins.reset_count[1]
.sym 31370 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31372 sys_ctrl_ins.reset_count[2]
.sym 31373 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31374 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31376 sys_ctrl_ins.reset_count[3]
.sym 31377 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31381 sys_ctrl_ins.reset_count[0]
.sym 31386 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31388 sys_ctrl_ins.reset_count[1]
.sym 31389 sys_ctrl_ins.reset_count[0]
.sym 31390 sys_ctrl_ins.reset_count[3]
.sym 31391 sys_ctrl_ins.reset_count[2]
.sym 31392 sys_ctrl_ins.reset_count[1]
.sym 31393 sys_ctrl_ins.reset_count[0]
.sym 31395 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31400 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31404 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31405 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31412 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31413 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31414 i_ss$SB_IO_IN
.sym 31415 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31416 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31417 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31421 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31423 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31424 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31425 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31446 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31454 i_mosi$SB_IO_IN
.sym 31466 $PACKER_GND_NET
.sym 31490 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31494 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31498 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31508 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31509 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 31510 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31514 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31520 i_ss$SB_IO_IN
.sym 31521 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31522 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31526 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31530 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31534 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31538 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31542 i_mosi$SB_IO_IN
.sym 31546 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31550 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31554 spi_if_ins.spi.r_rx_byte[4]
.sym 31558 spi_if_ins.spi.r_rx_byte[6]
.sym 31562 spi_if_ins.spi.r_rx_byte[3]
.sym 31569 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 31570 spi_if_ins.spi.r_rx_byte[5]
.sym 31574 spi_if_ins.spi.r_rx_byte[1]
.sym 31582 spi_if_ins.spi.r_rx_byte[7]
.sym 31586 spi_if_ins.w_rx_data[6]
.sym 31594 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31606 w_fetch
.sym 31607 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31608 w_load
.sym 31609 w_cs[0]
.sym 31618 spi_if_ins.w_rx_data[4]
.sym 31628 i_button_SB_LUT4_I2_I1[0]
.sym 31629 i_button_SB_LUT4_I2_I1[1]
.sym 31630 spi_if_ins.w_rx_data[5]
.sym 31640 i_button_SB_LUT4_I2_I1[0]
.sym 31641 i_config[3]$SB_IO_IN
.sym 31646 spi_if_ins.w_rx_data[3]
.sym 31650 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31651 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31652 i_button_SB_LUT4_I2_I1[0]
.sym 31653 i_config[1]$SB_IO_IN
.sym 31654 io_ctrl_ins.pmod_dir_state[5]
.sym 31655 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31656 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 31657 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 31659 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31660 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31661 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31662 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31663 io_ctrl_ins.debug_mode[1]
.sym 31664 i_button_SB_LUT4_I2_I1[0]
.sym 31665 o_led1$SB_IO_OUT
.sym 31666 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31667 io_ctrl_ins.debug_mode[0]
.sym 31668 i_button_SB_LUT4_I2_I1[0]
.sym 31669 o_led0$SB_IO_OUT
.sym 31671 i_button_SB_LUT4_I2_I1[0]
.sym 31672 i_button$SB_IO_IN
.sym 31673 i_button_SB_LUT4_I2_I3[2]
.sym 31674 io_ctrl_ins.pmod_dir_state[6]
.sym 31675 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31676 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 31677 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 31678 io_ctrl_ins.debug_mode[0]
.sym 31679 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31680 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31681 io_ctrl_ins.debug_mode[1]
.sym 31686 w_rx_data[1]
.sym 31694 w_rx_data[3]
.sym 31698 w_rx_data[2]
.sym 31704 io_ctrl_ins.debug_mode[0]
.sym 31705 io_ctrl_ins.debug_mode[1]
.sym 31706 w_rx_data[4]
.sym 31710 w_rx_data[0]
.sym 31715 lvds_rx_09_inst.r_phase_count[0]
.sym 31719 lvds_rx_09_inst.r_phase_count[1]
.sym 31720 $PACKER_VCC_NET
.sym 31721 lvds_rx_09_inst.r_phase_count[0]
.sym 31722 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 31724 $PACKER_VCC_NET
.sym 31725 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 31726 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 31727 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 31728 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 31729 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 31730 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 31731 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 31732 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 31733 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 31737 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 31738 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 31739 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 31740 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 31741 w_lvds_rx_09_d1_SB_LUT4_I1_O[0]
.sym 31745 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 31790 w_rx_09_fifo_pulled_data[13]
.sym 31791 w_rx_09_fifo_pulled_data[29]
.sym 31792 smi_ctrl_ins.int_cnt_09[4]
.sym 31793 smi_ctrl_ins.int_cnt_09[3]
.sym 31798 w_rx_09_fifo_pulled_data[15]
.sym 31799 w_rx_09_fifo_pulled_data[31]
.sym 31800 smi_ctrl_ins.int_cnt_09[4]
.sym 31801 smi_ctrl_ins.int_cnt_09[3]
.sym 31805 io_smi_data[5]$SB_IO_OUT
.sym 31814 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 31815 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 31816 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 31817 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31818 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 31819 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 31820 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 31821 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31828 i_smi_a3$SB_IO_IN
.sym 31829 w_smi_data_output[5]
.sym 31837 i_ss$SB_IO_IN
.sym 31850 w_rx_09_fifo_pulled_data[5]
.sym 31851 w_rx_09_fifo_pulled_data[21]
.sym 31852 smi_ctrl_ins.int_cnt_09[3]
.sym 31853 smi_ctrl_ins.int_cnt_09[4]
.sym 31862 w_rx_09_fifo_pulled_data[7]
.sym 31863 w_rx_09_fifo_pulled_data[23]
.sym 31864 smi_ctrl_ins.int_cnt_09[3]
.sym 31865 smi_ctrl_ins.int_cnt_09[4]
.sym 31910 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31962 spi_if_ins.spi.r_rx_done
.sym 31972 smi_ctrl_ins.int_cnt_09[4]
.sym 31973 smi_ctrl_ins.int_cnt_09[3]
.sym 31981 smi_ctrl_ins.int_cnt_09[3]
.sym 32000 i_smi_a2_SB_LUT4_I1_O[0]
.sym 32001 i_smi_a2_SB_LUT4_I1_O[1]
.sym 32010 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 32035 spi_if_ins.state_if[2]
.sym 32036 spi_if_ins.state_if[0]
.sym 32037 spi_if_ins.state_if[1]
.sym 32038 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 32039 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 32040 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 32041 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 32052 smi_ctrl_ins.int_cnt_24[3]
.sym 32053 smi_ctrl_ins.int_cnt_24[4]
.sym 32055 spi_if_ins.state_if[2]
.sym 32056 spi_if_ins.state_if[1]
.sym 32057 spi_if_ins.state_if[0]
.sym 32061 smi_ctrl_ins.int_cnt_24[3]
.sym 32066 w_rx_24_fifo_pulled_data[12]
.sym 32067 w_rx_24_fifo_pulled_data[28]
.sym 32068 smi_ctrl_ins.int_cnt_24[3]
.sym 32069 smi_ctrl_ins.int_cnt_24[4]
.sym 32074 w_rx_24_fifo_pulled_data[15]
.sym 32075 w_rx_24_fifo_pulled_data[31]
.sym 32076 smi_ctrl_ins.int_cnt_24[3]
.sym 32077 smi_ctrl_ins.int_cnt_24[4]
.sym 32078 w_rx_24_fifo_pulled_data[7]
.sym 32079 w_rx_24_fifo_pulled_data[23]
.sym 32080 smi_ctrl_ins.int_cnt_24[3]
.sym 32081 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 32082 w_rx_24_fifo_pulled_data[14]
.sym 32083 w_rx_24_fifo_pulled_data[30]
.sym 32084 smi_ctrl_ins.int_cnt_24[3]
.sym 32085 smi_ctrl_ins.int_cnt_24[4]
.sym 32086 w_rx_24_fifo_pulled_data[13]
.sym 32087 w_rx_24_fifo_pulled_data[29]
.sym 32088 smi_ctrl_ins.int_cnt_24[3]
.sym 32089 smi_ctrl_ins.int_cnt_24[4]
.sym 32090 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 32094 w_rx_24_fifo_pulled_data[4]
.sym 32095 w_rx_24_fifo_pulled_data[20]
.sym 32096 smi_ctrl_ins.int_cnt_24[3]
.sym 32097 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 32103 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 32104 i_button_SB_LUT4_I2_I1[0]
.sym 32105 i_smi_a2_SB_LUT4_I1_O[1]
.sym 32106 w_rx_24_fifo_pulled_data[5]
.sym 32107 w_rx_24_fifo_pulled_data[21]
.sym 32108 smi_ctrl_ins.int_cnt_24[3]
.sym 32109 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 32110 w_rx_24_fifo_pulled_data[6]
.sym 32111 w_rx_24_fifo_pulled_data[22]
.sym 32112 smi_ctrl_ins.int_cnt_24[3]
.sym 32113 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 32118 w_rx_data[1]
.sym 32126 w_rx_data[0]
.sym 32130 w_rx_data[4]
.sym 32134 w_rx_data[3]
.sym 32138 w_rx_data[5]
.sym 32142 w_rx_data[6]
.sym 32146 w_rx_data[1]
.sym 32150 w_rx_data[0]
.sym 32158 w_rx_data[2]
.sym 32166 io_ctrl_ins.o_pmod[4]
.sym 32167 o_tr_vc1_b$SB_IO_OUT
.sym 32168 w_ioc[0]
.sym 32169 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32170 io_ctrl_ins.pmod_dir_state[4]
.sym 32171 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32172 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 32173 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 32176 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32177 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 32178 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 32179 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32180 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 32181 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 32184 i_smi_a2_SB_LUT4_I1_O[1]
.sym 32185 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 32188 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 32189 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 32190 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 32191 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32192 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 32193 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 32195 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 32196 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32197 w_ioc[0]
.sym 32206 io_ctrl_ins.o_pmod[0]
.sym 32207 io_ctrl_ins.mixer_en_state
.sym 32208 w_ioc[0]
.sym 32209 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32214 w_rx_data[0]
.sym 32218 w_rx_data[4]
.sym 32246 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32247 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32248 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32249 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32254 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32255 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32256 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32257 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32461 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 32521 r_counter
.sym 32562 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 32601 w_cs[0]
.sym 32606 $PACKER_VCC_NET
.sym 32610 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32650 io_ctrl_ins.o_pmod[3]
.sym 32651 o_tr_vc2$SB_IO_OUT
.sym 32652 w_ioc[0]
.sym 32653 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32666 w_rx_data[7]
.sym 32671 io_ctrl_ins.pmod_dir_state[7]
.sym 32672 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32673 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 32674 io_ctrl_ins.o_pmod[6]
.sym 32675 o_rx_h_tx_l_b$SB_IO_OUT
.sym 32676 w_ioc[0]
.sym 32677 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32678 w_rx_data[5]
.sym 32682 w_rx_data[6]
.sym 32686 io_ctrl_ins.o_pmod[5]
.sym 32687 o_tr_vc1$SB_IO_OUT
.sym 32688 w_ioc[0]
.sym 32689 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32690 w_rx_data[7]
.sym 32694 io_ctrl_ins.o_pmod[7]
.sym 32695 o_rx_h_tx_l$SB_IO_OUT
.sym 32696 w_ioc[0]
.sym 32697 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32702 w_rx_data[3]
.sym 32706 w_rx_data[6]
.sym 32710 w_rx_data[5]
.sym 32721 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32722 w_rx_data[3]
.sym 32726 w_rx_data[4]
.sym 32730 w_rx_data[7]
.sym 32738 io_ctrl_ins.rf_pin_state[3]
.sym 32739 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32740 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32741 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32743 io_ctrl_ins.rf_pin_state[5]
.sym 32744 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32745 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32747 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32748 io_ctrl_ins.rf_pin_state[6]
.sym 32749 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32751 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32752 io_ctrl_ins.rf_pin_state[4]
.sym 32753 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32767 io_ctrl_ins.rf_pin_state[7]
.sym 32768 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32769 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
