$date
	Sun Oct 23 06:20:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#277179
b10010 !
1"
#277182
b10010 &
b10010 %
1$
#277183
0"
#277186
b1001 &
b1001 %
#277190
b11100 &
b11100 %
#277194
b1110 &
b1110 %
#277198
b111 &
b111 %
#277202
b10110 &
b10110 %
#277206
b1011 &
b1011 %
#277210
b100010 &
b100010 %
#277214
b10001 &
b10001 %
#277218
b110100 &
b110100 %
#277222
b11010 &
b11010 %
#277226
b1101 &
b1101 %
#277230
b101000 &
b101000 %
#277234
b10100 &
b10100 %
#277238
b1010 &
b1010 %
#277242
b101 &
b101 %
#277246
b10000 &
b10000 %
#277250
b1000 &
b1000 %
#277254
b100 &
b100 %
#277258
b10 &
b10 %
#277262
b1 &
1#
b1 %
#277266
b0 &
b0 %
0#
0$
#1275827
b1101 !
1"
#1275830
b1101 &
b1101 %
1$
#1275831
0"
#1275834
b101000 &
b101000 %
#1275838
b10100 &
b10100 %
#1275842
b1010 &
b1010 %
#1275846
b101 &
b101 %
#1275850
b10000 &
b10000 %
#1275854
b1000 &
b1000 %
#1275858
b100 &
b100 %
#1275862
b10 &
b10 %
#1275866
b1 &
b1 %
1#
#1275870
b0 &
0#
b0 %
0$
#2304266
b10000 &
b10000 %
1$
b10000 !
1"
#2304267
0"
#2304270
b1000 &
b1000 %
#2304274
b100 &
b100 %
#2304278
b10 &
b10 %
#2304282
b1 &
b1 %
1#
#2304286
b0 &
0#
b0 %
0$
#4500012
