# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../test3.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../test3.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" --include "../../../../../test3.ip_user_files/ipstatic" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"top_func_impl.v" \
"../../../../../test3.srcs/sources_1/new/beep.v" \
"../../../../../test3.srcs/sources_1/new/buffer_delay.v" \
"../../../../../test3.srcs/sources_1/new/debouncer.v" \
"../../../../../test3.srcs/sources_1/new/debouncer_array.v" \
"../../../../../test3.srcs/sources_1/new/delay.v" \
"../../../../../test3.srcs/sources_1/new/distortion.v" \
"../../../../../test3.srcs/sources_1/new/i2s_control.v" \
"../../../../../test3.srcs/sources_1/new/mode_select.v" \
"../../../../../test3.srcs/sources_1/new/pipeline.v" \
"../../../../../test3.srcs/sources_1/new/volume_color.v" \
"../../../../../test3.srcs/sources_1/new/top.v" \

# Do not sort compile order
nosort
