Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Nov 02 16:02:02 2023
| Host         : pax-5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_top_timing_summary_routed.rpt -rpx lab4_top_timing_summary_routed.rpx
| Design       : lab4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 497 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.641        0.000                      0                  885        0.046        0.000                      0                  885        3.000        0.000                       0                   501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         28.641        0.000                      0                  885        0.143        0.000                      0                  885       19.500        0.000                       0                   497  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       28.644        0.000                      0                  885        0.143        0.000                      0                  885       19.500        0.000                       0                   497  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         28.641        0.000                      0                  885        0.046        0.000                      0                  885  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       28.641        0.000                      0                  885        0.046        0.000                      0                  885  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.641ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.300ns  (logic 2.467ns (21.832%)  route 8.833ns (78.168%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.170 r  inst_cordic/Y_next0_carry__2/O[1]
                         net (fo=1, routed)           1.042    10.212    inst_cordic/Y_next0_carry__2_n_6
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.331    10.543 r  inst_cordic/Y_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.543    inst_cordic/Y_next[13]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[13]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                 28.641    

Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.182ns  (logic 2.563ns (22.922%)  route 8.619ns (77.078%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.641 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.272 r  inst_cordic/Y_next0_carry__3/O[3]
                         net (fo=1, routed)           0.819    10.091    inst_cordic/Y_next0_carry__3_n_4
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.334    10.425 r  inst_cordic/Y_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    10.425    inst_cordic/Y_next[19]
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.662    38.641    inst_cordic/clk_out1
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[19]/C
                         clock pessimism              0.568    39.209    
                         clock uncertainty           -0.098    39.112    
    SLICE_X69Y26         FDRE (Setup_fdre_C_D)        0.075    39.187    inst_cordic/Y_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.765ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 2.579ns (23.069%)  route 8.600ns (76.931%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.293 r  inst_cordic/Y_next0_carry__3/O[1]
                         net (fo=1, routed)           0.801    10.094    inst_cordic/Y_next0_carry__3_n_6
    SLICE_X68Y27         LUT3 (Prop_lut3_I2_O)        0.329    10.423 r  inst_cordic/Y_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    10.423    inst_cordic/Y_next[17]
    SLICE_X68Y27         FDRE                                         r  inst_cordic/Y_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X68Y27         FDRE                                         r  inst_cordic/Y_reg_reg[17]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.098    39.113    
    SLICE_X68Y27         FDRE (Setup_fdre_C_D)        0.075    39.188    inst_cordic/Y_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         39.188    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                 28.765    

Slack (MET) :             28.834ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.107ns  (logic 2.368ns (21.319%)  route 8.739ns (78.681%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.075 r  inst_cordic/Y_next0_carry__2/O[2]
                         net (fo=1, routed)           0.948    10.024    inst_cordic/Y_next0_carry__2_n_5
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.327    10.351 r  inst_cordic/Y_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    10.351    inst_cordic/Y_next[14]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[14]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                 28.834    

Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 2.451ns (22.170%)  route 8.605ns (77.830%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.149 r  inst_cordic/Y_next0_carry__2/O[3]
                         net (fo=1, routed)           0.814     9.963    inst_cordic/Y_next0_carry__2_n_4
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.336    10.299 r  inst_cordic/Y_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    10.299    inst_cordic/Y_next[15]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[15]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 28.886    

Slack (MET) :             28.928ns  (required time - arrival time)
  Source:                 ram_ctrl_inst/A_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst1/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.958ns  (logic 3.323ns (30.326%)  route 7.635ns (69.674%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 38.693 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.847    -0.693    ram_ctrl_inst/clk_out1
    SLICE_X73Y33         FDRE                                         r  ram_ctrl_inst/A_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.237 r  ram_ctrl_inst/A_reg_reg[3]/Q
                         net (fo=24, routed)          1.669     1.433    ram_ctrl_inst/X_reg_reg[19][3]
    SLICE_X70Y30         LUT6 (Prop_lut6_I0_O)        0.124     1.557 r  ram_ctrl_inst/mult_result__0_carry__0_i_4/O
                         net (fo=2, routed)           0.723     2.280    ram_ctrl_inst/q_reg[7]_0[0]
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124     2.404 r  ram_ctrl_inst/mult_result__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.404    ALU_inst/A_reg_reg[6][0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.936 r  ALU_inst/mult_result__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.936    ALU_inst/mult_result__0_carry__0_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.158 r  ALU_inst/mult_result__0_carry__1/O[0]
                         net (fo=3, routed)           0.790     3.948    ram_ctrl_inst/B_reg_reg[2]_0[0]
    SLICE_X72Y32         LUT4 (Prop_lut4_I3_O)        0.299     4.247 r  ram_ctrl_inst/mult_result__60_carry__0_i_11/O
                         net (fo=2, routed)           0.681     4.927    ram_ctrl_inst/mult_result__60_carry__0_i_11_n_0
    SLICE_X72Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  ram_ctrl_inst/mult_result__60_carry__0_i_3/O
                         net (fo=2, routed)           0.624     5.675    ram_ctrl_inst/q_reg[7]_3[1]
    SLICE_X73Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.799 r  ram_ctrl_inst/mult_result__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.799    ALU_inst/A_reg_reg[4][1]
    SLICE_X73Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.439 r  ALU_inst/mult_result__60_carry__0/O[3]
                         net (fo=1, routed)           0.880     7.320    ALU_inst/p_1_in[10]
    SLICE_X74Y32         LUT4 (Prop_lut4_I2_O)        0.306     7.626 r  ALU_inst/q[7]_i_16/O
                         net (fo=1, routed)           0.791     8.416    ALU_inst/q[7]_i_16_n_0
    SLICE_X73Y34         LUT4 (Prop_lut4_I1_O)        0.124     8.540 f  ALU_inst/q[7]_i_10/O
                         net (fo=3, routed)           0.634     9.174    ram_ctrl_inst/OP_reg_reg[1]_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  ram_ctrl_inst/q[7]_i_5/O
                         net (fo=6, routed)           0.843    10.141    ram_ctrl_inst/q[7]_i_5_n_0
    SLICE_X75Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  ram_ctrl_inst/q[5]_i_1__1/O
                         net (fo=1, routed)           0.000    10.265    binary2BCD_inst1/shift_reg_dff/D[5]
    SLICE_X75Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.714    38.693    binary2BCD_inst1/shift_reg_dff/clk_out1
    SLICE_X75Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.568    39.261    
                         clock uncertainty           -0.098    39.164    
    SLICE_X75Y28         FDRE (Setup_fdre_C_D)        0.029    39.193    binary2BCD_inst1/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         39.193    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                 28.928    

Slack (MET) :             28.935ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/X_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.965ns  (logic 2.630ns (23.985%)  route 8.335ns (76.015%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.476     4.785    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X75Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  inst_cordic/X_next0_carry_i_22/O
                         net (fo=2, routed)           0.875     5.784    inst_cordic/X_next0_carry_i_22_n_0
    SLICE_X74Y23         LUT3 (Prop_lut3_I0_O)        0.146     5.930 r  inst_cordic/X_next0_carry_i_11/O
                         net (fo=2, routed)           1.097     7.027    inst_cordic/X_next0_carry_i_11_n_0
    SLICE_X70Y20         LUT6 (Prop_lut6_I3_O)        0.328     7.355 r  inst_cordic/X_next0_carry_i_5/O
                         net (fo=1, routed)           0.476     7.831    inst_cordic/p_1_in_0[3]
    SLICE_X69Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.955 r  inst_cordic/X_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.955    inst_cordic/X_next0_carry_i_1_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.356 r  inst_cordic/X_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_cordic/X_next0_carry_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_cordic/X_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.470    inst_cordic/X_next0_carry__0_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  inst_cordic/X_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.584    inst_cordic/X_next0_carry__1_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.918 r  inst_cordic/X_next0_carry__2/O[1]
                         net (fo=1, routed)           0.987     9.905    inst_cordic/data1[13]
    SLICE_X68Y27         LUT3 (Prop_lut3_I2_O)        0.303    10.208 r  inst_cordic/X_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.208    inst_cordic/X_next[13]
    SLICE_X68Y27         FDRE                                         r  inst_cordic/X_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X68Y27         FDRE                                         r  inst_cordic/X_reg_reg[13]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.098    39.113    
    SLICE_X68Y27         FDRE (Setup_fdre_C_D)        0.031    39.144    inst_cordic/X_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.144    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 28.935    

Slack (MET) :             28.991ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 2.667ns (24.450%)  route 8.241ns (75.550%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  inst_cordic/Y_next0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.073    inst_cordic/Y_next0_carry__3_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.407 r  inst_cordic/Y_next0_carry__4/O[1]
                         net (fo=1, routed)           0.441     9.848    inst_cordic/Y_next0_carry__4_n_6
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.303    10.151 r  inst_cordic/Y_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    10.151    inst_cordic/Y_next[21]
    SLICE_X67Y27         FDRE                                         r  inst_cordic/Y_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X67Y27         FDRE                                         r  inst_cordic/Y_reg_reg[21]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.098    39.113    
    SLICE_X67Y27         FDRE (Setup_fdre_C_D)        0.029    39.142    inst_cordic/Y_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         39.142    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 28.991    

Slack (MET) :             28.991ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 2.351ns (21.470%)  route 8.599ns (78.530%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.058 r  inst_cordic/Y_next0_carry__2/O[0]
                         net (fo=1, routed)           0.808     9.867    inst_cordic/Y_next0_carry__2_n_7
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.327    10.194 r  inst_cordic/Y_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.194    inst_cordic/Y_next[12]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[12]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                 28.991    

Slack (MET) :             28.998ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.946ns  (logic 2.485ns (22.703%)  route 8.461ns (77.297%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.641 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.198 r  inst_cordic/Y_next0_carry__3/O[2]
                         net (fo=1, routed)           0.661     9.859    inst_cordic/Y_next0_carry__3_n_5
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.330    10.189 r  inst_cordic/Y_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    10.189    inst_cordic/Y_next[18]
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.662    38.641    inst_cordic/clk_out1
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[18]/C
                         clock pessimism              0.568    39.209    
                         clock uncertainty           -0.098    39.112    
    SLICE_X69Y26         FDRE (Setup_fdre_C_D)        0.075    39.187    inst_cordic/Y_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                 28.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 binary2BCD_inst2/shift_reg_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst2/shift_reg_dff/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.649    -0.515    binary2BCD_inst2/shift_reg_dff/clk_out1
    SLICE_X77Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  binary2BCD_inst2/shift_reg_dff/q_reg[14]/Q
                         net (fo=6, routed)           0.090    -0.283    binary2BCD_inst2/shift_reg_dff/Q[14]
    SLICE_X76Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  binary2BCD_inst2/shift_reg_dff/q[15]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.238    binary2BCD_inst2/shift_reg_dff/q[15]_i_1__3_n_0
    SLICE_X76Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.922    -0.751    binary2BCD_inst2/shift_reg_dff/clk_out1
    SLICE_X76Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[15]/C
                         clock pessimism              0.250    -0.502    
    SLICE_X76Y32         FDRE (Hold_fdre_C_D)         0.120    -0.382    binary2BCD_inst2/shift_reg_dff/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 inst_cordic/A_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst6/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.622    -0.542    inst_cordic/clk_out1
    SLICE_X60Y28         FDRE                                         r  inst_cordic/A_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_cordic/A_reg_reg[17]/Q
                         net (fo=1, routed)           0.049    -0.329    binary2BCD_inst6/cnt_reg_dff/Q[5]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  binary2BCD_inst6/cnt_reg_dff/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    binary2BCD_inst6/shift_reg_dff/D[5]
    SLICE_X61Y28         FDRE                                         r  binary2BCD_inst6/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.895    -0.778    binary2BCD_inst6/shift_reg_dff/clk_out1
    SLICE_X61Y28         FDRE                                         r  binary2BCD_inst6/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.092    -0.437    binary2BCD_inst6/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst4/shift_reg_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.168%)  route 0.110ns (36.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.643    -0.521    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X77Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/Q
                         net (fo=7, routed)           0.110    -0.269    binary2BCD_inst4/shift_reg_dff/Q[11]
    SLICE_X76Y26         LUT5 (Prop_lut5_I1_O)        0.048    -0.221 r  binary2BCD_inst4/shift_reg_dff/q[9]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.221    binary2BCD_inst4/shift_reg_dff/q[9]_i_1__10_n_0
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.915    -0.758    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[9]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X76Y26         FDRE (Hold_fdre_C_D)         0.131    -0.377    binary2BCD_inst4/shift_reg_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst4/shift_reg_dff/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.795%)  route 0.110ns (37.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.643    -0.521    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X77Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/Q
                         net (fo=7, routed)           0.110    -0.269    binary2BCD_inst4/shift_reg_dff/Q[11]
    SLICE_X76Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.224 r  binary2BCD_inst4/shift_reg_dff/q[10]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.224    binary2BCD_inst4/shift_reg_dff/q[10]_i_1__5_n_0
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.915    -0.758    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[10]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X76Y26         FDRE (Hold_fdre_C_D)         0.120    -0.388    binary2BCD_inst4/shift_reg_dff/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 debouncer1/button_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync1/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.567    -0.597    debouncer1/clk_out1
    SLICE_X70Y57         FDRE                                         r  debouncer1/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  debouncer1/button_out_reg/Q
                         net (fo=2, routed)           0.067    -0.366    sync1/button_out
    SLICE_X70Y57         FDRE                                         r  sync1/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.839    -0.834    sync1/clk_out1
    SLICE_X70Y57         FDRE                                         r  sync1/signal_meta_reg/C
                         clock pessimism              0.237    -0.597    
    SLICE_X70Y57         FDRE (Hold_fdre_C_D)         0.060    -0.537    sync1/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst7/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.832%)  route 0.120ns (39.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.621    -0.543    binary2BCD_inst7/cnt_reg_dff/clk_out1
    SLICE_X57Y27         FDRE                                         r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/Q
                         net (fo=15, routed)          0.120    -0.282    binary2BCD_inst7/cnt_reg_dff/cnt_reg[3]
    SLICE_X56Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  binary2BCD_inst7/cnt_reg_dff/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    binary2BCD_inst7/shift_reg_dff/D[5]
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.892    -0.781    binary2BCD_inst7/shift_reg_dff/clk_out1
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.252    -0.530    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.121    -0.409    binary2BCD_inst7/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_ctrl_inst/addr_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.085%)  route 0.352ns (57.915%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.596    -0.568    ram_ctrl_inst/clk_out1
    SLICE_X73Y50         FDRE                                         r  ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=36, routed)          0.352    -0.075    ram_ctrl_inst/state_reg[1]
    SLICE_X72Y49         LUT4 (Prop_lut4_I2_O)        0.045    -0.030 r  ram_ctrl_inst/addr_cnt[8]_i_9/O
                         net (fo=1, routed)           0.000    -0.030    ram_ctrl_inst/addr_cnt[8]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.040 r  ram_ctrl_inst/addr_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.040    ram_ctrl_inst/addr_cnt_reg[8]_i_1_n_7
    SLICE_X72Y49         FDRE                                         r  ram_ctrl_inst/addr_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.931    -0.742    ram_ctrl_inst/clk_out1
    SLICE_X72Y49         FDRE                                         r  ram_ctrl_inst/addr_cnt_reg[8]/C
                         clock pessimism              0.504    -0.238    
    SLICE_X72Y49         FDRE (Hold_fdre_C_D)         0.105    -0.133    ram_ctrl_inst/addr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst7/shift_reg_dff/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.621    -0.543    binary2BCD_inst7/cnt_reg_dff/clk_out1
    SLICE_X57Y27         FDRE                                         r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/Q
                         net (fo=15, routed)          0.122    -0.280    binary2BCD_inst7/cnt_reg_dff/cnt_reg[3]
    SLICE_X56Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  binary2BCD_inst7/cnt_reg_dff/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.235    binary2BCD_inst7/shift_reg_dff/D[4]
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.892    -0.781    binary2BCD_inst7/shift_reg_dff/clk_out1
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[4]/C
                         clock pessimism              0.252    -0.530    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.121    -0.409    binary2BCD_inst7/shift_reg_dff/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 binary2BCD_inst1/shift_reg_dff/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.645    -0.519    binary2BCD_inst1/shift_reg_dff/clk_out1
    SLICE_X77Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  binary2BCD_inst1/shift_reg_dff/q_reg[17]/Q
                         net (fo=1, routed)           0.101    -0.277    binary2BCD_inst1/BCD_out_reg_dff/Q[9]
    SLICE_X74Y28         FDRE                                         r  binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.918    -0.755    binary2BCD_inst1/BCD_out_reg_dff/clk_out1
    SLICE_X74Y28         FDRE                                         r  binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/C
                         clock pessimism              0.251    -0.505    
    SLICE_X74Y28         FDRE (Hold_fdre_C_D)         0.052    -0.453    binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bcd2bin_inst/shift_reg_dff/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bcd2bin_inst/shift_reg_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.327%)  route 0.128ns (40.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.598    -0.566    bcd2bin_inst/shift_reg_dff/clk_out1
    SLICE_X75Y52         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd2bin_inst/shift_reg_dff/q_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.298    bcd2bin_inst/cnt_reg_dff/Q[6]
    SLICE_X74Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  bcd2bin_inst/cnt_reg_dff/q[6]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.253    bcd2bin_inst/shift_reg_dff/D[6]
    SLICE_X74Y54         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.870    -0.803    bcd2bin_inst/shift_reg_dff/clk_out1
    SLICE_X74Y54         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[6]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X74Y54         FDRE (Hold_fdre_C_D)         0.120    -0.431    bcd2bin_inst/shift_reg_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      ram_ctrl_inst/ram_8kB_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      ram_ctrl_inst/ram_8kB_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     ram_ctrl_inst/ram_8kB_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     ram_ctrl_inst/ram_8kB_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Inst_clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y33     ram_ctrl_inst/A_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y34     ram_ctrl_inst/B_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y34     ram_ctrl_inst/B_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y34     ram_ctrl_inst/B_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y33     ram_ctrl_inst/B_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y36     ram_ctrl_inst/OP_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X72Y36     ram_ctrl_inst/OP_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y33     ram_ctrl_inst/A_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y33     ram_ctrl_inst/A_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y33     ram_ctrl_inst/A_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y33     ram_ctrl_inst/A_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Inst_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.644ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.300ns  (logic 2.467ns (21.832%)  route 8.833ns (78.168%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.170 r  inst_cordic/Y_next0_carry__2/O[1]
                         net (fo=1, routed)           1.042    10.212    inst_cordic/Y_next0_carry__2_n_6
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.331    10.543 r  inst_cordic/Y_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.543    inst_cordic/Y_next[13]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[13]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.094    39.113    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.188    inst_cordic/Y_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.188    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                 28.644    

Slack (MET) :             28.765ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.182ns  (logic 2.563ns (22.922%)  route 8.619ns (77.078%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.641 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.272 r  inst_cordic/Y_next0_carry__3/O[3]
                         net (fo=1, routed)           0.819    10.091    inst_cordic/Y_next0_carry__3_n_4
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.334    10.425 r  inst_cordic/Y_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    10.425    inst_cordic/Y_next[19]
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.662    38.641    inst_cordic/clk_out1
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[19]/C
                         clock pessimism              0.568    39.209    
                         clock uncertainty           -0.094    39.115    
    SLICE_X69Y26         FDRE (Setup_fdre_C_D)        0.075    39.190    inst_cordic/Y_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         39.190    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                 28.765    

Slack (MET) :             28.768ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 2.579ns (23.069%)  route 8.600ns (76.931%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.293 r  inst_cordic/Y_next0_carry__3/O[1]
                         net (fo=1, routed)           0.801    10.094    inst_cordic/Y_next0_carry__3_n_6
    SLICE_X68Y27         LUT3 (Prop_lut3_I2_O)        0.329    10.423 r  inst_cordic/Y_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    10.423    inst_cordic/Y_next[17]
    SLICE_X68Y27         FDRE                                         r  inst_cordic/Y_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X68Y27         FDRE                                         r  inst_cordic/Y_reg_reg[17]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.094    39.116    
    SLICE_X68Y27         FDRE (Setup_fdre_C_D)        0.075    39.191    inst_cordic/Y_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         39.191    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                 28.768    

Slack (MET) :             28.837ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.107ns  (logic 2.368ns (21.319%)  route 8.739ns (78.681%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.075 r  inst_cordic/Y_next0_carry__2/O[2]
                         net (fo=1, routed)           0.948    10.024    inst_cordic/Y_next0_carry__2_n_5
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.327    10.351 r  inst_cordic/Y_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    10.351    inst_cordic/Y_next[14]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[14]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.094    39.113    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.188    inst_cordic/Y_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         39.188    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                 28.837    

Slack (MET) :             28.889ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 2.451ns (22.170%)  route 8.605ns (77.830%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.149 r  inst_cordic/Y_next0_carry__2/O[3]
                         net (fo=1, routed)           0.814     9.963    inst_cordic/Y_next0_carry__2_n_4
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.336    10.299 r  inst_cordic/Y_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    10.299    inst_cordic/Y_next[15]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[15]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.094    39.113    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.188    inst_cordic/Y_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         39.188    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 28.889    

Slack (MET) :             28.931ns  (required time - arrival time)
  Source:                 ram_ctrl_inst/A_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst1/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.958ns  (logic 3.323ns (30.326%)  route 7.635ns (69.674%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 38.693 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.847    -0.693    ram_ctrl_inst/clk_out1
    SLICE_X73Y33         FDRE                                         r  ram_ctrl_inst/A_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.237 r  ram_ctrl_inst/A_reg_reg[3]/Q
                         net (fo=24, routed)          1.669     1.433    ram_ctrl_inst/X_reg_reg[19][3]
    SLICE_X70Y30         LUT6 (Prop_lut6_I0_O)        0.124     1.557 r  ram_ctrl_inst/mult_result__0_carry__0_i_4/O
                         net (fo=2, routed)           0.723     2.280    ram_ctrl_inst/q_reg[7]_0[0]
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124     2.404 r  ram_ctrl_inst/mult_result__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.404    ALU_inst/A_reg_reg[6][0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.936 r  ALU_inst/mult_result__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.936    ALU_inst/mult_result__0_carry__0_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.158 r  ALU_inst/mult_result__0_carry__1/O[0]
                         net (fo=3, routed)           0.790     3.948    ram_ctrl_inst/B_reg_reg[2]_0[0]
    SLICE_X72Y32         LUT4 (Prop_lut4_I3_O)        0.299     4.247 r  ram_ctrl_inst/mult_result__60_carry__0_i_11/O
                         net (fo=2, routed)           0.681     4.927    ram_ctrl_inst/mult_result__60_carry__0_i_11_n_0
    SLICE_X72Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  ram_ctrl_inst/mult_result__60_carry__0_i_3/O
                         net (fo=2, routed)           0.624     5.675    ram_ctrl_inst/q_reg[7]_3[1]
    SLICE_X73Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.799 r  ram_ctrl_inst/mult_result__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.799    ALU_inst/A_reg_reg[4][1]
    SLICE_X73Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.439 r  ALU_inst/mult_result__60_carry__0/O[3]
                         net (fo=1, routed)           0.880     7.320    ALU_inst/p_1_in[10]
    SLICE_X74Y32         LUT4 (Prop_lut4_I2_O)        0.306     7.626 r  ALU_inst/q[7]_i_16/O
                         net (fo=1, routed)           0.791     8.416    ALU_inst/q[7]_i_16_n_0
    SLICE_X73Y34         LUT4 (Prop_lut4_I1_O)        0.124     8.540 f  ALU_inst/q[7]_i_10/O
                         net (fo=3, routed)           0.634     9.174    ram_ctrl_inst/OP_reg_reg[1]_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  ram_ctrl_inst/q[7]_i_5/O
                         net (fo=6, routed)           0.843    10.141    ram_ctrl_inst/q[7]_i_5_n_0
    SLICE_X75Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  ram_ctrl_inst/q[5]_i_1__1/O
                         net (fo=1, routed)           0.000    10.265    binary2BCD_inst1/shift_reg_dff/D[5]
    SLICE_X75Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.714    38.693    binary2BCD_inst1/shift_reg_dff/clk_out1
    SLICE_X75Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.568    39.261    
                         clock uncertainty           -0.094    39.167    
    SLICE_X75Y28         FDRE (Setup_fdre_C_D)        0.029    39.196    binary2BCD_inst1/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         39.196    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                 28.931    

Slack (MET) :             28.938ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/X_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.965ns  (logic 2.630ns (23.985%)  route 8.335ns (76.015%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.476     4.785    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X75Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  inst_cordic/X_next0_carry_i_22/O
                         net (fo=2, routed)           0.875     5.784    inst_cordic/X_next0_carry_i_22_n_0
    SLICE_X74Y23         LUT3 (Prop_lut3_I0_O)        0.146     5.930 r  inst_cordic/X_next0_carry_i_11/O
                         net (fo=2, routed)           1.097     7.027    inst_cordic/X_next0_carry_i_11_n_0
    SLICE_X70Y20         LUT6 (Prop_lut6_I3_O)        0.328     7.355 r  inst_cordic/X_next0_carry_i_5/O
                         net (fo=1, routed)           0.476     7.831    inst_cordic/p_1_in_0[3]
    SLICE_X69Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.955 r  inst_cordic/X_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.955    inst_cordic/X_next0_carry_i_1_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.356 r  inst_cordic/X_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_cordic/X_next0_carry_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_cordic/X_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.470    inst_cordic/X_next0_carry__0_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  inst_cordic/X_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.584    inst_cordic/X_next0_carry__1_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.918 r  inst_cordic/X_next0_carry__2/O[1]
                         net (fo=1, routed)           0.987     9.905    inst_cordic/data1[13]
    SLICE_X68Y27         LUT3 (Prop_lut3_I2_O)        0.303    10.208 r  inst_cordic/X_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.208    inst_cordic/X_next[13]
    SLICE_X68Y27         FDRE                                         r  inst_cordic/X_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X68Y27         FDRE                                         r  inst_cordic/X_reg_reg[13]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.094    39.116    
    SLICE_X68Y27         FDRE (Setup_fdre_C_D)        0.031    39.147    inst_cordic/X_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.147    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 28.938    

Slack (MET) :             28.994ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 2.667ns (24.450%)  route 8.241ns (75.550%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  inst_cordic/Y_next0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.073    inst_cordic/Y_next0_carry__3_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.407 r  inst_cordic/Y_next0_carry__4/O[1]
                         net (fo=1, routed)           0.441     9.848    inst_cordic/Y_next0_carry__4_n_6
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.303    10.151 r  inst_cordic/Y_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    10.151    inst_cordic/Y_next[21]
    SLICE_X67Y27         FDRE                                         r  inst_cordic/Y_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X67Y27         FDRE                                         r  inst_cordic/Y_reg_reg[21]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.094    39.116    
    SLICE_X67Y27         FDRE (Setup_fdre_C_D)        0.029    39.145    inst_cordic/Y_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         39.145    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 28.994    

Slack (MET) :             28.994ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 2.351ns (21.470%)  route 8.599ns (78.530%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.058 r  inst_cordic/Y_next0_carry__2/O[0]
                         net (fo=1, routed)           0.808     9.867    inst_cordic/Y_next0_carry__2_n_7
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.327    10.194 r  inst_cordic/Y_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.194    inst_cordic/Y_next[12]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[12]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.094    39.113    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.188    inst_cordic/Y_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.188    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                 28.994    

Slack (MET) :             29.001ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.946ns  (logic 2.485ns (22.703%)  route 8.461ns (77.297%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.641 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.198 r  inst_cordic/Y_next0_carry__3/O[2]
                         net (fo=1, routed)           0.661     9.859    inst_cordic/Y_next0_carry__3_n_5
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.330    10.189 r  inst_cordic/Y_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    10.189    inst_cordic/Y_next[18]
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.662    38.641    inst_cordic/clk_out1
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[18]/C
                         clock pessimism              0.568    39.209    
                         clock uncertainty           -0.094    39.115    
    SLICE_X69Y26         FDRE (Setup_fdre_C_D)        0.075    39.190    inst_cordic/Y_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         39.190    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                 29.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 binary2BCD_inst2/shift_reg_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst2/shift_reg_dff/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.649    -0.515    binary2BCD_inst2/shift_reg_dff/clk_out1
    SLICE_X77Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  binary2BCD_inst2/shift_reg_dff/q_reg[14]/Q
                         net (fo=6, routed)           0.090    -0.283    binary2BCD_inst2/shift_reg_dff/Q[14]
    SLICE_X76Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  binary2BCD_inst2/shift_reg_dff/q[15]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.238    binary2BCD_inst2/shift_reg_dff/q[15]_i_1__3_n_0
    SLICE_X76Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.922    -0.751    binary2BCD_inst2/shift_reg_dff/clk_out1
    SLICE_X76Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[15]/C
                         clock pessimism              0.250    -0.502    
    SLICE_X76Y32         FDRE (Hold_fdre_C_D)         0.120    -0.382    binary2BCD_inst2/shift_reg_dff/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 inst_cordic/A_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst6/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.622    -0.542    inst_cordic/clk_out1
    SLICE_X60Y28         FDRE                                         r  inst_cordic/A_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_cordic/A_reg_reg[17]/Q
                         net (fo=1, routed)           0.049    -0.329    binary2BCD_inst6/cnt_reg_dff/Q[5]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  binary2BCD_inst6/cnt_reg_dff/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    binary2BCD_inst6/shift_reg_dff/D[5]
    SLICE_X61Y28         FDRE                                         r  binary2BCD_inst6/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.895    -0.778    binary2BCD_inst6/shift_reg_dff/clk_out1
    SLICE_X61Y28         FDRE                                         r  binary2BCD_inst6/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.092    -0.437    binary2BCD_inst6/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst4/shift_reg_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.168%)  route 0.110ns (36.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.643    -0.521    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X77Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/Q
                         net (fo=7, routed)           0.110    -0.269    binary2BCD_inst4/shift_reg_dff/Q[11]
    SLICE_X76Y26         LUT5 (Prop_lut5_I1_O)        0.048    -0.221 r  binary2BCD_inst4/shift_reg_dff/q[9]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.221    binary2BCD_inst4/shift_reg_dff/q[9]_i_1__10_n_0
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.915    -0.758    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[9]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X76Y26         FDRE (Hold_fdre_C_D)         0.131    -0.377    binary2BCD_inst4/shift_reg_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst4/shift_reg_dff/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.795%)  route 0.110ns (37.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.643    -0.521    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X77Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/Q
                         net (fo=7, routed)           0.110    -0.269    binary2BCD_inst4/shift_reg_dff/Q[11]
    SLICE_X76Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.224 r  binary2BCD_inst4/shift_reg_dff/q[10]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.224    binary2BCD_inst4/shift_reg_dff/q[10]_i_1__5_n_0
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.915    -0.758    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[10]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X76Y26         FDRE (Hold_fdre_C_D)         0.120    -0.388    binary2BCD_inst4/shift_reg_dff/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 debouncer1/button_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync1/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.567    -0.597    debouncer1/clk_out1
    SLICE_X70Y57         FDRE                                         r  debouncer1/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  debouncer1/button_out_reg/Q
                         net (fo=2, routed)           0.067    -0.366    sync1/button_out
    SLICE_X70Y57         FDRE                                         r  sync1/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.839    -0.834    sync1/clk_out1
    SLICE_X70Y57         FDRE                                         r  sync1/signal_meta_reg/C
                         clock pessimism              0.237    -0.597    
    SLICE_X70Y57         FDRE (Hold_fdre_C_D)         0.060    -0.537    sync1/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst7/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.832%)  route 0.120ns (39.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.621    -0.543    binary2BCD_inst7/cnt_reg_dff/clk_out1
    SLICE_X57Y27         FDRE                                         r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/Q
                         net (fo=15, routed)          0.120    -0.282    binary2BCD_inst7/cnt_reg_dff/cnt_reg[3]
    SLICE_X56Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  binary2BCD_inst7/cnt_reg_dff/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    binary2BCD_inst7/shift_reg_dff/D[5]
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.892    -0.781    binary2BCD_inst7/shift_reg_dff/clk_out1
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.252    -0.530    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.121    -0.409    binary2BCD_inst7/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_ctrl_inst/addr_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.085%)  route 0.352ns (57.915%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.596    -0.568    ram_ctrl_inst/clk_out1
    SLICE_X73Y50         FDRE                                         r  ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=36, routed)          0.352    -0.075    ram_ctrl_inst/state_reg[1]
    SLICE_X72Y49         LUT4 (Prop_lut4_I2_O)        0.045    -0.030 r  ram_ctrl_inst/addr_cnt[8]_i_9/O
                         net (fo=1, routed)           0.000    -0.030    ram_ctrl_inst/addr_cnt[8]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.040 r  ram_ctrl_inst/addr_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.040    ram_ctrl_inst/addr_cnt_reg[8]_i_1_n_7
    SLICE_X72Y49         FDRE                                         r  ram_ctrl_inst/addr_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.931    -0.742    ram_ctrl_inst/clk_out1
    SLICE_X72Y49         FDRE                                         r  ram_ctrl_inst/addr_cnt_reg[8]/C
                         clock pessimism              0.504    -0.238    
    SLICE_X72Y49         FDRE (Hold_fdre_C_D)         0.105    -0.133    ram_ctrl_inst/addr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst7/shift_reg_dff/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.621    -0.543    binary2BCD_inst7/cnt_reg_dff/clk_out1
    SLICE_X57Y27         FDRE                                         r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/Q
                         net (fo=15, routed)          0.122    -0.280    binary2BCD_inst7/cnt_reg_dff/cnt_reg[3]
    SLICE_X56Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  binary2BCD_inst7/cnt_reg_dff/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.235    binary2BCD_inst7/shift_reg_dff/D[4]
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.892    -0.781    binary2BCD_inst7/shift_reg_dff/clk_out1
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[4]/C
                         clock pessimism              0.252    -0.530    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.121    -0.409    binary2BCD_inst7/shift_reg_dff/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 binary2BCD_inst1/shift_reg_dff/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.645    -0.519    binary2BCD_inst1/shift_reg_dff/clk_out1
    SLICE_X77Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  binary2BCD_inst1/shift_reg_dff/q_reg[17]/Q
                         net (fo=1, routed)           0.101    -0.277    binary2BCD_inst1/BCD_out_reg_dff/Q[9]
    SLICE_X74Y28         FDRE                                         r  binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.918    -0.755    binary2BCD_inst1/BCD_out_reg_dff/clk_out1
    SLICE_X74Y28         FDRE                                         r  binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/C
                         clock pessimism              0.251    -0.505    
    SLICE_X74Y28         FDRE (Hold_fdre_C_D)         0.052    -0.453    binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bcd2bin_inst/shift_reg_dff/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bcd2bin_inst/shift_reg_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.327%)  route 0.128ns (40.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.598    -0.566    bcd2bin_inst/shift_reg_dff/clk_out1
    SLICE_X75Y52         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd2bin_inst/shift_reg_dff/q_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.298    bcd2bin_inst/cnt_reg_dff/Q[6]
    SLICE_X74Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  bcd2bin_inst/cnt_reg_dff/q[6]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.253    bcd2bin_inst/shift_reg_dff/D[6]
    SLICE_X74Y54         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.870    -0.803    bcd2bin_inst/shift_reg_dff/clk_out1
    SLICE_X74Y54         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[6]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X74Y54         FDRE (Hold_fdre_C_D)         0.120    -0.431    bcd2bin_inst/shift_reg_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      ram_ctrl_inst/ram_8kB_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      ram_ctrl_inst/ram_8kB_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     ram_ctrl_inst/ram_8kB_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     ram_ctrl_inst/ram_8kB_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Inst_clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y33     ram_ctrl_inst/A_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y34     ram_ctrl_inst/B_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y34     ram_ctrl_inst/B_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y34     ram_ctrl_inst/B_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y33     ram_ctrl_inst/B_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y36     ram_ctrl_inst/OP_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X72Y36     ram_ctrl_inst/OP_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y33     ram_ctrl_inst/A_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y33     ram_ctrl_inst/A_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y33     ram_ctrl_inst/A_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y33     ram_ctrl_inst/A_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y33     ram_ctrl_inst/A_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y32     ram_ctrl_inst/B_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Inst_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Inst_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.641ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.300ns  (logic 2.467ns (21.832%)  route 8.833ns (78.168%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.170 r  inst_cordic/Y_next0_carry__2/O[1]
                         net (fo=1, routed)           1.042    10.212    inst_cordic/Y_next0_carry__2_n_6
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.331    10.543 r  inst_cordic/Y_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.543    inst_cordic/Y_next[13]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[13]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                 28.641    

Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.182ns  (logic 2.563ns (22.922%)  route 8.619ns (77.078%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.641 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.272 r  inst_cordic/Y_next0_carry__3/O[3]
                         net (fo=1, routed)           0.819    10.091    inst_cordic/Y_next0_carry__3_n_4
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.334    10.425 r  inst_cordic/Y_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    10.425    inst_cordic/Y_next[19]
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.662    38.641    inst_cordic/clk_out1
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[19]/C
                         clock pessimism              0.568    39.209    
                         clock uncertainty           -0.098    39.112    
    SLICE_X69Y26         FDRE (Setup_fdre_C_D)        0.075    39.187    inst_cordic/Y_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.765ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 2.579ns (23.069%)  route 8.600ns (76.931%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.293 r  inst_cordic/Y_next0_carry__3/O[1]
                         net (fo=1, routed)           0.801    10.094    inst_cordic/Y_next0_carry__3_n_6
    SLICE_X68Y27         LUT3 (Prop_lut3_I2_O)        0.329    10.423 r  inst_cordic/Y_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    10.423    inst_cordic/Y_next[17]
    SLICE_X68Y27         FDRE                                         r  inst_cordic/Y_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X68Y27         FDRE                                         r  inst_cordic/Y_reg_reg[17]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.098    39.113    
    SLICE_X68Y27         FDRE (Setup_fdre_C_D)        0.075    39.188    inst_cordic/Y_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         39.188    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                 28.765    

Slack (MET) :             28.834ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.107ns  (logic 2.368ns (21.319%)  route 8.739ns (78.681%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.075 r  inst_cordic/Y_next0_carry__2/O[2]
                         net (fo=1, routed)           0.948    10.024    inst_cordic/Y_next0_carry__2_n_5
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.327    10.351 r  inst_cordic/Y_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    10.351    inst_cordic/Y_next[14]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[14]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                 28.834    

Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 2.451ns (22.170%)  route 8.605ns (77.830%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.149 r  inst_cordic/Y_next0_carry__2/O[3]
                         net (fo=1, routed)           0.814     9.963    inst_cordic/Y_next0_carry__2_n_4
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.336    10.299 r  inst_cordic/Y_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    10.299    inst_cordic/Y_next[15]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[15]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 28.886    

Slack (MET) :             28.928ns  (required time - arrival time)
  Source:                 ram_ctrl_inst/A_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst1/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.958ns  (logic 3.323ns (30.326%)  route 7.635ns (69.674%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 38.693 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.847    -0.693    ram_ctrl_inst/clk_out1
    SLICE_X73Y33         FDRE                                         r  ram_ctrl_inst/A_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.237 r  ram_ctrl_inst/A_reg_reg[3]/Q
                         net (fo=24, routed)          1.669     1.433    ram_ctrl_inst/X_reg_reg[19][3]
    SLICE_X70Y30         LUT6 (Prop_lut6_I0_O)        0.124     1.557 r  ram_ctrl_inst/mult_result__0_carry__0_i_4/O
                         net (fo=2, routed)           0.723     2.280    ram_ctrl_inst/q_reg[7]_0[0]
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124     2.404 r  ram_ctrl_inst/mult_result__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.404    ALU_inst/A_reg_reg[6][0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.936 r  ALU_inst/mult_result__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.936    ALU_inst/mult_result__0_carry__0_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.158 r  ALU_inst/mult_result__0_carry__1/O[0]
                         net (fo=3, routed)           0.790     3.948    ram_ctrl_inst/B_reg_reg[2]_0[0]
    SLICE_X72Y32         LUT4 (Prop_lut4_I3_O)        0.299     4.247 r  ram_ctrl_inst/mult_result__60_carry__0_i_11/O
                         net (fo=2, routed)           0.681     4.927    ram_ctrl_inst/mult_result__60_carry__0_i_11_n_0
    SLICE_X72Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  ram_ctrl_inst/mult_result__60_carry__0_i_3/O
                         net (fo=2, routed)           0.624     5.675    ram_ctrl_inst/q_reg[7]_3[1]
    SLICE_X73Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.799 r  ram_ctrl_inst/mult_result__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.799    ALU_inst/A_reg_reg[4][1]
    SLICE_X73Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.439 r  ALU_inst/mult_result__60_carry__0/O[3]
                         net (fo=1, routed)           0.880     7.320    ALU_inst/p_1_in[10]
    SLICE_X74Y32         LUT4 (Prop_lut4_I2_O)        0.306     7.626 r  ALU_inst/q[7]_i_16/O
                         net (fo=1, routed)           0.791     8.416    ALU_inst/q[7]_i_16_n_0
    SLICE_X73Y34         LUT4 (Prop_lut4_I1_O)        0.124     8.540 f  ALU_inst/q[7]_i_10/O
                         net (fo=3, routed)           0.634     9.174    ram_ctrl_inst/OP_reg_reg[1]_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  ram_ctrl_inst/q[7]_i_5/O
                         net (fo=6, routed)           0.843    10.141    ram_ctrl_inst/q[7]_i_5_n_0
    SLICE_X75Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  ram_ctrl_inst/q[5]_i_1__1/O
                         net (fo=1, routed)           0.000    10.265    binary2BCD_inst1/shift_reg_dff/D[5]
    SLICE_X75Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.714    38.693    binary2BCD_inst1/shift_reg_dff/clk_out1
    SLICE_X75Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.568    39.261    
                         clock uncertainty           -0.098    39.164    
    SLICE_X75Y28         FDRE (Setup_fdre_C_D)        0.029    39.193    binary2BCD_inst1/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         39.193    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                 28.928    

Slack (MET) :             28.935ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/X_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.965ns  (logic 2.630ns (23.985%)  route 8.335ns (76.015%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.476     4.785    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X75Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  inst_cordic/X_next0_carry_i_22/O
                         net (fo=2, routed)           0.875     5.784    inst_cordic/X_next0_carry_i_22_n_0
    SLICE_X74Y23         LUT3 (Prop_lut3_I0_O)        0.146     5.930 r  inst_cordic/X_next0_carry_i_11/O
                         net (fo=2, routed)           1.097     7.027    inst_cordic/X_next0_carry_i_11_n_0
    SLICE_X70Y20         LUT6 (Prop_lut6_I3_O)        0.328     7.355 r  inst_cordic/X_next0_carry_i_5/O
                         net (fo=1, routed)           0.476     7.831    inst_cordic/p_1_in_0[3]
    SLICE_X69Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.955 r  inst_cordic/X_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.955    inst_cordic/X_next0_carry_i_1_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.356 r  inst_cordic/X_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_cordic/X_next0_carry_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_cordic/X_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.470    inst_cordic/X_next0_carry__0_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  inst_cordic/X_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.584    inst_cordic/X_next0_carry__1_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.918 r  inst_cordic/X_next0_carry__2/O[1]
                         net (fo=1, routed)           0.987     9.905    inst_cordic/data1[13]
    SLICE_X68Y27         LUT3 (Prop_lut3_I2_O)        0.303    10.208 r  inst_cordic/X_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.208    inst_cordic/X_next[13]
    SLICE_X68Y27         FDRE                                         r  inst_cordic/X_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X68Y27         FDRE                                         r  inst_cordic/X_reg_reg[13]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.098    39.113    
    SLICE_X68Y27         FDRE (Setup_fdre_C_D)        0.031    39.144    inst_cordic/X_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.144    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 28.935    

Slack (MET) :             28.991ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 2.667ns (24.450%)  route 8.241ns (75.550%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  inst_cordic/Y_next0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.073    inst_cordic/Y_next0_carry__3_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.407 r  inst_cordic/Y_next0_carry__4/O[1]
                         net (fo=1, routed)           0.441     9.848    inst_cordic/Y_next0_carry__4_n_6
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.303    10.151 r  inst_cordic/Y_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    10.151    inst_cordic/Y_next[21]
    SLICE_X67Y27         FDRE                                         r  inst_cordic/Y_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X67Y27         FDRE                                         r  inst_cordic/Y_reg_reg[21]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.098    39.113    
    SLICE_X67Y27         FDRE (Setup_fdre_C_D)        0.029    39.142    inst_cordic/Y_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         39.142    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 28.991    

Slack (MET) :             28.991ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 2.351ns (21.470%)  route 8.599ns (78.530%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.058 r  inst_cordic/Y_next0_carry__2/O[0]
                         net (fo=1, routed)           0.808     9.867    inst_cordic/Y_next0_carry__2_n_7
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.327    10.194 r  inst_cordic/Y_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.194    inst_cordic/Y_next[12]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[12]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                 28.991    

Slack (MET) :             28.998ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.946ns  (logic 2.485ns (22.703%)  route 8.461ns (77.297%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.641 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.198 r  inst_cordic/Y_next0_carry__3/O[2]
                         net (fo=1, routed)           0.661     9.859    inst_cordic/Y_next0_carry__3_n_5
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.330    10.189 r  inst_cordic/Y_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    10.189    inst_cordic/Y_next[18]
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.662    38.641    inst_cordic/clk_out1
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[18]/C
                         clock pessimism              0.568    39.209    
                         clock uncertainty           -0.098    39.112    
    SLICE_X69Y26         FDRE (Setup_fdre_C_D)        0.075    39.187    inst_cordic/Y_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                 28.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 binary2BCD_inst2/shift_reg_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst2/shift_reg_dff/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.649    -0.515    binary2BCD_inst2/shift_reg_dff/clk_out1
    SLICE_X77Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  binary2BCD_inst2/shift_reg_dff/q_reg[14]/Q
                         net (fo=6, routed)           0.090    -0.283    binary2BCD_inst2/shift_reg_dff/Q[14]
    SLICE_X76Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  binary2BCD_inst2/shift_reg_dff/q[15]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.238    binary2BCD_inst2/shift_reg_dff/q[15]_i_1__3_n_0
    SLICE_X76Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.922    -0.751    binary2BCD_inst2/shift_reg_dff/clk_out1
    SLICE_X76Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[15]/C
                         clock pessimism              0.250    -0.502    
                         clock uncertainty            0.098    -0.404    
    SLICE_X76Y32         FDRE (Hold_fdre_C_D)         0.120    -0.284    binary2BCD_inst2/shift_reg_dff/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inst_cordic/A_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst6/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.622    -0.542    inst_cordic/clk_out1
    SLICE_X60Y28         FDRE                                         r  inst_cordic/A_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_cordic/A_reg_reg[17]/Q
                         net (fo=1, routed)           0.049    -0.329    binary2BCD_inst6/cnt_reg_dff/Q[5]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  binary2BCD_inst6/cnt_reg_dff/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    binary2BCD_inst6/shift_reg_dff/D[5]
    SLICE_X61Y28         FDRE                                         r  binary2BCD_inst6/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.895    -0.778    binary2BCD_inst6/shift_reg_dff/clk_out1
    SLICE_X61Y28         FDRE                                         r  binary2BCD_inst6/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.250    -0.529    
                         clock uncertainty            0.098    -0.431    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.092    -0.339    binary2BCD_inst6/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst4/shift_reg_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.168%)  route 0.110ns (36.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.643    -0.521    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X77Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/Q
                         net (fo=7, routed)           0.110    -0.269    binary2BCD_inst4/shift_reg_dff/Q[11]
    SLICE_X76Y26         LUT5 (Prop_lut5_I1_O)        0.048    -0.221 r  binary2BCD_inst4/shift_reg_dff/q[9]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.221    binary2BCD_inst4/shift_reg_dff/q[9]_i_1__10_n_0
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.915    -0.758    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[9]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.098    -0.410    
    SLICE_X76Y26         FDRE (Hold_fdre_C_D)         0.131    -0.279    binary2BCD_inst4/shift_reg_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst4/shift_reg_dff/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.795%)  route 0.110ns (37.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.643    -0.521    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X77Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/Q
                         net (fo=7, routed)           0.110    -0.269    binary2BCD_inst4/shift_reg_dff/Q[11]
    SLICE_X76Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.224 r  binary2BCD_inst4/shift_reg_dff/q[10]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.224    binary2BCD_inst4/shift_reg_dff/q[10]_i_1__5_n_0
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.915    -0.758    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[10]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.098    -0.410    
    SLICE_X76Y26         FDRE (Hold_fdre_C_D)         0.120    -0.290    binary2BCD_inst4/shift_reg_dff/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 debouncer1/button_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync1/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.567    -0.597    debouncer1/clk_out1
    SLICE_X70Y57         FDRE                                         r  debouncer1/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  debouncer1/button_out_reg/Q
                         net (fo=2, routed)           0.067    -0.366    sync1/button_out
    SLICE_X70Y57         FDRE                                         r  sync1/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.839    -0.834    sync1/clk_out1
    SLICE_X70Y57         FDRE                                         r  sync1/signal_meta_reg/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X70Y57         FDRE (Hold_fdre_C_D)         0.060    -0.440    sync1/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst7/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.832%)  route 0.120ns (39.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.621    -0.543    binary2BCD_inst7/cnt_reg_dff/clk_out1
    SLICE_X57Y27         FDRE                                         r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/Q
                         net (fo=15, routed)          0.120    -0.282    binary2BCD_inst7/cnt_reg_dff/cnt_reg[3]
    SLICE_X56Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  binary2BCD_inst7/cnt_reg_dff/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    binary2BCD_inst7/shift_reg_dff/D[5]
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.892    -0.781    binary2BCD_inst7/shift_reg_dff/clk_out1
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.252    -0.530    
                         clock uncertainty            0.098    -0.432    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.121    -0.311    binary2BCD_inst7/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_ctrl_inst/addr_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.085%)  route 0.352ns (57.915%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.596    -0.568    ram_ctrl_inst/clk_out1
    SLICE_X73Y50         FDRE                                         r  ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=36, routed)          0.352    -0.075    ram_ctrl_inst/state_reg[1]
    SLICE_X72Y49         LUT4 (Prop_lut4_I2_O)        0.045    -0.030 r  ram_ctrl_inst/addr_cnt[8]_i_9/O
                         net (fo=1, routed)           0.000    -0.030    ram_ctrl_inst/addr_cnt[8]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.040 r  ram_ctrl_inst/addr_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.040    ram_ctrl_inst/addr_cnt_reg[8]_i_1_n_7
    SLICE_X72Y49         FDRE                                         r  ram_ctrl_inst/addr_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.931    -0.742    ram_ctrl_inst/clk_out1
    SLICE_X72Y49         FDRE                                         r  ram_ctrl_inst/addr_cnt_reg[8]/C
                         clock pessimism              0.504    -0.238    
                         clock uncertainty            0.098    -0.141    
    SLICE_X72Y49         FDRE (Hold_fdre_C_D)         0.105    -0.036    ram_ctrl_inst/addr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst7/shift_reg_dff/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.621    -0.543    binary2BCD_inst7/cnt_reg_dff/clk_out1
    SLICE_X57Y27         FDRE                                         r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/Q
                         net (fo=15, routed)          0.122    -0.280    binary2BCD_inst7/cnt_reg_dff/cnt_reg[3]
    SLICE_X56Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  binary2BCD_inst7/cnt_reg_dff/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.235    binary2BCD_inst7/shift_reg_dff/D[4]
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.892    -0.781    binary2BCD_inst7/shift_reg_dff/clk_out1
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[4]/C
                         clock pessimism              0.252    -0.530    
                         clock uncertainty            0.098    -0.432    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.121    -0.311    binary2BCD_inst7/shift_reg_dff/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 binary2BCD_inst1/shift_reg_dff/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.645    -0.519    binary2BCD_inst1/shift_reg_dff/clk_out1
    SLICE_X77Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  binary2BCD_inst1/shift_reg_dff/q_reg[17]/Q
                         net (fo=1, routed)           0.101    -0.277    binary2BCD_inst1/BCD_out_reg_dff/Q[9]
    SLICE_X74Y28         FDRE                                         r  binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.918    -0.755    binary2BCD_inst1/BCD_out_reg_dff/clk_out1
    SLICE_X74Y28         FDRE                                         r  binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/C
                         clock pessimism              0.251    -0.505    
                         clock uncertainty            0.098    -0.407    
    SLICE_X74Y28         FDRE (Hold_fdre_C_D)         0.052    -0.355    binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bcd2bin_inst/shift_reg_dff/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bcd2bin_inst/shift_reg_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.327%)  route 0.128ns (40.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.598    -0.566    bcd2bin_inst/shift_reg_dff/clk_out1
    SLICE_X75Y52         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd2bin_inst/shift_reg_dff/q_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.298    bcd2bin_inst/cnt_reg_dff/Q[6]
    SLICE_X74Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  bcd2bin_inst/cnt_reg_dff/q[6]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.253    bcd2bin_inst/shift_reg_dff/D[6]
    SLICE_X74Y54         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.870    -0.803    bcd2bin_inst/shift_reg_dff/clk_out1
    SLICE_X74Y54         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[6]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.098    -0.454    
    SLICE_X74Y54         FDRE (Hold_fdre_C_D)         0.120    -0.334    bcd2bin_inst/shift_reg_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.641ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.300ns  (logic 2.467ns (21.832%)  route 8.833ns (78.168%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.170 r  inst_cordic/Y_next0_carry__2/O[1]
                         net (fo=1, routed)           1.042    10.212    inst_cordic/Y_next0_carry__2_n_6
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.331    10.543 r  inst_cordic/Y_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.543    inst_cordic/Y_next[13]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[13]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                 28.641    

Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.182ns  (logic 2.563ns (22.922%)  route 8.619ns (77.078%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.641 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.272 r  inst_cordic/Y_next0_carry__3/O[3]
                         net (fo=1, routed)           0.819    10.091    inst_cordic/Y_next0_carry__3_n_4
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.334    10.425 r  inst_cordic/Y_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    10.425    inst_cordic/Y_next[19]
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.662    38.641    inst_cordic/clk_out1
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[19]/C
                         clock pessimism              0.568    39.209    
                         clock uncertainty           -0.098    39.112    
    SLICE_X69Y26         FDRE (Setup_fdre_C_D)        0.075    39.187    inst_cordic/Y_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.765ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 2.579ns (23.069%)  route 8.600ns (76.931%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.293 r  inst_cordic/Y_next0_carry__3/O[1]
                         net (fo=1, routed)           0.801    10.094    inst_cordic/Y_next0_carry__3_n_6
    SLICE_X68Y27         LUT3 (Prop_lut3_I2_O)        0.329    10.423 r  inst_cordic/Y_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    10.423    inst_cordic/Y_next[17]
    SLICE_X68Y27         FDRE                                         r  inst_cordic/Y_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X68Y27         FDRE                                         r  inst_cordic/Y_reg_reg[17]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.098    39.113    
    SLICE_X68Y27         FDRE (Setup_fdre_C_D)        0.075    39.188    inst_cordic/Y_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         39.188    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                 28.765    

Slack (MET) :             28.834ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.107ns  (logic 2.368ns (21.319%)  route 8.739ns (78.681%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.075 r  inst_cordic/Y_next0_carry__2/O[2]
                         net (fo=1, routed)           0.948    10.024    inst_cordic/Y_next0_carry__2_n_5
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.327    10.351 r  inst_cordic/Y_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    10.351    inst_cordic/Y_next[14]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[14]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                 28.834    

Slack (MET) :             28.886ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 2.451ns (22.170%)  route 8.605ns (77.830%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.149 r  inst_cordic/Y_next0_carry__2/O[3]
                         net (fo=1, routed)           0.814     9.963    inst_cordic/Y_next0_carry__2_n_4
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.336    10.299 r  inst_cordic/Y_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    10.299    inst_cordic/Y_next[15]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[15]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 28.886    

Slack (MET) :             28.928ns  (required time - arrival time)
  Source:                 ram_ctrl_inst/A_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst1/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.958ns  (logic 3.323ns (30.326%)  route 7.635ns (69.674%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 38.693 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.847    -0.693    ram_ctrl_inst/clk_out1
    SLICE_X73Y33         FDRE                                         r  ram_ctrl_inst/A_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.237 r  ram_ctrl_inst/A_reg_reg[3]/Q
                         net (fo=24, routed)          1.669     1.433    ram_ctrl_inst/X_reg_reg[19][3]
    SLICE_X70Y30         LUT6 (Prop_lut6_I0_O)        0.124     1.557 r  ram_ctrl_inst/mult_result__0_carry__0_i_4/O
                         net (fo=2, routed)           0.723     2.280    ram_ctrl_inst/q_reg[7]_0[0]
    SLICE_X71Y30         LUT6 (Prop_lut6_I0_O)        0.124     2.404 r  ram_ctrl_inst/mult_result__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.404    ALU_inst/A_reg_reg[6][0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.936 r  ALU_inst/mult_result__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.936    ALU_inst/mult_result__0_carry__0_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.158 r  ALU_inst/mult_result__0_carry__1/O[0]
                         net (fo=3, routed)           0.790     3.948    ram_ctrl_inst/B_reg_reg[2]_0[0]
    SLICE_X72Y32         LUT4 (Prop_lut4_I3_O)        0.299     4.247 r  ram_ctrl_inst/mult_result__60_carry__0_i_11/O
                         net (fo=2, routed)           0.681     4.927    ram_ctrl_inst/mult_result__60_carry__0_i_11_n_0
    SLICE_X72Y32         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  ram_ctrl_inst/mult_result__60_carry__0_i_3/O
                         net (fo=2, routed)           0.624     5.675    ram_ctrl_inst/q_reg[7]_3[1]
    SLICE_X73Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.799 r  ram_ctrl_inst/mult_result__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.799    ALU_inst/A_reg_reg[4][1]
    SLICE_X73Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.439 r  ALU_inst/mult_result__60_carry__0/O[3]
                         net (fo=1, routed)           0.880     7.320    ALU_inst/p_1_in[10]
    SLICE_X74Y32         LUT4 (Prop_lut4_I2_O)        0.306     7.626 r  ALU_inst/q[7]_i_16/O
                         net (fo=1, routed)           0.791     8.416    ALU_inst/q[7]_i_16_n_0
    SLICE_X73Y34         LUT4 (Prop_lut4_I1_O)        0.124     8.540 f  ALU_inst/q[7]_i_10/O
                         net (fo=3, routed)           0.634     9.174    ram_ctrl_inst/OP_reg_reg[1]_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  ram_ctrl_inst/q[7]_i_5/O
                         net (fo=6, routed)           0.843    10.141    ram_ctrl_inst/q[7]_i_5_n_0
    SLICE_X75Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  ram_ctrl_inst/q[5]_i_1__1/O
                         net (fo=1, routed)           0.000    10.265    binary2BCD_inst1/shift_reg_dff/D[5]
    SLICE_X75Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.714    38.693    binary2BCD_inst1/shift_reg_dff/clk_out1
    SLICE_X75Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.568    39.261    
                         clock uncertainty           -0.098    39.164    
    SLICE_X75Y28         FDRE (Setup_fdre_C_D)        0.029    39.193    binary2BCD_inst1/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         39.193    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                 28.928    

Slack (MET) :             28.935ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/X_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.965ns  (logic 2.630ns (23.985%)  route 8.335ns (76.015%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.476     4.785    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X75Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  inst_cordic/X_next0_carry_i_22/O
                         net (fo=2, routed)           0.875     5.784    inst_cordic/X_next0_carry_i_22_n_0
    SLICE_X74Y23         LUT3 (Prop_lut3_I0_O)        0.146     5.930 r  inst_cordic/X_next0_carry_i_11/O
                         net (fo=2, routed)           1.097     7.027    inst_cordic/X_next0_carry_i_11_n_0
    SLICE_X70Y20         LUT6 (Prop_lut6_I3_O)        0.328     7.355 r  inst_cordic/X_next0_carry_i_5/O
                         net (fo=1, routed)           0.476     7.831    inst_cordic/p_1_in_0[3]
    SLICE_X69Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.955 r  inst_cordic/X_next0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.955    inst_cordic/X_next0_carry_i_1_n_0
    SLICE_X69Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.356 r  inst_cordic/X_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.356    inst_cordic/X_next0_carry_n_0
    SLICE_X69Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  inst_cordic/X_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.470    inst_cordic/X_next0_carry__0_n_0
    SLICE_X69Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.584 r  inst_cordic/X_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.584    inst_cordic/X_next0_carry__1_n_0
    SLICE_X69Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.918 r  inst_cordic/X_next0_carry__2/O[1]
                         net (fo=1, routed)           0.987     9.905    inst_cordic/data1[13]
    SLICE_X68Y27         LUT3 (Prop_lut3_I2_O)        0.303    10.208 r  inst_cordic/X_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.208    inst_cordic/X_next[13]
    SLICE_X68Y27         FDRE                                         r  inst_cordic/X_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X68Y27         FDRE                                         r  inst_cordic/X_reg_reg[13]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.098    39.113    
    SLICE_X68Y27         FDRE (Setup_fdre_C_D)        0.031    39.144    inst_cordic/X_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.144    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 28.935    

Slack (MET) :             28.991ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 2.667ns (24.450%)  route 8.241ns (75.550%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  inst_cordic/Y_next0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.073    inst_cordic/Y_next0_carry__3_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.407 r  inst_cordic/Y_next0_carry__4/O[1]
                         net (fo=1, routed)           0.441     9.848    inst_cordic/Y_next0_carry__4_n_6
    SLICE_X67Y27         LUT6 (Prop_lut6_I0_O)        0.303    10.151 r  inst_cordic/Y_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    10.151    inst_cordic/Y_next[21]
    SLICE_X67Y27         FDRE                                         r  inst_cordic/Y_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.663    38.642    inst_cordic/clk_out1
    SLICE_X67Y27         FDRE                                         r  inst_cordic/Y_reg_reg[21]/C
                         clock pessimism              0.568    39.210    
                         clock uncertainty           -0.098    39.113    
    SLICE_X67Y27         FDRE (Setup_fdre_C_D)        0.029    39.142    inst_cordic/Y_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         39.142    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 28.991    

Slack (MET) :             28.991ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 2.351ns (21.470%)  route 8.599ns (78.530%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 38.639 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.058 r  inst_cordic/Y_next0_carry__2/O[0]
                         net (fo=1, routed)           0.808     9.867    inst_cordic/Y_next0_carry__2_n_7
    SLICE_X68Y24         LUT3 (Prop_lut3_I2_O)        0.327    10.194 r  inst_cordic/Y_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.194    inst_cordic/Y_next[12]
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.660    38.639    inst_cordic/clk_out1
    SLICE_X68Y24         FDRE                                         r  inst_cordic/Y_reg_reg[12]/C
                         clock pessimism              0.568    39.207    
                         clock uncertainty           -0.098    39.110    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)        0.075    39.185    inst_cordic/Y_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.185    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                 28.991    

Slack (MET) :             28.998ns  (required time - arrival time)
  Source:                 inst_cordic/it_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_cordic/Y_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.946ns  (logic 2.485ns (22.703%)  route 8.461ns (77.297%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 38.641 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.783    -0.757    inst_cordic/clk_out1
    SLICE_X58Y25         FDRE                                         r  inst_cordic/it_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.239 r  inst_cordic/it_cnt_reg[3]/Q
                         net (fo=100, routed)         2.423     2.185    inst_cordic/it_cnt[3]
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  inst_cordic/X_next0_carry__3_i_19/O
                         net (fo=105, routed)         2.832     5.141    inst_cordic/X_next0_carry__3_i_19_n_0
    SLICE_X68Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.265 f  inst_cordic/Y_next0_carry_i_21/O
                         net (fo=2, routed)           1.003     6.268    inst_cordic/Y_next0_carry_i_21_n_0
    SLICE_X70Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.392 r  inst_cordic/Y_next0_carry__0_i_17/O
                         net (fo=2, routed)           1.249     7.641    inst_cordic/Y_next0_carry__0_i_17_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.765 r  inst_cordic/Y_next0_carry__0_i_9/O
                         net (fo=1, routed)           0.283     8.048    inst_cordic/Y_next0_carry__0_i_9_n_0
    SLICE_X67Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.172 r  inst_cordic/Y_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.172    inst_cordic/Y_next0_carry__0_i_3_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.722 r  inst_cordic/Y_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.722    inst_cordic/Y_next0_carry__0_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.836 r  inst_cordic/Y_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.836    inst_cordic/Y_next0_carry__1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  inst_cordic/Y_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.959    inst_cordic/Y_next0_carry__2_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.198 r  inst_cordic/Y_next0_carry__3/O[2]
                         net (fo=1, routed)           0.661     9.859    inst_cordic/Y_next0_carry__3_n_5
    SLICE_X69Y26         LUT3 (Prop_lut3_I2_O)        0.330    10.189 r  inst_cordic/Y_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    10.189    inst_cordic/Y_next[18]
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         1.662    38.641    inst_cordic/clk_out1
    SLICE_X69Y26         FDRE                                         r  inst_cordic/Y_reg_reg[18]/C
                         clock pessimism              0.568    39.209    
                         clock uncertainty           -0.098    39.112    
    SLICE_X69Y26         FDRE (Setup_fdre_C_D)        0.075    39.187    inst_cordic/Y_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                 28.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 binary2BCD_inst2/shift_reg_dff/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst2/shift_reg_dff/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.649    -0.515    binary2BCD_inst2/shift_reg_dff/clk_out1
    SLICE_X77Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  binary2BCD_inst2/shift_reg_dff/q_reg[14]/Q
                         net (fo=6, routed)           0.090    -0.283    binary2BCD_inst2/shift_reg_dff/Q[14]
    SLICE_X76Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  binary2BCD_inst2/shift_reg_dff/q[15]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.238    binary2BCD_inst2/shift_reg_dff/q[15]_i_1__3_n_0
    SLICE_X76Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.922    -0.751    binary2BCD_inst2/shift_reg_dff/clk_out1
    SLICE_X76Y32         FDRE                                         r  binary2BCD_inst2/shift_reg_dff/q_reg[15]/C
                         clock pessimism              0.250    -0.502    
                         clock uncertainty            0.098    -0.404    
    SLICE_X76Y32         FDRE (Hold_fdre_C_D)         0.120    -0.284    binary2BCD_inst2/shift_reg_dff/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inst_cordic/A_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst6/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.622    -0.542    inst_cordic/clk_out1
    SLICE_X60Y28         FDRE                                         r  inst_cordic/A_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  inst_cordic/A_reg_reg[17]/Q
                         net (fo=1, routed)           0.049    -0.329    binary2BCD_inst6/cnt_reg_dff/Q[5]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  binary2BCD_inst6/cnt_reg_dff/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    binary2BCD_inst6/shift_reg_dff/D[5]
    SLICE_X61Y28         FDRE                                         r  binary2BCD_inst6/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.895    -0.778    binary2BCD_inst6/shift_reg_dff/clk_out1
    SLICE_X61Y28         FDRE                                         r  binary2BCD_inst6/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.250    -0.529    
                         clock uncertainty            0.098    -0.431    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.092    -0.339    binary2BCD_inst6/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst4/shift_reg_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.168%)  route 0.110ns (36.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.643    -0.521    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X77Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/Q
                         net (fo=7, routed)           0.110    -0.269    binary2BCD_inst4/shift_reg_dff/Q[11]
    SLICE_X76Y26         LUT5 (Prop_lut5_I1_O)        0.048    -0.221 r  binary2BCD_inst4/shift_reg_dff/q[9]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.221    binary2BCD_inst4/shift_reg_dff/q[9]_i_1__10_n_0
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.915    -0.758    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[9]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.098    -0.410    
    SLICE_X76Y26         FDRE (Hold_fdre_C_D)         0.131    -0.279    binary2BCD_inst4/shift_reg_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst4/shift_reg_dff/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.795%)  route 0.110ns (37.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.643    -0.521    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X77Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  binary2BCD_inst4/shift_reg_dff/q_reg[11]/Q
                         net (fo=7, routed)           0.110    -0.269    binary2BCD_inst4/shift_reg_dff/Q[11]
    SLICE_X76Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.224 r  binary2BCD_inst4/shift_reg_dff/q[10]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.224    binary2BCD_inst4/shift_reg_dff/q[10]_i_1__5_n_0
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.915    -0.758    binary2BCD_inst4/shift_reg_dff/clk_out1
    SLICE_X76Y26         FDRE                                         r  binary2BCD_inst4/shift_reg_dff/q_reg[10]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.098    -0.410    
    SLICE_X76Y26         FDRE (Hold_fdre_C_D)         0.120    -0.290    binary2BCD_inst4/shift_reg_dff/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 debouncer1/button_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync1/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.567    -0.597    debouncer1/clk_out1
    SLICE_X70Y57         FDRE                                         r  debouncer1/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  debouncer1/button_out_reg/Q
                         net (fo=2, routed)           0.067    -0.366    sync1/button_out
    SLICE_X70Y57         FDRE                                         r  sync1/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.839    -0.834    sync1/clk_out1
    SLICE_X70Y57         FDRE                                         r  sync1/signal_meta_reg/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X70Y57         FDRE (Hold_fdre_C_D)         0.060    -0.440    sync1/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst7/shift_reg_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.832%)  route 0.120ns (39.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.621    -0.543    binary2BCD_inst7/cnt_reg_dff/clk_out1
    SLICE_X57Y27         FDRE                                         r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/Q
                         net (fo=15, routed)          0.120    -0.282    binary2BCD_inst7/cnt_reg_dff/cnt_reg[3]
    SLICE_X56Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  binary2BCD_inst7/cnt_reg_dff/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    binary2BCD_inst7/shift_reg_dff/D[5]
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.892    -0.781    binary2BCD_inst7/shift_reg_dff/clk_out1
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[5]/C
                         clock pessimism              0.252    -0.530    
                         clock uncertainty            0.098    -0.432    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.121    -0.311    binary2BCD_inst7/shift_reg_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ram_ctrl_inst/addr_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.256ns (42.085%)  route 0.352ns (57.915%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.596    -0.568    ram_ctrl_inst/clk_out1
    SLICE_X73Y50         FDRE                                         r  ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ram_ctrl_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=36, routed)          0.352    -0.075    ram_ctrl_inst/state_reg[1]
    SLICE_X72Y49         LUT4 (Prop_lut4_I2_O)        0.045    -0.030 r  ram_ctrl_inst/addr_cnt[8]_i_9/O
                         net (fo=1, routed)           0.000    -0.030    ram_ctrl_inst/addr_cnt[8]_i_9_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.040 r  ram_ctrl_inst/addr_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.040    ram_ctrl_inst/addr_cnt_reg[8]_i_1_n_7
    SLICE_X72Y49         FDRE                                         r  ram_ctrl_inst/addr_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.931    -0.742    ram_ctrl_inst/clk_out1
    SLICE_X72Y49         FDRE                                         r  ram_ctrl_inst/addr_cnt_reg[8]/C
                         clock pessimism              0.504    -0.238    
                         clock uncertainty            0.098    -0.141    
    SLICE_X72Y49         FDRE (Hold_fdre_C_D)         0.105    -0.036    ram_ctrl_inst/addr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst7/shift_reg_dff/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.621    -0.543    binary2BCD_inst7/cnt_reg_dff/clk_out1
    SLICE_X57Y27         FDRE                                         r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  binary2BCD_inst7/cnt_reg_dff/q_reg[3]/Q
                         net (fo=15, routed)          0.122    -0.280    binary2BCD_inst7/cnt_reg_dff/cnt_reg[3]
    SLICE_X56Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  binary2BCD_inst7/cnt_reg_dff/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.235    binary2BCD_inst7/shift_reg_dff/D[4]
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.892    -0.781    binary2BCD_inst7/shift_reg_dff/clk_out1
    SLICE_X56Y27         FDRE                                         r  binary2BCD_inst7/shift_reg_dff/q_reg[4]/C
                         clock pessimism              0.252    -0.530    
                         clock uncertainty            0.098    -0.432    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.121    -0.311    binary2BCD_inst7/shift_reg_dff/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 binary2BCD_inst1/shift_reg_dff/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.645    -0.519    binary2BCD_inst1/shift_reg_dff/clk_out1
    SLICE_X77Y28         FDRE                                         r  binary2BCD_inst1/shift_reg_dff/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  binary2BCD_inst1/shift_reg_dff/q_reg[17]/Q
                         net (fo=1, routed)           0.101    -0.277    binary2BCD_inst1/BCD_out_reg_dff/Q[9]
    SLICE_X74Y28         FDRE                                         r  binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.918    -0.755    binary2BCD_inst1/BCD_out_reg_dff/clk_out1
    SLICE_X74Y28         FDRE                                         r  binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]/C
                         clock pessimism              0.251    -0.505    
                         clock uncertainty            0.098    -0.407    
    SLICE_X74Y28         FDRE (Hold_fdre_C_D)         0.052    -0.355    binary2BCD_inst1/BCD_out_reg_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bcd2bin_inst/shift_reg_dff/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bcd2bin_inst/shift_reg_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.327%)  route 0.128ns (40.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.598    -0.566    bcd2bin_inst/shift_reg_dff/clk_out1
    SLICE_X75Y52         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd2bin_inst/shift_reg_dff/q_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.298    bcd2bin_inst/cnt_reg_dff/Q[6]
    SLICE_X74Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  bcd2bin_inst/cnt_reg_dff/q[6]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.253    bcd2bin_inst/shift_reg_dff/D[6]
    SLICE_X74Y54         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/inst/clkout1_buf/O
                         net (fo=497, routed)         0.870    -0.803    bcd2bin_inst/shift_reg_dff/clk_out1
    SLICE_X74Y54         FDRE                                         r  bcd2bin_inst/shift_reg_dff/q_reg[6]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.098    -0.454    
    SLICE_X74Y54         FDRE (Hold_fdre_C_D)         0.120    -0.334    bcd2bin_inst/shift_reg_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.081    





