// Seed: 751179508
module module_0 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    output wor id_3,
    input supply1 id_4
);
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    input supply0 id_4
    , id_12,
    output logic id_5,
    input tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wand id_10
);
  always_comb @(posedge 1'b0) begin
    id_12 <= 1;
    id_5  <= 1;
  end
  module_0(
      id_10, id_0, id_8, id_1, id_6
  );
endmodule
