0.6
2018.1
Apr  4 2018
19:30:32
D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.srcs/sim_1/new/logic_tb.vhd,1527838169,vhdl,,,,logic_tb,,,,,,,,
D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.srcs/sources_1/new/counter_5_bit.vhd,1527838169,vhdl,,,,counter_5_bit,,,,,,,,
D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.srcs/sources_1/new/counter_8_bit.vhd,1527838169,vhdl,,,,counter_8_bit,,,,,,,,
D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.srcs/sources_1/new/logic.vhd,1527838169,vhdl,,,,logic,,,,,,,,
D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver/Led_Panel_Driver/Led_Panel_Driver.srcs/sources_1/new/state_machine.vhd,1527838169,vhdl,,,,state_machine,,,,,,,,
