// Seed: 993739626
`define pp_3 0
`define pp_4 0
`define pp_5 0
`timescale 1 ps / 1ps `default_nettype id_0 `timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  wire  id_3;
  logic id_4;
  type_0 #(
      .type_1(1)
  ) id_5 (
      .id_0(0),
      .id_1(1'b0),
      .id_2()
  );
  assign id_2 = 1 - 1 ? id_3[1^1'b0] : 1;
endmodule
