Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o G:/INTERNSHIP and PROJECT/DSD PROJECT/PWMgenerator/tb_PWM_Generator_Verilog_isim_beh.exe -prj G:/INTERNSHIP and PROJECT/DSD PROJECT/PWMgenerator/tb_PWM_Generator_Verilog_beh.prj work.tb_PWM_Generator_Verilog work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "G:/INTERNSHIP and PROJECT/DSD PROJECT/PWMgenerator/PWM_Generator_Verilog.v" into library work
Analyzing Verilog file "G:/INTERNSHIP and PROJECT/DSD PROJECT/PWMgenerator/tb_PWM_Generator_Verilog.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module DFF_PWM
Compiling module PWM_Generator_Verilog
Compiling module tb_PWM_Generator_Verilog
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable G:/INTERNSHIP and PROJECT/DSD PROJECT/PWMgenerator/tb_PWM_Generator_Verilog_isim_beh.exe
Fuse Memory Usage: 27764 KB
Fuse CPU Usage: 561 ms
