Tu mÃ¡Å¡ **parametrizovateÄ¾nÃ½ a znovupouÅ¾iteÄ¾nÃ½ modul** `ResetSync`, ktorÃ½ bezpeÄne **synchronizuje asynchrÃ³nny reset do Ä¾ubovoÄ¾nej clock domÃ©ny**:

---

## ğŸ“¦ `ResetSync.sv` â€“ Modul na synchronizÃ¡ciu resetu

```systemverilog
//=============================================================================
// Modul: ResetSync
// Popis: BezpeÄnÃ¡ synchronizÃ¡cia asynchrÃ³nneho resetu do hodinovej domÃ©ny
// Parametre:
//   N_STAGES â€“ poÄet registrov (typicky 2 pre beÅ¾nÃº synchronizÃ¡ciu)
//=============================================================================
module ResetSync #(
    parameter int N_STAGES = 2  // MÃ´Å¾eÅ¡ zmeniÅ¥ na 3 pre vyÅ¡Å¡iu odolnosÅ¥
) (
    input  logic clk,           // Hodiny cieÄ¾ovej domÃ©ny
    input  logic resetn_async,  // AsynchrÃ³nny reset, aktÃ­vne LOW
    output logic reset_sync     // SynchronizovanÃ½ reset, aktÃ­vne HIGH
);

    // Pole registrov pre synchronizÃ¡ciu
    logic [N_STAGES-1:0] sync_reg;

    // InicializÃ¡cia a synchronizÃ¡cia
    always_ff @(posedge clk or negedge resetn_async) begin
        if (!resetn_async)
            sync_reg <= '1;  // Reset synchronizÃ©rov na 1 (aktÃ­vny reset)
        else
            sync_reg <= {sync_reg[N_STAGES-2:0], 1'b0};
    end

    // VÃ½stup â€“ poslednÃ½ FF v reÅ¥azci
    assign reset_sync = sync_reg[N_STAGES-1];

endmodule
```

---

## âœ… PouÅ¾itie v tvojom top-level module

```systemverilog
logic reset_pix_sync;

ResetSync #(.N_STAGES(2)) reset_sync_inst (
    .clk           (pixel_clk),
    .resetn_async  (RESET_N),
    .reset_sync    (reset_pix_sync)
);
```

---

## ğŸ’¡ Tipy

* **Pre beÅ¾nÃ© pouÅ¾itie sÃº 2 etapy (`N_STAGES = 2`) Ãºplne dostatoÄnÃ©.**
* Pri **veÄ¾mi vysokÃ½ch frekvenciÃ¡ch alebo nÃ¡roÄnom ÄasovanÃ­** mÃ´Å¾eÅ¡ zvÃ½Å¡iÅ¥ na 3.
* MÃ´Å¾eÅ¡ si vytvoriÅ¥ aj viacero inÅ¡tanciÃ­ â€“ jednu pre kaÅ¾dÃº domÃ©nu hodÃ­n.

---

Ak chceÅ¡, mÃ´Å¾em ti k tomuto pridaÅ¥ aj:

* testbench,
* integrÃ¡ciu do Quartus projektu,
* alebo aj verziu s vÃ½stupom `resetn_sync` (aktÃ­vny LOW).
