{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741023806409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741023806409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 03 12:43:26 2025 " "Processing started: Mon Mar 03 12:43:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741023806409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741023806409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl_servo_controller -c vhdl_servo_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl_servo_controller -c vhdl_servo_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741023806409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741023807085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741023807085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/state_machine_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/state_machine_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_core-beh " "Found design unit 1: state_machine_core-beh" {  } { { "../../src/state_machine_core.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/state_machine_core.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741023814061 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine_core " "Found entity 1: state_machine_core" {  } { { "../../src/state_machine_core.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/state_machine_core.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741023814061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741023814061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/generic_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/generic_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter-beh " "Found design unit 1: generic_counter-beh" {  } { { "../../src/generic_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/generic_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741023814070 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "../../src/generic_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/generic_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741023814070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741023814070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/angle_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/angle_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 angle_counter-beh " "Found design unit 1: angle_counter-beh" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741023814088 ""} { "Info" "ISGN_ENTITY_NAME" "1 angle_counter " "Found entity 1: angle_counter" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741023814088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741023814088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/vhdl_servo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/vhdl_servo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_servo_controller-beh " "Found design unit 1: vhdl_servo_controller-beh" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741023814097 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_servo_controller " "Found entity 1: vhdl_servo_controller" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741023814097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741023814097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vhdl_servo_controller " "Elaborating entity \"vhdl_servo_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741023814141 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_next_s vhdl_servo_controller.vhd(37) " "Verilog HDL or VHDL warning at vhdl_servo_controller.vhd(37): object \"state_next_s\" assigned a value but never read" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741023814141 "|vhdl_servo_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addr_i vhdl_servo_controller.vhd(53) " "VHDL Signal Declaration warning at vhdl_servo_controller.vhd(53): used explicit default value for signal \"addr_i\" because signal was never assigned a value" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741023814141 "|vhdl_servo_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "write_en_i vhdl_servo_controller.vhd(54) " "VHDL Signal Declaration warning at vhdl_servo_controller.vhd(54): used explicit default value for signal \"write_en_i\" because signal was never assigned a value" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741023814141 "|vhdl_servo_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irq_s vhdl_servo_controller.vhd(172) " "VHDL Process Statement warning at vhdl_servo_controller.vhd(172): signal \"irq_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741023814141 "|vhdl_servo_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm_s vhdl_servo_controller.vhd(187) " "VHDL Process Statement warning at vhdl_servo_controller.vhd(187): signal \"pwm_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741023814141 "|vhdl_servo_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "angle_counter angle_counter:angle_proc " "Elaborating entity \"angle_counter\" for hierarchy \"angle_counter:angle_proc\"" {  } { { "../../src/vhdl_servo_controller.vhd" "angle_proc" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741023814241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter generic_counter:counter " "Elaborating entity \"generic_counter\" for hierarchy \"generic_counter:counter\"" {  } { { "../../src/vhdl_servo_controller.vhd" "counter" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741023814322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_core state_machine_core:state_machine " "Elaborating entity \"state_machine_core\" for hierarchy \"state_machine_core:state_machine\"" {  } { { "../../src/vhdl_servo_controller.vhd" "state_machine" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741023814376 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_pres_s state_machine_core.vhd(37) " "VHDL Process Statement warning at state_machine_core.vhd(37): signal \"state_pres_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/state_machine_core.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/state_machine_core.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741023814376 "|vhdl_servo_controller|state_machine_core:state_machine"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[31\] angle_counter:angle_proc\|angle_s\[31\]~_emulated angle_counter:angle_proc\|angle_s\[31\]~1 " "Register \"angle_counter:angle_proc\|angle_s\[31\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[31\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[31\]~1\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[30\] angle_counter:angle_proc\|angle_s\[30\]~_emulated angle_counter:angle_proc\|angle_s\[30\]~5 " "Register \"angle_counter:angle_proc\|angle_s\[30\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[30\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[30\]~5\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[29\] angle_counter:angle_proc\|angle_s\[29\]~_emulated angle_counter:angle_proc\|angle_s\[29\]~9 " "Register \"angle_counter:angle_proc\|angle_s\[29\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[29\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[29\]~9\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[28\] angle_counter:angle_proc\|angle_s\[28\]~_emulated angle_counter:angle_proc\|angle_s\[28\]~13 " "Register \"angle_counter:angle_proc\|angle_s\[28\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[28\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[28\]~13\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[27\] angle_counter:angle_proc\|angle_s\[27\]~_emulated angle_counter:angle_proc\|angle_s\[27\]~17 " "Register \"angle_counter:angle_proc\|angle_s\[27\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[27\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[27\]~17\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[26\] angle_counter:angle_proc\|angle_s\[26\]~_emulated angle_counter:angle_proc\|angle_s\[26\]~21 " "Register \"angle_counter:angle_proc\|angle_s\[26\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[26\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[26\]~21\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[25\] angle_counter:angle_proc\|angle_s\[25\]~_emulated angle_counter:angle_proc\|angle_s\[25\]~25 " "Register \"angle_counter:angle_proc\|angle_s\[25\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[25\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[25\]~25\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[24\] angle_counter:angle_proc\|angle_s\[24\]~_emulated angle_counter:angle_proc\|angle_s\[24\]~29 " "Register \"angle_counter:angle_proc\|angle_s\[24\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[24\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[24\]~29\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[23\] angle_counter:angle_proc\|angle_s\[23\]~_emulated angle_counter:angle_proc\|angle_s\[23\]~33 " "Register \"angle_counter:angle_proc\|angle_s\[23\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[23\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[23\]~33\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[22\] angle_counter:angle_proc\|angle_s\[22\]~_emulated angle_counter:angle_proc\|angle_s\[22\]~37 " "Register \"angle_counter:angle_proc\|angle_s\[22\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[22\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[22\]~37\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[21\] angle_counter:angle_proc\|angle_s\[21\]~_emulated angle_counter:angle_proc\|angle_s\[21\]~41 " "Register \"angle_counter:angle_proc\|angle_s\[21\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[21\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[21\]~41\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[20\] angle_counter:angle_proc\|angle_s\[20\]~_emulated angle_counter:angle_proc\|angle_s\[20\]~45 " "Register \"angle_counter:angle_proc\|angle_s\[20\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[20\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[20\]~45\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[19\] angle_counter:angle_proc\|angle_s\[19\]~_emulated angle_counter:angle_proc\|angle_s\[19\]~49 " "Register \"angle_counter:angle_proc\|angle_s\[19\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[19\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[19\]~49\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[18\] angle_counter:angle_proc\|angle_s\[18\]~_emulated angle_counter:angle_proc\|angle_s\[18\]~53 " "Register \"angle_counter:angle_proc\|angle_s\[18\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[18\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[18\]~53\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[17\] angle_counter:angle_proc\|angle_s\[17\]~_emulated angle_counter:angle_proc\|angle_s\[17\]~57 " "Register \"angle_counter:angle_proc\|angle_s\[17\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[17\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[17\]~57\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[16\] angle_counter:angle_proc\|angle_s\[16\]~_emulated angle_counter:angle_proc\|angle_s\[16\]~61 " "Register \"angle_counter:angle_proc\|angle_s\[16\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[16\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[16\]~61\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[15\] angle_counter:angle_proc\|angle_s\[15\]~_emulated angle_counter:angle_proc\|angle_s\[15\]~65 " "Register \"angle_counter:angle_proc\|angle_s\[15\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[15\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[15\]~65\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[14\] angle_counter:angle_proc\|angle_s\[14\]~_emulated angle_counter:angle_proc\|angle_s\[14\]~69 " "Register \"angle_counter:angle_proc\|angle_s\[14\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[14\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[14\]~69\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[13\] angle_counter:angle_proc\|angle_s\[13\]~_emulated angle_counter:angle_proc\|angle_s\[13\]~73 " "Register \"angle_counter:angle_proc\|angle_s\[13\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[13\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[13\]~73\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[12\] angle_counter:angle_proc\|angle_s\[12\]~_emulated angle_counter:angle_proc\|angle_s\[12\]~77 " "Register \"angle_counter:angle_proc\|angle_s\[12\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[12\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[12\]~77\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[11\] angle_counter:angle_proc\|angle_s\[11\]~_emulated angle_counter:angle_proc\|angle_s\[11\]~81 " "Register \"angle_counter:angle_proc\|angle_s\[11\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[11\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[11\]~81\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[10\] angle_counter:angle_proc\|angle_s\[10\]~_emulated angle_counter:angle_proc\|angle_s\[10\]~85 " "Register \"angle_counter:angle_proc\|angle_s\[10\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[10\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[10\]~85\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[9\] angle_counter:angle_proc\|angle_s\[9\]~_emulated angle_counter:angle_proc\|angle_s\[9\]~89 " "Register \"angle_counter:angle_proc\|angle_s\[9\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[9\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[9\]~89\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[8\] angle_counter:angle_proc\|angle_s\[8\]~_emulated angle_counter:angle_proc\|angle_s\[8\]~93 " "Register \"angle_counter:angle_proc\|angle_s\[8\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[8\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[8\]~93\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[7\] angle_counter:angle_proc\|angle_s\[7\]~_emulated angle_counter:angle_proc\|angle_s\[7\]~97 " "Register \"angle_counter:angle_proc\|angle_s\[7\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[7\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[7\]~97\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[6\] angle_counter:angle_proc\|angle_s\[6\]~_emulated angle_counter:angle_proc\|angle_s\[6\]~101 " "Register \"angle_counter:angle_proc\|angle_s\[6\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[6\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[6\]~101\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[5\] angle_counter:angle_proc\|angle_s\[5\]~_emulated angle_counter:angle_proc\|angle_s\[5\]~105 " "Register \"angle_counter:angle_proc\|angle_s\[5\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[5\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[5\]~105\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[4\] angle_counter:angle_proc\|angle_s\[4\]~_emulated angle_counter:angle_proc\|angle_s\[4\]~109 " "Register \"angle_counter:angle_proc\|angle_s\[4\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[4\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[4\]~109\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[3\] angle_counter:angle_proc\|angle_s\[3\]~_emulated angle_counter:angle_proc\|angle_s\[3\]~113 " "Register \"angle_counter:angle_proc\|angle_s\[3\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[3\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[3\]~113\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[2\] angle_counter:angle_proc\|angle_s\[2\]~_emulated angle_counter:angle_proc\|angle_s\[2\]~117 " "Register \"angle_counter:angle_proc\|angle_s\[2\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[2\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[2\]~117\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[1\] angle_counter:angle_proc\|angle_s\[1\]~_emulated angle_counter:angle_proc\|angle_s\[1\]~121 " "Register \"angle_counter:angle_proc\|angle_s\[1\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[1\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[1\]~121\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[0\] angle_counter:angle_proc\|angle_s\[0\]~_emulated angle_counter:angle_proc\|angle_s\[0\]~125 " "Register \"angle_counter:angle_proc\|angle_s\[0\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[0\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[0\]~125\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741023815324 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1741023815324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741023815515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741023816507 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741023816507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "418 " "Implemented 418 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741023816877 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741023816877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "382 " "Implemented 382 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741023816877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741023816877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741023817048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 03 12:43:37 2025 " "Processing ended: Mon Mar 03 12:43:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741023817048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741023817048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741023817048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741023817048 ""}
