set_property IOSTANDARD LVCMOS18 [get_ports dip_switches_8bits_tri_i[*]]


set_property PACKAGE_PIN H8 [get_ports {HDMI_SI5324_RST[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {HDMI_SI5324_RST[0]}]
set_property PACKAGE_PIN N8 [get_ports hdmi_tx_src_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_tx_src_scl_io]
set_property PACKAGE_PIN N9 [get_ports hdmi_tx_src_sda_io]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_tx_src_sda_io]
set_property PACKAGE_PIN N12 [get_ports hdmi_ctl_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_ctl_scl_io]
set_property PACKAGE_PIN P12 [get_ports hdmi_ctl_sda_io]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_ctl_sda_io]

set_property PACKAGE_PIN K24 [get_ports {pmod_in_tri_i[0]}]
set_property PACKAGE_PIN L23 [get_ports {pmod_in_tri_i[1]}]
set_property PACKAGE_PIN L22 [get_ports {pmod_in_tri_i[2]}]
set_property PACKAGE_PIN D7 [get_ports {pmod_in_tri_i[3]}]
set_property PACKAGE_PIN AP9 [get_ports {pmod_in_tri_i[4]}]
set_property PACKAGE_PIN AP10 [get_ports {pmod_in_tri_i[5]}]
set_property PACKAGE_PIN AP12 [get_ports {pmod_in_tri_i[6]}]
set_property PACKAGE_PIN AN12 [get_ports {pmod_in_tri_i[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_in_tri_i[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_in_tri_i[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_in_tri_i[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_in_tri_i[3]}]
set_property IOSTANDARD LVCMOS12 [get_ports {pmod_in_tri_i[4]}]
set_property IOSTANDARD LVCMOS12 [get_ports {pmod_in_tri_i[5]}]
set_property IOSTANDARD LVCMOS12 [get_ports {pmod_in_tri_i[6]}]
set_property IOSTANDARD LVCMOS12 [get_ports {pmod_in_tri_i[7]}]
set_property PACKAGE_PIN B23 [get_ports {pmod_out_tri_o[0]}]
set_property PACKAGE_PIN A23 [get_ports {pmod_out_tri_o[1]}]
set_property PACKAGE_PIN F25 [get_ports {pmod_out_tri_o[2]}]
set_property PACKAGE_PIN E20 [get_ports {pmod_out_tri_o[3]}]
set_property PACKAGE_PIN AN8 [get_ports {pmod_out_tri_o[4]}]
set_property PACKAGE_PIN AN9 [get_ports {pmod_out_tri_o[5]}]
set_property PACKAGE_PIN AP11 [get_ports {pmod_out_tri_o[6]}]
set_property PACKAGE_PIN AN11 [get_ports {pmod_out_tri_o[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_out_tri_o[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_out_tri_o[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_out_tri_o[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {pmod_out_tri_o[3]}]
set_property IOSTANDARD LVCMOS12 [get_ports {pmod_out_tri_o[4]}]
set_property IOSTANDARD LVCMOS12 [get_ports {pmod_out_tri_o[5]}]
set_property IOSTANDARD LVCMOS12 [get_ports {pmod_out_tri_o[6]}]
set_property IOSTANDARD LVCMOS12 [get_ports {pmod_out_tri_o[7]}]

set_property PACKAGE_PIN V8 [get_ports FMC_HPC0_GBTCLK0_M2C_clk_p]
set_property PACKAGE_PIN R10 [get_ports USER_MGT_SI570_CLOCK2_clk_p]
set_property PACKAGE_PIN Y8 [get_ports FMC_HPC1_GBTCLK0_M2C_clk_p]
set_property PACKAGE_PIN T8 [get_ports FMC_HPC0_GBTCLK1_M2C_clk_p]
set_property PACKAGE_PIN H9 [get_ports CLK_125_clk_p]
set_property IOSTANDARD DIFF_HSTL_I_DCI_18 [get_ports CLK_125_clk_p]
set_property PACKAGE_PIN D15 [get_ports CLK_74_25_clk_p]
set_property IOSTANDARD DIFF_HSTL_I_DCI_18 [get_ports CLK_74_25_clk_p]
set_property PACKAGE_PIN AD8 [get_ports HDMI_SI5324_OUT_clk_p]
set_property PACKAGE_PIN AA10 [get_ports USER_SMA_MGT_CLOCK_clk_p]
set_property PACKAGE_PIN W10 [get_ports SFP_SI5328_OUT_clk_p]
set_property PACKAGE_PIN AC10 [get_ports HDMI_RX_CLK_clk_p]
set_property PACKAGE_PIN U10 [get_ports USER_MGT_SI570_CLOCK1_clk_p]
set_property PACKAGE_PIN G14 [get_ports HDMI_REC_CLOCK_P]
set_property IOSTANDARD LVDS [get_ports HDMI_REC_CLOCK_P]
set_property PACKAGE_PIN F13 [get_ports HDMI_REC_CLOCK_N]
set_property IOSTANDARD LVDS [get_ports HDMI_REC_CLOCK_N]

set_property PACKAGE_PIN E15 [get_ports FMC_HPC0_CLK0_M2C_clk_p]
set_property IOSTANDARD DIFF_HSTL_I_DCI_18 [get_ports FMC_HPC0_CLK0_M2C_clk_p]
set_property IOSTANDARD DIFF_HSTL_I_DCI_18 [get_ports FMC_HPC0_CLK0_M2C_clk_n]
set_property PACKAGE_PIN G10 [get_ports FMC_HPC0_CLK1_M2C_clk_p]
set_property IOSTANDARD DIFF_HSTL_I_DCI_18 [get_ports FMC_HPC0_CLK1_M2C_clk_p]
set_property IOSTANDARD DIFF_HSTL_I_DCI_18 [get_ports FMC_HPC0_CLK1_M2C_clk_n]
set_property PACKAGE_PIN F23 [get_ports FMC_HPC1_CLK0_M2C_clk_p]
set_property IOSTANDARD DIFF_HSTL_I_DCI_18 [get_ports FMC_HPC1_CLK0_M2C_clk_p]
set_property IOSTANDARD DIFF_HSTL_I_DCI_18 [get_ports FMC_HPC1_CLK0_M2C_clk_n]
set_property PACKAGE_PIN B20 [get_ports i2c_sda]
set_property IOSTANDARD LVCMOS18 [get_ports i2c_sda]
set_property PACKAGE_PIN A22 [get_ports i2c_sclk]
set_property IOSTANDARD LVCMOS18 [get_ports i2c_sclk]

set_property PACKAGE_PIN B21 [get_ports sdi_iic_scl_io]
set_property IOSTANDARD LVCMOS18 [get_ports sdi_iic_scl_io]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
