module lfsr( 
input clk,
input reset,
output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
	 
	always @(posedge clk) begin
		if (reset)
			r_reg <= 5'h1;
		else 
			r_reg <= r_next;
	end
	
	assign r_next = { r_reg[3]^r_reg[4], r_reg[0], r_reg[2], r_reg[4], r_reg[1] };
	
	assign feedback_value = r_reg[2]^r_reg[4];
	
	assign q = r_reg[4:0];
	
endmodule