TILE: S_IO
# {side: <>, source_name: <>, X-offset: <>, Y-offset: <>, destination_name: <>, wires: <>}
INCLUDE:
PORTS:
    # {side: SOUTH, name: out2, inOut: output, wires: 32, terminal: true},
    # {side: SOUTH, name: in2, inOut: input, wires: 32, terminal: true},
    - {side: NORTH, name: in0, inOut: input, wires: 32, terminal: false}
    - {side: NORTH, name: out0, inOut: output, wires: 32, terminal: false}

    - {side: NORTH, name: pred_in0, inOut: input, wires: 1, terminal: false}
    - {side: NORTH, name: pred_out0, inOut: output, wires: 1, terminal: false}

WIRES:
  - {source_name: out0, X-offset:  0, Y-offset: 1, destination_name: in2}
  - {source_name: pred_out0, X-offset:  0, Y-offset: 1, destination_name: pred_in2}
  
BELS:
  - {BEL: ../include/IO.v, prefix: "S_"}
  - {BEL: ../include/IO.v, prefix: "S_pred_", param: {WIDTH: 1}}

MATRIX: ./list.py
# CONFIG_MEM: S_IO_ConfigMem.csv