INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/expriment3_2/booth2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/expriment3_2/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3380] identifier 'test_cnt2_end' is used before its declaration [D:/VivadoProject/expriment3_2/testbench.v:65]
