{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703695684657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703695684657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 00:48:04 2023 " "Processing started: Thu Dec 28 00:48:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703695684657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695684657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BallCompetition -c BallCompetition " "Command: quartus_map --read_settings_files=on --write_settings_files=off BallCompetition -c BallCompetition" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695684657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703695685080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703695685080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ballcompetition.v 1 1 " "Found 1 design units, including 1 entities, in source file ballcompetition.v" { { "Info" "ISGN_ENTITY_NAME" "1 BallCompetition " "Found entity 1: BallCompetition" {  } { { "BallCompetition.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/segment.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "key_debounce.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/key_debounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689428 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Display.v(215) " "Verilog HDL Expression warning at Display.v(215): truncated literal to match 4 bits" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1703695689431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Display.v(216) " "Verilog HDL Expression warning at Display.v(216): truncated literal to match 4 bits" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1703695689431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Display.v(294) " "Verilog HDL Expression warning at Display.v(294): truncated literal to match 4 bits" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 294 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1703695689431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Display.v(295) " "Verilog HDL Expression warning at Display.v(295): truncated literal to match 4 bits" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 295 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1703695689432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ballcompetition_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ballcompetition_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BallCompetition_tb " "Found entity 1: BallCompetition_tb" {  } { { "BallCompetition_tb.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BallCompetition " "Elaborating entity \"BallCompetition\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703695689506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:key0 " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:key0\"" {  } { { "BallCompetition.v" "key0" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703695689509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_debounce.v(50) " "Verilog HDL assignment warning at key_debounce.v(50): truncated value with size 32 to match size of target (20)" {  } { { "key_debounce.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/key_debounce.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689510 "|BallCompetition|key_debounce:key0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:u_Display " "Elaborating entity \"Display\" for hierarchy \"Display:u_Display\"" {  } { { "BallCompetition.v" "u_Display" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703695689511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(47) " "Verilog HDL assignment warning at Display.v(47): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689512 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Display.v(48) " "Verilog HDL assignment warning at Display.v(48): truncated value with size 32 to match size of target (3)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(64) " "Verilog HDL assignment warning at Display.v(64): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Display.v(65) " "Verilog HDL assignment warning at Display.v(65): truncated value with size 32 to match size of target (3)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Display.v(80) " "Verilog HDL assignment warning at Display.v(80): truncated value with size 32 to match size of target (24)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(99) " "Verilog HDL assignment warning at Display.v(99): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(100) " "Verilog HDL assignment warning at Display.v(100): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(103) " "Verilog HDL assignment warning at Display.v(103): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(104) " "Verilog HDL assignment warning at Display.v(104): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(107) " "Verilog HDL assignment warning at Display.v(107): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(108) " "Verilog HDL assignment warning at Display.v(108): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display.v(97) " "Verilog HDL Case Statement information at Display.v(97): all case item expressions in this case statement are onehot" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(118) " "Verilog HDL assignment warning at Display.v(118): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(119) " "Verilog HDL assignment warning at Display.v(119): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(122) " "Verilog HDL assignment warning at Display.v(122): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(123) " "Verilog HDL assignment warning at Display.v(123): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(126) " "Verilog HDL assignment warning at Display.v(126): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Display.v(127) " "Verilog HDL assignment warning at Display.v(127): truncated value with size 32 to match size of target (7)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display.v(116) " "Verilog HDL Case Statement information at Display.v(116): all case item expressions in this case statement are onehot" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Display.v(165) " "Verilog HDL assignment warning at Display.v(165): truncated value with size 32 to match size of target (24)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Display.v(184) " "Verilog HDL assignment warning at Display.v(184): truncated value with size 32 to match size of target (24)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(222) " "Verilog HDL assignment warning at Display.v(222): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(223) " "Verilog HDL assignment warning at Display.v(223): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(227) " "Verilog HDL assignment warning at Display.v(227): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(228) " "Verilog HDL assignment warning at Display.v(228): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(232) " "Verilog HDL assignment warning at Display.v(232): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(233) " "Verilog HDL assignment warning at Display.v(233): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(237) " "Verilog HDL assignment warning at Display.v(237): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(238) " "Verilog HDL assignment warning at Display.v(238): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(243) " "Verilog HDL assignment warning at Display.v(243): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(244) " "Verilog HDL assignment warning at Display.v(244): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(246) " "Verilog HDL assignment warning at Display.v(246): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(247) " "Verilog HDL assignment warning at Display.v(247): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(253) " "Verilog HDL assignment warning at Display.v(253): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Display.v(258) " "Verilog HDL assignment warning at Display.v(258): truncated value with size 7 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(270) " "Verilog HDL assignment warning at Display.v(270): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(271) " "Verilog HDL assignment warning at Display.v(271): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(273) " "Verilog HDL assignment warning at Display.v(273): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(274) " "Verilog HDL assignment warning at Display.v(274): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(276) " "Verilog HDL assignment warning at Display.v(276): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(277) " "Verilog HDL assignment warning at Display.v(277): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display.v(268) " "Verilog HDL Case Statement information at Display.v(268): all case item expressions in this case statement are onehot" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(283) " "Verilog HDL assignment warning at Display.v(283): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(284) " "Verilog HDL assignment warning at Display.v(284): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(286) " "Verilog HDL assignment warning at Display.v(286): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(287) " "Verilog HDL assignment warning at Display.v(287): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(289) " "Verilog HDL assignment warning at Display.v(289): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(290) " "Verilog HDL assignment warning at Display.v(290): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display.v(281) " "Verilog HDL Case Statement information at Display.v(281): all case item expressions in this case statement are onehot" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 281 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1703695689513 "|BallCompetition|Display:u_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:u_segment " "Elaborating entity \"segment\" for hierarchy \"segment:u_segment\"" {  } { { "BallCompetition.v" "u_segment" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703695689514 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 segment.v(10) " "Net \"seg.data_a\" at segment.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/segment.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703695689514 "|BallCompetition|segment:u_segment"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 segment.v(10) " "Net \"seg.waddr_a\" at segment.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/segment.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703695689514 "|BallCompetition|segment:u_segment"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 segment.v(10) " "Net \"seg.we_a\" at segment.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/segment.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703695689514 "|BallCompetition|segment:u_segment"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 17 D:/Fan Ruixin/Quartus test/BallCompetition/db/BallCompetition.ram0_segment_b1ef0119.hdl.mif " "Memory depth (32) in the design file differs from memory depth (17) in the Memory Initialization File \"D:/Fan Ruixin/Quartus test/BallCompetition/db/BallCompetition.ram0_segment_b1ef0119.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1703695689664 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "segment:u_segment\|seg " "RAM logic \"segment:u_segment\|seg\" is uninferred because MIF is not supported for the selected family" {  } { { "segment.v" "seg" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/segment.v" 10 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1703695689678 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1703695689678 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "23 " "Inferred 23 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div1\"" {  } { { "Display.v" "Div1" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 228 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div8\"" {  } { { "Display.v" "Div8" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div7\"" {  } { { "Display.v" "Div7" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div6\"" {  } { { "Display.v" "Div6" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div2\"" {  } { { "Display.v" "Div2" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div0\"" {  } { { "Display.v" "Div0" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 223 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div5\"" {  } { { "Display.v" "Div5" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div10\"" {  } { { "Display.v" "Div10" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 287 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div9\"" {  } { { "Display.v" "Div9" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 284 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div11\"" {  } { { "Display.v" "Div11" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 290 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Div3\"" {  } { { "Display.v" "Div3" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod10\"" {  } { { "Display.v" "Mod10" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 286 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod11\"" {  } { { "Display.v" "Mod11" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 289 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod9\"" {  } { { "Display.v" "Mod9" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod7\"" {  } { { "Display.v" "Mod7" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 273 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod8\"" {  } { { "Display.v" "Mod8" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod6\"" {  } { { "Display.v" "Mod6" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 270 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod2\"" {  } { { "Display.v" "Mod2" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod0\"" {  } { { "Display.v" "Mod0" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 222 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod1\"" {  } { { "Display.v" "Mod1" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod5\"" {  } { { "Display.v" "Mod5" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 246 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod4\"" {  } { { "Display.v" "Mod4" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:u_Display\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:u_Display\|Mod3\"" {  } { { "Display.v" "Mod3" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695689752 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703695689752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:u_Display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Display:u_Display\|lpm_divide:Div1\"" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 228 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703695689804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:u_Display\|lpm_divide:Div1 " "Instantiated megafunction \"Display:u_Display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695689804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695689804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695689804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695689804 ""}  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 228 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703695689804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:u_Display\|lpm_divide:Div8 " "Elaborated megafunction instantiation \"Display:u_Display\|lpm_divide:Div8\"" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 277 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703695689943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:u_Display\|lpm_divide:Div8 " "Instantiated megafunction \"Display:u_Display\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695689943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695689943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695689943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695689943 ""}  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 277 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703695689943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_8sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695689988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695689988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695690006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695690006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:u_Display\|lpm_divide:Mod10 " "Elaborated megafunction instantiation \"Display:u_Display\|lpm_divide:Mod10\"" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 286 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703695690047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:u_Display\|lpm_divide:Mod10 " "Instantiated megafunction \"Display:u_Display\|lpm_divide:Mod10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690047 ""}  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 286 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703695690047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkl " "Found entity 1: lpm_divide_bkl" {  } { { "db/lpm_divide_bkl.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_bkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695690077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695690077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:u_Display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Display:u_Display\|lpm_divide:Mod0\"" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703695690105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:u_Display\|lpm_divide:Mod0 " "Instantiated megafunction \"Display:u_Display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690105 ""}  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703695690105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695690137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695690137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:u_Display\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"Display:u_Display\|lpm_divide:Mod4\"" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703695690150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:u_Display\|lpm_divide:Mod4 " "Instantiated megafunction \"Display:u_Display\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703695690150 ""}  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703695690150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7kl " "Found entity 1: lpm_divide_7kl" {  } { { "db/lpm_divide_7kl.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/lpm_divide_7kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695690179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695690179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695690195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695690195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_oee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703695690210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695690210 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 220 -1 0 } } { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 52 -1 0 } } { "Display.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/Display.v" 151 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703695690357 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1703695690357 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_1\[7\] GND " "Pin \"seg_led_1\[7\]\" is stuck at GND" {  } { { "BallCompetition.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703695690465 "|BallCompetition|seg_led_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_1\[8\] GND " "Pin \"seg_led_1\[8\]\" is stuck at GND" {  } { { "BallCompetition.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703695690465 "|BallCompetition|seg_led_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_2\[7\] GND " "Pin \"seg_led_2\[7\]\" is stuck at GND" {  } { { "BallCompetition.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703695690465 "|BallCompetition|seg_led_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_2\[8\] GND " "Pin \"seg_led_2\[8\]\" is stuck at GND" {  } { { "BallCompetition.v" "" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/BallCompetition.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703695690465 "|BallCompetition|seg_led_2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703695690465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703695690509 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Display:u_Display\|lpm_divide:Div5\|lpm_divide_8sl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"Display:u_Display\|lpm_divide:Div5\|lpm_divide_8sl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695691158 ""} { "Info" "ISCL_SCL_CELL_NAME" "Display:u_Display\|lpm_divide:Div5\|lpm_divide_8sl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"Display:u_Display\|lpm_divide:Div5\|lpm_divide_8sl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf" 47 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695691158 ""} { "Info" "ISCL_SCL_CELL_NAME" "Display:u_Display\|lpm_divide:Mod5\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"Display:u_Display\|lpm_divide:Mod5\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695691158 ""} { "Info" "ISCL_SCL_CELL_NAME" "Display:u_Display\|lpm_divide:Mod5\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"Display:u_Display\|lpm_divide:Mod5\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/Fan Ruixin/Quartus test/BallCompetition/db/alt_u_div_uee.tdf" 47 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1703695691158 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1703695691158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703695691279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703695691279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1403 " "Implemented 1403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703695691354 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703695691354 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1366 " "Implemented 1366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703695691354 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703695691354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703695691366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 00:48:11 2023 " "Processing ended: Thu Dec 28 00:48:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703695691366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703695691366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703695691366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703695691366 ""}
