[{"page": 2, "quote": "The SAM can achieve nearly 100% memory density by allowing variable-latency memory access while suppressing the increase of average latency by concealing it with other bottlenecks."}, {"page": 2, "quote": "LSQCA can be considered a form of memory hierarchy, which can improve average latency by utilizing the access locality in quantum programs."}, {"page": 5, "quote": "A common feature of these floorplans is that all the data cells have at least one neighboring auxiliary cell, and any pair of data cells has a path of auxiliary cells between them."}, {"page": 5, "quote": "Optimization of this arrangement is equal to finding efficient floorplans, i.e., finding allocations of data and auxiliary cells to maximize the performance of FTQCs."}, {"page": 5, "quote": "This feature guarantees that any logical operation on any target data cells can be executed with a constant latency."}, {"page": 6, "quote": "These two instructions provide the abstraction to enable LSQCA, where programmers can concentrate on the semantics of the application independently to the logical qubit allocation."}, {"page": 6, "quote": "LSQCA consists of three components: (1) Scan-Access Memory (SAM), (2) Computational Register (CR), and (3) Magic State Factory (MSF) for generating magic states."}, {"page": 6, "quote": "The most characteristic instructions in the LSQCA are LD and ST, which specify the address or identifier of SAM and CR and move logical qubits between them."}, {"page": 8, "quote": "Point SAM aims to maximize memory efficiency, whereas line SAM focuses on access latency improvement by exploiting the nature of logical operations on surface code and spatial locality of logical qubit references."}, {"page": 8, "quote": "The left column of CR acts as a port to connect to SAM."}, {"page": 9, "quote": "The above three tunability, CR size, scan cells in SAM, and SAM bank count, trade the memory density with available ILP, memory-access latency, and memory bandwidth, respectively."}, {"page": 10, "quote": "The basic LSQCA assumes every target data cell must be loaded to the CR region before operations."}, {"page": 11, "quote": "By allocating heavily accessed logical qubits to the conventional regions, we can reduce the number of load/store instructions to facilitate faster and more memory-efficient computation."}, {"page": 13, "quote": "The essential concept of LSQCA is to divide the qubit space into computing space (CR) and high-memory-density space (SAM) at a logical level and improve the memory density while concealing CPI overheads."}, {"page": 13, "quote": "This design space is available in architectures with a 2D-grid array of surface-code patches with nearest-neighboring interactions, which is a standard model in many FTQC theories and architectures."}, {"page": 13, "quote": "Thus, while we might need to refurbish the concept for point- and line-SAM, the idea of LSQCA would be versatile to improve memory density by modestly sacrificing CPI in various architectures."}, {"page": 14, "quote": "Our numerical evaluation with practical instances indicates that our architecture improves memory density while concealing the penalty of memory access latency."}, {"page": 14, "quote": "Our paper focuses on exploiting inherent algorithm structures such as access locality and instruction parallelism in addition to T -gate information."}, {"page": 14, "quote": "This architecture enables efficient storage for rarely-accessed qubits and virtualized addressing for abstract components, SAM banks, CR, and MSFs."}]