// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _open_port_HH_
#define _open_port_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct open_port : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > listenPortStatus_V_dout;
    sc_in< sc_logic > listenPortStatus_V_empty_n;
    sc_out< sc_logic > listenPortStatus_V_read;
    sc_in< sc_lv<81> > notifications_V_dout;
    sc_in< sc_logic > notifications_V_empty_n;
    sc_out< sc_logic > notifications_V_read;
    sc_out< sc_lv<16> > listenPort_V_V_din;
    sc_in< sc_logic > listenPort_V_V_full_n;
    sc_out< sc_logic > listenPort_V_V_write;
    sc_out< sc_lv<32> > readRequest_V_din;
    sc_in< sc_logic > readRequest_V_full_n;
    sc_out< sc_logic > readRequest_V_write;


    // Module declarations
    open_port(sc_module_name name);
    SC_HAS_PROCESS(open_port);

    ~open_port();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_lv<1> > brmerge_fu_117_p2;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_66_p3;
    sc_signal< bool > ap_predicate_op11_read_state1;
    sc_signal< sc_lv<1> > tmp_2_nbreadreq_fu_80_p3;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_lv<1> > brmerge_reg_165;
    sc_signal< sc_lv<1> > tmp_2_reg_173;
    sc_signal< sc_lv<1> > tmp_s_reg_177;
    sc_signal< bool > ap_predicate_op34_write_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > listenDone;
    sc_signal< sc_lv<1> > waitPortStatus;
    sc_signal< sc_logic > listenPort_V_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > listenPortStatus_V_blk_n;
    sc_signal< sc_logic > notifications_V_blk_n;
    sc_signal< sc_logic > readRequest_V_blk_n;
    sc_signal< sc_lv<1> > tmp_s_fu_151_p2;
    sc_signal< sc_lv<32> > tmp_1_fu_157_p1;
    sc_signal< sc_lv<32> > tmp_1_reg_181;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > tmp_length_V_fu_141_p4;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_96;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_7;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_condition_96();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_predicate_op11_read_state1();
    void thread_ap_predicate_op34_write_state2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_brmerge_fu_117_p2();
    void thread_listenPortStatus_V_blk_n();
    void thread_listenPortStatus_V_read();
    void thread_listenPort_V_V_blk_n();
    void thread_listenPort_V_V_din();
    void thread_listenPort_V_V_write();
    void thread_notifications_V_blk_n();
    void thread_notifications_V_read();
    void thread_readRequest_V_blk_n();
    void thread_readRequest_V_din();
    void thread_readRequest_V_write();
    void thread_tmp_1_fu_157_p1();
    void thread_tmp_2_nbreadreq_fu_80_p3();
    void thread_tmp_length_V_fu_141_p4();
    void thread_tmp_nbreadreq_fu_66_p3();
    void thread_tmp_s_fu_151_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
