

================================================================
== Vitis HLS Report for 'input_layer_Pipeline_WEIGHTS_LOOP_0'
================================================================
* Date:           Mon Oct 28 16:02:32 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65540|  20.000 ns|  0.655 ms|    2|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_0  |        0|    65538|         5|          1|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv3_i7 = alloca i32 1"   --->   Operation 8 'alloca' 'conv3_i7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 9 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 12 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 13 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln61_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln61_1"   --->   Operation 14 'read' 'zext_ln61_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln155_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln155"   --->   Operation 15 'read' 'zext_ln155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln61_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln61"   --->   Operation 16 'read' 'zext_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln61_1_cast = zext i14 %zext_ln61_1_read"   --->   Operation 17 'zext' 'zext_ln61_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln155_cast = zext i1 %zext_ln155_read"   --->   Operation 18 'zext' 'zext_ln155_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln61_cast = zext i14 %zext_ln61_read"   --->   Operation 19 'zext' 'zext_ln61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln61_cast, i64 %weight_index"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %zext_ln155_cast, i16 %conv3_i7"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%weight_index_1 = load i64 %weight_index" [src/RNI.cpp:63]   --->   Operation 23 'load' 'weight_index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.52ns)   --->   "%icmp_ln61 = icmp_eq  i64 %weight_index_1, i64 %zext_ln61_1_cast" [src/RNI.cpp:61]   --->   Operation 25 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc.split, void %for.inc25.loopexit.exitStub" [src/RNI.cpp:61]   --->   Operation 26 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_1" [src/RNI.cpp:63]   --->   Operation 27 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:63]   --->   Operation 28 'load' 'WEIGHTS_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11328> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i64 %weight_index_1" [src/RNI.cpp:63]   --->   Operation 29 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.52ns)   --->   "%add_ln61 = add i64 %weight_index_1, i64 1" [src/RNI.cpp:61]   --->   Operation 30 'add' 'add_ln61' <Predicate = (!icmp_ln61)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln61 = store i64 %add_ln61, i64 %weight_index" [src/RNI.cpp:61]   --->   Operation 31 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:63]   --->   Operation 32 'load' 'WEIGHTS_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11328> <ROM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i8 %WEIGHTS_load" [src/RNI.cpp:63]   --->   Operation 33 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.82ns)   --->   "%trunc_ln63_1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i2 %trunc_ln63" [src/RNI.cpp:63]   --->   Operation 34 'mux' 'trunc_ln63_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [3/3] (1.05ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63 = mul i16 %trunc_ln63_1, i16 %sext_ln63" [src/RNI.cpp:63]   --->   Operation 35 'mul' 'mul_ln63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 36 [2/3] (1.05ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63 = mul i16 %trunc_ln63_1, i16 %sext_ln63" [src/RNI.cpp:63]   --->   Operation 36 'mul' 'mul_ln63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%conv3_i7_load = load i16 %conv3_i7" [src/RNI.cpp:63]   --->   Operation 37 'load' 'conv3_i7_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63 = mul i16 %trunc_ln63_1, i16 %sext_ln63" [src/RNI.cpp:63]   --->   Operation 38 'mul' 'mul_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63 = add i16 %mul_ln63, i16 %conv3_i7_load" [src/RNI.cpp:63]   --->   Operation 39 'add' 'add_ln63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%conv3_i7_load_1 = load i16 %conv3_i7"   --->   Operation 45 'load' 'conv3_i7_load_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv3_i7_out, i16 %conv3_i7_load_1"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:61]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/RNI.cpp:61]   --->   Operation 41 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63 = add i16 %mul_ln63, i16 %conv3_i7_load" [src/RNI.cpp:63]   --->   Operation 42 'add' 'add_ln63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln61 = store i16 %add_ln63, i16 %conv3_i7" [src/RNI.cpp:61]   --->   Operation 43 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc" [src/RNI.cpp:61]   --->   Operation 44 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln61]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln155]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln61_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv3_i7               (alloca           ) [ 0111111]
weight_index           (alloca           ) [ 0110000]
p_read_1               (read             ) [ 0111000]
p_read_2               (read             ) [ 0111000]
p_read_3               (read             ) [ 0111000]
p_read_4               (read             ) [ 0111000]
zext_ln61_1_read       (read             ) [ 0000000]
zext_ln155_read        (read             ) [ 0000000]
zext_ln61_read         (read             ) [ 0000000]
zext_ln61_1_cast       (zext             ) [ 0110000]
zext_ln155_cast        (zext             ) [ 0000000]
zext_ln61_cast         (zext             ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
weight_index_1         (load             ) [ 0000000]
specpipeline_ln0       (specpipeline     ) [ 0000000]
icmp_ln61              (icmp             ) [ 0111110]
br_ln61                (br               ) [ 0000000]
WEIGHTS_addr           (getelementptr    ) [ 0101000]
trunc_ln63             (trunc            ) [ 0101000]
add_ln61               (add              ) [ 0000000]
store_ln61             (store            ) [ 0000000]
WEIGHTS_load           (load             ) [ 0000000]
sext_ln63              (sext             ) [ 0100110]
trunc_ln63_1           (mux              ) [ 0100110]
conv3_i7_load          (load             ) [ 0100001]
mul_ln63               (mul              ) [ 0100001]
speclooptripcount_ln61 (speclooptripcount) [ 0000000]
specloopname_ln61      (specloopname     ) [ 0000000]
add_ln63               (add              ) [ 0000000]
store_ln61             (store            ) [ 0000000]
br_ln61                (br               ) [ 0000000]
conv3_i7_load_1        (load             ) [ 0000000]
write_ln0              (write            ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln61">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln155">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln61_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv3_i7_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i7_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="WEIGHTS">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="conv3_i7_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_i7/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="weight_index_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_3_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_4_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln61_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="14" slack="0"/>
<pin id="87" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln61_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln155_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln155_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln61_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="14" slack="0"/>
<pin id="99" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln61_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="WEIGHTS_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="64" slack="0"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln61_1_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln155_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln61_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="weight_index_1_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln61_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="14" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln63_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln61_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln61_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln63_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln63_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2"/>
<pin id="175" dir="0" index="2" bw="16" slack="2"/>
<pin id="176" dir="0" index="3" bw="16" slack="2"/>
<pin id="177" dir="0" index="4" bw="16" slack="2"/>
<pin id="178" dir="0" index="5" bw="2" slack="1"/>
<pin id="179" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="trunc_ln63_1/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="conv3_i7_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="4"/>
<pin id="183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_i7_load/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln61_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="5"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="conv3_i7_load_1_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="4"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_i7_load_1/5 "/>
</bind>
</comp>

<comp id="192" class="1007" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63/3 add_ln63/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="conv3_i7_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv3_i7 "/>
</bind>
</comp>

<comp id="209" class="1005" name="weight_index_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="216" class="1005" name="p_read_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="2"/>
<pin id="218" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="p_read_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="2"/>
<pin id="223" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="p_read_3_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="2"/>
<pin id="228" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="231" class="1005" name="p_read_4_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="2"/>
<pin id="233" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="236" class="1005" name="zext_ln61_1_cast_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61_1_cast "/>
</bind>
</comp>

<comp id="241" class="1005" name="icmp_ln61_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="3"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="245" class="1005" name="WEIGHTS_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="trunc_ln63_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln63 "/>
</bind>
</comp>

<comp id="255" class="1005" name="sext_ln63_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="1"/>
<pin id="257" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63 "/>
</bind>
</comp>

<comp id="260" class="1005" name="trunc_ln63_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln63_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="conv3_i7_load_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="1"/>
<pin id="267" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i7_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="84" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="90" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="96" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="126" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="144" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="116" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="197"><net_src comp="172" pin="6"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="168" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="181" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="204"><net_src comp="52" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="212"><net_src comp="56" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="219"><net_src comp="60" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="224"><net_src comp="66" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="229"><net_src comp="72" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="234"><net_src comp="78" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="239"><net_src comp="122" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="244"><net_src comp="148" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="109" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="253"><net_src comp="153" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="172" pin=5"/></net>

<net id="258"><net_src comp="168" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="263"><net_src comp="172" pin="6"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="268"><net_src comp="181" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="192" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_i7_out | {5 }
 - Input state : 
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : zext_ln61 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : zext_ln155 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : zext_ln61_1 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read1 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read2 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read3 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : WEIGHTS | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln61 : 1
		br_ln61 : 2
		WEIGHTS_addr : 1
		WEIGHTS_load : 2
		trunc_ln63 : 1
		add_ln61 : 1
		store_ln61 : 2
	State 3
		sext_ln63 : 1
		mul_ln63 : 2
	State 4
	State 5
		add_ln63 : 1
		write_ln0 : 1
	State 6
		store_ln61 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln61_fu_148      |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln61_fu_157       |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |     trunc_ln63_1_fu_172     |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_192         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     p_read_1_read_fu_60     |    0    |    0    |    0    |
|          |     p_read_2_read_fu_66     |    0    |    0    |    0    |
|          |     p_read_3_read_fu_72     |    0    |    0    |    0    |
|   read   |     p_read_4_read_fu_78     |    0    |    0    |    0    |
|          | zext_ln61_1_read_read_fu_84 |    0    |    0    |    0    |
|          |  zext_ln155_read_read_fu_90 |    0    |    0    |    0    |
|          |  zext_ln61_read_read_fu_96  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_102   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   zext_ln61_1_cast_fu_122   |    0    |    0    |    0    |
|   zext   |    zext_ln155_cast_fu_126   |    0    |    0    |    0    |
|          |    zext_ln61_cast_fu_130    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln63_fu_153      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln63_fu_168      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   162   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  WEIGHTS_addr_reg_245  |   14   |
|  conv3_i7_load_reg_265 |   16   |
|    conv3_i7_reg_201    |   16   |
|    icmp_ln61_reg_241   |    1   |
|    p_read_1_reg_216    |   16   |
|    p_read_2_reg_221    |   16   |
|    p_read_3_reg_226    |   16   |
|    p_read_4_reg_231    |   16   |
|    sext_ln63_reg_255   |   16   |
|  trunc_ln63_1_reg_260  |   16   |
|   trunc_ln63_reg_250   |    2   |
|  weight_index_reg_209  |   64   |
|zext_ln61_1_cast_reg_236|   64   |
+------------------------+--------+
|          Total         |   273  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_192    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_192    |  p1  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  4.8833 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   162  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   32   |
|  Register |    -   |    -   |   273  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   273  |   194  |
+-----------+--------+--------+--------+--------+
