
---------- Begin Simulation Statistics ----------
final_tick                                64639084500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67465344                       # Number of bytes of host memory used
host_seconds                                  1802.61                       # Real time elapsed on the host
host_tick_rate                               35858549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.064639                       # Number of seconds simulated
sim_ticks                                 64639084500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 175630457                       # number of cc regfile reads
system.cpu.cc_regfile_writes                171514461                       # number of cc regfile writes
system.cpu.committedInsts::0                 99985095                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            199985095                       # Number of Instructions Simulated
system.cpu.committedOps::0                  155205926                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  155229019                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              310434945                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.292974                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.292782                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.646439                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  14949662                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 11464347                       # number of floating regfile writes
system.cpu.idleCycles                           98243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1336054                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              12122003                       # Number of branches executed
system.cpu.iew.exec_branches::1              12134772                       # Number of branches executed
system.cpu.iew.exec_branches::total          24256775                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.648394                       # Inst execution rate
system.cpu.iew.exec_refs::0                  44907352                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  44931481                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              89838833                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                13768443                       # Number of stores executed
system.cpu.iew.exec_stores::1                13774987                       # Number of stores executed
system.cpu.iew.exec_stores::total            27543430                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10784640                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              67918527                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1833                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             28837692                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           368823633                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           31138909                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           31156494                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       62295403                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2299532                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             342379501                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  65340                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 81946                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1245796                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                213695                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1730                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       616759                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         719295                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              234648227                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              234849215                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          469497442                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  170966550                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  171109509                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              342076059                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.555286                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.555377                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.555331                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              130296844                       # num instructions producing a value
system.cpu.iew.wb_producers::1              130429823                       # num instructions producing a value
system.cpu.iew.wb_producers::total          260726667                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.322470                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.323576                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.646047                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   170991078                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   171134020                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               342125098                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                584931123                       # number of integer regfile reads
system.cpu.int_regfile_writes               274345282                       # number of integer regfile writes
system.cpu.ipc::0                            0.773411                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.773526                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.546936                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2367675      1.37%      1.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             119304291     69.00%     70.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   57      0.00%     70.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40834      0.02%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1680189      0.97%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1335      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8681      0.01%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               107799      0.06%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                18967      0.01%     71.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356267      1.94%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2362      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           43069      0.02%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          24010      0.01%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31914021     18.46%     91.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12752732      7.38%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          119647      0.07%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1157094      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              172899036                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           2371105      1.37%      1.37% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             119421030     69.02%     70.39% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   55      0.00%     70.39% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 40788      0.02%     70.41% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd             1680480      0.97%     71.38% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                1320      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 8716      0.01%     71.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu               107240      0.06%     71.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    6      0.00%     71.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                19032      0.01%     71.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             3356781      1.94%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift               2370      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           42811      0.02%     73.43% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult          23875      0.01%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             31922487     18.45%     91.89% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            12756541      7.37%     99.26% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          118731      0.07%     99.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1156576      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              173029944                       # Type of FU issued
system.cpu.iq.FU_type::total                345928980      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                26494595                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            40415681                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     13743129                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14701468                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                122846869                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                122977357                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            245824226                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.355122                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.355499                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.710621                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               119346935     48.55%     48.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     47      0.00%     48.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  381617      0.16%     48.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1441994      0.59%     49.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1907      0.00%     49.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                  15501      0.01%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  70681      0.03%     49.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     49.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  32857      0.01%     49.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               4621888      1.88%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 3665      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             76194      0.03%     51.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            53246      0.02%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               85866757     34.93%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              33910933     13.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              806119492                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1275569488                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    328332930                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         412512450                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  368820964                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 345928980                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2669                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        58388555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3523399                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            263                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     91952404                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     129179927                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.677885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.687763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15533451     12.02%     12.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17278022     13.38%     25.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            31265756     24.20%     49.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21635379     16.75%     66.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            22809287     17.66%     84.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            15023931     11.63%     95.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4694313      3.63%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              827676      0.64%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              112112      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       129179927                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.675850                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2356321                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           561024                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33942463                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14415261                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           2361647                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           548270                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             33976064                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            14422431                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               140571349                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1404                       # number of misc regfile writes
system.cpu.numCycles                        129278170                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1736                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   85                       # Number of system calls
system.cpu.workload1.numSyscalls                   85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        51475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        149036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          472                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1005215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          220                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2011072                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            220                       # Total number of snoops made to the snoop filter.
sim_insts                                   199985095                       # Number of instructions simulated
sim_ops                                     310434945                       # Number of ops (including micro ops) simulated
host_inst_rate                                 110942                       # Simulator instruction rate (inst/s)
host_op_rate                                   172214                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                35719258                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23841499                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1253509                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18496334                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18420594                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.590513                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 5386287                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 32                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           39719                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              24330                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15389                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         3276                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        56250190                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2406                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1242138                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    128596803                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.414018                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.576456                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        36226796     28.17%     28.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        25459623     19.80%     47.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        24095509     18.74%     66.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        10474568      8.15%     74.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5923774      4.61%     79.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6244231      4.86%     84.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4510777      3.51%     87.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1912513      1.49%     89.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        13749012     10.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    128596803                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          99985095                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     199985095                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           155205926                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           155229019                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       310434945                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 42782048                       # Number of memory references committed
system.cpu.commit.memRefs::1                 42788460                       # Number of memory references committed
system.cpu.commit.memRefs::total             85570508                       # Number of memory references committed
system.cpu.commit.loads::0                   29445438                       # Number of loads committed
system.cpu.commit.loads::1                   29449883                       # Number of loads committed
system.cpu.commit.loads::total               58895321                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      334                       # Number of memory barriers committed
system.cpu.commit.membars::1                      334                       # Number of memory barriers committed
system.cpu.commit.membars::total                  668                       # Number of memory barriers committed
system.cpu.commit.branches::0                10776891                       # Number of branches committed
system.cpu.commit.branches::1                10778507                       # Number of branches committed
system.cpu.commit.branches::total            21555398                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 6694880                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 6695840                       # Number of committed floating point instructions.
system.cpu.commit.floating::total            13390720                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                149434417                       # Number of committed integer instructions.
system.cpu.commit.integer::1                149456646                       # Number of committed integer instructions.
system.cpu.commit.integer::total            298891063                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0            1895704                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1895992                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        3791696                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916217      1.23%      1.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105344997     67.87%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1673959      1.08%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35477      0.02%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16318      0.01%     70.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353581      2.16%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29402843     18.94%     91.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12226160      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42595      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110450      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155205926                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1916505      1.23%      1.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    105360622     67.87%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult           38      0.00%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        40525      0.03%     69.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd      1674215      1.08%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt         1248      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         7936      0.01%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        35477      0.02%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            6      0.00%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt        16318      0.01%     70.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      3354093      2.16%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         2037      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        21026      0.01%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult        10513      0.01%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     29407288     18.94%     91.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     12227999      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead        42595      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1110578      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    155229019                       # Class of committed instruction
system.cpu.commit.committedInstType::total    310434945      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      13749012                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     80777851                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         80777851                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     80777851                       # number of overall hits
system.cpu.dcache.overall_hits::total        80777851                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1734413                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1734413                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1734413                       # number of overall misses
system.cpu.dcache.overall_misses::total       1734413                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28275227758                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28275227758                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28275227758                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28275227758                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     82512264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     82512264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     82512264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     82512264                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021020                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021020                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021020                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021020                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16302.476837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16302.476837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16302.476837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16302.476837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       118449                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1646                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     1.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.961725                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       999284                       # number of writebacks
system.cpu.dcache.writebacks::total            999284                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       734997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       734997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       734997                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       734997                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       999416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       999416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       999416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       999416                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16630907758                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16630907758                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16630907758                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16630907758                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16640.625884                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16640.625884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16640.625884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16640.625884                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16872                       # number of replacements
system.cpu.dcache.expired                      982412                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     54188042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        54188042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1649018                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1649018                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22692765000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22692765000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     55837060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     55837060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13761.381016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13761.381016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       734972                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       734972                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       914046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       914046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11134221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11134221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12181.247990                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12181.247990                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26589809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26589809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        85395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        85395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5582462758                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5582462758                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26675204                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26675204                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65372.243785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65372.243785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        85370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        85370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5496686758                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5496686758                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64386.631814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64386.631814                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           170.514438                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81777267                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            999414                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.825217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   170.514438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.333036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.333036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         661097526                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        661097526                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 34957441                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             108455208                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  78661723                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              35039686                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1245796                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             16217458                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 12167                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              377581315                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4789835                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    62410744                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27557490                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       1060334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        190258                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1034552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      251387736                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    35719258                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           23831211                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     126747655                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1257518                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1747                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   47                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  74070215                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3533                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      754                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           129179927                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.483784                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.520912                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                  1395926      1.08%      1.08% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  63892897     49.46%     50.54% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  63891104     49.46%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             129179927                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          129179927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.131691                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.837179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 42679909     33.04%     33.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  4872289      3.77%     36.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 12783442      9.90%     46.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 12258170      9.49%     56.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 12258884      9.49%     65.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 13630563     10.55%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 10154406      7.86%     84.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  5114908      3.96%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 15427356     11.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            129179927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.276298                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.944549                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     74062457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         74062457                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     74062457                       # number of overall hits
system.cpu.icache.overall_hits::total        74062457                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7755                       # number of overall misses
system.cpu.icache.overall_misses::total          7755                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    379388000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    379388000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    379388000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    379388000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     74070212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     74070212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     74070212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     74070212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000105                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000105                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000105                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000105                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48921.727917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48921.727917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48921.727917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48921.727917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           85                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    21.250000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5929                       # number of writebacks
system.cpu.icache.writebacks::total              5929                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1312                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1312                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1312                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1312                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    322405000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    322405000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    322405000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    322405000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50039.577836                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50039.577836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50039.577836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50039.577836                       # average overall mshr miss latency
system.cpu.icache.replacements                   5929                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     74062457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        74062457                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7755                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    379388000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    379388000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     74070212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     74070212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48921.727917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48921.727917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    322405000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    322405000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50039.577836                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50039.577836                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.901281                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            74068900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11496.026696                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.901281                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         592568139                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        592568139                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    74071339                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2600                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3217389                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4497002                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2325                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 870                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1078651                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    823                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     3220823                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 4526159                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 2564                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                 860                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1083853                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    747                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  64639084500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1245796                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 54909862                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                56200445                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          32193                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  92526937                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              53444621                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              371585876                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               2915568                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             241950                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             236984                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         478934                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0            13971048                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1            13977396                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total        27948444                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                2911                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                3037                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            5948                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             5212229                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             5165490                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        10377719                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      5577307                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      5575023                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total     11152330                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           491930675                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1011191712                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                634728331                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  15372671                       # Number of floating rename lookups
system.cpu.rename.committedMaps             423677982                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 68252401                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1468                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1430                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  85671997                       # count of insts added to the skid buffer
system.cpu.rob.reads                        845413733                       # The number of ROB reads
system.cpu.rob.writes                       741245755                       # The number of ROB writes
system.cpu.thread22005.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread22005.numOps               155229019                       # Number of Ops committed
system.cpu.thread22005.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2274                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               906098                       # number of demand (read+write) hits
system.l2.demand_hits::total                   908372                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2274                       # number of overall hits
system.l2.overall_hits::.cpu.data              906098                       # number of overall hits
system.l2.overall_hits::total                  908372                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              93316                       # number of demand (read+write) misses
system.l2.demand_misses::total                  97481                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4165                       # number of overall misses
system.l2.overall_misses::.cpu.data             93316                       # number of overall misses
system.l2.overall_misses::total                 97481                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    299981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6600940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6900921000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    299981000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6600940000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6900921000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           999414                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1005853                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          999414                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1005853                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.646840                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.093371                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096914                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.646840                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.093371                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096914                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72024.249700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70737.494106                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70792.472379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72024.249700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70737.494106                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70792.472379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43446                       # number of writebacks
system.l2.writebacks::total                     43446                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          4165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         93314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             97479                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        93314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           82                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            97561                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    274991000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6040924500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6315915500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    274991000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6040924500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      5686388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6321601888                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.646840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.093369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.646840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.093369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096993                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66024.249700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64737.601003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64792.575837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66024.249700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64737.601003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69346.195122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64796.403153                       # average overall mshr miss latency
system.l2.replacements                          51695                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       891816                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           891816                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       891816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       891816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       113368                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           113368                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       113368                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       113368                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           82                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             82                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      5686388                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      5686388                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69346.195122                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69346.195122                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              9710                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9710                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           75663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               75663                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5296277000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5296277000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         85373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.886264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69998.242206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69998.242206                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        75662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          75662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4842214500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4842214500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.886252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63997.971241                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63997.971241                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    299981000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    299981000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.646840                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.646840                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72024.249700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72024.249700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    274991000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    274991000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.646840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.646840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66024.249700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66024.249700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        896388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            896388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17653                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17653                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1304663000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1304663000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       914041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        914041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.019313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73906.021639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73906.021639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1198710000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1198710000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.019312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.019312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67907.885792                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67907.885792                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     111                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 111                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    33                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 44482.226620                       # Cycle average of tags in use
system.l2.tags.total_refs                     2011119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97636                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.598130                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      52.294382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2223.305341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     42154.515976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    52.110920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.033925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.643227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.678745                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            66                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         45875                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        45036                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001007                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.699997                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32274260                       # Number of tag accesses
system.l2.tags.data_accesses                 32274260                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples     21685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      2084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples     46622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.008690309652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         1191                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         1191                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             134317                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             20470                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      48800                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     21685                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    48800                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   21685                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    52                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.35                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     54.07                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                48800                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               21685                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  26721                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  21407                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    422                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    170                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     19                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  1059                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  1096                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  1178                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  1195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  1196                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  1199                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  1200                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  1208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  1206                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  1201                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  1207                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  1348                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  1356                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  1223                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  1191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  1191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  1191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  1191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         1191                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     40.925273                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.467983                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   556.930886                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         1189     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18944-19455            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1191                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1191                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.163728                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.145498                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.799723                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              86      7.22%      7.22% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              36      3.02%     10.24% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             670     56.26%     66.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             396     33.25%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1191                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   3328                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                3123200                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1387840                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                    48.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    21.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  64632777000                       # Total gap between requests
system.mem_ctrls0.avgGap                    916972.08                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       133376                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data      2983808                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher         2688                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks      1384512                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 2063395.560622459045                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 46161049.821180559695                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 41584.747382986221                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 21419115.241336688399                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         2084                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data        46674                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           42                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks        21685                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     59370660                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   1274011807                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher      1401790                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 3361115503507                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     28488.80                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     27295.96                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     33375.95                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks 154997256.33                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       133376                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data      2987136                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher         2688                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      3123200                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       133376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       133376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks      1387840                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total      1387840                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         2084                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data        46674                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           42                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total         48800                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks        21685                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total        21685                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      2063396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data     46212536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher        41585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total        48317516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      2063396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      2063396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks     21470601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total       21470601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks     21470601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      2063396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data     46212536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher        41585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total       69788117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts               48748                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts              21633                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         1487                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         1437                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         1414                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         1405                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         1349                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         1271                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         1365                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         1359                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         1461                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         1427                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         1319                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         1304                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         1257                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         1382                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         1370                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         1490                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         1451                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         1632                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         1504                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         1745                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         1748                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         1812                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         1689                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         1689                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         1723                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         1740                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         1703                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         1716                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         1689                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         1664                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         1681                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         1465                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0          662                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1          715                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2          580                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3          683                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4          681                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5          649                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6          638                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7          667                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8          605                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9          613                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10          611                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11          673                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12          604                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13          716                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14          610                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15          595                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16          616                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17          695                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18          532                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19          748                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20          855                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21          765                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22          693                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23          750                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24          669                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25          718                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26          678                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27          708                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28          673                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29          823                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30          702                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31          706                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat              482084241                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            162428336                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        1334784257                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat                9889.31                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          27381.31                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              40839                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             16260                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           83.78                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          75.16                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples        13282                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   339.134468                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   220.346958                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   321.071266                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127         2751     20.71%     20.71% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255         4256     32.04%     52.76% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383         1869     14.07%     66.83% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         1185      8.92%     75.75% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          675      5.08%     80.83% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          394      2.97%     83.80% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          235      1.77%     85.57% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          230      1.73%     87.30% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         1687     12.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total        13282                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              3119872                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten           1384512                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW              48.266030                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW              21.419115                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   0.36                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              81.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   17514911.232000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   23285849.932800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  92946982.329600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 38720025.792000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 11501405061.013170                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 6133131821.578824                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 37483931723.481178                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 55290936375.361069                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   855.379324                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  57287783360                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2905700000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   4445601140                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   23908352.832001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   31785848.572800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  112102549.036796                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 42587518.176000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 11501405061.013170                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 9422308636.373863                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 34956654622.848320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 56090752588.854408                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   867.752893                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  53399252253                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   2905700000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT   8334132247                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples     21761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      2081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples     46577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.008615997652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         1196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         1196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             134290                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             20533                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      48761                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     21761                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    48761                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   21761                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    63                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.38                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     54.13                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                48761                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               21761                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  26510                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  21552                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    442                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    179                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  1053                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  1083                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  1176                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  1199                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  1206                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  1205                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  1203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  1213                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  1211                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  1204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  1211                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  1353                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  1382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  1229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  1197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  1196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  1196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  1196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         1196                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     40.706522                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.401867                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   556.047030                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         1195     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18944-19455            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1196                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1196                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.145485                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.125237                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.840744                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             107      8.95%      8.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              25      2.09%     11.04% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             653     54.60%     65.64% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             409     34.20%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1196                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   4032                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                3120704                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1392704                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                    48.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    21.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  64609590000                       # Total gap between requests
system.mem_ctrls1.avgGap                    916162.19                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       133184                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data      2980928                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher         2560                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks      1388928                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 2060425.221523674205                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 46116494.734698787332                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 39604.521317129729                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 21487433.040608737618                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         2081                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data        46640                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           40                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks        21761                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     59077582                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   1268120547                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher      1289819                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 3371930772261                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     28389.04                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     27189.55                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     32245.47                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks 154952932.87                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       133184                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data      2984960                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      3120704                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       133184                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       133184                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks      1392704                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total      1392704                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         2081                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data        46640                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total         48761                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks        21761                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total        21761                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      2060425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data     46178872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher        39605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total        48278902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      2060425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      2060425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks     21545850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total       21545850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks     21545850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      2060425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data     46178872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher        39605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total       69824751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts               48698                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts              21702                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         1473                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         1439                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         1429                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         1404                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         1324                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         1283                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         1360                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         1356                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         1468                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         1415                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         1305                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         1303                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         1257                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         1364                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         1362                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         1482                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         1450                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         1622                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         1492                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         1725                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         1773                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         1813                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         1688                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         1717                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         1717                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         1751                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         1697                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         1707                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         1683                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         1667                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         1679                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         1493                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0          649                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1          710                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2          591                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3          681                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4          681                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5          653                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6          646                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7          679                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8          630                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9          627                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10          607                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11          674                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12          598                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13          727                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14          606                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15          600                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16          637                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17          704                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18          523                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19          739                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20          866                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21          786                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22          702                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23          753                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24          657                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25          686                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26          692                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27          710                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28          661                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29          804                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30          710                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31          713                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat              476662532                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            162261736                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        1328487948                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat                9788.13                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          27280.13                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              40784                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             16377                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           83.75                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          75.46                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples        13239                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   340.327819                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   222.432151                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   319.729826                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127         2673     20.19%     20.19% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255         4215     31.84%     52.03% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383         1954     14.76%     66.79% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         1186      8.96%     75.75% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          638      4.82%     80.56% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          423      3.20%     83.76% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          275      2.08%     85.84% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          208      1.57%     87.41% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         1667     12.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total        13239                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              3116672                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten           1388928                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW              48.216524                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW              21.487433                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   0.36                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              81.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   17284123.584000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   22979020.713600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  92639921.203200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 38934260.064000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 11501405061.013170                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 6167056934.103624                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 37457864970.354736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 55298164291.037857                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   855.491143                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  57247894632                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2905700000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   4485489868                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   24005034.144001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   31914385.137600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  112199294.323196                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 42632620.128000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 11501405061.013170                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 9322811439.178667                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 35033104446.681938                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 56068072280.607918                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   867.402017                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  53515712239                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   2905700000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT   8217672261                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43446                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8029                       # Transaction distribution
system.membus.trans_dist::ReadExReq             75662                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21899                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       123328                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       123269                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       246597                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 246597                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port      4511040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port      4513408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9024448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9024448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             97561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   97561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               97561                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           172922961                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           173156450                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          515769216                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            920484                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       935262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       113397                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8249                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85373                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85373                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       914041                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        18811                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2998116                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3016927                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       791552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    127916672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              128708224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           51827                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2780800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1057682                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000656                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1056988     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    694      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1057682                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64639084500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2010749000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9699929                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1499129485                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
