#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12316e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1231360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1259250 .functor NOT 1, L_0x1284230, C4<0>, C4<0>, C4<0>;
L_0x1284010 .functor XOR 2, L_0x1283ed0, L_0x1283f70, C4<00>, C4<00>;
L_0x1284120 .functor XOR 2, L_0x1284010, L_0x1284080, C4<00>, C4<00>;
v0x1280aa0_0 .net "Y1_dut", 0 0, L_0x1282df0;  1 drivers
v0x1280b60_0 .net "Y1_ref", 0 0, L_0x1235a50;  1 drivers
v0x1280c00_0 .net "Y3_dut", 0 0, L_0x1283c30;  1 drivers
v0x1280cd0_0 .net "Y3_ref", 0 0, L_0x1282130;  1 drivers
v0x1280da0_0 .net *"_ivl_10", 1 0, L_0x1284080;  1 drivers
v0x1280e90_0 .net *"_ivl_12", 1 0, L_0x1284120;  1 drivers
v0x1280f30_0 .net *"_ivl_2", 1 0, L_0x1283e30;  1 drivers
v0x1280ff0_0 .net *"_ivl_4", 1 0, L_0x1283ed0;  1 drivers
v0x12810d0_0 .net *"_ivl_6", 1 0, L_0x1283f70;  1 drivers
v0x12811b0_0 .net *"_ivl_8", 1 0, L_0x1284010;  1 drivers
v0x1281290_0 .var "clk", 0 0;
v0x1281330_0 .var/2u "stats1", 223 0;
v0x12813f0_0 .var/2u "strobe", 0 0;
v0x12814b0_0 .net "tb_match", 0 0, L_0x1284230;  1 drivers
v0x1281580_0 .net "tb_mismatch", 0 0, L_0x1259250;  1 drivers
v0x1281620_0 .net "w", 0 0, v0x127eaa0_0;  1 drivers
v0x12816c0_0 .net "y", 5 0, v0x127eb40_0;  1 drivers
L_0x1283e30 .concat [ 1 1 0 0], L_0x1282130, L_0x1235a50;
L_0x1283ed0 .concat [ 1 1 0 0], L_0x1282130, L_0x1235a50;
L_0x1283f70 .concat [ 1 1 0 0], L_0x1283c30, L_0x1282df0;
L_0x1284080 .concat [ 1 1 0 0], L_0x1282130, L_0x1235a50;
L_0x1284230 .cmp/eeq 2, L_0x1283e30, L_0x1284120;
S_0x124a1c0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1231360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1235a50 .functor AND 1, L_0x12818e0, v0x127eaa0_0, C4<1>, C4<1>;
L_0x124ae90 .functor OR 1, L_0x1281aa0, L_0x1281b40, C4<0>, C4<0>;
L_0x12592c0 .functor OR 1, L_0x124ae90, L_0x1281c60, C4<0>, C4<0>;
L_0x1281f80 .functor OR 1, L_0x12592c0, L_0x1281dd0, C4<0>, C4<0>;
L_0x12820c0 .functor NOT 1, v0x127eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1282130 .functor AND 1, L_0x1281f80, L_0x12820c0, C4<1>, C4<1>;
v0x12593c0_0 .net "Y1", 0 0, L_0x1235a50;  alias, 1 drivers
v0x1259460_0 .net "Y3", 0 0, L_0x1282130;  alias, 1 drivers
v0x1235b60_0 .net *"_ivl_1", 0 0, L_0x12818e0;  1 drivers
v0x1235c30_0 .net *"_ivl_11", 0 0, L_0x1281c60;  1 drivers
v0x127dab0_0 .net *"_ivl_12", 0 0, L_0x12592c0;  1 drivers
v0x127dbe0_0 .net *"_ivl_15", 0 0, L_0x1281dd0;  1 drivers
v0x127dcc0_0 .net *"_ivl_16", 0 0, L_0x1281f80;  1 drivers
v0x127dda0_0 .net *"_ivl_18", 0 0, L_0x12820c0;  1 drivers
v0x127de80_0 .net *"_ivl_5", 0 0, L_0x1281aa0;  1 drivers
v0x127dff0_0 .net *"_ivl_7", 0 0, L_0x1281b40;  1 drivers
v0x127e0d0_0 .net *"_ivl_8", 0 0, L_0x124ae90;  1 drivers
v0x127e1b0_0 .net "w", 0 0, v0x127eaa0_0;  alias, 1 drivers
v0x127e270_0 .net "y", 5 0, v0x127eb40_0;  alias, 1 drivers
L_0x12818e0 .part v0x127eb40_0, 0, 1;
L_0x1281aa0 .part v0x127eb40_0, 1, 1;
L_0x1281b40 .part v0x127eb40_0, 2, 1;
L_0x1281c60 .part v0x127eb40_0, 4, 1;
L_0x1281dd0 .part v0x127eb40_0, 5, 1;
S_0x127e3d0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1231360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x127e630_0 .net "clk", 0 0, v0x1281290_0;  1 drivers
v0x127e710_0 .var/2s "errored1", 31 0;
v0x127e7f0_0 .var/2s "onehot_error", 31 0;
v0x127e8b0_0 .net "tb_match", 0 0, L_0x1284230;  alias, 1 drivers
v0x127e970_0 .var/2s "temp", 31 0;
v0x127eaa0_0 .var "w", 0 0;
v0x127eb40_0 .var "y", 5 0;
E_0x1244680/0 .event negedge, v0x127e630_0;
E_0x1244680/1 .event posedge, v0x127e630_0;
E_0x1244680 .event/or E_0x1244680/0, E_0x1244680/1;
S_0x127ec40 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1231360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1282370 .functor NOT 1, v0x127eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x12823e0 .functor AND 1, L_0x12822d0, L_0x1282370, C4<1>, C4<1>;
L_0x1282590 .functor AND 1, L_0x12824f0, v0x127eaa0_0, C4<1>, C4<1>;
L_0x1282650 .functor OR 1, L_0x12823e0, L_0x1282590, C4<0>, C4<0>;
L_0x1282830 .functor AND 1, L_0x1282790, v0x127eaa0_0, C4<1>, C4<1>;
L_0x1282a00 .functor OR 1, L_0x1282650, L_0x1282830, C4<0>, C4<0>;
L_0x1282c20 .functor NOT 1, v0x127eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1282c90 .functor AND 1, L_0x1282b50, L_0x1282c20, C4<1>, C4<1>;
L_0x1282df0 .functor OR 1, L_0x1282a00, L_0x1282c90, C4<0>, C4<0>;
L_0x1282ff0 .functor NOT 1, v0x127eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x12830c0 .functor AND 1, L_0x1282f50, L_0x1282ff0, C4<1>, C4<1>;
L_0x1283260 .functor AND 1, L_0x1283180, v0x127eaa0_0, C4<1>, C4<1>;
L_0x1283390 .functor OR 1, L_0x12830c0, L_0x1283260, C4<0>, C4<0>;
L_0x1283540 .functor NOT 1, v0x127eaa0_0, C4<0>, C4<0>, C4<0>;
L_0x1283320 .functor AND 1, L_0x12834a0, L_0x1283540, C4<1>, C4<1>;
L_0x12836d0 .functor OR 1, L_0x1283390, L_0x1283320, C4<0>, C4<0>;
L_0x1283b70 .functor AND 1, L_0x1283870, v0x127eaa0_0, C4<1>, C4<1>;
L_0x1283c30 .functor OR 1, L_0x12836d0, L_0x1283b70, C4<0>, C4<0>;
v0x127eee0_0 .net "Y1", 0 0, L_0x1282df0;  alias, 1 drivers
v0x127efa0_0 .net "Y3", 0 0, L_0x1283c30;  alias, 1 drivers
v0x127f060_0 .net *"_ivl_1", 0 0, L_0x12822d0;  1 drivers
v0x127f150_0 .net *"_ivl_10", 0 0, L_0x1282650;  1 drivers
v0x127f230_0 .net *"_ivl_13", 0 0, L_0x1282790;  1 drivers
v0x127f360_0 .net *"_ivl_14", 0 0, L_0x1282830;  1 drivers
v0x127f440_0 .net *"_ivl_16", 0 0, L_0x1282a00;  1 drivers
v0x127f520_0 .net *"_ivl_19", 0 0, L_0x1282b50;  1 drivers
v0x127f600_0 .net *"_ivl_2", 0 0, L_0x1282370;  1 drivers
v0x127f770_0 .net *"_ivl_20", 0 0, L_0x1282c20;  1 drivers
v0x127f850_0 .net *"_ivl_22", 0 0, L_0x1282c90;  1 drivers
v0x127f930_0 .net *"_ivl_27", 0 0, L_0x1282f50;  1 drivers
v0x127fa10_0 .net *"_ivl_28", 0 0, L_0x1282ff0;  1 drivers
v0x127faf0_0 .net *"_ivl_30", 0 0, L_0x12830c0;  1 drivers
v0x127fbd0_0 .net *"_ivl_33", 0 0, L_0x1283180;  1 drivers
v0x127fcb0_0 .net *"_ivl_34", 0 0, L_0x1283260;  1 drivers
v0x127fd90_0 .net *"_ivl_36", 0 0, L_0x1283390;  1 drivers
v0x127fe70_0 .net *"_ivl_39", 0 0, L_0x12834a0;  1 drivers
v0x127ff50_0 .net *"_ivl_4", 0 0, L_0x12823e0;  1 drivers
v0x1280030_0 .net *"_ivl_40", 0 0, L_0x1283540;  1 drivers
v0x1280110_0 .net *"_ivl_42", 0 0, L_0x1283320;  1 drivers
v0x12801f0_0 .net *"_ivl_44", 0 0, L_0x12836d0;  1 drivers
v0x12802d0_0 .net *"_ivl_47", 0 0, L_0x1283870;  1 drivers
v0x12803b0_0 .net *"_ivl_48", 0 0, L_0x1283b70;  1 drivers
v0x1280490_0 .net *"_ivl_7", 0 0, L_0x12824f0;  1 drivers
v0x1280570_0 .net *"_ivl_8", 0 0, L_0x1282590;  1 drivers
v0x1280650_0 .net "w", 0 0, v0x127eaa0_0;  alias, 1 drivers
v0x12806f0_0 .net "y", 5 0, v0x127eb40_0;  alias, 1 drivers
L_0x12822d0 .part v0x127eb40_0, 0, 1;
L_0x12824f0 .part v0x127eb40_0, 1, 1;
L_0x1282790 .part v0x127eb40_0, 3, 1;
L_0x1282b50 .part v0x127eb40_0, 5, 1;
L_0x1282f50 .part v0x127eb40_0, 1, 1;
L_0x1283180 .part v0x127eb40_0, 2, 1;
L_0x12834a0 .part v0x127eb40_0, 3, 1;
L_0x1283870 .part v0x127eb40_0, 5, 1;
S_0x1280880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1231360;
 .timescale -12 -12;
E_0x12441d0 .event anyedge, v0x12813f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12813f0_0;
    %nor/r;
    %assign/vec4 v0x12813f0_0, 0;
    %wait E_0x12441d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x127e3d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e7f0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x127e3d0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1244680;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x127eb40_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x127eaa0_0, 0;
    %load/vec4 v0x127e8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127e7f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x127e7f0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e710_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1244680;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x127e970_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x127e970_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x127e970_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x127e970_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x127e970_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x127e970_0;
    %pad/s 6;
    %assign/vec4 v0x127eb40_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x127eaa0_0, 0;
    %load/vec4 v0x127e8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127e710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x127e710_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x127e7f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x127e710_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x127e7f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x127e710_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1231360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1281290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12813f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1231360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1281290_0;
    %inv;
    %store/vec4 v0x1281290_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1231360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x127e630_0, v0x1281580_0, v0x12816c0_0, v0x1281620_0, v0x1280b60_0, v0x1280aa0_0, v0x1280cd0_0, v0x1280c00_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1231360;
T_6 ;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1281330_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1231360;
T_7 ;
    %wait E_0x1244680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1281330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1281330_0, 4, 32;
    %load/vec4 v0x12814b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1281330_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1281330_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1281330_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1280b60_0;
    %load/vec4 v0x1280b60_0;
    %load/vec4 v0x1280aa0_0;
    %xor;
    %load/vec4 v0x1280b60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1281330_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1281330_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1280cd0_0;
    %load/vec4 v0x1280cd0_0;
    %load/vec4 v0x1280c00_0;
    %xor;
    %load/vec4 v0x1280cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1281330_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1281330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1281330_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/2012_q2b/iter1/response3/top_module.sv";
