Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1by5
Compiling module xil_defaultlib.mux2to1by32
Compiling module xil_defaultlib.decoder1to32
Compiling module xil_defaultlib.register32
Compiling module xil_defaultlib.fpuregfile_default
Compiling module xil_defaultlib.Subtractor
Compiling module xil_defaultlib.variableShifter
Compiling module xil_defaultlib.mux2to1by1
Compiling module xil_defaultlib.signExtendFloat
Compiling module xil_defaultlib.ALUcontrolLUT
Compiling module xil_defaultlib.structuralFullAdder
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.ALU_slice
Compiling module xil_defaultlib.ALU_slice_MSB
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.mux2to1by8
Compiling module xil_defaultlib.normalizer
Compiling module xil_defaultlib.coprocessor1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux4to1by32
Compiling module xil_defaultlib.mux4to1by5
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.lshift32
Compiling module xil_defaultlib.lshift28
Compiling module xil_defaultlib.register32zero
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpuTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuTest_behav
