<h1 align="center">
  Hi there, I'm Adarsh Venugopal <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="35">
</h1>

<p align="center">
  <strong>B.Tech Electronics Engineering Student @ Amrita Vishwa Vidyapeetham</strong><br>
  <em>My playground is the intersection of hardware and AI. I convince silicon to think faster.</em><br>
  üìç Juggling time between Coimbatore & Mumbai.
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/venuadarsh" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:adarsh.venugopal.2@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail">
  </a>
  <a href="https://www.instagram.com/sepling_wrogn" target="_blank">
    <img src="https://img.shields.io/badge/Photography-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram">
  </a>
  <a href="https://bold.pro/my/adarsh-venugopal/281r" target="_blank">
    <img src="https://img.shields.io/badge/My%20Page-BOLD.PRO-orange?style=for-the-badge" alt="BOLD Page">
  </a>
</p>

---

I'm on a mission to blur the lines between hardware and software until they're inseparable.  
Final-year Electronics Engineering student with a focus on RTL design, SoC prototyping, and FPGA-based AI acceleration.  
Currently open to **internship and collaboration opportunities** where I can help build the future of computing.

---

### üî≠ Current Quests

- üß† **Teaching an FPGA to listen for gunshots** ‚Äî Project SATARK, Smart India Hackathon entry  
- üì° **Phase Noise Reduction in Radars** ‚Äî MATLAB + LabVIEW-based DSP modeling  
- üé• **Video Tampering Detection in UAV/Dashcam Footage** ‚Äî ML pipeline for forensic vision  
- üå± Exploring **HLS, IP core development, SoC prototyping**, and embedded AI that runs where it matters  
- üëØ Looking for collaborators in **FPGA acceleration**, **hardware-software co-design**, and edge AI

---

### üöÄ Key Projects & Adventures

<details open>
<summary><h4>üèÜ FPGA Deep Learning Accelerator (...or, how I made a chip see 70x faster)</h4></summary>
<p>

- Deployed INT8 quantized ResNet-50 on Xilinx ZCU104 using Vitis AI 3.0  
- Achieved **30 FPS** inference at just **4.188 ms latency** with ~90% Top-1 accuracy  
- **24x‚Äì70x speedup** over ARM Cortex-A53 (DPUCZDX8G on 1.2 TOPS)  
- **Tech Stack:** `Vitis AI`, `Python`, `Xilinx ZCU104`, `DPUCZDX8G`

</p>
</details>
</details>

<details>
<summary>‚öôÔ∏è RTL Design & IP Core Development</summary>
<p>

- Designed and verified RTL modules including **counters, sequence detectors, and arbiters** using Verilog  
- Built **SystemVerilog testbenches** for module-level verification  
- Created and optimized custom IP cores using **Vitis HLS**, then integrated with existing IP in Vivado  
- Deployed RTL designs on **Basys3** and **Pynq** FPGA boards for functional testing and demonstration  
- Gained practical experience in **SoC prototyping** and modular design for real-world hardware projects  
- **Tech Stack:** `Verilog`, `SystemVerilog`, `Vitis HLS`, `Vivado`, `ModelSim`, `Basys3`, `Pynq`

</p>
</details>
<details>
<summary>üì° Phase Noise Reduction in Radars (MATLAB + LabVIEW)</summary>
<p>

- Designed DSP models to identify and mitigate phase noise  
- Improved radar SNR and detection in noisy RF environments  
- **Tech Stack:** `MATLAB`, `LabVIEW`, `RF Simulation`

</p>
</details>

<details>
<summary>üé• Video Tampering Detection in UAV & Dashcam Footage</summary>
<p>

- Built tamper detection pipeline to flag manipulated frames in dynamic video  
- Applied in surveillance, forensic AI, and autonomous systems  
- **Tech Stack:** `Python`, `OpenCV`, `TensorFlow`, `Embedded AI`

</p>


---

### üíº Internships & Experience

<details>
<summary>üíª LLM Pipeline Wrangler @ NTT Global Data Centers</summary>
<p>

- Built and optimized LLM inference pipelines using `AWS EC2` and `SageMaker`  
- Integrated workloads on Juniper-based infra for simulation compute  
- Explored sustainability and energy efficiency for inference at scale

</p>
</details>

<details>
<summary>üõ°Ô∏è Technology Risk Intern @ Ernst & Young</summary>
<p>

- Evaluated enterprise systems for compliance with `ISO 27001`, `NIST CSF`, and `GDPR`  
- Performed live audit prep with documentation, gap analysis, and tool walkthroughs  
- Gained exposure to cybersecurity and enterprise governance in real systems

</p>
</details>

<details>
<summary>üåæ Embedded Systems Assistant ‚Äì SATCARD @ IIT-PKD</summary>
<p>

- Developed vibration analysis system using 6-DoF IMU with Arduino UNO & Raspberry Pi  
- Calibrated sensors for higher accuracy and real-time response  
- Explored sensor fusion models for agri-diagnostics using edge computing principles

</p>
</details>

---

### üõ†Ô∏è My Tech Toolbox

| Category | Skills |
|---|---|
| **Hardware & HDL** | ![Verilog](https://img.shields.io/badge/Verilog-1E2C5A?style=for-the-badge) ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4169E1?style=for-the-badge) ![VHDL](https://img.shields.io/badge/VHDL-8E8D9D?style=for-the-badge) |
| **Languages** | ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white) ![C](https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=black) ![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white) |
| **Tools & Platforms** | ![Vivado](https://img.shields.io/badge/Vivado-9D2235?style=for-the-badge) ![Vitis](https://img.shields.io/badge/Vitis-9D2235?style=for-the-badge) ![ModelSim](https://img.shields.io/badge/ModelSim-002D5A?style=for-the-badge) ![Keil](https://img.shields.io/badge/Keil-002D5A?style=for-the-badge) ![LabVIEW](https://img.shields.io/badge/LabVIEW-FFB000?style=for-the-badge) ![AWS SageMaker](https://img.shields.io/badge/AWS_SageMaker-FF9900?style=for-the-badge&logo=amazonaws&logoColor=black) |
| **Verification & Simulation** | ![Testbenches](https://img.shields.io/badge/SystemVerilog_Testbenches-005F73?style=for-the-badge) ![RTL Simulation](https://img.shields.io/badge/RTL_Simulation-FF6F61?style=for-the-badge) ![IP Core Dev](https://img.shields.io/badge/IP_Core_Dev-7E57C2?style=for-the-badge) ![Vitis_HLS](https://img.shields.io/badge/Vitis_HLS-9D2235?style=for-the-badge) |
| **Domains** | ![RTL Design & Verification](https://img.shields.io/badge/RTL_Design_&_Verification-5A29E4?style=for-the-badge) ![SoC Design](https://img.shields.io/badge/SoC_Design-00A99D?style=for-the-badge) ![FPGA Deployment](https://img.shields.io/badge/FPGA_Deployment-0078D4?style=for-the-badge) ![Hardware Acceleration](https://img.shields.io/badge/Hardware_Acceleration-B33771?style=for-the-badge) ![Embedded AI](https://img.shields.io/badge/Embedded_AI-F29F05?style=for-the-badge) ![DSP](https://img.shields.io/badge/DSP-1E90FF?style=for-the-badge) ![AI & ML](https://img.shields.io/badge/AI_&_ML-673AB7?style=for-the-badge) ![Cross-Domain Research](https://img.shields.io/badge/Cross_Domain_Research-6C5CE7?style=for-the-badge) |

---

### üìä GitHub Stats

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=AVM-27&show_icons=true&theme=tokyonight&include_all_commits=true&count_private=true"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=AVM-27&layout=compact&langs_count=8&theme=tokyonight"/>
</p>

---

### ‚ö° Fun Fact

Before I made chips think, I was a **4√ó National Champion in competitive word games**.  
Turns out I just enjoy making things process language ‚Äî whether they‚Äôre human or silicon.

<!--
SEO: Adarsh Venugopal, FPGA engineer, embedded AI, RTL design, systemVerilog, Vitis AI, radar signal processing, labview, smart india hackathon, AVM-27, Pynq, Basys3, adversarial AI, bold.pro
-->
