# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/toplevel.do
pwd
# C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO
do toplevel.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:24 on Nov 30,2023
# vlog -reportprogress 300 november28printtest.v 
# -- Compiling module topLevel
# -- Compiling module positionReceiver
# -- Compiling module addressToScreenPosition
# -- Compiling module draw
# -- Compiling module simpleBoardFSM
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# 	positionReceiver
# 	addressToScreenPosition
# 	buffer_short
# End time: 13:55:25 on Nov 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 13:55:25 on Nov 30,2023
# Loading work.topLevel
# Loading work.draw
# Loading work.simpleBoardFSM
# Loading work.buffer
# unsigned
do toplevel.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:00 on Nov 30,2023
# vlog -reportprogress 300 november28printtest.v 
# -- Compiling module topLevel
# -- Compiling module positionReceiver
# -- Compiling module addressToScreenPosition
# -- Compiling module draw
# -- Compiling module simpleBoardFSM
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# 	positionReceiver
# 	addressToScreenPosition
# 	buffer_short
# End time: 13:57:00 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:57:02 on Nov 30,2023, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 13:57:02 on Nov 30,2023
# Loading work.topLevel
# Loading work.draw
# Loading work.simpleBoardFSM
# Loading work.buffer
# unsigned
do toplevel.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:17 on Nov 30,2023
# vlog -reportprogress 300 november28printtest.v 
# -- Compiling module topLevel
# -- Compiling module positionReceiver
# -- Compiling module addressToScreenPosition
# -- Compiling module draw
# -- Compiling module simpleBoardFSM
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# 	positionReceiver
# 	addressToScreenPosition
# 	buffer_short
# End time: 14:03:17 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:03:20 on Nov 30,2023, Elapsed time: 0:06:18
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 14:03:20 on Nov 30,2023
# Loading work.topLevel
# Loading work.draw
# Loading work.simpleBoardFSM
# Loading work.buffer
# unsigned
do toplevel.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:05 on Nov 30,2023
# vlog -reportprogress 300 november28printtest.v 
# -- Compiling module topLevel
# -- Compiling module positionReceiver
# -- Compiling module addressToScreenPosition
# -- Compiling module draw
# -- Compiling module simpleBoardFSM
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# 	positionReceiver
# 	addressToScreenPosition
# 	buffer_short
# End time: 14:08:05 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:08:08 on Nov 30,2023, Elapsed time: 0:04:48
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 14:08:08 on Nov 30,2023
# Loading work.topLevel
# Loading work.draw
# Loading work.simpleBoardFSM
# Loading work.buffer
# unsigned
do toplevel.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:44 on Nov 30,2023
# vlog -reportprogress 300 november28printtest.v 
# -- Compiling module topLevel
# -- Compiling module positionReceiver
# -- Compiling module addressToScreenPosition
# -- Compiling module draw
# -- Compiling module simpleBoardFSM
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# 	positionReceiver
# 	addressToScreenPosition
# 	buffer_short
# End time: 14:15:44 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:15:46 on Nov 30,2023, Elapsed time: 0:07:38
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 14:15:46 on Nov 30,2023
# Loading work.topLevel
# Loading work.draw
# Loading work.simpleBoardFSM
# Loading work.buffer
# unsigned
do toplevel.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:01 on Nov 30,2023
# vlog -reportprogress 300 november28printtest.v 
# -- Compiling module topLevel
# -- Compiling module positionReceiver
# -- Compiling module addressToScreenPosition
# -- Compiling module draw
# -- Compiling module simpleBoardFSM
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# 	positionReceiver
# 	addressToScreenPosition
# 	buffer_short
# End time: 14:20:01 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:20:03 on Nov 30,2023, Elapsed time: 0:04:17
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 14:20:03 on Nov 30,2023
# Loading work.topLevel
# Loading work.draw
# Loading work.simpleBoardFSM
# Loading work.buffer
# unsigned
pwd
# C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:24 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module gameBoardFSM
# ** Error: (vlog-13069) gameBoardFSM.v(24): near ",": syntax error, unexpected ','.
# ** Error: gameBoardFSM.v(24): (vlog-13205) Syntax error found in the scope following 'draw_enable_background'. Is there a missing '::'?
# End time: 09:52:24 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./boardFSM_test.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog gameBoardFSM.v "
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:43 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module gameBoardFSM
# ** Error: gameBoardFSM.v(81): (vlog-2730) Undefined variable: 'WriteBoard'.
# ** Error: gameBoardFSM.v(85): (vlog-2730) Undefined variable: 'StartWritingRed'.
# ** Error: gameBoardFSM.v(90): (vlog-2730) Undefined variable: 'StartWritingBlue'.
# ** Error: gameBoardFSM.v(109): (vlog-2730) Undefined variable: 'ResetBackgroundDraw'.
# ** Error: gameBoardFSM.v(113): (vlog-2730) Undefined variable: 'Drawbackground'.
# ** Error: gameBoardFSM.v(118): (vlog-2730) Undefined variable: 'doneframe1'.
# ** Error: gameBoardFSM.v(120): (vlog-2730) Undefined variable: 'doneframe2'.
# ** Error: gameBoardFSM.v(122): (vlog-2730) Undefined variable: 'doneframe3'.
# ** Error: gameBoardFSM.v(124): (vlog-2730) Undefined variable: 'doneframe4'.
# ** Error: gameBoardFSM.v(126): (vlog-2730) Undefined variable: 'doneframe5'.
# ** Error: gameBoardFSM.v(138): (vlog-2730) Undefined variable: 'startFrame1'.
# ** Error: (vlog-13069) gameBoardFSM.v(182): near "always": syntax error, unexpected always.
# ** Error: gameBoardFSM.v(196): A label for a block can be specified before 'begin' only in SystemVerilog.
# ** Error: (vlog-13069) gameBoardFSM.v(196): near "<=": syntax error, unexpected <=.
# ** Error: gameBoardFSM.v(196): (vlog-13205) Syntax error found in the scope following 'writeMemory'. Is there a missing '::'?
# End time: 09:52:43 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./boardFSM_test.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog gameBoardFSM.v "
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:05 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module gameBoardFSM
# ** Error: (vlog-13057) gameBoardFSM.v(66): Expecting numeric digits.
# ** Error: gameBoardFSM.v(127): (vlog-2730) Undefined variable: 'Drawbackground'.
# ** Error: gameBoardFSM.v(137): (vlog-2730) Undefined variable: 'lastFrame'.
# ** Error: (vlog-13069) gameBoardFSM.v(231): near "address_a": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: gameBoardFSM.v(257): (vlog-2730) Undefined variable: 'reset_draw'.
# ** Error: gameBoardFSM.v(279): (vlog-2730) Undefined variable: 'DrawForeground'.
# ** Error: gameBoardFSM.v(320): (vlog-2730) Undefined variable: 'clk'.
# ** Error: (vlog-13069) gameBoardFSM.v(328): near "end": syntax error, unexpected end.
# ** Error: gameBoardFSM.v(343): Port mode is incompatible with declaration: finished
# ** Error: gameBoardFSM.v(8): (vlog-2730) Undefined variable: 'oColour'.
# ** Error: gameBoardFSM.v(8): Identifier must be declared with a port mode: oColour.
# -- Compiling module buffer
# -- Compiling module buffer_short
# End time: 10:26:05 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./boardFSM_test.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog gameBoardFSM.v "
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:53 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module gameBoardFSM
# ** Error: gameBoardFSM.v(268): (vlog-2730) Undefined variable: 'reset_draw'.
# ** Error: gameBoardFSM.v(281): (vlog-2730) Undefined variable: 'DrawForeground'.
# ** Error: gameBoardFSM.v(328): (vlog-2730) Undefined variable: 'clk'.
# -- Compiling module draw
# -- Compiling module buffer
# -- Compiling module buffer_short
# End time: 10:32:53 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./boardFSM_test.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog gameBoardFSM.v "
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:13 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module gameBoardFSM
# ** Error: gameBoardFSM.v(204): (vlog-2110) Illegal reference to net "writeMemory".
# ** Error: gameBoardFSM.v(209): (vlog-2110) Illegal reference to net "writeMemory".
# ** Error: gameBoardFSM.v(212): (vlog-2110) Illegal reference to net "address_a".
# ** Error: gameBoardFSM.v(224): (vlog-2110) Illegal reference to net "writeMemory".
# ** Error: gameBoardFSM.v(229): (vlog-2110) Illegal reference to net "writeMemory".
# ** Error: gameBoardFSM.v(232): (vlog-2110) Illegal reference to net "address_a".
# ** Error: gameBoardFSM.v(250): (vlog-2110) Illegal reference to net "writeMemory".
# ** Error: gameBoardFSM.v(251): (vlog-2110) Illegal reference to net "readMemory".
# ** Error: gameBoardFSM.v(252): (vlog-2110) Illegal reference to net "plot_enable".
# ** Error: gameBoardFSM.v(258): (vlog-2110) Illegal reference to net "reset_draw_background".
# ** Error: gameBoardFSM.v(259): (vlog-2110) Illegal reference to net "draw_enable_background".
# ** Error: gameBoardFSM.v(264): (vlog-2110) Illegal reference to net "reset_draw_background".
# ** Error: gameBoardFSM.v(266): (vlog-2110) Illegal reference to net "plot_enable".
# ** Error: gameBoardFSM.v(267): (vlog-2110) Illegal reference to net "draw_enable_background".
# ** Error: gameBoardFSM.v(268): (vlog-2110) Illegal reference to net "reset_draw_background".
# ** Error: gameBoardFSM.v(275): (vlog-2110) Illegal reference to net "draw_enable_background".
# ** Error: gameBoardFSM.v(276): (vlog-2110) Illegal reference to net "reset_draw_foreground".
# ** Error: gameBoardFSM.v(278): (vlog-2110) Illegal reference to net "readMemory".
# ** Error: gameBoardFSM.v(283): (vlog-2110) Illegal reference to net "reset_draw_foreground".
# ** Error: gameBoardFSM.v(290): (vlog-2110) Illegal reference to net "draw_enable_foreground".
# ** Error: gameBoardFSM.v(297): (vlog-2110) Illegal reference to net "draw_enable_foreground".
# ** Error: gameBoardFSM.v(304): (vlog-2110) Illegal reference to net "draw_enable_foreground".
# ** Error: gameBoardFSM.v(311): (vlog-2110) Illegal reference to net "draw_enable_foreground".
# ** Error: gameBoardFSM.v(318): (vlog-2110) Illegal reference to net "draw_enable_foreground".
# -- Compiling module draw
# -- Compiling module buffer
# -- Compiling module buffer_short
# End time: 10:35:13 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 24, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./boardFSM_test.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog gameBoardFSM.v "
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:20 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module gameBoardFSM
# ** Error (suppressible): gameBoardFSM.v(38): (vlog-2388) 'draw_enable_background' already declared in this scope (gameBoardFSM).
# ** Error (suppressible): gameBoardFSM.v(38): (vlog-2388) 'draw_enable_foreground' already declared in this scope (gameBoardFSM).
# -- Compiling module draw
# -- Compiling module buffer
# -- Compiling module buffer_short
# End time: 10:36:20 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./boardFSM_test.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog gameBoardFSM.v "
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:03 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module gameBoardFSM
# -- Compiling module draw
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	gameBoardFSM
# 	draw
# End time: 10:37:03 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:37:08 on Dec 01,2023, Elapsed time: 20:17:05
# Errors: 73, Warnings: 0
# vsim gameBoardFSM 
# Start time: 10:37:08 on Dec 01,2023
# Loading work.gameBoardFSM
# ** Error: (vsim-3033) gameBoardFSM.v(29): Instantiation of 'positionToAddress' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /gameBoardFSM File: gameBoardFSM.v
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# ** Error: (vsim-3033) gameBoardFSM.v(30): Instantiation of 'positionToAddress' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /gameBoardFSM File: gameBoardFSM.v
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Loading work.buffer_short
# Loading work.buffer
# ** Error: (vsim-3033) gameBoardFSM.v(56): Instantiation of 'addressCounter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /gameBoardFSM File: gameBoardFSM.v
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 10
pwd
# C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:25 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module gameBoardFSM
# -- Compiling module draw
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	gameBoardFSM
# 	draw
# End time: 10:39:25 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:26 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 10:39:26 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim gameBoardFSM 
# Start time: 10:37:08 on Dec 01,2023
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# unsigned
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:31 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 12:52:31 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:52:32 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 12:52:32 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:52:36 on Dec 01,2023, Elapsed time: 2:15:28
# Errors: 3, Warnings: 0
# vsim topLevel 
# Start time: 12:52:36 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# ** Error: (vsim-3033) gameBoardFSM.v(112): Instantiation of 'BRAM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel File: gameBoardFSM.v
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 11
pwd
# C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:42 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 12:53:42 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:42 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 12:53:42 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:42 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 12:53:42 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 12:52:36 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# ** Error: (vsim-3033) BRAM.v(80): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 12
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:38 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 12:57:39 on Dec 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:39 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 12:57:39 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver <BRAM> 
# Start time: 12:52:36 on Dec 01,2023
# ** Error: (vsim-3170) Could not find '<BRAM>'.
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 9
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:09 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 12:58:09 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:09 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 12:58:09 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver <BRAM.v> 
# Start time: 12:52:36 on Dec 01,2023
# ** Error: (vsim-3170) Could not find '<BRAM.v>'.
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 9
do toplevel.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:33 on Dec 01,2023
# vlog -reportprogress 300 november28printtest.v 
# -- Compiling module november28printtest
# ** Error (suppressible): november28printtest.v(72): (vlog-2388) 'plot_enable' already declared in this scope (november28printtest).
# -- Compiling module positionReceiver
# -- Compiling module addressToScreenPosition
# -- Compiling module draw
# -- Compiling module simpleBoardFSM
# -- Compiling module buffer
# -- Compiling module buffer_short
# End time: 12:58:33 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./toplevel.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog november28printtest.v"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:00:48 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:00:48 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:00:48 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:00:48 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver BRAM 
# Start time: 12:52:36 on Dec 01,2023
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# End time: 13:00:54 on Dec 01,2023, Elapsed time: 0:08:18
# Errors: 4, Warnings: 0
# vsim topLevel 
# Start time: 13:00:54 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# ** Error: (vsim-3033) BRAM.v(80): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 12
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:45 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:15:45 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:45 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:15:45 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 13:00:54 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# ** Error: (vsim-3033) BRAM.v(80): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 12
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:41 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:17:41 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:41 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:17:41 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 13:00:54 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# ** Error: (vsim-3033) BRAM.v(80): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 12
do toplevel.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:17 on Dec 01,2023
# vlog -reportprogress 300 november28printtest.v 
# -- Compiling module november28printtest
# ** Error (suppressible): november28printtest.v(72): (vlog-2388) 'plot_enable' already declared in this scope (november28printtest).
# -- Compiling module positionReceiver
# -- Compiling module addressToScreenPosition
# -- Compiling module draw
# -- Compiling module simpleBoardFSM
# -- Compiling module buffer
# -- Compiling module buffer_short
# End time: 13:18:17 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./toplevel.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog november28printtest.v"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:23 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:18:23 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:23 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:18:23 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 13:00:54 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# ** Error: (vsim-3033) BRAM.v(80): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 12
do toplevel.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:41 on Dec 01,2023
# vlog -reportprogress 300 november28printtest.v 
# -- Compiling module november28printtest
# ** Error (suppressible): november28printtest.v(72): (vlog-2388) 'plot_enable' already declared in this scope (november28printtest).
# -- Compiling module positionReceiver
# -- Compiling module addressToScreenPosition
# -- Compiling module draw
# -- Compiling module simpleBoardFSM
# -- Compiling module buffer
# -- Compiling module buffer_short
# End time: 13:19:41 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./toplevel.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog november28printtest.v"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:45 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:19:45 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:45 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:19:45 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:45 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:19:45 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver BRAM 
# Start time: 13:00:54 on Dec 01,2023
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# End time: 13:19:52 on Dec 01,2023, Elapsed time: 0:18:58
# Errors: 4, Warnings: 0
# vsim -L altsyncram BRAMvsim topLevel 
# Start time: 13:19:52 on Dec 01,2023
# ** Error: (vsim-3170) Could not find 'BRAMvsim'.
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 14
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:27 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:20:27 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:27 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:20:27 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:27 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:20:27 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver BRAM 
# Start time: 13:19:52 on Dec 01,2023
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# End time: 13:20:32 on Dec 01,2023, Elapsed time: 0:00:40
# Errors: 1, Warnings: 0
# vsim -L altsyncram BRAM 
# Start time: 13:20:32 on Dec 01,2023
# Loading work.BRAM
# ** Error (suppressible): (vsim-19) Failed to access library 'altsyncram' at "altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-3033) BRAM.v(80): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /BRAM File: BRAM.v
#         Searched libraries:
# ** Error (suppressible): (vsim-19) Failed to access library 'altsyncram' at "altsyncram".
# No such file or directory. (errno = ENOENT)
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 14
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:55 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:20:55 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:55 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:20:56 on Dec 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:56 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:20:56 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver BRAM 
# Start time: 13:20:32 on Dec 01,2023
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# unsigned
# ** Error (suppressible): (vsim-4008) Object 'reset' not found.
# Error in macro ./boardFSM_test.do line 23
# ** Error (suppressible): (vsim-4008) Object 'reset' not found.
# 
#     while executing
# "force {reset} {1}"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:56 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:22:56 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:56 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:22:56 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:56 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:22:56 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:22:59 on Dec 01,2023, Elapsed time: 0:02:27
# Errors: 4, Warnings: 0
# vsim -L altera_mf_ver BRAM 
# Start time: 13:22:59 on Dec 01,2023
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# unsigned
# ** Error (suppressible): (vsim-4008) Object 'KEY[0]' not found.
# Error in macro ./boardFSM_test.do line 23
# ** Error (suppressible): (vsim-4008) Object 'KEY[0]' not found.
# 
#     while executing
# "force {KEY[0]} {1}"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:00 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:30:00 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:00 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:30:00 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:00 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:30:00 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:30:05 on Dec 01,2023, Elapsed time: 0:07:06
# Errors: 1, Warnings: 0
# vsim -L altera_mf_ver BRAM 
# Start time: 13:30:05 on Dec 01,2023
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# unsigned
# ** Error (suppressible): (vsim-4008) Object 'KEY[0]' not found.
# Error in macro ./boardFSM_test.do line 23
# ** Error (suppressible): (vsim-4008) Object 'KEY[0]' not found.
# 
#     while executing
# "force {KEY[0]} {1}"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:50 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:30:50 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:50 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:30:51 on Dec 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:51 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:30:51 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:30:53 on Dec 01,2023, Elapsed time: 0:00:48
# Errors: 1, Warnings: 0
# vsim -L altera_mf_ver BRAM 
# Start time: 13:30:54 on Dec 01,2023
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# End time: 13:30:59 on Dec 01,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim topLevel 
# Start time: 13:30:59 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# ** Error: (vsim-3033) BRAM.v(80): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
#         Searched libraries:
#             C:/Users/Ryan/Documents/UofT_Y2S1/DIGITAL_SYSTEMS_LAB_ASSIGNMENTS/momentumGO/work
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./boardFSM_test.do PAUSED at line 14
do toplevel.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:13 on Dec 01,2023
# vlog -reportprogress 300 november28printtest.v 
# -- Compiling module november28printtest
# ** Error (suppressible): november28printtest.v(72): (vlog-2388) 'plot_enable' already declared in this scope (november28printtest).
# -- Compiling module positionReceiver
# -- Compiling module addressToScreenPosition
# -- Compiling module draw
# -- Compiling module simpleBoardFSM
# -- Compiling module buffer
# -- Compiling module buffer_short
# End time: 13:31:13 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./toplevel.do line 7
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog november28printtest.v"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:14 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:31:14 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:15 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:31:15 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:15 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:31:15 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver topLevel 
# Start time: 13:30:59 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) gameBoardFSM.v(108): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(108): [PCDPC] - Port size (9) does not match connection size (1) for port 'address_a'. The port definition is at: gameBoardFSM.v(131).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(108): [PCDPC] - Port size (11) does not match connection size (1) for port 'box_address'. The port definition is at: gameBoardFSM.v(131).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(112): [PCDPC] - Port size (8) does not match connection size (1) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(112): [PCDPC] - Port size (8) does not match connection size (1) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(114): [PCDPC] - Port size (9) does not match connection size (1) for port 'address'. The port definition is at: addressHandling.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/ATP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(116): [PCDPC] - Port size (11) does not match connection size (10) for port 'pixelX'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(116): [PCDPC] - Port size (11) does not match connection size (9) for port 'pixelY'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# unsigned
# ** Error (suppressible): (vsim-4008) Object 'clock' not found.
# Error in macro ./boardFSM_test.do line 22
# ** Error (suppressible): (vsim-4008) Object 'clock' not found.
# 
#     while executing
# "force {clock} 0 0ns, 1 10ns -repeat 20ns"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:40 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:31:40 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:40 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:31:41 on Dec 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:41 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:31:41 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:31:44 on Dec 01,2023, Elapsed time: 0:00:45
# Errors: 2, Warnings: 8
# vsim -L altera_mf_ver topLevel 
# Start time: 13:31:44 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) gameBoardFSM.v(108): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(108): [PCDPC] - Port size (9) does not match connection size (1) for port 'address_a'. The port definition is at: gameBoardFSM.v(131).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(108): [PCDPC] - Port size (11) does not match connection size (1) for port 'box_address'. The port definition is at: gameBoardFSM.v(131).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(112): [PCDPC] - Port size (8) does not match connection size (1) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(112): [PCDPC] - Port size (8) does not match connection size (1) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(114): [PCDPC] - Port size (9) does not match connection size (1) for port 'address'. The port definition is at: addressHandling.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/ATP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(116): [PCDPC] - Port size (11) does not match connection size (10) for port 'pixelX'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(116): [PCDPC] - Port size (11) does not match connection size (9) for port 'pixelY'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# unsigned
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:41 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:37:41 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:41 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:37:41 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:41 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:37:41 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:37:46 on Dec 01,2023, Elapsed time: 0:06:02
# Errors: 0, Warnings: 8
# vsim -L altera_mf_ver topLevel 
# Start time: 13:37:46 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:53 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:38:53 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:53 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:38:53 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:53 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:38:53 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:38:56 on Dec 01,2023, Elapsed time: 0:01:10
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 13:38:56 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Error: (vish-4014) No objects found matching 'toplevel/GB1/*'.
# Error in macro ./boardFSM_test.do line 19
# (vish-4014) No objects found matching 'toplevel/GB1/*'.
#     while executing
# "add wave {toplevel/GB1/*}"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:41 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:39:41 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:41 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:39:41 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:42 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:39:42 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:39:45 on Dec 01,2023, Elapsed time: 0:00:49
# Errors: 3, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 13:39:45 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:47 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:42:47 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:47 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:42:47 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:47 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:42:47 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:42:50 on Dec 01,2023, Elapsed time: 0:03:05
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 13:42:50 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:51 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:43:51 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:51 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:43:51 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:51 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:43:51 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:43:54 on Dec 01,2023, Elapsed time: 0:01:04
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 13:43:54 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Simulation stop requested.
















do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:53 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 13:46:53 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:53 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:46:53 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:53 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:46:53 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:46:57 on Dec 01,2023, Elapsed time: 0:03:03
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 13:46:57 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:06 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 17:25:06 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:06 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 17:25:06 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:06 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 17:25:06 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:25:08 on Dec 01,2023, Elapsed time: 3:38:11
# Errors: 31, Warnings: 6
# vsim -L altera_mf_ver topLevel 
# Start time: 17:25:08 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:32 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 17:38:32 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:32 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 17:38:32 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:32 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 17:38:32 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:38:33 on Dec 01,2023, Elapsed time: 0:13:25
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 17:38:34 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Error: (vish-4014) No objects found matching 'topLevel/GB1/D1/*'.
# Error in macro ./boardFSM_test.do line 20
# (vish-4014) No objects found matching 'topLevel/GB1/D1/*'.
#     while executing
# "add wave {topLevel/GB1/D1/*}"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:52 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 17:38:52 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:52 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 17:38:52 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:52 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 17:38:52 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:38:53 on Dec 01,2023, Elapsed time: 0:00:19
# Errors: 3, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 17:38:53 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(463).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:57:58 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 17:57:58 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:57:58 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# ** Error: addressHandling.v(64): The generate if condition must be a constant expression.
# End time: 17:57:58 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./boardFSM_test.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog addressHandling.v"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:31 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 23:06:31 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:31 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# ** Error: addressHandling.v(64): The generate if condition must be a constant expression.
# End time: 23:06:31 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./boardFSM_test.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog addressHandling.v"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:54 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 23:08:54 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:54 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 23:08:54 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:55 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 23:08:55 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:08:58 on Dec 01,2023, Elapsed time: 5:30:05
# Errors: 8, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 23:08:58 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(461).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(461).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Break in Module buffer at gameBoardFSM.v line 533
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:14 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 23:10:14 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:14 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 23:10:14 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:14 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 23:10:14 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:10:18 on Dec 01,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 23:10:19 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(461).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(461).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Simulation stop requested.







do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:46 on Dec 01,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 23:12:46 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:46 on Dec 01,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 23:12:47 on Dec 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:47 on Dec 01,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 23:12:47 on Dec 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:12:50 on Dec 01,2023, Elapsed time: 0:02:31
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 23:12:50 on Dec 01,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(178): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(113): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(461).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(119): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(461).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:42 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 09:34:42 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:42 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 09:34:42 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:42 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 09:34:42 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:34:44 on Dec 02,2023, Elapsed time: 10:21:54
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 09:34:44 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) gameBoardFSM.v(32): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1 File: gameBoardFSM.v
# ** Warning: (vsim-3722) gameBoardFSM.v(32): [TFMPC] - Missing connection for port 'trigger'.
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Break in Module buffer at gameBoardFSM.v line 461
# ** Error: invalid command name "11"
# Error in macro ./boardFSM_test.do line 37
# invalid command name "11"
#     while executing
# "11"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:37 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 09:36:37 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:37 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 09:36:37 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:37 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 09:36:37 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:36:39 on Dec 02,2023, Elapsed time: 0:01:55
# Errors: 3, Warnings: 7
# vsim -L altera_mf_ver topLevel 
# Start time: 09:36:39 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) gameBoardFSM.v(32): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1 File: gameBoardFSM.v
# ** Warning: (vsim-3722) gameBoardFSM.v(32): [TFMPC] - Missing connection for port 'trigger'.
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Break in Module draw_Back at gameBoardFSM.v line 411
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:13 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 09:39:13 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:13 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 09:39:13 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:13 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 09:39:14 on Dec 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:39:15 on Dec 02,2023, Elapsed time: 0:02:36
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver topLevel 
# Start time: 09:39:15 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Break in Module altsyncram_body at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v line 50355
# Error opening C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# ** Error: ambiguous command name "s": sbrk sc_cpp_option_incdir sc_cpp_option_macro sc_cpp_option_macro_ok sc_fill_optimize_list sc_select_file sc_set_traces scale scaleTime scan sccom sccom_capture scgenmod scintilla scope scrollbar sdfcom search searchlog see seek seetime selection send_and_receive sequence_image set setCoverageCutoff setLanguage setMTIArrayProperty setMTIProperty setStructBackground setStructForeground setStructGeometry setStructSelectBackground setStructSelectForeground setTimeFlags setVSIMClient set_vsim_state set_window_namespace set_windowobj_namespace setenv settings0 shape shift show showAssertion showFCover siginterror signals_subelement_split sim_image slave_mode sm smodule_image snapshot_allowed snapshot_apply snapshot_cancel snapshot_dialog snapshot_dialog_enable snapshot_filename snapshot_initialize snapshot_restart snapshot_size snapshot_take snapshot_time socket source source_examine_popup source_highlight_errors source_select_all spice_du_image spinbox split splitio sqlite sqlite3 stCopy stCut stDelete stPaste startIndProgressBar starter status statusIntHandler step stimulus_image stop stopIndProgressBar stop_image string strncmp structure_binding structure_changed_trigger structure_clear_triggers structure_click_env structure_context_trigger structure_dataset_close structure_destroy structure_image structure_is_follow structure_new_root_dialog structure_restart structure_restart_context structure_restart_prep structure_set_root structure_set_selection structure_set_triggers structure_update_procs_after_run student_edition subTime subst suppress sva_cover_image sva_coverbin_image swapSeparators swap_cr_to_pad swap_pad_to_cr swap_pad_to_space switch sync_encoding systemc_image systemcdu_image systemclib_image
# Error in macro ./boardFSM_test.do line 40
# ambiguous command name "s": sbrk sc_cpp_option_incdir sc_cpp_option_macro sc_cpp_option_macro_ok sc_fill_optimize_list sc_select_file sc_set_traces scale scaleTime scan sccom sccom_capture scgenmod scintilla scope scrollbar sdfcom search searchlog see seek seetime selection send_and_receive sequence_image set setCoverageCutoff setLanguage setMTIArrayProperty setMTIProperty setStructBackground setStructForeground setStructGeometry setStructSelectBackground setStructSelectForeground setTimeFlags setVSIMClient set_vsim_state set_window_namespace set_windowobj_namespace setenv settings0 shape shift show showAssertion showFCover siginterror signals_subelement_split sim_image slave_mode sm smodule_image snapshot_allowed snapshot_apply snapshot_cancel snapshot_dialog snapshot_dialog_enable snapshot_filename snapshot_initialize snapshot_restart snapshot_size snapshot_take snapshot_time socket source source_examine_popup source_highlight_errors source_select_all spice_du_image spinbox split splitio sqlite sqlite3 stCopy stCut stDelete stPaste startIndProgressBar starter status statusIntHandler step stimulus_image stop stopIndProgressBar stop_image string strncmp structure_binding structure_changed_trigger structure_clear_triggers structure_click_env structure_context_trigger structure_dataset_close structure_destroy structure_image structure_is_follow structure_new_root_dialog structure_restart structure_restart_context structure_restart_prep structure_set_root structure_set_selection structure_set_triggers structure_update_procs_after_run student_edition subTime subst suppress sva_cover_image sva_coverbin_image swapSeparators swap_cr_to_pad swap_pad_to_cr swap_pad_to_space switch sync_encoding systemc_image systemcdu_image systemclib_image
#     while executing
# "s"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:23 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 09:41:23 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:23 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 09:41:23 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:41:23 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 09:41:23 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:41:24 on Dec 02,2023, Elapsed time: 0:02:09
# Errors: 4, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 09:41:24 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:36 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 09:43:36 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:36 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 09:43:36 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:36 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 09:43:36 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:43:38 on Dec 02,2023, Elapsed time: 0:02:14
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 09:43:38 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:32 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 09:45:32 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:32 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 09:45:32 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:32 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 09:45:32 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:45:34 on Dec 02,2023, Elapsed time: 0:01:56
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 09:45:34 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Simulation stop requested.
# ** Error: ambiguous command name "s": sbrk sc_cpp_option_incdir sc_cpp_option_macro sc_cpp_option_macro_ok sc_fill_optimize_list sc_select_file sc_set_traces scale scaleTime scan sccom sccom_capture scgenmod scintilla scope scrollbar sdfcom search searchlog see seek seetime selection send_and_receive sequence_image set setCoverageCutoff setLanguage setMTIArrayProperty setMTIProperty setStructBackground setStructForeground setStructGeometry setStructSelectBackground setStructSelectForeground setTimeFlags setVSIMClient set_vsim_state set_window_namespace set_windowobj_namespace setenv settings0 shape shift show showAssertion showFCover siginterror signals_subelement_split sim_image slave_mode sm smodule_image snapshot_allowed snapshot_apply snapshot_cancel snapshot_dialog snapshot_dialog_enable snapshot_filename snapshot_initialize snapshot_restart snapshot_size snapshot_take snapshot_time socket source source_examine_popup source_highlight_errors source_select_all spice_du_image spinbox split splitio sqlite sqlite3 stCopy stCut stDelete stPaste startIndProgressBar starter status statusIntHandler step stimulus_image stop stopIndProgressBar stop_image string strncmp structure_binding structure_changed_trigger structure_clear_triggers structure_click_env structure_context_trigger structure_dataset_close structure_destroy structure_image structure_is_follow structure_new_root_dialog structure_restart structure_restart_context structure_restart_prep structure_set_root structure_set_selection structure_set_triggers structure_update_procs_after_run student_edition subTime subst suppress sva_cover_image sva_coverbin_image swapSeparators swap_cr_to_pad swap_pad_to_cr swap_pad_to_space switch sync_encoding systemc_image systemcdu_image systemclib_image
# Error in macro ./boardFSM_test.do line 46
# ambiguous command name "s": sbrk sc_cpp_option_incdir sc_cpp_option_macro sc_cpp_option_macro_ok sc_fill_optimize_list sc_select_file sc_set_traces scale scaleTime scan sccom sccom_capture scgenmod scintilla scope scrollbar sdfcom search searchlog see seek seetime selection send_and_receive sequence_image set setCoverageCutoff setLanguage setMTIArrayProperty setMTIProperty setStructBackground setStructForeground setStructGeometry setStructSelectBackground setStructSelectForeground setTimeFlags setVSIMClient set_vsim_state set_window_namespace set_windowobj_namespace setenv settings0 shape shift show showAssertion showFCover siginterror signals_subelement_split sim_image slave_mode sm smodule_image snapshot_allowed snapshot_apply snapshot_cancel snapshot_dialog snapshot_dialog_enable snapshot_filename snapshot_initialize snapshot_restart snapshot_size snapshot_take snapshot_time socket source source_examine_popup source_highlight_errors source_select_all spice_du_image spinbox split splitio sqlite sqlite3 stCopy stCut stDelete stPaste startIndProgressBar starter status statusIntHandler step stimulus_image stop stopIndProgressBar stop_image string strncmp structure_binding structure_changed_trigger structure_clear_triggers structure_click_env structure_context_trigger structure_dataset_close structure_destroy structure_image structure_is_follow structure_new_root_dialog structure_restart structure_restart_context structure_restart_prep structure_set_root structure_set_selection structure_set_triggers structure_update_procs_after_run student_edition subTime subst suppress sva_cover_image sva_coverbin_image swapSeparators swap_cr_to_pad swap_pad_to_cr swap_pad_to_space switch sync_encoding systemc_image systemcdu_image systemclib_image
#     while executing
# "s"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:49 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 09:49:49 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:49 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 09:49:49 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:49 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 09:49:49 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:49:51 on Dec 02,2023, Elapsed time: 0:04:17
# Errors: 3, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 09:49:51 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Break key hit
# Simulation stop requested.
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:10 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 09:59:10 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:10 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 09:59:10 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:10 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 09:59:10 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:59:12 on Dec 02,2023, Elapsed time: 0:09:21
# Errors: 2, Warnings: 6
# vsim -L altera_mf_ver topLevel 
# Start time: 09:59:12 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# WARNING: No extended dataflow license exists
# Break key hit
# Break in VlGenerateBlock clk0_on_outb_rise_gen at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v line 50700
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error opening C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# ** Error: invalid command name "111"
# Error in macro ./boardFSM_test.do line 46
# invalid command name "111"
#     while executing
# "111"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:33 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 10:05:33 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:33 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 10:05:33 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:33 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 10:05:33 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:05:35 on Dec 02,2023, Elapsed time: 0:06:23
# Errors: 6, Warnings: 6
# vsim -L altera_mf_ver topLevel 
# Start time: 10:05:35 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Simulation stop requested.
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:53 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 10:11:53 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:53 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 10:11:53 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:53 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 10:11:53 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:11:55 on Dec 02,2023, Elapsed time: 0:06:20
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 10:11:55 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Break in Module draw_Back at gameBoardFSM.v line 411
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:36 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 10:14:36 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:36 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 10:14:36 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:36 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 10:14:36 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:14:37 on Dec 02,2023, Elapsed time: 0:02:42
# Errors: 0, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 10:14:37 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Break in VlGenerateBlock clk0_on_outb_fall_gen at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v line 50668
# Error opening C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:02 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 10:18:02 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:02 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 10:18:02 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:02 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 10:18:02 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:18:04 on Dec 02,2023, Elapsed time: 0:03:27
# Errors: 1, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 10:18:04 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(389).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Break in Module altsyncram_body at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v line 49229
# Error opening C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
# ** Error: ambiguous command name "n": nameWidget namespace namespaceOf ncFyP12 neqTime newdsn_image next nlview nodeFolder noforce nolog normalizePath notifyValueMonitorTimeChange notify_trees noview nowhen
# Error in macro ./boardFSM_test.do line 48
# ambiguous command name "n": nameWidget namespace namespaceOf ncFyP12 neqTime newdsn_image next nlview nodeFolder noforce nolog normalizePath notifyValueMonitorTimeChange notify_trees noview nowhen
#     while executing
# "n 5000 ms"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:34 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 10:28:34 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:34 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 10:28:34 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:28:34 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 10:28:34 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:28:35 on Dec 02,2023, Elapsed time: 0:10:31
# Errors: 4, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 10:28:36 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(403).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(403).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Simulation stop requested.
# ** Error: invalid command name "d_X"
# Error in macro ./boardFSM_test.do line 48
# invalid command name "d_X"
#     while executing
# "d_X 0111"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:44 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 10:41:44 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:44 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 10:41:44 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:44 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 10:41:44 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:41:45 on Dec 02,2023, Elapsed time: 0:13:09
# Errors: 3, Warnings: 5
# vsim -L altera_mf_ver topLevel 
# Start time: 10:41:45 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(40): [PCDPC] - Port size (10) does not match connection size (11) for port 'pixelX'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(40): [PCDPC] - Port size (9) does not match connection size (11) for port 'pixelY'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(403).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(403).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Simulation stop requested.
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:58 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 10:43:58 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:58 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 10:43:58 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:58 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 10:43:58 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:44:00 on Dec 02,2023, Elapsed time: 0:02:15
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver topLevel 
# Start time: 10:44:00 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(40): [PCDPC] - Port size (10) does not match connection size (11) for port 'pixelX'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(40): [PCDPC] - Port size (9) does not match connection size (11) for port 'pixelY'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(403).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(403).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Simulation stop requested.
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:36 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# End time: 10:52:36 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:36 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 10:52:36 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:36 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 10:52:36 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:52:37 on Dec 02,2023, Elapsed time: 0:08:37
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver topLevel 
# Start time: 10:52:37 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) gameBoardFSM.v(102): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(40): [PCDPC] - Port size (10) does not match connection size (11) for port 'pixelX'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(40): [PCDPC] - Port size (9) does not match connection size (11) for port 'pixelY'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(403).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(403).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:58 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module gameBoardFSM
# -- Compiling module rateDivider
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	gameBoardFSM
# 	rateDivider
# 	draw_Back
# End time: 13:23:58 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:58 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:23:58 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:23:58 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:23:58 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:24:01 on Dec 02,2023, Elapsed time: 2:31:24
# Errors: 60, Warnings: 9
# vsim -L altera_mf_ver topLevel 
# Start time: 13:24:01 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) gameBoardFSM.v(32): [TFMPC] - Too few port connections. Expected 19, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1 File: gameBoardFSM.v
# ** Warning: (vsim-3722) gameBoardFSM.v(32): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3015) gameBoardFSM.v(103): [PCDPC] - Port size (11) does not match connection size (9) for port 'address'. The port definition is at: addressHandling.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1/AC1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(40): [PCDPC] - Port size (10) does not match connection size (11) for port 'pixelX'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(40): [PCDPC] - Port size (9) does not match connection size (11) for port 'pixelY'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(416).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(416).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
# Break key hit
# Simulation stop requested.
# Break key hit
# Break in VlGenerateBlock clk0_on_outa_gen at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v line 50317
# Error opening C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# Path name 'C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.
do boardFSM_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:45 on Dec 02,2023
# vlog -reportprogress 300 gameBoardFSM.v 
# -- Compiling module topLevel
# -- Compiling module gameBoardFSM
# -- Compiling module rateDivider
# -- Compiling module draw_Back
# -- Compiling module buffer
# -- Compiling module buffer_short
# 
# Top level modules:
# 	topLevel
# 	rateDivider
# End time: 13:30:45 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:45 on Dec 02,2023
# vlog -reportprogress 300 addressHandling.v 
# -- Compiling module addressCounter
# -- Compiling module addressToPosition
# -- Compiling module positionToAddress
# -- Compiling module positionToPixel
# 
# Top level modules:
# 	addressCounter
# 	addressToPosition
# 	positionToAddress
# 	positionToPixel
# End time: 13:30:46 on Dec 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:46 on Dec 02,2023
# vlog -reportprogress 300 BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 13:30:46 on Dec 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:30:47 on Dec 02,2023, Elapsed time: 0:06:46
# Errors: 1, Warnings: 9
# vsim -L altera_mf_ver topLevel 
# Start time: 13:30:47 on Dec 02,2023
# Loading work.topLevel
# Loading work.gameBoardFSM
# Loading work.positionToAddress
# Loading work.buffer_short
# Loading work.buffer
# Loading work.addressCounter
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading work.addressToPosition
# Loading work.positionToPixel
# Loading work.draw_Back
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) gameBoardFSM.v(32): [TFMPC] - Too few port connections. Expected 19, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/GB1 File: gameBoardFSM.v
# ** Warning: (vsim-3722) gameBoardFSM.v(32): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_a'. The port definition is at: BRAM.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(36): [PCDPC] - Port size (8) does not match connection size (9) for port 'address_b'. The port definition is at: BRAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/B1 File: BRAM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(40): [PCDPC] - Port size (10) does not match connection size (11) for port 'pixelX'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(40): [PCDPC] - Port size (9) does not match connection size (11) for port 'pixelY'. The port definition is at: addressHandling.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/PTP1 File: addressHandling.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (10) does not match connection size (11) for port 'initial_xPosition'. The port definition is at: gameBoardFSM.v(416).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# ** Warning: (vsim-3015) gameBoardFSM.v(42): [PCDPC] - Port size (9) does not match connection size (11) for port 'initial_yPosition'. The port definition is at: gameBoardFSM.v(416).
#    Time: 0 ps  Iteration: 0  Instance: /topLevel/D1 File: gameBoardFSM.v
# unsigned
