v {xschem version=3.4.6 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N 180 -510 220 -510 {lab=RESET}
N 320 -510 360 -510 {lab=VDD}
N 320 -470 360 -470 {lab=VSS}
N 140 -280 140 -260 {lab=RESET}
N 180 -280 180 -260 {lab=CLK}
N 220 -280 220 -260 {lab=C0_B[0]}
N 270 -190 290 -190 {lab=VDD}
N 70 -190 90 -190 {lab=VSS}
N 220 -120 220 -100 {lab=D0_B[0]}
N 510 -510 550 -510 {lab=D0_B[5:0]}
N 510 -470 550 -470 {lab=D1_B[5:0]}
N 510 -430 550 -430 {lab=D2_B[5:0]}
N 180 -430 220 -430 {lab=C0_B[5:0]}
N 180 -390 220 -390 {lab=C1_B[5:0]}
N 180 -350 220 -350 {lab=C2_B[5:0]}
N 180 -470 220 -470 {lab=CLK}
N 290 -190 290 -150 {lab=VDD}
N 70 -190 70 -150 {lab=VSS}
N 440 -280 440 -260 {lab=RESET}
N 480 -280 480 -260 {lab=CLK}
N 520 -280 520 -260 {lab=C0_B[1]}
N 570 -190 590 -190 {lab=VDD}
N 370 -190 390 -190 {lab=VSS}
N 520 -120 520 -100 {lab=D0_B[1]}
N 590 -190 590 -150 {lab=VDD}
N 370 -190 370 -150 {lab=VSS}
N 740 -280 740 -260 {lab=RESET}
N 780 -280 780 -260 {lab=CLK}
N 820 -280 820 -260 {lab=C0_B[2]}
N 870 -190 890 -190 {lab=VDD}
N 670 -190 690 -190 {lab=VSS}
N 820 -120 820 -100 {lab=D0_B[2]}
N 890 -190 890 -150 {lab=VDD}
N 670 -190 670 -150 {lab=VSS}
N 1040 -280 1040 -260 {lab=RESET}
N 1080 -280 1080 -260 {lab=CLK}
N 1120 -280 1120 -260 {lab=C0_B[3]}
N 1170 -190 1190 -190 {lab=VDD}
N 970 -190 990 -190 {lab=VSS}
N 1120 -120 1120 -100 {lab=D0_B[3]}
N 1190 -190 1190 -150 {lab=VDD}
N 970 -190 970 -150 {lab=VSS}
N 1340 -280 1340 -260 {lab=RESET}
N 1380 -280 1380 -260 {lab=CLK}
N 1420 -280 1420 -260 {lab=C0_B[4]}
N 1470 -190 1490 -190 {lab=VDD}
N 1270 -190 1290 -190 {lab=VSS}
N 1420 -120 1420 -100 {lab=D0_B[4]}
N 1490 -190 1490 -150 {lab=VDD}
N 1270 -190 1270 -150 {lab=VSS}
N 1640 -280 1640 -260 {lab=RESET}
N 1680 -280 1680 -260 {lab=CLK}
N 1720 -280 1720 -260 {lab=C0_B[5]}
N 1770 -190 1790 -190 {lab=VDD}
N 1570 -190 1590 -190 {lab=VSS}
N 1720 -120 1720 -100 {lab=D0_B[5]}
N 1790 -190 1790 -150 {lab=VDD}
N 1570 -190 1570 -150 {lab=VSS}
N 140 20 140 40 {lab=RESET}
N 180 20 180 40 {lab=CLK}
N 220 20 220 40 {lab=C1_B[0]}
N 270 110 290 110 {lab=VDD}
N 70 110 90 110 {lab=VSS}
N 220 180 220 200 {lab=D1_B[0]}
N 290 110 290 150 {lab=VDD}
N 70 110 70 150 {lab=VSS}
N 440 20 440 40 {lab=RESET}
N 480 20 480 40 {lab=CLK}
N 520 20 520 40 {lab=C1_B[1]}
N 570 110 590 110 {lab=VDD}
N 370 110 390 110 {lab=VSS}
N 520 180 520 200 {lab=D1_B[1]}
N 590 110 590 150 {lab=VDD}
N 370 110 370 150 {lab=VSS}
N 740 20 740 40 {lab=RESET}
N 780 20 780 40 {lab=CLK}
N 820 20 820 40 {lab=C1_B[2]}
N 870 110 890 110 {lab=VDD}
N 670 110 690 110 {lab=VSS}
N 820 180 820 200 {lab=D1_B[2]}
N 890 110 890 150 {lab=VDD}
N 670 110 670 150 {lab=VSS}
N 1040 20 1040 40 {lab=RESET}
N 1080 20 1080 40 {lab=CLK}
N 1120 20 1120 40 {lab=C1_B[3]}
N 1170 110 1190 110 {lab=VDD}
N 970 110 990 110 {lab=VSS}
N 1120 180 1120 200 {lab=D1_B[3]}
N 1190 110 1190 150 {lab=VDD}
N 970 110 970 150 {lab=VSS}
N 1340 20 1340 40 {lab=RESET}
N 1380 20 1380 40 {lab=CLK}
N 1420 20 1420 40 {lab=C1_B[4]}
N 1470 110 1490 110 {lab=VDD}
N 1270 110 1290 110 {lab=VSS}
N 1420 180 1420 200 {lab=D1_B[4]}
N 1490 110 1490 150 {lab=VDD}
N 1270 110 1270 150 {lab=VSS}
N 1640 20 1640 40 {lab=RESET}
N 1680 20 1680 40 {lab=CLK}
N 1720 20 1720 40 {lab=C1_B[5]}
N 1770 110 1790 110 {lab=VDD}
N 1570 110 1590 110 {lab=VSS}
N 1720 180 1720 200 {lab=D1_B[5]}
N 1790 110 1790 150 {lab=VDD}
N 1570 110 1570 150 {lab=VSS}
N 140 340 140 360 {lab=RESET}
N 180 340 180 360 {lab=CLK}
N 220 340 220 360 {lab=C2_B[0]}
N 270 430 290 430 {lab=VDD}
N 70 430 90 430 {lab=VSS}
N 220 500 220 520 {lab=D2_B[0]}
N 290 430 290 470 {lab=VDD}
N 70 430 70 470 {lab=VSS}
N 440 340 440 360 {lab=RESET}
N 480 340 480 360 {lab=CLK}
N 520 340 520 360 {lab=C2_B[1]}
N 570 430 590 430 {lab=VDD}
N 370 430 390 430 {lab=VSS}
N 520 500 520 520 {lab=D2_B[1]}
N 590 430 590 470 {lab=VDD}
N 370 430 370 470 {lab=VSS}
N 740 340 740 360 {lab=RESET}
N 780 340 780 360 {lab=CLK}
N 820 340 820 360 {lab=C2_B[2]}
N 870 430 890 430 {lab=VDD}
N 670 430 690 430 {lab=VSS}
N 820 500 820 520 {lab=D2_B[2]}
N 890 430 890 470 {lab=VDD}
N 670 430 670 470 {lab=VSS}
N 1040 340 1040 360 {lab=RESET}
N 1080 340 1080 360 {lab=CLK}
N 1120 340 1120 360 {lab=C2_B[3]}
N 1170 430 1190 430 {lab=VDD}
N 970 430 990 430 {lab=VSS}
N 1120 500 1120 520 {lab=D2_B[3]}
N 1190 430 1190 470 {lab=VDD}
N 970 430 970 470 {lab=VSS}
N 1340 340 1340 360 {lab=RESET}
N 1380 340 1380 360 {lab=CLK}
N 1420 340 1420 360 {lab=C2_B[4]}
N 1470 430 1490 430 {lab=VDD}
N 1270 430 1290 430 {lab=VSS}
N 1420 500 1420 520 {lab=D2_B[4]}
N 1490 430 1490 470 {lab=VDD}
N 1270 430 1270 470 {lab=VSS}
N 1640 340 1640 360 {lab=RESET}
N 1680 340 1680 360 {lab=CLK}
N 1720 340 1720 360 {lab=C2_B[5]}
N 1770 430 1790 430 {lab=VDD}
N 1570 430 1590 430 {lab=VSS}
N 1720 500 1720 520 {lab=D2_B[5]}
N 1790 430 1790 470 {lab=VDD}
N 1570 430 1570 470 {lab=VSS}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 70 -360 1 0 {name=x8}
C {iopin.sym} 320 -510 0 1 {name=p1 lab=VDD}
C {iopin.sym} 320 -470 0 1 {name=p2 lab=VSS}
C {ipin.sym} 180 -510 0 0 {name=p12 lab=RESET}
C {ipin.sym} 180 -430 0 0 {name=p19 lab=C0_B[5:0]}
C {ipin.sym} 180 -390 0 0 {name=p25 lab=C1_B[5:0]}
C {ipin.sym} 180 -350 0 0 {name=p31 lab=C2_B[5:0]}
C {opin.sym} 510 -510 0 1 {name=p27 lab=D0_B[5:0]}
C {opin.sym} 510 -470 0 1 {name=p28 lab=D1_B[5:0]}
C {opin.sym} 510 -430 0 1 {name=p29 lab=D2_B[5:0]}
C {ipin.sym} 180 -470 0 0 {name=p9 lab=CLK}
C {lab_wire.sym} 140 -280 0 0 {name=p10 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 180 -280 0 0 {name=p11 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 220 -280 0 1 {name=p30 sig_type=std_logic lab=C0_B[0]}
C {lab_wire.sym} 220 -100 3 0 {name=p32 sig_type=std_logic lab=D0_B[0]}
C {lab_wire.sym} 70 -150 3 0 {name=p33 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 290 -150 1 1 {name=p34 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 370 -360 1 0 {name=x1}
C {lab_wire.sym} 440 -280 0 0 {name=p3 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 480 -280 0 0 {name=p4 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 520 -280 0 1 {name=p5 sig_type=std_logic lab=C0_B[1]}
C {lab_wire.sym} 520 -100 3 0 {name=p6 sig_type=std_logic lab=D0_B[1]}
C {lab_wire.sym} 370 -150 3 0 {name=p7 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 590 -150 1 1 {name=p8 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 670 -360 1 0 {name=x2}
C {lab_wire.sym} 740 -280 0 0 {name=p13 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 780 -280 0 0 {name=p14 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 820 -280 0 1 {name=p15 sig_type=std_logic lab=C0_B[2]}
C {lab_wire.sym} 820 -100 3 0 {name=p16 sig_type=std_logic lab=D0_B[2]}
C {lab_wire.sym} 670 -150 3 0 {name=p17 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 890 -150 1 1 {name=p18 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 970 -360 1 0 {name=x3}
C {lab_wire.sym} 1040 -280 0 0 {name=p20 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 1080 -280 0 0 {name=p21 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 1120 -280 0 1 {name=p22 sig_type=std_logic lab=C0_B[3]}
C {lab_wire.sym} 1120 -100 3 0 {name=p23 sig_type=std_logic lab=D0_B[3]}
C {lab_wire.sym} 970 -150 3 0 {name=p24 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1190 -150 1 1 {name=p26 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 1270 -360 1 0 {name=x4}
C {lab_wire.sym} 1340 -280 0 0 {name=p35 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 1380 -280 0 0 {name=p36 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 1420 -280 0 1 {name=p37 sig_type=std_logic lab=C0_B[4]}
C {lab_wire.sym} 1420 -100 3 0 {name=p38 sig_type=std_logic lab=D0_B[4]}
C {lab_wire.sym} 1270 -150 3 0 {name=p39 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1490 -150 1 1 {name=p40 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 1570 -360 1 0 {name=x5}
C {lab_wire.sym} 1640 -280 0 0 {name=p41 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 1680 -280 0 0 {name=p42 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 1720 -280 0 1 {name=p43 sig_type=std_logic lab=C0_B[5]}
C {lab_wire.sym} 1720 -100 3 0 {name=p44 sig_type=std_logic lab=D0_B[5]}
C {lab_wire.sym} 1570 -150 3 0 {name=p45 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1790 -150 1 1 {name=p46 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 70 -60 1 0 {name=x6}
C {lab_wire.sym} 140 20 0 0 {name=p47 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 180 20 0 0 {name=p48 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 220 20 0 1 {name=p49 sig_type=std_logic lab=C1_B[0]}
C {lab_wire.sym} 220 200 3 0 {name=p50 sig_type=std_logic lab=D1_B[0]}
C {lab_wire.sym} 70 150 3 0 {name=p51 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 290 150 1 1 {name=p52 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 370 -60 1 0 {name=x7}
C {lab_wire.sym} 440 20 0 0 {name=p53 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 480 20 0 0 {name=p54 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 520 20 0 1 {name=p55 sig_type=std_logic lab=C1_B[1]}
C {lab_wire.sym} 520 200 3 0 {name=p56 sig_type=std_logic lab=D1_B[1]}
C {lab_wire.sym} 370 150 3 0 {name=p57 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 590 150 1 1 {name=p58 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 670 -60 1 0 {name=x9}
C {lab_wire.sym} 740 20 0 0 {name=p59 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 780 20 0 0 {name=p60 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 820 20 0 1 {name=p61 sig_type=std_logic lab=C1_B[2]}
C {lab_wire.sym} 820 200 3 0 {name=p62 sig_type=std_logic lab=D1_B[2]}
C {lab_wire.sym} 670 150 3 0 {name=p63 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 890 150 1 1 {name=p64 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 970 -60 1 0 {name=x10}
C {lab_wire.sym} 1040 20 0 0 {name=p65 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 1080 20 0 0 {name=p66 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 1120 20 0 1 {name=p67 sig_type=std_logic lab=C1_B[3]}
C {lab_wire.sym} 1120 200 3 0 {name=p68 sig_type=std_logic lab=D1_B[3]}
C {lab_wire.sym} 970 150 3 0 {name=p69 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1190 150 1 1 {name=p70 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 1270 -60 1 0 {name=x11}
C {lab_wire.sym} 1340 20 0 0 {name=p71 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 1380 20 0 0 {name=p72 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 1420 20 0 1 {name=p73 sig_type=std_logic lab=C1_B[4]}
C {lab_wire.sym} 1420 200 3 0 {name=p74 sig_type=std_logic lab=D1_B[4]}
C {lab_wire.sym} 1270 150 3 0 {name=p75 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1490 150 1 1 {name=p76 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 1570 -60 1 0 {name=x12}
C {lab_wire.sym} 1640 20 0 0 {name=p77 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 1680 20 0 0 {name=p78 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 1720 20 0 1 {name=p79 sig_type=std_logic lab=C1_B[5]}
C {lab_wire.sym} 1720 200 3 0 {name=p80 sig_type=std_logic lab=D1_B[5]}
C {lab_wire.sym} 1570 150 3 0 {name=p81 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1790 150 1 1 {name=p82 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 70 260 1 0 {name=x13}
C {lab_wire.sym} 140 340 0 0 {name=p83 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 180 340 0 0 {name=p84 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 220 340 0 1 {name=p85 sig_type=std_logic lab=C2_B[0]}
C {lab_wire.sym} 220 520 3 0 {name=p86 sig_type=std_logic lab=D2_B[0]}
C {lab_wire.sym} 70 470 3 0 {name=p87 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 290 470 1 1 {name=p88 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 370 260 1 0 {name=x14}
C {lab_wire.sym} 440 340 0 0 {name=p89 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 480 340 0 0 {name=p90 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 520 340 0 1 {name=p91 sig_type=std_logic lab=C2_B[1]}
C {lab_wire.sym} 520 520 3 0 {name=p92 sig_type=std_logic lab=D2_B[1]}
C {lab_wire.sym} 370 470 3 0 {name=p93 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 590 470 1 1 {name=p94 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 670 260 1 0 {name=x15}
C {lab_wire.sym} 740 340 0 0 {name=p95 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 780 340 0 0 {name=p96 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 820 340 0 1 {name=p97 sig_type=std_logic lab=C2_B[2]}
C {lab_wire.sym} 820 520 3 0 {name=p98 sig_type=std_logic lab=D2_B[2]}
C {lab_wire.sym} 670 470 3 0 {name=p99 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 890 470 1 1 {name=p100 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 970 260 1 0 {name=x16}
C {lab_wire.sym} 1040 340 0 0 {name=p101 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 1080 340 0 0 {name=p102 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 1120 340 0 1 {name=p103 sig_type=std_logic lab=C2_B[3]}
C {lab_wire.sym} 1120 520 3 0 {name=p104 sig_type=std_logic lab=D2_B[3]}
C {lab_wire.sym} 970 470 3 0 {name=p105 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1190 470 1 1 {name=p106 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 1270 260 1 0 {name=x17}
C {lab_wire.sym} 1340 340 0 0 {name=p107 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 1380 340 0 0 {name=p108 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 1420 340 0 1 {name=p109 sig_type=std_logic lab=C2_B[4]}
C {lab_wire.sym} 1420 520 3 0 {name=p110 sig_type=std_logic lab=D2_B[4]}
C {lab_wire.sym} 1270 470 3 0 {name=p111 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1490 470 1 1 {name=p112 sig_type=std_logic lab=VDD}
C {/home/designer/shared/GRO-TDC/std_cells/FF_D.sym} 1570 260 1 0 {name=x18}
C {lab_wire.sym} 1640 340 0 0 {name=p113 sig_type=std_logic lab=RESET}
C {lab_wire.sym} 1680 340 0 0 {name=p114 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 1720 340 0 1 {name=p115 sig_type=std_logic lab=C2_B[5]}
C {lab_wire.sym} 1720 520 3 0 {name=p116 sig_type=std_logic lab=D2_B[5]}
C {lab_wire.sym} 1570 470 3 0 {name=p117 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 1790 470 1 1 {name=p118 sig_type=std_logic lab=VDD}
