# 5 Stage Pipelined RISC-V Processor
My implementation of a 5-stage pipelined RV32IM processor based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition by Sarah Harris and David Harris.

## Features
