$date
	Fri Sep 08 15:45:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module task1_tb $end
$var wire 5 ! cnt_out [4:0] $end
$var parameter 32 " W $end
$var reg 1 # clk $end
$var reg 5 $ cnt_in [4:0] $end
$var reg 1 % en $end
$var reg 1 & ld $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 ( cnt_in [4:0] $end
$var wire 1 % en $end
$var wire 1 & ld $end
$var wire 1 ' rst $end
$var parameter 32 ) WIDTH $end
$var reg 5 * cnt_out [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 )
b101 "
$end
#0
$dumpvars
bx *
bx (
1'
0&
0%
bx $
0#
bx !
$end
#5
b0 !
b0 *
1#
#10
0#
b100 $
b100 (
#15
1#
#20
0#
#25
1#
#30
0#
1%
#35
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
0'
#75
b1 !
b1 *
1#
#80
0#
#85
b10 !
b10 *
1#
#90
0#
#95
b11 !
b11 *
1#
#100
0#
#105
b100 !
b100 *
1#
#110
0#
#115
b101 !
b101 *
1#
#120
0#
#125
b110 !
b110 *
1#
#130
0#
#135
b111 !
b111 *
1#
#140
0#
#145
b1000 !
b1000 *
1#
#150
0#
1&
#155
b100 !
b100 *
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
#205
1#
#210
0#
#215
1#
#220
0#
#225
1#
#230
0#
#235
1#
#240
0#
#245
1#
#250
0#
