{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696741320810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696741320810 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Embed 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Embed\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696741320973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696741321072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696741321072 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[0\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 150 -1 0 } } { "" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1696741321404 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[1\] 8 5 -90 -3125 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of -90 degrees (-3125 ps) for Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 150 -1 0 } } { "" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1696741321404 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[2\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[2\] port" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 150 -1 0 } } { "" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1696741321404 ""}  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 150 -1 0 } } { "" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1696741321404 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|wire_pll7_clk\[0\] port" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 150 -1 0 } } { "" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1696741321405 ""}  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 150 -1 0 } } { "" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1696741321405 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696741322097 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696741322182 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696741324356 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324433 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324433 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324433 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324433 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696741324433 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696741324434 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696741324434 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696741324434 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696741324434 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696741324435 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696741324435 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696741324444 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1696741325462 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_trace_ts_req_generator " "Entity altera_trace_ts_req_generator" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0 " "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0 " "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696741329827 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1696741329827 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696741330105 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696741330136 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696741330157 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696741330166 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696741330213 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696741330528 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696741330710 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] MAX10_CLK1_50 " "Register Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1696741330764 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1696741330764 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_CLK_10 " "Node: ADC_CLK_10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_toggle ADC_CLK_10 " "Register Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\|in_data_toggle is being clocked by ADC_CLK_10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1696741330764 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1696741330764 "|DE10_LITE_Golden_Top|ADC_CLK_10"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696741330766 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1696741330766 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696741330971 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696741330971 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696741330971 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696741330971 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u3\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: u3\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696741330971 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1696741330971 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1696741330986 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1696741330986 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1696741330986 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1696741330986 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1696741330986 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696741330998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696741330998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696741330998 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696741330998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332063 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332063 ""}  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332063 ""}  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332063 ""}  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332063 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 34184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332063 ""}  } { { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 23333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332063 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 23579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332063 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696741332063 ""}  } { { "pzdyqx.vhd" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 23418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332063 ""}  } { { "pzdyqx.vhd" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 23440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332064 ""}  } { { "Embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 3195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/sld17a867e6/submodules/altera_reset_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 28718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696741332064 ""}  } { { "db/ip/sld17a867e6/submodules/altera_reset_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 24385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_debug:the_Embed_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_debug:the_Embed_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_debug:the_Embed_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 9289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696741332064 ""}  } { { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 9614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_reset_controller:rst_controller_004\|r_sync_rst  " "Automatically promoted node Embed:u3\|altera_reset_controller:rst_controller_004\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo\|write~0 " "Destination node Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo\|write~0" {  } { { "Embed/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 9614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~2 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~2" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_sdram:sdram\|active_rnw~3 " "Destination node Embed:u3\|Embed_sdram:sdram\|active_rnw~3" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_sdram:sdram\|active_cs_n~0 " "Destination node Embed:u3\|Embed_sdram:sdram\|active_cs_n~0" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_reset_controller:rst_controller_004\|WideOr0~0 " "Destination node Embed:u3\|altera_reset_controller:rst_controller_004\|WideOr0~0" {  } { { "Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_sdram:sdram\|i_refs\[0\] " "Destination node Embed:u3\|Embed_sdram:sdram\|i_refs\[0\]" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 2911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_sdram:sdram\|i_refs\[2\] " "Destination node Embed:u3\|Embed_sdram:sdram\|i_refs\[2\]" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 2909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_sdram:sdram\|i_refs\[1\] " "Destination node Embed:u3\|Embed_sdram:sdram\|i_refs\[1\]" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 2910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0" {  } { { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 13964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696741332064 ""}  } { { "Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Embed:u3\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332065 ""}  } { { "Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Embed:u3\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696741332065 ""}  } { { "Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 8644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer\|dreg\[6\]  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer\|dreg\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux\|in_payload\[1\]~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux\|in_payload\[1\]~0" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 30460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_packets_to_bytes:p2b\|stored_varchannel\[7\]~1 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_packets_to_bytes:p2b\|stored_varchannel\[7\]~1" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_packets_to_bytes.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 30510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 31368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696741332065 ""}  } { { "altera_std_synchronizer.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 140 -1 0 } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer\|dreg\[6\]" } } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 27620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_enable " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_enable" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 87 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[1\] " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[1\]" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[0\] " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[0\]" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[2\] " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[2\]" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[3\] " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[3\]" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[4\] " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[4\]" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_run " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_run" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 88 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[0\] " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[0\]" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[1\] " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[1\]" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[2\] " "Destination node Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[2\]" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1696741332065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696741332065 ""}  } { { "Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 9425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 9501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696741332066 ""}  } { { "Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 7882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_reset_controller:mgmt_rst_synch_0\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_reset_controller:mgmt_rst_synch_0\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332066 ""}  } { { "db/ip/sld17a867e6/submodules/altera_reset_synchronizer.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 27553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state.WRITE_STATE_IDLE  " "Automatically promoted node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state.WRITE_STATE_IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_xe_ye~0 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_xe_ye~0" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 10901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector18~0 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector18~0" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 603 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~19 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~19" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~22 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~22" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|erase_state~30 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|erase_state~30" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 194 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~0 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~0" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~24 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~24" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~25 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~25" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector13~0 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector13~0" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 603 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_count\[8\]~6 " "Destination node Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_count\[8\]~6" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 597 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696741332066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1696741332066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696741332066 ""}  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 3623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Embed:u3\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node Embed:u3\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696741332068 ""}  } { { "Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 11499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696741332068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696741334644 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696741334664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696741334665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696741334690 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696741334743 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1696741334743 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1696741334743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696741334744 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696741334786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696741337087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "165 Block RAM " "Packed 165 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696741337110 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696741337110 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696741337110 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696741337110 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1696741337110 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "83 " "Created 83 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1696741337110 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696741337110 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 150 -1 0 } } { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 298 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 208 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1696741337447 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|pll7 compensate_clock 0 " "PLL \"Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 150 -1 0 } } { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 290 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 235 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1696741337463 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696741338625 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1696741338667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696741341728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696741343876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696741344104 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696741352085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696741352085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696741355509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X45_Y11 X55_Y21 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21" {  } { { "loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21"} { { 12 { 0 ""} 45 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696741359003 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696741359003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696741360143 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1696741360143 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696741360143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696741360147 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.72 " "Total time spent on timing analysis during the Fitter is 1.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696741360618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696741360710 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1696741360710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696741362982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696741362988 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1696741362988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696741365362 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696741368930 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696741370464 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696741371084 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1696741371084 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "VGA_HS " "Pin VGA_HS is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { VGA_HS } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1696741371090 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "VGA_VS " "Pin VGA_VS is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1696741371090 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "ADC_CLK_10 " "Pin ADC_CLK_10 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1696741371090 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "55 " "Following 55 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently enabled " "Pin GSENSOR_SDO has a permanently enabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1696741371090 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1696741371090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/output_files/Embed.fit.smsg " "Generated suppressed messages file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/output_files/Embed.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696741372036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6464 " "Peak virtual memory: 6464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696741375246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 23:02:55 2023 " "Processing ended: Sat Oct 07 23:02:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696741375246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696741375246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696741375246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696741375246 ""}
