`define STRINGIFY(x) `"x`"
`define I_FT_BUF_FET_EN_ACK i_ft_buf_fet_en_ack
`define I_HQM_AW_FET_EN_SEQUENCER hqm_sip_aon_wrap.i_hqm_AW_fet_en_sequencer
`define I_HQM_AW_VIEWPIN_MUX hqm_sip_aon_wrap.i_hqm_AW_viewpin_mux
`define I_HQM_AQED_PIPE hqm_sip_gated_wrap.i_hqm_aqed_pipe
`define I_HQM_AQED_RESET_CORE hqm_sip_gated_wrap.i_hqm_aqed_reset_core
`define I_HQM_ATM_RESET_CORE hqm_sip_gated_wrap.i_hqm_atm_reset_core
`define I_HQM_CHP_CLKPROC hqm_sip_gated_wrap.i_hqm_chp_clkproc
`define I_HQM_CHP_HQM_GATED_CLK_ENABLE_AND2 hqm_sip_gated_wrap.i_hqm_chp_hqm_gated_clk_enable_and2
`define I_HQM_CHP_HQM_GATED_CLK_ENABLE_OR2 hqm_sip_gated_wrap.i_hqm_chp_hqm_gated_clk_enable_or2
`define I_HQM_CHP_HQM_GATED_CLK_ENABLE_RPTR hqm_sip_gated_wrap.i_hqm_chp_hqm_gated_clk_enable_rptr
`define I_HQM_CHP_HQM_GATED_RST_PGCB_SYNC_N hqm_sip_gated_wrap.i_hqm_chp_hqm_gated_rst_pgcb_sync_n
`define I_HQM_CHP_PGCB_CLK hqm_sip_gated_wrap.i_hqm_chp_pgcb_clk
`define I_HQM_CHP_RESET_CORE hqm_sip_gated_wrap.i_hqm_chp_reset_core
`define I_HQM_CREDIT_HIST_PIPE hqm_sip_gated_wrap.i_hqm_credit_hist_pipe
`define I_HQM_DIR_RESET_CORE hqm_sip_gated_wrap.i_hqm_dir_reset_core
`define I_HQM_DP_CLKPROC hqm_sip_gated_wrap.i_hqm_dp_clkproc
`define I_HQM_DP_HQM_GATED_CLK_ENABLE_AND2 hqm_sip_gated_wrap.i_hqm_dp_hqm_gated_clk_enable_and2
`define I_HQM_DP_HQM_GATED_CLK_ENABLE_OR2 hqm_sip_gated_wrap.i_hqm_dp_hqm_gated_clk_enable_or2
`define I_HQM_DP_HQM_GATED_CLK_ENABLE_RPTR hqm_sip_gated_wrap.i_hqm_dp_hqm_gated_clk_enable_rptr
`define I_HQM_LIST_SEL_PIPE hqm_sip_gated_wrap.i_hqm_list_sel_pipe
`define I_HQM_LSP_CLK_UNGATE_RPTR hqm_sip_gated_wrap.i_hqm_lsp_clk_ungate_rptr
`define I_HQM_LSP_CLKGATE hqm_sip_gated_wrap.i_hqm_lsp_clkgate
`define I_HQM_LSP_CLKPROC hqm_sip_gated_wrap.i_hqm_lsp_clkproc
`define I_HQM_LSP_FLR_PREP_RPTR hqm_sip_gated_wrap.i_hqm_lsp_flr_prep_rptr
`define I_HQM_LSP_HQM_CLK_RPTR_RST_SYNC_N hqm_sip_gated_wrap.i_hqm_lsp_hqm_clk_rptr_rst_sync_n
`define I_HQM_LSP_HQM_GATED_CLK_ENABLE_AND2 hqm_sip_gated_wrap.i_hqm_lsp_hqm_gated_clk_enable_and2
`define I_HQM_LSP_HQM_GATED_CLK_ENABLE_OR2 hqm_sip_gated_wrap.i_hqm_lsp_hqm_gated_clk_enable_or2
`define I_HQM_LSP_HQM_GATED_CLK_ENABLE_RPTR hqm_sip_gated_wrap.i_hqm_lsp_hqm_gated_clk_enable_rptr
`define I_HQM_LSP_HQM_INP_GATED_CLK_ENABLE_RPTR hqm_sip_gated_wrap.i_hqm_lsp_hqm_inp_gated_clk_enable_rptr
`define I_HQM_LSP_RESET_CORE hqm_sip_gated_wrap.i_hqm_lsp_reset_core
`define I_HQM_MASTER hqm_sip_aon_wrap.i_hqm_master
`define I_HQM_MASTER_CLKFREE hqm_sip_aon_wrap.i_hqm_master_clkfree
`define I_HQM_MASTER_HQM_CDC_CLK_ENABLE_RPTR hqm_sip_aon_wrap.i_hqm_master_hqm_cdc_clk_enable_rptr
`define I_HQM_MASTER_HQM_CDC_CLKGATE hqm_sip_aon_wrap.i_hqm_master_hqm_cdc_clkgate
`define I_HQM_MASTER_HQM_CDC_ENABLE_AND2 hqm_sip_aon_wrap.i_hqm_master_hqm_cdc_enable_and2
`define I_HQM_MASTER_HQM_CLK_RPTR_RST_SYNC_N hqm_sip_aon_wrap.i_hqm_master_hqm_clk_rptr_rst_sync_n
`define I_HQM_MASTER_HQM_CLK_UNGATE_RPTR hqm_sip_aon_wrap.i_hqm_master_hqm_clk_ungate_rptr
`define I_HQM_MASTER_HQM_FREERUN_CLK_ENABLE_AND2 hqm_sip_aon_wrap.i_hqm_master_hqm_freerun_clk_enable_and2
`define I_HQM_MASTER_HQM_FREERUN_CLK_ENABLE_RPTR hqm_sip_aon_wrap.i_hqm_master_hqm_freerun_clk_enable_rptr
`define I_HQM_MASTER_HQM_INP_CLKGATE hqm_sip_aon_wrap.i_hqm_master_hqm_inp_clkgate
`define I_HQM_MASTER_HQM_INP_GATED_CLK_ENABLE_RPTR hqm_sip_aon_wrap.i_hqm_master_hqm_inp_gated_clk_enable_rptr
`define I_HQM_MASTER_PRIM_CLK_ENABLE_RPTR hqm_sip_aon_wrap.i_hqm_master_prim_clk_enable_rptr
`define I_HQM_MASTER_PRIM_CLK_UNGATE_RPTR hqm_sip_aon_wrap.i_hqm_master_prim_clk_ungate_rptr
`define I_HQM_MASTER_PRIM_CLKGATE hqm_sip_aon_wrap.i_hqm_master_prim_clkgate
`define I_HQM_MASTER_SIDE_RST_SYNC_PRIM_N hqm_sip_aon_wrap.i_hqm_master_side_rst_sync_prim_n
`define I_HQM_NALB_CLKPROC hqm_sip_gated_wrap.i_hqm_nalb_clkproc
`define I_HQM_NALB_HQM_GATED_CLK_ENABLE_AND2 hqm_sip_gated_wrap.i_hqm_nalb_hqm_gated_clk_enable_and2
`define I_HQM_NALB_HQM_GATED_CLK_ENABLE_OR2 hqm_sip_gated_wrap.i_hqm_nalb_hqm_gated_clk_enable_or2
`define I_HQM_NALB_HQM_GATED_CLK_ENABLE_RPTR hqm_sip_gated_wrap.i_hqm_nalb_hqm_gated_clk_enable_rptr
`define I_HQM_NALB_RESET_CORE hqm_sip_gated_wrap.i_hqm_nalb_reset_core
`define I_HQM_PWRGOOD_RST_B_BUF hqm_sip_aon_wrap.i_hqm_pwrgood_rst_b_buf
`define I_HQM_QED_CLK_EN_PROC_FT_RPTR hqm_sip_gated_wrap.i_hqm_qed_clk_en_proc_ft_rptr
`define I_HQM_QED_CLK_UNGATE_RPTR hqm_sip_gated_wrap.i_hqm_qed_clk_ungate_rptr
`define I_HQM_QED_CLKGATE hqm_sip_gated_wrap.i_hqm_qed_clkgate
`define I_HQM_QED_CLKPROC hqm_sip_gated_wrap.i_hqm_qed_clkproc
`define I_HQM_QED_FLR_PREP_INV hqm_sip_gated_wrap.i_hqm_qed_flr_prep_inv
`define I_HQM_QED_FLR_PREP_RPTR hqm_sip_gated_wrap.i_hqm_qed_flr_prep_rptr
`define I_HQM_QED_HQM_CLK_RPTR_RST_SYNC_N hqm_sip_gated_wrap.i_hqm_qed_hqm_clk_rptr_rst_sync_n
`define I_HQM_QED_HQM_GATED_CLK_ENABLE_AND2 hqm_sip_gated_wrap.i_hqm_qed_hqm_gated_clk_enable_and2
`define I_HQM_QED_HQM_GATED_CLK_ENABLE_OR2 hqm_sip_gated_wrap.i_hqm_qed_hqm_gated_clk_enable_or2
`define I_HQM_QED_HQM_GATED_CLK_ENABLE_RPTR hqm_sip_gated_wrap.i_hqm_qed_hqm_gated_clk_enable_rptr
`define I_HQM_QED_HQM_INP_GATED_CLK_ENABLE_RPTR hqm_sip_gated_wrap.i_hqm_qed_hqm_inp_gated_clk_enable_rptr
`define I_HQM_QED_PIPE hqm_sip_gated_wrap.i_hqm_qed_pipe
`define I_HQM_QED_RESET_CORE hqm_sip_gated_wrap.i_hqm_qed_reset_core
`define I_HQM_QED_UNIT_IDLE_AND2 hqm_sip_gated_wrap.i_hqm_qed_unit_idle_and2
`define I_HQM_QED_UNIT_IDLE_FT_RPTR hqm_sip_gated_wrap.i_hqm_qed_unit_idle_ft_rptr
`define I_HQM_REORDER_PIPE hqm_sip_gated_wrap.i_hqm_reorder_pipe
`define I_HQM_ROP_RESET_CORE hqm_sip_gated_wrap.i_hqm_rop_reset_core
`define I_HQM_RTDR_IOSFSB_ISM hqm_sip_aon_wrap.i_hqm_rtdr_iosfsb_ism
`define I_HQM_RTDR_TAPCONFIG hqm_sip_aon_wrap.i_hqm_rtdr_tapconfig
`define I_HQM_RTDR_TAPTRIGGER hqm_sip_aon_wrap.i_hqm_rtdr_taptrigger
`define I_HQM_SIF hqm_sip_aon_wrap.i_hqm_sif
`define I_HQM_SIF_NONFLR_CLK_ENABLE_RPTR hqm_sip_aon_wrap.i_hqm_sif_nonflr_clk_enable_rptr
`define I_HQM_SIF_PRIM_CLK_ENABLE_RPTR hqm_sip_aon_wrap.i_hqm_sif_prim_clk_enable_rptr
`define I_HQM_SIF_PRIM_CLKGATE hqm_sip_aon_wrap.i_hqm_sif_prim_clkgate
`define I_HQM_SIF_PRIM_CLKNONFLR hqm_sip_aon_wrap.i_hqm_sif_prim_clknonflr
`define I_HQM_SYSTEM hqm_sip_gated_wrap.i_hqm_system
`define I_HQM_SYSTEM_CLK_UNGATE_RPTR hqm_sip_gated_wrap.i_hqm_system_clk_ungate_rptr
`define I_HQM_SYSTEM_CLKGATE hqm_sip_gated_wrap.i_hqm_system_clkgate
`define I_HQM_SYSTEM_CLKPROC hqm_sip_gated_wrap.i_hqm_system_clkproc
`define I_HQM_SYSTEM_FLR_PREP_RPTR hqm_sip_gated_wrap.i_hqm_system_flr_prep_rptr
`define I_HQM_SYSTEM_HQM_CLK_RPTR_RST_SYNC_N hqm_sip_gated_wrap.i_hqm_system_hqm_clk_rptr_rst_sync_n
`define I_HQM_SYSTEM_HQM_GATED_CLK_ENABLE_AND2 hqm_sip_gated_wrap.i_hqm_system_hqm_gated_clk_enable_and2
`define I_HQM_SYSTEM_HQM_GATED_CLK_ENABLE_OR2 hqm_sip_gated_wrap.i_hqm_system_hqm_gated_clk_enable_or2
`define I_HQM_SYSTEM_HQM_GATED_CLK_ENABLE_RPTR hqm_sip_gated_wrap.i_hqm_system_hqm_gated_clk_enable_rptr
`define I_HQM_SYSTEM_HQM_INP_GATED_CLK_ENABLE_RPTR hqm_sip_gated_wrap.i_hqm_system_hqm_inp_gated_clk_enable_rptr
`define I_HQM_SYSTEM_PRIM_CLK_ENABLE_RPTR hqm_sip_gated_wrap.i_hqm_system_prim_clk_enable_rptr
`define I_HQM_SYSTEM_PRIM_CLK_UNGATE_RPTR hqm_sip_gated_wrap.i_hqm_system_prim_clk_ungate_rptr
`define I_HQM_SYSTEM_PRIM_CLKGATE hqm_sip_gated_wrap.i_hqm_system_prim_clkgate
`define I_HQM_SYSTEM_RESET_CORE hqm_sip_gated_wrap.i_hqm_system_reset_core
`define I_HQM_SYSTEM_SIDE_RST_SYNC_PRIM_N hqm_sip_gated_wrap.i_hqm_system_side_rst_sync_prim_n
`define I_HQM_VISA hqm_sip_aon_wrap.i_hqm_visa
`define I_SYSTEM_BUF_HQM_CLK_TRUNK hqm_sip_aon_wrap.i_system_buf_hqm_clk_trunk
