{
  "design": {
    "design_info": {
      "boundary_crc": "0x18CAE15A1DBF4EC7",
      "device": "xcku040-ffva1156-2-e",
      "gen_directory": "../../../../Lab_2.gen/sources_1/bd/top",
      "name": "top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": "",
      "rst_ddr4_0_300M": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "memory_ss": {
        "axi_bram_ctrl_0": "",
        "axi_smc": "",
        "ddr4_0": "",
        "axi_bram_ctrl_0_bram": ""
      },
      "microblaze_ss": {
        "xlconstant_0": "",
        "axi_intc_0": "",
        "mdm_1": "",
        "xlconstant_1": "",
        "microblaze_0": "",
        "xlconcat_0": "",
        "microblaze_0_local_memory": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "dlmb_bram_if_cntlr": "",
          "ilmb_bram_if_cntlr": "",
          "lmb_bram": ""
        }
      },
      "peripherals": ""
    },
    "interface_ports": {
      "ddr4_sdram_062": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "default"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16LY-062E",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default"
          }
        }
      },
      "default_sysclk_300": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "sysclk_125": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "rotary_switch": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "push_buttons_5bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "led_8bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "dip_switches_4bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "iic_main": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "rs232_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "top_clk_wiz_1_0",
        "xci_path": "ip/top_clk_wiz_1_0/top_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sysclk_125"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "top_rst_clk_wiz_1_100M_0",
        "xci_path": "ip/top_rst_clk_wiz_1_100M_0/top_rst_clk_wiz_1_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_1_100M",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_ddr4_0_300M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "top_rst_ddr4_0_300M_0",
        "xci_path": "ip/top_rst_ddr4_0_300M_0/top_rst_ddr4_0_300M_0.xci",
        "inst_hier_path": "rst_ddr4_0_300M"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/top_axi_interconnect_0_0/top_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "top_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "top_xbar_0",
            "xci_path": "ip/top_xbar_0/top_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "memory_ss": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "default_sysclk_300": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4_sdram_062": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          }
        },
        "ports": {
          "c0_ddr4_ui_clk": {
            "type": "clk",
            "direction": "O"
          },
          "c0_ddr4_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "c0_ddr4_ui_clk_sync_rst": {
            "type": "rst",
            "direction": "O"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "top_axi_bram_ctrl_0_0",
            "xci_path": "ip/top_axi_bram_ctrl_0_0/top_axi_bram_ctrl_0_0.xci",
            "inst_hier_path": "memory_ss/axi_bram_ctrl_0",
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00002000 32 > top memory_ss/axi_bram_ctrl_0_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "axi_smc": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "top_axi_smc_0",
            "xci_path": "ip/top_axi_smc_0/top_axi_smc_0.xci",
            "inst_hier_path": "memory_ss/axi_smc",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "4"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "ddr4_0": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "top_ddr4_0_0",
            "xci_path": "ip/top_ddr4_0_0/top_ddr4_0_0.xci",
            "inst_hier_path": "memory_ss/ddr4_0",
            "parameters": {
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_sysclk_300"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_062"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          },
          "axi_bram_ctrl_0_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "top_axi_bram_ctrl_0_bram_0",
            "xci_path": "ip/top_axi_bram_ctrl_0_bram_0/top_axi_bram_ctrl_0_bram_0.xci",
            "inst_hier_path": "memory_ss/axi_bram_ctrl_0_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              }
            }
          }
        },
        "interface_nets": {
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_0_bram/BRAM_PORTA",
              "axi_bram_ctrl_0/BRAM_PORTA"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTB": {
            "interface_ports": [
              "axi_bram_ctrl_0_bram/BRAM_PORTB",
              "axi_bram_ctrl_0/BRAM_PORTB"
            ]
          },
          "axi_smc_M00_AXI": {
            "interface_ports": [
              "ddr4_0/C0_DDR4_S_AXI",
              "axi_smc/M00_AXI"
            ]
          },
          "axi_smc_M01_AXI": {
            "interface_ports": [
              "axi_bram_ctrl_0/S_AXI",
              "axi_smc/M01_AXI"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "ddr4_sdram_062",
              "ddr4_0/C0_DDR4"
            ]
          },
          "default_sysclk_300_1": {
            "interface_ports": [
              "default_sysclk_300",
              "ddr4_0/C0_SYS_CLK"
            ]
          },
          "microblaze_0_M_AXI_DC": {
            "interface_ports": [
              "S00_AXI",
              "axi_smc/S00_AXI"
            ]
          },
          "microblaze_0_M_AXI_IC": {
            "interface_ports": [
              "S01_AXI",
              "axi_smc/S01_AXI"
            ]
          }
        },
        "nets": {
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk",
              "c0_ddr4_ui_clk",
              "axi_smc/aclk",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk_sync_rst",
              "c0_ddr4_ui_clk_sync_rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "aclk1",
              "axi_smc/aclk1"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "ddr4_0/sys_rst"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axi_smc/aresetn"
            ]
          },
          "rst_ddr4_0_300M_peripheral_aresetn": {
            "ports": [
              "c0_ddr4_aresetn",
              "ddr4_0/c0_ddr4_aresetn",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          }
        }
      },
      "microblaze_ss": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_DP": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_DC": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_IC": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "Clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "Debug_SYS_Rst": {
            "type": "rst",
            "direction": "O"
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_0_0",
            "xci_path": "ip/top_xlconstant_0_0/top_xlconstant_0_0.xci",
            "inst_hier_path": "microblaze_ss/xlconstant_0"
          },
          "axi_intc_0": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "top_axi_intc_0_0",
            "xci_path": "ip/top_axi_intc_0_0/top_axi_intc_0_0.xci",
            "inst_hier_path": "microblaze_ss/axi_intc_0"
          },
          "mdm_1": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "xci_name": "top_mdm_1_0",
            "xci_path": "ip/top_mdm_1_0/top_mdm_1_0.xci",
            "inst_hier_path": "microblaze_ss/mdm_1"
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_1_0",
            "xci_path": "ip/top_xlconstant_1_0/top_xlconstant_1_0.xci",
            "inst_hier_path": "microblaze_ss/xlconstant_1"
          },
          "microblaze_0": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "top_microblaze_0_0",
            "xci_path": "ip/top_microblaze_0_0/top_microblaze_0_0.xci",
            "inst_hier_path": "microblaze_ss/microblaze_0",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "18"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "18"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_USE_DCACHE": {
                "value": "1"
              },
              "C_USE_ICACHE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "DLMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DC": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "M_AXI_IC": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "2"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > top microblaze_ss/microblaze_0_local_memory/dlmb_bram_if_cntlr top memory_ss/axi_bram_ctrl_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "top_xlconcat_0_0",
            "xci_path": "ip/top_xlconcat_0_0/top_xlconcat_0_0.xci",
            "inst_hier_path": "microblaze_ss/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "microblaze_0_local_memory": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "top_dlmb_v10_0",
                "xci_path": "ip/top_dlmb_v10_0/top_dlmb_v10_0.xci",
                "inst_hier_path": "microblaze_ss/microblaze_0_local_memory/dlmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "top_ilmb_v10_0",
                "xci_path": "ip/top_ilmb_v10_0/top_ilmb_v10_0.xci",
                "inst_hier_path": "microblaze_ss/microblaze_0_local_memory/ilmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "top_dlmb_bram_if_cntlr_0",
                "xci_path": "ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0.xci",
                "inst_hier_path": "microblaze_ss/microblaze_0_local_memory/dlmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > top microblaze_ss/microblaze_0_local_memory/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "top_ilmb_bram_if_cntlr_0",
                "xci_path": "ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0.xci",
                "inst_hier_path": "microblaze_ss/microblaze_0_local_memory/ilmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "top_lmb_bram_0",
                "xci_path": "ip/top_lmb_bram_0/top_lmb_bram_0.xci",
                "inst_hier_path": "microblaze_ss/microblaze_0_local_memory/lmb_bram",
                "parameters": {
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_dlmb_bus": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "dlmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "ilmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "ilmb_v10/SYS_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "ilmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "s_axi",
              "axi_intc_0/s_axi"
            ]
          },
          "microblaze_0_M_AXI_DC": {
            "interface_ports": [
              "M_AXI_DC",
              "microblaze_0/M_AXI_DC"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "M_AXI_DP",
              "microblaze_0/M_AXI_DP"
            ]
          },
          "microblaze_0_M_AXI_IC": {
            "interface_ports": [
              "M_AXI_IC",
              "microblaze_0/M_AXI_IC"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "mdm_1/MBDEBUG_0",
              "microblaze_0/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "microblaze_0/DLMB",
              "microblaze_0_local_memory/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "microblaze_0/ILMB",
              "microblaze_0_local_memory/ILMB"
            ]
          }
        },
        "nets": {
          "axi_iic_0_iic2intc_irpt": {
            "ports": [
              "In0",
              "xlconcat_0/In0"
            ]
          },
          "axi_uartlite_0_interrupt": {
            "ports": [
              "In1",
              "xlconcat_0/In1"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mdm_1/Debug_SYS_Rst",
              "Debug_SYS_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "Clk",
              "microblaze_0/Clk",
              "microblaze_0_local_memory/LMB_Clk",
              "axi_intc_0/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "SYS_Rst",
              "microblaze_0_local_memory/SYS_Rst"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "Reset",
              "microblaze_0/Reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_intc_0/s_axi_aresetn"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "axi_intc_0/intr"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "xlconcat_0/In3"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "xlconcat_0/In2"
            ]
          }
        }
      },
      "peripherals": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "peripherals.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "peripherals.bd"
          },
          "ENABLE_DFX": {
            "value": "true"
          },
          "LIST_SIM_BD": {
            "value": "peripherals.bd:peripherals_2.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "peripherals.bd:peripherals_2.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "false"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "top_clk_wiz_1_0_clk_out1",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              }
            }
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "top_clk_wiz_1_0_clk_out1",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              }
            }
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "top_clk_wiz_1_0_clk_out1",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              }
            }
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "top_clk_wiz_1_0_clk_out1",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              }
            }
          },
          "dip_switches_4bits": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "iic_main": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "led_8bits": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "push_buttons_5bits": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "rotary_switch": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "rs232_uart": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "ports": {
          "iic2intc_irpt": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "default"
              }
            }
          },
          "interrupt": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default"
              },
              "SENSITIVITY": {
                "value": "EDGE_RISING",
                "value_src": "default"
              }
            }
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI:S_AXI1:S_AXI2:S_AXI3",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "s_axi_aresetn",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "top_clk_wiz_1_0_clk_out1",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "strong"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              }
            }
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "strong"
              }
            }
          }
        },
        "post_compiled_compname": "peripherals_inst_0",
        "architecture": "kintexu",
        "variant_info": {
          "peripherals.bd": {
            "scoped_diagram": "peripherals_inst_0.bd",
            "design_checksum": "0x825597B6",
            "ref_name": "peripherals",
            "ref_subinst_path": "top_peripherals_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          },
          "peripherals_2.bd": {
            "scoped_diagram": "peripherals_2_inst_0.bd",
            "design_checksum": "0xD7CFDB74",
            "ref_name": "peripherals_2",
            "ref_subinst_path": "top_peripherals_2_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "none"
          }
        }
      }
    },
    "interface_nets": {
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "rotary_switch",
          "peripherals/rotary_switch"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "push_buttons_5bits",
          "peripherals/push_buttons_5bits"
        ]
      },
      "axi_gpio_1_GPIO": {
        "interface_ports": [
          "led_8bits",
          "peripherals/led_8bits"
        ]
      },
      "axi_gpio_1_GPIO2": {
        "interface_ports": [
          "dip_switches_4bits",
          "peripherals/dip_switches_4bits"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_main",
          "peripherals/iic_main"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "peripherals/S_AXI1"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "peripherals/S_AXI2"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "microblaze_ss/s_axi"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "peripherals/S_AXI3"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "peripherals/S_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "rs232_uart",
          "peripherals/rs232_uart"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram_062",
          "memory_ss/ddr4_sdram_062"
        ]
      },
      "default_sysclk_300_1": {
        "interface_ports": [
          "default_sysclk_300",
          "memory_ss/default_sysclk_300"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "microblaze_ss/M_AXI_DC",
          "memory_ss/S00_AXI"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_ss/M_AXI_DP",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "microblaze_0_M_AXI_IC": {
        "interface_ports": [
          "microblaze_ss/M_AXI_IC",
          "memory_ss/S01_AXI"
        ]
      },
      "sysclk_125_1": {
        "interface_ports": [
          "sysclk_125",
          "clk_wiz_1/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "peripherals/iic2intc_irpt",
          "microblaze_ss/In0"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "peripherals/interrupt",
          "microblaze_ss/In1"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "memory_ss/c0_ddr4_ui_clk",
          "rst_ddr4_0_300M/slowest_sync_clk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "memory_ss/c0_ddr4_ui_clk_sync_rst",
          "clk_wiz_1/reset",
          "rst_ddr4_0_300M/ext_reset_in"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "microblaze_ss/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "memory_ss/aclk1",
          "microblaze_ss/Clk",
          "peripherals/s_axi_aclk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "rst_clk_wiz_1_100M/ext_reset_in",
          "memory_ss/reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_ss/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_ss/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "memory_ss/aresetn",
          "microblaze_ss/s_axi_aresetn",
          "peripherals/s_axi_aresetn"
        ]
      },
      "rst_ddr4_0_300M_peripheral_aresetn": {
        "ports": [
          "rst_ddr4_0_300M/peripheral_aresetn",
          "memory_ss/c0_ddr4_aresetn"
        ]
      }
    },
    "addressing": {
      "/microblaze_ss/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/memory_ss/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00002000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/peripherals/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/peripherals/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/peripherals/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/microblaze_ss/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/peripherals/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory_ss/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_ss/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/memory_ss/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00002000",
                "range": "8K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory_ss/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_ss/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}