// Seed: 1030730785
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = -1;
endmodule : SymbolIdentifier
module module_1;
  supply0 id_1 = 1;
  id_2(
      .id_0(1 & -1), .id_1(id_1), .id_2((-1'b0)), .id_3(id_1)
  );
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  wire id_1;
  supply1 id_2, id_3, id_4;
  wire id_5, id_6, id_7, id_8;
  assign id_2 = 1;
endmodule
module module_3 (
    input wor id_0,
    output wire id_1,
    output supply0 id_2,
    input tri1 id_3
);
  id_5(
      -1 / 1, 1
  );
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_6, id_7;
  wire id_8, id_9;
endmodule
