

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Fri May 12 14:41:50 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Version 2.40
    16                           ; Generated 04/07/2022 GMT
    17                           ; 
    18                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   007FE3                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _interfaz
    56   007FE3  08                 	db	8
    57   000000                     _LATD	set	3980
    58   000000                     _LATE0	set	31848
    59                           
    60                           ; #config settings
    61                           
    62                           	psect	cinit
    63   007FE8                     __pcinit:
    64                           	callstack 0
    65   007FE8                     start_initialization:
    66                           	callstack 0
    67   007FE8                     __initialization:
    68                           	callstack 0
    69                           
    70                           ; Initialize objects allocated to COMRAM (1 bytes)
    71                           ; load TBLPTR registers with __pidataCOMRAM
    72   007FE8  0EE3               	movlw	low __pidataCOMRAM
    73   007FEA  6EF6               	movwf	tblptrl,c
    74   007FEC  0E7F               	movlw	high __pidataCOMRAM
    75   007FEE  6EF7               	movwf	tblptrh,c
    76   007FF0  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
    77   007FF2  6EF8               	movwf	tblptru,c
    78   007FF4  0009               	tblrd		*+	;fetch initializer
    79   007FF6  CFF5 F001          	movff	tablat,__pdataCOMRAM
    80   007FFA                     end_of_initialization:
    81                           	callstack 0
    82   007FFA                     __end_of__initialization:
    83                           	callstack 0
    84   007FFA  0100               	movlb	0
    85   007FFC  EFF2  F03F         	goto	_main	;jump to C main() function
    86                           
    87                           	psect	dataCOMRAM
    88   000001                     __pdataCOMRAM:
    89                           	callstack 0
    90   000001                     _interfaz:
    91                           	callstack 0
    92   000001                     	ds	1
    93                           
    94                           	psect	cstackCOMRAM
    95   000000                     __pcstackCOMRAM:
    96                           	callstack 0
    97   000000                     
    98                           ; 1 bytes @ 0x0
    99 ;;
   100 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   101 ;;
   102 ;; *************** function _main *****************
   103 ;; Defined at:
   104 ;;		line 7 in file "Laboratorio4.c"
   105 ;; Parameters:    Size  Location     Type
   106 ;;		None
   107 ;; Auto vars:     Size  Location     Type
   108 ;;		None
   109 ;; Return value:  Size  Location     Type
   110 ;;                  1    wreg      void 
   111 ;; Registers used:
   112 ;;		None
   113 ;; Tracked objects:
   114 ;;		On entry : 0/0
   115 ;;		On exit  : 0/0
   116 ;;		Unchanged: 0/0
   117 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   118 ;;      Params:         0       0       0       0       0       0       0       0       0
   119 ;;      Locals:         0       0       0       0       0       0       0       0       0
   120 ;;      Temps:          0       0       0       0       0       0       0       0       0
   121 ;;      Totals:         0       0       0       0       0       0       0       0       0
   122 ;;Total ram usage:        0 bytes
   123 ;; This function calls:
   124 ;;		Nothing
   125 ;; This function is called by:
   126 ;;		Startup code after reset
   127 ;; This function uses a non-reentrant model
   128 ;;
   129                           
   130                           	psect	text0
   131   007FE4                     __ptext0:
   132                           	callstack 0
   133   007FE4                     _main:
   134                           	callstack 31
   135                           
   136                           ;incstack = 0
   137   007FE4  EF00  F000         	goto	start
   138   007FE8                     __end_of_main:
   139                           	callstack 0
   140   000000                     
   141                           	psect	rparam
   142   000000                     
   143                           	psect	idloc
   144                           
   145                           ;Config register IDLOC0 @ 0x200000
   146                           ;	unspecified, using default values
   147   200000                     	org	2097152
   148   200000  FF                 	db	255
   149                           
   150                           ;Config register IDLOC1 @ 0x200001
   151                           ;	unspecified, using default values
   152   200001                     	org	2097153
   153   200001  FF                 	db	255
   154                           
   155                           ;Config register IDLOC2 @ 0x200002
   156                           ;	unspecified, using default values
   157   200002                     	org	2097154
   158   200002  FF                 	db	255
   159                           
   160                           ;Config register IDLOC3 @ 0x200003
   161                           ;	unspecified, using default values
   162   200003                     	org	2097155
   163   200003  FF                 	db	255
   164                           
   165                           ;Config register IDLOC4 @ 0x200004
   166                           ;	unspecified, using default values
   167   200004                     	org	2097156
   168   200004  FF                 	db	255
   169                           
   170                           ;Config register IDLOC5 @ 0x200005
   171                           ;	unspecified, using default values
   172   200005                     	org	2097157
   173   200005  FF                 	db	255
   174                           
   175                           ;Config register IDLOC6 @ 0x200006
   176                           ;	unspecified, using default values
   177   200006                     	org	2097158
   178   200006  FF                 	db	255
   179                           
   180                           ;Config register IDLOC7 @ 0x200007
   181                           ;	unspecified, using default values
   182   200007                     	org	2097159
   183   200007  FF                 	db	255
   184                           
   185                           	psect	config
   186                           
   187                           ;Config register CONFIG1L @ 0x300000
   188                           ;	unspecified, using default values
   189                           ;	PLL Prescaler Selection bits
   190                           ;	PLLDIV = 0x0, unprogrammed default
   191                           ;	System Clock Postscaler Selection bits
   192                           ;	CPUDIV = 0x0, unprogrammed default
   193                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   194                           ;	USBDIV = 0x0, unprogrammed default
   195   300000                     	org	3145728
   196   300000  00                 	db	0
   197                           
   198                           ;Config register CONFIG1H @ 0x300001
   199                           ;	Oscillator Selection bits
   200                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   201                           ;	Fail-Safe Clock Monitor Enable bit
   202                           ;	FCMEN = 0x0, unprogrammed default
   203                           ;	Internal/External Oscillator Switchover bit
   204                           ;	IESO = 0x0, unprogrammed default
   205   300001                     	org	3145729
   206   300001  09                 	db	9
   207                           
   208                           ;Config register CONFIG2L @ 0x300002
   209                           ;	unspecified, using default values
   210                           ;	Power-up Timer Enable bit
   211                           ;	PWRT = 0x1, unprogrammed default
   212                           ;	Brown-out Reset Enable bits
   213                           ;	BOR = 0x3, unprogrammed default
   214                           ;	Brown-out Reset Voltage bits
   215                           ;	BORV = 0x3, unprogrammed default
   216                           ;	USB Voltage Regulator Enable bit
   217                           ;	VREGEN = 0x0, unprogrammed default
   218   300002                     	org	3145730
   219   300002  1F                 	db	31
   220                           
   221                           ;Config register CONFIG2H @ 0x300003
   222                           ;	Watchdog Timer Enable bit
   223                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   224                           ;	Watchdog Timer Postscale Select bits
   225                           ;	WDTPS = 0xF, unprogrammed default
   226   300003                     	org	3145731
   227   300003  1E                 	db	30
   228                           
   229                           ; Padding undefined space
   230   300004                     	org	3145732
   231   300004  FF                 	db	255
   232                           
   233                           ;Config register CONFIG3H @ 0x300005
   234                           ;	unspecified, using default values
   235                           ;	CCP2 MUX bit
   236                           ;	CCP2MX = 0x1, unprogrammed default
   237                           ;	PORTB A/D Enable bit
   238                           ;	PBADEN = 0x1, unprogrammed default
   239                           ;	Low-Power Timer 1 Oscillator Enable bit
   240                           ;	LPT1OSC = 0x0, unprogrammed default
   241                           ;	MCLR Pin Enable bit
   242                           ;	MCLRE = 0x1, unprogrammed default
   243   300005                     	org	3145733
   244   300005  83                 	db	131
   245                           
   246                           ;Config register CONFIG4L @ 0x300006
   247                           ;	unspecified, using default values
   248                           ;	Stack Full/Underflow Reset Enable bit
   249                           ;	STVREN = 0x1, unprogrammed default
   250                           ;	Single-Supply ICSP Enable bit
   251                           ;	LVP = 0x1, unprogrammed default
   252                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   253                           ;	ICPRT = 0x0, unprogrammed default
   254                           ;	Extended Instruction Set Enable bit
   255                           ;	XINST = 0x0, unprogrammed default
   256                           ;	Background Debugger Enable bit
   257                           ;	DEBUG = 0x1, unprogrammed default
   258   300006                     	org	3145734
   259   300006  85                 	db	133
   260                           
   261                           ; Padding undefined space
   262   300007                     	org	3145735
   263   300007  FF                 	db	255
   264                           
   265                           ;Config register CONFIG5L @ 0x300008
   266                           ;	unspecified, using default values
   267                           ;	Code Protection bit
   268                           ;	CP0 = 0x1, unprogrammed default
   269                           ;	Code Protection bit
   270                           ;	CP1 = 0x1, unprogrammed default
   271                           ;	Code Protection bit
   272                           ;	CP2 = 0x1, unprogrammed default
   273                           ;	Code Protection bit
   274                           ;	CP3 = 0x1, unprogrammed default
   275   300008                     	org	3145736
   276   300008  0F                 	db	15
   277                           
   278                           ;Config register CONFIG5H @ 0x300009
   279                           ;	unspecified, using default values
   280                           ;	Boot Block Code Protection bit
   281                           ;	CPB = 0x1, unprogrammed default
   282                           ;	Data EEPROM Code Protection bit
   283                           ;	CPD = 0x1, unprogrammed default
   284   300009                     	org	3145737
   285   300009  C0                 	db	192
   286                           
   287                           ;Config register CONFIG6L @ 0x30000A
   288                           ;	unspecified, using default values
   289                           ;	Write Protection bit
   290                           ;	WRT0 = 0x1, unprogrammed default
   291                           ;	Write Protection bit
   292                           ;	WRT1 = 0x1, unprogrammed default
   293                           ;	Write Protection bit
   294                           ;	WRT2 = 0x1, unprogrammed default
   295                           ;	Write Protection bit
   296                           ;	WRT3 = 0x1, unprogrammed default
   297   30000A                     	org	3145738
   298   30000A  0F                 	db	15
   299                           
   300                           ;Config register CONFIG6H @ 0x30000B
   301                           ;	unspecified, using default values
   302                           ;	Configuration Register Write Protection bit
   303                           ;	WRTC = 0x1, unprogrammed default
   304                           ;	Boot Block Write Protection bit
   305                           ;	WRTB = 0x1, unprogrammed default
   306                           ;	Data EEPROM Write Protection bit
   307                           ;	WRTD = 0x1, unprogrammed default
   308   30000B                     	org	3145739
   309   30000B  E0                 	db	224
   310                           
   311                           ;Config register CONFIG7L @ 0x30000C
   312                           ;	unspecified, using default values
   313                           ;	Table Read Protection bit
   314                           ;	EBTR0 = 0x1, unprogrammed default
   315                           ;	Table Read Protection bit
   316                           ;	EBTR1 = 0x1, unprogrammed default
   317                           ;	Table Read Protection bit
   318                           ;	EBTR2 = 0x1, unprogrammed default
   319                           ;	Table Read Protection bit
   320                           ;	EBTR3 = 0x1, unprogrammed default
   321   30000C                     	org	3145740
   322   30000C  0F                 	db	15
   323                           
   324                           ;Config register CONFIG7H @ 0x30000D
   325                           ;	unspecified, using default values
   326                           ;	Boot Block Table Read Protection bit
   327                           ;	EBTRB = 0x1, unprogrammed default
   328   30000D                     	org	3145741
   329   30000D  40                 	db	64
   330                           tosu	equ	0xFFF
   331                           tosh	equ	0xFFE
   332                           tosl	equ	0xFFD
   333                           stkptr	equ	0xFFC
   334                           pclatu	equ	0xFFB
   335                           pclath	equ	0xFFA
   336                           pcl	equ	0xFF9
   337                           tblptru	equ	0xFF8
   338                           tblptrh	equ	0xFF7
   339                           tblptrl	equ	0xFF6
   340                           tablat	equ	0xFF5
   341                           prodh	equ	0xFF4
   342                           prodl	equ	0xFF3
   343                           indf0	equ	0xFEF
   344                           postinc0	equ	0xFEE
   345                           postdec0	equ	0xFED
   346                           preinc0	equ	0xFEC
   347                           plusw0	equ	0xFEB
   348                           fsr0h	equ	0xFEA
   349                           fsr0l	equ	0xFE9
   350                           wreg	equ	0xFE8
   351                           indf1	equ	0xFE7
   352                           postinc1	equ	0xFE6
   353                           postdec1	equ	0xFE5
   354                           preinc1	equ	0xFE4
   355                           plusw1	equ	0xFE3
   356                           fsr1h	equ	0xFE2
   357                           fsr1l	equ	0xFE1
   358                           bsr	equ	0xFE0
   359                           indf2	equ	0xFDF
   360                           postinc2	equ	0xFDE
   361                           postdec2	equ	0xFDD
   362                           preinc2	equ	0xFDC
   363                           plusw2	equ	0xFDB
   364                           fsr2h	equ	0xFDA
   365                           fsr2l	equ	0xFD9
   366                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        1
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      23        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBIGSFRh          72      0       0      21        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      0       1       1        1.1%
BITBIGSFRl          2C      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       1       6        0.0%
DATA                 0      0       1       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Fri May 12 14:41:50 2023

                   _LATD 000F8C                     _main 7FE4                     start 0000  
           ___param_bank 000000                    ?_main 0000                    _LATE0 007C68  
                  tablat 000FF5          __initialization 7FE8             __end_of_main 7FE8  
                 ??_main 0000            __activetblptr 000000                   isa$std 000001  
           __pdataCOMRAM 0001                   tblptrh 000FF7                   tblptrl 000FF6  
                 tblptru 000FF8               __accesstop 0060  __end_of__initialization 7FFA  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FE8                  __ramtop 0800  
                __ptext0 7FE4     end_of_initialization 7FFA            __pidataCOMRAM 7FE3  
    start_initialization 7FE8                 __Hrparam 0000                 __Lrparam 0000  
               _interfaz 0001                 isa$xinst 000000  
