

================================================================
== Synthesis Summary Report of 'fetching_decoding_ip'
================================================================
+ General Information: 
    * Date:           Thu Jul 28 14:21:45 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        fetching_decoding_ip
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+----+-----------+-----------+-----+
    |         Modules         |  Issue |       | Latency | Latency| Iteration|         | Trip |          |           |    |           |           |     |
    |         & Loops         |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM    | DSP|     FF    |    LUT    | URAM|
    +-------------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+----+-----------+-----------+-----+
    |+ fetching_decoding_ip   |  Timing|  -0.20|        -|       -|         -|        -|     -|        no|  128 (45%)|   -|  319 (~0%)|   576 (1%)|    -|
    | o VITIS_LOOP_31_1       |       -|   7.30|        -|       -|         4|        3|     -|       yes|          -|   -|          -|          -|    -|
    |  + fetch                |       -|   4.05|        1|  10.000|         -|        2|     -|       yes|          -|   -|    2 (~0%)|   14 (~0%)|    -|
    |  + decode               |       -|   3.05|        0|   0.000|         -|        1|     -|       yes|          -|   -|          -|   79 (~0%)|    -|
    |  + running_cond_update  |       -|   4.83|        0|   0.000|         -|        1|     -|       yes|          -|   -|          -|   18 (~0%)|    -|
    |  + execute              |       -|   3.11|        0|   0.000|         -|        1|     -|       yes|          -|   -|          -|  128 (~0%)|    -|
    |  + statistic_update     |       -|   4.75|        0|   0.000|         -|        1|     -|       yes|          -|   -|          -|   39 (~0%)|    -|
    +-------------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 19            | 16     | 0        | BRAM=128          |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | start_pc            | 0x10   | 32    | W      | Data signal of start_pc          |                                                                      |
| s_axi_control | nb_instruction      | 0x18   | 32    | R      | Data signal of nb_instruction    |                                                                      |
| s_axi_control | nb_instruction_ctrl | 0x1c   | 32    | R      | Control signal of nb_instruction | 0=nb_instruction_ap_vld                                              |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------+
| Argument       | Direction | Datatype      |
+----------------+-----------+---------------+
| start_pc       | in        | unsigned int  |
| code_ram       | in        | unsigned int* |
| nb_instruction | out       | unsigned int* |
+----------------+-----------+---------------+

* SW-to-HW Mapping
+----------------+---------------+----------+-----------------------------------------------+
| Argument       | HW Interface  | HW Type  | HW Info                                       |
+----------------+---------------+----------+-----------------------------------------------+
| start_pc       | s_axi_control | register | name=start_pc offset=0x10 range=32            |
| code_ram       | s_axi_control | memory   | name=code_ram offset=262144 range=262144      |
| nb_instruction | s_axi_control | register | name=nb_instruction offset=0x18 range=32      |
| nb_instruction | s_axi_control | register | name=nb_instruction_ctrl offset=0x1c range=32 |
+----------------+---------------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+----------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------+-----+--------+----------+-----+--------+---------+
| + fetching_decoding_ip | 0   |        |          |     |        |         |
|  + execute             | 0   |        |          |     |        |         |
|    ap_return           | -   |        | next_pc  | add | fabric | 0       |
|  + statistic_update    | 0   |        |          |     |        |         |
|    ap_return           | -   |        | add_ln14 | add | fabric | 0       |
+------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+---------------------------------------------------------------------+
| Type      | Options                       | Location                                                            |
+-----------+-------------------------------+---------------------------------------------------------------------+
| inline    |                               | decode.cpp:13 in decode_instruction                                 |
| inline    |                               | decode.cpp:25 in decode_immediate                                   |
| inline    | off                           | decode.cpp:48 in decode                                             |
| inline    |                               | execute.cpp:5 in compute_next_pc                                    |
| inline    | off                           | execute.cpp:36 in execute                                           |
| inline    | off                           | fetch.cpp:12 in fetch                                               |
| inline    | off                           | fetching_decoding_ip.cpp:8 in running_cond_update                   |
| inline    | off                           | fetching_decoding_ip.cpp:13 in statistic_update                     |
| interface | s_axilite port=start_pc       | fetching_decoding_ip.cpp:20 in fetching_decoding_ip, start_pc       |
| interface | s_axilite port=code_ram       | fetching_decoding_ip.cpp:21 in fetching_decoding_ip, code_ram       |
| interface | s_axilite port=nb_instruction | fetching_decoding_ip.cpp:22 in fetching_decoding_ip, nb_instruction |
| interface | s_axilite port=return         | fetching_decoding_ip.cpp:23 in fetching_decoding_ip, return         |
| pipeline  | II=3                          | fetching_decoding_ip.cpp:32 in fetching_decoding_ip                 |
| inline    |                               | immediate.cpp:3 in i_immediate                                      |
| inline    |                               | immediate.cpp:10 in s_immediate                                     |
| inline    |                               | immediate.cpp:17 in b_immediate                                     |
| inline    |                               | immediate.cpp:24 in u_immediate                                     |
| inline    |                               | immediate.cpp:32 in j_immediate                                     |
| inline    |                               | type.cpp:4 in type_00                                               |
| inline    |                               | type.cpp:18 in type_01                                              |
| inline    |                               | type.cpp:32 in type_10                                              |
| inline    |                               | type.cpp:46 in type_11                                              |
| inline    |                               | type.cpp:60 in type                                                 |
+-----------+-------------------------------+---------------------------------------------------------------------+


