# Core Communication

This small example project deals with the inter core communication. There are four cores involved. Core 1 writes to core 2 and core 2 writes to core 3 and so on ...
 
The default memory map was assumed (See Figure 10 in Parallella Ref Manual (REV 14.09.09))


It was tested on a headless parallella destkop board running the (Epiphany toolchain 2016.3.1) 5.2.0

