#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Mar 13 02:37:52 2024
# Process ID: 14272
# Current directory: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1
# Command line: vivado.exe -log Gyro_Test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Gyro_Test.tcl
# Log file: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.vds
# Journal file: C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 8403 MB
#-----------------------------------------------------------
source Gyro_Test.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.035 ; gain = 24.875
Command: read_checkpoint -auto_incremental -incremental C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/utils_1/imports/synth_1/Gyro_Test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Gyro_Test -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Gyro_Test' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/Gyro_Test.sv:15]
INFO: [Synth 8-6157] synthesizing module 'I2C' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'I2C' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:19]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisp' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/SevSegDisp.sv:21]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/BCD.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/BCD.sv:18]
INFO: [Synth 8-6157] synthesizing module 'CathodeDriver' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:46]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:49]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:93]
INFO: [Synth 8-226] default block is never used [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'CathodeDriver' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CathodeDriver.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisp' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/SevSegDisp.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Gyro_Test' (0#1) [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/Gyro_Test.sv:15]
WARNING: [Synth 8-87] always_comb on 'dataR_reg' did not result in combinational logic [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:99]
WARNING: [Synth 8-7129] Port I2CAddr[7] in module I2C is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.035 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1294.035 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/Basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/Basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/Basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Gyro_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Gyro_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1323.336 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'I2C'
WARNING: [Synth 8-327] inferring latch for variable 'dataR_reg' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:99]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    hold | 0000000000000000000000000000000000000000000000001 | 00000000000000000000000000000000
           startAddrSelR | 0000000000000000000000000000000000000000000000010 | 00000000000000000000000000011110
                 addrRW6 | 0000000000000000000000000000000000000000000000100 | 00000000000000000000000000011111
                 addrRW5 | 0000000000000000000000000000000000000000000001000 | 00000000000000000000000000100000
                 addrRW4 | 0000000000000000000000000000000000000000000010000 | 00000000000000000000000000100001
                 addrRW3 | 0000000000000000000000000000000000000000000100000 | 00000000000000000000000000100010
                 addrRW2 | 0000000000000000000000000000000000000000001000000 | 00000000000000000000000000100011
                 addrRW1 | 0000000000000000000000000000000000000000010000000 | 00000000000000000000000000100100
                 addrRW0 | 0000000000000000000000000000000000000000100000000 | 00000000000000000000000000100101
                  addrRW | 0000000000000000000000000000000000000001000000000 | 00000000000000000000000000100110
             ackAddrSelR | 0000000000000000000000000000000000000010000000000 | 00000000000000000000000000100111
               regAddr7R | 0000000000000000000000000000000000000100000000000 | 00000000000000000000000000101000
               regAddr6R | 0000000000000000000000000000000000001000000000000 | 00000000000000000000000000101001
               regAddr5R | 0000000000000000000000000000000000010000000000000 | 00000000000000000000000000101010
               regAddr4R | 0000000000000000000000000000000000100000000000000 | 00000000000000000000000000101011
               regAddr3R | 0000000000000000000000000000000001000000000000000 | 00000000000000000000000000101100
               regAddr2R | 0000000000000000000000000000000010000000000000000 | 00000000000000000000000000101101
               regAddr1R | 0000000000000000000000000000000100000000000000000 | 00000000000000000000000000101110
               regAddr0R | 0000000000000000000000000000001000000000000000000 | 00000000000000000000000000101111
              ackRegSelR | 0000000000000000000000000000010000000000000000000 | 00000000000000000000000000110000
           startDataRead | 0000000000000000000000000000100000000000000000000 | 00000000000000000000000000110001
                  addrR6 | 0000000000000000000000000001000000000000000000000 | 00000000000000000000000000110010
                  addrR5 | 0000000000000000000000000010000000000000000000000 | 00000000000000000000000000110011
                  addrR4 | 0000000000000000000000000100000000000000000000000 | 00000000000000000000000000110100
                  addrR3 | 0000000000000000000000001000000000000000000000000 | 00000000000000000000000000110101
                  addrR2 | 0000000000000000000000010000000000000000000000000 | 00000000000000000000000000110110
                  addrR1 | 0000000000000000000000100000000000000000000000000 | 00000000000000000000000000110111
                  addrR0 | 0000000000000000000001000000000000000000000000000 | 00000000000000000000000000111000
                   addrR | 0000000000000000000010000000000000000000000000000 | 00000000000000000000000000111001
            ackDataSendR | 0000000000000000000100000000000000000000000000000 | 00000000000000000000000000111010
                  dataRF | 0000000000000000001000000000000000000000000000000 | 00000000000000000000000000111011
                  dataRE | 0000000000000000010000000000000000000000000000000 | 00000000000000000000000000111100
                  dataRD | 0000000000000000100000000000000000000000000000000 | 00000000000000000000000000111101
                  dataRC | 0000000000000001000000000000000000000000000000000 | 00000000000000000000000000111110
                  dataRB | 0000000000000010000000000000000000000000000000000 | 00000000000000000000000000111111
                  dataRA | 0000000000000100000000000000000000000000000000000 | 00000000000000000000000001000000
                  dataR9 | 0000000000001000000000000000000000000000000000000 | 00000000000000000000000001000001
                  dataR8 | 0000000000010000000000000000000000000000000000000 | 00000000000000000000000001000010
            ackDataReadR | 0000000000100000000000000000000000000000000000000 | 00000000000000000000000001000011
                  dataR7 | 0000000001000000000000000000000000000000000000000 | 00000000000000000000000001000100
                  dataR6 | 0000000010000000000000000000000000000000000000000 | 00000000000000000000000001000101
                  dataR5 | 0000000100000000000000000000000000000000000000000 | 00000000000000000000000001000110
                  dataR4 | 0000001000000000000000000000000000000000000000000 | 00000000000000000000000001000111
                  dataR3 | 0000010000000000000000000000000000000000000000000 | 00000000000000000000000001001000
                  dataR2 | 0000100000000000000000000000000000000000000000000 | 00000000000000000000000001001001
                  dataR1 | 0001000000000000000000000000000000000000000000000 | 00000000000000000000000001001010
                  dataR0 | 0010000000000000000000000000000000000000000000000 | 00000000000000000000000001001011
                   nackR | 0100000000000000000000000000000000000000000000000 | 00000000000000000000000001001100
                   stopR | 1000000000000000000000000000000000000000000000000 | 00000000000000000000000001001101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'I2C'
WARNING: [Synth 8-327] inferring latch for variable 'storeData_reg' [C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.srcs/sources_1/new/I2C.sv:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 34    
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input   17 Bit        Muxes := 1     
	  49 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  19 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 30    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	  49 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[0]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[2]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[3]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[1]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[4]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[5]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[6]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[7]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[12]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[13]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[14]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[15]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[8]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[9]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[10]) is unused and will be removed from module Gyro_Test.
WARNING: [Synth 8-3332] Sequential element (Gyro_Reader/storeData_reg[11]) is unused and will be removed from module Gyro_Test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    14|
|3     |LUT1   |     4|
|4     |LUT2   |     1|
|5     |LUT3   |     8|
|6     |LUT4   |    19|
|7     |LUT5   |     6|
|8     |LUT6   |    43|
|9     |MUXF7  |     7|
|10    |FDRE   |    92|
|11    |FDSE   |    10|
|12    |LD     |    16|
|13    |IBUF   |     1|
|14    |OBUF   |    13|
|15    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1323.336 ; gain = 29.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1323.336 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1323.336 ; gain = 29.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1323.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

Synth Design complete, checksum: 22f4c0fc
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:51 . Memory (MB): peak = 1323.336 ; gain = 29.301
INFO: [Common 17-1381] The checkpoint 'C:/Users/Wyatt/Documents/Vivado/CPE233_Final/Accelerometer_Test/I2C/I2C.runs/synth_1/Gyro_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Gyro_Test_utilization_synth.rpt -pb Gyro_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 02:39:10 2024...
