// Seed: 1533178946
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output tri id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    input wire id_6,
    input wand id_7
);
  supply1 id_9 = id_5 == id_7 + id_5 - (1'b0);
  tri0 id_10 = id_9;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    output uwire id_5,
    output supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input wand id_9
    , id_12,
    input uwire id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_5,
      id_0,
      id_9,
      id_7,
      id_10
  );
  assign modCall_1.type_5 = 0;
endmodule
