#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed May 25 16:09:04 2022
# Process ID: 15880
# Current directory: C:/Users/MSI/Desktop/mips ciclu unic final ALEXA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16240 C:\Users\MSI\Desktop\mips ciclu unic final ALEXA\mips ciclu unic final ALEXA.xpr
# Log file: C:/Users/MSI/Desktop/mips ciclu unic final ALEXA/vivado.log
# Journal file: C:/Users/MSI/Desktop/mips ciclu unic final ALEXA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/MSI/Desktop/mips ciclu unic final ALEXA/mips ciclu unic final ALEXA.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/MSI/Documents/Semestrul 2 anul 2/AC/mips ciclu unic final ALEXA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed May 25 17:01:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/MSI/Desktop/mips ciclu unic final ALEXA/mips ciclu unic final ALEXA.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/MSI/Desktop/mips ciclu unic final ALEXA/mips ciclu unic final ALEXA.srcs/constrs_1/imports/MIPS PIPELINE FINAL/constrains.xdc]
Finished Parsing XDC File [C:/Users/MSI/Desktop/mips ciclu unic final ALEXA/mips ciclu unic final ALEXA.srcs/constrs_1/imports/MIPS PIPELINE FINAL/constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1166.242 ; gain = 321.863
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 25 17:51:33 2022...
