architecture        	circuit        	vpr_revision 	vpr_min_W_exit_status	vpr_crit_path_exit_status	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_40nm.xml	stereovision3.v	8c2a6d4-dirty	0                    	0                        	293                	323                  	121                 	54                    	4           	4            	13     	11    	30         	            	        	475                  	2.45202       	-161.416            	-2.45202            	38            	899              	41                                    	658                        	19                               	2.76096            	-171.482 	-2.76096 	0.196235 	0.141583  	0.557317                 	0.045539            	43072      	5656        	25292      
