Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/VelocityCLK.vhd" in Library work.
Architecture behavioral of Entity velocityclk is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/RunningAverage.vhd" in Library work.
Architecture behavioral of Entity runningaverage is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/Encoder_filter.vhd" in Library work.
Architecture behavioral of Entity encoder_filter is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/PrescalerPWM.vhd" in Library work.
Architecture behavioral of Entity prescalerpwm is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/OneKHz.vhd" in Library work.
Architecture behavioral of Entity onekhz is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/PrescalerTransistor.vhd" in Library work.
Architecture behavioral of Entity prescalertransistor is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/PWM.vhd" in Library work.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/Encoder.vhd" in Library work.
Entity <encoder> compiled.
Entity <encoder> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/Velocity.vhd" in Library work.
Architecture behavioral of Entity velocity is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/SPI.vhd" in Library work.
Architecture behavioral of Entity spi is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/ProtocolSpi.vhd" in Library work.
Architecture behavioral of Entity protocolspi is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/MotorController.vhd" in Library work.
Architecture behavioral of Entity motorcontroller is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/CurrentSensor.vhd" in Library work.
Architecture behavioral of Entity currentsensor is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/seg7.vhd" in Library work.
Architecture behavioral of Entity seg7 is up to date.
Compiling vhdl file "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/Main.vhd" in Library work.
Architecture behavioral of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProtocolSpi> in library <work> (architecture <behavioral>) with generics.
	N = 16

Analyzing hierarchy for entity <MotorController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CurrentSensor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seg7> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SPI> in library <work> (architecture <behavioral>) with generics.
	N = 16

Analyzing hierarchy for entity <PrescalerTransistor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PWM> in library <work> (architecture <behavioral>) with generics.
	N = 8

Analyzing hierarchy for entity <Encoder> in library <work> (architecture <behavioral>) with generics.
	Bit_length = 14

Analyzing hierarchy for entity <Velocity> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OneKHz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PrescalerPWM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Encoder_filter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VelocityCLK> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RunningAverage> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <MaulalDuty> in unit <Main> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
Entity <Main> analyzed. Unit <Main> generated.

Analyzing generic Entity <ProtocolSpi> in library <work> (Architecture <behavioral>).
	N = 16
Entity <ProtocolSpi> analyzed. Unit <ProtocolSpi> generated.

Analyzing generic Entity <SPI> in library <work> (Architecture <behavioral>).
	N = 16
Entity <SPI> analyzed. Unit <SPI> generated.

Analyzing Entity <MotorController> in library <work> (Architecture <behavioral>).
Entity <MotorController> analyzed. Unit <MotorController> generated.

Analyzing Entity <PrescalerTransistor> in library <work> (Architecture <behavioral>).
Entity <PrescalerTransistor> analyzed. Unit <PrescalerTransistor> generated.

Analyzing generic Entity <PWM> in library <work> (Architecture <behavioral>).
	N = 8
Entity <PWM> analyzed. Unit <PWM> generated.

Analyzing Entity <PrescalerPWM> in library <work> (Architecture <behavioral>).
Entity <PrescalerPWM> analyzed. Unit <PrescalerPWM> generated.

Analyzing generic Entity <Encoder> in library <work> (Architecture <behavioral>).
	Bit_length = 14
Entity <Encoder> analyzed. Unit <Encoder> generated.

Analyzing Entity <Encoder_filter> in library <work> (Architecture <behavioral>).
Entity <Encoder_filter> analyzed. Unit <Encoder_filter> generated.

Analyzing Entity <Velocity> in library <work> (Architecture <behavioral>).
Entity <Velocity> analyzed. Unit <Velocity> generated.

Analyzing Entity <VelocityCLK> in library <work> (Architecture <behavioral>).
Entity <VelocityCLK> analyzed. Unit <VelocityCLK> generated.

Analyzing Entity <RunningAverage> in library <work> (Architecture <behavioral>).
Entity <RunningAverage> analyzed. Unit <RunningAverage> generated.

Analyzing Entity <CurrentSensor> in library <work> (Architecture <behavioral>).
Entity <CurrentSensor> analyzed. Unit <CurrentSensor> generated.

Analyzing Entity <seg7> in library <work> (Architecture <behavioral>).
Entity <seg7> analyzed. Unit <seg7> generated.

Analyzing Entity <OneKHz> in library <work> (Architecture <behavioral>).
Entity <OneKHz> analyzed. Unit <OneKHz> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CurrentSensor>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/CurrentSensor.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_50mhz                 (rising_edge)        |
    | Clock enable       | state$cmp_gt0000          (positive)           |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <MSclk>.
    Found 1-bit register for signal <CS>.
    Found 12-bit register for signal <ADC1>.
    Found 12-bit register for signal <ADC2>.
    Found 3-bit up counter for signal <clk_scaler>.
    Found 5-bit register for signal <ShiftCounter>.
    Found 5-bit adder for signal <ShiftCounter$addsub0000> created at line 72.
    Found 12-bit register for signal <ShiftReg0>.
    Found 3-bit comparator lessequal for signal <ShiftReg0$cmp_le0000> created at line 51.
    Found 12-bit register for signal <ShiftReg1>.
    Found 3-bit adder for signal <state$add0000> created at line 50.
    Found 3-bit comparator greater for signal <state$cmp_gt0000> created at line 51.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <CurrentSensor> synthesized.


Synthesizing Unit <SPI>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/SPI.vhd".
    Found 1-bit register for signal <busyFlag>.
    Found 16-bit register for signal <RX>.
    Found 4-bit register for signal <ProtocolBit>.
    Found 1-bit tristate buffer for signal <MISO>.
    Found 1-bit 4-to-1 multiplexer for signal <busyFlag$mux0000>.
    Found 5-bit up counter for signal <Counter>.
    Found 5-bit adder for signal <Counter$addsub0000> created at line 70.
    Found 16-bit register for signal <DataReg>.
    Found 1-bit register for signal <Mtridata_MISO> created at line 81.
    Found 1-bit register for signal <Mtrien_MISO> created at line 81.
    Found 2-bit register for signal <SCLKShiftReg>.
    Found 2-bit register for signal <SSShiftReg>.
    Summary:
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <SPI> synthesized.


Synthesizing Unit <PrescalerTransistor>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/PrescalerTransistor.vhd".
    Found 1-bit register for signal <CLKOUT>.
    Found 16-bit comparator less for signal <CLKOUT$cmp_lt0000> created at line 28.
    Found 16-bit up counter for signal <Counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PrescalerTransistor> synthesized.


Synthesizing Unit <PrescalerPWM>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/PrescalerPWM.vhd".
    Found 1-bit register for signal <CLKOUT>.
    Found 16-bit comparator less for signal <CLKOUT$cmp_lt0000> created at line 24.
    Found 16-bit up counter for signal <Counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PrescalerPWM> synthesized.


Synthesizing Unit <Encoder_filter>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/Encoder_filter.vhd".
    Found 2-bit register for signal <HallSensorOut>.
    Found 1-bit 4-to-1 multiplexer for signal <HallSensorOut_0$mux0000> created at line 22.
    Found 1-bit 4-to-1 multiplexer for signal <HallSensorOut_1$mux0000> created at line 22.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Encoder_filter> synthesized.


Synthesizing Unit <VelocityCLK>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/VelocityCLK.vhd".
    Found 1-bit register for signal <VelocityCLKOut>.
    Found 16-bit up counter for signal <Counter>.
    Found 17-bit comparator less for signal <VelocityCLKOut$cmp_lt0000> created at line 25.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <VelocityCLK> synthesized.


Synthesizing Unit <RunningAverage>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/RunningAverage.vhd".
    Found 9-bit register for signal <Average>.
    Found 10-bit register for signal <Avg1>.
    Found 10-bit adder for signal <Avg10$add0000> created at line 54.
    Found 10-bit adder for signal <Avg10$add0001> created at line 61.
    Found 10-bit adder for signal <Avg11$add0000> created at line 56.
    Found 10-bit adder for signal <Avg12$add0000> created at line 58.
    Found 10-bit adder for signal <Avg12$add0001> created at line 63.
    Found 10-bit adder for signal <Avg12$add0002> created at line 66.
    Found 10-bit register for signal <Avg2>.
    Found 10-bit register for signal <Avg3>.
    Found 10-bit register for signal <Avg4>.
    Found 10-bit register for signal <Avg5>.
    Found 10-bit register for signal <Avg6>.
    Found 10-bit register for signal <Avg7>.
    Found 10-bit adder for signal <Avg9$add0000> created at line 52.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
Unit <RunningAverage> synthesized.


Synthesizing Unit <OneKHz>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/OneKHz.vhd".
    Found 1-bit register for signal <oneKHz>.
    Found 16-bit up counter for signal <Counter>.
    Found 16-bit comparator less for signal <oneKHz$cmp_lt0000> created at line 24.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <OneKHz> synthesized.


Synthesizing Unit <ProtocolSpi>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/ProtocolSpi.vhd".
WARNING:Xst:646 - Signal <busyFlag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataRX<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <Motor1Duty>.
    Found 8-bit register for signal <Motor2Duty>.
    Found 16-bit register for signal <DataTX>.
    Found 1-bit register for signal <DummyToggle>.
    Found 1-bit register for signal <TempReset>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <ProtocolSpi> synthesized.


Synthesizing Unit <seg7>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/seg7.vhd".
    Found 16x8-bit ROM for signal <Cout$mux0006>.
    Found 16x8-bit ROM for signal <Cout$mux0007>.
    Found 16x8-bit ROM for signal <Cout$mux0008>.
    Found 16x8-bit ROM for signal <Cout$mux0009>.
    Found 4-bit register for signal <An>.
    Found 2-bit adder for signal <An$add0000> created at line 112.
    Found 1-of-4 decoder for signal <An$mux0001> created at line 113.
    Found 14-bit subtractor for signal <C$addsub0000> created at line 66.
    Found 14-bit subtractor for signal <C$addsub0001> created at line 66.
    Found 14-bit subtractor for signal <C$addsub0002> created at line 66.
    Found 14-bit subtractor for signal <C$addsub0003> created at line 66.
    Found 14-bit subtractor for signal <C$addsub0004> created at line 66.
    Found 14-bit subtractor for signal <C$addsub0005> created at line 66.
    Found 14-bit subtractor for signal <C$addsub0006> created at line 73.
    Found 14-bit subtractor for signal <C$addsub0007> created at line 66.
    Found 14-bit subtractor for signal <C$addsub0008> created at line 73.
    Found 14-bit subtractor for signal <C$addsub0009> created at line 66.
    Found 14-bit subtractor for signal <C$addsub0010> created at line 73.
    Found 14-bit subtractor for signal <C$addsub0011> created at line 66.
    Found 14-bit subtractor for signal <C$addsub0012> created at line 73.
    Found 14-bit subtractor for signal <C$addsub0013> created at line 66.
    Found 14-bit subtractor for signal <C$addsub0014> created at line 73.
    Found 14-bit subtractor for signal <C$addsub0015> created at line 73.
    Found 14-bit subtractor for signal <C$addsub0016> created at line 80.
    Found 14-bit subtractor for signal <C$addsub0017> created at line 73.
    Found 14-bit subtractor for signal <C$addsub0018> created at line 80.
    Found 14-bit subtractor for signal <C$addsub0019> created at line 73.
    Found 14-bit subtractor for signal <C$addsub0020> created at line 80.
    Found 14-bit subtractor for signal <C$addsub0021> created at line 73.
    Found 14-bit subtractor for signal <C$addsub0022> created at line 80.
    Found 14-bit subtractor for signal <C$addsub0023> created at line 73.
    Found 14-bit subtractor for signal <C$addsub0024> created at line 80.
    Found 14-bit subtractor for signal <C$addsub0025> created at line 80.
    Found 14-bit subtractor for signal <C$addsub0026> created at line 80.
    Found 14-bit subtractor for signal <C$addsub0027> created at line 80.
    Found 14-bit subtractor for signal <C$addsub0028> created at line 80.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0000> created at line 65.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0001> created at line 65.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0002> created at line 65.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0003> created at line 65.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0004> created at line 65.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0005> created at line 65.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0006> created at line 72.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0007> created at line 65.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0008> created at line 72.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0009> created at line 65.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0010> created at line 72.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0011> created at line 65.
    Found 14-bit comparator greatequal for signal <C$cmp_ge0012> created at line 65.
    Found 8-bit subtractor for signal <C0$addsub0000> created at line 80.
    Found 8-bit register for signal <Cout>.
    Found 8-bit 4-to-1 multiplexer for signal <Cout$mux0005> created at line 113.
    Found 2-bit up counter for signal <S>.
    Found 8-bit adder for signal <S1$addsub0000> created at line 81.
    Found 8-bit adder for signal <S1$addsub0001> created at line 81.
    Found 8-bit adder for signal <S1$addsub0002> created at line 81.
    Found 8-bit adder for signal <S1$addsub0003> created at line 81.
    Found 8-bit adder for signal <S1$addsub0004> created at line 81.
    Found 8-bit adder for signal <S1$addsub0005> created at line 81.
    Found 8-bit adder for signal <S1$addsub0006> created at line 81.
    Found 8-bit adder for signal <S1$addsub0007> created at line 81.
    Found 8-bit adder for signal <S1$addsub0008> created at line 81.
    Found 14-bit comparator greatequal for signal <S1$cmp_ge0000> created at line 79.
    Found 14-bit comparator greatequal for signal <S1$cmp_ge0001> created at line 79.
    Found 14-bit comparator greatequal for signal <S1$cmp_ge0002> created at line 79.
    Found 14-bit comparator greatequal for signal <S1$cmp_ge0003> created at line 79.
    Found 14-bit comparator greatequal for signal <S1$cmp_ge0004> created at line 79.
    Found 14-bit comparator greatequal for signal <S1$cmp_ge0005> created at line 79.
    Found 14-bit comparator greatequal for signal <S1$cmp_ge0006> created at line 79.
    Found 14-bit comparator greatequal for signal <S1$cmp_ge0007> created at line 79.
    Found 14-bit comparator greatequal for signal <S1$cmp_ge0008> created at line 79.
    Found 14-bit comparator greatequal for signal <S1$cmp_ge0009> created at line 79.
    Found 8-bit adder for signal <S2$addsub0000> created at line 74.
    Found 8-bit adder for signal <S2$addsub0001> created at line 74.
    Found 8-bit adder for signal <S2$addsub0002> created at line 74.
    Found 8-bit adder for signal <S2$addsub0003> created at line 74.
    Found 8-bit adder for signal <S2$addsub0004> created at line 74.
    Found 8-bit adder for signal <S2$addsub0005> created at line 74.
    Found 8-bit adder for signal <S2$addsub0006> created at line 74.
    Found 8-bit adder for signal <S2$addsub0007> created at line 74.
    Found 8-bit adder for signal <S2$addsub0008> created at line 74.
    Found 14-bit comparator greatequal for signal <S2$cmp_ge0000> created at line 72.
    Found 14-bit comparator greatequal for signal <S2$cmp_ge0001> created at line 72.
    Found 14-bit comparator greatequal for signal <S2$cmp_ge0002> created at line 72.
    Found 14-bit comparator greatequal for signal <S2$cmp_ge0003> created at line 72.
    Found 14-bit comparator greatequal for signal <S2$cmp_ge0004> created at line 72.
    Found 14-bit comparator greatequal for signal <S2$cmp_ge0005> created at line 72.
    Found 14-bit comparator greatequal for signal <S2$cmp_ge0006> created at line 72.
    Found 8-bit adder for signal <S3$addsub0000> created at line 67.
    Found 8-bit adder for signal <S3$addsub0001> created at line 67.
    Found 8-bit adder for signal <S3$addsub0002> created at line 67.
    Found 8-bit adder for signal <S3$addsub0003> created at line 67.
    Found 8-bit adder for signal <S3$addsub0004> created at line 67.
    Found 8-bit adder for signal <S3$addsub0005> created at line 67.
    Found 8-bit adder for signal <S3$addsub0006> created at line 67.
    Found 8-bit adder for signal <S3$addsub0007> created at line 67.
    Found 8-bit adder for signal <S3$addsub0008> created at line 67.
    Summary:
	inferred   4 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred  58 Adder/Subtractor(s).
	inferred  30 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <seg7> synthesized.


Synthesizing Unit <PWM>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/PWM.vhd".
    Found 1-bit register for signal <PWMRIGHTOUT>.
    Found 1-bit register for signal <PWMLEFTTOUT>.
    Found 7-bit down counter for signal <Counter>.
    Found 7-bit subtractor for signal <Counter$sub0000> created at line 52.
    Found 8-bit adder for signal <DutyCycle$addsub0000> created at line 39.
    Found 7-bit comparator not equal for signal <PWMRIGHTOUT$cmp_ne0000> created at line 53.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <Encoder>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/Encoder.vhd".
INFO:Xst:1799 - State error is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | g1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <posision>.
    Found 12-bit addsub for signal <posision$share0000> created at line 73.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Encoder> synthesized.


Synthesizing Unit <Velocity>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/Velocity.vhd".
WARNING:Xst:1780 - Signal <VelocitySignal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TempEncouderOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RunAvg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <NumberToAvg> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
WARNING:Xst:646 - Signal <Average> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit register for signal <Velocity>.
    Found 14-bit register for signal <EncoderOld>.
    Found 12-bit up counter for signal <VCounter>.
    Found 12-bit adder for signal <VCounter$addsub0000> created at line 119.
    Found 14-bit comparator not equal for signal <VCounter$cmp_ne0000> created at line 113.
    Summary:
	inferred   1 Counter(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Velocity> synthesized.


Synthesizing Unit <MotorController>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/MotorController.vhd".
    Found finite state machine <FSM_2> for signal <TurnRAndL>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | TurnRAndL$not0000         (positive)           |
    | Power Up State     | 11010101                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Enable>.
    Found 2-bit up counter for signal <CounterReset>.
    Found 8-bit register for signal <DutycycleToPWM>.
    Found 14-bit comparator greatequal for signal <DutycycleToPWM$cmp_ge0000> created at line 192.
    Found 14-bit comparator lessequal for signal <DutycycleToPWM$cmp_le0000> created at line 189.
    Found 8-bit register for signal <OrgiDuty>.
    Found 1-bit register for signal <PastDutyCycle>.
    Found 1-bit register for signal <ResetEncoder>.
    Found 1-bit register for signal <ResetPWM>.
    Found 1-bit xor2 for signal <ResetPWM$xor0000> created at line 173.
    Found 1-bit register for signal <Start>.
    Found 1-bit register for signal <tempEnable>.
    Found 3-bit comparator greatequal for signal <TurnRAndL$cmp_ge0000> created at line 156.
    Found 15-bit comparator less for signal <TurnRAndL$cmp_lt0000> created at line 157.
    Found 3-bit comparator less for signal <TurnRAndL$cmp_lt0001> created at line 156.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <MotorController> synthesized.


Synthesizing Unit <Main>.
    Related source file is "/home/anders/Dropbox/Robtek/4_semester/DIG/Projekt/Main.vhd".
WARNING:Xst:1780 - Signal <Seg7Motor2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Seg7Motor1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MaulalDuty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit register for signal <seg7Number>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <Main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x8-bit ROM                                          : 4
# Adders/Subtractors                                   : 83
 10-bit adder                                          : 14
 12-bit adder                                          : 2
 12-bit addsub                                         : 2
 14-bit subtractor                                     : 29
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 2
 7-bit subtractor                                      : 2
 8-bit adder                                           : 29
 8-bit subtractor                                      : 1
# Counters                                             : 16
 12-bit up counter                                     : 2
 16-bit up counter                                     : 7
 2-bit up counter                                      : 3
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit down counter                                    : 2
# Registers                                            : 90
 1-bit register                                        : 49
 10-bit register                                       : 14
 12-bit register                                       : 8
 14-bit register                                       : 3
 16-bit register                                       : 2
 2-bit register                                        : 2
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 7
 9-bit register                                        : 2
# Comparators                                          : 53
 14-bit comparator greatequal                          : 32
 14-bit comparator lessequal                           : 2
 14-bit comparator not equal                           : 2
 15-bit comparator less                                : 2
 16-bit comparator less                                : 5
 17-bit comparator less                                : 2
 3-bit comparator greatequal                           : 2
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 2
 3-bit comparator lessequal                            : 1
 7-bit comparator not equal                            : 2
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <U2/TurnRAndL/FSM> on signal <TurnRAndL[1:1]> with sequential encoding.
Optimizing FSM <U3/TurnRAndL/FSM> on signal <TurnRAndL[1:1]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 11010101 | 0
 00101101 | 1
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U2/UM3/state/FSM> on signal <state[1:2]> with sequential encoding.
Optimizing FSM <U3/UM3/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 g1    | 00
 g2    | 10
 g3    | 01
 g4    | 11
 error | unreached
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U4/state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 reset       | 0001
 start       | 0010
 risingedge  | 0100
 fallingedge | 1000
-------------------------
WARNING:Xst:1290 - Hierarchical block <UM42> is unconnected in block <UM4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UM42> is unconnected in block <UM4>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch FFd4 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <DataTX_12> (without init value) has a constant value of 0 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DataTX_13> (without init value) has a constant value of 0 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DataTX_14> (without init value) has a constant value of 0 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EncoderOld_12> (without init value) has a constant value of 0 in block <UM4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EncoderOld_13> (without init value) has a constant value of 0 in block <UM4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EncoderOld_12> (without init value) has a constant value of 0 in block <UM4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EncoderOld_13> (without init value) has a constant value of 0 in block <UM4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg7Number_12> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg7Number_13> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RX_8> of sequential type is unconnected in block <U11>.
WARNING:Xst:2677 - Node <RX_9> of sequential type is unconnected in block <U11>.
WARNING:Xst:2677 - Node <RX_10> of sequential type is unconnected in block <U11>.
WARNING:Xst:2677 - Node <RX_11> of sequential type is unconnected in block <U11>.
WARNING:Xst:2677 - Node <RX_12> of sequential type is unconnected in block <U11>.
WARNING:Xst:2677 - Node <RX_13> of sequential type is unconnected in block <U11>.
WARNING:Xst:2677 - Node <RX_14> of sequential type is unconnected in block <U11>.
WARNING:Xst:2677 - Node <RX_15> of sequential type is unconnected in block <U11>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 4
 16x8-bit ROM                                          : 4
# Adders/Subtractors                                   : 83
 10-bit adder                                          : 14
 12-bit adder                                          : 2
 12-bit addsub                                         : 2
 14-bit subtractor                                     : 29
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 2
 7-bit subtractor                                      : 2
 8-bit adder                                           : 29
 8-bit subtractor                                      : 1
# Counters                                             : 16
 12-bit up counter                                     : 2
 16-bit up counter                                     : 7
 2-bit up counter                                      : 3
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit down counter                                    : 2
# Registers                                            : 450
 Flip-Flops                                            : 450
# Comparators                                          : 53
 14-bit comparator greatequal                          : 32
 14-bit comparator lessequal                           : 2
 14-bit comparator not equal                           : 2
 15-bit comparator less                                : 2
 16-bit comparator less                                : 5
 17-bit comparator less                                : 2
 3-bit comparator greatequal                           : 2
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 2
 3-bit comparator lessequal                            : 1
 7-bit comparator not equal                            : 2
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd4 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <Avg1_9> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg2_9> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg3_9> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg4_9> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg5_9> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg6_9> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg7_9> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DataTX_14> (without init value) has a constant value of 0 in block <ProtocolSpi>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Avg1_0> in Unit <RunningAverage> is equivalent to the following 8 FFs/Latches, which will be removed : <Avg1_1> <Avg1_2> <Avg1_3> <Avg1_4> <Avg1_5> <Avg1_6> <Avg1_7> <Avg1_8> 
INFO:Xst:2261 - The FF/Latch <Avg2_0> in Unit <RunningAverage> is equivalent to the following 8 FFs/Latches, which will be removed : <Avg2_1> <Avg2_2> <Avg2_3> <Avg2_4> <Avg2_5> <Avg2_6> <Avg2_7> <Avg2_8> 
INFO:Xst:2261 - The FF/Latch <Avg3_0> in Unit <RunningAverage> is equivalent to the following 8 FFs/Latches, which will be removed : <Avg3_1> <Avg3_2> <Avg3_3> <Avg3_4> <Avg3_5> <Avg3_6> <Avg3_7> <Avg3_8> 
INFO:Xst:2261 - The FF/Latch <Avg4_0> in Unit <RunningAverage> is equivalent to the following 8 FFs/Latches, which will be removed : <Avg4_1> <Avg4_2> <Avg4_3> <Avg4_4> <Avg4_5> <Avg4_6> <Avg4_7> <Avg4_8> 
INFO:Xst:2261 - The FF/Latch <Avg5_0> in Unit <RunningAverage> is equivalent to the following 8 FFs/Latches, which will be removed : <Avg5_1> <Avg5_2> <Avg5_3> <Avg5_4> <Avg5_5> <Avg5_6> <Avg5_7> <Avg5_8> 
INFO:Xst:2261 - The FF/Latch <Avg6_0> in Unit <RunningAverage> is equivalent to the following 8 FFs/Latches, which will be removed : <Avg6_1> <Avg6_2> <Avg6_3> <Avg6_4> <Avg6_5> <Avg6_6> <Avg6_7> <Avg6_8> 
INFO:Xst:2261 - The FF/Latch <Avg7_0> in Unit <RunningAverage> is equivalent to the following 8 FFs/Latches, which will be removed : <Avg7_1> <Avg7_2> <Avg7_3> <Avg7_4> <Avg7_5> <Avg7_6> <Avg7_7> <Avg7_8> 
WARNING:Xst:1293 - FF/Latch <Avg1_0> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Average_0> (without init value) has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Average_1> (without init value) has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Average_2> (without init value) has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Average_3> (without init value) has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Average_4> (without init value) has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Average_5> (without init value) has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Average_6> (without init value) has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Average_7> (without init value) has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Average_8> (without init value) has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg2_0> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg3_0> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg4_0> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg5_0> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg6_0> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Avg7_0> has a constant value of 0 in block <RunningAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cout_1> (without init value) has a constant value of 1 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <U1/U11/busyFlag> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <U1/U11/RX_8> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <U1/U11/RX_9> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <U1/U11/RX_10> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <U1/U11/RX_11> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <U1/U11/RX_12> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <U1/U11/RX_13> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <U1/U11/RX_14> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <U1/U11/RX_15> of sequential type is unconnected in block <Main>.

Optimizing unit <Main> ...

Optimizing unit <CurrentSensor> ...

Optimizing unit <seg7> ...

Optimizing unit <PWM> ...

Optimizing unit <Encoder> ...

Optimizing unit <Velocity> ...

Optimizing unit <MotorController> ...
WARNING:Xst:1710 - FF/Latch <seg7Number_12> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg7Number_13> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/DataTX_13> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/DataTX_12> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/UM4/EncoderOld_12> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U3/UM4/EncoderOld_13> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/UM4/EncoderOld_12> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U2/UM4/EncoderOld_13> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 447
 Flip-Flops                                            : 447

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 49

Cell Usage :
# BELS                             : 3080
#      GND                         : 1
#      INV                         : 62
#      LUT1                        : 181
#      LUT2                        : 73
#      LUT2_D                      : 1
#      LUT2_L                      : 16
#      LUT3                        : 850
#      LUT3_D                      : 8
#      LUT3_L                      : 6
#      LUT4                        : 525
#      LUT4_D                      : 15
#      LUT4_L                      : 30
#      MUXCY                       : 727
#      MUXF5                       : 53
#      VCC                         : 1
#      XORCY                       : 531
# FlipFlops/Latches                : 447
#      FD                          : 71
#      FDE                         : 152
#      FDR                         : 93
#      FDRE                        : 89
#      FDRSE                       : 14
#      FDS                         : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 19
#      OBUF                        : 28
#      OBUFT                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      951  out of   4656    20%  
 Number of Slice Flip Flops:            447  out of   9312     4%  
 Number of 4 input LUTs:               1767  out of   9312    18%  
 Number of IOs:                          49
 Number of bonded IOBs:                  49  out of    232    21%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 434   |
U5/U1/oneKHz                       | NONE(U5/S_1)           | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.427ns (Maximum Frequency: 118.666MHz)
   Minimum input arrival time before clock: 10.178ns
   Maximum output required time after clock: 5.129ns
   Maximum combinational path delay: 5.423ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.427ns (frequency: 118.666MHz)
  Total number of paths / destination ports: 18094 / 899
-------------------------------------------------------------------------
Delay:               8.427ns (Levels of Logic = 11)
  Source:            U3/UM3/posision_1 (FF)
  Destination:       U3/UM4/Velocity_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U3/UM3/posision_1 to U3/UM4/Velocity_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.743  U3/UM3/posision_1 (U3/UM3/posision_1)
     LUT4:I2->O            1   0.704   0.000  U3/UM4/Mcompar_VCounter_cmp_ne0000_lut<0> (U3/UM4/Mcompar_VCounter_cmp_ne0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<0> (U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<1> (U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<2> (U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<3> (U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<4> (U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<5> (U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<5>)
     MUXCY:CI->O          18   0.331   1.243  U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<6> (U3/UM4/Mcompar_VCounter_cmp_ne0000_cy<6>)
     LUT2:I0->O            1   0.704   0.000  U3/UM4/Velocity_cmp_eq000016_SW2_F (N286)
     MUXF5:I0->O           1   0.321   0.455  U3/UM4/Velocity_cmp_eq000016_SW2 (N217)
     LUT4:I2->O           12   0.704   0.961  U3/UM4/Velocity_cmp_eq0000138 (U3/UM4/Velocity_cmp_eq0000)
     FDRE:R                    0.911          U3/UM4/Velocity_0
    ----------------------------------------
    Total                      8.427ns (5.025ns logic, 3.402ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U5/U1/oneKHz'
  Clock period: 4.048ns (frequency: 247.036MHz)
  Total number of paths / destination ports: 34 / 16
-------------------------------------------------------------------------
Delay:               4.048ns (Levels of Logic = 2)
  Source:            U5/S_1 (FF)
  Destination:       U5/Cout_4 (FF)
  Source Clock:      U5/U1/oneKHz rising
  Destination Clock: U5/U1/oneKHz rising

  Data Path: U5/S_1 to U5/Cout_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.591   1.175  U5/S_1 (U5/S_1)
     LUT2:I0->O            3   0.704   0.531  U5/Result<1>1 (U5/Result<1>)
     MUXF5:S->O            1   0.739   0.000  U5/Mmux_Cout_mux0005_2_f5_1 (U5/Cout_mux0005<3>)
     FD:D                      0.308          U5/Cout_4
    ----------------------------------------
    Total                      4.048ns (2.342ns logic, 1.706ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1185 / 92
-------------------------------------------------------------------------
Offset:              10.178ns (Levels of Logic = 6)
  Source:            Sw<6> (PAD)
  Destination:       seg7Number_0 (FF)
  Destination Clock: CLK rising

  Data Path: Sw<6> to seg7Number_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.218   1.158  Sw_6_IBUF (Sw_6_IBUF)
     LUT2:I0->O            3   0.704   0.706  seg7Number_or000071 (seg7Number_or000042)
     LUT4:I0->O            3   0.704   0.610  seg7Number_cmp_eq000211 (N27)
     LUT4:I1->O           12   0.704   1.040  seg7Number_cmp_eq00041 (seg7Number_cmp_eq0004)
     LUT4:I1->O            1   0.704   0.595  seg7Number_mux0000<7>19_SW0 (N336)
     LUT3:I0->O            1   0.704   0.420  seg7Number_mux0000<7>19 (seg7Number_mux0000<7>19)
     FDS:S                     0.911          seg7Number_7
    ----------------------------------------
    Total                     10.178ns (5.649ns logic, 4.529ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 14 / 13
-------------------------------------------------------------------------
Offset:              5.129ns (Levels of Logic = 1)
  Source:            U1/U11/ProtocolBit_2 (FF)
  Destination:       Led<2> (PAD)
  Source Clock:      CLK rising

  Data Path: U1/U11/ProtocolBit_2 to Led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             44   0.591   1.266  U1/U11/ProtocolBit_2 (U1/U11/ProtocolBit_2)
     OBUF:I->O                 3.272          Led_2_OBUF (Led<2>)
    ----------------------------------------
    Total                      5.129ns (3.863ns logic, 1.266ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U5/U1/oneKHz'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            U5/An_3 (FF)
  Destination:       An<3> (PAD)
  Source Clock:      U5/U1/oneKHz rising

  Data Path: U5/An_3 to An<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.591   0.420  U5/An_3 (U5/An_3)
     OBUF:I->O                 3.272          An_3_OBUF (An<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.423ns (Levels of Logic = 2)
  Source:            Hallindex1 (PAD)
  Destination:       Led<7> (PAD)

  Data Path: Hallindex1 to Led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   0.933  Hallindex1_IBUF (Led_7_OBUF)
     OBUF:I->O                 3.272          Led_7_OBUF (Led<7>)
    ----------------------------------------
    Total                      5.423ns (4.490ns logic, 0.933ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 14.88 secs
 
--> 


Total memory usage is 569912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   73 (   0 filtered)
Number of infos    :   11 (   0 filtered)

