#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Feb 18 22:21:54 2025
# Process ID: 437613
# Current directory: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1
# Command line: vivado -log cva6_zybo_z7_20.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cva6_zybo_z7_20.tcl -notrace
# Log file: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20.vdi
# Journal file: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/vivado.jou
# Running On        :Dell-G15-5515
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.2 LTS
# Processor Detail  :AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency     :3292.871 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16078 MB
# Swap memory       :2147 MB
# Total Virtual     :18225 MB
# Available Virtual :11190 MB
#-----------------------------------------------------------
source cva6_zybo_z7_20.tcl -notrace
Command: open_checkpoint /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1354.344 ; gain = 0.000 ; free physical = 4117 ; free virtual = 10387
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1839.660 ; gain = 0.000 ; free physical = 3901 ; free virtual = 9866
INFO: [Netlist 29-17] Analyzing 2175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1961.191 ; gain = 6.000 ; free physical = 3872 ; free virtual = 9841
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.230 ; gain = 0.000 ; free physical = 3414 ; free virtual = 9383
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2445.230 ; gain = 0.000 ; free physical = 3414 ; free virtual = 9383
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.230 ; gain = 0.000 ; free physical = 3414 ; free virtual = 9383
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.230 ; gain = 0.000 ; free physical = 3414 ; free virtual = 9383
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2509.262 ; gain = 64.031 ; free physical = 3414 ; free virtual = 9383
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2509.262 ; gain = 64.031 ; free physical = 3414 ; free virtual = 9383
Restored from archive | CPU: 0.050000 secs | Memory: 1.084885 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2509.262 ; gain = 64.031 ; free physical = 3414 ; free virtual = 9383
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2509.262 ; gain = 0.000 ; free physical = 3413 ; free virtual = 9382
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 236 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 206 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2509.262 ; gain = 1154.918 ; free physical = 3413 ; free virtual = 9382
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2596.074 ; gain = 86.812 ; free physical = 3414 ; free virtual = 9384

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ab11b49b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2643.871 ; gain = 47.797 ; free physical = 3387 ; free virtual = 9357

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ab11b49b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3079 ; free virtual = 9049

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ab11b49b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3079 ; free virtual = 9049
Phase 1 Initialization | Checksum: 1ab11b49b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3079 ; free virtual = 9049

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ab11b49b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3087 ; free virtual = 9056

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ab11b49b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3085 ; free virtual = 9055
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ab11b49b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3085 ; free virtual = 9055

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c66e8789

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3086 ; free virtual = 9056
Retarget | Checksum: 1c66e8789
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 113 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 14899c008

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3094 ; free virtual = 9068
Constant propagation | Checksum: 14899c008
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Constant propagation, 114 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1802bd8b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3093 ; free virtual = 9068
Sweep | Checksum: 1802bd8b6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 503 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1802bd8b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3092 ; free virtual = 9066
BUFG optimization | Checksum: 1802bd8b6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1802bd8b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3092 ; free virtual = 9066
Shift Register Optimization | Checksum: 1802bd8b6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1802bd8b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3092 ; free virtual = 9066
Post Processing Netlist | Checksum: 1802bd8b6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 118 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a032dc72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3092 ; free virtual = 9066

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3091 ; free virtual = 9066
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a032dc72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3091 ; free virtual = 9066
Phase 9 Finalization | Checksum: 1a032dc72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3091 ; free virtual = 9066
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |               4  |                                            113  |
|  Constant propagation         |               4  |               4  |                                            114  |
|  Sweep                        |               0  |               0  |                                            503  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            118  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a032dc72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2951.652 ; gain = 0.000 ; free physical = 3091 ; free virtual = 9066

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 66 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 0 Total Ports: 132
Ending PowerOpt Patch Enables Task | Checksum: 109aaaa39

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3359.457 ; gain = 0.000 ; free physical = 2411 ; free virtual = 8746
Ending Power Optimization Task | Checksum: 109aaaa39

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3359.457 ; gain = 407.805 ; free physical = 2412 ; free virtual = 8747

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 109aaaa39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3359.457 ; gain = 0.000 ; free physical = 2412 ; free virtual = 8747

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3359.457 ; gain = 0.000 ; free physical = 2412 ; free virtual = 8747
Ending Netlist Obfuscation Task | Checksum: 1a54f1b5f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3359.457 ; gain = 0.000 ; free physical = 2412 ; free virtual = 8747
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3359.457 ; gain = 850.195 ; free physical = 2413 ; free virtual = 8748
INFO: [Vivado 12-24828] Executing command : report_drc -file cva6_zybo_z7_20_drc_opted.rpt -pb cva6_zybo_z7_20_drc_opted.pb -rpx cva6_zybo_z7_20_drc_opted.rpx
Command: report_drc -file cva6_zybo_z7_20_drc_opted.rpt -pb cva6_zybo_z7_20_drc_opted.pb -rpx cva6_zybo_z7_20_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/utilisateur/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2424 ; free virtual = 8763
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2424 ; free virtual = 8763
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2421 ; free virtual = 8762
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2421 ; free virtual = 8762
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2421 ; free virtual = 8762
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2420 ; free virtual = 8762
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2419 ; free virtual = 8761
INFO: [Common 17-1381] The checkpoint '/home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_opt.dcp' has been generated.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'RuntimeOptimized' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2211 ; free virtual = 8565
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c992f491

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2211 ; free virtual = 8564
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2210 ; free virtual = 8564

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	tck_IBUF_inst (IBUF.O) is locked to IOB_X1Y112
	tck_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15ff96f0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2258 ; free virtual = 8617

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a47e2eed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2217 ; free virtual = 8575

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a47e2eed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2217 ; free virtual = 8575
Phase 1 Placer Initialization | Checksum: 1a47e2eed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2217 ; free virtual = 8575

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e002714b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2235 ; free virtual = 8591

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d1e4b126

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2240 ; free virtual = 8596

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d1e4b126

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2240 ; free virtual = 8596

Phase 2.4 Global Placement Core
Phase 2.4 Global Placement Core | Checksum: 24f2935e2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2296 ; free virtual = 8669
Phase 2 Global Placement | Checksum: 24f2935e2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2296 ; free virtual = 8669

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0d465dc

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2298 ; free virtual = 8671

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26995b68c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:27 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2295 ; free virtual = 8669

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b01bc8af

Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2293 ; free virtual = 8667

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 188bd1e4f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2293 ; free virtual = 8667

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1af861fbc

Time (s): cpu = 00:01:20 ; elapsed = 00:00:31 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2300 ; free virtual = 8674

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15aa41ffb

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2193 ; free virtual = 8653

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ba232311

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2217 ; free virtual = 8677

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: be8aff47

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2219 ; free virtual = 8680
Phase 3 Detail Placement | Checksum: be8aff47

Time (s): cpu = 00:01:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2221 ; free virtual = 8682

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e0e8fa37

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.510 | TNS=-3183.797 |
Phase 1 Physical Synthesis Initialization | Checksum: 2a45d685a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2130 ; free virtual = 8604
INFO: [Place 46-33] Processed net i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f1fbacc2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8600
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e0e8fa37

Time (s): cpu = 00:01:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2052 ; free virtual = 8539

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.603. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fc80dd29

Time (s): cpu = 00:01:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2102 ; free virtual = 8526

Time (s): cpu = 00:01:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2102 ; free virtual = 8526
Phase 4.1 Post Commit Optimization | Checksum: 1fc80dd29

Time (s): cpu = 00:01:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2096 ; free virtual = 8519

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fc80dd29

Time (s): cpu = 00:01:53 ; elapsed = 00:00:53 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2101 ; free virtual = 8524

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fc80dd29

Time (s): cpu = 00:01:53 ; elapsed = 00:00:53 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2096 ; free virtual = 8520
Phase 4.3 Placer Reporting | Checksum: 1fc80dd29

Time (s): cpu = 00:01:53 ; elapsed = 00:00:53 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2091 ; free virtual = 8514

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2091 ; free virtual = 8514

Time (s): cpu = 00:01:53 ; elapsed = 00:00:53 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2091 ; free virtual = 8514
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cb8e8f55

Time (s): cpu = 00:01:53 ; elapsed = 00:00:53 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2091 ; free virtual = 8514
Ending Placer Task | Checksum: 15f41bb11

Time (s): cpu = 00:01:53 ; elapsed = 00:00:53 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2093 ; free virtual = 8516
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:57 ; elapsed = 00:00:55 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2093 ; free virtual = 8516
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file cva6_zybo_z7_20_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2066 ; free virtual = 8489
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file cva6_zybo_z7_20_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2070 ; free virtual = 8494
INFO: [Vivado 12-24828] Executing command : report_utilization -file cva6_zybo_z7_20_utilization_placed.rpt -pb cva6_zybo_z7_20_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2061 ; free virtual = 8490
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2039 ; free virtual = 8495
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2039 ; free virtual = 8495
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2039 ; free virtual = 8495
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2035 ; free virtual = 8495
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2035 ; free virtual = 8495
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2035 ; free virtual = 8495
INFO: [Common 17-1381] The checkpoint '/home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2121 ; free virtual = 8542
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 11.63s |  WALL: 3.40s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2121 ; free virtual = 8542

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.603 | TNS=-513.166 |
Phase 1 Physical Synthesis Initialization | Checksum: 10a24350c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2158 ; free virtual = 8579
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.603 | TNS=-513.166 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 10a24350c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2157 ; free virtual = 8578

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.603 | TNS=-513.166 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][27].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][27]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.603 | TNS=-512.749 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][31].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][31]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.533 | TNS=-512.332 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][5].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][5]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.437 | TNS=-512.022 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][0].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][0]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.437 | TNS=-511.808 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][21].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][21]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.435 | TNS=-511.594 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.392 | TNS=-511.382 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][12].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][12]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.392 | TNS=-511.205 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][15].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][15]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.392 | TNS=-511.028 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][1].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][1]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.392 | TNS=-510.851 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][30].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][30]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-510.674 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][11].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][11]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-510.564 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][14].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][14]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-510.455 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-510.346 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][24].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][24]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-510.237 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-510.128 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][22].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][22]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-510.021 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][9].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][9]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.313 | TNS=-509.914 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][bp][predict_address][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.313 | TNS=-509.819 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][11].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][11]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.313 | TNS=-509.724 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][17].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][17]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.313 | TNS=-509.629 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][4].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result][4]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.313 | TNS=-509.566 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_610. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_444. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/id_stage_i/id_stage_net_319. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][issued]_0.  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][issued]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.285 | TNS=-481.727 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][issued]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_659. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_402. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_395. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_390. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_354. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/trans_id_q_reg[1]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mult_valid_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-433.590 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mult_valid_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_345. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/csr_regfile_i/dcsr_q_reg[step]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][4]_0.  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___95_i_1__0
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][4]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.185 | TNS=-422.928 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/wt_valid_ex_id__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg.  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.123 | TNS=-392.683 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/ex_stage_i/csr_buffer_i/flush_csr_ctrl. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_1.  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.087 | TNS=-354.179 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[10].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][10]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.063 | TNS=-353.948 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[12].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][12]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.063 | TNS=-353.743 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[5].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][5]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.058 | TNS=-353.538 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][0]_0[0].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][0]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.058 | TNS=-353.338 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[1].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][1]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.058 | TNS=-353.138 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[4].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][4]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.048 | TNS=-352.953 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[15].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][15]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.048 | TNS=-352.751 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[6].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][6]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.031 | TNS=-352.549 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[19].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][19]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.031 | TNS=-352.332 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[20].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][20]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.023 | TNS=-352.115 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][4]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.014 | TNS=-283.420 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[7].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][7]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.989 | TNS=-283.279 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[23].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][23]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.989 | TNS=-283.005 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[3].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][3]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.989 | TNS=-282.731 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[8].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][8]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.979 | TNS=-282.457 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[24].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][24]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.979 | TNS=-282.149 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[26].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][26]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.979 | TNS=-281.841 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[27].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][27]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.979 | TNS=-281.533 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[31].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][31]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.968 | TNS=-281.225 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[13].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][13]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.968 | TNS=-281.113 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[16].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][16]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.968 | TNS=-281.001 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[2].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][2]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.957 | TNS=-280.889 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[17].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][17]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.957 | TNS=-280.650 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[18].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][18]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-280.411 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[14].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][14]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-280.224 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[21].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][21]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-280.037 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[22].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][22]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.873 | TNS=-279.850 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[11].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][11]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.873 | TNS=-279.838 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[3][2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[3][63]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_cache_perf. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req.  Re-placed instance i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.822 | TNS=-221.324 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0.  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.776 | TNS=-208.004 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.695 | TNS=-188.019 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][31]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___94_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/commit_stage_i/ex_commit[cause][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][valid]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.681 | TNS=-135.517 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/i_frontend/i_instr_realign/stack_q_reg[0][valid]_10.  Re-placed instance i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/i_frontend/i_instr_realign/stack_q_reg[0][valid]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.663 | TNS=-130.764 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/content_q_reg[0][ppn][21]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/icache_dreq_if_cache[spec].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_24
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/icache_dreq_if_cache[spec]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.553 | TNS=-102.651 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/i_frontend/i_instr_realign/stack_q_reg[0][valid]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.537 | TNS=-99.003 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/i_frontend/i_instr_realign/stack_q_reg[0][valid]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0.  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_10
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-21.010 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/commit_stage_i/commit_status_cnt_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/commit_stage_i/i_/i___76_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-8.656 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][valid]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_exception_csr_commit[cause][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_/i___77_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_411. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/commit_stage_i/csr_op_commit_csr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]_0.  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.068 | TNS=-1.786 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.042 | TNS=-0.659 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep_0.  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_11
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.008 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.008 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2264 ; free virtual = 8686
Phase 3 Critical Path Optimization | Checksum: 19adbf9e6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2264 ; free virtual = 8686

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.008 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.008 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2264 ; free virtual = 8685
Phase 4 Critical Path Optimization | Checksum: 19adbf9e6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2264 ; free virtual = 8685
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2264 ; free virtual = 8685
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.008 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.611  |        513.166  |            0  |              0  |                    66  |           0  |           2  |  00:00:06  |
|  Total          |          1.611  |        513.166  |            0  |              0  |                    66  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2263 ; free virtual = 8685
Ending Physical Synthesis Task | Checksum: 1fb4b35b8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2263 ; free virtual = 8685
INFO: [Common 17-83] Releasing license: Implementation
324 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2263 ; free virtual = 8684
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2252 ; free virtual = 8679
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2135 ; free virtual = 8608
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2135 ; free virtual = 8608
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2133 ; free virtual = 8606
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2121 ; free virtual = 8598
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2113 ; free virtual = 8590
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2113 ; free virtual = 8590
INFO: [Common 17-1381] The checkpoint '/home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_physopt.dcp' has been generated.
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5ded9bf5 ConstDB: 0 ShapeSum: aba80005 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: f478bcae | NumContArr: 4d0a8d9c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c6d53f84

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2131 ; free virtual = 8582

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c6d53f84

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2145 ; free virtual = 8597

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c6d53f84

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2145 ; free virtual = 8596
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 290e78c60

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2091 ; free virtual = 8544
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.514  | TNS=0.000  | WHS=-0.241 | THS=-172.297|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0296676 %
  Global Horizontal Routing Utilization  = 0.0105646 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37021
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37002
  Number of Partially Routed Nets     = 19
  Number of Node Overlaps             = 17

Phase 2 Router Initialization | Checksum: 2c8fde1a1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2097 ; free virtual = 8548

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2c8fde1a1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3390.523 ; gain = 0.000 ; free physical = 2096 ; free virtual = 8548

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29eff020e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 2019 ; free virtual = 8472
Phase 4 Initial Routing | Checksum: 29eff020e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 2019 ; free virtual = 8472

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 8256
 Number of Nodes with overlaps = 1654
 Number of Nodes with overlaps = 559
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.739 | TNS=-103.809| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1eae07d1f

Time (s): cpu = 00:02:07 ; elapsed = 00:00:58 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1627 ; free virtual = 8482

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.739 | TNS=-103.809| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 249607748

Time (s): cpu = 00:02:09 ; elapsed = 00:00:58 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1620 ; free virtual = 8475
Phase 5 Rip-up And Reroute | Checksum: 249607748

Time (s): cpu = 00:02:09 ; elapsed = 00:00:58 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1619 ; free virtual = 8474

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1d022b85a

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1619 ; free virtual = 8475

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1d022b85a

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1619 ; free virtual = 8475
Phase 6 Delay and Skew Optimization | Checksum: 1d022b85a

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1619 ; free virtual = 8475

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.535 | TNS=-58.411| WHS=0.018  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 21ba97a95

Time (s): cpu = 00:02:14 ; elapsed = 00:00:59 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1621 ; free virtual = 8476
Phase 7 Post Hold Fix | Checksum: 21ba97a95

Time (s): cpu = 00:02:14 ; elapsed = 00:00:59 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1623 ; free virtual = 8478

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.4872 %
  Global Horizontal Routing Utilization  = 14.8302 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 2x2 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y128 -> INT_R_X37Y129
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y129 -> INT_L_X40Y129
   INT_R_X41Y128 -> INT_R_X41Y128

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 21ba97a95

Time (s): cpu = 00:02:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1621 ; free virtual = 8477

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21ba97a95

Time (s): cpu = 00:02:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1621 ; free virtual = 8476

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a9bf8a2a

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1622 ; free virtual = 8477

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a9bf8a2a

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1622 ; free virtual = 8477

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.535 | TNS=-58.411| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2a9bf8a2a

Time (s): cpu = 00:02:18 ; elapsed = 00:01:01 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1618 ; free virtual = 8474
Total Elapsed time in route_design: 61.44 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1914c1709

Time (s): cpu = 00:02:18 ; elapsed = 00:01:02 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1617 ; free virtual = 8472
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1914c1709

Time (s): cpu = 00:02:19 ; elapsed = 00:01:02 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1617 ; free virtual = 8472

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
339 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:04 . Memory (MB): peak = 3441.684 ; gain = 51.160 ; free physical = 1618 ; free virtual = 8473
INFO: [Vivado 12-24828] Executing command : report_drc -file cva6_zybo_z7_20_drc_routed.rpt -pb cva6_zybo_z7_20_drc_routed.pb -rpx cva6_zybo_z7_20_drc_routed.rpx
Command: report_drc -file cva6_zybo_z7_20_drc_routed.rpt -pb cva6_zybo_z7_20_drc_routed.pb -rpx cva6_zybo_z7_20_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file cva6_zybo_z7_20_methodology_drc_routed.rpt -pb cva6_zybo_z7_20_methodology_drc_routed.pb -rpx cva6_zybo_z7_20_methodology_drc_routed.rpx
Command: report_methodology -file cva6_zybo_z7_20_methodology_drc_routed.rpt -pb cva6_zybo_z7_20_methodology_drc_routed.pb -rpx cva6_zybo_z7_20_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3521.723 ; gain = 0.000 ; free physical = 1708 ; free virtual = 8476
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file cva6_zybo_z7_20_timing_summary_routed.rpt -pb cva6_zybo_z7_20_timing_summary_routed.pb -rpx cva6_zybo_z7_20_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file cva6_zybo_z7_20_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file cva6_zybo_z7_20_bus_skew_routed.rpt -pb cva6_zybo_z7_20_bus_skew_routed.pb -rpx cva6_zybo_z7_20_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file cva6_zybo_z7_20_route_status.rpt -pb cva6_zybo_z7_20_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file cva6_zybo_z7_20_power_routed.rpt -pb cva6_zybo_z7_20_power_summary_routed.pb -rpx cva6_zybo_z7_20_power_routed.rpx
Command: report_power -file cva6_zybo_z7_20_power_routed.rpt -pb cva6_zybo_z7_20_power_summary_routed.pb -rpx cva6_zybo_z7_20_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
359 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3529.742 ; gain = 8.020 ; free physical = 1656 ; free virtual = 8437
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file cva6_zybo_z7_20_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3529.742 ; gain = 88.059 ; free physical = 1664 ; free virtual = 8446
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3529.742 ; gain = 0.000 ; free physical = 1655 ; free virtual = 8442
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3529.742 ; gain = 0.000 ; free physical = 1601 ; free virtual = 8428
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3529.742 ; gain = 0.000 ; free physical = 1601 ; free virtual = 8428
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3529.742 ; gain = 0.000 ; free physical = 1587 ; free virtual = 8422
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3529.742 ; gain = 0.000 ; free physical = 1585 ; free virtual = 8423
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3529.742 ; gain = 0.000 ; free physical = 1581 ; free virtual = 8420
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3529.742 ; gain = 0.000 ; free physical = 1581 ; free virtual = 8420
INFO: [Common 17-1381] The checkpoint '/home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_routed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3529.742 ; gain = 0.000 ; free physical = 1679 ; free virtual = 8478
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 12.36s |  WALL: 3.94s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3529.742 ; gain = 0.000 ; free physical = 1679 ; free virtual = 8478

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.581 | TNS=-63.631 | WHS=0.020 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f9ac9e49

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3529.742 ; gain = 0.000 ; free physical = 1682 ; free virtual = 8481
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.581 | TNS=-63.631 | WHS=0.020 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][result_n_0_][13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][result][31]_i_1_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_35_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.464. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_610.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][bp][predict_address][25].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.304. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_614.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][0].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][0]
INFO: [Physopt 32-952] Improved path group WNS = -0.295. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][0].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[38].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][38]
INFO: [Physopt 32-952] Improved path group WNS = -0.295. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[38].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[40].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][40]
INFO: [Physopt 32-952] Improved path group WNS = -0.295. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[40].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[43].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][43]
INFO: [Physopt 32-952] Improved path group WNS = -0.287. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[43].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[32].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[6]_0[1]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_346_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.266. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[4][2]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][31]_0[11].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/issue_cnt_q_reg[2][0]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.261. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_610.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[11].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][11]
INFO: [Physopt 32-952] Improved path group WNS = -0.261. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[11].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[24].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][24]
INFO: [Physopt 32-952] Improved path group WNS = -0.261. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[24].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[25].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][25]
INFO: [Physopt 32-952] Improved path group WNS = -0.261. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[25].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[9].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][9]
INFO: [Physopt 32-952] Improved path group WNS = -0.245. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_tag_valid_rdata[1]_95[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/cl_index[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_cache_if[ready]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___192_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.241. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[0]_i_4_n_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/csr_regfile_i/mcountinhibit_q_reg[6]_0[1]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_346_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.213. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[4][2]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11_n_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.181. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_cache_perf.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6]_86[13].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_2[0]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][31]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.078. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[6][2]_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_11_comp_3.
INFO: [Physopt 32-952] Improved path group WNS = -0.060. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1]_91[3].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][3]
INFO: [Physopt 32-952] Improved path group WNS = -0.046. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1]_91[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1]_91[33].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[1][2]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.043. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_cache_perf.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[4][2]_0_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mhpmevent_q_reg[4][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][issued]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_659.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_402.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_395.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_390.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_363.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_349.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mult_valid_q_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_345.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/dcsr_q_reg[step]_1.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/csr_regfile_i/dcsr_q_reg[step]_1. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/csr_regfile_i/i___95_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.042. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][cause][4]_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_comp_1.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.020 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.020 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3535.711 ; gain = 0.000 ; free physical = 891 ; free virtual = 8136
Phase 2 Critical Path Optimization | Checksum: 1f9ac9e49

Time (s): cpu = 00:04:59 ; elapsed = 00:02:19 . Memory (MB): peak = 3535.711 ; gain = 5.969 ; free physical = 891 ; free virtual = 8136
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3535.711 ; gain = 0.000 ; free physical = 891 ; free virtual = 8136
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.020 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.583  |         63.631  |            0  |              0  |                    21  |           0  |           1  |  00:02:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3535.711 ; gain = 0.000 ; free physical = 891 ; free virtual = 8136
Ending Physical Synthesis Task | Checksum: 17754c8f3

Time (s): cpu = 00:05:00 ; elapsed = 00:02:20 . Memory (MB): peak = 3535.711 ; gain = 5.969 ; free physical = 891 ; free virtual = 8136
INFO: [Common 17-83] Releasing license: Implementation
442 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:12 ; elapsed = 00:02:24 . Memory (MB): peak = 3535.711 ; gain = 5.969 ; free physical = 891 ; free virtual = 8135
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file cva6_zybo_z7_20_timing_summary_postroute_physopted.rpt -pb cva6_zybo_z7_20_timing_summary_postroute_physopted.pb -rpx cva6_zybo_z7_20_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file cva6_zybo_z7_20_bus_skew_postroute_physopted.rpt -pb cva6_zybo_z7_20_bus_skew_postroute_physopted.pb -rpx cva6_zybo_z7_20_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3559.723 ; gain = 0.000 ; free physical = 861 ; free virtual = 8110
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3559.723 ; gain = 0.000 ; free physical = 810 ; free virtual = 8101
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3559.723 ; gain = 0.000 ; free physical = 810 ; free virtual = 8101
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3559.723 ; gain = 0.000 ; free physical = 795 ; free virtual = 8093
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3559.723 ; gain = 0.000 ; free physical = 791 ; free virtual = 8093
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3559.723 ; gain = 0.000 ; free physical = 787 ; free virtual = 8090
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3559.723 ; gain = 0.000 ; free physical = 787 ; free virtual = 8090
INFO: [Common 17-1381] The checkpoint '/home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_postroute_physopt.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 22:27:57 2025...
#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Feb 18 22:28:10 2025
# Process ID: 496690
# Current directory: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1
# Command line: vivado -log cva6_zybo_z7_20.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cva6_zybo_z7_20.tcl -notrace
# Log file: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20.vdi
# Journal file: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/vivado.jou
# Running On        :Dell-G15-5515
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.2 LTS
# Processor Detail  :AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency     :3201.876 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16078 MB
# Swap memory       :2147 MB
# Total Virtual     :18225 MB
# Available Virtual :10989 MB
#-----------------------------------------------------------
source cva6_zybo_z7_20.tcl -notrace
Command: open_checkpoint cva6_zybo_z7_20_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1418.754 ; gain = 0.000 ; free physical = 2909 ; free virtual = 10084
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1839.320 ; gain = 0.000 ; free physical = 2434 ; free virtual = 9609
INFO: [Netlist 29-17] Analyzing 2171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1961.102 ; gain = 6.250 ; free physical = 2328 ; free virtual = 9503
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2597.109 ; gain = 0.000 ; free physical = 1788 ; free virtual = 8958
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2597.109 ; gain = 0.000 ; free physical = 1788 ; free virtual = 8958
Read PlaceDB: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2629.047 ; gain = 31.938 ; free physical = 1757 ; free virtual = 8927
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.047 ; gain = 0.000 ; free physical = 1757 ; free virtual = 8927
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2650.875 ; gain = 21.828 ; free physical = 1738 ; free virtual = 8909
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2650.875 ; gain = 53.766 ; free physical = 1738 ; free virtual = 8909
Restored from archive | CPU: 1.630000 secs | Memory: 51.925560 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2650.875 ; gain = 56.734 ; free physical = 1738 ; free virtual = 8909
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2650.875 ; gain = 0.000 ; free physical = 1738 ; free virtual = 8909
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 236 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 206 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2668.812 ; gain = 1250.059 ; free physical = 1738 ; free virtual = 8909
Command: write_bitstream -force cva6_zybo_z7_20.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/utilisateur/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/mstatus_q_reg[mxr]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[6][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[0][access_type][r]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[0][access_type][w]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[0][access_type][x]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[0][addr_mode][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[0][addr_mode][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 35 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[resp][1:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 22 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 74 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cva6_zybo_z7_20.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3214.809 ; gain = 545.996 ; free physical = 1261 ; free virtual = 8441
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 22:28:53 2025...
