TOOL:	xmverilog	21.03-s007: Started on Nov 26, 2022 at 23:02:38 CST
DEFINE hfaroo9_test /home/hfaroo9/virt-test/hfaroo9_test
|
xmverilog: *W,DLCPTH (./cds.lib,2): cds.lib Invalid path '/home/hfaroo9/virt-test/hfaroo9_test' (cds.lib command ignored).
xmverilog: 21.03-s007: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
DEFINE hfaroo9_test /home/hfaroo9/virt-test/hfaroo9_test
|
xmverilog: *W,DLCPTH (./cds.lib,2): cds.lib Invalid path '/home/hfaroo9/virt-test/hfaroo9_test' (cds.lib command ignored).
DEFINE hfaroo9_test /home/hfaroo9/virt-test/hfaroo9_test
|
xmverilog: *W,DLCPTH (./cds.lib,2): cds.lib Invalid path '/home/hfaroo9/virt-test/hfaroo9_test' (cds.lib command ignored).
DEFINE hfaroo9_test /home/hfaroo9/virt-test/hfaroo9_test
|
xmverilog: *W,DLCPTH (./cds.lib,2): cds.lib Invalid path '/home/hfaroo9/virt-test/hfaroo9_test' (cds.lib command ignored).
DEFINE hfaroo9_test /home/hfaroo9/virt-test/hfaroo9_test
|
xmverilog: *W,DLCPTH (./cds.lib,2): cds.lib Invalid path '/home/hfaroo9/virt-test/hfaroo9_test' (cds.lib command ignored).
DEFINE hfaroo9_test /home/hfaroo9/virt-test/hfaroo9_test
|
xmverilog: *W,DLCPTH (./cds.lib,2): cds.lib Invalid path '/home/hfaroo9/virt-test/hfaroo9_test' (cds.lib command ignored).
DEFINE hfaroo9_test /home/hfaroo9/virt-test/hfaroo9_test
|
xmvlog: *W,DLCPTH (./cds.lib,2): cds.lib Invalid path '/home/hfaroo9/virt-test/hfaroo9_test' (cds.lib command ignored).
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_branch_predict.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_branch_predict.sv,18|24): cannot open include file 'prim_assert.sv'.
  `ASSERT_IF(BranchInsTypeOneHot, $onehot0({instr_j, instr_b, instr_cj, instr_cb}), fetch_valid_i)
           |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_branch_predict.sv,91|11): `ASSERT_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_IF(BranchInsTypeOneHot, $onehot0({instr_j, instr_b, instr_cj, instr_cb}), fetch_valid_i)
            |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_branch_predict.sv,91|12): expecting the keyword 'endmodule' [12.1(IEEE)].
	module worklib.ibex_branch_predict:sv
		errors: 2, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv,14|24): cannot open include file 'prim_assert.sv'.
  `ASSERT_KNOWN(IbexInstrValidKnown, valid_i)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv,286|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN(IbexInstrValidKnown, valid_i)
               |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv,286|15): expecting the keyword 'endmodule' [12.1(IEEE)].
  `ASSERT(IbexInstrLSBsKnown, valid_i |->
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv,289|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexC0Known1, (valid_i && (instr_i[1:0] == 2'b00)) |->
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv,291|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexC1Known1, (valid_i && (instr_i[1:0] == 2'b01)) |->
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv,293|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexC1Known2, (valid_i && (instr_i[1:0] == 2'b01) && (instr_i[15:13] == 3'b100)) |->
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv,295|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexC1Known3, (valid_i &&
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv,297|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexC2Known1, (valid_i && (instr_i[1:0] == 2'b10)) |->
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_compressed_decoder.sv,300|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.ibex_compressed_decoder:sv
		errors: 8, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_controller.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_controller.sv,10|24): cannot open include file 'prim_assert.sv'.
`include "dv_fcov_macros.svh"
                            |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_controller.sv,11|28): cannot open include file 'dv_fcov_macros.svh'.
  `ASSERT_IF(IbexExceptionPrioOnehot,
           |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_controller.sv,299|11): `ASSERT_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_IF(IbexExceptionPrioOnehot,
            |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_controller.sv,299|12): expecting the keyword 'endmodule' [12.1(IEEE)].
  `ASSERT(AlwaysInstrClearOnMispredict, nt_branch_mispredict_o |-> instr_valid_clear_o)
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_controller.sv,862|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexCtrlStateValid, ctrl_fsm_cs inside {
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_controller.sv,865|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexSpecImpliesSetPC, pc_set_o |-> pc_set_spec_o)
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_controller.sv,870|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.ibex_controller:sv
		errors: 5, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_core.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_core.sv,10|24): cannot open include file 'prim_assert.sv'.
  `ASSERT(IbexCsrOpValid, instr_valid_id |-> csr_op inside {
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_core.sv,1054|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexCsrOpValid, instr_valid_id |-> csr_op inside {
         |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_core.sv,1054|9): expecting the keyword 'endmodule' [12.1(IEEE)].
  `ASSERT_KNOWN_IF(IbexCsrWdataIntKnown, cs_registers_i.csr_wdata_int, csr_op_en)
                 |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_core.sv,1060|17): `ASSERT_KNOWN_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_INIT(IllegalParamSecure, !(SecureIbex && (RV32M == RV32MNone)))
             |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_core.sv,1446|13): `ASSERT_INIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.ibex_core:sv
		errors: 4, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_cs_registers.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_cs_registers.sv,13|24): cannot open include file 'prim_assert.sv'.
  `ASSERT(IbexCsrOpEnRequiresAccess, csr_op_en_i |-> csr_access_i)
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_cs_registers.sv,1526|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexCsrOpEnRequiresAccess, csr_op_en_i |-> csr_access_i)
         |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_cs_registers.sv,1526|9): expecting the keyword 'endmodule' [12.1(IEEE)].
	module worklib.ibex_cs_registers:sv
		errors: 2, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_csr.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_csr.sv,9|24): cannot open include file 'prim_assert.sv'.
  `ASSERT_KNOWN(IbexCSREnValid, wr_en_i)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_csr.sv,55|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN(IbexCSREnValid, wr_en_i)
               |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_csr.sv,55|15): expecting the keyword 'endmodule' [12.1(IEEE)].
	module worklib.ibex_csr:sv
		errors: 2, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_decoder.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_decoder.sv,14|24): cannot open include file 'prim_assert.sv'.
  `ASSERT(IbexRegImmAluOpKnown, (opcode == OPCODE_OP_IMM) |->
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_decoder.sv,1181|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexRegImmAluOpKnown, (opcode == OPCODE_OP_IMM) |->
         |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_decoder.sv,1181|9): expecting the keyword 'endmodule' [12.1(IEEE)].
	module worklib.ibex_decoder:sv
		errors: 2, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_fetch_fifo.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_fetch_fifo.sv,13|24): cannot open include file 'prim_assert.sv'.
  `ASSERT(IbexFetchFifoPushPopFull,
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_fetch_fifo.sv,243|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexFetchFifoPushPopFull,
         |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_fetch_fifo.sv,243|9): expecting the keyword 'endmodule' [12.1(IEEE)].
  `ASSERT(IbexFetchFifoPushFull,
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_fetch_fifo.sv,247|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.ibex_fetch_fifo:sv
		errors: 3, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_icache.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_icache.sv,11|24): cannot open include file 'prim_assert.sv'.
  `ASSERT_INIT(size_param_legal, (IC_LINE_SIZE > 32))
             |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_icache.sv,1057|13): `ASSERT_INIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_INIT(size_param_legal, (IC_LINE_SIZE > 32))
              |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_icache.sv,1057|14): expecting the keyword 'endmodule' [12.1(IEEE)].
  `ASSERT_INIT(ecc_tag_param_legal, (IC_TAG_SIZE <= 27))
             |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_icache.sv,1060|13): `ASSERT_INIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_INIT(ecc_data_param_legal, !ICacheECC || (BUS_SIZE == 32))
             |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_icache.sv,1061|13): `ASSERT_INIT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN(TagHitKnown,     lookup_valid_ic1 & tag_hit_ic1)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_icache.sv,1064|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN(TagInvalidKnown, lookup_valid_ic1 & tag_invalid_ic1)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_icache.sv,1065|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.ibex_icache:sv
		errors: 6, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,17|24): cannot open include file 'prim_assert.sv'.
`include "dv_fcov_macros.svh"
                            |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,18|28): cannot open include file 'dv_fcov_macros.svh'.
    `ASSERT(IbexImmBMuxSelValid, instr_valid_i |-> imm_b_mux_sel inside {
          |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,363|10): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT(IbexImmBMuxSelValid, instr_valid_i |-> imm_b_mux_sel inside {
           |
xmvlog: *E,INVGSC (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,363|11): 'ASSERT' is an invalid generate scope construct.
    `ASSERT(IbexImmBMuxSelValid, instr_valid_i |-> imm_b_mux_sel inside {
                               |
xmvlog: *E,EXPRPA (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,363|31): expecting a right parenthesis (')') [12.1.3.3(IEEE 2001)].
  end else begin : g_nobtalu
    |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,369|4): expecting the keyword 'endmodule' [12.1(IEEE)].
    `ASSERT(IbexImmBMuxSelValid, instr_valid_i |-> imm_b_mux_sel inside {
          |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,391|10): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(NeverDoubleBranch, branch_set & ~instr_bp_taken_i |=> ~branch_set)
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,768|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(NeverDoubleJump, jump_set & ~instr_bp_taken_i |=> ~jump_set)
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,769|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(StallIDIfMulticycle, (id_fsm_q == FIRST_CYCLE) & (id_fsm_d == MULTI_CYCLE) |-> stall_id)
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,909|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IllegalInsnStallMustBeMemStall, illegal_insn_o & stall_id |-> stall_mem &
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,920|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT(IbexExecutingSpecIfExecuting, instr_executing |-> instr_executing_spec)
          |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,991|10): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT(IbexStallIfValidInstrNotExecuting,
          |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,993|10): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT(IbexCannotRetireWithPendingExceptions,
          |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,996|10): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT(IbexStallMemNoRequest,
          |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1009|10): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT(IbexStallIfValidInstrNotExecuting,
          |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1060|10): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN_IF(IbexAluOpMuxSelKnown, alu_op_a_mux_sel, instr_valid_i)
                 |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1126|17): `ASSERT_KNOWN_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexAluAOpMuxSelValid, instr_valid_i |-> alu_op_a_mux_sel inside {
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1127|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN_IF(IbexBTAluAOpMuxSelKnown, bt_a_mux_sel, instr_valid_i)
                 |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1132|17): `ASSERT_KNOWN_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexBTAluAOpMuxSelValid, instr_valid_i |-> bt_a_mux_sel inside {
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1133|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN_IF(IbexBTAluBOpMuxSelKnown, bt_b_mux_sel, instr_valid_i)
                 |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1136|17): `ASSERT_KNOWN_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexBTAluBOpMuxSelValid, instr_valid_i |-> bt_b_mux_sel inside {
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1137|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexRegfileWdataSelValid, instr_valid_i |-> rf_wdata_sel inside {
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1142|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN(IbexWbStateKnown, id_fsm_q)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1146|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN_IF(IbexBranchDecisionValid, branch_decision_i,
                 |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1149|17): `ASSERT_KNOWN_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN_IF(IbexIdInstrKnown, instr_rdata_i,
                 |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1153|17): `ASSERT_KNOWN_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN_IF(IbexIdInstrALUKnown, instr_rdata_alu_i,
                 |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1157|17): `ASSERT_KNOWN_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexMulticycleEnableUnique,
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1161|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexDuplicateInstrMatch, instr_valid_i |-> instr_rdata_i === instr_rdata_alu_i)
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_id_stage.sv,1167|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.ibex_id_stage:sv
		errors: 27, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,13|24): cannot open include file 'prim_assert.sv'.
    `ASSERT(NoPredictSkid, instr_skid_valid_q |-> ~predict_branch_taken)
          |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,526|10): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT(NoPredictSkid, instr_skid_valid_q |-> ~predict_branch_taken)
           |
xmvlog: *E,INVGSC (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,526|11): 'ASSERT' is an invalid generate scope construct.
    `ASSERT(NoPredictSkid, instr_skid_valid_q |-> ~predict_branch_taken)
                         |
xmvlog: *E,EXPRPA (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,526|25): expecting a right parenthesis (')') [12.1.3.3(IEEE 2001)].
    `ASSERT(NoPredictIllegal, predict_branch_taken |-> ~illegal_c_insn)
          |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,527|10): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT(NoPredictIllegal, predict_branch_taken |-> ~illegal_c_insn)
           |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,527|11): expecting the keyword 'endmodule' [12.1(IEEE)].
  `ASSERT_KNOWN(IbexExcPcMuxKnown, exc_pc_mux_i)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,546|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT_IF(IbexPcMuxValid, pc_mux_internal inside {
             |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,549|13): `ASSERT_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT_IF(IbexPcMuxValid, pc_mux_internal inside {
             |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,637|13): `ASSERT_IF: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexBootAddrUnaligned, boot_addr_i[7:0] == 8'h00)
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,647|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexInstrAddrUnknown, instr_req_o |-> !$isunknown(instr_addr_o))
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,650|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexInstrAddrUnaligned, instr_req_o |-> (instr_addr_o[1:0] == 2'b00))
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_if_stage.sv,653|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.ibex_if_stage:sv
		errors: 11, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv,14|24): cannot open include file 'prim_assert.sv'.
`include "dv_fcov_macros.svh"
                            |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv,15|28): cannot open include file 'dv_fcov_macros.svh'.
  `ASSERT(IbexDataTypeKnown, (lsu_req_i | busy_o) |-> !$isunknown(lsu_type_i))
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv,510|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexDataTypeKnown, (lsu_req_i | busy_o) |-> !$isunknown(lsu_type_i))
         |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv,510|9): expecting the keyword 'endmodule' [12.1(IEEE)].
  `ASSERT(IbexDataOffsetKnown, (lsu_req_i | busy_o) |-> !$isunknown(data_offset))
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv,511|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN(IbexRDataOffsetQKnown, rdata_offset_q)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv,512|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN(IbexDataTypeQKnown, data_type_q)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv,513|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexLsuStateValid, ls_fsm_cs inside {
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv,514|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexDataAddrUnknown, data_req_o |-> !$isunknown(data_addr_o))
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv,519|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexDataAddrUnaligned, data_req_o |-> (data_addr_o[1:0] == 2'b00))
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_load_store_unit.sv,522|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.ibex_load_store_unit:sv
		errors: 8, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_fast.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_fast.sv,15|24): cannot open include file 'prim_assert.sv'.
  `ASSERT_KNOWN(DivEnKnown, div_en_internal)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_fast.sv,114|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN(DivEnKnown, div_en_internal)
               |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_fast.sv,114|15): expecting the keyword 'endmodule' [12.1(IEEE)].
  `ASSERT_KNOWN(MultEnKnown, mult_en_internal)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_fast.sv,115|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN(MultDivEnKnown, multdiv_en)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_fast.sv,116|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT_KNOWN(IbexMultStateKnown, mult_state_q)
                |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_fast.sv,255|16): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
    `ASSERT_KNOWN(IbexMultStateKnown, mult_state_q)
                |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_fast.sv,373|16): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexMultDivStateValid, md_state_q inside {
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_fast.sv,522|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.ibex_multdiv_fast:sv
		errors: 7, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_slow.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_slow.sv,12|24): cannot open include file 'prim_assert.sv'.
  `ASSERT(IbexMultDivStateValid, md_state_q inside {
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_slow.sv,364|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(IbexMultDivStateValid, md_state_q inside {
         |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_multdiv_slow.sv,364|9): expecting the keyword 'endmodule' [12.1(IEEE)].
	module worklib.ibex_multdiv_slow:sv
		errors: 2, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_top.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_top.sv,10|24): cannot open include file 'prim_assert.sv'.
  `ASSERT_KNOWN(IbexAlertMinorX, alert_minor_o)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_top.sv,787|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT_KNOWN(IbexAlertMinorX, alert_minor_o)
               |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_top.sv,787|15): expecting the keyword 'endmodule' [12.1(IEEE)].
  `ASSERT_KNOWN(IbexAlertMajorX, alert_major_o)
              |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_top.sv,788|14): `ASSERT_KNOWN: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
	module worklib.ibex_top:sv
		errors: 3, warnings: 0
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_tracer.sv
      $value$plusargs("ibex_tracer_file_base=%s", file_name_base);
                    |
xmvlog: *W,NOSYST (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_tracer.sv,115|20): System function '$value$plusargs' invoked as a task. Return value will be ignored.
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_wb_stage.sv
`include "prim_assert.sv"
                        |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_wb_stage.sv,14|24): cannot open include file 'prim_assert.sv'.
`include "dv_fcov_macros.svh"
                            |
xmvlog: *E,COFILX (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_wb_stage.sv,15|28): cannot open include file 'dv_fcov_macros.svh'.
  `ASSERT(RFWriteFromOneSourceOnly, $onehot0(rf_wdata_wb_mux_we))
        |
xmvlog: *E,NOTDIR (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_wb_stage.sv,178|8): `ASSERT: not a recognized directive or macro [2.7.3][16.3.1][16(IEEE)].
  `ASSERT(RFWriteFromOneSourceOnly, $onehot0(rf_wdata_wb_mux_we))
         |
xmvlog: *E,EXPENM (/home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/rtl/ibex_wb_stage.sv,178|9): expecting the keyword 'endmodule' [12.1(IEEE)].
	module worklib.ibex_wb_stage:sv
		errors: 2, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
xmverilog: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	xmverilog	21.03-s007: Exiting on Nov 26, 2022 at 23:02:38 CST  (total: 00:00:00)
