# é©—è­‰ç­–ç•¥èˆ‡æ¸¬è©¦è¦†è“‹ç‡æ–‡ä»¶

> ğŸ’¡ **åˆå­¸è€…æç¤º**ï¼šå¦‚æœæ‚¨æ˜¯ç¬¬ä¸€æ¬¡é€²è¡Œ IC é©—è­‰ï¼Œå»ºè­°å…ˆé–±è®€ [GTKWave èˆ‡ Testbench ä½¿ç”¨æŒ‡å—](02_gtkwave_testbench_guide.md) äº†è§£åŸºæœ¬æ¦‚å¿µå’Œå·¥å…·ä½¿ç”¨ã€‚

## ç›®éŒ„

1. [é©—è­‰ç¸½è¦½](#1-é©—è­‰ç¸½è¦½)
2. [é©—è­‰è¨ˆç•«](#2-é©—è­‰è¨ˆç•«)
3. [å–®å…ƒæ¸¬è©¦ç­–ç•¥](#3-å–®å…ƒæ¸¬è©¦ç­–ç•¥)
4. [æ•´åˆæ¸¬è©¦å ´æ™¯](#4-æ•´åˆæ¸¬è©¦å ´æ™¯)
5. [è¦†è“‹ç‡ç›®æ¨™èˆ‡æ–¹æ³•](#5-è¦†è“‹ç‡ç›®æ¨™èˆ‡æ–¹æ³•)
6. [å½¢å¼é©—è­‰](#6-å½¢å¼é©—è­‰)
7. [å›æ­¸æ¸¬è©¦ç­–ç•¥](#7-å›æ­¸æ¸¬è©¦ç­–ç•¥)
8. [æ€§èƒ½é©—è­‰](#8-æ€§èƒ½é©—è­‰)
9. [é©—è­‰ç’°å¢ƒæ¶æ§‹](#9-é©—è­‰ç’°å¢ƒæ¶æ§‹)
10. [çµæœåˆ†æèˆ‡å ±å‘Š](#10-çµæœåˆ†æèˆ‡å ±å‘Š)

## 1. é©—è­‰ç¸½è¦½

### 1.1 é©—è­‰ç›®æ¨™

```
ä¸»è¦ç›®æ¨™ï¼š
1. åŠŸèƒ½æ­£ç¢ºæ€§ï¼š100% è¦æ ¼ç¬¦åˆ
2. ä»£ç¢¼è¦†è“‹ç‡ï¼š> 95%
3. åŠŸèƒ½è¦†è“‹ç‡ï¼š> 98%
4. æ–·è¨€è¦†è“‹ç‡ï¼š100%
5. é›¶é—œéµéŒ¯èª¤ (Critical Bugs)
```

### 1.2 é©—è­‰å±¤æ¬¡

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         System Level Tests          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚      Integration Tests              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚        Module Tests                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚         Unit Tests                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 1.3 é©—è­‰æ–¹æ³•è«–

- **æ¨¡æ“¬é©—è­‰**ï¼šåŠŸèƒ½èˆ‡æ™‚åºé©—è­‰
- **å½¢å¼é©—è­‰**ï¼šå±¬æ€§æª¢æŸ¥èˆ‡ç­‰åƒ¹æ€§é©—è­‰
- **ç¡¬é«”ä»¿çœŸ**ï¼šFPGA åŸå‹é©—è­‰
- **éœæ…‹åˆ†æ**ï¼šLint èˆ‡ CDC æª¢æŸ¥

## 2. é©—è­‰è¨ˆç•«

### 2.1 é©—è­‰çŸ©é™£

| åŠŸèƒ½é …ç›® | å–®å…ƒæ¸¬è©¦ | æ•´åˆæ¸¬è©¦ | ç³»çµ±æ¸¬è©¦ | å½¢å¼é©—è­‰ | å„ªå…ˆç´š |
|---------|---------|---------|---------|---------|--------|
| ADC ä»‹é¢ | âœ“ | âœ“ | âœ“ | âœ“ | é«˜ |
| PID æ§åˆ¶ | âœ“ | âœ“ | âœ“ | âœ“ | é«˜ |
| PWM ç”¢ç”Ÿ | âœ“ | âœ“ | âœ“ | - | é«˜ |
| ç‹€æ…‹æ©Ÿ | âœ“ | âœ“ | âœ“ | âœ“ | é«˜ |
| é¡¯ç¤ºæ§åˆ¶ | âœ“ | âœ“ | âœ“ | - | ä¸­ |
| è¨ˆæ™‚å™¨ | âœ“ | âœ“ | âœ“ | - | ä¸­ |
| ä½¿ç”¨è€…ä»‹é¢ | âœ“ | âœ“ | âœ“ | - | ä¸­ |
| éŒ¯èª¤è™•ç† | âœ“ | âœ“ | âœ“ | âœ“ | é«˜ |

### 2.2 æ¸¬è©¦é€²åº¦è¿½è¹¤

```python
# æ¸¬è©¦é€²åº¦å®šç¾©
test_phases = {
    "Phase 1": {
        "duration": "2 weeks",
        "focus": "Unit tests for all modules",
        "target_coverage": "80%"
    },
    "Phase 2": {
        "duration": "2 weeks", 
        "focus": "Integration tests",
        "target_coverage": "90%"
    },
    "Phase 3": {
        "duration": "1 week",
        "focus": "System tests & corner cases",
        "target_coverage": "95%"
    },
    "Phase 4": {
        "duration": "1 week",
        "focus": "Regression & sign-off",
        "target_coverage": ">95%"
    }
}
```

## 3. å–®å…ƒæ¸¬è©¦ç­–ç•¥

### 3.1 ADC SPI ä»‹é¢æ¸¬è©¦

```verilog
// ADC SPI ä»‹é¢æ¸¬è©¦å¹³å°
module adc_spi_tb;
    // æ™‚è„ˆç”¢ç”Ÿ
    reg clk = 0;
    always #50 clk = ~clk;  // 10MHz
    
    // DUT å¯¦ä¾‹åŒ–
    reg rst_n;
    reg start_conversion;
    reg [2:0] channel_select;
    wire conversion_done;
    wire [11:0] adc_data;
    wire mosi, sclk, cs_n;
    reg miso;
    
    adc_spi_interface DUT (.*);
    
    // ADC æ¨¡å‹
    reg [11:0] adc_model_data;
    always @(negedge sclk) begin
        if (!cs_n) begin
            // æ¨¡æ“¬ ADC éŸ¿æ‡‰
            miso <= adc_model_data[11];
            adc_model_data <= {adc_model_data[10:0], 1'b0};
        end
    end
    
    // æ¸¬è©¦æ¡ˆä¾‹
    initial begin
        // æ¸¬è©¦ 1: åŸºæœ¬è½‰æ›
        test_basic_conversion();
        
        // æ¸¬è©¦ 2: æ‰€æœ‰é€šé“æƒæ
        test_channel_scan();
        
        // æ¸¬è©¦ 3: é€£çºŒè½‰æ›
        test_continuous_conversion();
        
        // æ¸¬è©¦ 4: éŒ¯èª¤æ³¨å…¥
        test_error_injection();
        
        // æ¸¬è©¦ 5: æ™‚åºé‚Šç•Œ
        test_timing_boundaries();
        
        $finish;
    end
    
    // æ¸¬è©¦ä»»å‹™å®šç¾©
    task test_basic_conversion;
        begin
            $display("Test: Basic Conversion");
            adc_model_data = 12'h555;  // æ¸¬è©¦æ•¸æ“š
            
            @(posedge clk);
            start_conversion = 1'b1;
            channel_select = 3'b000;
            
            @(posedge clk);
            start_conversion = 1'b0;
            
            // ç­‰å¾…è½‰æ›å®Œæˆ
            @(posedge conversion_done);
            
            // æª¢æŸ¥çµæœ
            if (adc_data == 12'h555)
                $display("PASS: Data match");
            else
                $display("FAIL: Expected %h, got %h", 12'h555, adc_data);
        end
    endtask
    
    // è¦†è“‹ç‡æ”¶é›†
    covergroup adc_coverage @(posedge clk);
        channel_cp: coverpoint channel_select {
            bins channels[] = {[0:7]};
        }
        
        data_cp: coverpoint adc_data {
            bins zero = {0};
            bins low = {[1:1023]};
            bins mid = {[1024:3071]};
            bins high = {[3072:4094]};
            bins max = {4095};
        }
        
        cross_cp: cross channel_cp, data_cp;
    endgroup
    
    adc_coverage adc_cov = new();
endmodule
```

### 3.2 PID æ§åˆ¶å™¨æ¸¬è©¦

```verilog
module pid_controller_tb;
    // æ¸¬è©¦ç’°å¢ƒè¨­ç½®
    real temperature_actual = 5.0;
    real temperature_setpoint = 2.0;
    real kp_real = 2.0;
    real ki_real = 0.1;
    real kd_real = 0.05;
    
    // è½‰æ›å‡½æ•¸
    function [15:0] real_to_q8_8(input real value);
        real_to_q8_8 = $rtoi(value * 256);
    endfunction
    
    function real q8_8_to_real(input [15:0] value);
        q8_8_to_real = $itor($signed(value)) / 256.0;
    endfunction
    
    // DUT é€£æ¥
    reg clk = 0;
    reg rst_n;
    reg enable;
    reg signed [15:0] setpoint, feedback;
    reg signed [15:0] kp, ki, kd;
    wire signed [15:0] pid_output;
    
    pid_controller DUT (.*);
    
    // æ™‚è„ˆç”¢ç”Ÿ
    always #50 clk = ~clk;
    
    // æ¸¬è©¦å ´æ™¯
    initial begin
        // åˆå§‹åŒ–
        rst_n = 0;
        enable = 0;
        setpoint = real_to_q8_8(temperature_setpoint);
        feedback = real_to_q8_8(temperature_actual);
        kp = real_to_q8_8(kp_real);
        ki = real_to_q8_8(ki_real);
        kd = real_to_q8_8(kd_real);
        
        #200 rst_n = 1;
        #100 enable = 1;
        
        // æ¸¬è©¦ 1: éšèºéŸ¿æ‡‰
        test_step_response();
        
        // æ¸¬è©¦ 2: ç©©æ…‹èª¤å·®
        test_steady_state_error();
        
        // æ¸¬è©¦ 3: æŠ—ç©åˆ†é£½å’Œ
        test_anti_windup();
        
        // æ¸¬è©¦ 4: åƒæ•¸è®ŠåŒ–
        test_parameter_change();
        
        // æ¸¬è©¦ 5: é‚Šç•Œæ¢ä»¶
        test_boundary_conditions();
    end
    
    // éšèºéŸ¿æ‡‰æ¸¬è©¦
    task test_step_response;
        integer i;
        real output_real;
        real error_prev = 0;
        real settling_time;
        begin
            $display("\n=== Step Response Test ===");
            
            // è¨˜éŒ„éŸ¿æ‡‰
            for (i = 0; i < 1000; i = i + 1) begin
                @(posedge clk);
                output_real = q8_8_to_real(pid_output);
                
                // æ¨¡æ“¬ç³»çµ±éŸ¿æ‡‰
                temperature_actual = temperature_actual + output_real * 0.01;
                feedback = real_to_q8_8(temperature_actual);
                
                if (i % 10 == 0) begin
                    $display("Time: %d, Temp: %.2f, Output: %.2f", 
                             i, temperature_actual, output_real);
                end
                
                // æª¢æŸ¥æ”¶æ–‚
                if ($abs(temperature_actual - temperature_setpoint) < 0.1) begin
                    settling_time = i * 0.1;  // å‡è¨­ 100ns per cycle
                    $display("Settling time: %.1f seconds", settling_time);
                    break;
                end
            end
        end
    endtask
    
    // è¦†è“‹ç‡å®šç¾©
    covergroup pid_coverage @(posedge clk);
        // èª¤å·®è¦†è“‹
        error_cp: coverpoint (setpoint - feedback) {
            bins neg_large = {[$:-1000]};
            bins neg_small = {[-999:-1]};
            bins zero = {0};
            bins pos_small = {[1:999]};
            bins pos_large = {[1000:$]};
        }
        
        // è¼¸å‡ºè¦†è“‹
        output_cp: coverpoint pid_output {
            bins neg_sat = {16'h8000};
            bins neg_normal = {[16'h8001:16'hFF00]};
            bins zero_region = {[16'hFF01:16'h00FF]};
            bins pos_normal = {[16'h0100:16'h7FFE]};
            bins pos_sat = {16'h7FFF};
        }
        
        // åƒæ•¸è¦†è“‹
        kp_cp: coverpoint kp {
            bins low = {[0:255]};      // 0-1.0
            bins medium = {[256:767]};  // 1.0-3.0
            bins high = {[768:$]};      // >3.0
        }
    endgroup
    
    pid_coverage pid_cov = new();
endmodule
```

### 3.3 PWM ç”¢ç”Ÿå™¨æ¸¬è©¦

```verilog
module pwm_generator_tb;
    // æ¸¬è©¦åƒæ•¸
    parameter CLK_FREQ = 10_000_000;
    parameter PWM_FREQ = 1_000;
    parameter PWM_PERIOD = CLK_FREQ / PWM_FREQ;
    
    // DUT ä»‹é¢
    reg clk = 0;
    reg rst_n;
    reg enable;
    reg [9:0] duty_cycle;
    reg soft_start_en;
    wire pwm_out;
    
    pwm_generator DUT (.*);
    
    // æ™‚è„ˆ
    always #50 clk = ~clk;
    
    // PWM æ¸¬é‡
    integer high_time, low_time, period;
    real measured_duty;
    
    task measure_pwm;
        begin
            // ç­‰å¾…ä¸Šå‡é‚Šç·£
            @(posedge pwm_out);
            high_time = 0;
            
            // æ¸¬é‡é«˜é›»å¹³æ™‚é–“
            while (pwm_out) begin
                @(posedge clk);
                high_time = high_time + 1;
            end
            
            // æ¸¬é‡ä½é›»å¹³æ™‚é–“
            low_time = 0;
            while (!pwm_out && low_time < PWM_PERIOD) begin
                @(posedge clk);
                low_time = low_time + 1;
            end
            
            period = high_time + low_time;
            measured_duty = (real'(high_time) / real'(period)) * 100.0;
            
            $display("Duty cycle: Set=%d/1024 (%.1f%%), Measured=%.1f%%", 
                     duty_cycle, (real'(duty_cycle)/1024.0)*100.0, measured_duty);
        end
    endtask
    
    // æ¸¬è©¦æ¡ˆä¾‹
    initial begin
        // åˆå§‹åŒ–
        rst_n = 0;
        enable = 0;
        duty_cycle = 0;
        soft_start_en = 0;
        
        #200 rst_n = 1;
        
        // æ¸¬è©¦ 1: å„ç¨®ä½”ç©ºæ¯”
        test_duty_cycles();
        
        // æ¸¬è©¦ 2: è»Ÿå•Ÿå‹•
        test_soft_start();
        
        // æ¸¬è©¦ 3: å‹•æ…‹è®ŠåŒ–
        test_dynamic_change();
        
        // æ¸¬è©¦ 4: é‚Šç•Œæ¢ä»¶
        test_boundaries();
        
        $finish;
    end
    
    // ä½”ç©ºæ¯”æ¸¬è©¦
    task test_duty_cycles;
        integer i;
        begin
            $display("\n=== Duty Cycle Test ===");
            enable = 1;
            
            for (i = 0; i <= 1024; i = i + 128) begin
                duty_cycle = i[9:0];
                repeat(3) measure_pwm();  // æ¸¬é‡3å€‹é€±æœŸ
            end
        end
    endtask
    
    // æ–·è¨€æª¢æŸ¥
    // æª¢æŸ¥ PWM é »ç‡
    property pwm_frequency_check;
        @(posedge clk) disable iff (!rst_n || !enable)
        $rose(pwm_out) |-> ##[PWM_PERIOD-10:PWM_PERIOD+10] $rose(pwm_out);
    endproperty
    assert property (pwm_frequency_check) else
        $error("PWM frequency violation");
    
    // æª¢æŸ¥ä½”ç©ºæ¯”ç¯„åœ
    property duty_cycle_range;
        @(posedge clk) disable iff (!rst_n)
        duty_cycle <= 1024;
    endproperty
    assert property (duty_cycle_range);
endmodule
```

## 4. æ•´åˆæ¸¬è©¦å ´æ™¯

### 4.1 æº«åº¦æ§åˆ¶è¿´è·¯æ¸¬è©¦

```verilog
module temp_control_integration_tb;
    // ç³»çµ±åƒæ•¸
    parameter real AMBIENT_TEMP = 25.0;
    parameter real COOLING_RATE = 0.5;  // Â°C/ç§’ at 100% PWM
    parameter real HEAT_LEAK_RATE = 0.1;  // Â°C/ç§’
    
    // ç³»çµ±æ¨¡å‹
    real fridge_temp = 10.0;
    real compressor_power = 0.0;
    
    // DUT ä»‹é¢
    reg clk = 0;
    reg rst_n;
    // ... å…¶ä»–ä¿¡è™Ÿ
    
    temp_ctrl_top DUT (.*);
    
    // æº«åº¦æ¨¡å‹
    always @(posedge clk) begin
        if (rst_n) begin
            // è¨ˆç®—æº«åº¦è®ŠåŒ–
            real cooling_effect = compressor_power * COOLING_RATE * 0.0001;
            real heating_effect = (AMBIENT_TEMP - fridge_temp) * HEAT_LEAK_RATE * 0.0001;
            
            fridge_temp = fridge_temp - cooling_effect + heating_effect;
            
            // æ›´æ–° ADC æ¨¡æ“¬å€¼
            update_adc_value(fridge_temp);
        end
    end
    
    // æ¸¬è©¦å ´æ™¯
    initial begin
        // å ´æ™¯ 1: å†·å»åˆ°è¨­å®šæº«åº¦
        test_cooling_to_setpoint();
        
        // å ´æ™¯ 2: é–€é–‹å•Ÿå¹²æ“¾
        test_door_disturbance();
        
        // å ´æ™¯ 3: é™¤éœœé€±æœŸ
        test_defrost_cycle();
        
        // å ´æ™¯ 4: é›»æºæ•…éšœæ¢å¾©
        test_power_failure_recovery();
        
        // å ´æ™¯ 5: æ¥µç«¯æº«åº¦
        test_extreme_temperatures();
    end
    
    // å†·å»æ¸¬è©¦
    task test_cooling_to_setpoint;
        begin
            $display("\n=== Cooling to Setpoint Test ===");
            
            // è¨­å®šç›®æ¨™æº«åº¦
            set_temperature(2.0);
            
            // ç›£æ§å†·å»éç¨‹
            fork
                begin
                    while (fridge_temp > 2.5) begin
                        @(posedge clk);
                        if ($time % 1_000_000 == 0) begin  // æ¯ç§’å ±å‘Š
                            $display("Time: %0t, Temp: %.1fÂ°C, PWM: %d%%", 
                                     $time, fridge_temp, compressor_power);
                        end
                    end
                    $display("Target temperature reached!");
                end
                
                begin
                    // è¶…æ™‚æª¢æŸ¥
                    #(300_000_000);  // 300ç§’è¶…æ™‚
                    $display("ERROR: Cooling timeout!");
                    $finish;
                end
            join_any
            disable fork;
        end
    endtask
endmodule
```

### 4.2 ç³»çµ±ç‹€æ…‹è½‰æ›æ¸¬è©¦

```verilog
module system_state_test;
    // ç‹€æ…‹è½‰æ›è¦†è“‹
    typedef enum {
        IDLE, NORMAL, DEFROST, DOOR_OPEN, ALARM
    } state_t;
    
    // è½‰æ›çŸ©é™£
    bit [4:0][4:0] transition_matrix;
    
    // è¨˜éŒ„ç‹€æ…‹è½‰æ›
    always @(posedge clk) begin
        if (state != state_prev) begin
            transition_matrix[state_prev][state] = 1'b1;
            $display("State transition: %s -> %s", 
                     state_prev.name(), state.name());
        end
    end
    
    // æª¢æŸ¥æ‰€æœ‰åˆæ³•è½‰æ›
    task check_all_transitions;
        begin
            // å®šç¾©åˆæ³•è½‰æ›
            bit [4:0][4:0] legal_transitions = '{
                '{0,1,0,0,0},  // IDLE -> NORMAL
                '{0,0,1,1,1},  // NORMAL -> DEFROST/DOOR/ALARM
                '{0,1,0,0,0},  // DEFROST -> NORMAL
                '{0,1,0,0,1},  // DOOR -> NORMAL/ALARM
                '{1,1,0,0,0}   // ALARM -> IDLE/NORMAL
            };
            
            // æª¢æŸ¥è¦†è“‹
            for (int i = 0; i < 5; i++) begin
                for (int j = 0; j < 5; j++) begin
                    if (legal_transitions[i][j] && !transition_matrix[i][j]) begin
                        $display("Missing transition: %s -> %s", 
                                state_t'(i).name(), state_t'(j).name());
                    end
                end
            end
        end
    endtask
endmodule
```

## 5. è¦†è“‹ç‡ç›®æ¨™èˆ‡æ–¹æ³•

### 5.1 ä»£ç¢¼è¦†è“‹ç‡

```systemverilog
// è¦†è“‹ç‡ç›®æ¨™
class coverage_goals;
    // è¡Œè¦†è“‹ç‡
    real line_coverage_target = 95.0;
    real line_coverage_achieved;
    
    // åˆ†æ”¯è¦†è“‹ç‡
    real branch_coverage_target = 90.0;
    real branch_coverage_achieved;
    
    // æ¢ä»¶è¦†è“‹ç‡
    real condition_coverage_target = 85.0;
    real condition_coverage_achieved;
    
    // FSM è¦†è“‹ç‡
    real fsm_coverage_target = 100.0;
    real fsm_coverage_achieved;
    
    // æª¢æŸ¥æ˜¯å¦é”æ¨™
    function bit check_goals();
        return (line_coverage_achieved >= line_coverage_target) &&
               (branch_coverage_achieved >= branch_coverage_target) &&
               (condition_coverage_achieved >= condition_coverage_target) &&
               (fsm_coverage_achieved >= fsm_coverage_target);
    endfunction
endclass
```

### 5.2 åŠŸèƒ½è¦†è“‹ç‡å®šç¾©

```systemverilog
// ç³»çµ±ç´šåŠŸèƒ½è¦†è“‹
covergroup system_functional_coverage @(posedge clk);
    // æº«åº¦ç¯„åœè¦†è“‹
    temperature_cp: coverpoint current_temperature {
        bins extreme_cold = {[$:-20]};
        bins cold = {[-19:-10]};
        bins normal = {[-9:5]};
        bins warm = {[6:10]};
        bins extreme_warm = {[11:$]};
    }
    
    // è¨­å®šé»è¦†è“‹
    setpoint_cp: coverpoint temperature_setpoint {
        bins low = {[-20:-15]};
        bins medium = {[-14:-5]};
        bins high = {[-4:10]};
    }
    
    // éŒ¯èª¤ç‹€æ…‹è¦†è“‹
    error_cp: coverpoint error_code {
        bins no_error = {0};
        bins sensor_fault = {1};
        bins over_temp = {2};
        bins under_temp = {3};
        bins door_alarm = {4};
        bins compressor_fault = {5};
    }
    
    // äº¤å‰è¦†è“‹
    temp_x_state: cross temperature_cp, current_state;
    error_x_state: cross error_cp, current_state;
endgroup
```

### 5.3 è¦†è“‹ç‡æ”¶é›†ç­–ç•¥

```verilog
// è¦†è“‹ç‡æ”¶é›†å™¨
module coverage_collector;
    // å¯¦ä¾‹åŒ–æ‰€æœ‰è¦†è“‹çµ„
    system_functional_coverage sys_cov = new();
    
    // è¦†è“‹ç‡å ±å‘Š
    final begin
        $display("\n=== Coverage Report ===");
        $display("System Coverage: %.2f%%", sys_cov.get_coverage());
        
        // è©³ç´°å ±å‘Š
        foreach (sys_cov.temperature_cp.bins[i]) begin
            $display("Temperature bin %s: %d hits", 
                     i.name(), i.count());
        end
    end
    
    // è¦†è“‹ç‡æ–·è¨€
    property coverage_target_met;
        @(posedge clk)
        $coverage() >= 95.0;
    endproperty
    
    final begin
        assert property (coverage_target_met) else
            $error("Coverage target not met: %.2f%%", $coverage());
    end
endmodule
```

## 6. å½¢å¼é©—è­‰

### 6.1 å±¬æ€§å®šç¾©

```systemverilog
// å®‰å…¨å±¬æ€§
module safety_properties;
    // å±¬æ€§ 1: æº«åº¦æ°¸ä¸è¶…éå®‰å…¨ç¯„åœ
    property temperature_safety;
        @(posedge clk) disable iff (!rst_n)
        (current_temperature > -25) && (current_temperature < 15);
    endproperty
    assert property (temperature_safety) else
        $error("Temperature out of safe range!");
    
    // å±¬æ€§ 2: å£“ç¸®æ©Ÿæœ€å°é–‹/é—œæ™‚é–“
    property compressor_min_time;
        @(posedge clk) disable iff (!rst_n)
        $rose(compressor_pwm) |-> 
            compressor_pwm[*180_000_000];  // 3åˆ†é˜ = 180ç§’
    endproperty
    assert property (compressor_min_time);
    
    // å±¬æ€§ 3: ç‹€æ…‹æ©Ÿç„¡æ­»é–
    property no_deadlock;
        @(posedge clk) disable iff (!rst_n)
        (state == IDLE) |-> ##[1:1000] (state != IDLE);
    endproperty
    assert property (no_deadlock);
endmodule
```

### 6.2 ç­‰åƒ¹æ€§æª¢æŸ¥

```tcl
# Formality script for equivalence checking
set_app_var synopsys_auto_setup true

# Read golden RTL
read_verilog -golden rtl/temp_ctrl_top.v
read_verilog -golden rtl/pid_controller.v
# ... other modules

# Read revised netlist
read_verilog -revised synthesis/temp_ctrl_top_synth.v

# Match compare points
match

# Verify
verify

# Report results
report_failing_points
report_passing_points
report_unmatched_points
```

### 6.3 æ¨¡å‹æª¢æŸ¥

```
// Symbolic model checking properties
MODULE main
    VAR
        state : {IDLE, NORMAL, DEFROST, DOOR_OPEN, ALARM};
        temperature : -20..15;
        door_open : boolean;
        
    ASSIGN
        init(state) := IDLE;
        
        next(state) := case
            state = IDLE & init_done : NORMAL;
            state = NORMAL & door_open : DOOR_OPEN;
            state = NORMAL & defrost_time : DEFROST;
            state = DOOR_OPEN & !door_open : NORMAL;
            TRUE : state;
        esac;
        
    -- æ´»æ€§å±¬æ€§ï¼šç³»çµ±æœ€çµ‚æœƒé”åˆ°æ­£å¸¸ç‹€æ…‹
    LTLSPEC G (state = IDLE -> F (state = NORMAL))
    
    -- å®‰å…¨å±¬æ€§ï¼šä¸æœƒåŒæ™‚é™¤éœœå’Œè£½å†·
    LTLSPEC G !(defrost_heater & compressor_on)
```

## 7. å›æ­¸æ¸¬è©¦ç­–ç•¥

### 7.1 æ¸¬è©¦å¥—ä»¶çµ„ç¹”

```makefile
# Makefile for regression tests
TESTS = unit_tests integration_tests system_tests corner_tests

.PHONY: all $(TESTS)

all: $(TESTS)
	@echo "All tests completed"
	@$(MAKE) coverage_report

unit_tests:
	@echo "Running unit tests..."
	vsim -c -do "run_unit_tests.do"

integration_tests: unit_tests
	@echo "Running integration tests..."
	vsim -c -do "run_integration_tests.do"

system_tests: integration_tests
	@echo "Running system tests..."
	vsim -c -do "run_system_tests.do"

corner_tests:
	@echo "Running corner case tests..."
	vsim -c -do "run_corner_tests.do"

coverage_report:
	@echo "Generating coverage report..."
	vcover merge coverage.ucdb unit_cov.ucdb int_cov.ucdb sys_cov.ucdb
	vcover report -html coverage.ucdb
```

### 7.2 æŒçºŒæ•´åˆè¨­ç½®

```yaml
# .gitlab-ci.yml
stages:
  - lint
  - compile
  - test
  - coverage
  - report

lint_check:
  stage: lint
  script:
    - verilator --lint-only rtl/*.v
    - slang --lint-only rtl/*.sv

compile_rtl:
  stage: compile
  script:
    - vlog -work work rtl/*.v
    - vlog -work work testbench/*.sv

run_regression:
  stage: test
  script:
    - make -f regression.mk all
  artifacts:
    paths:
      - logs/
      - coverage/

coverage_analysis:
  stage: coverage
  script:
    - vcover merge total.ucdb coverage/*.ucdb
    - vcover report -html total.ucdb
  coverage: '/Total Coverage: (\d+\.\d+)%/'
```

### 7.3 æ¸¬è©¦é¸æ“‡ç­–ç•¥

```python
# æ™ºèƒ½æ¸¬è©¦é¸æ“‡è…³æœ¬
import json
import subprocess

class SmartTestSelector:
    def __init__(self, change_list):
        self.changes = change_list
        self.test_map = self.load_test_mapping()
    
    def load_test_mapping(self):
        with open('test_mapping.json', 'r') as f:
            return json.load(f)
    
    def select_tests(self):
        selected_tests = set()
        
        for file in self.changes:
            module = self.extract_module(file)
            if module in self.test_map:
                selected_tests.update(self.test_map[module])
        
        # ç¸½æ˜¯é‹è¡Œé—œéµæ¸¬è©¦
        selected_tests.update(self.test_map['critical'])
        
        return list(selected_tests)
    
    def run_selected_tests(self, tests):
        for test in tests:
            print(f"Running {test}...")
            result = subprocess.run(['make', f'run_{test}'])
            if result.returncode != 0:
                print(f"Test {test} failed!")
                return False
        return True
```

## 8. æ€§èƒ½é©—è­‰

### 8.1 æ™‚åºæ€§èƒ½æ¸¬è©¦

```verilog
module timing_performance_tb;
    // æ¸¬é‡é—œéµè·¯å¾‘å»¶é²
    time start_time, end_time;
    real path_delay;
    
    // æ¸¬è©¦ä¸åŒé »ç‡
    task test_frequency_sweep;
        real test_freq;
        integer errors;
        begin
            for (test_freq = 1e6; test_freq <= 20e6; test_freq += 1e6) begin
                errors = 0;
                set_clock_frequency(test_freq);
                
                // é‹è¡Œæ¸¬è©¦å‘é‡
                repeat(1000) begin
                    apply_random_vectors();
                    if (check_outputs() == 0) errors++;
                end
                
                $display("Frequency: %.1f MHz, Errors: %d", 
                         test_freq/1e6, errors);
                
                if (errors > 0) begin
                    $display("Maximum frequency: %.1f MHz", 
                             (test_freq-1e6)/1e6);
                    break;
                end
            end
        end
    endtask
endmodule
```

### 8.2 åŠŸè€—æ€§èƒ½æ¸¬è©¦

```verilog
module power_performance_tb;
    // åŠŸè€—ç›£æ§
    real total_power, dynamic_power, leakage_power;
    
    // æ´»å‹•å› å­æ¸¬é‡
    integer toggle_count [string];
    
    always @(posedge clk) begin
        // è¨˜éŒ„ä¿¡è™Ÿåˆ‡æ›
        foreach (DUT.signal[i]) begin
            if (DUT.signal[i] !== DUT.signal_prev[i])
                toggle_count[i]++;
        end
    end
    
    // åŠŸè€—åˆ†æ
    task analyze_power;
        real activity_factor;
        begin
            // è¨ˆç®—æ´»å‹•å› å­
            activity_factor = real'(toggle_count.sum()) / 
                              (simulation_cycles * signal_count);
            
            // ä¼°ç®—åŠŸè€—
            dynamic_power = CAPACITANCE * VDD * VDD * 
                           FREQUENCY * activity_factor;
            
            $display("Activity Factor: %.3f", activity_factor);
            $display("Dynamic Power: %.2f mW", dynamic_power * 1000);
        end
    endtask
endmodule
```

## 9. é©—è­‰ç’°å¢ƒæ¶æ§‹

### 9.1 UVM æ¸¬è©¦å¹³å°æ¶æ§‹

```systemverilog
// UVM åŸºç¤æ¸¬è©¦å¹³å°
class temp_ctrl_env extends uvm_env;
    `uvm_component_utils(temp_ctrl_env)
    
    // çµ„ä»¶
    adc_agent       adc_agt;
    button_agent    btn_agt;
    pwm_monitor     pwm_mon;
    display_monitor disp_mon;
    scoreboard      scb;
    coverage        cov;
    
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        
        adc_agt = adc_agent::type_id::create("adc_agt", this);
        btn_agt = button_agent::type_id::create("btn_agt", this);
        pwm_mon = pwm_monitor::type_id::create("pwm_mon", this);
        disp_mon = display_monitor::type_id::create("disp_mon", this);
        scb = scoreboard::type_id::create("scb", this);
        cov = coverage::type_id::create("cov", this);
    endfunction
    
    function void connect_phase(uvm_phase phase);
        // é€£æ¥ TLM ç«¯å£
        adc_agt.monitor.item_collected_port.connect(scb.adc_fifo.analysis_export);
        pwm_mon.item_collected_port.connect(scb.pwm_fifo.analysis_export);
        // ... å…¶ä»–é€£æ¥
    endfunction
endclass
```

### 9.2 æ¸¬è©¦æ¡ˆä¾‹çµæ§‹

```systemverilog
// åŸºç¤æ¸¬è©¦é¡
class base_test extends uvm_test;
    `uvm_component_utils(base_test)
    
    temp_ctrl_env env;
    
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        env = temp_ctrl_env::type_id::create("env", this);
    endfunction
    
    task run_phase(uvm_phase phase);
        phase.raise_objection(this);
        
        // åŸºæœ¬åˆå§‹åŒ–
        reset_dut();
        configure_dut();
        
        // é‹è¡Œæ¸¬è©¦åºåˆ—
        run_test_sequence();
        
        // ç­‰å¾…å®Œæˆ
        #1000ns;
        
        phase.drop_objection(this);
    endtask
    
    virtual task reset_dut();
        // é‡ç½®åºåˆ—
    endtask
    
    virtual task configure_dut();
        // åŸºæœ¬é…ç½®
    endtask
    
    virtual task run_test_sequence();
        // åœ¨æ´¾ç”Ÿé¡ä¸­è¦†å¯«
    endtask
endclass

// å…·é«”æ¸¬è©¦æ¡ˆä¾‹
class normal_operation_test extends base_test;
    `uvm_component_utils(normal_operation_test)
    
    virtual task run_test_sequence();
        normal_sequence seq;
        seq = normal_sequence::type_id::create("seq");
        seq.start(env.adc_agt.sequencer);
    endtask
endclass
```

## 10. çµæœåˆ†æèˆ‡å ±å‘Š

### 10.1 è‡ªå‹•åŒ–çµæœåˆ†æ

```python
# æ¸¬è©¦çµæœåˆ†æè…³æœ¬
import re
import pandas as pd
import matplotlib.pyplot as plt

class TestResultAnalyzer:
    def __init__(self, log_dir):
        self.log_dir = log_dir
        self.results = []
    
    def parse_logs(self):
        """è§£ææ¸¬è©¦æ—¥èªŒ"""
        for log_file in glob.glob(f"{self.log_dir}/*.log"):
            with open(log_file, 'r') as f:
                content = f.read()
                
                # æå–æ¸¬è©¦çµæœ
                test_name = re.search(r'Test: (\w+)', content).group(1)
                passed = len(re.findall(r'PASS:', content))
                failed = len(re.findall(r'FAIL:', content))
                coverage = float(re.search(r'Coverage: ([\d.]+)%', content).group(1))
                
                self.results.append({
                    'test': test_name,
                    'passed': passed,
                    'failed': failed,
                    'coverage': coverage
                })
    
    def generate_report(self):
        """ç”Ÿæˆæ¸¬è©¦å ±å‘Š"""
        df = pd.DataFrame(self.results)
        
        # è¨ˆç®—çµ±è¨ˆ
        total_tests = df['passed'].sum() + df['failed'].sum()
        pass_rate = df['passed'].sum() / total_tests * 100
        avg_coverage = df['coverage'].mean()
        
        # ç”Ÿæˆå ±å‘Š
        with open('test_report.html', 'w') as f:
            f.write(f"""
            <html>
            <head><title>Test Report</title></head>
            <body>
                <h1>Verification Report</h1>
                <h2>Summary</h2>
                <ul>
                    <li>Total Tests: {total_tests}</li>
                    <li>Pass Rate: {pass_rate:.1f}%</li>
                    <li>Average Coverage: {avg_coverage:.1f}%</li>
                </ul>
                <h2>Detailed Results</h2>
                {df.to_html()}
            </body>
            </html>
            """)
        
        # ç”Ÿæˆåœ–è¡¨
        self.plot_results(df)
    
    def plot_results(self, df):
        """ç”Ÿæˆçµæœåœ–è¡¨"""
        fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(12, 5))
        
        # æ¸¬è©¦çµæœé¤…åœ–
        pass_fail = [df['passed'].sum(), df['failed'].sum()]
        ax1.pie(pass_fail, labels=['Passed', 'Failed'], 
                autopct='%1.1f%%', colors=['green', 'red'])
        ax1.set_title('Test Results')
        
        # è¦†è“‹ç‡æŸ±ç‹€åœ–
        ax2.bar(df['test'], df['coverage'])
        ax2.set_xlabel('Test')
        ax2.set_ylabel('Coverage %')
        ax2.set_title('Coverage by Test')
        ax2.axhline(y=95, color='r', linestyle='--', label='Target')
        
        plt.tight_layout()
        plt.savefig('test_results.png')
```

### 10.2 è¦†è“‹ç‡å ±å‘Šæ¨¡æ¿

```html
<!-- coverage_report_template.html -->
<!DOCTYPE html>
<html>
<head>
    <title>Coverage Report - Temperature Controller IC</title>
    <style>
        .good { background-color: #90EE90; }
        .warning { background-color: #FFD700; }
        .bad { background-color: #FFA07A; }
        table { border-collapse: collapse; width: 100%; }
        th, td { border: 1px solid #ddd; padding: 8px; text-align: left; }
        th { background-color: #4CAF50; color: white; }
    </style>
</head>
<body>
    <h1>Coverage Report</h1>
    <h2>Summary</h2>
    <table>
        <tr>
            <th>Metric</th>
            <th>Target</th>
            <th>Achieved</th>
            <th>Status</th>
        </tr>
        <tr>
            <td>Line Coverage</td>
            <td>95%</td>
            <td class="good">96.3%</td>
            <td>âœ“ PASS</td>
        </tr>
        <tr>
            <td>Branch Coverage</td>
            <td>90%</td>
            <td class="good">92.1%</td>
            <td>âœ“ PASS</td>
        </tr>
        <tr>
            <td>Functional Coverage</td>
            <td>98%</td>
            <td class="warning">95.7%</td>
            <td>âš  NEAR</td>
        </tr>
    </table>
    
    <h2>Module Breakdown</h2>
    <!-- è©³ç´°æ¨¡çµ„è¦†è“‹ç‡ -->
    
    <h2>Uncovered Code</h2>
    <!-- æœªè¦†è“‹ä»£ç¢¼åˆ—è¡¨ -->
    
    <h2>Recommendations</h2>
    <ul>
        <li>Add corner case tests for PID overflow conditions</li>
        <li>Increase random testing iterations for FSM transitions</li>
        <li>Add directed tests for error injection scenarios</li>
    </ul>
</body>
</html>
```

### 10.3 éŒ¯èª¤è¿½è¹¤èˆ‡ç®¡ç†

```python
# éŒ¯èª¤è¿½è¹¤ç³»çµ±
class BugTracker:
    def __init__(self):
        self.bugs = []
        
    def log_bug(self, test_name, description, severity):
        bug = {
            'id': len(self.bugs) + 1,
            'test': test_name,
            'description': description,
            'severity': severity,  # Critical, High, Medium, Low
            'status': 'Open',
            'timestamp': datetime.now()
        }
        self.bugs.append(bug)
        
        # è‡ªå‹•é€šçŸ¥
        if severity in ['Critical', 'High']:
            self.send_notification(bug)
    
    def update_status(self, bug_id, new_status):
        for bug in self.bugs:
            if bug['id'] == bug_id:
                bug['status'] = new_status
                bug['updated'] = datetime.now()
                break
    
    def generate_bug_report(self):
        df = pd.DataFrame(self.bugs)
        
        # æŒ‰åš´é‡ç¨‹åº¦çµ±è¨ˆ
        severity_counts = df.groupby('severity').size()
        
        # æŒ‰ç‹€æ…‹çµ±è¨ˆ
        status_counts = df.groupby('status').size()
        
        # ç”Ÿæˆå ±å‘Š
        report = f"""
        Bug Report Summary
        ==================
        Total Bugs: {len(self.bugs)}
        
        By Severity:
        {severity_counts.to_string()}
        
        By Status:
        {status_counts.to_string()}
        
        Critical/High Priority Open Bugs:
        {df[(df['severity'].isin(['Critical', 'High'])) & 
            (df['status'] == 'Open')].to_string()}
        """
        
        return report
```

## 11. é©—è­‰ç°½æ ¸æ¨™æº–

### 11.1 ç°½æ ¸æª¢æŸ¥æ¸…å–®

```
é©—è­‰ç°½æ ¸æ¨™æº–ï¼š
â–¡ æ‰€æœ‰æ¸¬è©¦æ¡ˆä¾‹é€šé
â–¡ ä»£ç¢¼è¦†è“‹ç‡ > 95%
â–¡ åŠŸèƒ½è¦†è“‹ç‡ > 98%
â–¡ ç„¡ Critical/High å„ªå…ˆç´šéŒ¯èª¤
â–¡ æ‰€æœ‰æ–·è¨€é€šé
â–¡ å½¢å¼é©—è­‰å®Œæˆ
â–¡ å›æ­¸æ¸¬è©¦ç©©å®šï¼ˆé€£çºŒ 5 æ¬¡ï¼‰
â–¡ æ€§èƒ½ç›®æ¨™é”æˆ
â–¡ æ–‡æª”å®Œæ•´æ›´æ–°
â–¡ é©—è­‰å ±å‘Šå¯©æ ¸é€šé
```

### 11.2 å“è³ªæŒ‡æ¨™

```python
class QualityMetrics:
    def calculate_quality_score(self):
        """è¨ˆç®—æ•´é«”å“è³ªåˆ†æ•¸"""
        weights = {
            'coverage': 0.3,
            'bug_density': 0.2,
            'test_stability': 0.2,
            'performance': 0.2,
            'documentation': 0.1
        }
        
        scores = {
            'coverage': self.get_coverage_score(),
            'bug_density': self.get_bug_density_score(),
            'test_stability': self.get_stability_score(),
            'performance': self.get_performance_score(),
            'documentation': self.get_doc_score()
        }
        
        total_score = sum(scores[k] * weights[k] for k in scores)
        
        return {
            'total_score': total_score,
            'breakdown': scores,
            'recommendation': self.get_recommendation(total_score)
        }
```

---

æ–‡ä»¶ç‰ˆæœ¬ï¼š1.0  
æœ€å¾Œæ›´æ–°ï¼š2024-12-19  
ä½œè€…ï¼šIC è¨­è¨ˆåœ˜éšŠ  
ä¸‹ä¸€ä»½æ–‡ä»¶ï¼š[ç‰©ç†è¨­è¨ˆæŒ‡å—èˆ‡å„ªåŒ–æŠ€å·§](../05_implementation/01_physical_design_guide.md)