                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            clk                                   6.475 (154.440 MHz)  

Setup Slack Path Summary

               Data                                                                                   Data
       Setup   Path   Source  Dest.                                                                   End 
Index  Slack   Delay  Clock   Clock        Data Start Pin                    Data End Pin             Edge
-----  ------  -----  ------  -----  ---------------------------  ----------------------------------  ----
  1    -2.475  6.379  clk     clk    u_kirsch/reg_f_state(3)/clk  u_kirsch/u_flow/reg_p22(12)/datain  Rise
  2    -2.452  6.356  clk     clk    u_kirsch/reg_f_state(2)/clk  u_kirsch/u_flow/reg_p22(12)/datain  Rise
  3    -2.252  6.156  clk     clk    u_kirsch/reg_f_state(1)/clk  u_kirsch/u_flow/reg_p22(12)/datain  Rise
  4    -2.108  6.012  clk     clk    u_kirsch/reg_f_state(0)/clk  u_kirsch/u_flow/reg_p22(12)/datain  Rise
  5    -2.097  4.714  clk     clk    u_uw_uart/reg_charavail/clk  o_mode(0)                           Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
