
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//BellmanFord_33750M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 3606155 heartbeat IPC: 2.77304 cumulative IPC: 2.77304 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7193507 heartbeat IPC: 2.78757 cumulative IPC: 2.78029 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10757652 heartbeat IPC: 2.80572 cumulative IPC: 2.78871 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14263510 heartbeat IPC: 2.85237 cumulative IPC: 2.80436 (Simulation time: 0 hr 3 min 32 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 14263511 (Simulation time: 0 hr 3 min 32 sec) 

Heartbeat CPU 0 instructions: 50000003 cycles: 37508532 heartbeat IPC: 0.4302 cumulative IPC: 0.4302 (Simulation time: 0 hr 5 min 6 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 62656721 heartbeat IPC: 0.397643 cumulative IPC: 0.413281 (Simulation time: 0 hr 6 min 39 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 85383135 heartbeat IPC: 0.440017 cumulative IPC: 0.421824 (Simulation time: 0 hr 8 min 15 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 111942758 heartbeat IPC: 0.376511 cumulative IPC: 0.409504 (Simulation time: 0 hr 9 min 50 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 140543647 heartbeat IPC: 0.34964 cumulative IPC: 0.395945 (Simulation time: 0 hr 11 min 27 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 172094831 heartbeat IPC: 0.316945 cumulative IPC: 0.380153 (Simulation time: 0 hr 13 min 7 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 205404491 heartbeat IPC: 0.300213 cumulative IPC: 0.366222 (Simulation time: 0 hr 15 min 4 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 238798334 heartbeat IPC: 0.299456 cumulative IPC: 0.356292 (Simulation time: 0 hr 16 min 55 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 271347506 heartbeat IPC: 0.307227 cumulative IPC: 0.35008 (Simulation time: 0 hr 18 min 55 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 311051331 heartbeat IPC: 0.251865 cumulative IPC: 0.336941 (Simulation time: 0 hr 20 min 56 sec) 
Finished CPU 0 instructions: 100000002 cycles: 296787821 cumulative IPC: 0.336941 (Simulation time: 0 hr 20 min 56 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.336941 instructions: 100000002 cycles: 296787821
cpu0_DTLB TOTAL     ACCESS:   25467544  HIT:   23774740  MISS:    1692804
cpu0_DTLB LOAD      ACCESS:   24776167  HIT:   23302619  MISS:    1473548
cpu0_DTLB RFO       ACCESS:     691377  HIT:     472121  MISS:     219256
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.95 cycles
cpu0_DTLB MSHR FULL EVENTS: 2 MSHR MERGE EVENTS: 311660
cpu0_ITLB TOTAL     ACCESS:    9043817  HIT:    9043817  MISS:          0
cpu0_ITLB LOAD      ACCESS:    9043817  HIT:    9043817  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    1692804  HIT:    1058360  MISS:     634444
cpu0_STLB LOAD      ACCESS:    1473548  HIT:     990488  MISS:     483060
cpu0_STLB RFO       ACCESS:     219256  HIT:      67872  MISS:     151384
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 16.4729 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   18387575  HIT:   15045282  MISS:    3342293
cpu0_L1D LOAD      ACCESS:   17129675  HIT:   13902705  MISS:    3226970
cpu0_L1D RFO       ACCESS:     669792  HIT:     557111  MISS:     112681
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     588108  HIT:     585466  MISS:       2642
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 152.187 cycles
cpu0_L1D MSHR FULL EVENTS: 34145 MSHR MERGE EVENTS: 2685856
cpu0_L2C TOTAL     ACCESS:    3736599  HIT:     726103  MISS:    3010496
cpu0_L2C LOAD      ACCESS:    3226968  HIT:     321215  MISS:    2905753
cpu0_L2C RFO       ACCESS:     112675  HIT:       8194  MISS:     104481
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     394314  HIT:     394314  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       2642  HIT:       2380  MISS:        262
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 157.683 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6020989  HIT:     895845  MISS:    2114651
LLC LOAD      ACCESS:    2905750  HIT:     877892  MISS:    2027858
LLC RFO       ACCESS:     104481  HIT:      17716  MISS:      86765
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3010496  HIT:          3  MISS:    3010493
LLC TRANSLATION ACCESS:        262  HIT:        234  MISS:         28
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 195.587 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      75887  ROW_BUFFER_MISS:    2038677
 DBUS AVG_CONGESTED_CYCLE:    3.82399
 WQ ROW_BUFFER_HIT:      75308  ROW_BUFFER_MISS:     209025  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.2645% MPKI: 16.3469 Average ROB Occupancy at Mispredict: 37.2766
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 16.3469
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

