/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [10:0] _01_;
  reg [38:0] _02_;
  reg [3:0] _03_;
  wire [2:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [11:0] celloutsig_0_43z;
  wire [14:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 39'h0000000000;
    else _02_ <= in_data[81:43];
  always_ff @(negedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_3z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 11'h000;
    else _01_ <= in_data[144:134];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= _02_[22:19];
  assign celloutsig_0_35z = { celloutsig_0_21z[14], celloutsig_0_24z, celloutsig_0_27z } & celloutsig_0_9z[3:1];
  assign celloutsig_0_43z = { celloutsig_0_8z[7:0], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_12z } & { celloutsig_0_21z[12:6], _03_, celloutsig_0_22z };
  assign celloutsig_1_1z = in_data[168:161] & in_data[130:123];
  assign celloutsig_0_4z = { in_data[19:17], celloutsig_0_2z } & { celloutsig_0_2z[10:7], celloutsig_0_3z };
  assign celloutsig_0_8z = _02_[17:7] & _02_[37:27];
  assign celloutsig_0_1z = _02_[8:3] & in_data[11:6];
  assign celloutsig_1_3z = in_data[122:116] >= in_data[138:132];
  assign celloutsig_1_9z = { _00_[2:1], celloutsig_1_6z, _01_ } >= { _00_[3:0], _00_ };
  assign celloutsig_1_12z = celloutsig_1_1z[5:2] >= { celloutsig_1_8z[8:6], celloutsig_1_2z };
  assign celloutsig_0_27z = { celloutsig_0_5z[6:3], celloutsig_0_20z } >= in_data[56:45];
  assign celloutsig_0_42z = celloutsig_0_38z & ~(celloutsig_0_41z);
  assign celloutsig_1_2z = celloutsig_1_0z[2] & ~(celloutsig_1_1z[5]);
  assign celloutsig_1_6z = celloutsig_1_2z & ~(celloutsig_1_5z[0]);
  assign celloutsig_1_18z = celloutsig_1_0z[0] & ~(celloutsig_1_17z[3]);
  assign celloutsig_0_12z = celloutsig_0_1z[1] & ~(celloutsig_0_1z[5]);
  assign celloutsig_0_18z = celloutsig_0_7z & ~(celloutsig_0_2z[7]);
  assign celloutsig_0_22z = celloutsig_0_18z & ~(celloutsig_0_17z[2]);
  assign celloutsig_0_24z = celloutsig_0_18z & ~(celloutsig_0_16z);
  assign celloutsig_0_3z = celloutsig_0_2z[11:1] % { 1'h1, celloutsig_0_2z[9:0] };
  assign celloutsig_1_10z = { celloutsig_1_9z, _01_, celloutsig_1_3z, celloutsig_1_5z } % { 1'h1, _00_[5:1], _00_ };
  assign celloutsig_0_5z = celloutsig_0_4z[11:2] % { 1'h1, _02_[33:25] };
  assign celloutsig_1_19z = celloutsig_1_16z[6:0] % { 1'h1, _00_[8:7], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_18z };
  assign celloutsig_0_17z = { celloutsig_0_16z, celloutsig_0_9z } % { 1'h1, celloutsig_0_8z[5:2] };
  assign celloutsig_0_2z = { _02_[27:22], celloutsig_0_1z } % { 1'h1, celloutsig_0_1z[4:0], celloutsig_0_1z[5:1], in_data[0] };
  assign celloutsig_1_0z = in_data[127] ? in_data[103:100] : in_data[155:152];
  assign celloutsig_1_5z = in_data[134] ? celloutsig_1_0z[2:0] : { _00_[6:5], celloutsig_1_3z };
  assign celloutsig_1_17z = celloutsig_1_5z[1] ? { celloutsig_1_0z[3:1], celloutsig_1_5z[2], 1'h1, celloutsig_1_5z[0] } : celloutsig_1_10z[13:8];
  assign celloutsig_0_21z = celloutsig_0_10z[1] ? { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_10z[2], 1'h1, celloutsig_0_10z[0] } : { celloutsig_0_5z[8:5], celloutsig_0_8z };
  assign celloutsig_1_8z = ~ { celloutsig_1_2z, _00_ };
  assign celloutsig_1_16z = ~ celloutsig_1_8z[9:0];
  assign celloutsig_0_9z = ~ _02_[35:32];
  assign celloutsig_0_10z = ~ celloutsig_0_8z[5:3];
  assign celloutsig_0_11z = ~ celloutsig_0_5z[6:2];
  assign celloutsig_0_20z = ~ { celloutsig_0_11z[3:2], celloutsig_0_1z };
  assign celloutsig_0_38z = ~((celloutsig_0_22z & celloutsig_0_35z[1]) | celloutsig_0_27z);
  assign celloutsig_0_41z = ~((celloutsig_0_27z & celloutsig_0_35z[1]) | celloutsig_0_21z[9]);
  assign celloutsig_0_7z = ~((celloutsig_0_1z[2] & celloutsig_0_4z[10]) | in_data[61]);
  assign celloutsig_0_16z = ~((celloutsig_0_2z[4] & in_data[51]) | in_data[60]);
  assign { out_data[128], out_data[102:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
