Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/q13/Documents/papala/vytah/vytah.vhd" in Library work.
Entity <vytah> compiled.
Entity <vytah> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/q13/Documents/papala/vytah/puls.vhd" in Library work.
Architecture behavioral of Entity puls is up to date.
Compiling vhdl file "/home/q13/Documents/papala/vytah/debouncer.vhd" in Library work.
Architecture str of Entity debouncer is up to date.
Compiling vhdl file "/home/q13/Documents/papala/vytah/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vytah> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <puls> in library <work> (architecture <Behavioral>) with generics.
	div_factor = 50000

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <str>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <vytah> in library <work> (Architecture <Behavioral>).
Entity <vytah> analyzed. Unit <vytah> generated.

Analyzing generic Entity <puls> in library <work> (Architecture <Behavioral>).
	div_factor = 50000
Entity <puls> analyzed. Unit <puls> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <str>).
Entity <debouncer> analyzed. Unit <debouncer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vytah>.
    Related source file is "/home/q13/Documents/papala/vytah/vytah.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | ce                        (positive)           |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <led>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <vytah> synthesized.


Synthesizing Unit <puls>.
    Related source file is "/home/q13/Documents/papala/vytah/puls.vhd".
    Found 1-bit register for signal <pulse>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <puls> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "/home/q13/Documents/papala/vytah/debouncer.vhd".
    Found 1-bit register for signal <btn_posedge>.
    Found 16-bit register for signal <debounce_reg>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/q13/Documents/papala/vytah/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 9
 1-bit register                                        : 5
 16-bit register                                       : 4
# Latches                                              : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_vytah/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
 s3    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 69
 Flip-Flops                                            : 69
# Latches                                              : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <7> in Unit <LPM_LATCH_1> is equivalent to the following 4 FFs/Latches, which will be removed : <6> <5> <4> <3> 
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <debouncer> ...

Optimizing unit <vytah> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 158
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 5
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT4                        : 38
#      MUXCY                       : 39
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 106
#      FDE                         : 70
#      FDR                         : 33
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 5
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                       68  out of   2448     2%  
 Number of Slice Flip Flops:            103  out of   4896     2%  
 Number of 4 input LUTs:                 82  out of   4896     1%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of     92    27%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+--------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)    | Load  |
--------------------------------------------------------+--------------------------+-------+
mclk                                                    | BUFGP                    | 103   |
Inst_vytah/led_mux0009<0>(Inst_vytah/led_mux0009<0>35:O)| NONE(*)(Inst_vytah/led_2)| 3     |
--------------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.364ns (Maximum Frequency: 157.146MHz)
   Minimum input arrival time before clock: 3.257ns
   Maximum output required time after clock: 6.162ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 6.364ns (frequency: 157.146MHz)
  Total number of paths / destination ports: 1803 / 201
-------------------------------------------------------------------------
Delay:               6.364ns (Levels of Logic = 10)
  Source:            Inst_puls/counter_8 (FF)
  Destination:       Inst_puls/pulse (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: Inst_puls/counter_8 to Inst_puls/pulse
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Inst_puls/counter_8 (Inst_puls/counter_8)
     LUT4:I0->O            1   0.704   0.000  Inst_puls/counter_cmp_eq0000_wg_lut<0> (Inst_puls/counter_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<0> (Inst_puls/counter_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<1> (Inst_puls/counter_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<2> (Inst_puls/counter_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<3> (Inst_puls/counter_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<4> (Inst_puls/counter_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<5> (Inst_puls/counter_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_puls/counter_cmp_eq0000_wg_cy<6> (Inst_puls/counter_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  Inst_puls/counter_cmp_eq0000_wg_cy<7> (Inst_puls/counter_cmp_eq0000)
     INV:I->O              1   0.704   0.420  Inst_puls/pulse_not00011_INV_0 (Inst_puls/pulse_not0001)
     FDR:R                     0.911          Inst_puls/pulse
    ----------------------------------------
    Total                      6.364ns (4.059ns logic, 2.305ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              3.257ns (Levels of Logic = 3)
  Source:            sw0 (PAD)
  Destination:       Inst_vytah/state_FSM_FFd2 (FF)
  Destination Clock: mclk rising

  Data Path: sw0 to Inst_vytah/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  sw0_IBUF (sw0_IBUF)
     LUT3:I0->O            1   0.704   0.000  Inst_vytah/state_FSM_FFd2-In71_F (N2)
     MUXF5:I0->O           1   0.321   0.000  Inst_vytah/state_FSM_FFd2-In71 (Inst_vytah/state_FSM_FFd2-In)
     FDE:D                     0.308          Inst_vytah/state_FSM_FFd2
    ----------------------------------------
    Total                      3.257ns (2.551ns logic, 0.706ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Offset:              6.162ns (Levels of Logic = 2)
  Source:            Inst_vytah/state_FSM_FFd1 (FF)
  Destination:       seg<2> (PAD)
  Source Clock:      mclk rising

  Data Path: Inst_vytah/state_FSM_FFd1 to seg<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.591   1.175  Inst_vytah/state_FSM_FFd1 (Inst_vytah/state_FSM_FFd1)
     LUT2:I0->O            1   0.704   0.420  Inst_vytah/state_FSM_Out21 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      6.162ns (4.567ns logic, 1.595ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_vytah/led_mux0009<0>'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            Inst_vytah/led_2 (LATCH)
  Destination:       led<2> (PAD)
  Source Clock:      Inst_vytah/led_mux0009<0> falling

  Data Path: Inst_vytah/led_2 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  Inst_vytah/led_2 (Inst_vytah/led_2)
     OBUF:I->O                 3.272          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.72 secs
 
--> 


Total memory usage is 608560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

