{
    "code": "module TopModule(\n    input  wire a,\n    input  wire b,\n    output wire out_and,\n    output wire out_or,\n    output wire out_xor,\n    output wire out_nand,\n    output wire out_nor,\n    output wire out_xnor,\n    output wire out_anotb\n);\n\n    assign out_and   = a & b;     // Logical AND\n    assign out_or    = a | b;     // Logical OR\n    assign out_xor   = a ^ b;     // Logical XOR\n    assign out_nand  = ~(a & b);  // Logical NAND\n    assign out_nor   = ~(a | b);  // Logical NOR\n    assign out_xnor  = a ~^ b;    // Logical XNOR\n    assign out_anotb = a & ~b;    // Logical AND-NOT\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}