/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Tue May  8 12:55:15 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_f2a;
  MOD_Reg<tUWide> INST_f2e;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUInt64> INST_pc;
  MOD_mkRFile INST_rf;
  MOD_Reg<tUInt8> INST_stage;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d22;
  tUInt8 DEF_upd__h11103;
  tUInt8 DEF_upd__h13489;
  tUInt8 DEF_upd__h13547;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h11223;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h11210;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h13515;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h11029;
  tUInt8 DEF_y__h11256;
  tUInt8 DEF_x__h11255;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__0_THEN_statRe_ETC___d13;
 
 /* Local definitions */
 private:
  tUWide DEF_f2a___d601;
  tUWide DEF_f2e__h8584;
  tUWide DEF_iMem_req_pc_9___d30;
  tUInt64 DEF_pc__h6196;
  tUInt8 DEF_statRedirect_data_0_rl__h1678;
  tUWide DEF_f2a_01_BITS_262_TO_130___d686;
  tUWide DEF_f2a_01_BITS_193_TO_66___d619;
  tUInt64 DEF_f2a_01_BITS_521_TO_458___d671;
  tUInt64 DEF_f2a_01_BITS_456_TO_393___d623;
  tUInt64 DEF_f2a_01_BITS_391_TO_328___d676;
  tUInt64 DEF_x__h12366;
  tUInt64 DEF_x__h12451;
  tUInt64 DEF_f2a_01_BITS_63_TO_0___d698;
  tUInt8 DEF_f2a_01_BITS_533_TO_529___d663;
  tUInt8 DEF_f2a_01_BITS_527_TO_523___d667;
  tUInt8 DEF_f2a_01_BITS_538_TO_535___d602;
  tUInt8 DEF_f2a_01_BIT_534___d662;
  tUInt8 DEF_f2a_01_BIT_528___d666;
  tUInt8 DEF_f2a_01_BIT_522___d670;
  tUInt8 DEF_f2a_01_BIT_457___d622;
  tUInt8 DEF_f2a_01_BIT_392___d675;
  tUInt8 DEF_f2a_01_BIT_327___d679;
  tUInt8 DEF_f2a_01_BIT_129___d687;
  tUInt8 DEF_f2a_01_BIT_64___d697;
  tUWide DEF_IF_f2a_01_BITS_538_TO_535_02_EQ_4_03_OR_f2a_01_ETC___d639;
  tUWide DEF_f2a_01_BITS_193_TO_130_20_CONCAT_IF_f2a_01_BIT_ETC___d638;
  tUInt64 DEF_IF_f2a_01_BIT_522_70_THEN_f2a_01_BITS_521_TO_4_ETC___d672;
  tUInt64 DEF_IF_f2a_01_BIT_457_22_THEN_f2a_01_BITS_456_TO_3_ETC___d624;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas_THEN_statRed_ETC___d6;
  tUWide DEF_f2a_01_BITS_538_TO_535_02_CONCAT_f2a_01_BIT_53_ETC___d705;
  tUInt8 DEF_f2a_01_BIT_534_62_CONCAT_IF_f2a_01_BIT_534_62__ETC___d665;
  tUWide DEF_f2a_01_BIT_528_66_CONCAT_IF_f2a_01_BIT_528_66__ETC___d704;
  tUWide DEF_f2a_01_BITS_538_TO_535_02_CONCAT_f2a_01_BIT_53_ETC___d720;
  tUWide DEF_f2a_01_BIT_528_66_CONCAT_IF_f2a_01_BIT_528_66__ETC___d719;
  tUWide DEF_IF_f2e_59_BITS_79_TO_76_60_EQ_0b0_61_OR_f2e_59_ETC___d579;
  tUWide DEF_IF_f2e_59_BITS_79_TO_76_60_EQ_0b0_61_OR_f2e_59_ETC___d578;
  tUWide DEF_NOT_IF_f2e_59_BITS_79_TO_76_60_EQ_0b0_61_OR_f2_ETC___d546;
  tUWide DEF_NOT_f2e_59_BITS_79_TO_76_60_EQ_0b0_61_09_AND_N_ETC___d577;
  tUInt8 DEF_f2a_01_BIT_528_66_CONCAT_IF_f2a_01_BIT_528_66__ETC___d669;
  tUWide DEF_f2a_01_BIT_522_70_CONCAT_IF_f2a_01_BIT_522_70__ETC___d673;
  tUWide DEF_f2a_01_BIT_457_22_CONCAT_IF_f2a_01_BIT_457_22__ETC___d703;
  tUWide DEF_f2a_01_BIT_457_22_CONCAT_IF_f2a_01_BIT_457_22__ETC___d718;
  tUWide DEF_f2a_01_BIT_457_22_CONCAT_IF_f2a_01_BIT_457_22__ETC___d674;
  tUWide DEF_f2a_01_BIT_392_75_CONCAT_IF_f2a_01_BIT_392_75__ETC___d678;
  tUWide DEF_f2a_01_BITS_538_TO_535_02_EQ_4_03_OR_f2a_01_BI_ETC___d702;
  tUWide DEF_f2a_01_BIT_327_79_CONCAT_IF_f2a_01_BIT_327_79__ETC___d717;
  tUWide DEF_NOT_f2e_59_BITS_79_TO_76_60_EQ_0b0_61_09_AND_N_ETC___d547;
  tUWide DEF_DONTCARE_CONCAT_IF_f2e_59_BITS_79_TO_76_60_EQ__ETC___d576;
  tUWide DEF_IF_IF_f2e_59_BITS_79_TO_76_60_EQ_0b0_61_OR_f2e_ETC___d575;
  tUWide DEF_IF_f2a_01_BITS_538_TO_535_02_EQ_4_03_OR_f2a_01_ETC___d701;
  tUWide DEF_f2a_01_BIT_129_87_CONCAT_IF_f2a_01_BIT_129_87__ETC___d716;
  tUWide DEF_IF_IF_f2e_59_BITS_79_TO_76_60_EQ_0b0_61_OR_f2e_ETC___d574;
  tUWide DEF_IF_IF_f2e_59_BITS_79_TO_76_60_EQ_0b0_61_OR_f2e_ETC___d573;
  tUWide DEF_f2a_01_BIT_64_97_CONCAT_IF_f2a_01_BIT_64_97_TH_ETC___d700;
  tUWide DEF_NOT_f2a_01_BITS_538_TO_535_02_EQ_4_03_14_AND_N_ETC___d640;
 
 /* Rules */
 public:
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_doFetch();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteBack();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt64 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
