Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4b9b058bbfb74c0d95bcda2b4917ffe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot posit_mult_8bit_tb_v_behav xil_defaultlib.posit_mult_8bit_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LOD(N=2)
Compiling module xil_defaultlib.LOD(N=4)
Compiling module xil_defaultlib.LOD(N=8)
Compiling module xil_defaultlib.LOD(N=16)
Compiling module xil_defaultlib.LOD(N=32)
Compiling module xil_defaultlib.LOD_N(N=32)
Compiling module xil_defaultlib.DSR_left_N_S(N=32,S=32'b0101)
Compiling module xil_defaultlib.DSR_right_N_S(N=64,S=32'b0101)
Compiling module xil_defaultlib.FP_to_posit(N=32,E=8,es=7)
Compiling module xil_defaultlib.LZD(N=2)
Compiling module xil_defaultlib.LZD(N=4)
Compiling module xil_defaultlib.LZD(N=8)
Compiling module xil_defaultlib.LZD(N=16)
Compiling module xil_defaultlib.LZD(N=32)
Compiling module xil_defaultlib.LZD_N(N=32)
Compiling module xil_defaultlib.data_extract(N=32,es=7)
Compiling module xil_defaultlib.Posit_to_FP(N=32,E=8,es=7)
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.CSA_default
Compiling module xil_defaultlib.intMult_default
Compiling module xil_defaultlib.DSR_right_N_S(N=64,S=32'b0110)
Compiling module xil_defaultlib.posit_mult_default
Compiling module xil_defaultlib.posit_mult_8bit_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot posit_mult_8bit_tb_v_behav
