#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun  7 19:31:13 2024
# Process ID: 7504
# Current directory: D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8132 D:\Semester 4\Labs\Computer Organization and Architectue Lab\Project\Pipeline\oel.xpr
# Log file: D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/vivado.log
# Journal file: D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.xpr}
INFO: [Project 1-313] Project file moved from 'B:/All Books and lectures/Semester 4th/Computer Architecture and organisation lab/Labs/open ended lab/oel' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 962.543 ; gain = 44.262
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Mux_3_by_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/PC_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/decode_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/execute_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/fetch_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/memory_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/writeback_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 962.543 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.sim/sim_1/behav/xsim'
"xelab -wto e13948a768364bf59bdd5ce61a2ae1dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e13948a768364bf59bdd5ce61a2ae1dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.PC_Module
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.fetch_cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.decode_cycle
Compiling module xil_defaultlib.Mux_3_by_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_cycle
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.memory_cycle
Compiling module xil_defaultlib.writeback_cycle
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 962.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semester 4/Labs/Computer Organization and Architectue Lab/Project/Pipeline/oel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 962.543 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 962.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 962.543 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 19:56:13 2024...
