<module name="MCASP1_AFIFO" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="WFIFOCTL" acronym="WFIFOCTL" offset="0x0" width="32" description="The Write FIFO control register. The WNUMEVT and WNUMDMA values must be set prior to enabling the Write FIFO. If the Write FIFO is to be enabled, it must be enabled prior to taking the McASP out of reset.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WENA" width="1" begin="16" end="16" resetval="0" description="Write FIFO enable bit." range="" rwaccess="RW">
      <bitenum value="0" id="FIFO_FIFO_DMA_FIFO_WLVL_FIFO_0" token="WENA_0" description="Write FIFO is disabled (default). Data access by the host must pass through the FIFO block to the McASP transparently. DMA requests must also pass through the FIFO block transparently. WLVL is reset to 0 and pointers are initialized, i.e., the write FIFO is &#8220;flushed.&#8221;"/>
      <bitenum value="1" id="FIFO_FIFO_1" token="WENA_1" description="Write FIFO is enabled. If write FIFO is to be enabled, it must be enabled prior to enabling McASP."/>
    </bitfield>
    <bitfield id="WNUMEVT" width="8" begin="15" end="8" resetval="0x10" description="Write word count (32-bit) to generate TX event to host. When Write FIFO has word space for more or equal to this value then transmit event will be generated to host/DMA. This value must be set prior to enabling the write FIFO.0x3 - 0x40: 3 to 64 words currently in write FIFO. . 0x41 - 0xFF: Reserved. ." range="" rwaccess="RW">
      <bitenum value="0" id="0_words." token="WNUMEVT_0" description="0 words."/>
      <bitenum value="1" id="1_word." token="WNUMEVT_1" description="1 word."/>
      <bitenum value="2" id="2_words." token="WNUMEVT_2" description="2 words."/>
    </bitfield>
    <bitfield id="WNUMDMA" width="8" begin="7" end="0" resetval="0x04" description="Write word count (32-bit words). On the transmit DMA event from McASP the WNUMDMA word will be transferred from DMA engine to McASP. This value must equal the number of McASP serializers used as transmitters. This value must be set prior to enabling the write FIFO.0x3 - 0x10: 3 to 16 words. . 0x11 - 0xFF: Reserved. ." range="" rwaccess="RW">
      <bitenum value="0" id="0_words." token="WNUMDMA_0" description="0 words."/>
      <bitenum value="1" id="1_word." token="WNUMDMA_1" description="1 word."/>
      <bitenum value="2" id="2_words." token="WNUMDMA_2" description="2 words."/>
    </bitfield>
  </register>
  <register id="WFIFOSTS" acronym="WFIFOSTS" offset="0x4" width="32" description="The Write FIFO status register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WLVL" width="8" begin="7" end="0" resetval="0" description="Write level (read-only). Number of 32-bit words currently in write FIFO.0x3 - 0x40: 3 to 64 words currently in write FIFO. . 0x41 - 0xFF: Reserved. ." range="" rwaccess="R">
      <bitenum value="0" id="0_words_currently_in_write_FIFO." token="WLVL_0" description="0 words currently in write FIFO."/>
      <bitenum value="1" id="1_word_currently_in_write_FIFO." token="WLVL_1" description="1 word currently in write FIFO."/>
      <bitenum value="2" id="2_words_currently_in_write_FIFO." token="WLVL_2" description="2 words currently in write FIFO."/>
    </bitfield>
  </register>
  <register id="RFIFOCTL" acronym="RFIFOCTL" offset="0x8" width="32" description="The Read FIFO control register. The RNUMEVT and RNUMDMA values must be set prior to enabling the Read FIFO. If the Read FIFO is to be enabled, it must be enabled prior to taking the McASP out of reset.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RENA" width="1" begin="16" end="16" resetval="0" description="Read FIFO enable bit." range="" rwaccess="RW">
      <bitenum value="0" id="FIFO_FIFO_DMA_FIFO_RLVL_FIFO_0" token="RENA_0" description="Read FIFO is disabled (default). Data access by the host must pass through the FIFO block to the McASP transparently. DMA requests must also pass through the FIFO block transparently. RLVL is reset to 0 and pointers are initialized, i.e., the read FIFO is &#8220;flushed.&#8221;"/>
      <bitenum value="1" id="FIFO_FIFO_1" token="RENA_1" description="Read FIFO is enabled. If read FIFO is to be enabled, it must be enabled prior to enabling McASP."/>
    </bitfield>
    <bitfield id="RNUMEVT" width="8" begin="15" end="8" resetval="0x10" description="Read word count (32-bit) to generate RX event to host. When Read FIFO has number of word available which is more or equal to this value then receive event will be generated to host/DMA. This value must be set prior to enabling the write FIFO.0x3 - 0x40: 3 to 64 words currently in read FIFO. . 0x41 - 0xFF: Reserved ." range="" rwaccess="RW">
      <bitenum value="0" id="0_words_currently_in_read_FIFO." token="RNUMEVT_0" description="0 words currently in read FIFO."/>
      <bitenum value="1" id="1_word_currently_in_read_FIFO." token="RNUMEVT_1" description="1 word currently in read FIFO."/>
      <bitenum value="2" id="2_words_currently_in_read_FIFO." token="RNUMEVT_2" description="2 words currently in read FIFO."/>
    </bitfield>
    <bitfield id="RNUMDMA" width="8" begin="7" end="0" resetval="" description="Read word count (32-bit words). On receive DMA event from McASP, the DMA engine will read specified number of words from McASP. This value must equal the number of McASP serializers used as transmitters. This value must be set prior to enabling the read FIFO.0x3 - 0x10: 3-16 words . 0x11 - 0xFF: Reserved ." range="" rwaccess="">
      <bitenum value="0" id="0_words" token="RNUMDMA_0" description="0 words"/>
      <bitenum value="1" id="1_word" token="RNUMDMA_1" description="1 word"/>
      <bitenum value="2" id="2_words" token="RNUMDMA_2" description="2 words"/>
    </bitfield>
  </register>
  <register id="RFIFOSTS" acronym="RFIFOSTS" offset="0xC" width="32" description="The Read FIFO status register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RLVL" width="8" begin="7" end="0" resetval="0" description="Read level (read-only). Number of 32-bit words currently in read FIFO.0x3 - 0x40: 3 to 64 words currently in read FIFO. . 0x41 - 0xFF: Reserved. ." range="" rwaccess="R">
      <bitenum value="0" id="0_words_currently_in_read_FIFO." token="RLVL_0" description="0 words currently in read FIFO."/>
      <bitenum value="1" id="1_word_currently_in_read_FIFO." token="RLVL_1" description="1 word currently in read FIFO."/>
      <bitenum value="2" id="2_words_currently_in_read_FIFO." token="RLVL_2" description="2 words currently in read FIFO."/>
    </bitfield>
  </register>
</module>
