cordic_0.vhd,vhdl,xil_defaultlib,../../../../Trabajo-FPGA.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd,
