--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28151676594 paths analyzed, 18128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.868ns.
--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.404ns (Levels of Logic = 15)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X39Y34.D2      net (fanout=86)       1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X39Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.ir_31
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)251
    SLICE_X41Y29.A1      net (fanout=2)        1.205   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd52
    SLICE_X41Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd30
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)121
    SLICE_X45Y30.B4      net (fanout=4)        1.015   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd26
    SLICE_X45Y30.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd249
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X38Y28.B6      net (fanout=2)        0.805   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X38Y28.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.C3      net (fanout=1)        0.451   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X34Y31.B6      net (fanout=4)        0.610   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X34Y31.B       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_22
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(20)1
    SLICE_X30Y27.D1      net (fanout=3)        2.067   cpus[0].u0/cpu_0/IF_to_cache_adr(20)
    SLICE_X30Y27.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.DMUX    Tcind                 0.332   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     19.404ns (5.557ns logic, 13.847ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.404ns (Levels of Logic = 15)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X39Y34.D2      net (fanout=86)       1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X39Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.ir_31
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)251
    SLICE_X41Y29.A1      net (fanout=2)        1.205   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd52
    SLICE_X41Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd30
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)121
    SLICE_X45Y30.B4      net (fanout=4)        1.015   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd26
    SLICE_X45Y30.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd249
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X38Y28.B6      net (fanout=2)        0.805   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X38Y28.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.C3      net (fanout=1)        0.451   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X34Y31.B6      net (fanout=4)        0.610   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X34Y31.B       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_22
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(20)1
    SLICE_X30Y27.D1      net (fanout=3)        2.067   cpus[0].u0/cpu_0/IF_to_cache_adr(20)
    SLICE_X30Y27.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.DMUX    Tcind                 0.332   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     19.404ns (5.557ns logic, 13.847ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.404ns (Levels of Logic = 15)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X39Y34.D2      net (fanout=86)       1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X39Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.ir_31
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)251
    SLICE_X41Y29.A1      net (fanout=2)        1.205   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd52
    SLICE_X41Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd30
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)121
    SLICE_X45Y30.B4      net (fanout=4)        1.015   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd26
    SLICE_X45Y30.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd249
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X38Y28.B6      net (fanout=2)        0.805   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X38Y28.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.C3      net (fanout=1)        0.451   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X34Y31.B6      net (fanout=4)        0.610   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X34Y31.B       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_22
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(20)1
    SLICE_X30Y27.D1      net (fanout=3)        2.067   cpus[0].u0/cpu_0/IF_to_cache_adr(20)
    SLICE_X30Y27.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.DMUX    Tcind                 0.332   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     19.404ns (5.557ns logic, 13.847ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.404ns (Levels of Logic = 15)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X39Y34.D2      net (fanout=86)       1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X39Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.ir_31
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)251
    SLICE_X41Y29.A1      net (fanout=2)        1.205   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd52
    SLICE_X41Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd30
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)121
    SLICE_X45Y30.B4      net (fanout=4)        1.015   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd26
    SLICE_X45Y30.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd249
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X38Y28.B6      net (fanout=2)        0.805   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X38Y28.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.C3      net (fanout=1)        0.451   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X34Y31.B6      net (fanout=4)        0.610   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X34Y31.B       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_22
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(20)1
    SLICE_X30Y27.D1      net (fanout=3)        2.067   cpus[0].u0/cpu_0/IF_to_cache_adr(20)
    SLICE_X30Y27.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.DMUX    Tcind                 0.332   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     19.404ns (5.557ns logic, 13.847ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.386ns (Levels of Logic = 14)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X41Y25.C3      net (fanout=86)       1.232   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X41Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd11
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)51
    SLICE_X41Y25.B3      net (fanout=4)        0.449   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd13
    SLICE_X41Y25.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd11
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)31
    SLICE_X39Y25.C2      net (fanout=2)        0.754   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd8
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     19.386ns (5.552ns logic, 13.834ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.386ns (Levels of Logic = 14)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X41Y25.C3      net (fanout=86)       1.232   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X41Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd11
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)51
    SLICE_X41Y25.B3      net (fanout=4)        0.449   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd13
    SLICE_X41Y25.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd11
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)31
    SLICE_X39Y25.C2      net (fanout=2)        0.754   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd8
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     19.386ns (5.552ns logic, 13.834ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.386ns (Levels of Logic = 14)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X41Y25.C3      net (fanout=86)       1.232   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X41Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd11
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)51
    SLICE_X41Y25.B3      net (fanout=4)        0.449   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd13
    SLICE_X41Y25.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd11
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)31
    SLICE_X39Y25.C2      net (fanout=2)        0.754   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd8
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     19.386ns (5.552ns logic, 13.834ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.386ns (Levels of Logic = 14)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X41Y25.C3      net (fanout=86)       1.232   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X41Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd11
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)51
    SLICE_X41Y25.B3      net (fanout=4)        0.449   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd13
    SLICE_X41Y25.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd11
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)31
    SLICE_X39Y25.C2      net (fanout=2)        0.754   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd8
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     19.386ns (5.552ns logic, 13.834ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.383ns (Levels of Logic = 19)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL3  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X26Y34.C6      net (fanout=1)        0.657   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)
    SLICE_X26Y34.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(3)1
    SLICE_X30Y30.D5      net (fanout=3)        0.693   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)
    SLICE_X30Y30.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.BMUX    Tcinb                 0.342   cpus[0].u0/cpu_0/idunit/wb_d_id_out(20)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X29Y33.C1      net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(17)
    SLICE_X29Y33.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N2
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)1
    SLICE_X37Y34.D3      net (fanout=4)        0.973   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     19.383ns (5.950ns logic, 13.433ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.383ns (Levels of Logic = 19)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL3  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X26Y34.C6      net (fanout=1)        0.657   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)
    SLICE_X26Y34.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(3)1
    SLICE_X30Y30.D5      net (fanout=3)        0.693   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)
    SLICE_X30Y30.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.BMUX    Tcinb                 0.342   cpus[0].u0/cpu_0/idunit/wb_d_id_out(20)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X29Y33.C1      net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(17)
    SLICE_X29Y33.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N2
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)1
    SLICE_X37Y34.D3      net (fanout=4)        0.973   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     19.383ns (5.950ns logic, 13.433ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.383ns (Levels of Logic = 19)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL3  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X26Y34.C6      net (fanout=1)        0.657   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)
    SLICE_X26Y34.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(3)1
    SLICE_X30Y30.D5      net (fanout=3)        0.693   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)
    SLICE_X30Y30.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.BMUX    Tcinb                 0.342   cpus[0].u0/cpu_0/idunit/wb_d_id_out(20)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X29Y33.C1      net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(17)
    SLICE_X29Y33.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N2
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)1
    SLICE_X37Y34.D3      net (fanout=4)        0.973   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     19.383ns (5.950ns logic, 13.433ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.383ns (Levels of Logic = 19)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL3  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X26Y34.C6      net (fanout=1)        0.657   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)
    SLICE_X26Y34.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(3)1
    SLICE_X30Y30.D5      net (fanout=3)        0.693   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)
    SLICE_X30Y30.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.BMUX    Tcinb                 0.342   cpus[0].u0/cpu_0/idunit/wb_d_id_out(20)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X29Y33.C1      net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(17)
    SLICE_X29Y33.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N2
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)1
    SLICE_X37Y34.D3      net (fanout=4)        0.973   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     19.383ns (5.950ns logic, 13.433ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.367ns (Levels of Logic = 15)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.AMUX    Topaa                 0.374   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X28Y36.A6      net (fanout=1)        0.509   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(28)
    SLICE_X28Y36.A       Tilo                  0.094   N1112
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(28)1
    SLICE_X37Y34.D2      net (fanout=5)        1.189   cpus[0].u0/cpu_0/exeUnit/B_internal(28)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     19.367ns (5.286ns logic, 14.081ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.367ns (Levels of Logic = 15)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.AMUX    Topaa                 0.374   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X28Y36.A6      net (fanout=1)        0.509   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(28)
    SLICE_X28Y36.A       Tilo                  0.094   N1112
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(28)1
    SLICE_X37Y34.D2      net (fanout=5)        1.189   cpus[0].u0/cpu_0/exeUnit/B_internal(28)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     19.367ns (5.286ns logic, 14.081ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.367ns (Levels of Logic = 15)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.AMUX    Topaa                 0.374   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X28Y36.A6      net (fanout=1)        0.509   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(28)
    SLICE_X28Y36.A       Tilo                  0.094   N1112
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(28)1
    SLICE_X37Y34.D2      net (fanout=5)        1.189   cpus[0].u0/cpu_0/exeUnit/B_internal(28)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     19.367ns (5.286ns logic, 14.081ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.367ns (Levels of Logic = 15)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.AMUX    Topaa                 0.374   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X28Y36.A6      net (fanout=1)        0.509   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(28)
    SLICE_X28Y36.A       Tilo                  0.094   N1112
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(28)1
    SLICE_X37Y34.D2      net (fanout=5)        1.189   cpus[0].u0/cpu_0/exeUnit/B_internal(28)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     19.367ns (5.286ns logic, 14.081ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.348ns (Levels of Logic = 22)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL3  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X26Y34.C6      net (fanout=1)        0.657   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)
    SLICE_X26Y34.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(3)1
    SLICE_X30Y30.D5      net (fanout=3)        0.693   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)
    SLICE_X30Y30.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/wb_d_id_out(20)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X30Y35.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X30Y35.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/wb_d_id_out(24)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X30Y36.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X30Y36.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X30Y37.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X30Y37.AMUX    Tcina                 0.274   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X28Y36.A6      net (fanout=1)        0.509   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(28)
    SLICE_X28Y36.A       Tilo                  0.094   N1112
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(28)1
    SLICE_X37Y34.D2      net (fanout=5)        1.189   cpus[0].u0/cpu_0/exeUnit/B_internal(28)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     19.348ns (6.194ns logic, 13.154ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.348ns (Levels of Logic = 22)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL3  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X26Y34.C6      net (fanout=1)        0.657   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)
    SLICE_X26Y34.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(3)1
    SLICE_X30Y30.D5      net (fanout=3)        0.693   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)
    SLICE_X30Y30.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/wb_d_id_out(20)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X30Y35.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X30Y35.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/wb_d_id_out(24)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X30Y36.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X30Y36.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X30Y37.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X30Y37.AMUX    Tcina                 0.274   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X28Y36.A6      net (fanout=1)        0.509   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(28)
    SLICE_X28Y36.A       Tilo                  0.094   N1112
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(28)1
    SLICE_X37Y34.D2      net (fanout=5)        1.189   cpus[0].u0/cpu_0/exeUnit/B_internal(28)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     19.348ns (6.194ns logic, 13.154ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.348ns (Levels of Logic = 22)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL3  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X26Y34.C6      net (fanout=1)        0.657   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)
    SLICE_X26Y34.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(3)1
    SLICE_X30Y30.D5      net (fanout=3)        0.693   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)
    SLICE_X30Y30.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/wb_d_id_out(20)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X30Y35.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X30Y35.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/wb_d_id_out(24)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X30Y36.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X30Y36.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X30Y37.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X30Y37.AMUX    Tcina                 0.274   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X28Y36.A6      net (fanout=1)        0.509   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(28)
    SLICE_X28Y36.A       Tilo                  0.094   N1112
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(28)1
    SLICE_X37Y34.D2      net (fanout=5)        1.189   cpus[0].u0/cpu_0/exeUnit/B_internal(28)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     19.348ns (6.194ns logic, 13.154ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.348ns (Levels of Logic = 22)
  Clock Path Skew:      -0.214ns (0.550 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOL3  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X26Y34.C6      net (fanout=1)        0.657   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)
    SLICE_X26Y34.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(3)1
    SLICE_X30Y30.D5      net (fanout=3)        0.693   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(3)
    SLICE_X30Y30.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X30Y31.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X30Y32.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X30Y33.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_d_4
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X30Y34.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/wb_d_id_out(20)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X30Y35.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X30Y35.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/wb_d_id_out(24)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X30Y36.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X30Y36.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X30Y37.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X30Y37.AMUX    Tcina                 0.274   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X28Y36.A6      net (fanout=1)        0.509   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(28)
    SLICE_X28Y36.A       Tilo                  0.094   N1112
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(28)1
    SLICE_X37Y34.D2      net (fanout=5)        1.189   cpus[0].u0/cpu_0/exeUnit/B_internal(28)
    SLICE_X37Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C2      net (fanout=1)        1.034   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)2271
    SLICE_X39Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd21
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X33Y30.A6      net (fanout=50)       0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X33Y30.A       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/pc_to_mem(1)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X37Y29.B6      net (fanout=3)        0.466   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X37Y29.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X37Y29.A5      net (fanout=2)        0.234   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X37Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)41
    SLICE_X39Y25.C5      net (fanout=4)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd12
    SLICE_X39Y25.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)21
    SLICE_X39Y25.D2      net (fanout=2)        0.931   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)_bdd5
    SLICE_X39Y25.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)1
    SLICE_X33Y34.C1      net (fanout=1)        1.259   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_bdd0
    SLICE_X33Y34.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(25)
    SLICE_X31Y28.C3      net (fanout=4)        1.907   cpus[0].u0/cpu_0/exeUnit/Q_internal(25)
    SLICE_X31Y28.C       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_26
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(25)1
    SLICE_X30Y28.B3      net (fanout=3)        0.617   cpus[0].u0/cpu_0/IF_to_cache_adr(25)
    SLICE_X30Y28.DMUX    Topbd                 0.711   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(5)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y37.B6      net (fanout=5)        0.463   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y37.B       Tilo                  0.094   N1078
                                                       cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CE      net (fanout=11)       0.935   cpus[0].u0/cpu_0/cache/write_ctrl3
    SLICE_X32Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N101
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache16_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     19.348ns (6.194ns logic, 13.154ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.341ns (Levels of Logic = 15)
  Clock Path Skew:      -0.195ns (0.569 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X39Y34.D2      net (fanout=86)       1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X39Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.ir_31
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)251
    SLICE_X41Y29.A1      net (fanout=2)        1.205   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd52
    SLICE_X41Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd30
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)121
    SLICE_X45Y30.B4      net (fanout=4)        1.015   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd26
    SLICE_X45Y30.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd249
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X38Y28.B6      net (fanout=2)        0.805   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X38Y28.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.C3      net (fanout=1)        0.451   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X34Y31.B6      net (fanout=4)        0.610   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X34Y31.B       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_22
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(20)1
    SLICE_X30Y27.D1      net (fanout=3)        2.067   cpus[0].u0/cpu_0/IF_to_cache_adr(20)
    SLICE_X30Y27.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.DMUX    Tcind                 0.332   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X34Y36.B6      net (fanout=5)        0.187   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X34Y36.B       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X30Y25.CE      net (fanout=11)       1.148   cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X30Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N83
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     19.341ns (5.557ns logic, 13.784ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.341ns (Levels of Logic = 15)
  Clock Path Skew:      -0.195ns (0.569 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X39Y34.D2      net (fanout=86)       1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X39Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.ir_31
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)251
    SLICE_X41Y29.A1      net (fanout=2)        1.205   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd52
    SLICE_X41Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd30
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)121
    SLICE_X45Y30.B4      net (fanout=4)        1.015   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd26
    SLICE_X45Y30.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd249
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X38Y28.B6      net (fanout=2)        0.805   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X38Y28.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.C3      net (fanout=1)        0.451   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X34Y31.B6      net (fanout=4)        0.610   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X34Y31.B       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_22
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(20)1
    SLICE_X30Y27.D1      net (fanout=3)        2.067   cpus[0].u0/cpu_0/IF_to_cache_adr(20)
    SLICE_X30Y27.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.DMUX    Tcind                 0.332   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X34Y36.B6      net (fanout=5)        0.187   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X34Y36.B       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X30Y25.CE      net (fanout=11)       1.148   cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X30Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N83
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     19.341ns (5.557ns logic, 13.784ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.341ns (Levels of Logic = 15)
  Clock Path Skew:      -0.195ns (0.569 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X39Y34.D2      net (fanout=86)       1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X39Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.ir_31
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)251
    SLICE_X41Y29.A1      net (fanout=2)        1.205   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd52
    SLICE_X41Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd30
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)121
    SLICE_X45Y30.B4      net (fanout=4)        1.015   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd26
    SLICE_X45Y30.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd249
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X38Y28.B6      net (fanout=2)        0.805   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X38Y28.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.C3      net (fanout=1)        0.451   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X34Y31.B6      net (fanout=4)        0.610   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X34Y31.B       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_22
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(20)1
    SLICE_X30Y27.D1      net (fanout=3)        2.067   cpus[0].u0/cpu_0/IF_to_cache_adr(20)
    SLICE_X30Y27.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.DMUX    Tcind                 0.332   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X34Y36.B6      net (fanout=5)        0.187   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X34Y36.B       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X30Y25.CE      net (fanout=11)       1.148   cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X30Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N83
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     19.341ns (5.557ns logic, 13.784ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.341ns (Levels of Logic = 15)
  Clock Path Skew:      -0.195ns (0.569 - 0.764)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X39Y34.D2      net (fanout=86)       1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X39Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.ir_31
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)251
    SLICE_X41Y29.A1      net (fanout=2)        1.205   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd52
    SLICE_X41Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd30
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)121
    SLICE_X45Y30.B4      net (fanout=4)        1.015   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd26
    SLICE_X45Y30.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd249
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X38Y28.B6      net (fanout=2)        0.805   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X38Y28.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.C3      net (fanout=1)        0.451   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X34Y31.B6      net (fanout=4)        0.610   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X34Y31.B       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_22
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(20)1
    SLICE_X30Y27.D1      net (fanout=3)        2.067   cpus[0].u0/cpu_0/IF_to_cache_adr(20)
    SLICE_X30Y27.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.DMUX    Tcind                 0.332   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X34Y36.B6      net (fanout=5)        0.187   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X34Y36.B       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X30Y25.CE      net (fanout=11)       1.148   cpus[0].u0/cpu_0/cache/write_ctrl
    SLICE_X30Y25.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N83
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache13_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     19.341ns (5.557ns logic, 13.784ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache23_RAMD (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.175ns (Levels of Logic = 15)
  Clock Path Skew:      -0.349ns (1.330 - 1.679)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/cpu_0/cache/Mram_inst_cache23_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOBDOL12 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X27Y37.C1      net (fanout=1)        1.301   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(28)
    SLICE_X27Y37.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(28)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(28)1
    SLICE_X30Y37.A5      net (fanout=3)        0.976   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(28)
    SLICE_X30Y37.DMUX    Topad                 0.734   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(28)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_xor(31)
    SLICE_X39Y35.A3      net (fanout=1)        0.963   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(31)
    SLICE_X39Y35.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(31)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(31)1
    SLICE_X32Y33.D4      net (fanout=5)        0.760   cpus[0].u0/cpu_0/exeUnit/B_internal(31)
    SLICE_X32Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_15
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C4      net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X34Y32.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_7
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X39Y34.D2      net (fanout=86)       1.009   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X39Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.ir_31
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)251
    SLICE_X41Y29.A1      net (fanout=2)        1.205   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)_bdd52
    SLICE_X41Y29.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd30
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)121
    SLICE_X45Y30.B4      net (fanout=4)        1.015   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(12)_bdd26
    SLICE_X45Y30.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd249
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X38Y28.B6      net (fanout=2)        0.805   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X38Y28.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.C3      net (fanout=1)        0.451   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
    SLICE_X38Y28.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)131
    SLICE_X34Y31.B6      net (fanout=4)        0.610   cpus[0].u0/cpu_0/exeUnit/Q_internal(20)
    SLICE_X34Y31.B       Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_22
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(20)1
    SLICE_X30Y27.D1      net (fanout=3)        2.067   cpus[0].u0/cpu_0/IF_to_cache_adr(20)
    SLICE_X30Y27.COUT    Topcyd                0.384   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X30Y28.DMUX    Tcind                 0.332   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X34Y36.A6      net (fanout=10)       0.760   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X34Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl
                                                       cpus[0].u0/cpu_0/cache/_cmp_eq0000_021
    SLICE_X37Y35.B6      net (fanout=5)        0.464   cpus[0].u0/cpu_0/cache/mem_from_rdy_0
    SLICE_X37Y35.B       Tilo                  0.094   cpus[0].u0/cpu_0/cache/write_ctrl1
                                                       cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X32Y41.CE      net (fanout=11)       0.705   cpus[0].u0/cpu_0/cache/write_ctrl2
    SLICE_X32Y41.CLK     Tceck                 0.501   cpus[0].u0/cpu_0/cache/N143
                                                       cpus[0].u0/cpu_0/cache/Mram_inst_cache23_RAMD
    -------------------------------------------------  ---------------------------
    Total                                     19.175ns (5.557ns logic, 13.618ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X0Y26.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X0Y26.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X0Y8.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X0Y8.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X0Y9.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X0Y9.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X0Y5.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X0Y5.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X1Y21.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X1Y21.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X0Y24.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X0Y24.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X1Y24.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X1Y24.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Location pin: RAMB36_X1Y20.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Location pin: RAMB36_X1Y20.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X1Y22.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  9.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.AQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X48Y74.A4      net (fanout=2)        0.384   dvi.dvictrl0/clkval(0)
    SLICE_X48Y74.CLK     Tas                   0.007   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.478ns logic, 0.384ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  9.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.CQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X49Y74.C4      net (fanout=2)        0.362   clk25
    SLICE_X49Y74.CLK     Tas                   0.029   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.479ns logic, 0.362ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  9.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.132 - 0.142)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.AQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y74.C6      net (fanout=2)        0.309   dvi.dvictrl0/clkval(0)
    SLICE_X49Y74.CLK     Tas                   0.029   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.500ns logic, 0.309ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y74.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y74.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y74.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y74.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X60Y66.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X60Y66.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X72Y53.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X72Y53.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X72Y53.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X72Y53.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X72Y54.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X72Y54.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7320 paths analyzed, 1872 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.972ns.
--------------------------------------------------------------------------------
Slack:                  0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.986ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (1.473 - 1.424)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y101.A1     net (fanout=68)       3.523   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    SLICE_X12Y101.A      Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/wdata(49)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    SLICE_X6Y105.CX      net (fanout=1)        0.915   ddrsp0.ddrc0/ddr64.ddrc/wdata(45)
    SLICE_X6Y105.CLK     Tdick                 0.004   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_51
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_50
    -------------------------------------------------  ---------------------------
    Total                                      4.986ns (0.548ns logic, 4.438ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.983ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (1.473 - 1.424)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y101.A1     net (fanout=68)       3.523   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    SLICE_X12Y101.AMUX   Tilo                  0.239   ddrsp0.ddrc0/ddr64.ddrc/wdata(49)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    SLICE_X6Y105.DX      net (fanout=1)        0.769   ddrsp0.ddrc0/ddr64.ddrc/wdata(44)
    SLICE_X6Y105.CLK     Tdick                 0.002   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_51
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_51
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (0.691ns logic, 4.292ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_110 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.447 - 1.424)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.B1      net (fanout=68)       3.346   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    SLICE_X12Y99.BMUX    Tilo                  0.249   ddrsp0.ddrc0/ddr64.ddrc/wdata(113)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    SLICE_X5Y100.CX      net (fanout=1)        0.848   ddrsp0.ddrc0/ddr64.ddrc/wdata(110)
    SLICE_X5Y100.CLK     Tdick                 0.004   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_111
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_110
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (0.703ns logic, 4.194ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[16].doen (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (1.565 - 1.469)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[16].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y71.T1      net (fanout=65)       4.083   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y71.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(16)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[16].doen
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.881ns logic, 4.083ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_108 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.447 - 1.424)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_108
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.A1      net (fanout=68)       3.351   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    SLICE_X12Y99.AMUX    Tilo                  0.239   ddrsp0.ddrc0/ddr64.ddrc/wdata(113)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    SLICE_X5Y100.AX      net (fanout=1)        0.856   ddrsp0.ddrc0/ddr64.ddrc/wdata(108)
    SLICE_X5Y100.CLK     Tdick                -0.008   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_111
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_108
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (0.681ns logic, 4.207ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.136ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.462 - 1.689)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y278.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi
    SLICE_X0Y118.DX      net (fanout=1)        1.624   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
    SLICE_X0Y118.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(127)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.512ns logic, 1.624ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.347ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.718 - 0.729)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y104.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D2     net (fanout=10)       1.442   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (0.905ns logic, 1.442ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.347ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.718 - 0.729)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y104.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D1     net (fanout=10)       1.442   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (0.905ns logic, 1.442ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.240ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (1.366 - 1.484)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y87.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CX       net (fanout=8)        1.792   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (0.448ns logic, 1.792ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.240ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (1.366 - 1.484)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y87.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.DX       net (fanout=8)        1.792   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (0.448ns logic, 1.792ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.183ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (1.352 - 1.469)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y81.A6       net (fanout=65)       0.305   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y81.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y66.AX       net (fanout=8)        1.322   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y66.CLK      Tdick                -0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (0.556ns logic, 1.627ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (1.352 - 1.469)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y81.A6       net (fanout=65)       0.305   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y81.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y66.BX       net (fanout=8)        1.322   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y66.CLK      Tdick                -0.015   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.550ns logic, 1.627ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.163ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (1.352 - 1.469)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y81.A6       net (fanout=65)       0.305   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y81.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y66.CX       net (fanout=8)        1.295   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y66.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (0.563ns logic, 1.600ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.163ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (1.352 - 1.469)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y81.A6       net (fanout=65)       0.305   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y81.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y66.DX       net (fanout=8)        1.295   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y66.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (0.563ns logic, 1.600ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[18].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.221ns (1.467 - 1.688)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[18].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y76.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(18)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[18].qi
    SLICE_X3Y69.B6          net (fanout=1)        2.188   ddrsp0.ddrc0/sdi_data(18)
    SLICE_X3Y69.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(90)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(18)1
    RAMB36_X0Y17.DIBDIL2    net (fanout=1)        1.390   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(18)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.544ns (0.966ns logic, 3.578ns route)
                                                          (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.211ns (1.467 - 1.678)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y66.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(10)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].qi
    SLICE_X2Y63.D6          net (fanout=1)        1.748   ddrsp0.ddrc0/sdi_data(10)
    SLICE_X2Y63.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(10)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(10)1
    RAMB36_X0Y17.DIADIL10   net (fanout=1)        1.830   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(10)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.544ns (0.966ns logic, 3.578ns route)
                                                          (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.790 - 0.719)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y84.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.B4         net (fanout=131)      2.384   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.B          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)1
    RAMB36_X0Y16.DIBDIL8    net (fanout=1)        1.546   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.816ns (0.886ns logic, 3.930ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].doen (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (1.563 - 1.469)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y69.T1      net (fanout=65)       3.956   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y69.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].doen
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (0.881ns logic, 3.956ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (1.463 - 1.424)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y101.C1     net (fanout=68)       3.480   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    SLICE_X12Y101.CMUX   Tilo                  0.246   ddrsp0.ddrc0/ddr64.ddrc/wdata(49)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    SLICE_X7Y100.DX      net (fanout=1)        0.604   ddrsp0.ddrc0/ddr64.ddrc/wdata(48)
    SLICE_X7Y100.CLK     Tdick                 0.002   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_47
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_47
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (0.698ns logic, 4.084ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].doen (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (1.563 - 1.469)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y68.T1      net (fanout=65)       3.956   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y68.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(11)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].doen
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (0.881ns logic, 3.956ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.712 - 0.739)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y100.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X1Y103.D6      net (fanout=7)        0.532   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X1Y103.D       Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y211.D2     net (fanout=4)        0.697   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y211.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (0.978ns logic, 1.229ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.712 - 0.739)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y100.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X1Y103.D6      net (fanout=7)        0.532   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X1Y103.D       Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y211.D1     net (fanout=4)        0.697   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y211.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (0.978ns logic, 1.229ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].doen (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (1.561 - 1.469)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y66.T1      net (fanout=65)       3.936   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y66.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].doen
    -------------------------------------------------  ---------------------------
    Total                                      4.817ns (0.881ns logic, 3.936ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].doen (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (1.561 - 1.469)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y67.T1      net (fanout=65)       3.936   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y67.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].doen
    -------------------------------------------------  ---------------------------
    Total                                      4.817ns (0.881ns logic, 3.936ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.790 - 0.719)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y84.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y108.A5         net (fanout=131)      2.268   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y108.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)1
    RAMB36_X0Y16.DIBDIL11   net (fanout=1)        1.637   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.791ns (0.886ns logic, 3.905ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.562ns.
--------------------------------------------------------------------------------
Slack:                  0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.889 - 1.796)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.DQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.481   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (0.879ns logic, 2.481ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.889 - 1.796)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.DQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.481   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (0.879ns logic, 2.481ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (1.886 - 1.796)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        2.188   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.879ns logic, 2.188ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (1.886 - 1.796)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        2.188   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.879ns logic, 2.188ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.885ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (1.817 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.008   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (0.877ns logic, 2.008ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.885ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (1.817 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.008   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (0.877ns logic, 2.008ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.889 - 1.796)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        2.033   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.879ns logic, 2.033ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.889 - 1.796)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        2.033   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.879ns logic, 2.033ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.761ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.889 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        1.884   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.877ns logic, 1.884ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.761ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.889 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        1.884   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.877ns logic, 1.884ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.726ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.888 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.849   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (0.877ns logic, 1.849ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.726ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.888 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.849   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (0.877ns logic, 1.849ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.669ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (1.817 - 1.796)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        1.790   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (0.879ns logic, 1.790ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.669ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (1.817 - 1.796)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        1.790   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (0.879ns logic, 1.790ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.722ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.888 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y66.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        1.821   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.901ns logic, 1.821ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.722ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.888 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y66.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        1.821   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.901ns logic, 1.821ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.889 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        1.797   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.877ns logic, 1.797ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.889 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        1.797   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.877ns logic, 1.797ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.658ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.886 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        1.781   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.877ns logic, 1.781ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.658ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.886 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        1.781   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.877ns logic, 1.781ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.664ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.885 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y66.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.763   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (0.901ns logic, 1.763ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.664ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.885 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y66.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.763   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (0.901ns logic, 1.763ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  1.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.617ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.885 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.740   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.877ns logic, 1.740ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  1.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.617ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.885 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.740   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.877ns logic, 1.740ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.226ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (1.817 - 1.811)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y66.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        1.325   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.226ns (0.901ns logic, 1.325ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1811 paths analyzed, 480 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.229ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.299 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL3      net (fanout=32)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.164ns (1.262ns logic, 4.902ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  6.229ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.299 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL2      net (fanout=32)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.164ns (1.262ns logic, 4.902ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  6.229ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.299 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL1      net (fanout=32)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.164ns (1.262ns logic, 4.902ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  6.229ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.299 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL0      net (fanout=32)       0.914   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.164ns (1.262ns logic, 4.902ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  6.221ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.rasn (FF)
  Data Path Delay:      6.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (4.285 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.rasn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X3Y92.A1       net (fanout=295)      3.169   rst0/rstoutl_1
    SLICE_X3Y92.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X1Y105.SR      net (fanout=31)       1.884   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X1Y105.CLK     Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.rasn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.rasn
    -------------------------------------------------  ---------------------------
    Total                                      6.142ns (1.089ns logic, 5.053ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  6.187ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.122ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.299 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL6      net (fanout=32)       0.872   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.122ns (1.262ns logic, 4.860ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  6.187ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.122ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.299 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL5      net (fanout=32)       0.872   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.122ns (1.262ns logic, 4.860ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  6.187ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.122ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.299 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL4      net (fanout=32)       0.872   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.122ns (1.262ns logic, 4.860ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  6.187ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.122ns (Levels of Logic = 2)
  Clock Path Skew:      0.245ns (4.299 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL7      net (fanout=32)       0.872   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.122ns (1.262ns logic, 4.860ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  6.156ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.083ns (Levels of Logic = 2)
  Clock Path Skew:      0.237ns (4.291 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL5      net (fanout=32)       0.833   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.083ns (1.262ns logic, 4.821ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.156ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.083ns (Levels of Logic = 2)
  Clock Path Skew:      0.237ns (4.291 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL7      net (fanout=32)       0.833   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.083ns (1.262ns logic, 4.821ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.156ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.083ns (Levels of Logic = 2)
  Clock Path Skew:      0.237ns (4.291 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL6      net (fanout=32)       0.833   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.083ns (1.262ns logic, 4.821ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.156ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.083ns (Levels of Logic = 2)
  Clock Path Skew:      0.237ns (4.291 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL4      net (fanout=32)       0.833   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.083ns (1.262ns logic, 4.821ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.096ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11 (FF)
  Data Path Delay:      5.927ns (Levels of Logic = 3)
  Clock Path Skew:      0.141ns (4.195 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y88.A3       net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C3       net (fanout=26)       0.933   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y82.C6       net (fanout=4)        0.477   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y82.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X3Y82.SR       net (fanout=2)        0.300   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X3Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    -------------------------------------------------  ---------------------------
    Total                                      5.927ns (1.279ns logic, 4.648ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  6.094ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10 (FF)
  Data Path Delay:      5.925ns (Levels of Logic = 3)
  Clock Path Skew:      0.141ns (4.195 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y88.A3       net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C3       net (fanout=26)       0.933   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y82.C6       net (fanout=4)        0.477   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y82.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X3Y82.SR       net (fanout=2)        0.300   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X3Y82.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    -------------------------------------------------  ---------------------------
    Total                                      5.925ns (1.277ns logic, 4.648ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  6.082ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.009ns (Levels of Logic = 2)
  Clock Path Skew:      0.237ns (4.291 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       0.759   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.009ns (1.262ns logic, 4.747ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.082ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.009ns (Levels of Logic = 2)
  Clock Path Skew:      0.237ns (4.291 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       0.759   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.009ns (1.262ns logic, 4.747ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.082ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.009ns (Levels of Logic = 2)
  Clock Path Skew:      0.237ns (4.291 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       0.759   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.009ns (1.262ns logic, 4.747ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.082ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.009ns (Levels of Logic = 2)
  Clock Path Skew:      0.237ns (4.291 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       0.759   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.009ns (1.262ns logic, 4.747ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.080ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.024ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.308 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL0      net (fanout=32)       0.774   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.024ns (1.262ns logic, 4.762ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.080ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.024ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.308 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL3      net (fanout=32)       0.774   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.024ns (1.262ns logic, 4.762ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.080ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9 (FF)
  Data Path Delay:      5.925ns (Levels of Logic = 3)
  Clock Path Skew:      0.155ns (4.209 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y88.A3       net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C3       net (fanout=26)       0.933   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y82.C6       net (fanout=4)        0.477   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y82.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X4Y82.SR       net (fanout=2)        0.298   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X4Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    -------------------------------------------------  ---------------------------
    Total                                      5.925ns (1.279ns logic, 4.646ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  6.080ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.024ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.308 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL1      net (fanout=32)       0.774   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.024ns (1.262ns logic, 4.762ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.080ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.024ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.308 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y88.A3          net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y81.A1          net (fanout=26)       1.050   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL2      net (fanout=32)       0.774   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.024ns (1.262ns logic, 4.762ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.074ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8 (FF)
  Data Path Delay:      5.919ns (Levels of Logic = 3)
  Clock Path Skew:      0.155ns (4.209 - 4.054)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y88.A3       net (fanout=295)      2.938   rst0/rstoutl_1
    SLICE_X4Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y84.C3       net (fanout=26)       0.933   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y84.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y82.C6       net (fanout=4)        0.477   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y82.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X4Y82.SR       net (fanout=2)        0.298   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X4Y82.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    -------------------------------------------------  ---------------------------
    Total                                      5.919ns (1.273ns logic, 4.646ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.046ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      3.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.630ns (3.942 - 4.572)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X24Y79.A2      net (fanout=2)        2.375   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X24Y79.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X24Y79.B6      net (fanout=3)        0.163   lock
    SLICE_X24Y79.CLK     Tas                   0.003   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.568ns logic, 2.538ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  3.973ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      3.973ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y101.A1     net (fanout=68)       3.523   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.973ns (0.450ns logic, 3.523ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Delay:                  3.973ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      3.973ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y101.A1     net (fanout=68)       3.523   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.973ns (0.450ns logic, 3.523ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Delay:                  3.930ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.930ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y101.C1     net (fanout=68)       3.480   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.450ns logic, 3.480ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  3.930ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.930ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y101.C1     net (fanout=68)       3.480   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.450ns logic, 3.480ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  3.801ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      3.801ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.A1      net (fanout=68)       3.351   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (0.450ns logic, 3.351ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay:                  3.801ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      3.801ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.A1      net (fanout=68)       3.351   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (0.450ns logic, 3.351ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay:                  3.796ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.B1      net (fanout=68)       3.346   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (0.450ns logic, 3.346ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Delay:                  3.796ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.B1      net (fanout=68)       3.346   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (0.450ns logic, 3.346ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Delay:                  3.761ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.761ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.C1      net (fanout=68)       3.311   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (0.450ns logic, 3.311ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay:                  3.761ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.761ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y99.C1      net (fanout=68)       3.311   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (0.450ns logic, 3.311ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay:                  3.676ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1 (RAM)
  Data Path Delay:      3.676ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y99.A1       net (fanout=68)       3.226   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (0.450ns logic, 3.226ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay:                  3.676ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA (RAM)
  Data Path Delay:      3.676ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y99.A1       net (fanout=68)       3.226   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (0.450ns logic, 3.226ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay:                  3.671ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1 (RAM)
  Data Path Delay:      3.671ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y99.B1       net (fanout=68)       3.221   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (0.450ns logic, 3.221ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay:                  3.671ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB (RAM)
  Data Path Delay:      3.671ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y99.B1       net (fanout=68)       3.221   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (0.450ns logic, 3.221ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay:                  3.648ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.648ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y99.C1       net (fanout=68)       3.198   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (0.450ns logic, 3.198ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay:                  3.648ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.648ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y99.C1       net (fanout=68)       3.198   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (0.450ns logic, 3.198ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay:                  3.617ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.617ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y98.C1       net (fanout=68)       3.167   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (0.450ns logic, 3.167ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay:                  3.617ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.617ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y98.C1       net (fanout=68)       3.167   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (0.450ns logic, 3.167ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay:                  3.465ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1 (RAM)
  Data Path Delay:      3.465ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y98.A1       net (fanout=68)       3.015   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (0.450ns logic, 3.015ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  3.465ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA (RAM)
  Data Path Delay:      3.465ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y98.A1       net (fanout=68)       3.015   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (0.450ns logic, 3.015ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  3.460ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1 (RAM)
  Data Path Delay:      3.460ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y98.B1       net (fanout=68)       3.010   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (0.450ns logic, 3.010ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  3.460ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB (RAM)
  Data Path Delay:      3.460ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y98.B1       net (fanout=68)       3.010   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (0.450ns logic, 3.010ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  3.316ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.316ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y99.C2       net (fanout=68)       2.866   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (0.450ns logic, 2.866ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  3.316ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.316ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y74.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y99.C2       net (fanout=68)       2.866   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (0.450ns logic, 2.866ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.207ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.024ns (Levels of Logic = 7)
  Clock Path Skew:      3.595ns (5.195 - 1.600)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y66.BQ         Tcko                  0.450   dvi.dvi0/r.int_reg_4_3
                                                          dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.B3         net (fanout=5)        0.930   dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.COUT       Topcyb                0.501   ua1.uart1/r.debug
                                                          dvi.dvi0/Msub__sub0001_lut(1)_INV_0
                                                          dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.COUT       Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                          dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X71Y68.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X71Y68.COUT       Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                          dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X71Y69.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X71Y69.CMUX       Tcinc                 0.334   dvi.dvi0/_sub0001(15)
                                                          dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X70Y70.A1         net (fanout=1)        0.902   dvi.dvi0/_sub0001(14)
    SLICE_X70Y70.BMUX       Topab                 0.621   dvi.dvi0/v1_fifo_ren_cmp_eq0000
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y63.C2         net (fanout=3)        1.281   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y63.C          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y63.B3         net (fanout=1)        0.432   N875
    SLICE_X71Y63.B          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut
    RAMB36_X3Y10.ENARDENL   net (fanout=1)        1.763   dvi.dvi0/read_en_clut
    RAMB36_X3Y10.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.024ns (2.716ns logic, 5.308ns route)
                                                          (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Delay:                  5.141ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.958ns (Levels of Logic = 6)
  Clock Path Skew:      3.595ns (5.195 - 1.600)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y66.BQ         Tcko                  0.450   dvi.dvi0/r.int_reg_4_3
                                                          dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.B3         net (fanout=5)        0.930   dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.COUT       Topcyb                0.501   ua1.uart1/r.debug
                                                          dvi.dvi0/Msub__sub0001_lut(1)_INV_0
                                                          dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.BMUX       Tcinb                 0.335   dvi.dvi0/Msub__sub0001_cy(7)
                                                          dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X70Y69.B1         net (fanout=1)        0.891   dvi.dvi0/_sub0001(5)
    SLICE_X70Y69.COUT       Topcyb                0.501   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(1)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.CIN        net (fanout=1)        0.010   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.BMUX       Tcinb                 0.262   dvi.dvi0/v1_fifo_ren_cmp_eq0000
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y63.C2         net (fanout=3)        1.281   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y63.C          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y63.B3         net (fanout=1)        0.432   N875
    SLICE_X71Y63.B          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut
    RAMB36_X3Y10.ENARDENL   net (fanout=1)        1.763   dvi.dvi0/read_en_clut
    RAMB36_X3Y10.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.958ns (2.651ns logic, 5.307ns route)
                                                          (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Delay:                  5.127ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.944ns (Levels of Logic = 7)
  Clock Path Skew:      3.595ns (5.195 - 1.600)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y66.BQ         Tcko                  0.450   dvi.dvi0/r.int_reg_4_3
                                                          dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.B3         net (fanout=5)        0.930   dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.COUT       Topcyb                0.501   ua1.uart1/r.debug
                                                          dvi.dvi0/Msub__sub0001_lut(1)_INV_0
                                                          dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.COUT       Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                          dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X71Y68.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X71Y68.BMUX       Tcinb                 0.335   dvi.dvi0/Msub__sub0001_cy(11)
                                                          dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X70Y69.D1         net (fanout=1)        0.882   dvi.dvi0/_sub0001(9)
    SLICE_X70Y69.COUT       Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.CIN        net (fanout=1)        0.010   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.BMUX       Tcinb                 0.262   dvi.dvi0/v1_fifo_ren_cmp_eq0000
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y63.C2         net (fanout=3)        1.281   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y63.C          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y63.B3         net (fanout=1)        0.432   N875
    SLICE_X71Y63.B          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut
    RAMB36_X3Y10.ENARDENL   net (fanout=1)        1.763   dvi.dvi0/read_en_clut
    RAMB36_X3Y10.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.944ns (2.646ns logic, 5.298ns route)
                                                          (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Delay:                  5.048ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.865ns (Levels of Logic = 7)
  Clock Path Skew:      3.595ns (5.195 - 1.600)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y66.BQ         Tcko                  0.450   dvi.dvi0/r.int_reg_4_3
                                                          dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.B3         net (fanout=5)        0.930   dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.COUT       Topcyb                0.501   ua1.uart1/r.debug
                                                          dvi.dvi0/Msub__sub0001_lut(1)_INV_0
                                                          dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.COUT       Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                          dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X71Y68.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X71Y68.CMUX       Tcinc                 0.334   dvi.dvi0/Msub__sub0001_cy(11)
                                                          dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X70Y69.D2         net (fanout=1)        0.804   dvi.dvi0/_sub0001(10)
    SLICE_X70Y69.COUT       Topcyd                0.392   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(3)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.CIN        net (fanout=1)        0.010   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.BMUX       Tcinb                 0.262   dvi.dvi0/v1_fifo_ren_cmp_eq0000
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y63.C2         net (fanout=3)        1.281   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y63.C          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y63.B3         net (fanout=1)        0.432   N875
    SLICE_X71Y63.B          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut
    RAMB36_X3Y10.ENARDENL   net (fanout=1)        1.763   dvi.dvi0/read_en_clut
    RAMB36_X3Y10.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.865ns (2.645ns logic, 5.220ns route)
                                                          (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Delay:                  5.025ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.842ns (Levels of Logic = 6)
  Clock Path Skew:      3.595ns (5.195 - 1.600)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y66.BQ         Tcko                  0.450   dvi.dvi0/r.int_reg_4_3
                                                          dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.B3         net (fanout=5)        0.930   dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.COUT       Topcyb                0.501   ua1.uart1/r.debug
                                                          dvi.dvi0/Msub__sub0001_lut(1)_INV_0
                                                          dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.DMUX       Tcind                 0.402   dvi.dvi0/Msub__sub0001_cy(7)
                                                          dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X70Y69.C2         net (fanout=1)        0.786   dvi.dvi0/_sub0001(7)
    SLICE_X70Y69.COUT       Topcyc                0.423   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(2)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.CIN        net (fanout=1)        0.010   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.BMUX       Tcinb                 0.262   dvi.dvi0/v1_fifo_ren_cmp_eq0000
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y63.C2         net (fanout=3)        1.281   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y63.C          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y63.B3         net (fanout=1)        0.432   N875
    SLICE_X71Y63.B          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut
    RAMB36_X3Y10.ENARDENL   net (fanout=1)        1.763   dvi.dvi0/read_en_clut
    RAMB36_X3Y10.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.842ns (2.640ns logic, 5.202ns route)
                                                          (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay:                  5.022ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.839ns (Levels of Logic = 7)
  Clock Path Skew:      3.595ns (5.195 - 1.600)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y66.BQ         Tcko                  0.450   dvi.dvi0/r.int_reg_4_3
                                                          dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.B3         net (fanout=5)        0.930   dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.COUT       Topcyb                0.501   ua1.uart1/r.debug
                                                          dvi.dvi0/Msub__sub0001_lut(1)_INV_0
                                                          dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.COUT       Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(7)
                                                          dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X71Y68.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X71Y68.COUT       Tbyp                  0.104   dvi.dvi0/Msub__sub0001_cy(11)
                                                          dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X71Y69.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(11)
    SLICE_X71Y69.AMUX       Tcina                 0.271   dvi.dvi0/_sub0001(15)
                                                          dvi.dvi0/Msub__sub0001_xor(15)
    SLICE_X70Y70.A2         net (fanout=1)        0.780   dvi.dvi0/_sub0001(12)
    SLICE_X70Y70.BMUX       Topab                 0.621   dvi.dvi0/v1_fifo_ren_cmp_eq0000
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(4)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y63.C2         net (fanout=3)        1.281   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y63.C          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y63.B3         net (fanout=1)        0.432   N875
    SLICE_X71Y63.B          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut
    RAMB36_X3Y10.ENARDENL   net (fanout=1)        1.763   dvi.dvi0/read_en_clut
    RAMB36_X3Y10.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.839ns (2.653ns logic, 5.186ns route)
                                                          (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Delay:                  5.003ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.003ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=82)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (0.794ns logic, 4.209ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  5.003ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.003ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=82)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (0.794ns logic, 4.209ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  5.002ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.002ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=82)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (0.794ns logic, 4.208ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  5.002ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.002ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=82)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (0.794ns logic, 4.208ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  5.000ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.000ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=82)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (0.794ns logic, 4.206ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  5.000ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.000ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=82)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (0.794ns logic, 4.206ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.999ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.999ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=82)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.999ns (0.794ns logic, 4.205ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.999ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.999ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=82)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.999ns (0.794ns logic, 4.205ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.996ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.996ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=82)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (0.794ns logic, 4.202ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.996ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.996ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=82)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (0.794ns logic, 4.202ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.994ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.994ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=82)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.994ns (0.794ns logic, 4.200ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.994ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.994ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=82)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.994ns (0.794ns logic, 4.200ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.992ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      4.992ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=82)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.992ns (0.794ns logic, 4.198ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.992ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      4.992ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=82)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.992ns (0.794ns logic, 4.198ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.988ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.988ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=82)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.988ns (0.794ns logic, 4.194ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.988ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      4.988ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=82)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.988ns (0.794ns logic, 4.194ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.985ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      4.985ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C1      net (fanout=3)        0.859   dvi.dvi0/r.clk_sel_1
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=82)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      4.985ns (0.794ns logic, 4.191ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  4.976ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_2_2 (FF)
  Destination:          dvi.dvi0/t.hsync2 (FF)
  Data Path Delay:      7.560ns (Levels of Logic = 6)
  Clock Path Skew:      3.362ns (4.928 - 1.566)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_2_2 to dvi.dvi0/t.hsync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.CQ      Tcko                  0.471   dvi.dvi0/r.int_reg_2_3
                                                       dvi.dvi0/r.int_reg_2_2
    SLICE_X60Y67.C1      net (fanout=2)        1.036   dvi.dvi0/r.int_reg_2_2
    SLICE_X60Y67.COUT    Topcyc                0.409   dvi.dvi0/r.int_reg_1_3
                                                       dvi.dvi0/Madd__add0000_lut(2)
                                                       dvi.dvi0/Madd__add0000_cy(3)
    SLICE_X60Y68.CIN     net (fanout=1)        0.000   dvi.dvi0/Madd__add0000_cy(3)
    SLICE_X60Y68.AMUX    Tcina                 0.274   dvi.dvi0/r.int_reg_1_11
                                                       dvi.dvi0/Madd__add0000_cy(7)
    SLICE_X61Y68.A1      net (fanout=3)        0.866   dvi.dvi0/_add0000(4)
    SLICE_X61Y68.COUT    Topcya                0.509   dvi.dvi0/Madd__add0001_cy(7)
                                                       dvi.dvi0/Madd__add0001_lut(4)
                                                       dvi.dvi0/Madd__add0001_cy(7)
    SLICE_X61Y69.CIN     net (fanout=1)        0.000   dvi.dvi0/Madd__add0001_cy(7)
    SLICE_X61Y69.DMUX    Tcind                 0.402   dvi.dvi0/Madd__add0001_cy(11)
                                                       dvi.dvi0/Madd__add0001_cy(11)
    SLICE_X65Y68.B1      net (fanout=1)        1.178   dvi.dvi0/_add0001(11)
    SLICE_X65Y68.DMUX    Topbd                 0.727   dvi.dvi0/Mcompar_v1.hsync_cmp_lt0000_cy(7)
                                                       dvi.dvi0/Mcompar_v1.hsync_cmp_lt0000_lut(5)
                                                       dvi.dvi0/Mcompar_v1.hsync_cmp_lt0000_cy(7)
    SLICE_X73Y62.D1      net (fanout=2)        1.660   dvi.dvi0/Mcompar_v1.hsync_cmp_lt0000_cy(7)
    SLICE_X73Y62.CLK     Tas                   0.028   dvi.dvi0/t.hsync2
                                                       dvi.dvi0/tin_hsync21
                                                       dvi.dvi0/t.hsync2
    -------------------------------------------------  ---------------------------
    Total                                      7.560ns (2.820ns logic, 4.740ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Delay:                  4.963ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/r.int_reg_4_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.780ns (Levels of Logic = 6)
  Clock Path Skew:      3.595ns (5.195 - 1.600)
  Source Clock:         clkm rising
  Destination Clock:    clkvga rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/r.int_reg_4_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y66.BQ         Tcko                  0.450   dvi.dvi0/r.int_reg_4_3
                                                          dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.B3         net (fanout=5)        0.930   dvi.dvi0/r.int_reg_4_1
    SLICE_X71Y66.COUT       Topcyb                0.501   ua1.uart1/r.debug
                                                          dvi.dvi0/Msub__sub0001_lut(1)_INV_0
                                                          dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.CIN        net (fanout=1)        0.000   dvi.dvi0/Msub__sub0001_cy(3)
    SLICE_X71Y67.AMUX       Tcina                 0.271   dvi.dvi0/Msub__sub0001_cy(7)
                                                          dvi.dvi0/Msub__sub0001_cy(7)
    SLICE_X70Y69.B3         net (fanout=1)        0.777   dvi.dvi0/_sub0001(4)
    SLICE_X70Y69.COUT       Topcyb                0.501   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(1)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.CIN        net (fanout=1)        0.010   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.BMUX       Tcinb                 0.262   dvi.dvi0/v1_fifo_ren_cmp_eq0000
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y63.C2         net (fanout=3)        1.281   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y63.C          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y63.B3         net (fanout=1)        0.432   N875
    SLICE_X71Y63.B          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut
    RAMB36_X3Y10.ENARDENL   net (fanout=1)        1.763   dvi.dvi0/read_en_clut
    RAMB36_X3Y10.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.780ns (2.587ns logic, 5.193ns route)
                                                          (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.380ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      2.380ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.CQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X49Y73.C4      net (fanout=2)        0.498   clk25
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (0.544ns logic, 1.836ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.391ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.391ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.C5      net (fanout=1)        1.959   dvi.dvictrl0/lclk40
    SLICE_X49Y73.C       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.338   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (0.094ns logic, 3.297ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.207ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      4.795ns (Levels of Logic = 4)
  Clock Path Skew:      -3.634ns (1.663 - 5.297)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y63.DQ      Tcko                  0.450   dvi.dvi0/t.fifo_en
                                                       dvi.dvi0/t.fifo_en
    SLICE_X58Y68.A4      net (fanout=12)       1.222   dvi.dvi0/t.fifo_en
    SLICE_X58Y68.A       Tilo                  0.094   dvi.dvi0/r_enable_or0000
                                                       apb0/rin_prdata(3)1009
    SLICE_X55Y68.B6      net (fanout=1)        0.300   apb0/rin_prdata(3)1009
    SLICE_X55Y68.B       Tilo                  0.094   apb0/rin_prdata(3)990
                                                       apb0/rin_prdata(3)1018
    SLICE_X49Y68.D1      net (fanout=1)        0.997   apb0/rin_prdata(3)1018
    SLICE_X49Y68.D       Tilo                  0.094   apb0/rin_prdata(3)1086
                                                       apb0/rin_prdata(3)1086
    SLICE_X26Y62.A6      net (fanout=1)        1.518   apb0/rin_prdata(3)1086
    SLICE_X26Y62.CLK     Tas                   0.026   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)11151
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.758ns logic, 4.037ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  8.560ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      4.014ns (Levels of Logic = 2)
  Clock Path Skew:      -3.768ns (1.447 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X51Y85.A2      net (fanout=34)       2.650   dvi.dvi0/r.status_cst
    SLICE_X51Y85.CLK     Tas                   0.026   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000401
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (0.591ns logic, 3.423ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  8.558ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      4.012ns (Levels of Logic = 2)
  Clock Path Skew:      -3.768ns (1.447 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X51Y85.B2      net (fanout=34)       2.647   dvi.dvi0/r.status_cst
    SLICE_X51Y85.CLK     Tas                   0.027   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000421
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (0.592ns logic, 3.420ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  8.327ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      3.781ns (Levels of Logic = 2)
  Clock Path Skew:      -3.768ns (1.447 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X51Y85.D4      net (fanout=34)       2.415   dvi.dvi0/r.status_cst
    SLICE_X51Y85.CLK     Tas                   0.028   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000461
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.593ns logic, 3.188ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  8.326ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      3.780ns (Levels of Logic = 2)
  Clock Path Skew:      -3.768ns (1.447 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X51Y85.C4      net (fanout=34)       2.413   dvi.dvi0/r.status_cst
    SLICE_X51Y85.CLK     Tas                   0.029   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000441
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (0.594ns logic, 3.186ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  8.236ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_22 (FF)
  Data Path Delay:      3.719ns (Levels of Logic = 2)
  Clock Path Skew:      -3.739ns (1.476 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y84.A3      net (fanout=34)       2.355   dvi.dvi0/r.status_cst
    SLICE_X50Y84.CLK     Tas                   0.026   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000321
                                                       dvi.dvi0/r.adress_22
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (0.591ns logic, 3.128ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  8.230ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_23 (FF)
  Data Path Delay:      3.713ns (Levels of Logic = 2)
  Clock Path Skew:      -3.739ns (1.476 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y84.B3      net (fanout=34)       2.348   dvi.dvi0/r.status_cst
    SLICE_X50Y84.CLK     Tas                   0.027   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000341
                                                       dvi.dvi0/r.adress_23
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.592ns logic, 3.121ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  8.229ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      3.690ns (Levels of Logic = 2)
  Clock Path Skew:      -3.761ns (1.454 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X51Y83.A3      net (fanout=34)       2.326   dvi.dvi0/r.status_cst
    SLICE_X51Y83.CLK     Tas                   0.026   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000501
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.591ns logic, 3.099ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay:                  8.227ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_31 (FF)
  Data Path Delay:      3.688ns (Levels of Logic = 2)
  Clock Path Skew:      -3.761ns (1.454 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X51Y83.B3      net (fanout=34)       2.323   dvi.dvi0/r.status_cst
    SLICE_X51Y83.CLK     Tas                   0.027   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000521
                                                       dvi.dvi0/r.adress_31
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (0.592ns logic, 3.096ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  8.224ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_14 (FF)
  Data Path Delay:      3.710ns (Levels of Logic = 2)
  Clock Path Skew:      -3.736ns (1.479 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y83.A3      net (fanout=34)       2.346   dvi.dvi0/r.status_cst
    SLICE_X50Y83.CLK     Tas                   0.026   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000141
                                                       dvi.dvi0/r.adress_14
    -------------------------------------------------  ---------------------------
    Total                                      3.710ns (0.591ns logic, 3.119ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  8.218ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_15 (FF)
  Data Path Delay:      3.704ns (Levels of Logic = 2)
  Clock Path Skew:      -3.736ns (1.479 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y83.B3      net (fanout=34)       2.339   dvi.dvi0/r.status_cst
    SLICE_X50Y83.CLK     Tas                   0.027   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000161
                                                       dvi.dvi0/r.adress_15
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (0.592ns logic, 3.112ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay:                  8.199ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_18 (FF)
  Data Path Delay:      3.687ns (Levels of Logic = 2)
  Clock Path Skew:      -3.734ns (1.481 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y82.A2      net (fanout=34)       2.323   dvi.dvi0/r.status_cst
    SLICE_X50Y82.CLK     Tas                   0.026   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000221
                                                       dvi.dvi0/r.adress_18
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (0.591ns logic, 3.096ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay:                  8.191ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_19 (FF)
  Data Path Delay:      3.679ns (Levels of Logic = 2)
  Clock Path Skew:      -3.734ns (1.481 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y82.B2      net (fanout=34)       2.314   dvi.dvi0/r.status_cst
    SLICE_X50Y82.CLK     Tas                   0.027   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000241
                                                       dvi.dvi0/r.adress_19
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (0.592ns logic, 3.087ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  8.175ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_20 (FF)
  Data Path Delay:      3.663ns (Levels of Logic = 2)
  Clock Path Skew:      -3.734ns (1.481 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y82.C3      net (fanout=34)       2.296   dvi.dvi0/r.status_cst
    SLICE_X50Y82.CLK     Tas                   0.029   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000281
                                                       dvi.dvi0/r.adress_20
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (0.594ns logic, 3.069ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay:                  8.079ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_21 (FF)
  Data Path Delay:      3.567ns (Levels of Logic = 2)
  Clock Path Skew:      -3.734ns (1.481 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y82.D6      net (fanout=34)       2.201   dvi.dvi0/r.status_cst
    SLICE_X50Y82.CLK     Tas                   0.028   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000301
                                                       dvi.dvi0/r.adress_21
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (0.593ns logic, 2.974ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay:                  8.029ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_25 (FF)
  Data Path Delay:      3.512ns (Levels of Logic = 2)
  Clock Path Skew:      -3.739ns (1.476 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y84.D5      net (fanout=34)       2.146   dvi.dvi0/r.status_cst
    SLICE_X50Y84.CLK     Tas                   0.028   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000381
                                                       dvi.dvi0/r.adress_25
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (0.593ns logic, 2.919ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  8.017ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_24 (FF)
  Data Path Delay:      3.500ns (Levels of Logic = 2)
  Clock Path Skew:      -3.739ns (1.476 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y84.C5      net (fanout=34)       2.133   dvi.dvi0/r.status_cst
    SLICE_X50Y84.CLK     Tas                   0.029   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000361
                                                       dvi.dvi0/r.adress_24
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (0.594ns logic, 2.906ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  8.017ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_17 (FF)
  Data Path Delay:      3.503ns (Levels of Logic = 2)
  Clock Path Skew:      -3.736ns (1.479 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y83.D5      net (fanout=34)       2.137   dvi.dvi0/r.status_cst
    SLICE_X50Y83.CLK     Tas                   0.028   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000201
                                                       dvi.dvi0/r.adress_17
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (0.593ns logic, 2.910ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  8.005ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_16 (FF)
  Data Path Delay:      3.491ns (Levels of Logic = 2)
  Clock Path Skew:      -3.736ns (1.479 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B6      net (fanout=70)       0.773   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y60.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X50Y83.C5      net (fanout=34)       2.124   dvi.dvi0/r.status_cst
    SLICE_X50Y83.CLK     Tas                   0.029   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000181
                                                       dvi.dvi0/r.adress_16
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (0.594ns logic, 2.897ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  7.996ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      3.728ns (Levels of Logic = 2)
  Clock Path Skew:      -3.490ns (1.725 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X60Y66.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X70Y61.D2         net (fanout=70)       1.288   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y61.D          Tilo                  0.094   dvi.dvi0/N49
                                                          dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X70Y59.B2         net (fanout=9)        0.830   dvi.dvi0/N49
    SLICE_X70Y59.B          Tilo                  0.094   dvi.dvi0/r.ram_address_7
                                                          dvi.dvi0/v_ram_address_mux0002(1)1
    RAMB36_X2Y11.ADDRBL7    net (fanout=1)        0.604   dvi.dvi0/write_pointer_fifo(1)
    RAMB36_X2Y11.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         3.728ns (1.006ns logic, 2.722ns route)
                                                          (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Delay:                  7.993ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      3.447ns (Levels of Logic = 1)
  Clock Path Skew:      -3.768ns (1.447 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X50Y79.A2      net (fanout=70)       1.865   dvi.dvi0/sync_c.s3_1
    SLICE_X50Y79.A       Tilo                  0.094   dvi.dvi0/r.int_reg_5_15
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X51Y85.CE      net (fanout=10)       0.788   dvi.dvi0/r_adress_not0002
    SLICE_X51Y85.CLK     Tceck                 0.229   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (0.794ns logic, 2.653ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  7.993ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      3.447ns (Levels of Logic = 1)
  Clock Path Skew:      -3.768ns (1.447 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X50Y79.A2      net (fanout=70)       1.865   dvi.dvi0/sync_c.s3_1
    SLICE_X50Y79.A       Tilo                  0.094   dvi.dvi0/r.int_reg_5_15
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X51Y85.CE      net (fanout=10)       0.788   dvi.dvi0/r_adress_not0002
    SLICE_X51Y85.CLK     Tceck                 0.229   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (0.794ns logic, 2.653ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  7.993ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      3.447ns (Levels of Logic = 1)
  Clock Path Skew:      -3.768ns (1.447 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X50Y79.A2      net (fanout=70)       1.865   dvi.dvi0/sync_c.s3_1
    SLICE_X50Y79.A       Tilo                  0.094   dvi.dvi0/r.int_reg_5_15
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X51Y85.CE      net (fanout=10)       0.788   dvi.dvi0/r_adress_not0002
    SLICE_X51Y85.CLK     Tceck                 0.229   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (0.794ns logic, 2.653ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  7.993ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      3.447ns (Levels of Logic = 1)
  Clock Path Skew:      -3.768ns (1.447 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X50Y79.A2      net (fanout=70)       1.865   dvi.dvi0/sync_c.s3_1
    SLICE_X50Y79.A       Tilo                  0.094   dvi.dvi0/r.int_reg_5_15
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X51Y85.CE      net (fanout=10)       0.788   dvi.dvi0/r_adress_not0002
    SLICE_X51Y85.CLK     Tceck                 0.229   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (0.794ns logic, 2.653ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  7.989ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_17 (FF)
  Data Path Delay:      3.475ns (Levels of Logic = 1)
  Clock Path Skew:      -3.736ns (1.479 - 5.215)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X50Y79.A2      net (fanout=70)       1.865   dvi.dvi0/sync_c.s3_1
    SLICE_X50Y79.A       Tilo                  0.094   dvi.dvi0/r.int_reg_5_15
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X50Y83.CE      net (fanout=10)       0.816   dvi.dvi0/r_adress_not0002
    SLICE_X50Y83.CLK     Tceck                 0.229   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/r.adress_17
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (0.794ns logic, 2.681ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  7.311ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.199ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X80Y52.C1         net (fanout=48)       1.380   dvi.dvi0/N47
    SLICE_X80Y52.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y10.ADDRAL12   net (fanout=1)        0.838   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.199ns (1.565ns logic, 5.634ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  7.303ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.191ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X80Y52.C1         net (fanout=48)       1.380   dvi.dvi0/N47
    SLICE_X80Y52.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y10.ADDRAL12   net (fanout=1)        0.838   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.191ns (1.562ns logic, 5.629ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  7.242ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.130ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y53.C1         net (fanout=48)       1.320   dvi.dvi0/N47
    SLICE_X76Y53.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y10.ADDRAL13   net (fanout=1)        0.829   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.130ns (1.565ns logic, 5.565ns route)
                                                          (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay:                  7.234ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.122ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y53.C1         net (fanout=48)       1.320   dvi.dvi0/N47
    SLICE_X76Y53.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y10.ADDRAL13   net (fanout=1)        0.829   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.122ns (1.562ns logic, 5.560ns route)
                                                          (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay:                  7.008ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.896ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A1         net (fanout=15)       0.919   dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X88Y53.D3         net (fanout=8)        1.420   dvi.dvi0/N77
    SLICE_X88Y53.D          Tilo                  0.094   dvi.dvi0/r.datain_clut_19
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y10.ADDRAL7    net (fanout=1)        0.547   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.896ns (1.565ns logic, 5.331ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  7.000ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.888ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A1         net (fanout=15)       0.919   dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X88Y53.D3         net (fanout=8)        1.420   dvi.dvi0/N77
    SLICE_X88Y53.D          Tilo                  0.094   dvi.dvi0/r.datain_clut_19
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y10.ADDRAL7    net (fanout=1)        0.547   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.888ns (1.562ns logic, 5.326ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  6.911ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.799ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A1         net (fanout=15)       0.919   dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X79Y52.A1         net (fanout=8)        1.028   dvi.dvi0/N77
    SLICE_X79Y52.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y10.ADDRAL10   net (fanout=1)        0.842   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.799ns (1.565ns logic, 5.234ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  6.903ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.791ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A1         net (fanout=15)       0.919   dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X79Y52.A1         net (fanout=8)        1.028   dvi.dvi0/N77
    SLICE_X79Y52.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y10.ADDRAL10   net (fanout=1)        0.842   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.791ns (1.562ns logic, 5.229ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  6.854ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.hcounter_4 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.784ns (Levels of Logic = 4)
  Clock Path Skew:      0.237ns (1.477 - 1.240)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.hcounter_4 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y67.AQ         Tcko                  0.471   dvi.dvi0/t.hcounter_7
                                                          dvi.dvi0/t.hcounter_4
    SLICE_X70Y69.B2         net (fanout=7)        1.462   dvi.dvi0/t.hcounter_4
    SLICE_X70Y69.COUT       Topcyb                0.501   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_lut(1)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.CIN        net (fanout=1)        0.010   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(3)
    SLICE_X70Y70.BMUX       Tcinb                 0.262   dvi.dvi0/v1_fifo_ren_cmp_eq0000
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0000_cy(5)
    SLICE_X71Y63.C2         net (fanout=3)        1.281   dvi.dvi0/v1_fifo_ren_cmp_eq0000
    SLICE_X71Y63.C          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y63.B3         net (fanout=1)        0.432   N875
    SLICE_X71Y63.B          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut
    RAMB36_X3Y10.ENARDENL   net (fanout=1)        1.763   dvi.dvi0/read_en_clut
    RAMB36_X3Y10.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.784ns (1.836ns logic, 4.948ns route)
                                                          (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay:                  6.831ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.719ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A1         net (fanout=15)       0.919   dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X80Y52.C2         net (fanout=8)        0.952   dvi.dvi0/N77
    SLICE_X80Y52.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y10.ADDRAL12   net (fanout=1)        0.838   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.719ns (1.565ns logic, 5.154ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay:                  6.823ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.711ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A1         net (fanout=15)       0.919   dvi.dvi0/v1_lock_mux0002
    SLICE_X74Y52.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X80Y52.C2         net (fanout=8)        0.952   dvi.dvi0/N77
    SLICE_X80Y52.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y10.ADDRAL12   net (fanout=1)        0.838   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.711ns (1.562ns logic, 5.149ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay:                  6.743ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.631ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y53.D6         net (fanout=48)       0.958   dvi.dvi0/N47
    SLICE_X76Y53.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X3Y10.ADDRAL11   net (fanout=1)        0.692   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.631ns (1.565ns logic, 5.066ns route)
                                                          (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay:                  6.735ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.623ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X76Y53.D6         net (fanout=48)       0.958   dvi.dvi0/N47
    SLICE_X76Y53.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X3Y10.ADDRAL11   net (fanout=1)        0.692   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.623ns (1.562ns logic, 5.061ns route)
                                                          (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay:                  6.722ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.610ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y52.A6         net (fanout=48)       0.787   dvi.dvi0/N47
    SLICE_X79Y52.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y10.ADDRAL10   net (fanout=1)        0.842   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.610ns (1.565ns logic, 5.045ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay:                  6.714ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.602ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y52.A6         net (fanout=48)       0.787   dvi.dvi0/N47
    SLICE_X79Y52.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y10.ADDRAL10   net (fanout=1)        0.842   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.602ns (1.562ns logic, 5.040ns route)
                                                          (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay:                  6.676ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.564ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X88Y53.D2         net (fanout=48)       1.036   dvi.dvi0/N47
    SLICE_X88Y53.D          Tilo                  0.094   dvi.dvi0/r.datain_clut_19
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y10.ADDRAL7    net (fanout=1)        0.547   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.564ns (1.565ns logic, 4.999ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  6.668ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.556ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X88Y53.D2         net (fanout=48)       1.036   dvi.dvi0/N47
    SLICE_X88Y53.D          Tilo                  0.094   dvi.dvi0/r.datain_clut_19
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y10.ADDRAL7    net (fanout=1)        0.547   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.556ns (1.562ns logic, 4.994ns route)
                                                          (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  6.588ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.393ns (Levels of Logic = 5)
  Clock Path Skew:      0.112ns (1.394 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y56.C2         net (fanout=15)       1.156   dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y56.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X72Y56.B4         net (fanout=2)        0.677   dvi.dvi0/inc_pointer_mux0004
    SLICE_X72Y56.B          Tilo                  0.094   misc0/ledreg_11_1
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y11.ADDRAL13   net (fanout=1)        0.550   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.393ns (1.565ns logic, 4.828ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay:                  6.587ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.410ns (Levels of Logic = 5)
  Clock Path Skew:      0.130ns (0.699 - 0.569)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y55.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X75Y56.C2         net (fanout=2)        0.740   dvi.dvi0/t.read_pointer_out_1
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X80Y52.C1         net (fanout=48)       1.380   dvi.dvi0/N47
    SLICE_X80Y52.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y10.ADDRAL12   net (fanout=1)        0.838   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.410ns (1.565ns logic, 4.845ns route)
                                                          (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay:                  6.586ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.474ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X81Y53.A6         net (fanout=48)       0.784   dvi.dvi0/N47
    SLICE_X81Y53.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y10.ADDRAL9    net (fanout=1)        0.709   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.474ns (1.565ns logic, 4.909ns route)
                                                          (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Delay:                  6.580ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.385ns (Levels of Logic = 5)
  Clock Path Skew:      0.112ns (1.394 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y56.C2         net (fanout=15)       1.156   dvi.dvi0/v1_lock_mux0002
    SLICE_X73Y56.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X72Y56.B4         net (fanout=2)        0.677   dvi.dvi0/inc_pointer_mux0004
    SLICE_X72Y56.B          Tilo                  0.094   misc0/ledreg_11_1
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y11.ADDRAL13   net (fanout=1)        0.550   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y11.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.385ns (1.562ns logic, 4.823ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay:                  6.579ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.402ns (Levels of Logic = 5)
  Clock Path Skew:      0.130ns (0.699 - 0.569)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y55.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X75Y56.C2         net (fanout=2)        0.740   dvi.dvi0/t.read_pointer_out_1
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X80Y52.C1         net (fanout=48)       1.380   dvi.dvi0/N47
    SLICE_X80Y52.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y10.ADDRAL12   net (fanout=1)        0.838   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.402ns (1.562ns logic, 4.840ns route)
                                                          (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay:                  6.578ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.466ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.D6         net (fanout=3)        0.539   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Topdc                 0.389   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X81Y53.A6         net (fanout=48)       0.784   dvi.dvi0/N47
    SLICE_X81Y53.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y10.ADDRAL9    net (fanout=1)        0.709   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.466ns (1.562ns logic, 4.904ns route)
                                                          (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Delay:                  6.567ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.vcounter_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.519ns (Levels of Logic = 4)
  Clock Path Skew:      0.259ns (1.477 - 1.218)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.vcounter_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y69.AQ         Tcko                  0.450   dvi.dvi0/t.vcounter_3
                                                          dvi.dvi0/t.vcounter_0
    SLICE_X63Y71.A1         net (fanout=7)        1.058   dvi.dvi0/t.vcounter_0
    SLICE_X63Y71.COUT       Topcya                0.509   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0001_cy(3)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0001_lut(0)
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0001_cy(3)
    SLICE_X63Y72.CIN        net (fanout=1)        0.000   dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0001_cy(3)
    SLICE_X63Y72.BMUX       Tcinb                 0.262   dvi.dvi0/v1_fifo_ren_cmp_eq0001
                                                          dvi.dvi0/Mcompar_v1.fifo_ren_cmp_eq0001_cy(5)
    SLICE_X71Y63.C4         net (fanout=6)        1.443   dvi.dvi0/v1_fifo_ren_cmp_eq0001
    SLICE_X71Y63.C          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut_SW1
    SLICE_X71Y63.B3         net (fanout=1)        0.432   N875
    SLICE_X71Y63.B          Tilo                  0.094   N875
                                                          dvi.dvi0/read_en_clut
    RAMB36_X3Y10.ENARDENL   net (fanout=1)        1.763   dvi.dvi0/read_en_clut
    RAMB36_X3Y10.CLKARDCLKL Trcck_RDEN            0.414   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.519ns (1.823ns logic, 4.696ns route)
                                                          (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Delay:                  6.561ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.449ns (Levels of Logic = 5)
  Clock Path Skew:      0.195ns (1.477 - 1.282)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y63.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C1         net (fanout=20)       1.529   dvi.dvi0/t.fifo_ren
    SLICE_X75Y56.C          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y56.C5         net (fanout=1)        0.372   N1046
    SLICE_X77Y56.C          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X73Y52.C6         net (fanout=3)        0.544   dvi.dvi0/v1_lock_and0000
    SLICE_X73Y52.CMUX       Tilo                  0.392   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A5         net (fanout=15)       0.971   dvi.dvi0/v1_lock_mux0002
    SLICE_X91Y51.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X80Y53.A6         net (fanout=48)       0.799   dvi.dvi0/N47
    SLICE_X80Y53.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y10.ADDRAL8    net (fanout=1)        0.669   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.449ns (1.565ns logic, 4.884ns route)
                                                          (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      9.934ns|            0|            0|            0|  28151676597|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     19.868ns|          N/A|            0|            0|  28151676594|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.972ns|      4.562ns|            0|            0|         7320|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.562ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   19.868|         |    2.101|         |
clk_200_n      |    4.046|         |         |         |
clk_200_p      |    4.046|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.229|         |         |         |
clk_200_n      |    4.972|    3.422|    2.393|         |
clk_200_p      |    4.972|    3.422|    2.393|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.229|         |         |         |
clk_200_n      |    4.972|    3.422|    2.393|         |
clk_200_p      |    4.972|    3.422|    2.393|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28151743615 paths, 0 nets, and 38948 connections

Design statistics:
   Minimum period:  19.868ns{1}   (Maximum frequency:  50.332MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 27 23:03:16 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 746 MB



