{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 11:01:43 2005 " "Info: Processing started: Mon Jan 24 11:01:43 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off toplvl -c toplvl " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off toplvl -c toplvl" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplvl EP2C50F484C7 " "Info: Selected device EP2C50F484C7 for design toplvl" {  } {  } 0}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "EP2C50F484C7 " "Info: Compilation Report contains advance information. Specifications for device EP2C50F484C7 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation -- Fitter effort may be decreased to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "51 51 " "Info: No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res10\[9\] " "Info: Pin res10\[9\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res10\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res10[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res10[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res10\[8\] " "Info: Pin res10\[8\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res10\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res10[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res10[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res10\[7\] " "Info: Pin res10\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res10\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res10[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res10[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res10\[6\] " "Info: Pin res10\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res10\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res10[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res10[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res10\[5\] " "Info: Pin res10\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res10\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res10[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res10[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res10\[4\] " "Info: Pin res10\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res10\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res10[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res10[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res10\[3\] " "Info: Pin res10\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res10\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res10[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res10[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res10\[2\] " "Info: Pin res10\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res10\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res10[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res10[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res10\[1\] " "Info: Pin res10\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res10\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res10[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res10[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res10\[0\] " "Info: Pin res10\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res10\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res10[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res10[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[19\] " "Info: Pin res\[19\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[19\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[19] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[18\] " "Info: Pin res\[18\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[18\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[18] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[17\] " "Info: Pin res\[17\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[17\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[17] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[16\] " "Info: Pin res\[16\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[16\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[16] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[15\] " "Info: Pin res\[15\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[15\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[15] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[14\] " "Info: Pin res\[14\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[14\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[14] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[13\] " "Info: Pin res\[13\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[13\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[13] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[12\] " "Info: Pin res\[12\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[12\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[12] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[11\] " "Info: Pin res\[11\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[11\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[11] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[10\] " "Info: Pin res\[10\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[10\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[10] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[9\] " "Info: Pin res\[9\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[8\] " "Info: Pin res\[8\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[7\] " "Info: Pin res\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[6\] " "Info: Pin res\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[5\] " "Info: Pin res\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[4\] " "Info: Pin res\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[3\] " "Info: Pin res\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[2\] " "Info: Pin res\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[1\] " "Info: Pin res\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "res\[0\] " "Info: Pin res\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 17 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "res\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { res[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { res[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op2\[0\] " "Info: Pin op2\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op2\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op2[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op2\[1\] " "Info: Pin op2\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op2\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op2[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op2\[2\] " "Info: Pin op2\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op2\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op2[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op2\[3\] " "Info: Pin op2\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op2\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op2[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op2\[4\] " "Info: Pin op2\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op2\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op2[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op2\[5\] " "Info: Pin op2\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op2\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op2[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op2\[6\] " "Info: Pin op2\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op2\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op2[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op2\[7\] " "Info: Pin op2\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op2\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op2[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op2\[8\] " "Info: Pin op2\[8\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op2\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op2[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op2\[9\] " "Info: Pin op2\[9\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 15 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op2\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op2[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op2[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op1\[0\] " "Info: Pin op1\[0\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op1\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op1[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { clk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op1\[1\] " "Info: Pin op1\[1\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op1\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op1[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op1\[2\] " "Info: Pin op1\[2\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op1\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op1[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op1\[3\] " "Info: Pin op1\[3\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op1\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op1[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op1\[4\] " "Info: Pin op1\[4\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op1\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op1[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op1\[5\] " "Info: Pin op1\[5\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op1\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op1[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op1\[6\] " "Info: Pin op1\[6\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op1\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op1[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op1\[7\] " "Info: Pin op1\[7\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op1\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op1[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op1\[8\] " "Info: Pin op1\[8\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op1\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op1[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "op1\[9\] " "Info: Pin op1\[9\] not assigned to an exact location on the device" {  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "op1\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { op1[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { op1[9] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in IOC_X0_Y22_N0 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in IOC_X0_Y22_N0 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.vhd" 13 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl_cmp.qrpt" Compiler "toplvl" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/temp/mult/db/toplvl.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fld" "" "" { clk } "NODE_NAME" } }  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 3.30 20 30 0 " "Info: Number of I/O pins in group: 50 (unused VREF, 3.30 VCCIO, 20 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: Details of I/O bank before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 42 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 3 34 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  34 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 35 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 32 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 42 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 1 38 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 32 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 35 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: Details of I/O bank after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 42 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 3 34 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  34 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 35 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.30V 30 2 " "Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 30 total pin(s) used --  2 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 42 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 1 38 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 20 12 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 20 total pin(s) used --  12 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 35 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Estimated interconnect usage is 1% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "0 " "Info: Fitter placement operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "0 " "Info: Fitter routing operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EP2C50F484C7 " "Warning: Timing characteristics of device EP2C50F484C7 are preliminary" {  } {  } 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Warning: Found 30 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res10\[9\] 0 " "Warning: Pin res10\[9\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res10\[8\] 0 " "Warning: Pin res10\[8\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res10\[7\] 0 " "Warning: Pin res10\[7\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res10\[6\] 0 " "Warning: Pin res10\[6\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res10\[5\] 0 " "Warning: Pin res10\[5\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res10\[4\] 0 " "Warning: Pin res10\[4\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res10\[3\] 0 " "Warning: Pin res10\[3\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res10\[2\] 0 " "Warning: Pin res10\[2\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res10\[1\] 0 " "Warning: Pin res10\[1\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res10\[0\] 0 " "Warning: Pin res10\[0\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[19\] 0 " "Warning: Pin res\[19\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[18\] 0 " "Warning: Pin res\[18\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[17\] 0 " "Warning: Pin res\[17\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[16\] 0 " "Warning: Pin res\[16\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[15\] 0 " "Warning: Pin res\[15\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[14\] 0 " "Warning: Pin res\[14\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[13\] 0 " "Warning: Pin res\[13\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[12\] 0 " "Warning: Pin res\[12\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[11\] 0 " "Warning: Pin res\[11\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[10\] 0 " "Warning: Pin res\[10\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[9\] 0 " "Warning: Pin res\[9\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[8\] 0 " "Warning: Pin res\[8\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[7\] 0 " "Warning: Pin res\[7\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[6\] 0 " "Warning: Pin res\[6\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[5\] 0 " "Warning: Pin res\[5\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[4\] 0 " "Warning: Pin res\[4\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[3\] 0 " "Warning: Pin res\[3\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[2\] 0 " "Warning: Pin res\[2\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[1\] 0 " "Warning: Pin res\[1\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[0\] 0 " "Warning: Pin res\[0\] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0}  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s " "Info: Quartus II Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 11:02:04 2005 " "Info: Processing ended: Mon Jan 24 11:02:04 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0}  } {  } 0}
