<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/x86_64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="x86_32.ad.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../../os/aix/os_aix.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/x86_64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  768     __ movdl(dst, rt);
  769   }
  770   else {
  771     __ mov64(rt, 0x7ff8000000000000L); // Double.NaN
  772     __ movdq(dst, rt);
  773   }
  774   __ jmp(done);
  775 
  776   __ bind(below);
  777   if (single)
  778     __ movflt(dst, min ? a : b);
  779   else
  780     __ movdbl(dst, min ? a : b);
  781 
  782   __ bind(done);
  783 }
  784 
  785 //=============================================================================
  786 const RegMask&amp; MachConstantBaseNode::_out_RegMask = RegMask::Empty;
  787 
<span class="line-modified">  788 int Compile::ConstantTable::calculate_table_base_offset() const {</span>
  789   return 0;  // absolute addressing, no offset
  790 }
  791 
  792 bool MachConstantBaseNode::requires_postalloc_expand() const { return false; }
  793 void MachConstantBaseNode::postalloc_expand(GrowableArray &lt;Node *&gt; *nodes, PhaseRegAlloc *ra_) {
  794   ShouldNotReachHere();
  795 }
  796 
  797 void MachConstantBaseNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const {
  798   // Empty encoding
  799 }
  800 
  801 uint MachConstantBaseNode::size(PhaseRegAlloc* ra_) const {
  802   return 0;
  803 }
  804 
  805 #ifndef PRODUCT
  806 void MachConstantBaseNode::format(PhaseRegAlloc* ra_, outputStream* st) const {
  807   st-&gt;print(&quot;# MachConstantBaseNode (empty encoding)&quot;);
  808 }
  809 #endif
  810 
  811 
  812 //=============================================================================
  813 #ifndef PRODUCT
  814 void MachPrologNode::format(PhaseRegAlloc* ra_, outputStream* st) const {
  815   Compile* C = ra_-&gt;C;
  816 
<span class="line-modified">  817   int framesize = C-&gt;frame_size_in_bytes();</span>
<span class="line-modified">  818   int bangsize = C-&gt;bang_size_in_bytes();</span>
  819   assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
  820   // Remove wordSize for return addr which is already pushed.
  821   framesize -= wordSize;
  822 
<span class="line-modified">  823   if (C-&gt;need_stack_bang(bangsize)) {</span>
  824     framesize -= wordSize;
  825     st-&gt;print(&quot;# stack bang (%d bytes)&quot;, bangsize);
  826     st-&gt;print(&quot;\n\t&quot;);
  827     st-&gt;print(&quot;pushq   rbp\t# Save rbp&quot;);
  828     if (PreserveFramePointer) {
  829         st-&gt;print(&quot;\n\t&quot;);
  830         st-&gt;print(&quot;movq    rbp, rsp\t# Save the caller&#39;s SP into rbp&quot;);
  831     }
  832     if (framesize) {
  833       st-&gt;print(&quot;\n\t&quot;);
  834       st-&gt;print(&quot;subq    rsp, #%d\t# Create frame&quot;,framesize);
  835     }
  836   } else {
  837     st-&gt;print(&quot;subq    rsp, #%d\t# Create frame&quot;,framesize);
  838     st-&gt;print(&quot;\n\t&quot;);
  839     framesize -= wordSize;
  840     st-&gt;print(&quot;movq    [rsp + #%d], rbp\t# Save rbp&quot;,framesize);
  841     if (PreserveFramePointer) {
  842       st-&gt;print(&quot;\n\t&quot;);
  843       st-&gt;print(&quot;movq    rbp, rsp\t# Save the caller&#39;s SP into rbp&quot;);
</pre>
<hr />
<pre>
  857     st-&gt;print(&quot;# stack alignment check&quot;);
  858 #endif
  859   }
  860   if (C-&gt;stub_function() != NULL &amp;&amp; BarrierSet::barrier_set()-&gt;barrier_set_nmethod() != NULL) {
  861     st-&gt;print(&quot;\n\t&quot;);
  862     st-&gt;print(&quot;cmpl    [r15_thread + #disarmed_offset], #disarmed_value\t&quot;);
  863     st-&gt;print(&quot;\n\t&quot;);
  864     st-&gt;print(&quot;je      fast_entry\t&quot;);
  865     st-&gt;print(&quot;\n\t&quot;);
  866     st-&gt;print(&quot;call    #nmethod_entry_barrier_stub\t&quot;);
  867     st-&gt;print(&quot;\n\tfast_entry:&quot;);
  868   }
  869   st-&gt;cr();
  870 }
  871 #endif
  872 
  873 void MachPrologNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
  874   Compile* C = ra_-&gt;C;
  875   MacroAssembler _masm(&amp;cbuf);
  876 
<span class="line-modified">  877   int framesize = C-&gt;frame_size_in_bytes();</span>
<span class="line-modified">  878   int bangsize = C-&gt;bang_size_in_bytes();</span>
  879 
  880   if (C-&gt;clinit_barrier_on_entry()) {
  881     assert(VM_Version::supports_fast_class_init_checks(), &quot;sanity&quot;);
  882     assert(!C-&gt;method()-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
  883 
  884     Label L_skip_barrier;
  885     Register klass = rscratch1;
  886 
  887     __ mov_metadata(klass, C-&gt;method()-&gt;holder()-&gt;constant_encoding());
  888     __ clinit_barrier(klass, r15_thread, &amp;L_skip_barrier /*L_fast_path*/);
  889 
  890     __ jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub())); // slow path
  891 
  892     __ bind(L_skip_barrier);
  893   }
  894 
<span class="line-modified">  895   __ verified_entry(framesize, C-&gt;need_stack_bang(bangsize)?bangsize:0, false, C-&gt;stub_function() != NULL);</span>
  896 
<span class="line-modified">  897   C-&gt;set_frame_complete(cbuf.insts_size());</span>
  898 
  899   if (C-&gt;has_mach_constant_base_node()) {
  900     // NOTE: We set the table base offset here because users might be
  901     // emitted before MachConstantBaseNode.
<span class="line-modified">  902     Compile::ConstantTable&amp; constant_table = C-&gt;constant_table();</span>
  903     constant_table.set_table_base_offset(constant_table.calculate_table_base_offset());
  904   }
  905 }
  906 
  907 uint MachPrologNode::size(PhaseRegAlloc* ra_) const
  908 {
  909   return MachNode::size(ra_); // too many variables; just compute it
  910                               // the hard way
  911 }
  912 
  913 int MachPrologNode::reloc() const
  914 {
  915   return 0; // a large enough number
  916 }
  917 
  918 //=============================================================================
  919 #ifndef PRODUCT
  920 void MachEpilogNode::format(PhaseRegAlloc* ra_, outputStream* st) const
  921 {
  922   Compile* C = ra_-&gt;C;
  923   if (generate_vzeroupper(C)) {
  924     st-&gt;print(&quot;vzeroupper&quot;);
  925     st-&gt;cr(); st-&gt;print(&quot;\t&quot;);
  926   }
  927 
<span class="line-modified">  928   int framesize = C-&gt;frame_size_in_bytes();</span>
  929   assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
  930   // Remove word for return adr already pushed
  931   // and RBP
  932   framesize -= 2*wordSize;
  933 
  934   if (framesize) {
  935     st-&gt;print_cr(&quot;addq    rsp, %d\t# Destroy frame&quot;, framesize);
  936     st-&gt;print(&quot;\t&quot;);
  937   }
  938 
  939   st-&gt;print_cr(&quot;popq    rbp&quot;);
  940   if (do_polling() &amp;&amp; C-&gt;is_method_compilation()) {
  941     st-&gt;print(&quot;\t&quot;);
  942     if (SafepointMechanism::uses_thread_local_poll()) {
  943       st-&gt;print_cr(&quot;movq    rscratch1, poll_offset[r15_thread] #polling_page_address\n\t&quot;
  944                    &quot;testl   rax, [rscratch1]\t&quot;
  945                    &quot;# Safepoint: poll for GC&quot;);
  946     } else if (Assembler::is_polling_page_far()) {
  947       st-&gt;print_cr(&quot;movq    rscratch1, #polling_page_address\n\t&quot;
  948                    &quot;testl   rax, [rscratch1]\t&quot;
  949                    &quot;# Safepoint: poll for GC&quot;);
  950     } else {
  951       st-&gt;print_cr(&quot;testl   rax, [rip + #offset_to_poll_page]\t&quot;
  952                    &quot;# Safepoint: poll for GC&quot;);
  953     }
  954   }
  955 }
  956 #endif
  957 
  958 void MachEpilogNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const
  959 {
  960   Compile* C = ra_-&gt;C;
  961   MacroAssembler _masm(&amp;cbuf);
  962 
  963   if (generate_vzeroupper(C)) {
  964     // Clear upper bits of YMM registers when current compiled code uses
  965     // wide vectors to avoid AVX &lt;-&gt; SSE transition penalty during call.
  966     __ vzeroupper();
  967   }
  968 
<span class="line-modified">  969   int framesize = C-&gt;frame_size_in_bytes();</span>
  970   assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
  971   // Remove word for return adr already pushed
  972   // and RBP
  973   framesize -= 2*wordSize;
  974 
  975   // Note that VerifyStackAtCalls&#39; Majik cookie does not change the frame size popped here
  976 
  977   if (framesize) {
  978     emit_opcode(cbuf, Assembler::REX_W);
  979     if (framesize &lt; 0x80) {
  980       emit_opcode(cbuf, 0x83); // addq rsp, #framesize
  981       emit_rm(cbuf, 0x3, 0x00, RSP_enc);
  982       emit_d8(cbuf, framesize);
  983     } else {
  984       emit_opcode(cbuf, 0x81); // addq rsp, #framesize
  985       emit_rm(cbuf, 0x3, 0x00, RSP_enc);
  986       emit_d32(cbuf, framesize);
  987     }
  988   }
  989 
</pre>
<hr />
<pre>
 1683   //return CompressedKlassPointers::base() == NULL;
 1684   return true;
 1685 }
 1686 
 1687 // Is it better to copy float constants, or load them directly from
 1688 // memory?  Intel can load a float constant from a direct address,
 1689 // requiring no extra registers.  Most RISCs will have to materialize
 1690 // an address into a register first, so they would do better to copy
 1691 // the constant from stack.
 1692 const bool Matcher::rematerialize_float_constants = true; // XXX
 1693 
 1694 // If CPU can load and store mis-aligned doubles directly then no
 1695 // fixup is needed.  Else we split the double into 2 integer pieces
 1696 // and move it piece-by-piece.  Only happens when passing doubles into
 1697 // C code as the Java calling convention forces doubles to be aligned.
 1698 const bool Matcher::misaligned_doubles_ok = true;
 1699 
 1700 // No-op on amd64
 1701 void Matcher::pd_implicit_null_fixup(MachNode *node, uint idx) {}
 1702 
<span class="line-modified"> 1703 // Advertise here if the CPU requires explicit rounding operations to</span>
<span class="line-modified"> 1704 // implement the UseStrictFP mode.</span>
<span class="line-removed"> 1705 const bool Matcher::strict_fp_requires_explicit_rounding = true;</span>
 1706 
 1707 // Are floats conerted to double when stored to stack during deoptimization?
 1708 // On x64 it is stored without convertion so we can use normal access.
 1709 bool Matcher::float_in_double() { return false; }
 1710 
 1711 // Do ints take an entire long register or just half?
 1712 const bool Matcher::int_in_long = true;
 1713 
 1714 // Return whether or not this register is ever used as an argument.
 1715 // This function is used on startup to build the trampoline stubs in
 1716 // generateOptoStub.  Registers not mentioned will be killed by the VM
 1717 // call in the trampoline, and arguments in those registers not be
 1718 // available to the callee.
 1719 bool Matcher::can_be_java_arg(int reg)
 1720 {
 1721   return
 1722     reg ==  RDI_num || reg == RDI_H_num ||
 1723     reg ==  RSI_num || reg == RSI_H_num ||
 1724     reg ==  RDX_num || reg == RDX_H_num ||
 1725     reg ==  RCX_num || reg == RCX_H_num ||
</pre>
<hr />
<pre>
 3104   match(ConL);
 3105 
 3106   op_cost(10);
 3107   format %{ %}
 3108   interface(CONST_INTER);
 3109 %}
 3110 
 3111 // Long Immediate 32-bit signed
 3112 operand immL32()
 3113 %{
 3114   predicate(n-&gt;get_long() == (int) (n-&gt;get_long()));
 3115   match(ConL);
 3116 
 3117   op_cost(15);
 3118   format %{ %}
 3119   interface(CONST_INTER);
 3120 %}
 3121 
 3122 operand immL_Pow2()
 3123 %{
<span class="line-modified"> 3124   predicate(is_power_of_2_long(n-&gt;get_long()));</span>
 3125   match(ConL);
 3126 
 3127   op_cost(15);
 3128   format %{ %}
 3129   interface(CONST_INTER);
 3130 %}
 3131 
 3132 operand immL_NotPow2()
 3133 %{
<span class="line-modified"> 3134   predicate(is_power_of_2_long(~n-&gt;get_long()));</span>
 3135   match(ConL);
 3136 
 3137   op_cost(15);
 3138   format %{ %}
 3139   interface(CONST_INTER);
 3140 %}
 3141 
 3142 // Long Immediate zero
 3143 operand immL0()
 3144 %{
 3145   predicate(n-&gt;get_long() == 0L);
 3146   match(ConL);
 3147 
 3148   op_cost(10);
 3149   format %{ %}
 3150   interface(CONST_INTER);
 3151 %}
 3152 
 3153 // Constant for increment
 3154 operand immL1()
</pre>
<hr />
<pre>
10013   ins_cost(125);
10014   format %{ &quot;orq     $dst, $src\t# long&quot; %}
10015   opcode(0x81, 0x1); /* Opcode 81 /1 id */
10016   ins_encode(REX_mem_wide(dst), OpcSE(src),
10017              RM_opc_mem(secondary, dst), Con8or32(src));
10018   ins_pipe(ialu_mem_imm);
10019 %}
10020 
10021 instruct btsL_mem_imm(memory dst, immL_Pow2 con, rFlagsReg cr)
10022 %{
10023   // con should be a pure 64-bit power of 2 immediate
10024   // because AND/OR works well enough for 8/32-bit values.
10025   predicate(log2_long(n-&gt;in(3)-&gt;in(2)-&gt;get_long()) &gt; 31);
10026 
10027   match(Set dst (StoreL dst (OrL (LoadL dst) con)));
10028   effect(KILL cr);
10029 
10030   ins_cost(125);
10031   format %{ &quot;btsq    $dst, log2($con)\t# long&quot; %}
10032   ins_encode %{
<span class="line-modified">10033     __ btsq($dst$$Address, log2_long($con$$constant));</span>
10034   %}
10035   ins_pipe(ialu_mem_imm);
10036 %}
10037 
10038 // Xor Instructions
10039 // Xor Register with Register
10040 instruct xorL_rReg(rRegL dst, rRegL src, rFlagsReg cr)
10041 %{
10042   match(Set dst (XorL dst src));
10043   effect(KILL cr);
10044 
10045   format %{ &quot;xorq    $dst, $src\t# long&quot; %}
10046   opcode(0x33);
10047   ins_encode(REX_reg_reg_wide(dst, src), OpcP, reg_reg(dst, src));
10048   ins_pipe(ialu_reg_reg);
10049 %}
10050 
10051 // Xor Register with Immediate -1
10052 instruct xorL_rReg_im1(rRegL dst, immL_M1 imm) %{
10053   match(Set dst (XorL dst imm));
</pre>
<hr />
<pre>
10504   match(Set dst (CmpD3 src con));
10505   effect(KILL cr);
10506 
10507   ins_cost(275);
10508   format %{ &quot;ucomisd $src, [$constantaddress]\t# load from constant table: double=$con\n\t&quot;
10509             &quot;movl    $dst, #-1\n\t&quot;
10510             &quot;jp,s    done\n\t&quot;
10511             &quot;jb,s    done\n\t&quot;
10512             &quot;setne   $dst\n\t&quot;
10513             &quot;movzbl  $dst, $dst\n&quot;
10514     &quot;done:&quot; %}
10515   ins_encode %{
10516     __ ucomisd($src$$XMMRegister, $constantaddress($con));
10517     emit_cmpfp3(_masm, $dst$$Register);
10518   %}
10519   ins_pipe(pipe_slow);
10520 %}
10521 
10522 //----------Arithmetic Conversion Instructions---------------------------------
10523 
<span class="line-removed">10524 instruct roundFloat_nop(regF dst)</span>
<span class="line-removed">10525 %{</span>
<span class="line-removed">10526   match(Set dst (RoundFloat dst));</span>
<span class="line-removed">10527 </span>
<span class="line-removed">10528   ins_cost(0);</span>
<span class="line-removed">10529   ins_encode();</span>
<span class="line-removed">10530   ins_pipe(empty);</span>
<span class="line-removed">10531 %}</span>
<span class="line-removed">10532 </span>
<span class="line-removed">10533 instruct roundDouble_nop(regD dst)</span>
<span class="line-removed">10534 %{</span>
<span class="line-removed">10535   match(Set dst (RoundDouble dst));</span>
<span class="line-removed">10536 </span>
<span class="line-removed">10537   ins_cost(0);</span>
<span class="line-removed">10538   ins_encode();</span>
<span class="line-removed">10539   ins_pipe(empty);</span>
<span class="line-removed">10540 %}</span>
<span class="line-removed">10541 </span>
10542 instruct convF2D_reg_reg(regD dst, regF src)
10543 %{
10544   match(Set dst (ConvF2D src));
10545 
10546   format %{ &quot;cvtss2sd $dst, $src&quot; %}
10547   ins_encode %{
10548     __ cvtss2sd ($dst$$XMMRegister, $src$$XMMRegister);
10549   %}
10550   ins_pipe(pipe_slow); // XXX
10551 %}
10552 
10553 instruct convF2D_reg_mem(regD dst, memory src)
10554 %{
10555   match(Set dst (ConvF2D (LoadF src)));
10556 
10557   format %{ &quot;cvtss2sd $dst, $src&quot; %}
10558   ins_encode %{
10559     __ cvtss2sd ($dst$$XMMRegister, $src$$Address);
10560   %}
10561   ins_pipe(pipe_slow); // XXX
</pre>
</td>
<td>
<hr />
<pre>
  768     __ movdl(dst, rt);
  769   }
  770   else {
  771     __ mov64(rt, 0x7ff8000000000000L); // Double.NaN
  772     __ movdq(dst, rt);
  773   }
  774   __ jmp(done);
  775 
  776   __ bind(below);
  777   if (single)
  778     __ movflt(dst, min ? a : b);
  779   else
  780     __ movdbl(dst, min ? a : b);
  781 
  782   __ bind(done);
  783 }
  784 
  785 //=============================================================================
  786 const RegMask&amp; MachConstantBaseNode::_out_RegMask = RegMask::Empty;
  787 
<span class="line-modified">  788 int ConstantTable::calculate_table_base_offset() const {</span>
  789   return 0;  // absolute addressing, no offset
  790 }
  791 
  792 bool MachConstantBaseNode::requires_postalloc_expand() const { return false; }
  793 void MachConstantBaseNode::postalloc_expand(GrowableArray &lt;Node *&gt; *nodes, PhaseRegAlloc *ra_) {
  794   ShouldNotReachHere();
  795 }
  796 
  797 void MachConstantBaseNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const {
  798   // Empty encoding
  799 }
  800 
  801 uint MachConstantBaseNode::size(PhaseRegAlloc* ra_) const {
  802   return 0;
  803 }
  804 
  805 #ifndef PRODUCT
  806 void MachConstantBaseNode::format(PhaseRegAlloc* ra_, outputStream* st) const {
  807   st-&gt;print(&quot;# MachConstantBaseNode (empty encoding)&quot;);
  808 }
  809 #endif
  810 
  811 
  812 //=============================================================================
  813 #ifndef PRODUCT
  814 void MachPrologNode::format(PhaseRegAlloc* ra_, outputStream* st) const {
  815   Compile* C = ra_-&gt;C;
  816 
<span class="line-modified">  817   int framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
<span class="line-modified">  818   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();</span>
  819   assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
  820   // Remove wordSize for return addr which is already pushed.
  821   framesize -= wordSize;
  822 
<span class="line-modified">  823   if (C-&gt;output()-&gt;need_stack_bang(bangsize)) {</span>
  824     framesize -= wordSize;
  825     st-&gt;print(&quot;# stack bang (%d bytes)&quot;, bangsize);
  826     st-&gt;print(&quot;\n\t&quot;);
  827     st-&gt;print(&quot;pushq   rbp\t# Save rbp&quot;);
  828     if (PreserveFramePointer) {
  829         st-&gt;print(&quot;\n\t&quot;);
  830         st-&gt;print(&quot;movq    rbp, rsp\t# Save the caller&#39;s SP into rbp&quot;);
  831     }
  832     if (framesize) {
  833       st-&gt;print(&quot;\n\t&quot;);
  834       st-&gt;print(&quot;subq    rsp, #%d\t# Create frame&quot;,framesize);
  835     }
  836   } else {
  837     st-&gt;print(&quot;subq    rsp, #%d\t# Create frame&quot;,framesize);
  838     st-&gt;print(&quot;\n\t&quot;);
  839     framesize -= wordSize;
  840     st-&gt;print(&quot;movq    [rsp + #%d], rbp\t# Save rbp&quot;,framesize);
  841     if (PreserveFramePointer) {
  842       st-&gt;print(&quot;\n\t&quot;);
  843       st-&gt;print(&quot;movq    rbp, rsp\t# Save the caller&#39;s SP into rbp&quot;);
</pre>
<hr />
<pre>
  857     st-&gt;print(&quot;# stack alignment check&quot;);
  858 #endif
  859   }
  860   if (C-&gt;stub_function() != NULL &amp;&amp; BarrierSet::barrier_set()-&gt;barrier_set_nmethod() != NULL) {
  861     st-&gt;print(&quot;\n\t&quot;);
  862     st-&gt;print(&quot;cmpl    [r15_thread + #disarmed_offset], #disarmed_value\t&quot;);
  863     st-&gt;print(&quot;\n\t&quot;);
  864     st-&gt;print(&quot;je      fast_entry\t&quot;);
  865     st-&gt;print(&quot;\n\t&quot;);
  866     st-&gt;print(&quot;call    #nmethod_entry_barrier_stub\t&quot;);
  867     st-&gt;print(&quot;\n\tfast_entry:&quot;);
  868   }
  869   st-&gt;cr();
  870 }
  871 #endif
  872 
  873 void MachPrologNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
  874   Compile* C = ra_-&gt;C;
  875   MacroAssembler _masm(&amp;cbuf);
  876 
<span class="line-modified">  877   int framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
<span class="line-modified">  878   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();</span>
  879 
  880   if (C-&gt;clinit_barrier_on_entry()) {
  881     assert(VM_Version::supports_fast_class_init_checks(), &quot;sanity&quot;);
  882     assert(!C-&gt;method()-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
  883 
  884     Label L_skip_barrier;
  885     Register klass = rscratch1;
  886 
  887     __ mov_metadata(klass, C-&gt;method()-&gt;holder()-&gt;constant_encoding());
  888     __ clinit_barrier(klass, r15_thread, &amp;L_skip_barrier /*L_fast_path*/);
  889 
  890     __ jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub())); // slow path
  891 
  892     __ bind(L_skip_barrier);
  893   }
  894 
<span class="line-modified">  895   __ verified_entry(framesize, C-&gt;output()-&gt;need_stack_bang(bangsize)?bangsize:0, false, C-&gt;stub_function() != NULL);</span>
  896 
<span class="line-modified">  897   C-&gt;output()-&gt;set_frame_complete(cbuf.insts_size());</span>
  898 
  899   if (C-&gt;has_mach_constant_base_node()) {
  900     // NOTE: We set the table base offset here because users might be
  901     // emitted before MachConstantBaseNode.
<span class="line-modified">  902     ConstantTable&amp; constant_table = C-&gt;output()-&gt;constant_table();</span>
  903     constant_table.set_table_base_offset(constant_table.calculate_table_base_offset());
  904   }
  905 }
  906 
  907 uint MachPrologNode::size(PhaseRegAlloc* ra_) const
  908 {
  909   return MachNode::size(ra_); // too many variables; just compute it
  910                               // the hard way
  911 }
  912 
  913 int MachPrologNode::reloc() const
  914 {
  915   return 0; // a large enough number
  916 }
  917 
  918 //=============================================================================
  919 #ifndef PRODUCT
  920 void MachEpilogNode::format(PhaseRegAlloc* ra_, outputStream* st) const
  921 {
  922   Compile* C = ra_-&gt;C;
  923   if (generate_vzeroupper(C)) {
  924     st-&gt;print(&quot;vzeroupper&quot;);
  925     st-&gt;cr(); st-&gt;print(&quot;\t&quot;);
  926   }
  927 
<span class="line-modified">  928   int framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
  929   assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
  930   // Remove word for return adr already pushed
  931   // and RBP
  932   framesize -= 2*wordSize;
  933 
  934   if (framesize) {
  935     st-&gt;print_cr(&quot;addq    rsp, %d\t# Destroy frame&quot;, framesize);
  936     st-&gt;print(&quot;\t&quot;);
  937   }
  938 
  939   st-&gt;print_cr(&quot;popq    rbp&quot;);
  940   if (do_polling() &amp;&amp; C-&gt;is_method_compilation()) {
  941     st-&gt;print(&quot;\t&quot;);
  942     if (SafepointMechanism::uses_thread_local_poll()) {
  943       st-&gt;print_cr(&quot;movq    rscratch1, poll_offset[r15_thread] #polling_page_address\n\t&quot;
  944                    &quot;testl   rax, [rscratch1]\t&quot;
  945                    &quot;# Safepoint: poll for GC&quot;);
  946     } else if (Assembler::is_polling_page_far()) {
  947       st-&gt;print_cr(&quot;movq    rscratch1, #polling_page_address\n\t&quot;
  948                    &quot;testl   rax, [rscratch1]\t&quot;
  949                    &quot;# Safepoint: poll for GC&quot;);
  950     } else {
  951       st-&gt;print_cr(&quot;testl   rax, [rip + #offset_to_poll_page]\t&quot;
  952                    &quot;# Safepoint: poll for GC&quot;);
  953     }
  954   }
  955 }
  956 #endif
  957 
  958 void MachEpilogNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const
  959 {
  960   Compile* C = ra_-&gt;C;
  961   MacroAssembler _masm(&amp;cbuf);
  962 
  963   if (generate_vzeroupper(C)) {
  964     // Clear upper bits of YMM registers when current compiled code uses
  965     // wide vectors to avoid AVX &lt;-&gt; SSE transition penalty during call.
  966     __ vzeroupper();
  967   }
  968 
<span class="line-modified">  969   int framesize = C-&gt;output()-&gt;frame_size_in_bytes();</span>
  970   assert((framesize &amp; (StackAlignmentInBytes-1)) == 0, &quot;frame size not aligned&quot;);
  971   // Remove word for return adr already pushed
  972   // and RBP
  973   framesize -= 2*wordSize;
  974 
  975   // Note that VerifyStackAtCalls&#39; Majik cookie does not change the frame size popped here
  976 
  977   if (framesize) {
  978     emit_opcode(cbuf, Assembler::REX_W);
  979     if (framesize &lt; 0x80) {
  980       emit_opcode(cbuf, 0x83); // addq rsp, #framesize
  981       emit_rm(cbuf, 0x3, 0x00, RSP_enc);
  982       emit_d8(cbuf, framesize);
  983     } else {
  984       emit_opcode(cbuf, 0x81); // addq rsp, #framesize
  985       emit_rm(cbuf, 0x3, 0x00, RSP_enc);
  986       emit_d32(cbuf, framesize);
  987     }
  988   }
  989 
</pre>
<hr />
<pre>
 1683   //return CompressedKlassPointers::base() == NULL;
 1684   return true;
 1685 }
 1686 
 1687 // Is it better to copy float constants, or load them directly from
 1688 // memory?  Intel can load a float constant from a direct address,
 1689 // requiring no extra registers.  Most RISCs will have to materialize
 1690 // an address into a register first, so they would do better to copy
 1691 // the constant from stack.
 1692 const bool Matcher::rematerialize_float_constants = true; // XXX
 1693 
 1694 // If CPU can load and store mis-aligned doubles directly then no
 1695 // fixup is needed.  Else we split the double into 2 integer pieces
 1696 // and move it piece-by-piece.  Only happens when passing doubles into
 1697 // C code as the Java calling convention forces doubles to be aligned.
 1698 const bool Matcher::misaligned_doubles_ok = true;
 1699 
 1700 // No-op on amd64
 1701 void Matcher::pd_implicit_null_fixup(MachNode *node, uint idx) {}
 1702 
<span class="line-modified"> 1703 // Advertise here if the CPU requires explicit rounding operations to implement strictfp mode.</span>
<span class="line-modified"> 1704 const bool Matcher::strict_fp_requires_explicit_rounding = false;</span>

 1705 
 1706 // Are floats conerted to double when stored to stack during deoptimization?
 1707 // On x64 it is stored without convertion so we can use normal access.
 1708 bool Matcher::float_in_double() { return false; }
 1709 
 1710 // Do ints take an entire long register or just half?
 1711 const bool Matcher::int_in_long = true;
 1712 
 1713 // Return whether or not this register is ever used as an argument.
 1714 // This function is used on startup to build the trampoline stubs in
 1715 // generateOptoStub.  Registers not mentioned will be killed by the VM
 1716 // call in the trampoline, and arguments in those registers not be
 1717 // available to the callee.
 1718 bool Matcher::can_be_java_arg(int reg)
 1719 {
 1720   return
 1721     reg ==  RDI_num || reg == RDI_H_num ||
 1722     reg ==  RSI_num || reg == RSI_H_num ||
 1723     reg ==  RDX_num || reg == RDX_H_num ||
 1724     reg ==  RCX_num || reg == RCX_H_num ||
</pre>
<hr />
<pre>
 3103   match(ConL);
 3104 
 3105   op_cost(10);
 3106   format %{ %}
 3107   interface(CONST_INTER);
 3108 %}
 3109 
 3110 // Long Immediate 32-bit signed
 3111 operand immL32()
 3112 %{
 3113   predicate(n-&gt;get_long() == (int) (n-&gt;get_long()));
 3114   match(ConL);
 3115 
 3116   op_cost(15);
 3117   format %{ %}
 3118   interface(CONST_INTER);
 3119 %}
 3120 
 3121 operand immL_Pow2()
 3122 %{
<span class="line-modified"> 3123   predicate(is_power_of_2((julong)n-&gt;get_long()));</span>
 3124   match(ConL);
 3125 
 3126   op_cost(15);
 3127   format %{ %}
 3128   interface(CONST_INTER);
 3129 %}
 3130 
 3131 operand immL_NotPow2()
 3132 %{
<span class="line-modified"> 3133   predicate(is_power_of_2((julong)~n-&gt;get_long()));</span>
 3134   match(ConL);
 3135 
 3136   op_cost(15);
 3137   format %{ %}
 3138   interface(CONST_INTER);
 3139 %}
 3140 
 3141 // Long Immediate zero
 3142 operand immL0()
 3143 %{
 3144   predicate(n-&gt;get_long() == 0L);
 3145   match(ConL);
 3146 
 3147   op_cost(10);
 3148   format %{ %}
 3149   interface(CONST_INTER);
 3150 %}
 3151 
 3152 // Constant for increment
 3153 operand immL1()
</pre>
<hr />
<pre>
10012   ins_cost(125);
10013   format %{ &quot;orq     $dst, $src\t# long&quot; %}
10014   opcode(0x81, 0x1); /* Opcode 81 /1 id */
10015   ins_encode(REX_mem_wide(dst), OpcSE(src),
10016              RM_opc_mem(secondary, dst), Con8or32(src));
10017   ins_pipe(ialu_mem_imm);
10018 %}
10019 
10020 instruct btsL_mem_imm(memory dst, immL_Pow2 con, rFlagsReg cr)
10021 %{
10022   // con should be a pure 64-bit power of 2 immediate
10023   // because AND/OR works well enough for 8/32-bit values.
10024   predicate(log2_long(n-&gt;in(3)-&gt;in(2)-&gt;get_long()) &gt; 31);
10025 
10026   match(Set dst (StoreL dst (OrL (LoadL dst) con)));
10027   effect(KILL cr);
10028 
10029   ins_cost(125);
10030   format %{ &quot;btsq    $dst, log2($con)\t# long&quot; %}
10031   ins_encode %{
<span class="line-modified">10032     __ btsq($dst$$Address, log2_long((julong)$con$$constant));</span>
10033   %}
10034   ins_pipe(ialu_mem_imm);
10035 %}
10036 
10037 // Xor Instructions
10038 // Xor Register with Register
10039 instruct xorL_rReg(rRegL dst, rRegL src, rFlagsReg cr)
10040 %{
10041   match(Set dst (XorL dst src));
10042   effect(KILL cr);
10043 
10044   format %{ &quot;xorq    $dst, $src\t# long&quot; %}
10045   opcode(0x33);
10046   ins_encode(REX_reg_reg_wide(dst, src), OpcP, reg_reg(dst, src));
10047   ins_pipe(ialu_reg_reg);
10048 %}
10049 
10050 // Xor Register with Immediate -1
10051 instruct xorL_rReg_im1(rRegL dst, immL_M1 imm) %{
10052   match(Set dst (XorL dst imm));
</pre>
<hr />
<pre>
10503   match(Set dst (CmpD3 src con));
10504   effect(KILL cr);
10505 
10506   ins_cost(275);
10507   format %{ &quot;ucomisd $src, [$constantaddress]\t# load from constant table: double=$con\n\t&quot;
10508             &quot;movl    $dst, #-1\n\t&quot;
10509             &quot;jp,s    done\n\t&quot;
10510             &quot;jb,s    done\n\t&quot;
10511             &quot;setne   $dst\n\t&quot;
10512             &quot;movzbl  $dst, $dst\n&quot;
10513     &quot;done:&quot; %}
10514   ins_encode %{
10515     __ ucomisd($src$$XMMRegister, $constantaddress($con));
10516     emit_cmpfp3(_masm, $dst$$Register);
10517   %}
10518   ins_pipe(pipe_slow);
10519 %}
10520 
10521 //----------Arithmetic Conversion Instructions---------------------------------
10522 


















10523 instruct convF2D_reg_reg(regD dst, regF src)
10524 %{
10525   match(Set dst (ConvF2D src));
10526 
10527   format %{ &quot;cvtss2sd $dst, $src&quot; %}
10528   ins_encode %{
10529     __ cvtss2sd ($dst$$XMMRegister, $src$$XMMRegister);
10530   %}
10531   ins_pipe(pipe_slow); // XXX
10532 %}
10533 
10534 instruct convF2D_reg_mem(regD dst, memory src)
10535 %{
10536   match(Set dst (ConvF2D (LoadF src)));
10537 
10538   format %{ &quot;cvtss2sd $dst, $src&quot; %}
10539   ins_encode %{
10540     __ cvtss2sd ($dst$$XMMRegister, $src$$Address);
10541   %}
10542   ins_pipe(pipe_slow); // XXX
</pre>
</td>
</tr>
</table>
<center><a href="x86_32.ad.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../../os/aix/os_aix.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>