read -sv run_verilog_mid/adder_32b_11_72_3cdfc4eb4726bb236790226ec5bc3b5f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_72_3cdfc4eb4726bb236790226ec5bc3b5f_yosys.v
