read -sv run_verilog_mid/adder_32b_9_96_dda958c5d6459c900c89bbd6669af6d6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_96_dda958c5d6459c900c89bbd6669af6d6_yosys.v
