// Seed: 213073601
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1 ();
  wire [1 : -1] id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  parameter id_2 = -1'b0;
endmodule
module module_2 (
    output supply1 id_0,
    input  supply1 id_1,
    input  uwire   id_2
);
endmodule
module module_3 (
    output logic id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input wand id_4#(.id_10(1)),
    output uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri1 id_8
);
  always id_0 <= 1;
  module_2 modCall_1 (
      id_6,
      id_7,
      id_4
  );
endmodule
