{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479286614893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479286614893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 16:56:54 2016 " "Processing started: Wed Nov 16 16:56:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479286614893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479286614893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lattice -c lattice " "Command: quartus_map --read_settings_files=on --write_settings_files=off lattice -c lattice" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479286614893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479286615192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/gen_div/gen_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/gen_div/gen_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_div-behave " "Found design unit 1: gen_div-behave" {  } { { "../gen_div/gen_div.vhd" "" { Text "E:/vhdl/gen_div/gen_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1479286615723 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_div " "Found entity 1: gen_div" {  } { { "../gen_div/gen_div.vhd" "" { Text "E:/vhdl/gen_div/gen_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479286615723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479286615723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lattice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lattice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lattice-behave " "Found design unit 1: lattice-behave" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1479286615724 ""} { "Info" "ISGN_ENTITY_NAME" "1 lattice " "Found entity 1: lattice" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479286615724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479286615724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lattice " "Elaborating entity \"lattice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479286615752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_div gen_div:gen_100k " "Elaborating entity \"gen_div\" for hierarchy \"gen_div:gen_100k\"" {  } { { "lattice.vhd" "gen_100k" { Text "E:/vhdl/lattice_12/lattice.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479286615761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row\[0\] VCC " "Pin \"row\[0\]\" is stuck at VCC" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479286616074 "|lattice|row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[2\] VCC " "Pin \"row\[2\]\" is stuck at VCC" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479286616074 "|lattice|row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[4\] VCC " "Pin \"row\[4\]\" is stuck at VCC" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479286616074 "|lattice|row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[6\] VCC " "Pin \"row\[6\]\" is stuck at VCC" {  } { { "lattice.vhd" "" { Text "E:/vhdl/lattice_12/lattice.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479286616074 "|lattice|row[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1479286616074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479286616187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479286616187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479286616216 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479286616216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479286616216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479286616216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479286616254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 16:56:56 2016 " "Processing ended: Wed Nov 16 16:56:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479286616254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479286616254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479286616254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479286616254 ""}
