{
  "module_name": "pinctrl-mt7622.c",
  "hash_id": "39f1139aeb4bc457ce9fa1ed0c8e50d5d82143b71cb4653491efa5298f976808",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/mediatek/pinctrl-mt7622.c",
  "human_readable_source": "\n \n\n#include \"pinctrl-moore.h\"\n\n#define MT7622_PIN(_number, _name)\t\t\t\t\t\\\n\tMTK_PIN(_number, _name, 1, _number, DRV_GRP0)\n\nstatic const struct mtk_pin_field_calc mt7622_pin_mode_range[] = {\n\tPIN_FIELD(0, 0, 0x320, 0x10, 16, 4),\n\tPIN_FIELD(1, 4, 0x3a0, 0x10, 16, 4),\n\tPIN_FIELD(5, 5, 0x320, 0x10, 0, 4),\n\tPINS_FIELD(6, 7, 0x300, 0x10, 4, 4),\n\tPIN_FIELD(8, 9, 0x350, 0x10, 20, 4),\n\tPINS_FIELD(10, 13, 0x300, 0x10, 8, 4),\n\tPIN_FIELD(14, 15, 0x320, 0x10, 4, 4),\n\tPIN_FIELD(16, 17, 0x320, 0x10, 20, 4),\n\tPIN_FIELD(18, 21, 0x310, 0x10, 16, 4),\n\tPIN_FIELD(22, 22, 0x380, 0x10, 16, 4),\n\tPINS_FIELD(23, 24, 0x300, 0x10, 24, 4),\n\tPINS_FIELD(25, 36, 0x300, 0x10, 12, 4),\n\tPINS_FIELD(37, 50, 0x300, 0x10, 20, 4),\n\tPIN_FIELD(51, 70, 0x330, 0x10, 4, 4),\n\tPINS_FIELD(71, 72, 0x300, 0x10, 16, 4),\n\tPIN_FIELD(73, 76, 0x310, 0x10, 0, 4),\n\tPIN_FIELD(77, 77, 0x320, 0x10, 28, 4),\n\tPIN_FIELD(78, 78, 0x320, 0x10, 12, 4),\n\tPIN_FIELD(79, 82, 0x3a0, 0x10, 0, 4),\n\tPIN_FIELD(83, 83, 0x350, 0x10, 28, 4),\n\tPIN_FIELD(84, 84, 0x330, 0x10, 0, 4),\n\tPIN_FIELD(85, 90, 0x360, 0x10, 4, 4),\n\tPIN_FIELD(91, 94, 0x390, 0x10, 16, 4),\n\tPIN_FIELD(95, 97, 0x380, 0x10, 20, 4),\n\tPIN_FIELD(98, 101, 0x390, 0x10, 0, 4),\n\tPIN_FIELD(102, 102, 0x360, 0x10, 0, 4),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_dir_range[] = {\n\tPIN_FIELD(0, 102, 0x0, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_di_range[] = {\n\tPIN_FIELD(0, 102, 0x200, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_do_range[] = {\n\tPIN_FIELD(0, 102, 0x100, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_sr_range[] = {\n\tPIN_FIELD(0, 31, 0x910, 0x10, 0, 1),\n\tPIN_FIELD(32, 50, 0xa10, 0x10, 0, 1),\n\tPIN_FIELD(51, 70, 0x810, 0x10, 0, 1),\n\tPIN_FIELD(71, 72, 0xb10, 0x10, 0, 1),\n\tPIN_FIELD(73, 86, 0xb10, 0x10, 4, 1),\n\tPIN_FIELD(87, 90, 0xc10, 0x10, 0, 1),\n\tPIN_FIELD(91, 102, 0xb10, 0x10, 18, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_smt_range[] = {\n\tPIN_FIELD(0, 31, 0x920, 0x10, 0, 1),\n\tPIN_FIELD(32, 50, 0xa20, 0x10, 0, 1),\n\tPIN_FIELD(51, 70, 0x820, 0x10, 0, 1),\n\tPIN_FIELD(71, 72, 0xb20, 0x10, 0, 1),\n\tPIN_FIELD(73, 86, 0xb20, 0x10, 4, 1),\n\tPIN_FIELD(87, 90, 0xc20, 0x10, 0, 1),\n\tPIN_FIELD(91, 102, 0xb20, 0x10, 18, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_pu_range[] = {\n\tPIN_FIELD(0, 31, 0x930, 0x10, 0, 1),\n\tPIN_FIELD(32, 50, 0xa30, 0x10, 0, 1),\n\tPIN_FIELD(51, 70, 0x830, 0x10, 0, 1),\n\tPIN_FIELD(71, 72, 0xb30, 0x10, 0, 1),\n\tPIN_FIELD(73, 86, 0xb30, 0x10, 4, 1),\n\tPIN_FIELD(87, 90, 0xc30, 0x10, 0, 1),\n\tPIN_FIELD(91, 102, 0xb30, 0x10, 18, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_pd_range[] = {\n\tPIN_FIELD(0, 31, 0x940, 0x10, 0, 1),\n\tPIN_FIELD(32, 50, 0xa40, 0x10, 0, 1),\n\tPIN_FIELD(51, 70, 0x840, 0x10, 0, 1),\n\tPIN_FIELD(71, 72, 0xb40, 0x10, 0, 1),\n\tPIN_FIELD(73, 86, 0xb40, 0x10, 4, 1),\n\tPIN_FIELD(87, 90, 0xc40, 0x10, 0, 1),\n\tPIN_FIELD(91, 102, 0xb40, 0x10, 18, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_e4_range[] = {\n\tPIN_FIELD(0, 31, 0x960, 0x10, 0, 1),\n\tPIN_FIELD(32, 50, 0xa60, 0x10, 0, 1),\n\tPIN_FIELD(51, 70, 0x860, 0x10, 0, 1),\n\tPIN_FIELD(71, 72, 0xb60, 0x10, 0, 1),\n\tPIN_FIELD(73, 86, 0xb60, 0x10, 4, 1),\n\tPIN_FIELD(87, 90, 0xc60, 0x10, 0, 1),\n\tPIN_FIELD(91, 102, 0xb60, 0x10, 18, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_e8_range[] = {\n\tPIN_FIELD(0, 31, 0x970, 0x10, 0, 1),\n\tPIN_FIELD(32, 50, 0xa70, 0x10, 0, 1),\n\tPIN_FIELD(51, 70, 0x870, 0x10, 0, 1),\n\tPIN_FIELD(71, 72, 0xb70, 0x10, 0, 1),\n\tPIN_FIELD(73, 86, 0xb70, 0x10, 4, 1),\n\tPIN_FIELD(87, 90, 0xc70, 0x10, 0, 1),\n\tPIN_FIELD(91, 102, 0xb70, 0x10, 18, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_tdsel_range[] = {\n\tPIN_FIELD(0, 31, 0x980, 0x4, 0, 4),\n\tPIN_FIELD(32, 50, 0xa80, 0x4, 0, 4),\n\tPIN_FIELD(51, 70, 0x880, 0x4, 0, 4),\n\tPIN_FIELD(71, 72, 0xb80, 0x4, 0, 4),\n\tPIN_FIELD(73, 86, 0xb80, 0x4, 16, 4),\n\tPIN_FIELD(87, 90, 0xc80, 0x4, 0, 4),\n\tPIN_FIELD(91, 102, 0xb88, 0x4, 8, 4),\n};\n\nstatic const struct mtk_pin_field_calc mt7622_pin_rdsel_range[] = {\n\tPIN_FIELD(0, 31, 0x990, 0x4, 0, 6),\n\tPIN_FIELD(32, 50, 0xa90, 0x4, 0, 6),\n\tPIN_FIELD(51, 58, 0x890, 0x4, 0, 6),\n\tPIN_FIELD(59, 60, 0x894, 0x4, 28, 6),\n\tPIN_FIELD(61, 62, 0x894, 0x4, 16, 6),\n\tPIN_FIELD(63, 66, 0x898, 0x4, 8, 6),\n\tPIN_FIELD(67, 68, 0x89c, 0x4, 12, 6),\n\tPIN_FIELD(69, 70, 0x89c, 0x4, 0, 6),\n\tPIN_FIELD(71, 72, 0xb90, 0x4, 0, 6),\n\tPIN_FIELD(73, 86, 0xb90, 0x4, 24, 6),\n\tPIN_FIELD(87, 90, 0xc90, 0x4, 0, 6),\n\tPIN_FIELD(91, 102, 0xb9c, 0x4, 12, 6),\n};\n\nstatic const struct mtk_pin_reg_calc mt7622_reg_cals[PINCTRL_PIN_REG_MAX] = {\n\t[PINCTRL_PIN_REG_MODE] = MTK_RANGE(mt7622_pin_mode_range),\n\t[PINCTRL_PIN_REG_DIR] = MTK_RANGE(mt7622_pin_dir_range),\n\t[PINCTRL_PIN_REG_DI] = MTK_RANGE(mt7622_pin_di_range),\n\t[PINCTRL_PIN_REG_DO] = MTK_RANGE(mt7622_pin_do_range),\n\t[PINCTRL_PIN_REG_SR] = MTK_RANGE(mt7622_pin_sr_range),\n\t[PINCTRL_PIN_REG_SMT] = MTK_RANGE(mt7622_pin_smt_range),\n\t[PINCTRL_PIN_REG_PU] = MTK_RANGE(mt7622_pin_pu_range),\n\t[PINCTRL_PIN_REG_PD] = MTK_RANGE(mt7622_pin_pd_range),\n\t[PINCTRL_PIN_REG_E4] = MTK_RANGE(mt7622_pin_e4_range),\n\t[PINCTRL_PIN_REG_E8] = MTK_RANGE(mt7622_pin_e8_range),\n\t[PINCTRL_PIN_REG_TDSEL] = MTK_RANGE(mt7622_pin_tdsel_range),\n\t[PINCTRL_PIN_REG_RDSEL] = MTK_RANGE(mt7622_pin_rdsel_range),\n};\n\nstatic const struct mtk_pin_desc mt7622_pins[] = {\n\tMT7622_PIN(0, \"GPIO_A\"),\n\tMT7622_PIN(1, \"I2S1_IN\"),\n\tMT7622_PIN(2, \"I2S1_OUT\"),\n\tMT7622_PIN(3, \"I2S_BCLK\"),\n\tMT7622_PIN(4, \"I2S_WS\"),\n\tMT7622_PIN(5, \"I2S_MCLK\"),\n\tMT7622_PIN(6, \"TXD0\"),\n\tMT7622_PIN(7, \"RXD0\"),\n\tMT7622_PIN(8, \"SPI_WP\"),\n\tMT7622_PIN(9, \"SPI_HOLD\"),\n\tMT7622_PIN(10, \"SPI_CLK\"),\n\tMT7622_PIN(11, \"SPI_MOSI\"),\n\tMT7622_PIN(12, \"SPI_MISO\"),\n\tMT7622_PIN(13, \"SPI_CS\"),\n\tMT7622_PIN(14, \"I2C_SDA\"),\n\tMT7622_PIN(15, \"I2C_SCL\"),\n\tMT7622_PIN(16, \"I2S2_IN\"),\n\tMT7622_PIN(17, \"I2S3_IN\"),\n\tMT7622_PIN(18, \"I2S4_IN\"),\n\tMT7622_PIN(19, \"I2S2_OUT\"),\n\tMT7622_PIN(20, \"I2S3_OUT\"),\n\tMT7622_PIN(21, \"I2S4_OUT\"),\n\tMT7622_PIN(22, \"GPIO_B\"),\n\tMT7622_PIN(23, \"MDC\"),\n\tMT7622_PIN(24, \"MDIO\"),\n\tMT7622_PIN(25, \"G2_TXD0\"),\n\tMT7622_PIN(26, \"G2_TXD1\"),\n\tMT7622_PIN(27, \"G2_TXD2\"),\n\tMT7622_PIN(28, \"G2_TXD3\"),\n\tMT7622_PIN(29, \"G2_TXEN\"),\n\tMT7622_PIN(30, \"G2_TXC\"),\n\tMT7622_PIN(31, \"G2_RXD0\"),\n\tMT7622_PIN(32, \"G2_RXD1\"),\n\tMT7622_PIN(33, \"G2_RXD2\"),\n\tMT7622_PIN(34, \"G2_RXD3\"),\n\tMT7622_PIN(35, \"G2_RXDV\"),\n\tMT7622_PIN(36, \"G2_RXC\"),\n\tMT7622_PIN(37, \"NCEB\"),\n\tMT7622_PIN(38, \"NWEB\"),\n\tMT7622_PIN(39, \"NREB\"),\n\tMT7622_PIN(40, \"NDL4\"),\n\tMT7622_PIN(41, \"NDL5\"),\n\tMT7622_PIN(42, \"NDL6\"),\n\tMT7622_PIN(43, \"NDL7\"),\n\tMT7622_PIN(44, \"NRB\"),\n\tMT7622_PIN(45, \"NCLE\"),\n\tMT7622_PIN(46, \"NALE\"),\n\tMT7622_PIN(47, \"NDL0\"),\n\tMT7622_PIN(48, \"NDL1\"),\n\tMT7622_PIN(49, \"NDL2\"),\n\tMT7622_PIN(50, \"NDL3\"),\n\tMT7622_PIN(51, \"MDI_TP_P0\"),\n\tMT7622_PIN(52, \"MDI_TN_P0\"),\n\tMT7622_PIN(53, \"MDI_RP_P0\"),\n\tMT7622_PIN(54, \"MDI_RN_P0\"),\n\tMT7622_PIN(55, \"MDI_TP_P1\"),\n\tMT7622_PIN(56, \"MDI_TN_P1\"),\n\tMT7622_PIN(57, \"MDI_RP_P1\"),\n\tMT7622_PIN(58, \"MDI_RN_P1\"),\n\tMT7622_PIN(59, \"MDI_RP_P2\"),\n\tMT7622_PIN(60, \"MDI_RN_P2\"),\n\tMT7622_PIN(61, \"MDI_TP_P2\"),\n\tMT7622_PIN(62, \"MDI_TN_P2\"),\n\tMT7622_PIN(63, \"MDI_TP_P3\"),\n\tMT7622_PIN(64, \"MDI_TN_P3\"),\n\tMT7622_PIN(65, \"MDI_RP_P3\"),\n\tMT7622_PIN(66, \"MDI_RN_P3\"),\n\tMT7622_PIN(67, \"MDI_RP_P4\"),\n\tMT7622_PIN(68, \"MDI_RN_P4\"),\n\tMT7622_PIN(69, \"MDI_TP_P4\"),\n\tMT7622_PIN(70, \"MDI_TN_P4\"),\n\tMT7622_PIN(71, \"PMIC_SCL\"),\n\tMT7622_PIN(72, \"PMIC_SDA\"),\n\tMT7622_PIN(73, \"SPIC1_CLK\"),\n\tMT7622_PIN(74, \"SPIC1_MOSI\"),\n\tMT7622_PIN(75, \"SPIC1_MISO\"),\n\tMT7622_PIN(76, \"SPIC1_CS\"),\n\tMT7622_PIN(77, \"GPIO_D\"),\n\tMT7622_PIN(78, \"WATCHDOG\"),\n\tMT7622_PIN(79, \"RTS3_N\"),\n\tMT7622_PIN(80, \"CTS3_N\"),\n\tMT7622_PIN(81, \"TXD3\"),\n\tMT7622_PIN(82, \"RXD3\"),\n\tMT7622_PIN(83, \"PERST0_N\"),\n\tMT7622_PIN(84, \"PERST1_N\"),\n\tMT7622_PIN(85, \"WLED_N\"),\n\tMT7622_PIN(86, \"EPHY_LED0_N\"),\n\tMT7622_PIN(87, \"AUXIN0\"),\n\tMT7622_PIN(88, \"AUXIN1\"),\n\tMT7622_PIN(89, \"AUXIN2\"),\n\tMT7622_PIN(90, \"AUXIN3\"),\n\tMT7622_PIN(91, \"TXD4\"),\n\tMT7622_PIN(92, \"RXD4\"),\n\tMT7622_PIN(93, \"RTS4_N\"),\n\tMT7622_PIN(94, \"CTS4_N\"),\n\tMT7622_PIN(95, \"PWM1\"),\n\tMT7622_PIN(96, \"PWM2\"),\n\tMT7622_PIN(97, \"PWM3\"),\n\tMT7622_PIN(98, \"PWM4\"),\n\tMT7622_PIN(99, \"PWM5\"),\n\tMT7622_PIN(100, \"PWM6\"),\n\tMT7622_PIN(101, \"PWM7\"),\n\tMT7622_PIN(102, \"GPIO_E\"),\n};\n\n \n\n \nstatic int mt7622_antsel0_pins[] = { 91, };\nstatic int mt7622_antsel0_funcs[] = { 5, };\nstatic int mt7622_antsel1_pins[] = { 92, };\nstatic int mt7622_antsel1_funcs[] = { 5, };\nstatic int mt7622_antsel2_pins[] = { 93, };\nstatic int mt7622_antsel2_funcs[] = { 5, };\nstatic int mt7622_antsel3_pins[] = { 94, };\nstatic int mt7622_antsel3_funcs[] = { 5, };\nstatic int mt7622_antsel4_pins[] = { 95, };\nstatic int mt7622_antsel4_funcs[] = { 5, };\nstatic int mt7622_antsel5_pins[] = { 96, };\nstatic int mt7622_antsel5_funcs[] = { 5, };\nstatic int mt7622_antsel6_pins[] = { 97, };\nstatic int mt7622_antsel6_funcs[] = { 5, };\nstatic int mt7622_antsel7_pins[] = { 98, };\nstatic int mt7622_antsel7_funcs[] = { 5, };\nstatic int mt7622_antsel8_pins[] = { 99, };\nstatic int mt7622_antsel8_funcs[] = { 5, };\nstatic int mt7622_antsel9_pins[] = { 100, };\nstatic int mt7622_antsel9_funcs[] = { 5, };\nstatic int mt7622_antsel10_pins[] = { 101, };\nstatic int mt7622_antsel10_funcs[] = { 5, };\nstatic int mt7622_antsel11_pins[] = { 102, };\nstatic int mt7622_antsel11_funcs[] = { 5, };\nstatic int mt7622_antsel12_pins[] = { 73, };\nstatic int mt7622_antsel12_funcs[] = { 5, };\nstatic int mt7622_antsel13_pins[] = { 74, };\nstatic int mt7622_antsel13_funcs[] = { 5, };\nstatic int mt7622_antsel14_pins[] = { 75, };\nstatic int mt7622_antsel14_funcs[] = { 5, };\nstatic int mt7622_antsel15_pins[] = { 76, };\nstatic int mt7622_antsel15_funcs[] = { 5, };\nstatic int mt7622_antsel16_pins[] = { 77, };\nstatic int mt7622_antsel16_funcs[] = { 5, };\nstatic int mt7622_antsel17_pins[] = { 22, };\nstatic int mt7622_antsel17_funcs[] = { 5, };\nstatic int mt7622_antsel18_pins[] = { 79, };\nstatic int mt7622_antsel18_funcs[] = { 5, };\nstatic int mt7622_antsel19_pins[] = { 80, };\nstatic int mt7622_antsel19_funcs[] = { 5, };\nstatic int mt7622_antsel20_pins[] = { 81, };\nstatic int mt7622_antsel20_funcs[] = { 5, };\nstatic int mt7622_antsel21_pins[] = { 82, };\nstatic int mt7622_antsel21_funcs[] = { 5, };\nstatic int mt7622_antsel22_pins[] = { 14, };\nstatic int mt7622_antsel22_funcs[] = { 5, };\nstatic int mt7622_antsel23_pins[] = { 15, };\nstatic int mt7622_antsel23_funcs[] = { 5, };\nstatic int mt7622_antsel24_pins[] = { 16, };\nstatic int mt7622_antsel24_funcs[] = { 5, };\nstatic int mt7622_antsel25_pins[] = { 17, };\nstatic int mt7622_antsel25_funcs[] = { 5, };\nstatic int mt7622_antsel26_pins[] = { 18, };\nstatic int mt7622_antsel26_funcs[] = { 5, };\nstatic int mt7622_antsel27_pins[] = { 19, };\nstatic int mt7622_antsel27_funcs[] = { 5, };\nstatic int mt7622_antsel28_pins[] = { 20, };\nstatic int mt7622_antsel28_funcs[] = { 5, };\nstatic int mt7622_antsel29_pins[] = { 21, };\nstatic int mt7622_antsel29_funcs[] = { 5, };\n\n \nstatic int mt7622_emmc_pins[] = { 40, 41, 42, 43, 44, 45, 47, 48, 49, 50, };\nstatic int mt7622_emmc_funcs[] = { 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, };\n\nstatic int mt7622_emmc_rst_pins[] = { 37, };\nstatic int mt7622_emmc_rst_funcs[] = { 1, };\n\n \nstatic int mt7622_ephy_leds_pins[] = { 86, 91, 92, 93, 94, };\nstatic int mt7622_ephy_leds_funcs[] = { 0, 0, 0, 0, 0, };\nstatic int mt7622_ephy0_led_pins[] = { 86, };\nstatic int mt7622_ephy0_led_funcs[] = { 0, };\nstatic int mt7622_ephy1_led_pins[] = { 91, };\nstatic int mt7622_ephy1_led_funcs[] = { 2, };\nstatic int mt7622_ephy2_led_pins[] = { 92, };\nstatic int mt7622_ephy2_led_funcs[] = { 2, };\nstatic int mt7622_ephy3_led_pins[] = { 93, };\nstatic int mt7622_ephy3_led_funcs[] = { 2, };\nstatic int mt7622_ephy4_led_pins[] = { 94, };\nstatic int mt7622_ephy4_led_funcs[] = { 2, };\n\n \nstatic int mt7622_esw_pins[] = { 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61,\n\t\t\t\t 62, 63, 64, 65, 66, 67, 68, 69, 70, };\nstatic int mt7622_esw_funcs[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t\t\t  0, 0, 0, 0, 0, 0, 0, 0, 0, };\nstatic int mt7622_esw_p0_p1_pins[] = { 51, 52, 53, 54, 55, 56, 57, 58, };\nstatic int mt7622_esw_p0_p1_funcs[] = { 0, 0, 0, 0, 0, 0, 0, 0, };\nstatic int mt7622_esw_p2_p3_p4_pins[] = { 59, 60, 61, 62, 63, 64, 65, 66, 67,\n\t\t\t\t\t  68, 69, 70, };\nstatic int mt7622_esw_p2_p3_p4_funcs[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t\t\t\t   0, 0, 0, };\n \nstatic int mt7622_rgmii_via_esw_pins[] = { 59, 60, 61, 62, 63, 64, 65, 66,\n\t\t\t\t\t   67, 68, 69, 70, };\nstatic int mt7622_rgmii_via_esw_funcs[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t\t\t\t    0, };\n\n \nstatic int mt7622_rgmii_via_gmac1_pins[] = { 59, 60, 61, 62, 63, 64, 65, 66,\n\t\t\t\t\t     67, 68, 69, 70, };\nstatic int mt7622_rgmii_via_gmac1_funcs[] = { 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2,\n\t\t\t\t\t      2, };\n\n \nstatic int mt7622_rgmii_via_gmac2_pins[] = { 25, 26, 27, 28, 29, 30, 31, 32,\n\t\t\t\t\t     33, 34, 35, 36, };\nstatic int mt7622_rgmii_via_gmac2_funcs[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t\t\t\t      0, };\n\n \nstatic int mt7622_i2c0_pins[] = { 14, 15, };\nstatic int mt7622_i2c0_funcs[] = { 0, 0, };\nstatic int mt7622_i2c1_0_pins[] = { 55, 56, };\nstatic int mt7622_i2c1_0_funcs[] = { 0, 0, };\nstatic int mt7622_i2c1_1_pins[] = { 73, 74, };\nstatic int mt7622_i2c1_1_funcs[] = { 3, 3, };\nstatic int mt7622_i2c1_2_pins[] = { 87, 88, };\nstatic int mt7622_i2c1_2_funcs[] = { 0, 0, };\nstatic int mt7622_i2c2_0_pins[] = { 57, 58, };\nstatic int mt7622_i2c2_0_funcs[] = { 0, 0, };\nstatic int mt7622_i2c2_1_pins[] = { 75, 76, };\nstatic int mt7622_i2c2_1_funcs[] = { 3, 3, };\nstatic int mt7622_i2c2_2_pins[] = { 89, 90, };\nstatic int mt7622_i2c2_2_funcs[] = { 0, 0, };\n\n \nstatic int mt7622_i2s_in_mclk_bclk_ws_pins[] = { 3, 4, 5, };\nstatic int mt7622_i2s_in_mclk_bclk_ws_funcs[] = { 3, 3, 0, };\nstatic int mt7622_i2s1_in_data_pins[] = { 1, };\nstatic int mt7622_i2s1_in_data_funcs[] = { 0, };\nstatic int mt7622_i2s2_in_data_pins[] = { 16, };\nstatic int mt7622_i2s2_in_data_funcs[] = { 0, };\nstatic int mt7622_i2s3_in_data_pins[] = { 17, };\nstatic int mt7622_i2s3_in_data_funcs[] = { 0, };\nstatic int mt7622_i2s4_in_data_pins[] = { 18, };\nstatic int mt7622_i2s4_in_data_funcs[] = { 0, };\nstatic int mt7622_i2s_out_mclk_bclk_ws_pins[] = { 3, 4, 5, };\nstatic int mt7622_i2s_out_mclk_bclk_ws_funcs[] = { 0, 0, 0, };\nstatic int mt7622_i2s1_out_data_pins[] = { 2, };\nstatic int mt7622_i2s1_out_data_funcs[] = { 0, };\nstatic int mt7622_i2s2_out_data_pins[] = { 19, };\nstatic int mt7622_i2s2_out_data_funcs[] = { 0, };\nstatic int mt7622_i2s3_out_data_pins[] = { 20, };\nstatic int mt7622_i2s3_out_data_funcs[] = { 0, };\nstatic int mt7622_i2s4_out_data_pins[] = { 21, };\nstatic int mt7622_i2s4_out_data_funcs[] = { 0, };\n\n \nstatic int mt7622_ir_0_tx_pins[] = { 16, };\nstatic int mt7622_ir_0_tx_funcs[] = { 4, };\nstatic int mt7622_ir_1_tx_pins[] = { 59, };\nstatic int mt7622_ir_1_tx_funcs[] = { 5, };\nstatic int mt7622_ir_2_tx_pins[] = { 99, };\nstatic int mt7622_ir_2_tx_funcs[] = { 3, };\nstatic int mt7622_ir_0_rx_pins[] = { 17, };\nstatic int mt7622_ir_0_rx_funcs[] = { 4, };\nstatic int mt7622_ir_1_rx_pins[] = { 60, };\nstatic int mt7622_ir_1_rx_funcs[] = { 5, };\nstatic int mt7622_ir_2_rx_pins[] = { 100, };\nstatic int mt7622_ir_2_rx_funcs[] = { 3, };\n\n \nstatic int mt7622_mdc_mdio_pins[] = { 23, 24, };\nstatic int mt7622_mdc_mdio_funcs[] = { 0, 0, };\n\n \nstatic int mt7622_pcie0_0_waken_pins[] = { 14, };\nstatic int mt7622_pcie0_0_waken_funcs[] = { 2, };\nstatic int mt7622_pcie0_0_clkreq_pins[] = { 15, };\nstatic int mt7622_pcie0_0_clkreq_funcs[] = { 2, };\nstatic int mt7622_pcie0_1_waken_pins[] = { 79, };\nstatic int mt7622_pcie0_1_waken_funcs[] = { 4, };\nstatic int mt7622_pcie0_1_clkreq_pins[] = { 80, };\nstatic int mt7622_pcie0_1_clkreq_funcs[] = { 4, };\nstatic int mt7622_pcie1_0_waken_pins[] = { 14, };\nstatic int mt7622_pcie1_0_waken_funcs[] = { 3, };\nstatic int mt7622_pcie1_0_clkreq_pins[] = { 15, };\nstatic int mt7622_pcie1_0_clkreq_funcs[] = { 3, };\n\nstatic int mt7622_pcie0_pad_perst_pins[] = { 83, };\nstatic int mt7622_pcie0_pad_perst_funcs[] = { 0, };\nstatic int mt7622_pcie1_pad_perst_pins[] = { 84, };\nstatic int mt7622_pcie1_pad_perst_funcs[] = { 0, };\n\n \nstatic int mt7622_pmic_bus_pins[] = { 71, 72, };\nstatic int mt7622_pmic_bus_funcs[] = { 0, 0, };\n\n \nstatic int mt7622_pnand_pins[] = { 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47,\n\t\t\t\t   48, 49, 50, };\nstatic int mt7622_pnand_funcs[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t\t\t    0, };\n\n \nstatic int mt7622_pwm_ch1_0_pins[] = { 51, };\nstatic int mt7622_pwm_ch1_0_funcs[] = { 3, };\nstatic int mt7622_pwm_ch1_1_pins[] = { 73, };\nstatic int mt7622_pwm_ch1_1_funcs[] = { 4, };\nstatic int mt7622_pwm_ch1_2_pins[] = { 95, };\nstatic int mt7622_pwm_ch1_2_funcs[] = { 0, };\nstatic int mt7622_pwm_ch2_0_pins[] = { 52, };\nstatic int mt7622_pwm_ch2_0_funcs[] = { 3, };\nstatic int mt7622_pwm_ch2_1_pins[] = { 74, };\nstatic int mt7622_pwm_ch2_1_funcs[] = { 4, };\nstatic int mt7622_pwm_ch2_2_pins[] = { 96, };\nstatic int mt7622_pwm_ch2_2_funcs[] = { 0, };\nstatic int mt7622_pwm_ch3_0_pins[] = { 53, };\nstatic int mt7622_pwm_ch3_0_funcs[] = { 3, };\nstatic int mt7622_pwm_ch3_1_pins[] = { 75, };\nstatic int mt7622_pwm_ch3_1_funcs[] = { 4, };\nstatic int mt7622_pwm_ch3_2_pins[] = { 97, };\nstatic int mt7622_pwm_ch3_2_funcs[] = { 0, };\nstatic int mt7622_pwm_ch4_0_pins[] = { 54, };\nstatic int mt7622_pwm_ch4_0_funcs[] = { 3, };\nstatic int mt7622_pwm_ch4_1_pins[] = { 67, };\nstatic int mt7622_pwm_ch4_1_funcs[] = { 3, };\nstatic int mt7622_pwm_ch4_2_pins[] = { 76, };\nstatic int mt7622_pwm_ch4_2_funcs[] = { 4, };\nstatic int mt7622_pwm_ch4_3_pins[] = { 98, };\nstatic int mt7622_pwm_ch4_3_funcs[] = { 0, };\nstatic int mt7622_pwm_ch5_0_pins[] = { 68, };\nstatic int mt7622_pwm_ch5_0_funcs[] = { 3, };\nstatic int mt7622_pwm_ch5_1_pins[] = { 77, };\nstatic int mt7622_pwm_ch5_1_funcs[] = { 4, };\nstatic int mt7622_pwm_ch5_2_pins[] = { 99, };\nstatic int mt7622_pwm_ch5_2_funcs[] = { 0, };\nstatic int mt7622_pwm_ch6_0_pins[] = { 69, };\nstatic int mt7622_pwm_ch6_0_funcs[] = { 3, };\nstatic int mt7622_pwm_ch6_1_pins[] = { 78, };\nstatic int mt7622_pwm_ch6_1_funcs[] = { 4, };\nstatic int mt7622_pwm_ch6_2_pins[] = { 81, };\nstatic int mt7622_pwm_ch6_2_funcs[] = { 4, };\nstatic int mt7622_pwm_ch6_3_pins[] = { 100, };\nstatic int mt7622_pwm_ch6_3_funcs[] = { 0, };\n\n \nstatic int mt7622_sd_0_pins[] = { 16, 17, 18, 19, 20, 21, };\nstatic int mt7622_sd_0_funcs[] = { 2, 2, 2, 2, 2, 2, };\nstatic int mt7622_sd_1_pins[] = { 25, 26, 27, 28, 29, 30, };\nstatic int mt7622_sd_1_funcs[] = { 2, 2, 2, 2, 2, 2, };\n\n \nstatic int mt7622_snfi_pins[] = { 8, 9, 10, 11, 12, 13, };\nstatic int mt7622_snfi_funcs[] = { 2, 2, 2, 2, 2, 2, };\n\n \nstatic int mt7622_spi_pins[] = { 8, 9, 10, 11, 12, 13 };\nstatic int mt7622_spi_funcs[] = { 0, 0, 0, 0, 0, 0, };\n\n \nstatic int mt7622_spic0_0_pins[] = { 63, 64, 65, 66, };\nstatic int mt7622_spic0_0_funcs[] = { 4, 4, 4, 4, };\nstatic int mt7622_spic0_1_pins[] = { 79, 80, 81, 82, };\nstatic int mt7622_spic0_1_funcs[] = { 3, 3, 3, 3, };\nstatic int mt7622_spic1_0_pins[] = { 67, 68, 69, 70, };\nstatic int mt7622_spic1_0_funcs[] = { 4, 4, 4, 4, };\nstatic int mt7622_spic1_1_pins[] = { 73, 74, 75, 76, };\nstatic int mt7622_spic1_1_funcs[] = { 0, 0, 0, 0, };\nstatic int mt7622_spic2_0_pins[] = { 10, 11, 12, 13, };\nstatic int mt7622_spic2_0_funcs[] = { 0, 0, 0, 0, };\nstatic int mt7622_spic2_0_wp_hold_pins[] = { 8, 9, };\nstatic int mt7622_spic2_0_wp_hold_funcs[] = { 0, 0, };\n\n \nstatic int mt7622_tdm_0_out_mclk_bclk_ws_pins[] = { 8, 9, 10, };\nstatic int mt7622_tdm_0_out_mclk_bclk_ws_funcs[] = { 3, 3, 3, };\nstatic int mt7622_tdm_0_in_mclk_bclk_ws_pins[] = { 11, 12, 13, };\nstatic int mt7622_tdm_0_in_mclk_bclk_ws_funcs[] = { 3, 3, 3, };\nstatic int mt7622_tdm_0_out_data_pins[] = { 20, };\nstatic int mt7622_tdm_0_out_data_funcs[] = { 3, };\nstatic int mt7622_tdm_0_in_data_pins[] = { 21, };\nstatic int mt7622_tdm_0_in_data_funcs[] = { 3, };\nstatic int mt7622_tdm_1_out_mclk_bclk_ws_pins[] = { 57, 58, 59, };\nstatic int mt7622_tdm_1_out_mclk_bclk_ws_funcs[] = { 3, 3, 3, };\nstatic int mt7622_tdm_1_in_mclk_bclk_ws_pins[] = { 60, 61, 62, };\nstatic int mt7622_tdm_1_in_mclk_bclk_ws_funcs[] = { 3, 3, 3, };\nstatic int mt7622_tdm_1_out_data_pins[] = { 55, };\nstatic int mt7622_tdm_1_out_data_funcs[] = { 3, };\nstatic int mt7622_tdm_1_in_data_pins[] = { 56, };\nstatic int mt7622_tdm_1_in_data_funcs[] = { 3, };\n\n \nstatic int mt7622_uart0_0_tx_rx_pins[] = { 6, 7, };\nstatic int mt7622_uart0_0_tx_rx_funcs[] = { 0, 0, };\nstatic int mt7622_uart1_0_tx_rx_pins[] = { 55, 56, };\nstatic int mt7622_uart1_0_tx_rx_funcs[] = { 2, 2, };\nstatic int mt7622_uart1_0_rts_cts_pins[] = { 57, 58, };\nstatic int mt7622_uart1_0_rts_cts_funcs[] = { 2, 2, };\nstatic int mt7622_uart1_1_tx_rx_pins[] = { 73, 74, };\nstatic int mt7622_uart1_1_tx_rx_funcs[] = { 2, 2, };\nstatic int mt7622_uart1_1_rts_cts_pins[] = { 75, 76, };\nstatic int mt7622_uart1_1_rts_cts_funcs[] = { 2, 2, };\nstatic int mt7622_uart2_0_tx_rx_pins[] = { 3, 4, };\nstatic int mt7622_uart2_0_tx_rx_funcs[] = { 2, 2, };\nstatic int mt7622_uart2_0_rts_cts_pins[] = { 1, 2, };\nstatic int mt7622_uart2_0_rts_cts_funcs[] = { 2, 2, };\nstatic int mt7622_uart2_1_tx_rx_pins[] = { 51, 52, };\nstatic int mt7622_uart2_1_tx_rx_funcs[] = { 0, 0, };\nstatic int mt7622_uart2_1_rts_cts_pins[] = { 53, 54, };\nstatic int mt7622_uart2_1_rts_cts_funcs[] = { 0, 0, };\nstatic int mt7622_uart2_2_tx_rx_pins[] = { 59, 60, };\nstatic int mt7622_uart2_2_tx_rx_funcs[] = { 4, 4, };\nstatic int mt7622_uart2_2_rts_cts_pins[] = { 61, 62, };\nstatic int mt7622_uart2_2_rts_cts_funcs[] = { 4, 4, };\nstatic int mt7622_uart2_3_tx_rx_pins[] = { 95, 96, };\nstatic int mt7622_uart2_3_tx_rx_funcs[] = { 3, 3, };\nstatic int mt7622_uart3_0_tx_rx_pins[] = { 57, 58, };\nstatic int mt7622_uart3_0_tx_rx_funcs[] = { 5, 5, };\nstatic int mt7622_uart3_1_tx_rx_pins[] = { 81, 82, };\nstatic int mt7622_uart3_1_tx_rx_funcs[] = { 0, 0, };\nstatic int mt7622_uart3_1_rts_cts_pins[] = { 79, 80, };\nstatic int mt7622_uart3_1_rts_cts_funcs[] = { 0, 0, };\nstatic int mt7622_uart4_0_tx_rx_pins[] = { 61, 62, };\nstatic int mt7622_uart4_0_tx_rx_funcs[] = { 5, 5, };\nstatic int mt7622_uart4_1_tx_rx_pins[] = { 91, 92, };\nstatic int mt7622_uart4_1_tx_rx_funcs[] = { 0, 0, };\nstatic int mt7622_uart4_1_rts_cts_pins[] = { 93, 94 };\nstatic int mt7622_uart4_1_rts_cts_funcs[] = { 0, 0, };\nstatic int mt7622_uart4_2_tx_rx_pins[] = { 97, 98, };\nstatic int mt7622_uart4_2_tx_rx_funcs[] = { 2, 2, };\nstatic int mt7622_uart4_2_rts_cts_pins[] = { 95, 96 };\nstatic int mt7622_uart4_2_rts_cts_funcs[] = { 2, 2, };\n\n \nstatic int mt7622_watchdog_pins[] = { 78, };\nstatic int mt7622_watchdog_funcs[] = { 0, };\n\n \nstatic int mt7622_wled_pins[] = { 85, };\nstatic int mt7622_wled_funcs[] = { 0, };\n\nstatic const struct group_desc mt7622_groups[] = {\n\tPINCTRL_PIN_GROUP(\"antsel0\", mt7622_antsel0),\n\tPINCTRL_PIN_GROUP(\"antsel1\", mt7622_antsel1),\n\tPINCTRL_PIN_GROUP(\"antsel2\", mt7622_antsel2),\n\tPINCTRL_PIN_GROUP(\"antsel3\", mt7622_antsel3),\n\tPINCTRL_PIN_GROUP(\"antsel4\", mt7622_antsel4),\n\tPINCTRL_PIN_GROUP(\"antsel5\", mt7622_antsel5),\n\tPINCTRL_PIN_GROUP(\"antsel6\", mt7622_antsel6),\n\tPINCTRL_PIN_GROUP(\"antsel7\", mt7622_antsel7),\n\tPINCTRL_PIN_GROUP(\"antsel8\", mt7622_antsel8),\n\tPINCTRL_PIN_GROUP(\"antsel9\", mt7622_antsel9),\n\tPINCTRL_PIN_GROUP(\"antsel10\", mt7622_antsel10),\n\tPINCTRL_PIN_GROUP(\"antsel11\", mt7622_antsel11),\n\tPINCTRL_PIN_GROUP(\"antsel12\", mt7622_antsel12),\n\tPINCTRL_PIN_GROUP(\"antsel13\", mt7622_antsel13),\n\tPINCTRL_PIN_GROUP(\"antsel14\", mt7622_antsel14),\n\tPINCTRL_PIN_GROUP(\"antsel15\", mt7622_antsel15),\n\tPINCTRL_PIN_GROUP(\"antsel16\", mt7622_antsel16),\n\tPINCTRL_PIN_GROUP(\"antsel17\", mt7622_antsel17),\n\tPINCTRL_PIN_GROUP(\"antsel18\", mt7622_antsel18),\n\tPINCTRL_PIN_GROUP(\"antsel19\", mt7622_antsel19),\n\tPINCTRL_PIN_GROUP(\"antsel20\", mt7622_antsel20),\n\tPINCTRL_PIN_GROUP(\"antsel21\", mt7622_antsel21),\n\tPINCTRL_PIN_GROUP(\"antsel22\", mt7622_antsel22),\n\tPINCTRL_PIN_GROUP(\"antsel23\", mt7622_antsel23),\n\tPINCTRL_PIN_GROUP(\"antsel24\", mt7622_antsel24),\n\tPINCTRL_PIN_GROUP(\"antsel25\", mt7622_antsel25),\n\tPINCTRL_PIN_GROUP(\"antsel26\", mt7622_antsel26),\n\tPINCTRL_PIN_GROUP(\"antsel27\", mt7622_antsel27),\n\tPINCTRL_PIN_GROUP(\"antsel28\", mt7622_antsel28),\n\tPINCTRL_PIN_GROUP(\"antsel29\", mt7622_antsel29),\n\tPINCTRL_PIN_GROUP(\"emmc\", mt7622_emmc),\n\tPINCTRL_PIN_GROUP(\"emmc_rst\", mt7622_emmc_rst),\n\tPINCTRL_PIN_GROUP(\"ephy_leds\", mt7622_ephy_leds),\n\tPINCTRL_PIN_GROUP(\"ephy0_led\", mt7622_ephy0_led),\n\tPINCTRL_PIN_GROUP(\"ephy1_led\", mt7622_ephy1_led),\n\tPINCTRL_PIN_GROUP(\"ephy2_led\", mt7622_ephy2_led),\n\tPINCTRL_PIN_GROUP(\"ephy3_led\", mt7622_ephy3_led),\n\tPINCTRL_PIN_GROUP(\"ephy4_led\", mt7622_ephy4_led),\n\tPINCTRL_PIN_GROUP(\"esw\", mt7622_esw),\n\tPINCTRL_PIN_GROUP(\"esw_p0_p1\", mt7622_esw_p0_p1),\n\tPINCTRL_PIN_GROUP(\"esw_p2_p3_p4\", mt7622_esw_p2_p3_p4),\n\tPINCTRL_PIN_GROUP(\"rgmii_via_esw\", mt7622_rgmii_via_esw),\n\tPINCTRL_PIN_GROUP(\"rgmii_via_gmac1\", mt7622_rgmii_via_gmac1),\n\tPINCTRL_PIN_GROUP(\"rgmii_via_gmac2\", mt7622_rgmii_via_gmac2),\n\tPINCTRL_PIN_GROUP(\"i2c0\", mt7622_i2c0),\n\tPINCTRL_PIN_GROUP(\"i2c1_0\", mt7622_i2c1_0),\n\tPINCTRL_PIN_GROUP(\"i2c1_1\", mt7622_i2c1_1),\n\tPINCTRL_PIN_GROUP(\"i2c1_2\", mt7622_i2c1_2),\n\tPINCTRL_PIN_GROUP(\"i2c2_0\", mt7622_i2c2_0),\n\tPINCTRL_PIN_GROUP(\"i2c2_1\", mt7622_i2c2_1),\n\tPINCTRL_PIN_GROUP(\"i2c2_2\", mt7622_i2c2_2),\n\tPINCTRL_PIN_GROUP(\"i2s_out_mclk_bclk_ws\", mt7622_i2s_out_mclk_bclk_ws),\n\tPINCTRL_PIN_GROUP(\"i2s_in_mclk_bclk_ws\", mt7622_i2s_in_mclk_bclk_ws),\n\tPINCTRL_PIN_GROUP(\"i2s1_in_data\", mt7622_i2s1_in_data),\n\tPINCTRL_PIN_GROUP(\"i2s2_in_data\", mt7622_i2s2_in_data),\n\tPINCTRL_PIN_GROUP(\"i2s3_in_data\", mt7622_i2s3_in_data),\n\tPINCTRL_PIN_GROUP(\"i2s4_in_data\", mt7622_i2s4_in_data),\n\tPINCTRL_PIN_GROUP(\"i2s1_out_data\", mt7622_i2s1_out_data),\n\tPINCTRL_PIN_GROUP(\"i2s2_out_data\", mt7622_i2s2_out_data),\n\tPINCTRL_PIN_GROUP(\"i2s3_out_data\", mt7622_i2s3_out_data),\n\tPINCTRL_PIN_GROUP(\"i2s4_out_data\", mt7622_i2s4_out_data),\n\tPINCTRL_PIN_GROUP(\"ir_0_tx\", mt7622_ir_0_tx),\n\tPINCTRL_PIN_GROUP(\"ir_1_tx\", mt7622_ir_1_tx),\n\tPINCTRL_PIN_GROUP(\"ir_2_tx\", mt7622_ir_2_tx),\n\tPINCTRL_PIN_GROUP(\"ir_0_rx\", mt7622_ir_0_rx),\n\tPINCTRL_PIN_GROUP(\"ir_1_rx\", mt7622_ir_1_rx),\n\tPINCTRL_PIN_GROUP(\"ir_2_rx\", mt7622_ir_2_rx),\n\tPINCTRL_PIN_GROUP(\"mdc_mdio\", mt7622_mdc_mdio),\n\tPINCTRL_PIN_GROUP(\"pcie0_0_waken\", mt7622_pcie0_0_waken),\n\tPINCTRL_PIN_GROUP(\"pcie0_0_clkreq\", mt7622_pcie0_0_clkreq),\n\tPINCTRL_PIN_GROUP(\"pcie0_1_waken\", mt7622_pcie0_1_waken),\n\tPINCTRL_PIN_GROUP(\"pcie0_1_clkreq\", mt7622_pcie0_1_clkreq),\n\tPINCTRL_PIN_GROUP(\"pcie1_0_waken\", mt7622_pcie1_0_waken),\n\tPINCTRL_PIN_GROUP(\"pcie1_0_clkreq\", mt7622_pcie1_0_clkreq),\n\tPINCTRL_PIN_GROUP(\"pcie0_pad_perst\", mt7622_pcie0_pad_perst),\n\tPINCTRL_PIN_GROUP(\"pcie1_pad_perst\", mt7622_pcie1_pad_perst),\n\tPINCTRL_PIN_GROUP(\"par_nand\", mt7622_pnand),\n\tPINCTRL_PIN_GROUP(\"pmic_bus\", mt7622_pmic_bus),\n\tPINCTRL_PIN_GROUP(\"pwm_ch1_0\", mt7622_pwm_ch1_0),\n\tPINCTRL_PIN_GROUP(\"pwm_ch1_1\", mt7622_pwm_ch1_1),\n\tPINCTRL_PIN_GROUP(\"pwm_ch1_2\", mt7622_pwm_ch1_2),\n\tPINCTRL_PIN_GROUP(\"pwm_ch2_0\", mt7622_pwm_ch2_0),\n\tPINCTRL_PIN_GROUP(\"pwm_ch2_1\", mt7622_pwm_ch2_1),\n\tPINCTRL_PIN_GROUP(\"pwm_ch2_2\", mt7622_pwm_ch2_2),\n\tPINCTRL_PIN_GROUP(\"pwm_ch3_0\", mt7622_pwm_ch3_0),\n\tPINCTRL_PIN_GROUP(\"pwm_ch3_1\", mt7622_pwm_ch3_1),\n\tPINCTRL_PIN_GROUP(\"pwm_ch3_2\", mt7622_pwm_ch3_2),\n\tPINCTRL_PIN_GROUP(\"pwm_ch4_0\", mt7622_pwm_ch4_0),\n\tPINCTRL_PIN_GROUP(\"pwm_ch4_1\", mt7622_pwm_ch4_1),\n\tPINCTRL_PIN_GROUP(\"pwm_ch4_2\", mt7622_pwm_ch4_2),\n\tPINCTRL_PIN_GROUP(\"pwm_ch4_3\", mt7622_pwm_ch4_3),\n\tPINCTRL_PIN_GROUP(\"pwm_ch5_0\", mt7622_pwm_ch5_0),\n\tPINCTRL_PIN_GROUP(\"pwm_ch5_1\", mt7622_pwm_ch5_1),\n\tPINCTRL_PIN_GROUP(\"pwm_ch5_2\", mt7622_pwm_ch5_2),\n\tPINCTRL_PIN_GROUP(\"pwm_ch6_0\", mt7622_pwm_ch6_0),\n\tPINCTRL_PIN_GROUP(\"pwm_ch6_1\", mt7622_pwm_ch6_1),\n\tPINCTRL_PIN_GROUP(\"pwm_ch6_2\", mt7622_pwm_ch6_2),\n\tPINCTRL_PIN_GROUP(\"pwm_ch6_3\", mt7622_pwm_ch6_3),\n\tPINCTRL_PIN_GROUP(\"sd_0\", mt7622_sd_0),\n\tPINCTRL_PIN_GROUP(\"sd_1\", mt7622_sd_1),\n\tPINCTRL_PIN_GROUP(\"snfi\", mt7622_snfi),\n\tPINCTRL_PIN_GROUP(\"spi_nor\", mt7622_spi),\n\tPINCTRL_PIN_GROUP(\"spic0_0\", mt7622_spic0_0),\n\tPINCTRL_PIN_GROUP(\"spic0_1\", mt7622_spic0_1),\n\tPINCTRL_PIN_GROUP(\"spic1_0\", mt7622_spic1_0),\n\tPINCTRL_PIN_GROUP(\"spic1_1\", mt7622_spic1_1),\n\tPINCTRL_PIN_GROUP(\"spic2_0\", mt7622_spic2_0),\n\tPINCTRL_PIN_GROUP(\"spic2_0_wp_hold\", mt7622_spic2_0_wp_hold),\n\tPINCTRL_PIN_GROUP(\"tdm_0_out_mclk_bclk_ws\",\n\t\t\t  mt7622_tdm_0_out_mclk_bclk_ws),\n\tPINCTRL_PIN_GROUP(\"tdm_0_in_mclk_bclk_ws\",\n\t\t\t  mt7622_tdm_0_in_mclk_bclk_ws),\n\tPINCTRL_PIN_GROUP(\"tdm_0_out_data\",  mt7622_tdm_0_out_data),\n\tPINCTRL_PIN_GROUP(\"tdm_0_in_data\", mt7622_tdm_0_in_data),\n\tPINCTRL_PIN_GROUP(\"tdm_1_out_mclk_bclk_ws\",\n\t\t\t  mt7622_tdm_1_out_mclk_bclk_ws),\n\tPINCTRL_PIN_GROUP(\"tdm_1_in_mclk_bclk_ws\",\n\t\t\t  mt7622_tdm_1_in_mclk_bclk_ws),\n\tPINCTRL_PIN_GROUP(\"tdm_1_out_data\",  mt7622_tdm_1_out_data),\n\tPINCTRL_PIN_GROUP(\"tdm_1_in_data\", mt7622_tdm_1_in_data),\n\tPINCTRL_PIN_GROUP(\"uart0_0_tx_rx\", mt7622_uart0_0_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart1_0_tx_rx\", mt7622_uart1_0_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart1_0_rts_cts\", mt7622_uart1_0_rts_cts),\n\tPINCTRL_PIN_GROUP(\"uart1_1_tx_rx\", mt7622_uart1_1_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart1_1_rts_cts\", mt7622_uart1_1_rts_cts),\n\tPINCTRL_PIN_GROUP(\"uart2_0_tx_rx\", mt7622_uart2_0_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart2_0_rts_cts\", mt7622_uart2_0_rts_cts),\n\tPINCTRL_PIN_GROUP(\"uart2_1_tx_rx\", mt7622_uart2_1_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart2_1_rts_cts\", mt7622_uart2_1_rts_cts),\n\tPINCTRL_PIN_GROUP(\"uart2_2_tx_rx\", mt7622_uart2_2_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart2_2_rts_cts\", mt7622_uart2_2_rts_cts),\n\tPINCTRL_PIN_GROUP(\"uart2_3_tx_rx\", mt7622_uart2_3_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart3_0_tx_rx\", mt7622_uart3_0_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart3_1_tx_rx\", mt7622_uart3_1_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart3_1_rts_cts\", mt7622_uart3_1_rts_cts),\n\tPINCTRL_PIN_GROUP(\"uart4_0_tx_rx\", mt7622_uart4_0_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart4_1_tx_rx\", mt7622_uart4_1_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart4_1_rts_cts\", mt7622_uart4_1_rts_cts),\n\tPINCTRL_PIN_GROUP(\"uart4_2_tx_rx\", mt7622_uart4_2_tx_rx),\n\tPINCTRL_PIN_GROUP(\"uart4_2_rts_cts\", mt7622_uart4_2_rts_cts),\n\tPINCTRL_PIN_GROUP(\"watchdog\", mt7622_watchdog),\n\tPINCTRL_PIN_GROUP(\"wled\", mt7622_wled),\n};\n\n \nstatic const char *mt7622_antsel_groups[] = { \"antsel0\", \"antsel1\", \"antsel2\",\n\t\t\t\t\t      \"antsel3\", \"antsel4\", \"antsel5\",\n\t\t\t\t\t      \"antsel6\", \"antsel7\", \"antsel8\",\n\t\t\t\t\t      \"antsel9\", \"antsel10\", \"antsel11\",\n\t\t\t\t\t      \"antsel12\", \"antsel13\", \"antsel14\",\n\t\t\t\t\t      \"antsel15\", \"antsel16\", \"antsel17\",\n\t\t\t\t\t      \"antsel18\", \"antsel19\", \"antsel20\",\n\t\t\t\t\t      \"antsel21\", \"antsel22\", \"antsel23\",\n\t\t\t\t\t      \"antsel24\", \"antsel25\", \"antsel26\",\n\t\t\t\t\t      \"antsel27\", \"antsel28\", \"antsel29\",};\nstatic const char *mt7622_emmc_groups[] = { \"emmc\", \"emmc_rst\", };\nstatic const char *mt7622_ethernet_groups[] = { \"esw\", \"esw_p0_p1\",\n\t\t\t\t\t\t\"esw_p2_p3_p4\", \"mdc_mdio\",\n\t\t\t\t\t\t\"rgmii_via_gmac1\",\n\t\t\t\t\t\t\"rgmii_via_gmac2\",\n\t\t\t\t\t\t\"rgmii_via_esw\", };\nstatic const char *mt7622_i2c_groups[] = { \"i2c0\", \"i2c1_0\", \"i2c1_1\",\n\t\t\t\t\t   \"i2c1_2\", \"i2c2_0\", \"i2c2_1\",\n\t\t\t\t\t   \"i2c2_2\", };\nstatic const char *mt7622_i2s_groups[] = { \"i2s_out_mclk_bclk_ws\",\n\t\t\t\t\t   \"i2s_in_mclk_bclk_ws\",\n\t\t\t\t\t   \"i2s1_in_data\", \"i2s2_in_data\",\n\t\t\t\t\t   \"i2s3_in_data\", \"i2s4_in_data\",\n\t\t\t\t\t   \"i2s1_out_data\", \"i2s2_out_data\",\n\t\t\t\t\t   \"i2s3_out_data\", \"i2s4_out_data\", };\nstatic const char *mt7622_ir_groups[] = { \"ir_0_tx\", \"ir_1_tx\", \"ir_2_tx\",\n\t\t\t\t\t  \"ir_0_rx\", \"ir_1_rx\", \"ir_2_rx\"};\nstatic const char *mt7622_led_groups[] = { \"ephy_leds\", \"ephy0_led\",\n\t\t\t\t\t   \"ephy1_led\", \"ephy2_led\",\n\t\t\t\t\t   \"ephy3_led\", \"ephy4_led\",\n\t\t\t\t\t   \"wled\", };\nstatic const char *mt7622_flash_groups[] = { \"par_nand\", \"snfi\", \"spi_nor\"};\nstatic const char *mt7622_pcie_groups[] = { \"pcie0_0_waken\", \"pcie0_0_clkreq\",\n\t\t\t\t\t    \"pcie0_1_waken\", \"pcie0_1_clkreq\",\n\t\t\t\t\t    \"pcie1_0_waken\", \"pcie1_0_clkreq\",\n\t\t\t\t\t    \"pcie0_pad_perst\",\n\t\t\t\t\t    \"pcie1_pad_perst\", };\nstatic const char *mt7622_pmic_bus_groups[] = { \"pmic_bus\", };\nstatic const char *mt7622_pwm_groups[] = { \"pwm_ch1_0\", \"pwm_ch1_1\",\n\t\t\t\t\t   \"pwm_ch1_2\", \"pwm_ch2_0\",\n\t\t\t\t\t   \"pwm_ch2_1\", \"pwm_ch2_2\",\n\t\t\t\t\t   \"pwm_ch3_0\", \"pwm_ch3_1\",\n\t\t\t\t\t   \"pwm_ch3_2\", \"pwm_ch4_0\",\n\t\t\t\t\t   \"pwm_ch4_1\", \"pwm_ch4_2\",\n\t\t\t\t\t   \"pwm_ch4_3\", \"pwm_ch5_0\",\n\t\t\t\t\t   \"pwm_ch5_1\", \"pwm_ch5_2\",\n\t\t\t\t\t   \"pwm_ch6_0\", \"pwm_ch6_1\",\n\t\t\t\t\t   \"pwm_ch6_2\", \"pwm_ch6_3\", };\nstatic const char *mt7622_sd_groups[] = { \"sd_0\", \"sd_1\", };\nstatic const char *mt7622_spic_groups[] = { \"spic0_0\", \"spic0_1\", \"spic1_0\",\n\t\t\t\t\t    \"spic1_1\", \"spic2_0\",\n\t\t\t\t\t    \"spic2_0_wp_hold\", };\nstatic const char *mt7622_tdm_groups[] = { \"tdm_0_out_mclk_bclk_ws\",\n\t\t\t\t\t   \"tdm_0_in_mclk_bclk_ws\",\n\t\t\t\t\t   \"tdm_0_out_data\",\n\t\t\t\t\t   \"tdm_0_in_data\",\n\t\t\t\t\t   \"tdm_1_out_mclk_bclk_ws\",\n\t\t\t\t\t   \"tdm_1_in_mclk_bclk_ws\",\n\t\t\t\t\t   \"tdm_1_out_data\",\n\t\t\t\t\t   \"tdm_1_in_data\", };\n\nstatic const char *mt7622_uart_groups[] = { \"uart0_0_tx_rx\",\n\t\t\t\t\t    \"uart1_0_tx_rx\", \"uart1_0_rts_cts\",\n\t\t\t\t\t    \"uart1_1_tx_rx\", \"uart1_1_rts_cts\",\n\t\t\t\t\t    \"uart2_0_tx_rx\", \"uart2_0_rts_cts\",\n\t\t\t\t\t    \"uart2_1_tx_rx\", \"uart2_1_rts_cts\",\n\t\t\t\t\t    \"uart2_2_tx_rx\", \"uart2_2_rts_cts\",\n\t\t\t\t\t    \"uart2_3_tx_rx\",\n\t\t\t\t\t    \"uart3_0_tx_rx\",\n\t\t\t\t\t    \"uart3_1_tx_rx\", \"uart3_1_rts_cts\",\n\t\t\t\t\t    \"uart4_0_tx_rx\",\n\t\t\t\t\t    \"uart4_1_tx_rx\", \"uart4_1_rts_cts\",\n\t\t\t\t\t    \"uart4_2_tx_rx\",\n\t\t\t\t\t    \"uart4_2_rts_cts\",};\nstatic const char *mt7622_wdt_groups[] = { \"watchdog\", };\n\nstatic const struct function_desc mt7622_functions[] = {\n\t{\"antsel\", mt7622_antsel_groups, ARRAY_SIZE(mt7622_antsel_groups)},\n\t{\"emmc\", mt7622_emmc_groups, ARRAY_SIZE(mt7622_emmc_groups)},\n\t{\"eth\",\tmt7622_ethernet_groups, ARRAY_SIZE(mt7622_ethernet_groups)},\n\t{\"i2c\", mt7622_i2c_groups, ARRAY_SIZE(mt7622_i2c_groups)},\n\t{\"i2s\",\tmt7622_i2s_groups, ARRAY_SIZE(mt7622_i2s_groups)},\n\t{\"ir\", mt7622_ir_groups, ARRAY_SIZE(mt7622_ir_groups)},\n\t{\"led\",\tmt7622_led_groups, ARRAY_SIZE(mt7622_led_groups)},\n\t{\"flash\", mt7622_flash_groups, ARRAY_SIZE(mt7622_flash_groups)},\n\t{\"pcie\", mt7622_pcie_groups, ARRAY_SIZE(mt7622_pcie_groups)},\n\t{\"pmic\", mt7622_pmic_bus_groups, ARRAY_SIZE(mt7622_pmic_bus_groups)},\n\t{\"pwm\",\tmt7622_pwm_groups, ARRAY_SIZE(mt7622_pwm_groups)},\n\t{\"sd\", mt7622_sd_groups, ARRAY_SIZE(mt7622_sd_groups)},\n\t{\"spi\",\tmt7622_spic_groups, ARRAY_SIZE(mt7622_spic_groups)},\n\t{\"tdm\",\tmt7622_tdm_groups, ARRAY_SIZE(mt7622_tdm_groups)},\n\t{\"uart\", mt7622_uart_groups, ARRAY_SIZE(mt7622_uart_groups)},\n\t{\"watchdog\", mt7622_wdt_groups, ARRAY_SIZE(mt7622_wdt_groups)},\n};\n\nstatic const struct mtk_eint_hw mt7622_eint_hw = {\n\t.port_mask = 7,\n\t.ports     = 7,\n\t.ap_num    = ARRAY_SIZE(mt7622_pins),\n\t.db_cnt    = 20,\n\t.db_time   = debounce_time_mt6765,\n};\n\nstatic const struct mtk_pin_soc mt7622_data = {\n\t.reg_cal = mt7622_reg_cals,\n\t.pins = mt7622_pins,\n\t.npins = ARRAY_SIZE(mt7622_pins),\n\t.grps = mt7622_groups,\n\t.ngrps = ARRAY_SIZE(mt7622_groups),\n\t.funcs = mt7622_functions,\n\t.nfuncs = ARRAY_SIZE(mt7622_functions),\n\t.eint_hw = &mt7622_eint_hw,\n\t.gpio_m\t= 1,\n\t.ies_present = false,\n\t.base_names = mtk_default_register_base_names,\n\t.nbase_names = ARRAY_SIZE(mtk_default_register_base_names),\n\t.bias_disable_set = mtk_pinconf_bias_disable_set,\n\t.bias_disable_get = mtk_pinconf_bias_disable_get,\n\t.bias_set = mtk_pinconf_bias_set,\n\t.bias_get = mtk_pinconf_bias_get,\n\t.drive_set = mtk_pinconf_drive_set,\n\t.drive_get = mtk_pinconf_drive_get,\n};\n\nstatic const struct of_device_id mt7622_pinctrl_of_match[] = {\n\t{ .compatible = \"mediatek,mt7622-pinctrl\", },\n\t{ }\n};\n\nstatic int mt7622_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn mtk_moore_pinctrl_probe(pdev, &mt7622_data);\n}\n\nstatic struct platform_driver mt7622_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"mt7622-pinctrl\",\n\t\t.of_match_table = mt7622_pinctrl_of_match,\n\t},\n\t.probe = mt7622_pinctrl_probe,\n};\n\nstatic int __init mt7622_pinctrl_init(void)\n{\n\treturn platform_driver_register(&mt7622_pinctrl_driver);\n}\narch_initcall(mt7622_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}