#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  7 09:18:40 2019
# Process ID: 74408
# Current directory: C:/AI/AIFPGA/sv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent74412 C:\AI\AIFPGA\sv\sv.xpr
# Log file: C:/AI/AIFPGA/sv/vivado.log
# Journal file: C:/AI/AIFPGA/sv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/AI/AIFPGA/sv/sv.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'synth_2' not found
WARNING: [Project 1-509] GeneratedRun file for 'synth_3' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_bmweights_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'dmem_32_16_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_assemble_buffer_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_weights_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_resdata_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_InstructionHCB_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'inputs_mem_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_InstructionHCBWt_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_InstructionEnd_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_ctrlread_ret_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_InstructionRead_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_ctrlweight_data_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_InstructionWeight_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_ctrlwrite_addr_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_ctrlwrite_data_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_InstructionWrite_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_addressBuffer_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_ctrlread_data_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_ctrlread_info_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'addr_fifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'icmp_rx_ram_8_256_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ps_rec_data_fifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'rec_data_fifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'send_data_fifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'udp_checksum_fifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'udp_tx_data_fifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'fifo_bool_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mem_s2_buffer_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'synth_4' not found
WARNING: [Project 1-509] GeneratedRun file for 'DDR_Block_mig_7series_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'Block_test_axi_clock_converter_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'Block_test_axi_clock_converter_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'Block_test_smartconnect_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'Block_test_axi_clock_converter_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_7' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AI/AIFPGA/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 929.746 ; gain = 294.617
launch_runs synth_4 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xci' is already up-to-date
[Thu Nov  7 09:20:02 2019] Launched fifo_bmweights_synth_1, dmem_32_16_synth_1, fifo_assemble_buffer_synth_1, fifo_weights_synth_1, fifo_resdata_synth_1, fifo_InstructionHCB_synth_1, inputs_mem_synth_1, fifo_InstructionHCBWt_synth_1, fifo_InstructionEnd_synth_1, fifo_ctrlread_ret_synth_1, fifo_InstructionRead_synth_1, fifo_ctrlweight_data_synth_1, fifo_InstructionWeight_synth_1, fifo_ctrlwrite_addr_synth_1, fifo_ctrlwrite_data_synth_1, fifo_InstructionWrite_synth_1, fifo_addressBuffer_synth_1, fifo_ctrlread_data_synth_1, fifo_ctrlread_info_synth_1, addr_fifo_synth_1, icmp_rx_ram_8_256_synth_1, ps_rec_data_fifo_synth_1, rec_data_fifo_synth_1, send_data_fifo_synth_1, udp_checksum_fifo_synth_1, udp_tx_data_fifo_synth_1, fifo_bool_synth_1, mem_s2_buffer_synth_1, DDR_Block_mig_7series_0_0_synth_1, Block_test_axi_clock_converter_0_0_synth_1, Block_test_axi_clock_converter_1_0_synth_1, Block_test_smartconnect_0_0_synth_1, Block_test_axi_clock_converter_0_1_synth_1...
Run output will be captured here:
fifo_bmweights_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_bmweights_synth_1/runme.log
dmem_32_16_synth_1: C:/AI/AIFPGA/sv/sv.runs/dmem_32_16_synth_1/runme.log
fifo_assemble_buffer_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_assemble_buffer_synth_1/runme.log
fifo_weights_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_weights_synth_1/runme.log
fifo_resdata_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_resdata_synth_1/runme.log
fifo_InstructionHCB_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_InstructionHCB_synth_1/runme.log
inputs_mem_synth_1: C:/AI/AIFPGA/sv/sv.runs/inputs_mem_synth_1/runme.log
fifo_InstructionHCBWt_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_InstructionHCBWt_synth_1/runme.log
fifo_InstructionEnd_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_InstructionEnd_synth_1/runme.log
fifo_ctrlread_ret_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_ctrlread_ret_synth_1/runme.log
fifo_InstructionRead_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_InstructionRead_synth_1/runme.log
fifo_ctrlweight_data_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_ctrlweight_data_synth_1/runme.log
fifo_InstructionWeight_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_InstructionWeight_synth_1/runme.log
fifo_ctrlwrite_addr_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_ctrlwrite_addr_synth_1/runme.log
fifo_ctrlwrite_data_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_ctrlwrite_data_synth_1/runme.log
fifo_InstructionWrite_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_InstructionWrite_synth_1/runme.log
fifo_addressBuffer_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_addressBuffer_synth_1/runme.log
fifo_ctrlread_data_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_ctrlread_data_synth_1/runme.log
fifo_ctrlread_info_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_ctrlread_info_synth_1/runme.log
addr_fifo_synth_1: C:/AI/AIFPGA/sv/sv.runs/addr_fifo_synth_1/runme.log
icmp_rx_ram_8_256_synth_1: C:/AI/AIFPGA/sv/sv.runs/icmp_rx_ram_8_256_synth_1/runme.log
ps_rec_data_fifo_synth_1: C:/AI/AIFPGA/sv/sv.runs/ps_rec_data_fifo_synth_1/runme.log
rec_data_fifo_synth_1: C:/AI/AIFPGA/sv/sv.runs/rec_data_fifo_synth_1/runme.log
send_data_fifo_synth_1: C:/AI/AIFPGA/sv/sv.runs/send_data_fifo_synth_1/runme.log
udp_checksum_fifo_synth_1: C:/AI/AIFPGA/sv/sv.runs/udp_checksum_fifo_synth_1/runme.log
udp_tx_data_fifo_synth_1: C:/AI/AIFPGA/sv/sv.runs/udp_tx_data_fifo_synth_1/runme.log
fifo_bool_synth_1: C:/AI/AIFPGA/sv/sv.runs/fifo_bool_synth_1/runme.log
mem_s2_buffer_synth_1: C:/AI/AIFPGA/sv/sv.runs/mem_s2_buffer_synth_1/runme.log
DDR_Block_mig_7series_0_0_synth_1: C:/AI/AIFPGA/sv/sv.runs/DDR_Block_mig_7series_0_0_synth_1/runme.log
Block_test_axi_clock_converter_0_0_synth_1: C:/AI/AIFPGA/sv/sv.runs/Block_test_axi_clock_converter_0_0_synth_1/runme.log
Block_test_axi_clock_converter_1_0_synth_1: C:/AI/AIFPGA/sv/sv.runs/Block_test_axi_clock_converter_1_0_synth_1/runme.log
Block_test_smartconnect_0_0_synth_1: C:/AI/AIFPGA/sv/sv.runs/Block_test_smartconnect_0_0_synth_1/runme.log
Block_test_axi_clock_converter_0_1_synth_1: C:/AI/AIFPGA/sv/sv.runs/Block_test_axi_clock_converter_0_1_synth_1/runme.log
[Thu Nov  7 09:20:07 2019] Launched synth_4...
Run output will be captured here: C:/AI/AIFPGA/sv/sv.runs/synth_4/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 996.172 ; gain = 12.535
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.dcp' for cell 'fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.dcp' for cell 'ctrlread/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.dcp' for cell 'ctrlread/fifo_rcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.dcp' for cell 'ctrlread/fifo_req'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.dcp' for cell 'ctrlread/fifo_ret'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.dcp' for cell 'ctrlread/readData/dly_info'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.dcp' for cell 'ctrlweight/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.dcp' for cell 'ctrlweight/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.dcp' for cell 'ctrlweight/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.dcp' for cell 'ctrlwrite/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.dcp' for cell 'ctrlwrite/fifos[0].fifo_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.dcp' for cell 'ctrlwrite/fifos[0].fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.dcp' for cell 'data_read_assist/fifo_readinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.dcp' for cell 'data_write_assist/fifo_writeinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256.dcp' for cell 'etop/mac_test0/mac_top0/icmp0/icmp_receive_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.dcp' for cell 'gib/fifo_einst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.dcp' for cell 'hcb[0].h/assemble_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.dcp' for cell 'hcb[0].h/extWeights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.dcp' for cell 'hcb[0].h/fifo_instHCB'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.dcp' for cell 'hcb[0].h/fifo_instHCBWt'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/inputs_mem/inputs_mem.dcp' for cell 'hcb[0].h/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.dcp' for cell 'hcb[0].h/resBuf'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.dcp' for cell 'hcb[0].h/weights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/dmem_32_16/dmem_32_16.dcp' for cell 'hcb[0].h/scg[0].g/ucu[0].u/output0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0.dcp' for cell 'mtop/ddr/Block_test_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.dcp' for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/Block_test_smartconnect_0_0.dcp' for cell 'mtop/ddr/Block_test_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.dcp' for cell 'ps_recif/ps_rec_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.dcp' for cell 'recif/rec_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.dcp' for cell 'sendif/send_addr_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.dcp' for cell 'sendif/send_fifo'
INFO: [Netlist 29-17] Analyzing 18741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'DDR_Block_mig_7series_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_mig_7series_0_0_1/DDR_Block_mig_7series_0_0/user_design/constraints/DDR_Block_mig_7series_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_processing_system7_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_processing_system7_0_0/DDR_Block_processing_system7_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_bool'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bool/fifo_bool.xdc will not be read for any cell of this module.
Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'mtop/ddr/DDR_Block_i/clk_wiz_0/inst/clk_in1_DDR_Block_clk_wiz_0_0'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
get_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3824.238 ; gain = 1055.793
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'extWeights_wen'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
Finished Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_0_0/DDR_Block_axi_clock_converter_0_0_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_1_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_1_0/DDR_Block_axi_clock_converter_1_0_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3849.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4492 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4260 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 183 instances

open_run: Time (s): cpu = 00:02:26 ; elapsed = 00:01:58 . Memory (MB): peak = 3849.398 ; gain = 2826.141
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pending_addr*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pending_data*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pending_request*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ctrlread/ddr_addr_data0[1]} {ctrlread/ddr_addr_data0[2]} {ctrlread/ddr_addr_data0[3]} {ctrlread/ddr_addr_data0[4]} {ctrlread/ddr_addr_data0[5]} {ctrlread/ddr_addr_data0[6]} {ctrlread/ddr_addr_data0[7]} {ctrlread/ddr_addr_data0[8]} {ctrlread/ddr_addr_data0[9]} {ctrlread/ddr_addr_data0[10]} {ctrlread/ddr_addr_data0[11]} {ctrlread/ddr_addr_data0[12]} {ctrlread/ddr_addr_data0[13]} {ctrlread/ddr_addr_data0[14]} {ctrlread/ddr_addr_data0[15]} {ctrlread/ddr_addr_data0[16]} {ctrlread/ddr_addr_data0[17]} {ctrlread/ddr_addr_data0[18]} {ctrlread/ddr_addr_data0[19]} {ctrlread/ddr_addr_data0[20]} {ctrlread/ddr_addr_data0[21]} {ctrlread/ddr_addr_data0[22]} {ctrlread/ddr_addr_data0[23]} {ctrlread/ddr_addr_data0[24]} {ctrlread/ddr_addr_data0[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ctrlweight/cwinst[seqNum][0]} {ctrlweight/cwinst[seqNum][1]} {ctrlweight/cwinst[seqNum][2]} {ctrlweight/cwinst[seqNum][3]} {ctrlweight/cwinst[seqNum][4]} {ctrlweight/cwinst[seqNum][5]} {ctrlweight/cwinst[seqNum][6]} {ctrlweight/cwinst[seqNum][7]} {ctrlweight/cwinst[seqNum][8]} {ctrlweight/cwinst[seqNum][9]} {ctrlweight/cwinst[seqNum][10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {hcb[0].h/hcbCtrl/backupBus[0][0]} {hcb[0].h/hcbCtrl/backupBus[0][1]} {hcb[0].h/hcbCtrl/backupBus[0][2]} {hcb[0].h/hcbCtrl/backupBus[0][3]} {hcb[0].h/hcbCtrl/backupBus[0][4]} {hcb[0].h/hcbCtrl/backupBus[0][5]} {hcb[0].h/hcbCtrl/backupBus[0][6]} {hcb[0].h/hcbCtrl/backupBus[0][7]} {hcb[0].h/hcbCtrl/backupBus[0][8]} {hcb[0].h/hcbCtrl/backupBus[0][9]} {hcb[0].h/hcbCtrl/backupBus[0][10]} {hcb[0].h/hcbCtrl/backupBus[0][11]} {hcb[0].h/hcbCtrl/backupBus[0][12]} {hcb[0].h/hcbCtrl/backupBus[0][13]} {hcb[0].h/hcbCtrl/backupBus[0][14]} {hcb[0].h/hcbCtrl/backupBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {hcb[0].h/bmWeightBus[0][0]} {hcb[0].h/bmWeightBus[0][1]} {hcb[0].h/bmWeightBus[0][2]} {hcb[0].h/bmWeightBus[0][3]} {hcb[0].h/bmWeightBus[0][4]} {hcb[0].h/bmWeightBus[0][5]} {hcb[0].h/bmWeightBus[0][6]} {hcb[0].h/bmWeightBus[0][7]} {hcb[0].h/bmWeightBus[0][8]} {hcb[0].h/bmWeightBus[0][9]} {hcb[0].h/bmWeightBus[0][10]} {hcb[0].h/bmWeightBus[0][11]} {hcb[0].h/bmWeightBus[0][12]} {hcb[0].h/bmWeightBus[0][13]} {hcb[0].h/bmWeightBus[0][14]} {hcb[0].h/bmWeightBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {hcb[0].h/curSeq_out[0]} {hcb[0].h/curSeq_out[1]} {hcb[0].h/curSeq_out[2]} {hcb[0].h/curSeq_out[3]} {hcb[0].h/curSeq_out[4]} {hcb[0].h/curSeq_out[5]} {hcb[0].h/curSeq_out[6]} {hcb[0].h/curSeq_out[7]} {hcb[0].h/curSeq_out[8]} {hcb[0].h/curSeq_out[9]} {hcb[0].h/curSeq_out[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {add_output_address[0]} {add_output_address[1]} {add_output_address[2]} {add_output_address[3]} {add_output_address[4]} {add_output_address[5]} {add_output_address[6]} {add_output_address[7]} {add_output_address[8]} {add_output_address[9]} {add_output_address[10]} {add_output_address[11]} {add_output_address[12]} {add_output_address[13]} {add_output_address[14]} {add_output_address[15]} {add_output_address[16]} {add_output_address[17]} {add_output_address[18]} {add_output_address[19]} {add_output_address[20]} {add_output_address[21]} {add_output_address[22]} {add_output_address[23]} {add_output_address[24]} {add_output_address[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {add_output_size[0]} {add_output_size[1]} {add_output_size[2]} {add_output_size[3]} {add_output_size[4]} {add_output_size[5]} {add_output_size[6]} {add_output_size[7]} {add_output_size[8]} {add_output_size[9]} {add_output_size[10]} {add_output_size[11]} {add_output_size[12]} {add_output_size[13]} {add_output_size[14]} {add_output_size[15]} {add_output_size[16]} {add_output_size[17]} {add_output_size[18]} {add_output_size[19]} {add_output_size[20]} {add_output_size[21]} {add_output_size[22]} {add_output_size[23]} {add_output_size[24]} {add_output_size[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list wen_data1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list mtop/read_axi2/pending_request ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 3849.398 ; gain = 0.000
launch_runs impl_7 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3849.398 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.515 . Memory (MB): peak = 3849.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 3849.398 ; gain = 0.000
[Thu Nov  7 10:14:16 2019] Launched impl_7...
Run output will be captured here: C:/AI/AIFPGA/sv/sv.runs/impl_7/runme.log
launch_runs: Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 3862.551 ; gain = 13.152
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

C:\AI\AIFPGA\sv>DOSKEY sim =cd C:\AI\AIFPGA\sv\sv.srcs\sources_1\sim 

C:\AI\AIFPGA\sv>DOSKEY yolo =cd C:\AI\AIYolo 

C:\AI\AIFPGA\sv>DOSKEY aisim =cd C:\AI\AISim\AISim\Release 

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3865.926 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3865.926 ; gain = 0.000
set_property PROGRAM.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.bit} [get_hw_devices xc7z100_1]
set_property PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
current_hw_device [get_hw_devices xc7z100_1]
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
INFO: [Labtools 27-1434] Device xc7z100 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property PROGRAM.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.bit} [get_hw_devices xc7z100_1]
program_hw_devices [get_hw_devices xc7z100_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3865.926 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
INFO: [Labtools 27-2302] Device xc7z100 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object axi2_rready was not found in the design.
WARNING: Simulation object ctrlread/processReadInstruction/ddr_addr_data_1 was not found in the design.
WARNING: Simulation object ctrlread/processReadInstruction/ddr_addr_data_2 was not found in the design.
WARNING: Simulation object ctrlread/processReadInstruction/ddr_addr_data_3 was not found in the design.
WARNING: Simulation object ctrlread/processReadInstruction/ddr_addr_data_4 was not found in the design.
WARNING: Simulation object data_axi_ready was not found in the design.
WARNING: Simulation object ddr_read_ready was not found in the design.
WARNING: Simulation object u_ila_0_ddr_addr_data was not found in the design.
WARNING: Simulation object u_ila_0_ddr_addr_data was not found in the design.
WARNING: Simulation object u_ila_0_ddr_addr_data was not found in the design.
WARNING: Simulation object u_ila_0_ddr_addr_data was not found in the design.
WARNING: Simulation object u_ila_0_M_AXI_ARVALID was not found in the design.
WARNING: Simulation object w_axi_ready was not found in the design.
open_run impl_7
INFO: [Netlist 29-17] Analyzing 20025 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 5943.172 ; gain = 132.621
Restored from archive | CPU: 36.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 5943.172 ; gain = 132.621
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 5943.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4983 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 764 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3997 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 181 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:01:42 ; elapsed = 00:01:35 . Memory (MB): peak = 6035.902 ; gain = 2169.977
open_report: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 6214.320 ; gain = 134.379
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:03:23 ; elapsed = 00:01:23 . Memory (MB): peak = 7763.953 ; gain = 1524.211
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 8094.449 ; gain = 23.418
report_timing -from [get_pins {ctrlwrite/finishedSeq_reg[1]/C}] -to [get_pins sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Distributed_RAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4}] [get_ips fifo_addressBuffer]
generate_target all [get_files  C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_addressBuffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_addressBuffer'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_addressBuffer'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_addressBuffer'...
catch { config_ip_cache -export [get_ips -all fifo_addressBuffer] }
export_ip_user_files -of_objects [get_files C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xci] -no_script -sync -force -quiet
reset_run fifo_addressBuffer_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AI/AIFPGA/sv/sv.runs/fifo_addressBuffer_synth_1

launch_runs -jobs 4 fifo_addressBuffer_synth_1
[Thu Nov  7 12:57:31 2019] Launched fifo_addressBuffer_synth_1...
Run output will be captured here: C:/AI/AIFPGA/sv/sv.runs/fifo_addressBuffer_synth_1/runme.log
export_simulation -of_objects [get_files C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xci] -directory C:/AI/AIFPGA/sv/sv.ip_user_files/sim_scripts -ip_user_files_dir C:/AI/AIFPGA/sv/sv.ip_user_files -ipstatic_source_dir C:/AI/AIFPGA/sv/sv.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/AI/AIFPGA/sv/sv.cache/compile_simlib/modelsim} {questa=C:/AI/AIFPGA/sv/sv.cache/compile_simlib/questa} {riviera=C:/AI/AIFPGA/sv/sv.cache/compile_simlib/riviera} {activehdl=C:/AI/AIFPGA/sv/sv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_4
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AI/AIFPGA/sv/sv.runs/synth_4

launch_runs impl_7 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xci' is already up-to-date
[Thu Nov  7 13:19:48 2019] Launched synth_4...
Run output will be captured here: C:/AI/AIFPGA/sv/sv.runs/synth_4/runme.log
[Thu Nov  7 13:19:48 2019] Launched impl_7...
Run output will be captured here: C:/AI/AIFPGA/sv/sv.runs/impl_7/runme.log
close_design
close_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8166.684 ; gain = 0.000
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.dcp' for cell 'fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.dcp' for cell 'ctrlread/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.dcp' for cell 'ctrlread/fifo_rcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.dcp' for cell 'ctrlread/fifo_req'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.dcp' for cell 'ctrlread/fifo_ret'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.dcp' for cell 'ctrlread/readData/dly_info'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.dcp' for cell 'ctrlweight/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.dcp' for cell 'ctrlweight/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.dcp' for cell 'ctrlweight/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.dcp' for cell 'ctrlwrite/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.dcp' for cell 'ctrlwrite/fifos[0].fifo_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.dcp' for cell 'ctrlwrite/fifos[0].fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.dcp' for cell 'data_read_assist/fifo_readinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.dcp' for cell 'data_write_assist/fifo_writeinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256.dcp' for cell 'etop/mac_test0/mac_top0/icmp0/icmp_receive_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.dcp' for cell 'gib/fifo_einst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.dcp' for cell 'hcb[0].h/assemble_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.dcp' for cell 'hcb[0].h/extWeights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.dcp' for cell 'hcb[0].h/fifo_instHCB'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.dcp' for cell 'hcb[0].h/fifo_instHCBWt'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/inputs_mem/inputs_mem.dcp' for cell 'hcb[0].h/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.dcp' for cell 'hcb[0].h/resBuf'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.dcp' for cell 'hcb[0].h/weights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/dmem_32_16/dmem_32_16.dcp' for cell 'hcb[0].h/scg[0].g/ucu[0].u/output0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0.dcp' for cell 'mtop/ddr/Block_test_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.dcp' for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/Block_test_smartconnect_0_0.dcp' for cell 'mtop/ddr/Block_test_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.dcp' for cell 'ps_recif/ps_rec_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.dcp' for cell 'recif/rec_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.dcp' for cell 'sendif/send_addr_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.dcp' for cell 'sendif/send_fifo'
INFO: [Netlist 29-17] Analyzing 18741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'DDR_Block_mig_7series_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_mig_7series_0_0_1/DDR_Block_mig_7series_0_0/user_design/constraints/DDR_Block_mig_7series_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_processing_system7_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_processing_system7_0_0/DDR_Block_processing_system7_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_bool'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bool/fifo_bool.xdc will not be read for any cell of this module.
Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'mtop/ddr/DDR_Block_i/clk_wiz_0/inst/clk_in1_DDR_Block_clk_wiz_0_0'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 8166.684 ; gain = 0.000
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'extWeights_wen'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
Finished Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_0_0/DDR_Block_axi_clock_converter_0_0_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_1_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_1_0/DDR_Block_axi_clock_converter_1_0_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 8166.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4492 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4260 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 183 instances

open_run: Time (s): cpu = 00:02:08 ; elapsed = 00:01:46 . Memory (MB): peak = 8166.684 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 26 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ctrlread/ddr_addr_data0[1]} {ctrlread/ddr_addr_data0[2]} {ctrlread/ddr_addr_data0[3]} {ctrlread/ddr_addr_data0[4]} {ctrlread/ddr_addr_data0[5]} {ctrlread/ddr_addr_data0[6]} {ctrlread/ddr_addr_data0[7]} {ctrlread/ddr_addr_data0[8]} {ctrlread/ddr_addr_data0[9]} {ctrlread/ddr_addr_data0[10]} {ctrlread/ddr_addr_data0[11]} {ctrlread/ddr_addr_data0[12]} {ctrlread/ddr_addr_data0[13]} {ctrlread/ddr_addr_data0[14]} {ctrlread/ddr_addr_data0[15]} {ctrlread/ddr_addr_data0[16]} {ctrlread/ddr_addr_data0[17]} {ctrlread/ddr_addr_data0[18]} {ctrlread/ddr_addr_data0[19]} {ctrlread/ddr_addr_data0[20]} {ctrlread/ddr_addr_data0[21]} {ctrlread/ddr_addr_data0[22]} {ctrlread/ddr_addr_data0[23]} {ctrlread/ddr_addr_data0[24]} {ctrlread/ddr_addr_data0[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {add_output_address[0]} {add_output_address[1]} {add_output_address[2]} {add_output_address[3]} {add_output_address[4]} {add_output_address[5]} {add_output_address[6]} {add_output_address[7]} {add_output_address[8]} {add_output_address[9]} {add_output_address[10]} {add_output_address[11]} {add_output_address[12]} {add_output_address[13]} {add_output_address[14]} {add_output_address[15]} {add_output_address[16]} {add_output_address[17]} {add_output_address[18]} {add_output_address[19]} {add_output_address[20]} {add_output_address[21]} {add_output_address[22]} {add_output_address[23]} {add_output_address[24]} {add_output_address[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {add_output_size[0]} {add_output_size[1]} {add_output_size[2]} {add_output_size[3]} {add_output_size[4]} {add_output_size[5]} {add_output_size[6]} {add_output_size[7]} {add_output_size[8]} {add_output_size[9]} {add_output_size[10]} {add_output_size[11]} {add_output_size[12]} {add_output_size[13]} {add_output_size[14]} {add_output_size[15]} {add_output_size[16]} {add_output_size[17]} {add_output_size[18]} {add_output_size[19]} {add_output_size[20]} {add_output_size[21]} {add_output_size[22]} {add_output_size[23]} {add_output_size[24]} {add_output_size[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {hcb[0].h/bmWeightBus[0][0]} {hcb[0].h/bmWeightBus[0][1]} {hcb[0].h/bmWeightBus[0][2]} {hcb[0].h/bmWeightBus[0][3]} {hcb[0].h/bmWeightBus[0][4]} {hcb[0].h/bmWeightBus[0][5]} {hcb[0].h/bmWeightBus[0][6]} {hcb[0].h/bmWeightBus[0][7]} {hcb[0].h/bmWeightBus[0][8]} {hcb[0].h/bmWeightBus[0][9]} {hcb[0].h/bmWeightBus[0][10]} {hcb[0].h/bmWeightBus[0][11]} {hcb[0].h/bmWeightBus[0][12]} {hcb[0].h/bmWeightBus[0][13]} {hcb[0].h/bmWeightBus[0][14]} {hcb[0].h/bmWeightBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {hcb[0].h/curSeq_out[0]} {hcb[0].h/curSeq_out[1]} {hcb[0].h/curSeq_out[2]} {hcb[0].h/curSeq_out[3]} {hcb[0].h/curSeq_out[4]} {hcb[0].h/curSeq_out[5]} {hcb[0].h/curSeq_out[6]} {hcb[0].h/curSeq_out[7]} {hcb[0].h/curSeq_out[8]} {hcb[0].h/curSeq_out[9]} {hcb[0].h/curSeq_out[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {hcb[0].h/hcbCtrl/backupBus[0][0]} {hcb[0].h/hcbCtrl/backupBus[0][1]} {hcb[0].h/hcbCtrl/backupBus[0][2]} {hcb[0].h/hcbCtrl/backupBus[0][3]} {hcb[0].h/hcbCtrl/backupBus[0][4]} {hcb[0].h/hcbCtrl/backupBus[0][5]} {hcb[0].h/hcbCtrl/backupBus[0][6]} {hcb[0].h/hcbCtrl/backupBus[0][7]} {hcb[0].h/hcbCtrl/backupBus[0][8]} {hcb[0].h/hcbCtrl/backupBus[0][9]} {hcb[0].h/hcbCtrl/backupBus[0][10]} {hcb[0].h/hcbCtrl/backupBus[0][11]} {hcb[0].h/hcbCtrl/backupBus[0][12]} {hcb[0].h/hcbCtrl/backupBus[0][13]} {hcb[0].h/hcbCtrl/backupBus[0][14]} {hcb[0].h/hcbCtrl/backupBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ctrlweight/cwinst[seqNum][0]} {ctrlweight/cwinst[seqNum][1]} {ctrlweight/cwinst[seqNum][2]} {ctrlweight/cwinst[seqNum][3]} {ctrlweight/cwinst[seqNum][4]} {ctrlweight/cwinst[seqNum][5]} {ctrlweight/cwinst[seqNum][6]} {ctrlweight/cwinst[seqNum][7]} {ctrlweight/cwinst[seqNum][8]} {ctrlweight/cwinst[seqNum][9]} {ctrlweight/cwinst[seqNum][10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list wen_data1 ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 8166.684 ; gain = 0.000
reset_run impl_7
launch_runs impl_7 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 8166.684 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.531 . Memory (MB): peak = 8166.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 8166.684 ; gain = 0.000
[Thu Nov  7 14:29:42 2019] Launched impl_7...
Run output will be captured here: C:/AI/AIFPGA/sv/sv.runs/impl_7/runme.log
launch_runs: Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 8166.684 ; gain = 0.000
close_design
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
open_run impl_7
INFO: [Netlist 29-17] Analyzing 20029 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 8166.684 ; gain = 0.000
Restored from archive | CPU: 33.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 8166.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 8166.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4983 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 764 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3997 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 181 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:01:33 ; elapsed = 00:01:30 . Memory (MB): peak = 8166.684 ; gain = 0.000
WARNING: [Power 33-325] Unable to locate instance 'etop/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__3' in design.
WARNING: [Power 33-325] Unable to locate instance 'etop/mac_test0/mac_top0/cache0/i__carry_i_5__0' in design.
open_report: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 8166.684 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z100 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property PROGRAM.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.bit} [get_hw_devices xc7z100_1]
program_hw_devices [get_hw_devices xc7z100_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 8166.684 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
INFO: [Labtools 27-2302] Device xc7z100 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object axi2_rready was not found in the design.
WARNING: Simulation object ctrlread/processReadInstruction/ddr_addr_data_1 was not found in the design.
WARNING: Simulation object ctrlread/processReadInstruction/ddr_addr_data_2 was not found in the design.
WARNING: Simulation object ctrlread/processReadInstruction/ddr_addr_data_3 was not found in the design.
WARNING: Simulation object ctrlread/processReadInstruction/ddr_addr_data_4 was not found in the design.
WARNING: Simulation object data_axi_ready was not found in the design.
WARNING: Simulation object ddr_read_ready was not found in the design.
WARNING: Simulation object u_ila_0_ddr_addr_data was not found in the design.
WARNING: Simulation object u_ila_0_ddr_addr_data was not found in the design.
WARNING: Simulation object u_ila_0_ddr_addr_data was not found in the design.
WARNING: Simulation object u_ila_0_ddr_addr_data was not found in the design.
WARNING: Simulation object u_ila_0_M_AXI_ARVALID was not found in the design.
WARNING: Simulation object w_axi_ready was not found in the design.
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {data_bus[0]} {hcb[0].h/bmWeightBus[0]} {hcb[0].h/weightsBus[0]} {pwrite_data[0][0]} {w_bus[0]} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {add_output} {addressBuffer_ren} {cb_inst[0][K]} {cb_isFetchNextInst} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isRunning} {cb_isRunning} {cb_isRunning} {cb_isRunning} {cb_start} {crinst_enable} {ctrlread/ddr_enable} {ctrlread/processReadInstruction/ddr_addr_data} {ctrlread/readExtData/ddr_enable_ext} {ctrlweight/cwinst[seqNum]} {ctrlweight/data_valid} {ctrlweight/dataIdx} {ctrlweight/dataIdx_next} {ctrlweight/hasMoreData} {ctrlweight/hasMoreData_next} {ctrlweight/input_data_fifo_ren} {ctrlweight/inst_fifo_ren} {ctrlweight/isReadRam} {ctrlweight/isWriteRam} {ctrlweight/liveCount} {ctrlweight/readMoreData} {ctrlweight/readMoreData_next} {ctrlweight/seqNum} {ctrlweight/weight_mem_ren} {ctrlweight/weight_mem_ren_ff} {ctrlwrite/ddr_write_addr} {cwinst_enable} {cwtinst_enable} {data_read_assist/info_fifo_ren} {data_read_assist/info_fifo_wen} {data_read_assist/read_ready} {data_read_assist/read_request} {ddr_data_id} {hcb[0].h/curSeq_out} {hcb[0].h/enSendBMWeights} {hcb[0].h/enSendWeights} {hcb[0].h/hasNextFeatureParams} {hcb[0].h/hcbCtrl/backupBus[0]} {hcb[0].h/isBackupValid} {hcb[0].h/isBMWeightValid} {hcb[0].h/isLoadingNextFeatures} {hcb[0].h/isWeightValid} {hcb[0].h/readWeights/isReadingWeights} {hcb[0].h/scg[0].g/ucu[0].u/output0/d} {hcb[0].h/scg[0].g/ucu[0].u/output0/we} {hcb[0].h/scg[0].g/ucu[0].u/output1/d} {hcb[0].h/scg[0].g/ucu[0].u/output1/we} {hcb[1].h/readWeights/isReadingWeights} {hcb[2].h/readWeights/isReadingWeights} {hcb[3].h/readWeights/isReadingWeights} {inst_enable} {inst_enable} {inst_enable} {inst_enable} {mtop/ps_read_axi/axi_ready} {mtop/ps_read_axi/M_AXI_ARREADY} {mtop/ps_read_axi/M_AXI_ARVALID} {mtop/ps_read_axi/M_AXI_RVALID} {mtop/ps_read_axi/pending_request} {mtop/ps_read_axi/read_freeze} {mtop/ps_read_axi/read_request} {mtop/ps_write_axi/pending_addr} {mtop/ps_write_axi/pending_data} {mtop/read_axi1/axi_ready} {mtop/read_axi1/M_AXI_ARREADY} {mtop/read_axi1/M_AXI_ARVALID} {mtop/read_axi1/M_AXI_RLAST} {mtop/read_axi1/M_AXI_RVALID} {mtop/read_axi1/pending_request} {mtop/read_axi1/read_request} {mtop/read_axi2/axi_ready} {mtop/read_axi2/M_AXI_ARREADY} {mtop/read_axi2/M_AXI_ARVALID} {mtop/read_axi2/M_AXI_RVALID} {mtop/read_axi2/pending_request} {mtop/read_axi2/read_request} {mtop/write_axi1/pending_addr} {mtop/write_axi1/pending_data} {mtop/write_axi2/pending_addr} {mtop/write_axi2/pending_data} {outbuf[0]} {pcread_RequestGIBValid} {pcweight_busValid} {pread_busValid} {pread_isFeature} {pwrite_enable} {read_freeze1} {read_freeze1_1} {u_ila_0_data_fifo_wen} {u_ila_0_ddr_addr_data0} {u_ila_0_input_data_fifo_wdata[0]_33} {u_ila_0_input_data_fifo_wen} {u_ila_0_M_AXI_RLAST} {u_ila_0_M_AXI_RREADY} {u_ila_0_M_AXI_RREADY_1} {u_ila_0_M_AXI_RREADY_2} {u_ila_0_new_paramsw} {u_ila_0_new_paramsw_1} {u_ila_0_new_paramsw_2} {u_ila_0_new_paramsw_3} {u_ila_0_weight_mem_wen} {w_ddr_isLast} {weight_read_assist/info_fifo_ren} {weight_read_assist/info_fifo_wen} {weight_read_assist/read_freeze} {weight_read_assist/read_ready} {weight_read_assist/read_request} {wen_data1} {wen_data1_1} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {add_output_address} {add_output_size} {pwrite_addr[0]} {u_ila_0_Oaddr} }
set_property TRIGGER_COMPARE_VALUE neq4'hX [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'h0 [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-08 00:27:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-08 00:27:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/AI/AIFPGA/sv/sv.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.dcp' for cell 'fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.dcp' for cell 'ctrlread/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.dcp' for cell 'ctrlread/fifo_rcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.dcp' for cell 'ctrlread/fifo_req'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.dcp' for cell 'ctrlread/fifo_ret'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.dcp' for cell 'ctrlread/readData/dly_info'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.dcp' for cell 'ctrlweight/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.dcp' for cell 'ctrlweight/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.dcp' for cell 'ctrlweight/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.dcp' for cell 'ctrlwrite/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.dcp' for cell 'ctrlwrite/fifos[0].fifo_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.dcp' for cell 'ctrlwrite/fifos[0].fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.dcp' for cell 'data_read_assist/fifo_readinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.dcp' for cell 'data_write_assist/fifo_writeinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256.dcp' for cell 'etop/mac_test0/mac_top0/icmp0/icmp_receive_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.dcp' for cell 'gib/fifo_einst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.dcp' for cell 'hcb[0].h/assemble_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.dcp' for cell 'hcb[0].h/extWeights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.dcp' for cell 'hcb[0].h/fifo_instHCB'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.dcp' for cell 'hcb[0].h/fifo_instHCBWt'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/inputs_mem/inputs_mem.dcp' for cell 'hcb[0].h/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.dcp' for cell 'hcb[0].h/resBuf'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.dcp' for cell 'hcb[0].h/weights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/dmem_32_16/dmem_32_16.dcp' for cell 'hcb[0].h/scg[0].g/ucu[0].u/output0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0.dcp' for cell 'mtop/ddr/Block_test_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.dcp' for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/Block_test_smartconnect_0_0.dcp' for cell 'mtop/ddr/Block_test_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.dcp' for cell 'ps_recif/ps_rec_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.dcp' for cell 'recif/rec_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.dcp' for cell 'sendif/send_addr_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.dcp' for cell 'sendif/send_fifo'
INFO: [Netlist 29-17] Analyzing 18741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'DDR_Block_mig_7series_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_mig_7series_0_0_1/DDR_Block_mig_7series_0_0/user_design/constraints/DDR_Block_mig_7series_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_processing_system7_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_processing_system7_0_0/DDR_Block_processing_system7_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_bool'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bool/fifo_bool.xdc will not be read for any cell of this module.
Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'mtop/ddr/DDR_Block_i/clk_wiz_0/inst/clk_in1_DDR_Block_clk_wiz_0_0'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 10099.180 ; gain = 565.719
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'extWeights_wen'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
Finished Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_0_0/DDR_Block_axi_clock_converter_0_0_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_1_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_1_0/DDR_Block_axi_clock_converter_1_0_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 10109.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4492 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4260 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 183 instances

open_run: Time (s): cpu = 00:02:07 ; elapsed = 00:01:43 . Memory (MB): peak = 10109.855 ; gain = 1561.035
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ddr_data*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[19]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[17]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[22]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[19]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[21]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[22]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[21]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[18]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[24]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[18]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[17]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[23]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[23]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[25]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[25]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data0[24]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[14]'; it was auto-generated for Vivado debug.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*axi2_raddr*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*read_request2*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ddr_data2*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ddr_vid2*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
delete_debug_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10109.855 ; gain = 0.000
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {hcb[0].h/hcbCtrl/backupBus[0][0]} {hcb[0].h/hcbCtrl/backupBus[0][1]} {hcb[0].h/hcbCtrl/backupBus[0][2]} {hcb[0].h/hcbCtrl/backupBus[0][3]} {hcb[0].h/hcbCtrl/backupBus[0][4]} {hcb[0].h/hcbCtrl/backupBus[0][5]} {hcb[0].h/hcbCtrl/backupBus[0][6]} {hcb[0].h/hcbCtrl/backupBus[0][7]} {hcb[0].h/hcbCtrl/backupBus[0][8]} {hcb[0].h/hcbCtrl/backupBus[0][9]} {hcb[0].h/hcbCtrl/backupBus[0][10]} {hcb[0].h/hcbCtrl/backupBus[0][11]} {hcb[0].h/hcbCtrl/backupBus[0][12]} {hcb[0].h/hcbCtrl/backupBus[0][13]} {hcb[0].h/hcbCtrl/backupBus[0][14]} {hcb[0].h/hcbCtrl/backupBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ctrlweight/cwinst[seqNum][0]} {ctrlweight/cwinst[seqNum][1]} {ctrlweight/cwinst[seqNum][2]} {ctrlweight/cwinst[seqNum][3]} {ctrlweight/cwinst[seqNum][4]} {ctrlweight/cwinst[seqNum][5]} {ctrlweight/cwinst[seqNum][6]} {ctrlweight/cwinst[seqNum][7]} {ctrlweight/cwinst[seqNum][8]} {ctrlweight/cwinst[seqNum][9]} {ctrlweight/cwinst[seqNum][10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ctrlread/ddr_addr_data0[1]} {ctrlread/ddr_addr_data0[2]} {ctrlread/ddr_addr_data0[3]} {ctrlread/ddr_addr_data0[4]} {ctrlread/ddr_addr_data0[5]} {ctrlread/ddr_addr_data0[6]} {ctrlread/ddr_addr_data0[7]} {ctrlread/ddr_addr_data0[8]} {ctrlread/ddr_addr_data0[9]} {ctrlread/ddr_addr_data0[10]} {ctrlread/ddr_addr_data0[11]} {ctrlread/ddr_addr_data0[12]} {ctrlread/ddr_addr_data0[13]} {ctrlread/ddr_addr_data0[14]} {ctrlread/ddr_addr_data0[15]} {ctrlread/ddr_addr_data0[16]} {ctrlread/ddr_addr_data0[17]} {ctrlread/ddr_addr_data0[18]} {ctrlread/ddr_addr_data0[19]} {ctrlread/ddr_addr_data0[20]} {ctrlread/ddr_addr_data0[21]} {ctrlread/ddr_addr_data0[22]} {ctrlread/ddr_addr_data0[23]} {ctrlread/ddr_addr_data0[24]} {ctrlread/ddr_addr_data0[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {hcb[0].h/curSeq_out[0]} {hcb[0].h/curSeq_out[1]} {hcb[0].h/curSeq_out[2]} {hcb[0].h/curSeq_out[3]} {hcb[0].h/curSeq_out[4]} {hcb[0].h/curSeq_out[5]} {hcb[0].h/curSeq_out[6]} {hcb[0].h/curSeq_out[7]} {hcb[0].h/curSeq_out[8]} {hcb[0].h/curSeq_out[9]} {hcb[0].h/curSeq_out[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {hcb[0].h/bmWeightBus[0][0]} {hcb[0].h/bmWeightBus[0][1]} {hcb[0].h/bmWeightBus[0][2]} {hcb[0].h/bmWeightBus[0][3]} {hcb[0].h/bmWeightBus[0][4]} {hcb[0].h/bmWeightBus[0][5]} {hcb[0].h/bmWeightBus[0][6]} {hcb[0].h/bmWeightBus[0][7]} {hcb[0].h/bmWeightBus[0][8]} {hcb[0].h/bmWeightBus[0][9]} {hcb[0].h/bmWeightBus[0][10]} {hcb[0].h/bmWeightBus[0][11]} {hcb[0].h/bmWeightBus[0][12]} {hcb[0].h/bmWeightBus[0][13]} {hcb[0].h/bmWeightBus[0][14]} {hcb[0].h/bmWeightBus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {mtop/ddr_vid2[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {add_output_address[0]} {add_output_address[1]} {add_output_address[2]} {add_output_address[3]} {add_output_address[4]} {add_output_address[5]} {add_output_address[6]} {add_output_address[7]} {add_output_address[8]} {add_output_address[9]} {add_output_address[10]} {add_output_address[11]} {add_output_address[12]} {add_output_address[13]} {add_output_address[14]} {add_output_address[15]} {add_output_address[16]} {add_output_address[17]} {add_output_address[18]} {add_output_address[19]} {add_output_address[20]} {add_output_address[21]} {add_output_address[22]} {add_output_address[23]} {add_output_address[24]} {add_output_address[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {add_output_size[0]} {add_output_size[1]} {add_output_size[2]} {add_output_size[3]} {add_output_size[4]} {add_output_size[5]} {add_output_size[6]} {add_output_size[7]} {add_output_size[8]} {add_output_size[9]} {add_output_size[10]} {add_output_size[11]} {add_output_size[12]} {add_output_size[13]} {add_output_size[14]} {add_output_size[15]} {add_output_size[16]} {add_output_size[17]} {add_output_size[18]} {add_output_size[19]} {add_output_size[20]} {add_output_size[21]} {add_output_size[22]} {add_output_size[23]} {add_output_size[24]} {add_output_size[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {axi2_raddr[0]} {axi2_raddr[1]} {axi2_raddr[2]} {axi2_raddr[3]} {axi2_raddr[4]} {axi2_raddr[5]} {axi2_raddr[6]} {axi2_raddr[7]} {axi2_raddr[8]} {axi2_raddr[9]} {axi2_raddr[10]} {axi2_raddr[11]} {axi2_raddr[12]} {axi2_raddr[13]} {axi2_raddr[14]} {axi2_raddr[15]} {axi2_raddr[16]} {axi2_raddr[17]} {axi2_raddr[18]} {axi2_raddr[19]} {axi2_raddr[20]} {axi2_raddr[21]} {axi2_raddr[22]} {axi2_raddr[23]} {axi2_raddr[24]} {axi2_raddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {ddr_data2[0][0]} {ddr_data2[0][1]} {ddr_data2[0][2]} {ddr_data2[0][3]} {ddr_data2[0][4]} {ddr_data2[0][5]} {ddr_data2[0][6]} {ddr_data2[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {ddr_data2[1][0]} {ddr_data2[1][1]} {ddr_data2[1][2]} {ddr_data2[1][3]} {ddr_data2[1][4]} {ddr_data2[1][5]} {ddr_data2[1][6]} {ddr_data2[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {ddr_data[0][0]} {ddr_data[0][1]} {ddr_data[0][2]} {ddr_data[0][3]} {ddr_data[0][4]} {ddr_data[0][5]} {ddr_data[0][6]} {ddr_data[0][7]} {ddr_data[0][8]} {ddr_data[0][9]} {ddr_data[0][10]} {ddr_data[0][11]} {ddr_data[0][12]} {ddr_data[0][13]} {ddr_data[0][14]} {ddr_data[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output0/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/d[0]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[1]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[2]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[3]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[4]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[5]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[6]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[7]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[8]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[9]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[10]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[11]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[12]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[13]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[14]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[15]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[16]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[17]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[18]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[19]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[20]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[21]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[22]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[23]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[24]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[25]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[26]} {hcb[0].h/scg[0].g/ucu[0].u/output1/d[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list wen_data1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list read_request2 ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 10109.855 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10109.855 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 10109.855 ; gain = 0.000
save_wave_config {C:/AI/AIFPGA/sv/sv.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_project
open_project C:/AI/AIFPGA/sv/sv.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/AI/AIFPGA/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 10109.855 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

c:\AI\AIFPGA\sv>DOSKEY sim =cd C:\AI\AIFPGA\sv\sv.srcs\sources_1\sim 

c:\AI\AIFPGA\sv>DOSKEY yolo =cd C:\AI\AIYolo 

c:\AI\AIFPGA\sv>DOSKEY aisim =cd C:\AI\AISim\AISim\Release 

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 10109.855 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.bit} [get_hw_devices xc7z100_1]
set_property PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
current_hw_device [get_hw_devices xc7z100_1]
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
INFO: [Labtools 27-2302] Device xc7z100 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq4'hX [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes add_output -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-08 01:12:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-08 01:13:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/AI/AIFPGA/sv/sv.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.dcp' for cell 'fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.dcp' for cell 'ctrlread/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.dcp' for cell 'ctrlread/fifo_rcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.dcp' for cell 'ctrlread/fifo_req'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.dcp' for cell 'ctrlread/fifo_ret'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.dcp' for cell 'ctrlread/readData/dly_info'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.dcp' for cell 'ctrlweight/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.dcp' for cell 'ctrlweight/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.dcp' for cell 'ctrlweight/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.dcp' for cell 'ctrlwrite/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.dcp' for cell 'ctrlwrite/fifos[0].fifo_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.dcp' for cell 'ctrlwrite/fifos[0].fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.dcp' for cell 'data_read_assist/fifo_readinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.dcp' for cell 'data_write_assist/fifo_writeinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256.dcp' for cell 'etop/mac_test0/mac_top0/icmp0/icmp_receive_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.dcp' for cell 'gib/fifo_einst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.dcp' for cell 'hcb[0].h/assemble_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.dcp' for cell 'hcb[0].h/extWeights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.dcp' for cell 'hcb[0].h/fifo_instHCB'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.dcp' for cell 'hcb[0].h/fifo_instHCBWt'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/inputs_mem/inputs_mem.dcp' for cell 'hcb[0].h/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.dcp' for cell 'hcb[0].h/resBuf'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.dcp' for cell 'hcb[0].h/weights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/dmem_32_16/dmem_32_16.dcp' for cell 'hcb[0].h/scg[0].g/ucu[0].u/output0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0.dcp' for cell 'mtop/ddr/Block_test_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.dcp' for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/Block_test_smartconnect_0_0.dcp' for cell 'mtop/ddr/Block_test_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.dcp' for cell 'ps_recif/ps_rec_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.dcp' for cell 'recif/rec_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.dcp' for cell 'sendif/send_addr_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.dcp' for cell 'sendif/send_fifo'
INFO: [Netlist 29-17] Analyzing 18741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'DDR_Block_mig_7series_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_mig_7series_0_0_1/DDR_Block_mig_7series_0_0/user_design/constraints/DDR_Block_mig_7series_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_processing_system7_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_processing_system7_0_0/DDR_Block_processing_system7_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_bool'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bool/fifo_bool.xdc will not be read for any cell of this module.
Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'mtop/ddr/DDR_Block_i/clk_wiz_0/inst/clk_in1_DDR_Block_clk_wiz_0_0'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 10109.855 ; gain = 0.000
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'extWeights_wen'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
Finished Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_0_0/DDR_Block_axi_clock_converter_0_0_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_1_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_1_0/DDR_Block_axi_clock_converter_1_0_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 10109.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4492 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4260 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 183 instances

open_run: Time (s): cpu = 00:02:18 ; elapsed = 00:01:56 . Memory (MB): peak = 10109.855 ; gain = 0.000
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_araddr*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_arready*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_arvalid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_awaddr*" ]
WARNING: [Vivado 12-507] No nets matched '*s_axi0_awaddr*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_awaddr*" ]
WARNING: [Vivado 12-507] No nets matched '*s_axi0_awaddr*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*awaddr*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_awready*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_awvalid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_rready*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*S0_AXI_rready*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_rvalid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_wdata*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_wready*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_wvalid*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_rdata*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*s_axi0_rvalid*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 26 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mtop/ddr/S0_AXI_awaddr[0]} {mtop/ddr/S0_AXI_awaddr[1]} {mtop/ddr/S0_AXI_awaddr[2]} {mtop/ddr/S0_AXI_awaddr[3]} {mtop/ddr/S0_AXI_awaddr[4]} {mtop/ddr/S0_AXI_awaddr[5]} {mtop/ddr/S0_AXI_awaddr[6]} {mtop/ddr/S0_AXI_awaddr[7]} {mtop/ddr/S0_AXI_awaddr[8]} {mtop/ddr/S0_AXI_awaddr[9]} {mtop/ddr/S0_AXI_awaddr[10]} {mtop/ddr/S0_AXI_awaddr[11]} {mtop/ddr/S0_AXI_awaddr[12]} {mtop/ddr/S0_AXI_awaddr[13]} {mtop/ddr/S0_AXI_awaddr[14]} {mtop/ddr/S0_AXI_awaddr[15]} {mtop/ddr/S0_AXI_awaddr[16]} {mtop/ddr/S0_AXI_awaddr[17]} {mtop/ddr/S0_AXI_awaddr[18]} {mtop/ddr/S0_AXI_awaddr[19]} {mtop/ddr/S0_AXI_awaddr[20]} {mtop/ddr/S0_AXI_awaddr[21]} {mtop/ddr/S0_AXI_awaddr[22]} {mtop/ddr/S0_AXI_awaddr[23]} {mtop/ddr/S0_AXI_awaddr[24]} {mtop/ddr/S0_AXI_awaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ddr_data2[0][0]} {ddr_data2[0][1]} {ddr_data2[0][2]} {ddr_data2[0][3]} {ddr_data2[0][4]} {ddr_data2[0][5]} {ddr_data2[0][6]} {ddr_data2[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ddr_data2[1][0]} {ddr_data2[1][1]} {ddr_data2[1][2]} {ddr_data2[1][3]} {ddr_data2[1][4]} {ddr_data2[1][5]} {ddr_data2[1][6]} {ddr_data2[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {mtop/s_axi0_wdata[0]} {mtop/s_axi0_wdata[1]} {mtop/s_axi0_wdata[2]} {mtop/s_axi0_wdata[3]} {mtop/s_axi0_wdata[4]} {mtop/s_axi0_wdata[5]} {mtop/s_axi0_wdata[6]} {mtop/s_axi0_wdata[7]} {mtop/s_axi0_wdata[8]} {mtop/s_axi0_wdata[9]} {mtop/s_axi0_wdata[10]} {mtop/s_axi0_wdata[11]} {mtop/s_axi0_wdata[12]} {mtop/s_axi0_wdata[13]} {mtop/s_axi0_wdata[14]} {mtop/s_axi0_wdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {mtop/s_axi0_araddr[0]} {mtop/s_axi0_araddr[1]} {mtop/s_axi0_araddr[2]} {mtop/s_axi0_araddr[3]} {mtop/s_axi0_araddr[4]} {mtop/s_axi0_araddr[5]} {mtop/s_axi0_araddr[6]} {mtop/s_axi0_araddr[7]} {mtop/s_axi0_araddr[8]} {mtop/s_axi0_araddr[9]} {mtop/s_axi0_araddr[10]} {mtop/s_axi0_araddr[11]} {mtop/s_axi0_araddr[12]} {mtop/s_axi0_araddr[13]} {mtop/s_axi0_araddr[14]} {mtop/s_axi0_araddr[15]} {mtop/s_axi0_araddr[16]} {mtop/s_axi0_araddr[17]} {mtop/s_axi0_araddr[18]} {mtop/s_axi0_araddr[19]} {mtop/s_axi0_araddr[20]} {mtop/s_axi0_araddr[21]} {mtop/s_axi0_araddr[22]} {mtop/s_axi0_araddr[23]} {mtop/s_axi0_araddr[24]} {mtop/s_axi0_araddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {mtop/s_axi0_rdata[0]} {mtop/s_axi0_rdata[1]} {mtop/s_axi0_rdata[2]} {mtop/s_axi0_rdata[3]} {mtop/s_axi0_rdata[4]} {mtop/s_axi0_rdata[5]} {mtop/s_axi0_rdata[6]} {mtop/s_axi0_rdata[7]} {mtop/s_axi0_rdata[8]} {mtop/s_axi0_rdata[9]} {mtop/s_axi0_rdata[10]} {mtop/s_axi0_rdata[11]} {mtop/s_axi0_rdata[12]} {mtop/s_axi0_rdata[13]} {mtop/s_axi0_rdata[14]} {mtop/s_axi0_rdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {axi2_raddr[0]} {axi2_raddr[1]} {axi2_raddr[2]} {axi2_raddr[3]} {axi2_raddr[4]} {axi2_raddr[5]} {axi2_raddr[6]} {axi2_raddr[7]} {axi2_raddr[8]} {axi2_raddr[9]} {axi2_raddr[10]} {axi2_raddr[11]} {axi2_raddr[12]} {axi2_raddr[13]} {axi2_raddr[14]} {axi2_raddr[15]} {axi2_raddr[16]} {axi2_raddr[17]} {axi2_raddr[18]} {axi2_raddr[19]} {axi2_raddr[20]} {axi2_raddr[21]} {axi2_raddr[22]} {axi2_raddr[23]} {axi2_raddr[24]} {axi2_raddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ddr_data[0][0]} {ddr_data[0][1]} {ddr_data[0][2]} {ddr_data[0][3]} {ddr_data[0][4]} {ddr_data[0][5]} {ddr_data[0][6]} {ddr_data[0][7]} {ddr_data[0][8]} {ddr_data[0][9]} {ddr_data[0][10]} {ddr_data[0][11]} {ddr_data[0][12]} {ddr_data[0][13]} {ddr_data[0][14]} {ddr_data[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {mtop/ddr_vid2[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list read_request2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list wen_data1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list mtop/s_axi0_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list mtop/s_axi0_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list mtop/s_axi0_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list mtop/s_axi0_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list mtop/s_axi0_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list mtop/s_axi0_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list mtop/s_axi0_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list mtop/s_axi0_wvalid ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 10109.855 ; gain = 0.000
close_design
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.dcp' for cell 'fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.dcp' for cell 'ctrlread/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.dcp' for cell 'ctrlread/fifo_rcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.dcp' for cell 'ctrlread/fifo_req'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.dcp' for cell 'ctrlread/fifo_ret'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.dcp' for cell 'ctrlread/readData/dly_info'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.dcp' for cell 'ctrlweight/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.dcp' for cell 'ctrlweight/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.dcp' for cell 'ctrlweight/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.dcp' for cell 'ctrlwrite/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.dcp' for cell 'ctrlwrite/fifos[0].fifo_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.dcp' for cell 'ctrlwrite/fifos[0].fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.dcp' for cell 'data_read_assist/fifo_readinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.dcp' for cell 'data_write_assist/fifo_writeinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256.dcp' for cell 'etop/mac_test0/mac_top0/icmp0/icmp_receive_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.dcp' for cell 'gib/fifo_einst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.dcp' for cell 'hcb[0].h/assemble_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.dcp' for cell 'hcb[0].h/extWeights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.dcp' for cell 'hcb[0].h/fifo_instHCB'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.dcp' for cell 'hcb[0].h/fifo_instHCBWt'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/inputs_mem/inputs_mem.dcp' for cell 'hcb[0].h/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.dcp' for cell 'hcb[0].h/resBuf'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.dcp' for cell 'hcb[0].h/weights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/dmem_32_16/dmem_32_16.dcp' for cell 'hcb[0].h/scg[0].g/ucu[0].u/output0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0.dcp' for cell 'mtop/ddr/Block_test_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.dcp' for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_run' was cancelled
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-2
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.dcp' for cell 'fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.dcp' for cell 'ctrlread/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.dcp' for cell 'ctrlread/fifo_rcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.dcp' for cell 'ctrlread/fifo_req'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.dcp' for cell 'ctrlread/fifo_ret'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.dcp' for cell 'ctrlread/readData/dly_info'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.dcp' for cell 'ctrlweight/fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.dcp' for cell 'ctrlweight/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.dcp' for cell 'ctrlweight/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.dcp' for cell 'ctrlwrite/fifo_wcinst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.dcp' for cell 'ctrlwrite/fifos[0].fifo_addr'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.dcp' for cell 'ctrlwrite/fifos[0].fifo_data'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.dcp' for cell 'data_read_assist/fifo_readinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.dcp' for cell 'data_write_assist/fifo_writeinfo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256.dcp' for cell 'etop/mac_test0/mac_top0/icmp0/icmp_receive_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.dcp' for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.dcp' for cell 'gib/fifo_einst'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.dcp' for cell 'hcb[0].h/assemble_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.dcp' for cell 'hcb[0].h/extWeights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.dcp' for cell 'hcb[0].h/fifo_instHCB'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.dcp' for cell 'hcb[0].h/fifo_instHCBWt'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/inputs_mem/inputs_mem.dcp' for cell 'hcb[0].h/inputs'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.dcp' for cell 'hcb[0].h/resBuf'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.dcp' for cell 'hcb[0].h/weights'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/dmem_32_16/dmem_32_16.dcp' for cell 'hcb[0].h/scg[0].g/ucu[0].u/output0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1.dcp' for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0.dcp' for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0.dcp' for cell 'mtop/ddr/Block_test_i/mig_7series_0'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 18741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'DDR_Block_mig_7series_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_mig_7series_0_0_1/DDR_Block_mig_7series_0_0/user_design/constraints/DDR_Block_mig_7series_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_processing_system7_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_processing_system7_0_0/DDR_Block_processing_system7_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_bool'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bool/fifo_bool.xdc will not be read for any cell of this module.
Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'mtop/ddr/DDR_Block_i/clk_wiz_0/inst/clk_in1_DDR_Block_clk_wiz_0_0'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 10109.855 ; gain = 0.000
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'extWeights_wen'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
Finished Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_0_0/DDR_Block_axi_clock_converter_0_0_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_1_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_1_0/DDR_Block_axi_clock_converter_1_0_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 10109.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4492 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4260 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 183 instances

open_run: Time (s): cpu = 00:02:12 ; elapsed = 00:01:51 . Memory (MB): peak = 10109.855 ; gain = 0.000
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ddr_data*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[19]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[22]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[18]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[25]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[17]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[24]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[21]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[23]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ddr_addr_data[8]'; it was auto-generated for Vivado debug.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*input_ddr_data_valid*" ]
WARNING: [Vivado 12-507] No nets matched '*input_ddr_data_valid*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*input_ddr_data_valid*" ]
WARNING: [Vivado 12-507] No nets matched '*input_ddr_data_valid*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*input_data_fifo_wen*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wen'; it was auto-generated for Vivado debug.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*input_data_fifo_wdata*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_input_data_fifo_wdata[0]_33[12]'; it was auto-generated for Vivado debug.
delete_debug_core [get_debug_cores {u_ila_0 }]
delete_debug_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10109.855 ; gain = 0.000
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[1]_34[0]} {ctrlread/readData/input_data_fifo_wdata[1]_34[1]} {ctrlread/readData/input_data_fifo_wdata[1]_34[2]} {ctrlread/readData/input_data_fifo_wdata[1]_34[3]} {ctrlread/readData/input_data_fifo_wdata[1]_34[4]} {ctrlread/readData/input_data_fifo_wdata[1]_34[5]} {ctrlread/readData/input_data_fifo_wdata[1]_34[6]} {ctrlread/readData/input_data_fifo_wdata[1]_34[7]} {ctrlread/readData/input_data_fifo_wdata[1]_34[8]} {ctrlread/readData/input_data_fifo_wdata[1]_34[9]} {ctrlread/readData/input_data_fifo_wdata[1]_34[10]} {ctrlread/readData/input_data_fifo_wdata[1]_34[11]} {ctrlread/readData/input_data_fifo_wdata[1]_34[12]} {ctrlread/readData/input_data_fifo_wdata[1]_34[13]} {ctrlread/readData/input_data_fifo_wdata[1]_34[14]} {ctrlread/readData/input_data_fifo_wdata[1]_34[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ddr_data[0][0]} {ddr_data[0][1]} {ddr_data[0][2]} {ddr_data[0][3]} {ddr_data[0][4]} {ddr_data[0][5]} {ddr_data[0][6]} {ddr_data[0][7]} {ddr_data[0][8]} {ddr_data[0][9]} {ddr_data[0][10]} {ddr_data[0][11]} {ddr_data[0][12]} {ddr_data[0][13]} {ddr_data[0][14]} {ddr_data[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {mtop/ddr/S0_AXI_awaddr[0]} {mtop/ddr/S0_AXI_awaddr[1]} {mtop/ddr/S0_AXI_awaddr[2]} {mtop/ddr/S0_AXI_awaddr[3]} {mtop/ddr/S0_AXI_awaddr[4]} {mtop/ddr/S0_AXI_awaddr[5]} {mtop/ddr/S0_AXI_awaddr[6]} {mtop/ddr/S0_AXI_awaddr[7]} {mtop/ddr/S0_AXI_awaddr[8]} {mtop/ddr/S0_AXI_awaddr[9]} {mtop/ddr/S0_AXI_awaddr[10]} {mtop/ddr/S0_AXI_awaddr[11]} {mtop/ddr/S0_AXI_awaddr[12]} {mtop/ddr/S0_AXI_awaddr[13]} {mtop/ddr/S0_AXI_awaddr[14]} {mtop/ddr/S0_AXI_awaddr[15]} {mtop/ddr/S0_AXI_awaddr[16]} {mtop/ddr/S0_AXI_awaddr[17]} {mtop/ddr/S0_AXI_awaddr[18]} {mtop/ddr/S0_AXI_awaddr[19]} {mtop/ddr/S0_AXI_awaddr[20]} {mtop/ddr/S0_AXI_awaddr[21]} {mtop/ddr/S0_AXI_awaddr[22]} {mtop/ddr/S0_AXI_awaddr[23]} {mtop/ddr/S0_AXI_awaddr[24]} {mtop/ddr/S0_AXI_awaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {mtop/ddr_vid2[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {mtop/s_axi0_araddr[0]} {mtop/s_axi0_araddr[1]} {mtop/s_axi0_araddr[2]} {mtop/s_axi0_araddr[3]} {mtop/s_axi0_araddr[4]} {mtop/s_axi0_araddr[5]} {mtop/s_axi0_araddr[6]} {mtop/s_axi0_araddr[7]} {mtop/s_axi0_araddr[8]} {mtop/s_axi0_araddr[9]} {mtop/s_axi0_araddr[10]} {mtop/s_axi0_araddr[11]} {mtop/s_axi0_araddr[12]} {mtop/s_axi0_araddr[13]} {mtop/s_axi0_araddr[14]} {mtop/s_axi0_araddr[15]} {mtop/s_axi0_araddr[16]} {mtop/s_axi0_araddr[17]} {mtop/s_axi0_araddr[18]} {mtop/s_axi0_araddr[19]} {mtop/s_axi0_araddr[20]} {mtop/s_axi0_araddr[21]} {mtop/s_axi0_araddr[22]} {mtop/s_axi0_araddr[23]} {mtop/s_axi0_araddr[24]} {mtop/s_axi0_araddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {mtop/s_axi0_rdata[0]} {mtop/s_axi0_rdata[1]} {mtop/s_axi0_rdata[2]} {mtop/s_axi0_rdata[3]} {mtop/s_axi0_rdata[4]} {mtop/s_axi0_rdata[5]} {mtop/s_axi0_rdata[6]} {mtop/s_axi0_rdata[7]} {mtop/s_axi0_rdata[8]} {mtop/s_axi0_rdata[9]} {mtop/s_axi0_rdata[10]} {mtop/s_axi0_rdata[11]} {mtop/s_axi0_rdata[12]} {mtop/s_axi0_rdata[13]} {mtop/s_axi0_rdata[14]} {mtop/s_axi0_rdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {mtop/s_axi0_wdata[0]} {mtop/s_axi0_wdata[1]} {mtop/s_axi0_wdata[2]} {mtop/s_axi0_wdata[3]} {mtop/s_axi0_wdata[4]} {mtop/s_axi0_wdata[5]} {mtop/s_axi0_wdata[6]} {mtop/s_axi0_wdata[7]} {mtop/s_axi0_wdata[8]} {mtop/s_axi0_wdata[9]} {mtop/s_axi0_wdata[10]} {mtop/s_axi0_wdata[11]} {mtop/s_axi0_wdata[12]} {mtop/s_axi0_wdata[13]} {mtop/s_axi0_wdata[14]} {mtop/s_axi0_wdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {axi2_raddr[0]} {axi2_raddr[1]} {axi2_raddr[2]} {axi2_raddr[3]} {axi2_raddr[4]} {axi2_raddr[5]} {axi2_raddr[6]} {axi2_raddr[7]} {axi2_raddr[8]} {axi2_raddr[9]} {axi2_raddr[10]} {axi2_raddr[11]} {axi2_raddr[12]} {axi2_raddr[13]} {axi2_raddr[14]} {axi2_raddr[15]} {axi2_raddr[16]} {axi2_raddr[17]} {axi2_raddr[18]} {axi2_raddr[19]} {axi2_raddr[20]} {axi2_raddr[21]} {axi2_raddr[22]} {axi2_raddr[23]} {axi2_raddr[24]} {axi2_raddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {ddr_data2[0][0]} {ddr_data2[0][1]} {ddr_data2[0][2]} {ddr_data2[0][3]} {ddr_data2[0][4]} {ddr_data2[0][5]} {ddr_data2[0][6]} {ddr_data2[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {ddr_data2[1][0]} {ddr_data2[1][1]} {ddr_data2[1][2]} {ddr_data2[1][3]} {ddr_data2[1][4]} {ddr_data2[1][5]} {ddr_data2[1][6]} {ddr_data2[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list read_request2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list mtop/s_axi0_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list mtop/s_axi0_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list mtop/s_axi0_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list mtop/s_axi0_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list mtop/s_axi0_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list mtop/s_axi0_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list mtop/s_axi0_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list mtop/s_axi0_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe139]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe139]
connect_debug_port u_ila_0/probe139 [get_nets [list wen_data1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe140]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe140]
connect_debug_port u_ila_0/probe140 [get_nets [list ctrlread/readData/input_data_fifo_wen ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 10109.855 ; gain = 0.000
close_design
reset_run impl_7
launch_runs impl_7 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xci' is already up-to-date
[Fri Nov  8 02:03:38 2019] Launched impl_7...
Run output will be captured here: C:/AI/AIFPGA/sv/sv.runs/impl_7/runme.log
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-2
INFO: [Netlist 29-17] Analyzing 18741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'DDR_Block_mig_7series_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_mig_7series_0_0_1/DDR_Block_mig_7series_0_0/user_design/constraints/DDR_Block_mig_7series_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_processing_system7_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_processing_system7_0_0/DDR_Block_processing_system7_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_bool'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bool/fifo_bool.xdc will not be read for any cell of this module.
Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'mtop/ddr/DDR_Block_i/clk_wiz_0/inst/clk_in1_DDR_Block_clk_wiz_0_0'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 10109.855 ; gain = 0.000
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'extWeights_wen'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:81]
Finished Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_0_0/DDR_Block_axi_clock_converter_0_0_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_1_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_1_0/DDR_Block_axi_clock_converter_1_0_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 10109.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4492 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4260 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 183 instances

open_run: Time (s): cpu = 00:02:07 ; elapsed = 00:01:45 . Memory (MB): peak = 10109.855 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
delete_debug_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10109.855 ; gain = 0.000
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 26 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mtop/ddr/S0_AXI_awaddr[0]} {mtop/ddr/S0_AXI_awaddr[1]} {mtop/ddr/S0_AXI_awaddr[2]} {mtop/ddr/S0_AXI_awaddr[3]} {mtop/ddr/S0_AXI_awaddr[4]} {mtop/ddr/S0_AXI_awaddr[5]} {mtop/ddr/S0_AXI_awaddr[6]} {mtop/ddr/S0_AXI_awaddr[7]} {mtop/ddr/S0_AXI_awaddr[8]} {mtop/ddr/S0_AXI_awaddr[9]} {mtop/ddr/S0_AXI_awaddr[10]} {mtop/ddr/S0_AXI_awaddr[11]} {mtop/ddr/S0_AXI_awaddr[12]} {mtop/ddr/S0_AXI_awaddr[13]} {mtop/ddr/S0_AXI_awaddr[14]} {mtop/ddr/S0_AXI_awaddr[15]} {mtop/ddr/S0_AXI_awaddr[16]} {mtop/ddr/S0_AXI_awaddr[17]} {mtop/ddr/S0_AXI_awaddr[18]} {mtop/ddr/S0_AXI_awaddr[19]} {mtop/ddr/S0_AXI_awaddr[20]} {mtop/ddr/S0_AXI_awaddr[21]} {mtop/ddr/S0_AXI_awaddr[22]} {mtop/ddr/S0_AXI_awaddr[23]} {mtop/ddr/S0_AXI_awaddr[24]} {mtop/ddr/S0_AXI_awaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mtop/ddr_vid2[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {mtop/s_axi0_araddr[0]} {mtop/s_axi0_araddr[1]} {mtop/s_axi0_araddr[2]} {mtop/s_axi0_araddr[3]} {mtop/s_axi0_araddr[4]} {mtop/s_axi0_araddr[5]} {mtop/s_axi0_araddr[6]} {mtop/s_axi0_araddr[7]} {mtop/s_axi0_araddr[8]} {mtop/s_axi0_araddr[9]} {mtop/s_axi0_araddr[10]} {mtop/s_axi0_araddr[11]} {mtop/s_axi0_araddr[12]} {mtop/s_axi0_araddr[13]} {mtop/s_axi0_araddr[14]} {mtop/s_axi0_araddr[15]} {mtop/s_axi0_araddr[16]} {mtop/s_axi0_araddr[17]} {mtop/s_axi0_araddr[18]} {mtop/s_axi0_araddr[19]} {mtop/s_axi0_araddr[20]} {mtop/s_axi0_araddr[21]} {mtop/s_axi0_araddr[22]} {mtop/s_axi0_araddr[23]} {mtop/s_axi0_araddr[24]} {mtop/s_axi0_araddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {mtop/s_axi0_rdata[0]} {mtop/s_axi0_rdata[1]} {mtop/s_axi0_rdata[2]} {mtop/s_axi0_rdata[3]} {mtop/s_axi0_rdata[4]} {mtop/s_axi0_rdata[5]} {mtop/s_axi0_rdata[6]} {mtop/s_axi0_rdata[7]} {mtop/s_axi0_rdata[8]} {mtop/s_axi0_rdata[9]} {mtop/s_axi0_rdata[10]} {mtop/s_axi0_rdata[11]} {mtop/s_axi0_rdata[12]} {mtop/s_axi0_rdata[13]} {mtop/s_axi0_rdata[14]} {mtop/s_axi0_rdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {mtop/s_axi0_wdata[0]} {mtop/s_axi0_wdata[1]} {mtop/s_axi0_wdata[2]} {mtop/s_axi0_wdata[3]} {mtop/s_axi0_wdata[4]} {mtop/s_axi0_wdata[5]} {mtop/s_axi0_wdata[6]} {mtop/s_axi0_wdata[7]} {mtop/s_axi0_wdata[8]} {mtop/s_axi0_wdata[9]} {mtop/s_axi0_wdata[10]} {mtop/s_axi0_wdata[11]} {mtop/s_axi0_wdata[12]} {mtop/s_axi0_wdata[13]} {mtop/s_axi0_wdata[14]} {mtop/s_axi0_wdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {axi2_raddr[0]} {axi2_raddr[1]} {axi2_raddr[2]} {axi2_raddr[3]} {axi2_raddr[4]} {axi2_raddr[5]} {axi2_raddr[6]} {axi2_raddr[7]} {axi2_raddr[8]} {axi2_raddr[9]} {axi2_raddr[10]} {axi2_raddr[11]} {axi2_raddr[12]} {axi2_raddr[13]} {axi2_raddr[14]} {axi2_raddr[15]} {axi2_raddr[16]} {axi2_raddr[17]} {axi2_raddr[18]} {axi2_raddr[19]} {axi2_raddr[20]} {axi2_raddr[21]} {axi2_raddr[22]} {axi2_raddr[23]} {axi2_raddr[24]} {axi2_raddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ddr_data2[0][0]} {ddr_data2[0][1]} {ddr_data2[0][2]} {ddr_data2[0][3]} {ddr_data2[0][4]} {ddr_data2[0][5]} {ddr_data2[0][6]} {ddr_data2[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ddr_data2[1][0]} {ddr_data2[1][1]} {ddr_data2[1][2]} {ddr_data2[1][3]} {ddr_data2[1][4]} {ddr_data2[1][5]} {ddr_data2[1][6]} {ddr_data2[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ddr_data[0][0]} {ddr_data[0][1]} {ddr_data[0][2]} {ddr_data[0][3]} {ddr_data[0][4]} {ddr_data[0][5]} {ddr_data[0][6]} {ddr_data[0][7]} {ddr_data[0][8]} {ddr_data[0][9]} {ddr_data[0][10]} {ddr_data[0][11]} {ddr_data[0][12]} {ddr_data[0][13]} {ddr_data[0][14]} {ddr_data[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[1]_34[0]} {ctrlread/readData/input_data_fifo_wdata[1]_34[1]} {ctrlread/readData/input_data_fifo_wdata[1]_34[2]} {ctrlread/readData/input_data_fifo_wdata[1]_34[3]} {ctrlread/readData/input_data_fifo_wdata[1]_34[4]} {ctrlread/readData/input_data_fifo_wdata[1]_34[5]} {ctrlread/readData/input_data_fifo_wdata[1]_34[6]} {ctrlread/readData/input_data_fifo_wdata[1]_34[7]} {ctrlread/readData/input_data_fifo_wdata[1]_34[8]} {ctrlread/readData/input_data_fifo_wdata[1]_34[9]} {ctrlread/readData/input_data_fifo_wdata[1]_34[10]} {ctrlread/readData/input_data_fifo_wdata[1]_34[11]} {ctrlread/readData/input_data_fifo_wdata[1]_34[12]} {ctrlread/readData/input_data_fifo_wdata[1]_34[13]} {ctrlread/readData/input_data_fifo_wdata[1]_34[14]} {ctrlread/readData/input_data_fifo_wdata[1]_34[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list ctrlread/readData/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list read_request2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list mtop/s_axi0_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list mtop/s_axi0_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list mtop/s_axi0_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list mtop/s_axi0_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list mtop/s_axi0_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list mtop/s_axi0_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list mtop/s_axi0_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list mtop/s_axi0_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe139]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe139]
connect_debug_port u_ila_0/probe139 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe140]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe140]
connect_debug_port u_ila_0/probe140 [get_nets [list wen_data1 ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 10109.855 ; gain = 0.000
close_design
reset_run synth_4
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AI/AIFPGA/sv/sv.runs/synth_4

launch_runs impl_7 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xci' is already up-to-date
[Fri Nov  8 02:48:12 2019] Launched synth_4...
Run output will be captured here: C:/AI/AIFPGA/sv/sv.runs/synth_4/runme.log
[Fri Nov  8 02:48:12 2019] Launched impl_7...
Run output will be captured here: C:/AI/AIFPGA/sv/sv.runs/impl_7/runme.log
open_bd_design {C:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/Block_test.bd}
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_0
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_2
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Successfully read diagram <Block_test> from BD file <C:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/Block_test.bd>
set_property PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.ltx} [get_hw_devices xc7z100_1]
set_property PROGRAM.FILE {C:/AI/AIFPGA/sv/sv.runs/impl_7/top.bit} [get_hw_devices xc7z100_1]
program_hw_devices [get_hw_devices xc7z100_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 10109.855 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
INFO: [Labtools 27-2302] Device xc7z100 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axi2_raddr} {ctrlread/readData/input_data_fifo_wen} {ddr_data2[0]} {ddr_data2[1]} {ddr_data[0]} {mtop/ddr/S0_AXI_awaddr} {mtop/s_axi0_araddr} {mtop/s_axi0_arready} {mtop/s_axi0_arvalid} {mtop/s_axi0_awready} {mtop/s_axi0_awvalid} {mtop/s_axi0_rdata} {mtop/s_axi0_rvalid} {mtop/s_axi0_wdata} {mtop/s_axi0_wready} {mtop/s_axi0_wvalid} {read_request2} {u_ila_0_M_AXI_RREADY_2_1} {u_ila_0_ddr_vid2} {u_ila_0_input_data_fifo_wdata[1]_34} {u_ila_0_input_data_fifo_wen_1} }
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {data_bus[0]} {hcb[0].h/weightsBus[0]} {pwrite_data[0][0]} {u_ila_0_input_data_fifo_wdata[0]_33} {w_bus[0]} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {add_output} {addressBuffer_ren} {axi2_raddr} {cb_inst[0][K]} {cb_isFetchNextInst} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingFeatures} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isReadingWeights} {cb_isRunning} {cb_isRunning} {cb_isRunning} {cb_isRunning} {cb_start} {crinst_enable} {ctrlread/ddr_enable} {ctrlread/readData/input_data_fifo_wen} {ctrlread/readExtData/ddr_enable_ext} {ctrlweight/data_valid} {ctrlweight/dataIdx} {ctrlweight/dataIdx_next} {ctrlweight/hasMoreData} {ctrlweight/hasMoreData_next} {ctrlweight/input_data_fifo_ren} {ctrlweight/inst_fifo_ren} {ctrlweight/isReadRam} {ctrlweight/isWriteRam} {ctrlweight/liveCount} {ctrlweight/readMoreData} {ctrlweight/readMoreData_next} {ctrlweight/seqNum} {ctrlweight/weight_mem_ren} {ctrlweight/weight_mem_ren_ff} {cwinst_enable} {cwtinst_enable} {data_read_assist/info_fifo_ren} {data_read_assist/info_fifo_wen} {data_read_assist/read_ready} {data_read_assist/read_request} {ddr_data2[0]} {ddr_data2[1]} {ddr_data[0]} {ddr_data_id} {hcb[0].h/enSendBMWeights} {hcb[0].h/enSendWeights} {hcb[0].h/hasNextFeatureParams} {hcb[0].h/isBackupValid} {hcb[0].h/isBMWeightValid} {hcb[0].h/isLoadingNextFeatures} {hcb[0].h/isWeightValid} {hcb[0].h/readWeights/isReadingWeights} {hcb[0].h/scg[0].g/ucu[0].u/output0/we} {hcb[0].h/scg[0].g/ucu[0].u/output1/we} {hcb[1].h/readWeights/isReadingWeights} {hcb[2].h/readWeights/isReadingWeights} {hcb[3].h/readWeights/isReadingWeights} {inst_enable} {inst_enable} {inst_enable} {inst_enable} {mtop/ddr/S0_AXI_awaddr} {mtop/ps_read_axi/axi_ready} {mtop/ps_read_axi/M_AXI_ARREADY} {mtop/ps_read_axi/M_AXI_ARVALID} {mtop/ps_read_axi/M_AXI_RVALID} {mtop/ps_read_axi/pending_request} {mtop/ps_read_axi/read_freeze} {mtop/ps_read_axi/read_request} {mtop/ps_write_axi/pending_addr} {mtop/ps_write_axi/pending_data} {mtop/read_axi1/axi_ready} {mtop/read_axi1/M_AXI_ARREADY} {mtop/read_axi1/M_AXI_ARVALID} {mtop/read_axi1/M_AXI_RLAST} {mtop/read_axi1/M_AXI_RVALID} {mtop/read_axi1/pending_request} {mtop/read_axi1/read_request} {mtop/read_axi2/axi_ready} {mtop/read_axi2/M_AXI_ARREADY} {mtop/read_axi2/M_AXI_ARVALID} {mtop/read_axi2/M_AXI_RVALID} {mtop/read_axi2/pending_request} {mtop/read_axi2/read_request} {mtop/s_axi0_araddr} {mtop/s_axi0_arready} {mtop/s_axi0_arvalid} {mtop/s_axi0_awready} {mtop/s_axi0_awvalid} {mtop/s_axi0_rdata} {mtop/s_axi0_rvalid} {mtop/s_axi0_wdata} {mtop/s_axi0_wready} {mtop/s_axi0_wvalid} {mtop/write_axi1/pending_addr} {mtop/write_axi1/pending_data} {mtop/write_axi2/pending_addr} {mtop/write_axi2/pending_data} {outbuf[0]} {pcread_RequestGIBValid} {pcweight_busValid} {pread_busValid} {pread_isFeature} {pwrite_enable} {read_freeze1} {read_freeze1_1} {read_request2} {u_ila_0_data_fifo_wen} {u_ila_0_ddr_vid2} {u_ila_0_input_data_fifo_wdata[1]_34} {u_ila_0_input_data_fifo_wen_1} {u_ila_0_M_AXI_RLAST} {u_ila_0_M_AXI_RREADY} {u_ila_0_M_AXI_RREADY_1} {u_ila_0_M_AXI_RREADY_2} {u_ila_0_M_AXI_RREADY_2_1} {u_ila_0_new_paramsw} {u_ila_0_new_paramsw_1} {u_ila_0_new_paramsw_2} {u_ila_0_new_paramsw_3} {u_ila_0_weight_mem_wen} {w_ddr_isLast} {weight_read_assist/info_fifo_ren} {weight_read_assist/info_fifo_wen} {weight_read_assist/read_freeze} {weight_read_assist/read_ready} {weight_read_assist/read_request} {wen_data1} {wen_data1_1} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {ctrlread/processReadInstruction/ddr_addr_data} {ctrlwrite/ddr_write_addr} {pwrite_addr[0]} {u_ila_0_Oaddr} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes add_output -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'hX [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'h0 [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-08 05:37:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-08 05:37:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/AI/AIFPGA/sv/sv.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq4'hX [get_hw_probes pwrite_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq26'u0 [get_hw_probes mtop/s_axi0_araddr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq26'u5537792 [get_hw_probes mtop/s_axi0_araddr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-08 05:44:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-08 05:44:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/AI/AIFPGA/sv/sv.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-2
INFO: [Netlist 29-17] Analyzing 18741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/fifo_req/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xdc] for cell 'ctrlread/readExtData/fifo_req_ddr/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_268b_psr_aclk_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_smartconnect_0_0/bd_0/ip/ip_1/bd_268b_psr_aclk_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_proc_sys_reset_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_proc_sys_reset_0_0/DDR_Block_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'DDR_Block_mig_7series_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_mig_7series_0_0_1/DDR_Block_mig_7series_0_0/user_design/constraints/DDR_Block_mig_7series_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_processing_system7_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_processing_system7_0_0/DDR_Block_processing_system7_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xdc] for cell 'data_write_assist/fifo_writeinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'data_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xdc] for cell 'weight_read_assist/fifo_readinfo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0_board.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_proc_sys_reset_0_0/Block_test_proc_sys_reset_0_0.xdc] for cell 'mtop/ddr/Block_test_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0_board.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_smartconnect_0_0/bd_0/ip/ip_1/bd_8d04_psr_aclk_0.xdc] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_mig_7series_0_0/Block_test_mig_7series_0_0/user_design/constraints/Block_test_mig_7series_0_0.xdc] for cell 'mtop/ddr/Block_test_i/mig_7series_0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[0].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[1].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[2].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bmweights/fifo_bmweights.xdc] for cell 'hcb[3].h/extWeights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[0].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[1].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[2].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/assemble_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/input_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_assemble_buffer/fifo_assemble_buffer.xdc] for cell 'hcb[3].h/inputs_buffer/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[0].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[1].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[2].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_weights/fifo_weights.xdc] for cell 'hcb[3].h/weights/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[0].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[1].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[2].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_resdata/fifo_resdata.xdc] for cell 'hcb[3].h/resBuf/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[0].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[1].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[2].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCB/fifo_InstructionHCB.xdc] for cell 'hcb[3].h/fifo_instHCB/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[0].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[1].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[2].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionHCBWt/fifo_InstructionHCBWt.xdc] for cell 'hcb[3].h/fifo_instHCBWt/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionEnd/fifo_InstructionEnd.xdc] for cell 'gib/fifo_einst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_ret/fifo_ctrlread_ret.xdc] for cell 'ctrlread/fifo_ret/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionRead/fifo_InstructionRead.xdc] for cell 'ctrlread/fifo_rcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlweight_data/fifo_ctrlweight_data.xdc] for cell 'ctrlweight/fifo_input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWeight/fifo_InstructionWeight.xdc] for cell 'ctrlweight/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[0].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[1].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[2].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_addr/fifo_ctrlwrite_addr.xdc] for cell 'ctrlwrite/fifos[3].fifo_addr/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[0].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[1].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[2].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlwrite_data/fifo_ctrlwrite_data.xdc] for cell 'ctrlwrite/fifos[3].fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_InstructionWrite/fifo_InstructionWrite.xdc] for cell 'ctrlwrite/fifo_wcinst/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_data/fifo_ctrlread_data.xdc] for cell 'ctrlread/readData/input_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_info/fifo_ctrlread_info.xdc] for cell 'ctrlread/readData/dly_info/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo.xdc] for cell 'sendif/send_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'etop/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_bool'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_bool/fifo_bool.xdc will not be read for any cell of this module.
Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'mtop/ddr/DDR_Block_i/clk_wiz_0/inst/clk_in1_DDR_Block_clk_wiz_0_0'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 10109.855 ; gain = 0.000
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'rgmii_rxc'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks rgmii_rxc]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks sys_clk_n]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk_n'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'gmii_tx_clk'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks gmii_tx_clk]'. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc:25]
Finished Parsing XDC File [C:/AI/AIFPGA/sv/sv.srcs/constrs_1/imports/ddr2x.srcs/top.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_0_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_0_0/DDR_Block_axi_clock_converter_0_0_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_Block_axi_clock_converter_1_0'. The XDC file c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/DDR_Block/ip/DDR_Block_axi_clock_converter_1_0/DDR_Block_axi_clock_converter_1_0_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_0/Block_test_axi_clock_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_1_0/Block_test_axi_clock_converter_1_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_1/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_clock_converter_0_1/Block_test_axi_clock_converter_0_1_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_clock_converter_2/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/bd/Block_test/ip/Block_test_axi_dwidth_converter_0_0/Block_test_axi_dwidth_converter_0_0_clocks.xdc] for cell 'mtop/ddr/Block_test_i/axi_dwidth_converter_0/inst'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_addressBuffer/fifo_addressBuffer_clocks.xdc] for cell 'fifo_data/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/addr_fifo/addr_fifo_clocks.xdc] for cell 'sendif/send_addr_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ps_rec_data_fifo/ps_rec_data_fifo_clocks.xdc] for cell 'ps_recif/ps_rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/rec_data_fifo/rec_data_fifo_clocks.xdc] for cell 'recif/rec_fifo/U0'
Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Finished Parsing XDC File [c:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/send_data_fifo/send_data_fifo_clocks.xdc] for cell 'sendif/send_fifo/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_4' [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_addr_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'fifo_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ps_recif/ps_rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'recif/rec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sendif/send_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mtop/ddr/Block_test_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 10109.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4492 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4260 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 9 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 183 instances

open_run: Time (s): cpu = 00:02:09 ; elapsed = 00:01:47 . Memory (MB): peak = 10109.855 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
delete_debug_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10109.855 ; gain = 0.000
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/u_Block_test_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK ]]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {hcb[0].h/weightsBus[0][0]} {hcb[0].h/weightsBus[0][1]} {hcb[0].h/weightsBus[0][2]} {hcb[0].h/weightsBus[0][3]} {hcb[0].h/weightsBus[0][4]} {hcb[0].h/weightsBus[0][5]} {hcb[0].h/weightsBus[0][6]} {hcb[0].h/weightsBus[0][7]} {hcb[0].h/weightsBus[0][8]} {hcb[0].h/weightsBus[0][9]} {hcb[0].h/weightsBus[0][10]} {hcb[0].h/weightsBus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ctrlread/processReadInstruction/ddr_addr_data[0]} {ctrlread/processReadInstruction/ddr_addr_data[1]} {ctrlread/processReadInstruction/ddr_addr_data[2]} {ctrlread/processReadInstruction/ddr_addr_data[3]} {ctrlread/processReadInstruction/ddr_addr_data[4]} {ctrlread/processReadInstruction/ddr_addr_data[5]} {ctrlread/processReadInstruction/ddr_addr_data[6]} {ctrlread/processReadInstruction/ddr_addr_data[7]} {ctrlread/processReadInstruction/ddr_addr_data[8]} {ctrlread/processReadInstruction/ddr_addr_data[9]} {ctrlread/processReadInstruction/ddr_addr_data[10]} {ctrlread/processReadInstruction/ddr_addr_data[11]} {ctrlread/processReadInstruction/ddr_addr_data[12]} {ctrlread/processReadInstruction/ddr_addr_data[13]} {ctrlread/processReadInstruction/ddr_addr_data[14]} {ctrlread/processReadInstruction/ddr_addr_data[15]} {ctrlread/processReadInstruction/ddr_addr_data[16]} {ctrlread/processReadInstruction/ddr_addr_data[17]} {ctrlread/processReadInstruction/ddr_addr_data[18]} {ctrlread/processReadInstruction/ddr_addr_data[19]} {ctrlread/processReadInstruction/ddr_addr_data[20]} {ctrlread/processReadInstruction/ddr_addr_data[21]} {ctrlread/processReadInstruction/ddr_addr_data[22]} {ctrlread/processReadInstruction/ddr_addr_data[23]} {ctrlread/processReadInstruction/ddr_addr_data[24]} {ctrlread/processReadInstruction/ddr_addr_data[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[0]_33[0]} {ctrlread/readData/input_data_fifo_wdata[0]_33[1]} {ctrlread/readData/input_data_fifo_wdata[0]_33[2]} {ctrlread/readData/input_data_fifo_wdata[0]_33[3]} {ctrlread/readData/input_data_fifo_wdata[0]_33[4]} {ctrlread/readData/input_data_fifo_wdata[0]_33[5]} {ctrlread/readData/input_data_fifo_wdata[0]_33[6]} {ctrlread/readData/input_data_fifo_wdata[0]_33[7]} {ctrlread/readData/input_data_fifo_wdata[0]_33[8]} {ctrlread/readData/input_data_fifo_wdata[0]_33[9]} {ctrlread/readData/input_data_fifo_wdata[0]_33[10]} {ctrlread/readData/input_data_fifo_wdata[0]_33[11]} {ctrlread/readData/input_data_fifo_wdata[0]_33[12]} {ctrlread/readData/input_data_fifo_wdata[0]_33[13]} {ctrlread/readData/input_data_fifo_wdata[0]_33[14]} {ctrlread/readData/input_data_fifo_wdata[0]_33[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ctrlread/readData/input_data_fifo_wdata[1]_34[0]} {ctrlread/readData/input_data_fifo_wdata[1]_34[1]} {ctrlread/readData/input_data_fifo_wdata[1]_34[2]} {ctrlread/readData/input_data_fifo_wdata[1]_34[3]} {ctrlread/readData/input_data_fifo_wdata[1]_34[4]} {ctrlread/readData/input_data_fifo_wdata[1]_34[5]} {ctrlread/readData/input_data_fifo_wdata[1]_34[6]} {ctrlread/readData/input_data_fifo_wdata[1]_34[7]} {ctrlread/readData/input_data_fifo_wdata[1]_34[8]} {ctrlread/readData/input_data_fifo_wdata[1]_34[9]} {ctrlread/readData/input_data_fifo_wdata[1]_34[10]} {ctrlread/readData/input_data_fifo_wdata[1]_34[11]} {ctrlread/readData/input_data_fifo_wdata[1]_34[12]} {ctrlread/readData/input_data_fifo_wdata[1]_34[13]} {ctrlread/readData/input_data_fifo_wdata[1]_34[14]} {ctrlread/readData/input_data_fifo_wdata[1]_34[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cb_inst[0][K][0]} {cb_inst[0][K][1]} {cb_inst[0][K][2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {mtop/s_axi0_wdata[0]} {mtop/s_axi0_wdata[1]} {mtop/s_axi0_wdata[2]} {mtop/s_axi0_wdata[3]} {mtop/s_axi0_wdata[4]} {mtop/s_axi0_wdata[5]} {mtop/s_axi0_wdata[6]} {mtop/s_axi0_wdata[7]} {mtop/s_axi0_wdata[8]} {mtop/s_axi0_wdata[9]} {mtop/s_axi0_wdata[10]} {mtop/s_axi0_wdata[11]} {mtop/s_axi0_wdata[12]} {mtop/s_axi0_wdata[13]} {mtop/s_axi0_wdata[14]} {mtop/s_axi0_wdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {mtop/s_axi0_araddr[0]} {mtop/s_axi0_araddr[1]} {mtop/s_axi0_araddr[2]} {mtop/s_axi0_araddr[3]} {mtop/s_axi0_araddr[4]} {mtop/s_axi0_araddr[5]} {mtop/s_axi0_araddr[6]} {mtop/s_axi0_araddr[7]} {mtop/s_axi0_araddr[8]} {mtop/s_axi0_araddr[9]} {mtop/s_axi0_araddr[10]} {mtop/s_axi0_araddr[11]} {mtop/s_axi0_araddr[12]} {mtop/s_axi0_araddr[13]} {mtop/s_axi0_araddr[14]} {mtop/s_axi0_araddr[15]} {mtop/s_axi0_araddr[16]} {mtop/s_axi0_araddr[17]} {mtop/s_axi0_araddr[18]} {mtop/s_axi0_araddr[19]} {mtop/s_axi0_araddr[20]} {mtop/s_axi0_araddr[21]} {mtop/s_axi0_araddr[22]} {mtop/s_axi0_araddr[23]} {mtop/s_axi0_araddr[24]} {mtop/s_axi0_araddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {axi2_raddr[0]} {axi2_raddr[1]} {axi2_raddr[2]} {axi2_raddr[3]} {axi2_raddr[4]} {axi2_raddr[5]} {axi2_raddr[6]} {axi2_raddr[7]} {axi2_raddr[8]} {axi2_raddr[9]} {axi2_raddr[10]} {axi2_raddr[11]} {axi2_raddr[12]} {axi2_raddr[13]} {axi2_raddr[14]} {axi2_raddr[15]} {axi2_raddr[16]} {axi2_raddr[17]} {axi2_raddr[18]} {axi2_raddr[19]} {axi2_raddr[20]} {axi2_raddr[21]} {axi2_raddr[22]} {axi2_raddr[23]} {axi2_raddr[24]} {axi2_raddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {mtop/ddr/S0_AXI_awaddr[0]} {mtop/ddr/S0_AXI_awaddr[1]} {mtop/ddr/S0_AXI_awaddr[2]} {mtop/ddr/S0_AXI_awaddr[3]} {mtop/ddr/S0_AXI_awaddr[4]} {mtop/ddr/S0_AXI_awaddr[5]} {mtop/ddr/S0_AXI_awaddr[6]} {mtop/ddr/S0_AXI_awaddr[7]} {mtop/ddr/S0_AXI_awaddr[8]} {mtop/ddr/S0_AXI_awaddr[9]} {mtop/ddr/S0_AXI_awaddr[10]} {mtop/ddr/S0_AXI_awaddr[11]} {mtop/ddr/S0_AXI_awaddr[12]} {mtop/ddr/S0_AXI_awaddr[13]} {mtop/ddr/S0_AXI_awaddr[14]} {mtop/ddr/S0_AXI_awaddr[15]} {mtop/ddr/S0_AXI_awaddr[16]} {mtop/ddr/S0_AXI_awaddr[17]} {mtop/ddr/S0_AXI_awaddr[18]} {mtop/ddr/S0_AXI_awaddr[19]} {mtop/ddr/S0_AXI_awaddr[20]} {mtop/ddr/S0_AXI_awaddr[21]} {mtop/ddr/S0_AXI_awaddr[22]} {mtop/ddr/S0_AXI_awaddr[23]} {mtop/ddr/S0_AXI_awaddr[24]} {mtop/ddr/S0_AXI_awaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {mtop/ddr_vid2[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {mtop/s_axi0_rdata[0]} {mtop/s_axi0_rdata[1]} {mtop/s_axi0_rdata[2]} {mtop/s_axi0_rdata[3]} {mtop/s_axi0_rdata[4]} {mtop/s_axi0_rdata[5]} {mtop/s_axi0_rdata[6]} {mtop/s_axi0_rdata[7]} {mtop/s_axi0_rdata[8]} {mtop/s_axi0_rdata[9]} {mtop/s_axi0_rdata[10]} {mtop/s_axi0_rdata[11]} {mtop/s_axi0_rdata[12]} {mtop/s_axi0_rdata[13]} {mtop/s_axi0_rdata[14]} {mtop/s_axi0_rdata[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ctrlwrite/ddr_write_addr[0]} {ctrlwrite/ddr_write_addr[1]} {ctrlwrite/ddr_write_addr[2]} {ctrlwrite/ddr_write_addr[3]} {ctrlwrite/ddr_write_addr[4]} {ctrlwrite/ddr_write_addr[5]} {ctrlwrite/ddr_write_addr[6]} {ctrlwrite/ddr_write_addr[7]} {ctrlwrite/ddr_write_addr[8]} {ctrlwrite/ddr_write_addr[9]} {ctrlwrite/ddr_write_addr[10]} {ctrlwrite/ddr_write_addr[11]} {ctrlwrite/ddr_write_addr[12]} {ctrlwrite/ddr_write_addr[13]} {ctrlwrite/ddr_write_addr[14]} {ctrlwrite/ddr_write_addr[15]} {ctrlwrite/ddr_write_addr[16]} {ctrlwrite/ddr_write_addr[17]} {ctrlwrite/ddr_write_addr[18]} {ctrlwrite/ddr_write_addr[19]} {ctrlwrite/ddr_write_addr[20]} {ctrlwrite/ddr_write_addr[21]} {ctrlwrite/ddr_write_addr[22]} {ctrlwrite/ddr_write_addr[23]} {ctrlwrite/ddr_write_addr[24]} {ctrlwrite/ddr_write_addr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {ctrlwrite/Oaddr[0]} {ctrlwrite/Oaddr[1]} {ctrlwrite/Oaddr[2]} {ctrlwrite/Oaddr[3]} {ctrlwrite/Oaddr[4]} {ctrlwrite/Oaddr[5]} {ctrlwrite/Oaddr[6]} {ctrlwrite/Oaddr[7]} {ctrlwrite/Oaddr[8]} {ctrlwrite/Oaddr[9]} {ctrlwrite/Oaddr[10]} {ctrlwrite/Oaddr[11]} {ctrlwrite/Oaddr[12]} {ctrlwrite/Oaddr[13]} {ctrlwrite/Oaddr[14]} {ctrlwrite/Oaddr[15]} {ctrlwrite/Oaddr[16]} {ctrlwrite/Oaddr[17]} {ctrlwrite/Oaddr[18]} {ctrlwrite/Oaddr[19]} {ctrlwrite/Oaddr[20]} {ctrlwrite/Oaddr[21]} {ctrlwrite/Oaddr[22]} {ctrlwrite/Oaddr[23]} {ctrlwrite/Oaddr[24]} {ctrlwrite/Oaddr[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {ctrlweight/dataIdx[0]} {ctrlweight/dataIdx[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {ctrlweight/dataIdx_next[0]} {ctrlweight/dataIdx_next[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {ctrlweight/liveCount[0]} {ctrlweight/liveCount[1]} {ctrlweight/liveCount[2]} {ctrlweight/liveCount[3]} {ctrlweight/liveCount[4]} {ctrlweight/liveCount[5]} {ctrlweight/liveCount[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {ctrlweight/seqNum[0]} {ctrlweight/seqNum[1]} {ctrlweight/seqNum[2]} {ctrlweight/seqNum[3]} {ctrlweight/seqNum[4]} {ctrlweight/seqNum[5]} {ctrlweight/seqNum[6]} {ctrlweight/seqNum[7]} {ctrlweight/seqNum[8]} {ctrlweight/seqNum[9]} {ctrlweight/seqNum[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {pwrite_addr[0][0]} {pwrite_addr[0][1]} {pwrite_addr[0][2]} {pwrite_addr[0][3]} {pwrite_addr[0][4]} {pwrite_addr[0][5]} {pwrite_addr[0][6]} {pwrite_addr[0][7]} {pwrite_addr[0][8]} {pwrite_addr[0][9]} {pwrite_addr[0][10]} {pwrite_addr[0][11]} {pwrite_addr[0][12]} {pwrite_addr[0][13]} {pwrite_addr[0][14]} {pwrite_addr[0][15]} {pwrite_addr[0][16]} {pwrite_addr[0][17]} {pwrite_addr[0][18]} {pwrite_addr[0][19]} {pwrite_addr[0][20]} {pwrite_addr[0][21]} {pwrite_addr[0][22]} {pwrite_addr[0][23]} {pwrite_addr[0][24]} {pwrite_addr[0][25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {ddr_data[0][0]} {ddr_data[0][1]} {ddr_data[0][2]} {ddr_data[0][3]} {ddr_data[0][4]} {ddr_data[0][5]} {ddr_data[0][6]} {ddr_data[0][7]} {ddr_data[0][8]} {ddr_data[0][9]} {ddr_data[0][10]} {ddr_data[0][11]} {ddr_data[0][12]} {ddr_data[0][13]} {ddr_data[0][14]} {ddr_data[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ddr_data_id[0]} {ddr_data_id[1]} {ddr_data_id[2]} {ddr_data_id[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {ddr_data2[0][0]} {ddr_data2[0][1]} {ddr_data2[0][2]} {ddr_data2[0][3]} {ddr_data2[0][4]} {ddr_data2[0][5]} {ddr_data2[0][6]} {ddr_data2[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {outbuf[0][0]} {outbuf[0][1]} {outbuf[0][2]} {outbuf[0][3]} {outbuf[0][4]} {outbuf[0][5]} {outbuf[0][6]} {outbuf[0][7]} {outbuf[0][8]} {outbuf[0][9]} {outbuf[0][10]} {outbuf[0][11]} {outbuf[0][12]} {outbuf[0][13]} {outbuf[0][14]} {outbuf[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {cb_isFetchNextInst[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {pwrite_enable[0]} {pwrite_enable[1]} {pwrite_enable[2]} {pwrite_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {w_bus[0][0]} {w_bus[0][1]} {w_bus[0][2]} {w_bus[0][3]} {w_bus[0][4]} {w_bus[0][5]} {w_bus[0][6]} {w_bus[0][7]} {w_bus[0][8]} {w_bus[0][9]} {w_bus[0][10]} {w_bus[0][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ddr_data2[1][0]} {ddr_data2[1][1]} {ddr_data2[1][2]} {ddr_data2[1][3]} {ddr_data2[1][4]} {ddr_data2[1][5]} {ddr_data2[1][6]} {ddr_data2[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {pwrite_data[0][0][0]} {pwrite_data[0][0][1]} {pwrite_data[0][0][2]} {pwrite_data[0][0][3]} {pwrite_data[0][0][4]} {pwrite_data[0][0][5]} {pwrite_data[0][0][6]} {pwrite_data[0][0][7]} {pwrite_data[0][0][8]} {pwrite_data[0][0][9]} {pwrite_data[0][0][10]} {pwrite_data[0][0][11]} {pwrite_data[0][0][12]} {pwrite_data[0][0][13]} {pwrite_data[0][0][14]} {pwrite_data[0][0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {data_bus[0][0]} {data_bus[0][1]} {data_bus[0][2]} {data_bus[0][3]} {data_bus[0][4]} {data_bus[0][5]} {data_bus[0][6]} {data_bus[0][7]} {data_bus[0][8]} {data_bus[0][9]} {data_bus[0][10]} {data_bus[0][11]} {data_bus[0][12]} {data_bus[0][13]} {data_bus[0][14]} {data_bus[0][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list add_output ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list addressBuffer_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list mtop/read_axi1/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list mtop/read_axi2/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list mtop/ps_read_axi/axi_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {cb_isReadingFeatures[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {cb_isReadingFeatures[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {cb_isReadingFeatures[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {cb_isReadingFeatures[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {cb_isReadingWeights[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {cb_isReadingWeights[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {cb_isReadingWeights[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {cb_isReadingWeights[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {cb_isRunning[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {cb_isRunning[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {cb_isRunning[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {cb_isRunning[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {cb_start[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list crinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list cwinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list cwtinst_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list ctrlweight/data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list ctrlweight/data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list ctrlread/ddr_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list ctrlread/readExtData/ddr_enable_ext ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list ctrlwrite/ddr_write_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {hcb[0].h/enSendBMWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {hcb[0].h/enSendWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list ctrlweight/hasMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list ctrlweight/hasMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {hcb[0].h/hasNextFeatureParams} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list weight_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list data_read_assist/info_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list data_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list weight_read_assist/info_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list ctrlweight/input_data_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list ctrlread/readData/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list ctrlweight/input_data_fifo_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {inst_enable[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {inst_enable[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {inst_enable[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {inst_enable[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list ctrlweight/inst_fifo_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {hcb[0].h/isBackupValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {hcb[0].h/isBMWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {hcb[0].h/isLoadingNextFeatures} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {hcb[2].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {hcb[3].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {hcb[0].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {hcb[1].h/readWeights/isReadingWeights} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ctrlweight/isReadRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {hcb[0].h/isWeightValid} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list ctrlweight/isWriteRam ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list mtop/ps_read_axi/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list mtop/read_axi1/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list mtop/read_axi2/M_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list mtop/ps_read_axi/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list mtop/read_axi1/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list mtop/read_axi2/M_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list mtop/ps_read_axi/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list mtop/read_axi1/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list mtop/read_axi2/M_AXI_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list mtop/read_axi2/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list mtop/ps_read_axi/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list mtop/read_axi1/M_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list mtop/read_axi2/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list mtop/ps_read_axi/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list mtop/read_axi1/M_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {hcb[3].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {hcb[0].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list {hcb[2].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list {hcb[1].h/new_paramsw} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list pcread_RequestGIBValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list pcweight_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list mtop/write_axi1/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list mtop/write_axi2/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list mtop/ps_write_axi/pending_addr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list mtop/write_axi1/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list mtop/write_axi2/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list mtop/ps_write_axi/pending_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list mtop/read_axi2/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list mtop/ps_read_axi/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list mtop/read_axi1/pending_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list pread_busValid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list pread_isFeature ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list mtop/read_axi1/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list data_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list weight_read_assist/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list mtop/ps_read_axi/read_freeze ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list weight_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list data_read_assist/read_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list mtop/ps_read_axi/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list mtop/read_axi1/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list weight_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list mtop/read_axi2/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe123]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe123]
connect_debug_port u_ila_0/probe123 [get_nets [list data_read_assist/read_request ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe124]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe124]
connect_debug_port u_ila_0/probe124 [get_nets [list read_request2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe125]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe125]
connect_debug_port u_ila_0/probe125 [get_nets [list ctrlweight/readMoreData ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe126]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe126]
connect_debug_port u_ila_0/probe126 [get_nets [list ctrlweight/readMoreData_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe127]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe127]
connect_debug_port u_ila_0/probe127 [get_nets [list mtop/s_axi0_arready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe128]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe128]
connect_debug_port u_ila_0/probe128 [get_nets [list mtop/s_axi0_arvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe129]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe129]
connect_debug_port u_ila_0/probe129 [get_nets [list mtop/s_axi0_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe130]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe130]
connect_debug_port u_ila_0/probe130 [get_nets [list mtop/s_axi0_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe131]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe131]
connect_debug_port u_ila_0/probe131 [get_nets [list mtop/s_axi0_rready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe132]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe132]
connect_debug_port u_ila_0/probe132 [get_nets [list mtop/s_axi0_rvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe133]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe133]
connect_debug_port u_ila_0/probe133 [get_nets [list mtop/s_axi0_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe134]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe134]
connect_debug_port u_ila_0/probe134 [get_nets [list mtop/s_axi0_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe135]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe135]
connect_debug_port u_ila_0/probe135 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output1/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe136]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe136]
connect_debug_port u_ila_0/probe136 [get_nets [list {hcb[0].h/scg[0].g/ucu[0].u/output0/we} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe137]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe137]
connect_debug_port u_ila_0/probe137 [get_nets [list ctrlweight/weight_mem_ren ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe138]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe138]
connect_debug_port u_ila_0/probe138 [get_nets [list ctrlweight/weight_mem_ren_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe139]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe139]
connect_debug_port u_ila_0/probe139 [get_nets [list ctrlweight/weight_mem_wen ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe140]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe140]
connect_debug_port u_ila_0/probe140 [get_nets [list wen_data1 ]]
set_property port_width 30 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[0]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[1]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[2]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[3]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[4]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[5]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[6]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[7]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[8]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[9]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[10]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[11]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[12]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[13]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[14]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[15]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[16]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[17]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[18]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[19]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[20]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[21]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[22]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[23]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[24]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[25]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[26]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[27]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[28]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_awaddr[29]} ]]
create_debug_port u_ila_1 probe
set_property port_width 30 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[0]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[1]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[2]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[3]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[4]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[5]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[6]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[7]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[8]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[9]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[10]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[11]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[12]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[13]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[14]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[15]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[16]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[17]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[18]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[19]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[20]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[21]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[22]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[23]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[24]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[25]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[26]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[27]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[28]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_araddr[29]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[0]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[1]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[2]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[3]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[4]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[5]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[6]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[7]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[8]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[9]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[10]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[11]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[12]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[13]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[14]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_rdata[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[0]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[1]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[2]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[3]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[4]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[5]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[6]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[7]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[8]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[9]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[10]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[11]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[12]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[13]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[14]} {mtop/ddr/Block_test_i/mig_7series_0/s_axi_wdata[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_arready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_arvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_awready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_awvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_bready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_bvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_rready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_rvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_wready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list mtop/ddr/Block_test_i/mig_7series_0/s_axi_wvalid ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 10109.855 ; gain = 0.000
reset_run impl_7
launch_runs impl_7 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_ctrlread_req/fifo_ctrlread_req.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/ctrlweight_mem/ctrlweight_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRWriteInfo/fifo_DDRWriteInfo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/AI/AIFPGA/sv/sv.srcs/sources_1/ip/fifo_DDRReadInfo/fifo_DDRReadInfo.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 10109.855 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.508 . Memory (MB): peak = 10109.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 10109.855 ; gain = 0.000
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_runs: Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 10109.855 ; gain = 0.000
INFO: [Common 17-344] 'launch_runs' was cancelled
save_wave_config {C:/AI/AIFPGA/sv/sv.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 06:55:11 2019...
