pr_debug	,	F_3
regmap	,	V_10
parent	,	V_22
ENOMEM	,	V_48
of_clk_add_provider	,	F_41
clk_register	,	F_27
AT91_PMC_PCR_GCKDIV	,	F_8
clk_generated_enable	,	F_1
gck	,	V_4
hw	,	V_2
AT91_PMC_PCR_GCKDIV_MASK	,	V_14
clk_generated_get_parent	,	F_21
PERIPHERAL_ID_MIN	,	V_59
of_clk_src_simple_get	,	V_61
tmp	,	V_38
clk_rate_request	,	V_20
lock	,	V_9
DIV_ROUND_CLOSEST	,	F_14
id	,	V_12
clk_generated_startup	,	F_23
init	,	V_46
clk	,	V_36
clk_generated_set_rate	,	F_22
"reg"	,	L_3
regmap_read	,	F_12
index	,	V_37
CLK_SET_RATE_GATE	,	V_51
__clk_get_name	,	F_19
generated_ops	,	V_50
clk_generated_set_parent	,	F_20
clk_hw_get_parent_by_index	,	F_17
__func__	,	V_6
of_clk_get_parent_count	,	F_32
syscon_node_to_regmap	,	F_35
GFP_KERNEL	,	V_47
"clock-output-names"	,	L_4
clk_generated	,	V_3
of_get_parent	,	F_36
status	,	V_18
clk_hw_get_num_parents	,	F_16
"GCLK: %s, gckdiv = %d, parent id = %d\n"	,	L_1
kfree	,	F_29
AT91_PMC_PCR_GCKDIV_OFFSET	,	V_40
flags	,	V_5
range	,	V_31
gckdiv	,	V_7
clk_generated_recalc_rate	,	F_13
device_node	,	V_53
best_diff	,	V_27
of_property_read_u32	,	F_38
"GCLK: %s, best_rate = %ld, parent clk: %s @ %ld\n"	,	L_2
AT91_PMC_PCR_GCKCSS_OFFSET	,	V_39
CLK_RANGE	,	F_31
for_each_child_of_node	,	F_37
of_clk_parent_fill	,	F_33
clk_hw	,	V_1
AT91_PMC_PCR_PID_MASK	,	V_13
u8	,	T_2
max	,	V_32
i	,	V_29
AT91_PMC_PCR_GCKCSS_MASK	,	V_15
AT91_PMC_PCR	,	V_11
num_parents	,	V_43
regmap_update_bits	,	F_6
EINVAL	,	V_24
of_get_child_count	,	F_34
__init	,	T_3
ERR_PTR	,	F_26
best_parent_hw	,	V_35
num	,	V_55
AT91_PMC_PCR_GCKCSS	,	F_7
best_rate	,	V_23
clk_init_data	,	V_45
clk_generated_determine_rate	,	F_15
u32	,	T_1
tmp_rate	,	V_25
clk_generated_is_enabled	,	F_11
req	,	V_21
clk_range	,	V_44
PERIPHERAL_MAX	,	V_58
best_parent_rate	,	V_34
GENERATED_SOURCE_MAX	,	V_56
spin_unlock_irqrestore	,	F_9
CLK_SET_PARENT_GATE	,	V_52
ops	,	V_49
spin_lock_irqsave	,	F_4
tmp_diff	,	V_28
parent_id	,	V_8
name	,	V_41
of_property_read_string	,	F_39
GENERATED_MAX_DIV	,	V_30
np	,	V_54
pmc_pcr_lock	,	V_60
"atmel,clk-output-range"	,	L_5
AT91_PMC_PCR_GCKEN	,	V_17
gcknp	,	V_57
parent_rate	,	V_19
rate	,	V_33
kzalloc	,	F_25
regmap_write	,	F_5
of_sama5d2_clk_generated_setup	,	F_30
at91_clk_register_generated	,	F_24
min_rate	,	V_26
clk_hw_get_rate	,	F_18
AT91_PMC_PCR_CMD	,	V_16
of_at91_get_clk_range	,	F_40
spinlock_t	,	T_4
parent_names	,	V_42
to_clk_generated	,	F_2
clk_generated_disable	,	F_10
IS_ERR	,	F_28
