parent	,	V_3
pll_recalc	,	F_1
clk_register	,	F_6
rate	,	V_2
main_clks	,	V_11
div4_clks	,	V_13
pll1_div	,	V_4
ret	,	V_8
MODE_PIN1	,	V_10
ARRAY_SIZE	,	F_5
lookups	,	V_12
clk	,	V_1
MSTP_NR	,	V_17
__raw_readw	,	F_2
k	,	V_7
mstp_clks	,	V_16
DIV4_NR	,	V_14
MODE_PIN0	,	V_9
div4_table	,	V_15
arch_clk_init	,	F_3
FRQCR	,	V_6
test_mode_pin	,	F_4
sh_clk_div4_register	,	F_8
pll1rate	,	V_5
__init	,	T_1
clkdev_add_table	,	F_7
sh_clk_mstp_register	,	F_9
