




--Ejercicio27
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity codificador is
    Port ( a,b,c,d : in std_logic_vector(0 downto 2);
           z,s : out std_logic_vector (1  dowto0));
end codificador;



architecture cod of codificador is

begin
process (a,b,c,d,s,z)
begin
case s is
    when '00' = z <= a<='00'
    when '01' = z <= b 
    when '10' = z <= c    
    when '11' = z <= d
end process;
end cod;
