
SmartFactory.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .BOOT         00000058  00020000  00020000  000067a6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .jmp_table    000000a8  00007e00  00007e00  000066fe  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .text         00006270  00000000  00000000  000000d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000003ba  00802000  00006270  00006344  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000002ad  008023ba  008023ba  0000680a  2**4
                  ALLOC
  5 .comment      00000060  00000000  00000000  000067fe  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00006860  2**2
                  CONTENTS, READONLY
  7 .debug_aranges 00000a60  00000000  00000000  000068a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000138e5  00000000  00000000  00007300  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00006b57  00000000  00000000  0001abe5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00009205  00000000  00000000  0002173c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001e7c  00000000  00000000  0002a944  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0003af50  00000000  00000000  0002c7c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00008c3f  00000000  00000000  00067710  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000960  00000000  00000000  00070350  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0000c60c  00000000  00000000  00070cb0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .BOOT:

00020000 <SP_CommonSPM>:
   20000:	fc 01       	movw	r30, r24
   20002:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
   20006:	2d e9       	ldi	r18, 0x9D	; 157
   20008:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
   2000c:	e8 95       	spm
   2000e:	11 24       	eor	r1, r1
   20010:	3b bf       	out	0x3b, r19	; 59
   20012:	08 95       	ret

00020014 <nvm_common_spm>:
   20014:	9b b7       	in	r25, 0x3b	; 59
   20016:	8b bf       	out	0x3b, r24	; 59
   20018:	fb 01       	movw	r30, r22
   2001a:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
   2001e:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
   20022:	7d e9       	ldi	r23, 0x9D	; 157
   20024:	70 93 34 00 	sts	0x0034, r23	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
   20028:	e8 95       	spm
   2002a:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
   2002e:	9b bf       	out	0x3b, r25	; 59
   20030:	08 95       	ret

00020032 <nvm_flash_load_word_to_buffer>:
   20032:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
   20036:	27 fd       	sbrc	r18, 7
   20038:	fc cf       	rjmp	.-8      	; 0x20032 <nvm_flash_load_word_to_buffer>
   2003a:	9b b7       	in	r25, 0x3b	; 59
   2003c:	8b bf       	out	0x3b, r24	; 59
   2003e:	fb 01       	movw	r30, r22
   20040:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
   20044:	23 e2       	ldi	r18, 0x23	; 35
   20046:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
   2004a:	0a 01       	movw	r0, r20
   2004c:	e8 95       	spm
   2004e:	11 24       	eor	r1, r1
   20050:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
   20054:	9b bf       	out	0x3b, r25	; 59
   20056:	08 95       	ret

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 af 02 	jmp	0x55e	; 0x55e <__ctors_end>
       4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
       8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
       c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      10:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      14:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      18:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      1c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      20:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      24:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      28:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      2c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      30:	0c 94 7f 06 	jmp	0xcfe	; 0xcfe <__vector_12>
      34:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      38:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      3c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      40:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      44:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      48:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      4c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      50:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      54:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      58:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      5c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      60:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      64:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      68:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      6c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      70:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      74:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      78:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      7c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      80:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      84:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      88:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      8c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      90:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      94:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      98:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      9c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      a0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      a4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      a8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      ac:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      b0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      b4:	0c 94 f9 06 	jmp	0xdf2	; 0xdf2 <__vector_45>
      b8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      bc:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      c0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      c4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      c8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      cc:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      d0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      d4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      d8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      dc:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      e0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      e4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      e8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      ec:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      f0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      f4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      f8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
      fc:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     100:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     104:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     108:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     10c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     110:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     114:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     118:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     11c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     120:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     124:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     128:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     12c:	0c 94 bc 06 	jmp	0xd78	; 0xd78 <__vector_75>
     130:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     134:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     138:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     13c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     140:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     144:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     148:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     14c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     150:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     154:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     158:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     15c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     160:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     164:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     168:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     16c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     170:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     174:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     178:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     17c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     180:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     184:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     188:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     18c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     190:	0c 94 89 18 	jmp	0x3112	; 0x3112 <__vector_100>
     194:	0c 94 e4 18 	jmp	0x31c8	; 0x31c8 <__vector_101>
     198:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     19c:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1a0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1a4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1a8:	0c 94 36 07 	jmp	0xe6c	; 0xe6c <__vector_106>
     1ac:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1b0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1b4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1b8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1bc:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1c0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1c4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1c8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1cc:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1d0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1d4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1d8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1dc:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1e0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1e4:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1e8:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1ec:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1f0:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__bad_interrupt>
     1f4:	0c 94 de 29 	jmp	0x53bc	; 0x53bc <__vector_125>
     1f8:	0c 94 ab 2a 	jmp	0x5556	; 0x5556 <__vector_126>
     1fc:	bc 0c       	add	r11, r12
     1fe:	cb 0c       	add	r12, r11
     200:	da 0c       	add	r13, r10
     202:	e9 0c       	add	r14, r9
     204:	f7 0c       	add	r15, r7
     206:	06 0d       	add	r16, r6
     208:	15 0d       	add	r17, r5
     20a:	23 0d       	add	r18, r3
     20c:	30 0d       	add	r19, r0
     20e:	3f 0d       	add	r19, r15
     210:	4e 0d       	add	r20, r14
     212:	5d 0d       	add	r21, r13
     214:	76 16       	cp	r7, r22
     216:	85 16       	cp	r8, r21
     218:	94 16       	cp	r9, r20
     21a:	a3 16       	cp	r10, r19
     21c:	b1 16       	cp	r11, r17
     21e:	c0 16       	cp	r12, r16
     220:	cf 16       	cp	r12, r31
     222:	dd 16       	cp	r13, r29
     224:	ea 16       	cp	r14, r26
     226:	f9 16       	cp	r15, r25
     228:	08 17       	cp	r16, r24
     22a:	17 17       	cp	r17, r23
     22c:	cf 17       	cp	r28, r31
     22e:	cf 17       	cp	r28, r31
     230:	cf 17       	cp	r28, r31
     232:	cf 17       	cp	r28, r31
     234:	cf 17       	cp	r28, r31
     236:	cf 17       	cp	r28, r31
     238:	cf 17       	cp	r28, r31
     23a:	cf 17       	cp	r28, r31
     23c:	cf 17       	cp	r28, r31
     23e:	cf 17       	cp	r28, r31
     240:	cf 17       	cp	r28, r31
     242:	cf 17       	cp	r28, r31
     244:	cf 17       	cp	r28, r31
     246:	cf 17       	cp	r28, r31
     248:	cf 17       	cp	r28, r31
     24a:	cf 17       	cp	r28, r31
     24c:	cf 17       	cp	r28, r31
     24e:	cf 17       	cp	r28, r31
     250:	cf 17       	cp	r28, r31
     252:	cf 17       	cp	r28, r31
     254:	cd 17       	cp	r28, r29
     256:	cd 17       	cp	r28, r29
     258:	cd 17       	cp	r28, r29
     25a:	cd 17       	cp	r28, r29
     25c:	cd 17       	cp	r28, r29
     25e:	cd 17       	cp	r28, r29
     260:	cd 17       	cp	r28, r29
     262:	cd 17       	cp	r28, r29
     264:	cd 17       	cp	r28, r29
     266:	cd 17       	cp	r28, r29
     268:	cd 17       	cp	r28, r29
     26a:	cd 17       	cp	r28, r29
     26c:	cd 17       	cp	r28, r29
     26e:	cd 17       	cp	r28, r29
     270:	cd 17       	cp	r28, r29
     272:	cd 17       	cp	r28, r29
     274:	cd 17       	cp	r28, r29
     276:	cd 17       	cp	r28, r29
     278:	cd 17       	cp	r28, r29
     27a:	cd 17       	cp	r28, r29
     27c:	d1 17       	cp	r29, r17
     27e:	d1 17       	cp	r29, r17
     280:	d1 17       	cp	r29, r17
     282:	d1 17       	cp	r29, r17
     284:	d1 17       	cp	r29, r17
     286:	d1 17       	cp	r29, r17
     288:	d1 17       	cp	r29, r17
     28a:	d1 17       	cp	r29, r17
     28c:	d1 17       	cp	r29, r17
     28e:	d1 17       	cp	r29, r17
     290:	cb 17       	cp	r28, r27
     292:	cb 17       	cp	r28, r27
     294:	cb 17       	cp	r28, r27
     296:	cb 17       	cp	r28, r27
     298:	cb 17       	cp	r28, r27
     29a:	cb 17       	cp	r28, r27
     29c:	cb 17       	cp	r28, r27
     29e:	cb 17       	cp	r28, r27
     2a0:	cb 17       	cp	r28, r27
     2a2:	cb 17       	cp	r28, r27
     2a4:	d1 17       	cp	r29, r17
     2a6:	d1 17       	cp	r29, r17
     2a8:	d1 17       	cp	r29, r17
     2aa:	d1 17       	cp	r29, r17
     2ac:	d1 17       	cp	r29, r17
     2ae:	d1 17       	cp	r29, r17
     2b0:	d1 17       	cp	r29, r17
     2b2:	d1 17       	cp	r29, r17
     2b4:	d1 17       	cp	r29, r17
     2b6:	d1 17       	cp	r29, r17
     2b8:	d1 17       	cp	r29, r17
     2ba:	d1 17       	cp	r29, r17
     2bc:	d1 17       	cp	r29, r17
     2be:	d1 17       	cp	r29, r17
     2c0:	d1 17       	cp	r29, r17
     2c2:	d1 17       	cp	r29, r17
     2c4:	d1 17       	cp	r29, r17
     2c6:	d1 17       	cp	r29, r17
     2c8:	d1 17       	cp	r29, r17
     2ca:	d1 17       	cp	r29, r17
     2cc:	c9 17       	cp	r28, r25
     2ce:	c9 17       	cp	r28, r25
     2d0:	c9 17       	cp	r28, r25
     2d2:	c9 17       	cp	r28, r25
     2d4:	c9 17       	cp	r28, r25
     2d6:	c9 17       	cp	r28, r25
     2d8:	c9 17       	cp	r28, r25
     2da:	c9 17       	cp	r28, r25
     2dc:	c9 17       	cp	r28, r25
     2de:	c9 17       	cp	r28, r25
     2e0:	c9 17       	cp	r28, r25
     2e2:	c9 17       	cp	r28, r25
     2e4:	c9 17       	cp	r28, r25
     2e6:	c9 17       	cp	r28, r25
     2e8:	c9 17       	cp	r28, r25
     2ea:	c7 17       	cp	r28, r23
     2ec:	c7 17       	cp	r28, r23
     2ee:	c7 17       	cp	r28, r23
     2f0:	c7 17       	cp	r28, r23
     2f2:	c7 17       	cp	r28, r23
     2f4:	c7 17       	cp	r28, r23
     2f6:	c7 17       	cp	r28, r23
     2f8:	c7 17       	cp	r28, r23
     2fa:	c7 17       	cp	r28, r23
     2fc:	c7 17       	cp	r28, r23
     2fe:	c7 17       	cp	r28, r23
     300:	c7 17       	cp	r28, r23
     302:	c7 17       	cp	r28, r23
     304:	c7 17       	cp	r28, r23
     306:	c7 17       	cp	r28, r23
     308:	c5 17       	cp	r28, r21
     30a:	c5 17       	cp	r28, r21
     30c:	c5 17       	cp	r28, r21
     30e:	c5 17       	cp	r28, r21
     310:	c5 17       	cp	r28, r21
     312:	c5 17       	cp	r28, r21
     314:	c5 17       	cp	r28, r21
     316:	c5 17       	cp	r28, r21
     318:	c5 17       	cp	r28, r21
     31a:	c5 17       	cp	r28, r21
     31c:	c5 17       	cp	r28, r21
     31e:	c5 17       	cp	r28, r21
     320:	c5 17       	cp	r28, r21
     322:	c5 17       	cp	r28, r21
     324:	c5 17       	cp	r28, r21
     326:	c5 17       	cp	r28, r21
     328:	c5 17       	cp	r28, r21
     32a:	c5 17       	cp	r28, r21
     32c:	c5 17       	cp	r28, r21
     32e:	c5 17       	cp	r28, r21
     330:	c3 17       	cp	r28, r19
     332:	c3 17       	cp	r28, r19
     334:	c3 17       	cp	r28, r19
     336:	c3 17       	cp	r28, r19
     338:	c3 17       	cp	r28, r19
     33a:	c3 17       	cp	r28, r19
     33c:	c3 17       	cp	r28, r19
     33e:	c3 17       	cp	r28, r19
     340:	c3 17       	cp	r28, r19
     342:	c3 17       	cp	r28, r19
     344:	c1 17       	cp	r28, r17
     346:	c1 17       	cp	r28, r17
     348:	c1 17       	cp	r28, r17
     34a:	c1 17       	cp	r28, r17
     34c:	c1 17       	cp	r28, r17
     34e:	c1 17       	cp	r28, r17
     350:	c1 17       	cp	r28, r17
     352:	c1 17       	cp	r28, r17
     354:	c1 17       	cp	r28, r17
     356:	c1 17       	cp	r28, r17
     358:	c1 17       	cp	r28, r17
     35a:	c1 17       	cp	r28, r17
     35c:	c1 17       	cp	r28, r17
     35e:	c1 17       	cp	r28, r17
     360:	c1 17       	cp	r28, r17
     362:	c1 17       	cp	r28, r17
     364:	c1 17       	cp	r28, r17
     366:	c1 17       	cp	r28, r17
     368:	c1 17       	cp	r28, r17
     36a:	c1 17       	cp	r28, r17
     36c:	c1 17       	cp	r28, r17
     36e:	c1 17       	cp	r28, r17
     370:	c1 17       	cp	r28, r17
     372:	c1 17       	cp	r28, r17
     374:	c1 17       	cp	r28, r17
     376:	c1 17       	cp	r28, r17
     378:	c1 17       	cp	r28, r17
     37a:	c1 17       	cp	r28, r17
     37c:	c1 17       	cp	r28, r17
     37e:	c1 17       	cp	r28, r17
     380:	bf 17       	cp	r27, r31
     382:	bf 17       	cp	r27, r31
     384:	bf 17       	cp	r27, r31
     386:	bf 17       	cp	r27, r31
     388:	bf 17       	cp	r27, r31
     38a:	bd 17       	cp	r27, r29
     38c:	bd 17       	cp	r27, r29
     38e:	bd 17       	cp	r27, r29
     390:	bd 17       	cp	r27, r29
     392:	bd 17       	cp	r27, r29
     394:	bb 17       	cp	r27, r27
     396:	bb 17       	cp	r27, r27
     398:	bb 17       	cp	r27, r27
     39a:	bb 17       	cp	r27, r27
     39c:	bb 17       	cp	r27, r27
     39e:	b9 17       	cp	r27, r25
     3a0:	b9 17       	cp	r27, r25
     3a2:	b9 17       	cp	r27, r25
     3a4:	b9 17       	cp	r27, r25
     3a6:	b9 17       	cp	r27, r25
     3a8:	d3 17       	cp	r29, r19
     3aa:	d3 17       	cp	r29, r19
     3ac:	d3 17       	cp	r29, r19
     3ae:	d3 17       	cp	r29, r19
     3b0:	d3 17       	cp	r29, r19
     3b2:	d3 17       	cp	r29, r19
     3b4:	43 24       	eor	r4, r3
     3b6:	46 24       	eor	r4, r6
     3b8:	49 24       	eor	r4, r9
     3ba:	4c 24       	eor	r4, r12
     3bc:	4f 24       	eor	r4, r15
     3be:	52 24       	eor	r5, r2
     3c0:	55 24       	eor	r5, r5

000003c2 <__trampolines_start>:
     3c2:	0c 94 28 17 	jmp	0x2e50	; 0x2e50 <_Z11DigitalReadi>
     3c6:	0c 94 b9 17 	jmp	0x2f72	; 0x2f72 <_Z15ReadSharpSensorh+0x22>
     3ca:	0c 94 6d 1a 	jmp	0x34da	; 0x34da <udi_cdc_data_setup>
     3ce:	0c 94 7c 13 	jmp	0x26f8	; 0x26f8 <_Z8StopBeltj>
     3d2:	0c 94 46 24 	jmp	0x488c	; 0x488c <udd_ep_get_size+0x28>
     3d6:	0c 94 76 16 	jmp	0x2cec	; 0x2cec <_Z12IO_ReadWritebh+0x1e>
     3da:	0c 94 c0 16 	jmp	0x2d80	; 0x2d80 <_Z12IO_ReadWritebh+0xb2>
     3de:	0c 94 05 04 	jmp	0x80a	; 0x80a <_Z9isSmallerii>
     3e2:	0c 94 ea 16 	jmp	0x2dd4	; 0x2dd4 <_Z12IO_ReadWritebh+0x106>
     3e6:	0c 94 f9 14 	jmp	0x29f2	; 0x29f2 <_Z14requestStartedv>
     3ea:	0c 94 bb 1a 	jmp	0x3576	; 0x3576 <udi_cdc_line_coding_received>
     3ee:	0c 94 6e 0d 	jmp	0x1adc	; 0x1adc <SelectColour>
     3f2:	0c 94 dd 16 	jmp	0x2dba	; 0x2dba <_Z12IO_ReadWritebh+0xec>
     3f6:	0c 94 49 24 	jmp	0x4892	; 0x4892 <udd_ep_get_size+0x2e>
     3fa:	0c 94 84 1f 	jmp	0x3f08	; 0x3f08 <udc_valid_address>
     3fe:	0c 94 dc 17 	jmp	0x2fb8	; 0x2fb8 <_Z15passthrough_TWIv>
     402:	0c 94 15 12 	jmp	0x242a	; 0x242a <HomeSorterArm>
     406:	0c 94 b1 16 	jmp	0x2d62	; 0x2d62 <_Z12IO_ReadWritebh+0x94>
     40a:	0c 94 4e 0d 	jmp	0x1a9c	; 0x1a9c <IO_ReadWrite+0x142>
     40e:	0c 94 06 0d 	jmp	0x1a0c	; 0x1a0c <IO_ReadWrite+0xb2>
     412:	0c 94 ab 1c 	jmp	0x3956	; 0x3956 <udi_cdc_data_enable>
     416:	0c 94 f7 03 	jmp	0x7ee	; 0x7ee <_Z7isEqualii>
     41a:	0c 94 a7 13 	jmp	0x274e	; 0x274e <_Z13MoveTurntablebji>
     41e:	0c 94 55 24 	jmp	0x48aa	; 0x48aa <udd_ep_get_size+0x46>
     422:	0c 94 cb 17 	jmp	0x2f96	; 0x2f96 <_Z15ReadSharpSensorh+0x46>
     426:	0c 94 4c 0c 	jmp	0x1898	; 0x1898 <MoveElevator>
     42a:	0c 94 c3 17 	jmp	0x2f86	; 0x2f86 <_Z15ReadSharpSensorh+0x36>
     42e:	0c 94 a3 16 	jmp	0x2d46	; 0x2d46 <_Z12IO_ReadWritebh+0x78>
     432:	0c 94 17 17 	jmp	0x2e2e	; 0x2e2e <_Z12IO_ReadWritebh+0x160>
     436:	0c 94 da 03 	jmp	0x7b4	; 0x7b4 <_Z8multiplyii>
     43a:	0c 94 85 03 	jmp	0x70a	; 0x70a <_Z3addii>
     43e:	0c 94 6e 1b 	jmp	0x36dc	; 0x36dc <udi_cdc_data_sent>
     442:	0c 94 de 14 	jmp	0x29bc	; 0x29bc <_Z8Solenoidhb>
     446:	0c 94 2e 12 	jmp	0x245c	; 0x245c <MoveSorterArmTo>
     44a:	0c 94 75 14 	jmp	0x28ea	; 0x28ea <_Z9ToggleLEDv>
     44e:	0c 94 08 17 	jmp	0x2e10	; 0x2e10 <_Z12IO_ReadWritebh+0x142>
     452:	0c 94 75 03 	jmp	0x6ea	; 0x6ea <_Z11printNumberj>
     456:	0c 94 30 0d 	jmp	0x1a60	; 0x1a60 <IO_ReadWrite+0x106>
     45a:	0c 94 5d 0d 	jmp	0x1aba	; 0x1aba <IO_ReadWrite+0x160>
     45e:	0c 94 87 1b 	jmp	0x370e	; 0x370e <udi_cdc_data_sof_notify>
     462:	0c 94 cd 17 	jmp	0x2f9a	; 0x2f9a <_Z15ReadSharpSensorh+0x4a>
     466:	0c 94 32 1a 	jmp	0x3464	; 0x3464 <udi_cdc_comm_enable>
     46a:	0c 94 15 0d 	jmp	0x1a2a	; 0x1a2a <IO_ReadWrite+0xd0>
     46e:	0c 94 da 0c 	jmp	0x19b4	; 0x19b4 <IO_ReadWrite+0x5a>
     472:	0c 94 94 16 	jmp	0x2d28	; 0x2d28 <_Z12IO_ReadWritebh+0x5a>
     476:	0c 94 45 14 	jmp	0x288a	; 0x288a <_Z17StopDemoTestBlockv>
     47a:	0c 94 7b 14 	jmp	0x28f6	; 0x28f6 <_Z3LEDb>
     47e:	0c 94 63 1a 	jmp	0x34c6	; 0x34c6 <udi_cdc_data_disable>
     482:	0c 94 71 0b 	jmp	0x16e2	; 0x16e2 <ElevatorIsReady>
     486:	0c 94 df 1c 	jmp	0x39be	; 0x39be <udi_cdc_data_received>
     48a:	0c 94 bb 17 	jmp	0x2f76	; 0x2f76 <_Z15ReadSharpSensorh+0x26>
     48e:	0c 94 3f 0d 	jmp	0x1a7e	; 0x1a7e <IO_ReadWrite+0x124>
     492:	0c 94 f9 16 	jmp	0x2df2	; 0x2df2 <_Z12IO_ReadWritebh+0x124>
     496:	0c 94 c1 17 	jmp	0x2f82	; 0x2f82 <_Z15ReadSharpSensorh+0x32>
     49a:	0c 94 81 03 	jmp	0x702	; 0x702 <_Z6invertj>
     49e:	0c 94 d5 17 	jmp	0x2faa	; 0x2faa <_Z10AnalogReadi>
     4a2:	0c 94 e4 14 	jmp	0x29c8	; 0x29c8 <_Z13PulseSolenoidh>
     4a6:	0c 94 c5 17 	jmp	0x2f8a	; 0x2f8a <_Z15ReadSharpSensorh+0x3a>
     4aa:	0c 94 4c 24 	jmp	0x4898	; 0x4898 <udd_ep_get_size+0x34>
     4ae:	0c 94 36 10 	jmp	0x206c	; 0x206c <SorterarmIsFinnished>
     4b2:	0c 94 fe 03 	jmp	0x7fc	; 0x7fc <_Z8isBiggerii>
     4b6:	0c 94 86 18 	jmp	0x310c	; 0x310c <_Z15OptocouplerReadi>
     4ba:	0c 94 5b 03 	jmp	0x6b6	; 0x6b6 <_Z9delay1secv>
     4be:	0c 94 71 1a 	jmp	0x34e2	; 0x34e2 <udi_cdc_comm_setup>
     4c2:	0c 94 cb 0c 	jmp	0x1996	; 0x1996 <IO_ReadWrite+0x3c>
     4c6:	0c 94 52 24 	jmp	0x48a4	; 0x48a4 <udd_ep_get_size+0x40>
     4ca:	0c 94 6f 1a 	jmp	0x34de	; 0x34de <udi_cdc_getsetting>
     4ce:	0c 94 20 04 	jmp	0x840	; 0x840 <_Z9logic_andbb>
     4d2:	0c 94 23 0d 	jmp	0x1a46	; 0x1a46 <IO_ReadWrite+0xec>
     4d6:	0c 94 22 13 	jmp	0x2644	; 0x2644 <_Z8MoveBeltbji>
     4da:	0c 94 f4 13 	jmp	0x27e8	; 0x27e8 <_Z13StopTurntablej>
     4de:	0c 94 77 12 	jmp	0x24ee	; 0x24ee <MoveSorterArmDistance>
     4e2:	0c 94 23 04 	jmp	0x846	; 0x846 <_Z9logic_xorbb>
     4e6:	0c 94 5d 1a 	jmp	0x34ba	; 0x34ba <udi_cdc_comm_disable>
     4ea:	0c 94 f7 0c 	jmp	0x19ee	; 0x19ee <IO_ReadWrite+0x94>
     4ee:	0c 94 a8 17 	jmp	0x2f50	; 0x2f50 <_Z15ReadSharpSensorh>
     4f2:	0c 94 bd 17 	jmp	0x2f7a	; 0x2f7a <_Z15ReadSharpSensorh+0x2a>
     4f6:	0c 94 cf 16 	jmp	0x2d9e	; 0x2d9e <_Z12IO_ReadWritebh+0xd0>
     4fa:	0c 94 13 14 	jmp	0x2826	; 0x2826 <_Z13DemoTestBlockv>
     4fe:	0c 94 af 03 	jmp	0x75e	; 0x75e <_Z8subtractii>
     502:	0c 94 65 03 	jmp	0x6ca	; 0x6ca <_Z8delay_msj>
     506:	0c 94 38 10 	jmp	0x2070	; 0x2070 <StopSorterArm>
     50a:	0c 94 bc 0c 	jmp	0x1978	; 0x1978 <IO_ReadWrite+0x1e>
     50e:	0c 94 de 1b 	jmp	0x37bc	; 0x37bc <udi_cdc_serial_state_msg_sent>
     512:	0c 94 d1 17 	jmp	0x2fa2	; 0x2fa2 <_Z15ReadSharpSensorh+0x52>
     516:	0c 94 43 24 	jmp	0x4886	; 0x4886 <udd_ep_get_size+0x22>
     51a:	0c 94 de 0e 	jmp	0x1dbc	; 0x1dbc <ReadColourSensor>
     51e:	0c 94 5d 14 	jmp	0x28ba	; 0x28ba <_Z10SetAddresshh>
     522:	0c 94 c7 17 	jmp	0x2f8e	; 0x2f8e <_Z15ReadSharpSensorh+0x3e>
     526:	0c 94 0c 04 	jmp	0x818	; 0x818 <_Z15isBiggerOrEqualii>
     52a:	0c 94 89 14 	jmp	0x2912	; 0x2912 <_Z9set_relaybh>
     52e:	0c 94 bf 17 	jmp	0x2f7e	; 0x2f7e <_Z15ReadSharpSensorh+0x2e>
     532:	0c 94 85 16 	jmp	0x2d0a	; 0x2d0a <_Z12IO_ReadWritebh+0x3c>
     536:	0c 94 1a 04 	jmp	0x834	; 0x834 <_Z8logic_orbb>
     53a:	0c 94 e9 0c 	jmp	0x19d2	; 0x19d2 <IO_ReadWrite+0x78>
     53e:	0c 94 f3 03 	jmp	0x7e6	; 0x7e6 <_Z6divideii>
     542:	0c 94 cf 17 	jmp	0x2f9e	; 0x2f9e <_Z15ReadSharpSensorh+0x4e>
     546:	0c 94 53 0b 	jmp	0x16a6	; 0x16a6 <StopElevator>
     54a:	0c 94 c9 17 	jmp	0x2f92	; 0x2f92 <_Z15ReadSharpSensorh+0x42>
     54e:	0c 94 4f 24 	jmp	0x489e	; 0x489e <udd_ep_get_size+0x3a>
     552:	0c 94 13 04 	jmp	0x826	; 0x826 <_Z16isSmallerOrEqualii>
     556:	0c 94 00 15 	jmp	0x2a00	; 0x2a00 <_Z13requestResultv>
     55a:	0c 94 d3 17 	jmp	0x2fa6	; 0x2fa6 <_Z15ReadSharpSensorh+0x56>

0000055e <__ctors_end>:
     55e:	11 24       	eor	r1, r1
     560:	1f be       	out	0x3f, r1	; 63
     562:	cf ef       	ldi	r28, 0xFF	; 255
     564:	cd bf       	out	0x3d, r28	; 61
     566:	df e3       	ldi	r29, 0x3F	; 63
     568:	de bf       	out	0x3e, r29	; 62
     56a:	00 e0       	ldi	r16, 0x00	; 0
     56c:	0c bf       	out	0x3c, r16	; 60
     56e:	18 be       	out	0x38, r1	; 56
     570:	19 be       	out	0x39, r1	; 57
     572:	1a be       	out	0x3a, r1	; 58
     574:	1b be       	out	0x3b, r1	; 59

00000576 <__do_copy_data>:
     576:	13 e2       	ldi	r17, 0x23	; 35
     578:	a0 e0       	ldi	r26, 0x00	; 0
     57a:	b0 e2       	ldi	r27, 0x20	; 32
     57c:	e0 e7       	ldi	r30, 0x70	; 112
     57e:	f2 e6       	ldi	r31, 0x62	; 98
     580:	00 e0       	ldi	r16, 0x00	; 0
     582:	0b bf       	out	0x3b, r16	; 59
     584:	02 c0       	rjmp	.+4      	; 0x58a <__do_copy_data+0x14>
     586:	07 90       	elpm	r0, Z+
     588:	0d 92       	st	X+, r0
     58a:	aa 3b       	cpi	r26, 0xBA	; 186
     58c:	b1 07       	cpc	r27, r17
     58e:	d9 f7       	brne	.-10     	; 0x586 <__do_copy_data+0x10>
     590:	1b be       	out	0x3b, r1	; 59

00000592 <__do_clear_bss>:
     592:	26 e2       	ldi	r18, 0x26	; 38
     594:	aa eb       	ldi	r26, 0xBA	; 186
     596:	b3 e2       	ldi	r27, 0x23	; 35
     598:	01 c0       	rjmp	.+2      	; 0x59c <.do_clear_bss_start>

0000059a <.do_clear_bss_loop>:
     59a:	1d 92       	st	X+, r1

0000059c <.do_clear_bss_start>:
     59c:	a7 36       	cpi	r26, 0x67	; 103
     59e:	b2 07       	cpc	r27, r18
     5a0:	e1 f7       	brne	.-8      	; 0x59a <.do_clear_bss_loop>
     5a2:	0e 94 43 19 	call	0x3286	; 0x3286 <main>
     5a6:	0c 94 36 31 	jmp	0x626c	; 0x626c <_exit>

000005aa <__bad_interrupt>:
     5aa:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000005ae <SP_ReadByte>:
     5ae:	3b b7       	in	r19, 0x3b	; 59
     5b0:	8b bf       	out	0x3b, r24	; 59
     5b2:	fb 01       	movw	r30, r22
     5b4:	86 91       	elpm	r24, Z
     5b6:	3b bf       	out	0x3b, r19	; 59
     5b8:	08 95       	ret

000005ba <SP_ReadWord>:
     5ba:	3b b7       	in	r19, 0x3b	; 59
     5bc:	8b bf       	out	0x3b, r24	; 59
     5be:	fb 01       	movw	r30, r22
     5c0:	87 91       	elpm	r24, Z+
     5c2:	96 91       	elpm	r25, Z
     5c4:	3b bf       	out	0x3b, r19	; 59
     5c6:	08 95       	ret

000005c8 <SP_ReadCalibrationByte>:
     5c8:	42 e0       	ldi	r20, 0x02	; 2
     5ca:	70 c0       	rjmp	.+224    	; 0x6ac <SP_CommonLPM>

000005cc <SP_ReadUserSignatureByte>:
     5cc:	41 e0       	ldi	r20, 0x01	; 1
     5ce:	6e c0       	rjmp	.+220    	; 0x6ac <SP_CommonLPM>

000005d0 <SP_ReadFuseByte>:
     5d0:	80 93 c0 01 	sts	0x01C0, r24	; 0x8001c0 <__TEXT_REGION_LENGTH__+0x7001c0>
     5d4:	88 27       	eor	r24, r24
     5d6:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <__TEXT_REGION_LENGTH__+0x7001c1>
     5da:	80 93 c2 01 	sts	0x01C2, r24	; 0x8001c2 <__TEXT_REGION_LENGTH__+0x7001c2>
     5de:	47 e0       	ldi	r20, 0x07	; 7
     5e0:	55 d0       	rcall	.+170    	; 0x68c <SP_CommonCMD>
     5e2:	cb 01       	movw	r24, r22
     5e4:	08 95       	ret

000005e6 <SP_WriteLockBits>:
     5e6:	80 93 c4 01 	sts	0x01C4, r24	; 0x8001c4 <__TEXT_REGION_LENGTH__+0x7001c4>
     5ea:	48 e0       	ldi	r20, 0x08	; 8
     5ec:	4f c0       	rjmp	.+158    	; 0x68c <SP_CommonCMD>

000005ee <SP_ReadLockBits>:
     5ee:	80 91 d0 01 	lds	r24, 0x01D0	; 0x8001d0 <__TEXT_REGION_LENGTH__+0x7001d0>
     5f2:	08 95       	ret

000005f4 <SP_EraseUserSignatureRow>:
     5f4:	3b b7       	in	r19, 0x3b	; 59
     5f6:	48 e1       	ldi	r20, 0x18	; 24
     5f8:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

000005fc <SP_WriteUserSignatureRow>:
     5fc:	3b b7       	in	r19, 0x3b	; 59
     5fe:	4a e1       	ldi	r20, 0x1A	; 26
     600:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000604 <SP_EraseApplicationSection>:
     604:	3b b7       	in	r19, 0x3b	; 59
     606:	40 e2       	ldi	r20, 0x20	; 32
     608:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

0000060c <SP_EraseApplicationPage>:
     60c:	3b b7       	in	r19, 0x3b	; 59
     60e:	8b bf       	out	0x3b, r24	; 59
     610:	cb 01       	movw	r24, r22
     612:	42 e2       	ldi	r20, 0x22	; 34
     614:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000618 <SP_LoadFlashWord>:
     618:	3b b7       	in	r19, 0x3b	; 59
     61a:	0b 01       	movw	r0, r22
     61c:	43 e2       	ldi	r20, 0x23	; 35
     61e:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000622 <SP_WriteApplicationPage>:
     622:	3b b7       	in	r19, 0x3b	; 59
     624:	8b bf       	out	0x3b, r24	; 59
     626:	cb 01       	movw	r24, r22
     628:	44 e2       	ldi	r20, 0x24	; 36
     62a:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

0000062e <SP_EraseWriteApplicationPage>:
     62e:	3b b7       	in	r19, 0x3b	; 59
     630:	8b bf       	out	0x3b, r24	; 59
     632:	cb 01       	movw	r24, r22
     634:	45 e2       	ldi	r20, 0x25	; 37
     636:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

0000063a <SP_EraseFlashBuffer>:
     63a:	3b b7       	in	r19, 0x3b	; 59
     63c:	46 e2       	ldi	r20, 0x26	; 38
     63e:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000642 <SP_EraseBootPage>:
     642:	3b b7       	in	r19, 0x3b	; 59
     644:	8b bf       	out	0x3b, r24	; 59
     646:	cb 01       	movw	r24, r22
     648:	4a e2       	ldi	r20, 0x2A	; 42
     64a:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

0000064e <SP_WriteBootPage>:
     64e:	3b b7       	in	r19, 0x3b	; 59
     650:	8b bf       	out	0x3b, r24	; 59
     652:	cb 01       	movw	r24, r22
     654:	4c e2       	ldi	r20, 0x2C	; 44
     656:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

0000065a <SP_EraseWriteBootPage>:
     65a:	3b b7       	in	r19, 0x3b	; 59
     65c:	8b bf       	out	0x3b, r24	; 59
     65e:	cb 01       	movw	r24, r22
     660:	4d e2       	ldi	r20, 0x2D	; 45
     662:	0d 94 00 00 	jmp	0x20000	; 0x20000 <SP_CommonSPM>

00000666 <SP_ApplicationCRC>:
     666:	48 e3       	ldi	r20, 0x38	; 56
     668:	11 c0       	rjmp	.+34     	; 0x68c <SP_CommonCMD>

0000066a <SP_BootCRC>:
     66a:	49 e3       	ldi	r20, 0x39	; 57
     66c:	0f c0       	rjmp	.+30     	; 0x68c <SP_CommonCMD>

0000066e <SP_LockSPM>:
     66e:	28 ed       	ldi	r18, 0xD8	; 216
     670:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
     674:	21 e0       	ldi	r18, 0x01	; 1
     676:	20 93 cc 01 	sts	0x01CC, r18	; 0x8001cc <__TEXT_REGION_LENGTH__+0x7001cc>
     67a:	08 95       	ret

0000067c <SP_WaitForSPM>:
     67c:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
     680:	27 fd       	sbrc	r18, 7
     682:	fc cf       	rjmp	.-8      	; 0x67c <SP_WaitForSPM>
     684:	22 27       	eor	r18, r18
     686:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
     68a:	08 95       	ret

0000068c <SP_CommonCMD>:
     68c:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
     690:	28 ed       	ldi	r18, 0xD8	; 216
     692:	31 e0       	ldi	r19, 0x01	; 1
     694:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
     698:	30 93 cb 01 	sts	0x01CB, r19	; 0x8001cb <__TEXT_REGION_LENGTH__+0x7001cb>
     69c:	60 91 c4 01 	lds	r22, 0x01C4	; 0x8001c4 <__TEXT_REGION_LENGTH__+0x7001c4>
     6a0:	70 91 c5 01 	lds	r23, 0x01C5	; 0x8001c5 <__TEXT_REGION_LENGTH__+0x7001c5>
     6a4:	80 91 c6 01 	lds	r24, 0x01C6	; 0x8001c6 <__TEXT_REGION_LENGTH__+0x7001c6>
     6a8:	99 27       	eor	r25, r25
     6aa:	08 95       	ret

000006ac <SP_CommonLPM>:
     6ac:	fc 01       	movw	r30, r24
     6ae:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
     6b2:	84 91       	lpm	r24, Z
     6b4:	08 95       	ret

000006b6 <_Z9delay1secv>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6b6:	2f ef       	ldi	r18, 0xFF	; 255
     6b8:	8d e3       	ldi	r24, 0x3D	; 61
     6ba:	99 e4       	ldi	r25, 0x49	; 73
     6bc:	21 50       	subi	r18, 0x01	; 1
     6be:	80 40       	sbci	r24, 0x00	; 0
     6c0:	90 40       	sbci	r25, 0x00	; 0
     6c2:	e1 f7       	brne	.-8      	; 0x6bc <_Z9delay1secv+0x6>
     6c4:	00 c0       	rjmp	.+0      	; 0x6c6 <_Z9delay1secv+0x10>
     6c6:	00 00       	nop
     6c8:	08 95       	ret

000006ca <_Z8delay_msj>:
}


void delay_ms(uint16_t ms)
{
	for(uint16_t i = 0; i < ms; i++)
     6ca:	00 97       	sbiw	r24, 0x00	; 0
     6cc:	69 f0       	breq	.+26     	; 0x6e8 <_Z8delay_msj+0x1e>
     6ce:	20 e0       	ldi	r18, 0x00	; 0
     6d0:	30 e0       	ldi	r19, 0x00	; 0
     6d2:	ef e6       	ldi	r30, 0x6F	; 111
     6d4:	f7 e1       	ldi	r31, 0x17	; 23
     6d6:	31 97       	sbiw	r30, 0x01	; 1
     6d8:	f1 f7       	brne	.-4      	; 0x6d6 <_Z8delay_msj+0xc>
     6da:	00 c0       	rjmp	.+0      	; 0x6dc <_Z8delay_msj+0x12>
     6dc:	00 00       	nop
     6de:	2f 5f       	subi	r18, 0xFF	; 255
     6e0:	3f 4f       	sbci	r19, 0xFF	; 255
     6e2:	82 17       	cp	r24, r18
     6e4:	93 07       	cpc	r25, r19
     6e6:	a9 f7       	brne	.-22     	; 0x6d2 <_Z8delay_msj+0x8>
     6e8:	08 95       	ret

000006ea <_Z11printNumberj>:



void printNumber(uint16_t num)
{
	USART_Transmit_Number(USARTD0, num);
     6ea:	bc 01       	movw	r22, r24
     6ec:	80 ea       	ldi	r24, 0xA0	; 160
     6ee:	99 e0       	ldi	r25, 0x09	; 9
     6f0:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <_Z21USART_Transmit_NumberR12USART_structi>
	USART_TransmitString(USARTD0, "\n\r");
     6f4:	68 e5       	ldi	r22, 0x58	; 88
     6f6:	73 e2       	ldi	r23, 0x23	; 35
     6f8:	80 ea       	ldi	r24, 0xA0	; 160
     6fa:	99 e0       	ldi	r25, 0x09	; 9
     6fc:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
     700:	08 95       	ret

00000702 <_Z6invertj>:


uint16_t invert(uint16_t num)
{
	return -num;
}
     702:	91 95       	neg	r25
     704:	81 95       	neg	r24
     706:	91 09       	sbc	r25, r1
     708:	08 95       	ret

0000070a <_Z3addii>:



int16_t add(int16_t A, int16_t B)
{
     70a:	cf 92       	push	r12
     70c:	df 92       	push	r13
     70e:	ef 92       	push	r14
     710:	ff 92       	push	r15
     712:	9b 01       	movw	r18, r22
	long res = (long)A + B;
     714:	6c 01       	movw	r12, r24
     716:	09 2e       	mov	r0, r25
     718:	00 0c       	add	r0, r0
     71a:	ee 08       	sbc	r14, r14
     71c:	ff 08       	sbc	r15, r15
     71e:	ab 01       	movw	r20, r22
     720:	77 0f       	add	r23, r23
     722:	66 0b       	sbc	r22, r22
     724:	77 0b       	sbc	r23, r23
     726:	4c 0d       	add	r20, r12
     728:	5d 1d       	adc	r21, r13
     72a:	6e 1d       	adc	r22, r14
     72c:	7f 1d       	adc	r23, r15

	if(res > 32767)
     72e:	41 15       	cp	r20, r1
     730:	e0 e8       	ldi	r30, 0x80	; 128
     732:	5e 07       	cpc	r21, r30
     734:	61 05       	cpc	r22, r1
     736:	71 05       	cpc	r23, r1
     738:	44 f4       	brge	.+16     	; 0x74a <_Z3addii+0x40>
	return 32767;
	if(res < -32768)
     73a:	41 15       	cp	r20, r1
     73c:	50 48       	sbci	r21, 0x80	; 128
     73e:	6f 4f       	sbci	r22, 0xFF	; 255
     740:	7f 4f       	sbci	r23, 0xFF	; 255
     742:	34 f0       	brlt	.+12     	; 0x750 <_Z3addii+0x46>
	return -32767;

	return (int16_t)res;
     744:	82 0f       	add	r24, r18
     746:	93 1f       	adc	r25, r19
     748:	05 c0       	rjmp	.+10     	; 0x754 <_Z3addii+0x4a>
int16_t add(int16_t A, int16_t B)
{
	long res = (long)A + B;

	if(res > 32767)
	return 32767;
     74a:	8f ef       	ldi	r24, 0xFF	; 255
     74c:	9f e7       	ldi	r25, 0x7F	; 127
     74e:	02 c0       	rjmp	.+4      	; 0x754 <_Z3addii+0x4a>
	if(res < -32768)
	return -32767;
     750:	81 e0       	ldi	r24, 0x01	; 1
     752:	90 e8       	ldi	r25, 0x80	; 128

	return (int16_t)res;
}
     754:	ff 90       	pop	r15
     756:	ef 90       	pop	r14
     758:	df 90       	pop	r13
     75a:	cf 90       	pop	r12
     75c:	08 95       	ret

0000075e <_Z8subtractii>:


int16_t subtract(int16_t A, int16_t B)
{
     75e:	cf 92       	push	r12
     760:	df 92       	push	r13
     762:	ef 92       	push	r14
     764:	ff 92       	push	r15
     766:	9b 01       	movw	r18, r22
	long res = (long)A - B;
     768:	ac 01       	movw	r20, r24
     76a:	09 2e       	mov	r0, r25
     76c:	00 0c       	add	r0, r0
     76e:	66 0b       	sbc	r22, r22
     770:	77 0b       	sbc	r23, r23
     772:	69 01       	movw	r12, r18
     774:	03 2e       	mov	r0, r19
     776:	00 0c       	add	r0, r0
     778:	ee 08       	sbc	r14, r14
     77a:	ff 08       	sbc	r15, r15
     77c:	4c 19       	sub	r20, r12
     77e:	5d 09       	sbc	r21, r13
     780:	6e 09       	sbc	r22, r14
     782:	7f 09       	sbc	r23, r15

	if(res > 32767)
     784:	41 15       	cp	r20, r1
     786:	e0 e8       	ldi	r30, 0x80	; 128
     788:	5e 07       	cpc	r21, r30
     78a:	61 05       	cpc	r22, r1
     78c:	71 05       	cpc	r23, r1
     78e:	44 f4       	brge	.+16     	; 0x7a0 <_Z8subtractii+0x42>
	return 32767;
	if(res < -32768)
     790:	41 15       	cp	r20, r1
     792:	50 48       	sbci	r21, 0x80	; 128
     794:	6f 4f       	sbci	r22, 0xFF	; 255
     796:	7f 4f       	sbci	r23, 0xFF	; 255
     798:	34 f0       	brlt	.+12     	; 0x7a6 <_Z8subtractii+0x48>
	return -32767;

	return (int16_t)res;
     79a:	82 1b       	sub	r24, r18
     79c:	93 0b       	sbc	r25, r19
     79e:	05 c0       	rjmp	.+10     	; 0x7aa <_Z8subtractii+0x4c>
int16_t subtract(int16_t A, int16_t B)
{
	long res = (long)A - B;

	if(res > 32767)
	return 32767;
     7a0:	8f ef       	ldi	r24, 0xFF	; 255
     7a2:	9f e7       	ldi	r25, 0x7F	; 127
     7a4:	02 c0       	rjmp	.+4      	; 0x7aa <_Z8subtractii+0x4c>
	if(res < -32768)
	return -32767;
     7a6:	81 e0       	ldi	r24, 0x01	; 1
     7a8:	90 e8       	ldi	r25, 0x80	; 128

	return (int16_t)res;
}
     7aa:	ff 90       	pop	r15
     7ac:	ef 90       	pop	r14
     7ae:	df 90       	pop	r13
     7b0:	cf 90       	pop	r12
     7b2:	08 95       	ret

000007b4 <_Z8multiplyii>:


int16_t multiply(int16_t A, int16_t B)
{
	long res = (long)A * B;
     7b4:	9c 01       	movw	r18, r24
     7b6:	db 01       	movw	r26, r22
     7b8:	0e 94 04 31 	call	0x6208	; 0x6208 <__mulhisi3>

	if(res > 32767)
     7bc:	61 15       	cp	r22, r1
     7be:	20 e8       	ldi	r18, 0x80	; 128
     7c0:	72 07       	cpc	r23, r18
     7c2:	81 05       	cpc	r24, r1
     7c4:	91 05       	cpc	r25, r1
     7c6:	4c f4       	brge	.+18     	; 0x7da <_Z8multiplyii+0x26>
	return 32767;
	if(res < -32768)
     7c8:	61 15       	cp	r22, r1
     7ca:	20 e8       	ldi	r18, 0x80	; 128
     7cc:	72 07       	cpc	r23, r18
     7ce:	2f ef       	ldi	r18, 0xFF	; 255
     7d0:	82 07       	cpc	r24, r18
     7d2:	92 07       	cpc	r25, r18
     7d4:	2c f0       	brlt	.+10     	; 0x7e0 <_Z8multiplyii+0x2c>
	return -32767;

	return (int16_t)res;
     7d6:	cb 01       	movw	r24, r22
     7d8:	08 95       	ret
int16_t multiply(int16_t A, int16_t B)
{
	long res = (long)A * B;

	if(res > 32767)
	return 32767;
     7da:	8f ef       	ldi	r24, 0xFF	; 255
     7dc:	9f e7       	ldi	r25, 0x7F	; 127
     7de:	08 95       	ret
	if(res < -32768)
	return -32767;
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	90 e8       	ldi	r25, 0x80	; 128

	return (int16_t)res;
}
     7e4:	08 95       	ret

000007e6 <_Z6divideii>:


int16_t divide(int16_t A, int16_t B)
{
	return A / B;
     7e6:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
     7ea:	cb 01       	movw	r24, r22
}
     7ec:	08 95       	ret

000007ee <_Z7isEqualii>:


bool isEqual(int16_t A, int16_t B)			{return A == B; }
     7ee:	21 e0       	ldi	r18, 0x01	; 1
     7f0:	86 17       	cp	r24, r22
     7f2:	97 07       	cpc	r25, r23
     7f4:	09 f0       	breq	.+2      	; 0x7f8 <_Z7isEqualii+0xa>
     7f6:	20 e0       	ldi	r18, 0x00	; 0
     7f8:	82 2f       	mov	r24, r18
     7fa:	08 95       	ret

000007fc <_Z8isBiggerii>:
bool isBigger(int16_t A, int16_t B)			{return A > B;	}
     7fc:	21 e0       	ldi	r18, 0x01	; 1
     7fe:	68 17       	cp	r22, r24
     800:	79 07       	cpc	r23, r25
     802:	0c f0       	brlt	.+2      	; 0x806 <_Z8isBiggerii+0xa>
     804:	20 e0       	ldi	r18, 0x00	; 0
     806:	82 2f       	mov	r24, r18
     808:	08 95       	ret

0000080a <_Z9isSmallerii>:
bool isSmaller(int16_t A, int16_t B)		{return A < B;	}
     80a:	21 e0       	ldi	r18, 0x01	; 1
     80c:	86 17       	cp	r24, r22
     80e:	97 07       	cpc	r25, r23
     810:	0c f0       	brlt	.+2      	; 0x814 <_Z9isSmallerii+0xa>
     812:	20 e0       	ldi	r18, 0x00	; 0
     814:	82 2f       	mov	r24, r18
     816:	08 95       	ret

00000818 <_Z15isBiggerOrEqualii>:
bool isBiggerOrEqual(int16_t A, int16_t B)	{return A >= B;	}
     818:	21 e0       	ldi	r18, 0x01	; 1
     81a:	86 17       	cp	r24, r22
     81c:	97 07       	cpc	r25, r23
     81e:	0c f4       	brge	.+2      	; 0x822 <_Z15isBiggerOrEqualii+0xa>
     820:	20 e0       	ldi	r18, 0x00	; 0
     822:	82 2f       	mov	r24, r18
     824:	08 95       	ret

00000826 <_Z16isSmallerOrEqualii>:
bool isSmallerOrEqual(int16_t A, int16_t B)	{return A <= B; }
     826:	21 e0       	ldi	r18, 0x01	; 1
     828:	68 17       	cp	r22, r24
     82a:	79 07       	cpc	r23, r25
     82c:	0c f4       	brge	.+2      	; 0x830 <_Z16isSmallerOrEqualii+0xa>
     82e:	20 e0       	ldi	r18, 0x00	; 0
     830:	82 2f       	mov	r24, r18
     832:	08 95       	ret

00000834 <_Z8logic_orbb>:

bool logic_or(bool A, bool B)	{return A || B; }
     834:	81 11       	cpse	r24, r1
     836:	02 c0       	rjmp	.+4      	; 0x83c <_Z8logic_orbb+0x8>
     838:	86 2f       	mov	r24, r22
     83a:	08 95       	ret
     83c:	81 e0       	ldi	r24, 0x01	; 1
     83e:	08 95       	ret

00000840 <_Z9logic_andbb>:
bool logic_and(bool A, bool B)	{return A && B; }
     840:	81 11       	cpse	r24, r1
     842:	86 2f       	mov	r24, r22
     844:	08 95       	ret

00000846 <_Z9logic_xorbb>:
     846:	86 27       	eor	r24, r22
     848:	08 95       	ret

0000084a <_Z11hexToNibblec>:
	return (hexToNibble(h) << 4) | hexToNibble(l);
}

uint8_t hexToNibble(char hex)
{
	if(hex >= '0' && hex <= '9')
     84a:	90 ed       	ldi	r25, 0xD0	; 208
     84c:	98 0f       	add	r25, r24
     84e:	9a 30       	cpi	r25, 0x0A	; 10
     850:	60 f0       	brcs	.+24     	; 0x86a <_Z11hexToNibblec+0x20>
	{
		return hex-'0';
	}
	else if(hex >= 'A' && hex <= 'F')
     852:	9f eb       	ldi	r25, 0xBF	; 191
     854:	98 0f       	add	r25, r24
     856:	96 30       	cpi	r25, 0x06	; 6
     858:	10 f4       	brcc	.+4      	; 0x85e <_Z11hexToNibblec+0x14>
	{
		return hex-'A'+10;
     85a:	87 53       	subi	r24, 0x37	; 55
     85c:	08 95       	ret
	}
	else if(hex >= 'a' && hex <= 'f')
     85e:	9f e9       	ldi	r25, 0x9F	; 159
     860:	98 0f       	add	r25, r24
     862:	96 30       	cpi	r25, 0x06	; 6
     864:	20 f4       	brcc	.+8      	; 0x86e <_Z11hexToNibblec+0x24>
	{
		return hex-'a'+10;
     866:	87 55       	subi	r24, 0x57	; 87
     868:	08 95       	ret

uint8_t hexToNibble(char hex)
{
	if(hex >= '0' && hex <= '9')
	{
		return hex-'0';
     86a:	89 2f       	mov	r24, r25
     86c:	08 95       	ret
	}
	else if(hex >= 'a' && hex <= 'f')
	{
		return hex-'a'+10;
	}
	return 0xff;
     86e:	8f ef       	ldi	r24, 0xFF	; 255
}
     870:	08 95       	ret

00000872 <_Z9hexToBytecc>:
 */ 

#include "Convert.h"

uint8_t hexToByte(char h, char l)
{
     872:	cf 93       	push	r28
     874:	df 93       	push	r29
     876:	d6 2f       	mov	r29, r22
	return (hexToNibble(h) << 4) | hexToNibble(l);
     878:	0e 94 25 04 	call	0x84a	; 0x84a <_Z11hexToNibblec>
     87c:	c8 2f       	mov	r28, r24
     87e:	8d 2f       	mov	r24, r29
     880:	0e 94 25 04 	call	0x84a	; 0x84a <_Z11hexToNibblec>
     884:	90 e1       	ldi	r25, 0x10	; 16
     886:	c9 9f       	mul	r28, r25
     888:	90 01       	movw	r18, r0
     88a:	11 24       	eor	r1, r1
}
     88c:	82 2b       	or	r24, r18
     88e:	df 91       	pop	r29
     890:	cf 91       	pop	r28
     892:	08 95       	ret

00000894 <_Z11resetDevicev>:
 #include "Programming.h"

void resetDevice()
{
	//disable interrupts
	asm("cli");
     894:	f8 94       	cli
	// enable watchdog timer
	CCP = 0xD8;
     896:	88 ed       	ldi	r24, 0xD8	; 216
     898:	84 bf       	out	0x34, r24	; 52
	WDT.CTRL = (1<< WDT_ENABLE_bp)| (1<<WDT_CEN_bp);
     89a:	83 e0       	ldi	r24, 0x03	; 3
     89c:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
     8a0:	ff cf       	rjmp	.-2      	; 0x8a0 <_Z11resetDevicev+0xc>

000008a2 <_Z12programFlashhjhPh>:
	programFlash(byteCount, ((uint16_t)(address_H << 8)) | address_L, recordType, data);
}


void programFlash(uint8_t byteCount, uint16_t address, uint8_t recordType, uint8_t* data)
{
     8a2:	ef 92       	push	r14
     8a4:	ff 92       	push	r15
     8a6:	0f 93       	push	r16
     8a8:	1f 93       	push	r17
     8aa:	cf 93       	push	r28
     8ac:	df 93       	push	r29
     8ae:	e8 2e       	mov	r14, r24
     8b0:	eb 01       	movw	r28, r22
     8b2:	89 01       	movw	r16, r18
	static uint16_t previousAddress = 0xFFFF;
	static bool firstByte = true;

	if(recordType == EOF_RECORD)
     8b4:	41 30       	cpi	r20, 0x01	; 1
     8b6:	71 f5       	brne	.+92     	; 0x914 <_Z12programFlashhjhPh+0x72>
	{
		// if the first byte has already been sent
		if(!firstByte)
     8b8:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <_ZZ12programFlashhjhPhE9firstByte>
     8bc:	81 11       	cpse	r24, r1
     8be:	28 c0       	rjmp	.+80     	; 0x910 <_Z12programFlashhjhPh+0x6e>
		{
			// check if the address is within the blockly range
			if(previousAddress < LOWER_ADDRESS_LIMIT || previousAddress > UPPER_ADDRESS_LIMIT)
     8c0:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     8c4:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     8c8:	90 58       	subi	r25, 0x80	; 128
     8ca:	8f 3f       	cpi	r24, 0xFF	; 255
     8cc:	9f 47       	sbci	r25, 0x7F	; 127
     8ce:	b0 f0       	brcs	.+44     	; 0x8fc <_Z12programFlashhjhPh+0x5a>
			{
				USART_TransmitString(USARTD0, "\n\rFlash address:");
     8d0:	6c eb       	ldi	r22, 0xBC	; 188
     8d2:	70 e2       	ldi	r23, 0x20	; 32
     8d4:	80 ea       	ldi	r24, 0xA0	; 160
     8d6:	99 e0       	ldi	r25, 0x09	; 9
     8d8:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
				USART_Transmit_Number(USARTD0, previousAddress);
     8dc:	60 91 00 20 	lds	r22, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     8e0:	70 91 01 20 	lds	r23, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     8e4:	80 ea       	ldi	r24, 0xA0	; 160
     8e6:	99 e0       	ldi	r25, 0x09	; 9
     8e8:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <_Z21USART_Transmit_NumberR12USART_structi>
				USART_TransmitString(USARTD0, " out of range\n\rResetting");
     8ec:	6d ec       	ldi	r22, 0xCD	; 205
     8ee:	70 e2       	ldi	r23, 0x20	; 32
     8f0:	80 ea       	ldi	r24, 0xA0	; 160
     8f2:	99 e0       	ldi	r25, 0x09	; 9
     8f4:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
				
				//USB_TransmitString("\n\rFlash address:");
				//USB_Transmit_Number(previousAddress);
				//USB_TransmitString(" out of range\n\rResetting");
				resetDevice();
     8f8:	0e 94 4a 04 	call	0x894	; 0x894 <_Z11resetDevicev>
			}
			
			SP_WaitForSPM();	//wait for nvm module if busy
     8fc:	0e 94 3e 03 	call	0x67c	; 0x67c <SP_WaitForSPM>
			SP_EraseWriteApplicationPage(previousAddress); //program page to flash
     900:	60 91 00 20 	lds	r22, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     904:	70 91 01 20 	lds	r23, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     908:	80 e0       	ldi	r24, 0x00	; 0
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	0e 94 17 03 	call	0x62e	; 0x62e <SP_EraseWriteApplicationPage>
		}
		// reset device
		resetDevice();
     910:	0e 94 4a 04 	call	0x894	; 0x894 <_Z11resetDevicev>
	}
	else if(recordType == DATA_RECORD)
     914:	41 11       	cpse	r20, r1
     916:	56 c0       	rjmp	.+172    	; 0x9c4 <_Z12programFlashhjhPh+0x122>
	{
		// loop through bytes
		for(uint8_t i = 0; i < byteCount; i+=2)
     918:	88 23       	and	r24, r24
     91a:	09 f4       	brne	.+2      	; 0x91e <_Z12programFlashhjhPh+0x7c>
     91c:	53 c0       	rjmp	.+166    	; 0x9c4 <_Z12programFlashhjhPh+0x122>
     91e:	f1 2c       	mov	r15, r1
		{
			// if address is in the another page than the last
			if(previousAddress/SPM_PAGESIZE != address/SPM_PAGESIZE)
     920:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     924:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     928:	ac 01       	movw	r20, r24
     92a:	45 2f       	mov	r20, r21
     92c:	55 27       	eor	r21, r21
     92e:	46 95       	lsr	r20
     930:	9e 01       	movw	r18, r28
     932:	23 2f       	mov	r18, r19
     934:	33 27       	eor	r19, r19
     936:	26 95       	lsr	r18
     938:	42 17       	cp	r20, r18
     93a:	53 07       	cpc	r21, r19
     93c:	41 f1       	breq	.+80     	; 0x98e <_Z12programFlashhjhPh+0xec>
			{
				// if this isn't the first byte
				if(!firstByte)
     93e:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <_ZZ12programFlashhjhPhE9firstByte>
     942:	21 11       	cpse	r18, r1
     944:	24 c0       	rjmp	.+72     	; 0x98e <_Z12programFlashhjhPh+0xec>
				{
					if(previousAddress < LOWER_ADDRESS_LIMIT || previousAddress > UPPER_ADDRESS_LIMIT)
     946:	90 58       	subi	r25, 0x80	; 128
     948:	8f 3f       	cpi	r24, 0xFF	; 255
     94a:	9f 47       	sbci	r25, 0x7F	; 127
     94c:	b0 f0       	brcs	.+44     	; 0x97a <_Z12programFlashhjhPh+0xd8>
					{
						USART_TransmitString(USARTD0, "\n\rFlash address:");
     94e:	6c eb       	ldi	r22, 0xBC	; 188
     950:	70 e2       	ldi	r23, 0x20	; 32
     952:	80 ea       	ldi	r24, 0xA0	; 160
     954:	99 e0       	ldi	r25, 0x09	; 9
     956:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
						USART_Transmit_Number(USARTD0, previousAddress);
     95a:	60 91 00 20 	lds	r22, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     95e:	70 91 01 20 	lds	r23, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     962:	80 ea       	ldi	r24, 0xA0	; 160
     964:	99 e0       	ldi	r25, 0x09	; 9
     966:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <_Z21USART_Transmit_NumberR12USART_structi>
						USART_TransmitString(USARTD0, " out of range\n\rResetting");
     96a:	6d ec       	ldi	r22, 0xCD	; 205
     96c:	70 e2       	ldi	r23, 0x20	; 32
     96e:	80 ea       	ldi	r24, 0xA0	; 160
     970:	99 e0       	ldi	r25, 0x09	; 9
     972:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
						
						//USB_TransmitString("\n\rFlash address:");
						//USB_Transmit_Number(previousAddress);
						//USB_TransmitString(" out of range\n\rResetting");
						
						resetDevice();
     976:	0e 94 4a 04 	call	0x894	; 0x894 <_Z11resetDevicev>
					}
					
					SP_WaitForSPM();
     97a:	0e 94 3e 03 	call	0x67c	; 0x67c <SP_WaitForSPM>
					SP_EraseWriteApplicationPage(previousAddress);
     97e:	60 91 00 20 	lds	r22, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     982:	70 91 01 20 	lds	r23, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     986:	80 e0       	ldi	r24, 0x00	; 0
     988:	90 e0       	ldi	r25, 0x00	; 0
     98a:	0e 94 17 03 	call	0x62e	; 0x62e <SP_EraseWriteApplicationPage>
				}
			}
			
			//load byte into temporary page buffer
			SP_WaitForSPM();
     98e:	0e 94 3e 03 	call	0x67c	; 0x67c <SP_WaitForSPM>
			SP_LoadFlashWord(address%SPM_PAGESIZE, ((uint16_t)data[i+1] << 8 | data[i]));
     992:	f8 01       	movw	r30, r16
     994:	ef 0d       	add	r30, r15
     996:	f1 1d       	adc	r31, r1
     998:	61 81       	ldd	r22, Z+1	; 0x01
     99a:	70 e0       	ldi	r23, 0x00	; 0
     99c:	76 2f       	mov	r23, r22
     99e:	66 27       	eor	r22, r22
     9a0:	80 81       	ld	r24, Z
     9a2:	68 2b       	or	r22, r24
     9a4:	ce 01       	movw	r24, r28
     9a6:	91 70       	andi	r25, 0x01	; 1
     9a8:	0e 94 0c 03 	call	0x618	; 0x618 <SP_LoadFlashWord>
				
			// track the programming state
			firstByte = false;
     9ac:	10 92 02 20 	sts	0x2002, r1	; 0x802002 <_ZZ12programFlashhjhPhE9firstByte>
			previousAddress = address;
     9b0:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__DATA_REGION_ORIGIN__>
     9b4:	d0 93 01 20 	sts	0x2001, r29	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
			address+=2;
     9b8:	22 96       	adiw	r28, 0x02	; 2
		resetDevice();
	}
	else if(recordType == DATA_RECORD)
	{
		// loop through bytes
		for(uint8_t i = 0; i < byteCount; i+=2)
     9ba:	f3 94       	inc	r15
     9bc:	f3 94       	inc	r15
     9be:	fe 14       	cp	r15, r14
     9c0:	08 f4       	brcc	.+2      	; 0x9c4 <_Z12programFlashhjhPh+0x122>
     9c2:	ae cf       	rjmp	.-164    	; 0x920 <_Z12programFlashhjhPh+0x7e>
			previousAddress = address;
			address+=2;
		}
	}

     9c4:	df 91       	pop	r29
     9c6:	cf 91       	pop	r28
     9c8:	1f 91       	pop	r17
     9ca:	0f 91       	pop	r16
     9cc:	ff 90       	pop	r15
     9ce:	ef 90       	pop	r14
     9d0:	08 95       	ret

000009d2 <_Z14programHexLinePc>:
		programHexLine(buff);
	}
}

void programHexLine(char* line)
{
     9d2:	5f 92       	push	r5
     9d4:	6f 92       	push	r6
     9d6:	7f 92       	push	r7
     9d8:	8f 92       	push	r8
     9da:	9f 92       	push	r9
     9dc:	af 92       	push	r10
     9de:	bf 92       	push	r11
     9e0:	cf 92       	push	r12
     9e2:	df 92       	push	r13
     9e4:	ef 92       	push	r14
     9e6:	ff 92       	push	r15
     9e8:	0f 93       	push	r16
     9ea:	1f 93       	push	r17
     9ec:	cf 93       	push	r28
     9ee:	df 93       	push	r29
     9f0:	cd b7       	in	r28, 0x3d	; 61
     9f2:	de b7       	in	r29, 0x3e	; 62
     9f4:	60 97       	sbiw	r28, 0x10	; 16
     9f6:	cd bf       	out	0x3d, r28	; 61
     9f8:	de bf       	out	0x3e, r29	; 62
     9fa:	5c 01       	movw	r10, r24
	cli();
     9fc:	f8 94       	cli
	// parse the line
	uint8_t byteCount	= hexToByte(line[1], line[2]);
     9fe:	fc 01       	movw	r30, r24
     a00:	62 81       	ldd	r22, Z+2	; 0x02
     a02:	81 81       	ldd	r24, Z+1	; 0x01
     a04:	0e 94 39 04 	call	0x872	; 0x872 <_Z9hexToBytecc>
     a08:	78 2e       	mov	r7, r24
	uint8_t address_H	= hexToByte(line[3], line[4]);
     a0a:	f5 01       	movw	r30, r10
     a0c:	64 81       	ldd	r22, Z+4	; 0x04
     a0e:	83 81       	ldd	r24, Z+3	; 0x03
     a10:	0e 94 39 04 	call	0x872	; 0x872 <_Z9hexToBytecc>
     a14:	58 2e       	mov	r5, r24
	uint8_t address_L	= hexToByte(line[5], line[6]);
     a16:	f5 01       	movw	r30, r10
     a18:	66 81       	ldd	r22, Z+6	; 0x06
     a1a:	85 81       	ldd	r24, Z+5	; 0x05
     a1c:	0e 94 39 04 	call	0x872	; 0x872 <_Z9hexToBytecc>
     a20:	e8 2e       	mov	r14, r24
	uint8_t recordType	= hexToByte(line[7], line[8]);
     a22:	f5 01       	movw	r30, r10
     a24:	60 85       	ldd	r22, Z+8	; 0x08
     a26:	87 81       	ldd	r24, Z+7	; 0x07
     a28:	0e 94 39 04 	call	0x872	; 0x872 <_Z9hexToBytecc>
     a2c:	68 2e       	mov	r6, r24

	uint8_t checksum = byteCount + address_H + address_L + recordType;
     a2e:	f7 2c       	mov	r15, r7
     a30:	f5 0c       	add	r15, r5
     a32:	fe 0c       	add	r15, r14
     a34:	f8 0e       	add	r15, r24
	uint8_t data[16];

	// loop through data bytes
	for(uint8_t i = 0; i < byteCount; i++)
     a36:	77 20       	and	r7, r7
     a38:	f9 f0       	breq	.+62     	; 0xa78 <_Z14programHexLinePc+0xa6>
     a3a:	85 01       	movw	r16, r10
     a3c:	07 5f       	subi	r16, 0xF7	; 247
     a3e:	1f 4f       	sbci	r17, 0xFF	; 255
     a40:	ce 01       	movw	r24, r28
     a42:	01 96       	adiw	r24, 0x01	; 1
     a44:	6c 01       	movw	r12, r24
     a46:	88 24       	eor	r8, r8
     a48:	8a 94       	dec	r8
     a4a:	87 0c       	add	r8, r7
     a4c:	91 2c       	mov	r9, r1
     a4e:	88 0c       	add	r8, r8
     a50:	99 1c       	adc	r9, r9
     a52:	9b e0       	ldi	r25, 0x0B	; 11
     a54:	89 0e       	add	r8, r25
     a56:	91 1c       	adc	r9, r1
     a58:	8a 0c       	add	r8, r10
     a5a:	9b 1c       	adc	r9, r11
	{
		uint8_t charOffset = 9+2*i;
		uint8_t byte = hexToByte(line[charOffset], line[charOffset+1]);
     a5c:	f8 01       	movw	r30, r16
     a5e:	61 81       	ldd	r22, Z+1	; 0x01
     a60:	80 81       	ld	r24, Z
     a62:	0e 94 39 04 	call	0x872	; 0x872 <_Z9hexToBytecc>
		checksum += byte;
     a66:	f8 0e       	add	r15, r24
		data[i] = byte;
     a68:	f6 01       	movw	r30, r12
     a6a:	81 93       	st	Z+, r24
     a6c:	6f 01       	movw	r12, r30
     a6e:	0e 5f       	subi	r16, 0xFE	; 254
     a70:	1f 4f       	sbci	r17, 0xFF	; 255

	uint8_t checksum = byteCount + address_H + address_L + recordType;
	uint8_t data[16];

	// loop through data bytes
	for(uint8_t i = 0; i < byteCount; i++)
     a72:	08 15       	cp	r16, r8
     a74:	19 05       	cpc	r17, r9
     a76:	91 f7       	brne	.-28     	; 0xa5c <_Z14programHexLinePc+0x8a>
		uint8_t byte = hexToByte(line[charOffset], line[charOffset+1]);
		checksum += byte;
		data[i] = byte;
	}

	checksum += hexToByte(line[9+2*byteCount],line[10+2*byteCount]);
     a78:	e7 2d       	mov	r30, r7
     a7a:	f0 e0       	ldi	r31, 0x00	; 0
     a7c:	35 96       	adiw	r30, 0x05	; 5
     a7e:	ee 0f       	add	r30, r30
     a80:	ff 1f       	adc	r31, r31
     a82:	ea 0d       	add	r30, r10
     a84:	fb 1d       	adc	r31, r11
     a86:	df 01       	movw	r26, r30
     a88:	11 97       	sbiw	r26, 0x01	; 1
     a8a:	60 81       	ld	r22, Z
     a8c:	8c 91       	ld	r24, X
     a8e:	0e 94 39 04 	call	0x872	; 0x872 <_Z9hexToBytecc>
	
	if(checksum != 0)
     a92:	8f 0d       	add	r24, r15
     a94:	41 f0       	breq	.+16     	; 0xaa6 <_Z14programHexLinePc+0xd4>
	{
		USART_TransmitString(USARTD0, "\n\rChecksum error while receiving program\n\rResetting");
     a96:	66 ee       	ldi	r22, 0xE6	; 230
     a98:	70 e2       	ldi	r23, 0x20	; 32
     a9a:	80 ea       	ldi	r24, 0xA0	; 160
     a9c:	99 e0       	ldi	r25, 0x09	; 9
     a9e:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		//USB_TransmitString("\n\rChecksum error while receiving program\n\rResetting");
		resetDevice();
     aa2:	0e 94 4a 04 	call	0x894	; 0x894 <_Z11resetDevicev>
		return;
	}
	
	USART_TransmitString(USARTD0, "\r\nReceived: ");
     aa6:	6a e1       	ldi	r22, 0x1A	; 26
     aa8:	71 e2       	ldi	r23, 0x21	; 33
     aaa:	80 ea       	ldi	r24, 0xA0	; 160
     aac:	99 e0       	ldi	r25, 0x09	; 9
     aae:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	USART_Transmit(USARTD0, line, 11+2*byteCount);
     ab2:	47 2d       	mov	r20, r7
     ab4:	44 0f       	add	r20, r20
     ab6:	45 5f       	subi	r20, 0xF5	; 245
     ab8:	b5 01       	movw	r22, r10
     aba:	80 ea       	ldi	r24, 0xA0	; 160
     abc:	99 e0       	ldi	r25, 0x09	; 9
     abe:	0e 94 b0 09 	call	0x1360	; 0x1360 <_Z14USART_TransmitR12USART_structPKch>
	
	//USB_TransmitString("\r\nReceived: ");
	//USB_Transmit(line, 11+2*byteCount);
		
	programFlash(byteCount, ((uint16_t)(address_H << 8)) | address_L, recordType, data);
     ac2:	6e 2d       	mov	r22, r14
     ac4:	70 e0       	ldi	r23, 0x00	; 0
     ac6:	75 29       	or	r23, r5
     ac8:	9e 01       	movw	r18, r28
     aca:	2f 5f       	subi	r18, 0xFF	; 255
     acc:	3f 4f       	sbci	r19, 0xFF	; 255
     ace:	46 2d       	mov	r20, r6
     ad0:	87 2d       	mov	r24, r7
     ad2:	0e 94 51 04 	call	0x8a2	; 0x8a2 <_Z12programFlashhjhPh>
}
     ad6:	60 96       	adiw	r28, 0x10	; 16
     ad8:	cd bf       	out	0x3d, r28	; 61
     ada:	de bf       	out	0x3e, r29	; 62
     adc:	df 91       	pop	r29
     ade:	cf 91       	pop	r28
     ae0:	1f 91       	pop	r17
     ae2:	0f 91       	pop	r16
     ae4:	ff 90       	pop	r15
     ae6:	ef 90       	pop	r14
     ae8:	df 90       	pop	r13
     aea:	cf 90       	pop	r12
     aec:	bf 90       	pop	r11
     aee:	af 90       	pop	r10
     af0:	9f 90       	pop	r9
     af2:	8f 90       	pop	r8
     af4:	7f 90       	pop	r7
     af6:	6f 90       	pop	r6
     af8:	5f 90       	pop	r5
     afa:	08 95       	ret

00000afc <_Z17receiveHexFileUSBv>:
		break;
	}
}

void receiveHexFileUSB()
{
     afc:	cf 93       	push	r28
     afe:	df 93       	push	r29
     b00:	cd b7       	in	r28, 0x3d	; 61
     b02:	de b7       	in	r29, 0x3e	; 62
     b04:	e2 97       	sbiw	r28, 0x32	; 50
     b06:	cd bf       	out	0x3d, r28	; 61
     b08:	de bf       	out	0x3e, r29	; 62
     b0a:	ce 01       	movw	r24, r28
     b0c:	01 96       	adiw	r24, 0x01	; 1
     b0e:	6c 01       	movw	r12, r24
     b10:	7e 01       	movw	r14, r28
     b12:	93 e3       	ldi	r25, 0x33	; 51
     b14:	e9 0e       	add	r14, r25
     b16:	f1 1c       	adc	r15, r1
     b18:	86 01       	movw	r16, r12
	while(true)
	{
		// receive a line of the hex file
		for(uint8_t i = 0; i < 50; i++)
		{
			char c = USART_Receive(USARTD0);
     b1a:	80 ea       	ldi	r24, 0xA0	; 160
     b1c:	99 e0       	ldi	r25, 0x09	; 9
     b1e:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <_Z13USART_ReceiveR12USART_struct>
     b22:	98 01       	movw	r18, r16
     b24:	2c 19       	sub	r18, r12
     b26:	3d 09       	sbc	r19, r13
			buff[i] = c;
     b28:	f8 01       	movw	r30, r16
     b2a:	81 93       	st	Z+, r24
     b2c:	8f 01       	movw	r16, r30
			if(c == '\n')
     b2e:	8a 30       	cpi	r24, 0x0A	; 10
     b30:	41 f4       	brne	.+16     	; 0xb42 <_Z17receiveHexFileUSBv+0x46>
			{
				buff[i+1] = '\0';
     b32:	e2 e0       	ldi	r30, 0x02	; 2
     b34:	f0 e0       	ldi	r31, 0x00	; 0
     b36:	ec 0f       	add	r30, r28
     b38:	fd 1f       	adc	r31, r29
     b3a:	e2 0f       	add	r30, r18
     b3c:	f3 1f       	adc	r31, r19
     b3e:	10 82       	st	Z, r1
				break;
     b40:	03 c0       	rjmp	.+6      	; 0xb48 <_Z17receiveHexFileUSBv+0x4c>
	char buff[50];

	while(true)
	{
		// receive a line of the hex file
		for(uint8_t i = 0; i < 50; i++)
     b42:	ee 15       	cp	r30, r14
     b44:	ff 05       	cpc	r31, r15
     b46:	49 f7       	brne	.-46     	; 0xb1a <_Z17receiveHexFileUSBv+0x1e>
			{
				buff[i+1] = '\0';
				break;
			}
		}
		programHexLine(buff);
     b48:	c6 01       	movw	r24, r12
     b4a:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <_Z14programHexLinePc>

void receiveHexFileUSB()
{
	char buff[50];

	while(true)
     b4e:	e4 cf       	rjmp	.-56     	; 0xb18 <_Z17receiveHexFileUSBv+0x1c>

00000b50 <_Z10getUsbBootv>:
	// let the watchdog time out
	while(true);
}

void getUsbBoot()
{
     b50:	0f 93       	push	r16
     b52:	1f 93       	push	r17
     b54:	cf 93       	push	r28
     b56:	df 93       	push	r29
     b58:	c0 e1       	ldi	r28, 0x10	; 16
     b5a:	d7 e2       	ldi	r29, 0x27	; 39
	bool timeout = true;
	char* check = "ABCD";

	for(uint16_t t = 0; t < 10000; t++)
	{
		if(USART_Available(USARTD0))
     b5c:	80 ea       	ldi	r24, 0xA0	; 160
     b5e:	99 e0       	ldi	r25, 0x09	; 9
     b60:	0e 94 8e 09 	call	0x131c	; 0x131c <_Z15USART_AvailableR12USART_struct>
     b64:	81 11       	cpse	r24, r1
     b66:	0c c0       	rjmp	.+24     	; 0xb80 <_Z10getUsbBootv+0x30>
		{
			timeout = false;
			break;
		}
		if(TWI_RecievedAddress(TWIC))
     b68:	80 e8       	ldi	r24, 0x80	; 128
     b6a:	94 e0       	ldi	r25, 0x04	; 4
     b6c:	0e 94 7d 07 	call	0xefa	; 0xefa <_Z19TWI_RecievedAddressR10TWI_struct>
     b70:	81 11       	cpse	r24, r1
     b72:	22 c0       	rjmp	.+68     	; 0xbb8 <_Z10getUsbBootv+0x68>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b74:	86 ef       	ldi	r24, 0xF6	; 246
     b76:	8a 95       	dec	r24
     b78:	f1 f7       	brne	.-4      	; 0xb76 <_Z10getUsbBootv+0x26>
     b7a:	21 97       	sbiw	r28, 0x01	; 1
void getUsbBoot()
{
	bool timeout = true;
	char* check = "ABCD";

	for(uint16_t t = 0; t < 10000; t++)
     b7c:	79 f7       	brne	.-34     	; 0xb5c <_Z10getUsbBootv+0xc>
     b7e:	1c c0       	rjmp	.+56     	; 0xbb8 <_Z10getUsbBootv+0x68>
     b80:	c7 e2       	ldi	r28, 0x27	; 39
     b82:	d1 e2       	ldi	r29, 0x21	; 33
     b84:	0b e2       	ldi	r16, 0x2B	; 43
     b86:	11 e2       	ldi	r17, 0x21	; 33
	if(timeout)
	return;

	for(uint8_t i = 0; i < 4; i++)
	{
		char c = USART_Receive(USARTD0);
     b88:	80 ea       	ldi	r24, 0xA0	; 160
     b8a:	99 e0       	ldi	r25, 0x09	; 9
     b8c:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <_Z13USART_ReceiveR12USART_struct>
		//USART0_Transmit(c);
		if(c != check[i])
     b90:	99 91       	ld	r25, Y+
     b92:	89 13       	cpse	r24, r25
     b94:	11 c0       	rjmp	.+34     	; 0xbb8 <_Z10getUsbBootv+0x68>
	}

	if(timeout)
	return;

	for(uint8_t i = 0; i < 4; i++)
     b96:	c0 17       	cp	r28, r16
     b98:	d1 07       	cpc	r29, r17
     b9a:	b1 f7       	brne	.-20     	; 0xb88 <_Z10getUsbBootv+0x38>
		if(c != check[i])
		return;
	}


	switch(USART_Receive(USARTD0))
     b9c:	80 ea       	ldi	r24, 0xA0	; 160
     b9e:	99 e0       	ldi	r25, 0x09	; 9
     ba0:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <_Z13USART_ReceiveR12USART_struct>
     ba4:	85 35       	cpi	r24, 0x55	; 85
     ba6:	41 f4       	brne	.+16     	; 0xbb8 <_Z10getUsbBootv+0x68>
	{
		case 'U':
		// upload hex file via usb
		USART_TransmitString(USARTD0,"Receiving program via UART\n\r");
     ba8:	6c e2       	ldi	r22, 0x2C	; 44
     baa:	71 e2       	ldi	r23, 0x21	; 33
     bac:	80 ea       	ldi	r24, 0xA0	; 160
     bae:	99 e0       	ldi	r25, 0x09	; 9
     bb0:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		//USB_TransmitString("Receiving program via UART\n\r");
		receiveHexFileUSB();
     bb4:	0e 94 7e 05 	call	0xafc	; 0xafc <_Z17receiveHexFileUSBv>
		break;
		default:
		break;
	}
}
     bb8:	df 91       	pop	r29
     bba:	cf 91       	pop	r28
     bbc:	1f 91       	pop	r17
     bbe:	0f 91       	pop	r16
     bc0:	08 95       	ret

00000bc2 <_Z17receiveHexFileI2CPFvvE>:
		programHexLine(buff);
	}
}

void receiveHexFileI2C(void (*cb)())
{
     bc2:	0f 93       	push	r16
     bc4:	1f 93       	push	r17
     bc6:	cf 93       	push	r28
     bc8:	df 93       	push	r29
     bca:	cd b7       	in	r28, 0x3d	; 61
     bcc:	de b7       	in	r29, 0x3e	; 62
     bce:	e2 97       	sbiw	r28, 0x32	; 50
     bd0:	cd bf       	out	0x3d, r28	; 61
     bd2:	de bf       	out	0x3e, r29	; 62
     bd4:	8c 01       	movw	r16, r24
	char buff[50];

	while(true)
	{
		USART_TransmitString(USARTD0, "\n\rtest4\n\r");
     bd6:	69 e4       	ldi	r22, 0x49	; 73
     bd8:	71 e2       	ldi	r23, 0x21	; 33
     bda:	80 ea       	ldi	r24, 0xA0	; 160
     bdc:	99 e0       	ldi	r25, 0x09	; 9
     bde:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		// receive a line of the hex file
		TWI_ReceivePacket(TWIC,(uint8_t*)buff, 50);
     be2:	42 e3       	ldi	r20, 0x32	; 50
     be4:	be 01       	movw	r22, r28
     be6:	6f 5f       	subi	r22, 0xFF	; 255
     be8:	7f 4f       	sbci	r23, 0xFF	; 255
     bea:	80 e8       	ldi	r24, 0x80	; 128
     bec:	94 e0       	ldi	r25, 0x04	; 4
     bee:	0e 94 89 07 	call	0xf12	; 0xf12 <_Z17TWI_ReceivePacketR10TWI_structPhh>
		
		if(buff[0] == 's') { cb(); } //voer callback uit: stepper-test modus
     bf2:	89 81       	ldd	r24, Y+1	; 0x01
     bf4:	83 37       	cpi	r24, 0x73	; 115
     bf6:	11 f4       	brne	.+4      	; 0xbfc <_Z17receiveHexFileI2CPFvvE+0x3a>
     bf8:	f8 01       	movw	r30, r16
     bfa:	19 95       	eicall
			
		if(buff[0] != ':')
     bfc:	89 81       	ldd	r24, Y+1	; 0x01
     bfe:	8a 33       	cpi	r24, 0x3A	; 58
     c00:	39 f0       	breq	.+14     	; 0xc10 <_Z17receiveHexFileI2CPFvvE+0x4e>
		{
			USART_TransmitString(USARTD0,"Error while receiving program");
     c02:	63 e5       	ldi	r22, 0x53	; 83
     c04:	71 e2       	ldi	r23, 0x21	; 33
     c06:	80 ea       	ldi	r24, 0xA0	; 160
     c08:	99 e0       	ldi	r25, 0x09	; 9
     c0a:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
			return;
     c0e:	0b c0       	rjmp	.+22     	; 0xc26 <_Z17receiveHexFileI2CPFvvE+0x64>
		}
		USART_TransmitString(USARTD0,"test");
     c10:	61 e7       	ldi	r22, 0x71	; 113
     c12:	71 e2       	ldi	r23, 0x21	; 33
     c14:	80 ea       	ldi	r24, 0xA0	; 160
     c16:	99 e0       	ldi	r25, 0x09	; 9
     c18:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		programHexLine(buff);
     c1c:	ce 01       	movw	r24, r28
     c1e:	01 96       	adiw	r24, 0x01	; 1
     c20:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <_Z14programHexLinePc>

void receiveHexFileI2C(void (*cb)())
{
	char buff[50];

	while(true)
     c24:	d8 cf       	rjmp	.-80     	; 0xbd6 <_Z17receiveHexFileI2CPFvvE+0x14>
			return;
		}
		USART_TransmitString(USARTD0,"test");
		programHexLine(buff);
	}
}
     c26:	e2 96       	adiw	r28, 0x32	; 50
     c28:	cd bf       	out	0x3d, r28	; 61
     c2a:	de bf       	out	0x3e, r29	; 62
     c2c:	df 91       	pop	r29
     c2e:	cf 91       	pop	r28
     c30:	1f 91       	pop	r17
     c32:	0f 91       	pop	r16
     c34:	08 95       	ret

00000c36 <_Z8SPI_InitR10SPI_struct>:
#include <util/delay.h>

void SPI_Init(SPI_struct &SPI)
{
	//enable SPI, Set master mode, 8MHz default Clock
	SPIC.CTRL = SPI_ENABLE_bm | SPI_MASTER_bm | SPI_MODE_0_gc | SPI_PRESCALER0_bm;
     c36:	81 e5       	ldi	r24, 0x51	; 81
     c38:	80 93 c0 08 	sts	0x08C0, r24	; 0x8008c0 <__TEXT_REGION_LENGTH__+0x7008c0>
     c3c:	08 95       	ret

00000c3e <_Z14SPI_TrancieverR10SPI_structh>:
}

uint8_t SPI_Tranciever(SPI_struct &SPI, uint8_t data)
{
     c3e:	fc 01       	movw	r30, r24
	//load data into data buffer
	SPI.DATA = data;
     c40:	63 83       	std	Z+3, r22	; 0x03
	//wait for transmit complete
	while (!(SPI.STATUS & (1<<SPI_IF_bp)));
     c42:	92 81       	ldd	r25, Z+2	; 0x02
     c44:	99 23       	and	r25, r25
     c46:	ec f7       	brge	.-6      	; 0xc42 <_Z14SPI_TrancieverR10SPI_structh+0x4>
	
	//return received data
	return(SPI.DATA);		
     c48:	83 81       	ldd	r24, Z+3	; 0x03
}
     c4a:	08 95       	ret

00000c4c <_Z11SS_set_highR11PORT_structh>:

void SS_set_high(PORT_struct &PORT, uint8_t pin)
{
	PORT.OUTSET = (1<<pin);
     c4c:	21 e0       	ldi	r18, 0x01	; 1
     c4e:	30 e0       	ldi	r19, 0x00	; 0
     c50:	02 c0       	rjmp	.+4      	; 0xc56 <_Z11SS_set_highR11PORT_structh+0xa>
     c52:	22 0f       	add	r18, r18
     c54:	33 1f       	adc	r19, r19
     c56:	6a 95       	dec	r22
     c58:	e2 f7       	brpl	.-8      	; 0xc52 <_Z11SS_set_highR11PORT_structh+0x6>
     c5a:	fc 01       	movw	r30, r24
     c5c:	25 83       	std	Z+5, r18	; 0x05
     c5e:	fa e0       	ldi	r31, 0x0A	; 10
     c60:	fa 95       	dec	r31
     c62:	f1 f7       	brne	.-4      	; 0xc60 <_Z11SS_set_highR11PORT_structh+0x14>
     c64:	00 c0       	rjmp	.+0      	; 0xc66 <_Z11SS_set_highR11PORT_structh+0x1a>
     c66:	08 95       	ret

00000c68 <_Z10SS_set_lowR11PORT_structh>:
	_delay_us(1);
}

void SS_set_low(PORT_struct &PORT, uint8_t pin)
{
	PORT.OUTCLR = (1<<pin);
     c68:	21 e0       	ldi	r18, 0x01	; 1
     c6a:	30 e0       	ldi	r19, 0x00	; 0
     c6c:	02 c0       	rjmp	.+4      	; 0xc72 <_Z10SS_set_lowR11PORT_structh+0xa>
     c6e:	22 0f       	add	r18, r18
     c70:	33 1f       	adc	r19, r19
     c72:	6a 95       	dec	r22
     c74:	e2 f7       	brpl	.-8      	; 0xc6e <_Z10SS_set_lowR11PORT_structh+0x6>
     c76:	fc 01       	movw	r30, r24
     c78:	26 83       	std	Z+6, r18	; 0x06
     c7a:	fa e0       	ldi	r31, 0x0A	; 10
     c7c:	fa 95       	dec	r31
     c7e:	f1 f7       	brne	.-4      	; 0xc7c <_Z10SS_set_lowR11PORT_structh+0x14>
     c80:	00 c0       	rjmp	.+0      	; 0xc82 <_Z10SS_set_lowR11PORT_structh+0x1a>
     c82:	08 95       	ret

00000c84 <_Z12SPI_CAN_ReadR10SPI_structhh>:
	_delay_us(1);
}

uint8_t SPI_CAN_Read(SPI_struct &SPI, uint8_t address, uint8_t read_cmd)
{
     c84:	1f 93       	push	r17
     c86:	cf 93       	push	r28
     c88:	df 93       	push	r29
     c8a:	ec 01       	movw	r28, r24
     c8c:	16 2f       	mov	r17, r22
	SPI_Tranciever(SPI, read_cmd);
     c8e:	64 2f       	mov	r22, r20
     c90:	0e 94 1f 06 	call	0xc3e	; 0xc3e <_Z14SPI_TrancieverR10SPI_structh>
	SPI_Tranciever(SPI, address);
     c94:	61 2f       	mov	r22, r17
     c96:	ce 01       	movw	r24, r28
     c98:	0e 94 1f 06 	call	0xc3e	; 0xc3e <_Z14SPI_TrancieverR10SPI_structh>
	uint8_t data = SPI_Tranciever(SPI, 0x00);
     c9c:	60 e0       	ldi	r22, 0x00	; 0
     c9e:	ce 01       	movw	r24, r28
     ca0:	0e 94 1f 06 	call	0xc3e	; 0xc3e <_Z14SPI_TrancieverR10SPI_structh>
	return data;
}
     ca4:	df 91       	pop	r29
     ca6:	cf 91       	pop	r28
     ca8:	1f 91       	pop	r17
     caa:	08 95       	ret

00000cac <_Z13SPI_CAN_writeR10SPI_structhhh>:

void SPI_CAN_write(SPI_struct &SPI, uint8_t address, uint8_t data, uint8_t write_cmd)
{
     cac:	0f 93       	push	r16
     cae:	1f 93       	push	r17
     cb0:	cf 93       	push	r28
     cb2:	df 93       	push	r29
     cb4:	ec 01       	movw	r28, r24
     cb6:	06 2f       	mov	r16, r22
     cb8:	14 2f       	mov	r17, r20
	SPI_Tranciever(SPI, write_cmd);
     cba:	62 2f       	mov	r22, r18
     cbc:	0e 94 1f 06 	call	0xc3e	; 0xc3e <_Z14SPI_TrancieverR10SPI_structh>
	SPI_Tranciever(SPI, address);
     cc0:	60 2f       	mov	r22, r16
     cc2:	ce 01       	movw	r24, r28
     cc4:	0e 94 1f 06 	call	0xc3e	; 0xc3e <_Z14SPI_TrancieverR10SPI_structh>
	SPI_Tranciever(SPI, data);
     cc8:	61 2f       	mov	r22, r17
     cca:	ce 01       	movw	r24, r28
     ccc:	0e 94 1f 06 	call	0xc3e	; 0xc3e <_Z14SPI_TrancieverR10SPI_structh>
}
     cd0:	df 91       	pop	r29
     cd2:	cf 91       	pop	r28
     cd4:	1f 91       	pop	r17
     cd6:	0f 91       	pop	r16
     cd8:	08 95       	ret

00000cda <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct>:
ISR(TWIF_TWIS_vect) { //slave
	TWI_HandleISR(TWIF_TxCallback, TWIF_RxCallback, TWIF);
}


void TWI_HandleISR(void (*TxCallback)(), void (*RxCallback)(uint8_t), TWI_struct &TWI) {
     cda:	fc 01       	movw	r30, r24
	if((TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIR_bp))) { //read operation
     cdc:	da 01       	movw	r26, r20
     cde:	1a 96       	adiw	r26, 0x0a	; 10
     ce0:	9c 91       	ld	r25, X
     ce2:	91 ff       	sbrs	r25, 1
     ce4:	04 c0       	rjmp	.+8      	; 0xcee <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct+0x14>
		if (!TxCallback) { return; } //callback is niet ingesteld
     ce6:	30 97       	sbiw	r30, 0x00	; 0
     ce8:	49 f0       	breq	.+18     	; 0xcfc <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct+0x22>
		TxCallback();
     cea:	19 95       	eicall
     cec:	08 95       	ret
	} else { //write operation
		if (!RxCallback) { return; } //callback is niet ingesteld
     cee:	61 15       	cp	r22, r1
     cf0:	71 05       	cpc	r23, r1
     cf2:	21 f0       	breq	.+8      	; 0xcfc <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct+0x22>
		RxCallback(TWI.SLAVE.DATA); //ongetest
     cf4:	fa 01       	movw	r30, r20
     cf6:	84 85       	ldd	r24, Z+12	; 0x0c
     cf8:	fb 01       	movw	r30, r22
     cfa:	19 95       	eicall
     cfc:	08 95       	ret

00000cfe <__vector_12>:
void (*TWIF_TxCallback)();
void (*TWIC_RxCallback)(uint8_t); //onReceive, data wordt/is ontvangen van master
void (*TWID_RxCallback)(uint8_t); //via callbacks ongetest
void (*TWIE_RxCallback)(uint8_t);
void (*TWIF_RxCallback)(uint8_t);
ISR(TWIC_TWIS_vect) { //slave
     cfe:	1f 92       	push	r1
     d00:	0f 92       	push	r0
     d02:	0f b6       	in	r0, 0x3f	; 63
     d04:	0f 92       	push	r0
     d06:	11 24       	eor	r1, r1
     d08:	08 b6       	in	r0, 0x38	; 56
     d0a:	0f 92       	push	r0
     d0c:	18 be       	out	0x38, r1	; 56
     d0e:	09 b6       	in	r0, 0x39	; 57
     d10:	0f 92       	push	r0
     d12:	19 be       	out	0x39, r1	; 57
     d14:	0b b6       	in	r0, 0x3b	; 59
     d16:	0f 92       	push	r0
     d18:	1b be       	out	0x3b, r1	; 59
     d1a:	2f 93       	push	r18
     d1c:	3f 93       	push	r19
     d1e:	4f 93       	push	r20
     d20:	5f 93       	push	r21
     d22:	6f 93       	push	r22
     d24:	7f 93       	push	r23
     d26:	8f 93       	push	r24
     d28:	9f 93       	push	r25
     d2a:	af 93       	push	r26
     d2c:	bf 93       	push	r27
     d2e:	ef 93       	push	r30
     d30:	ff 93       	push	r31
	TWI_HandleISR(TWIC_TxCallback, TWIC_RxCallback, TWIC);
     d32:	60 91 c3 23 	lds	r22, 0x23C3	; 0x8023c3 <TWIC_RxCallback>
     d36:	70 91 c4 23 	lds	r23, 0x23C4	; 0x8023c4 <TWIC_RxCallback+0x1>
     d3a:	40 e8       	ldi	r20, 0x80	; 128
     d3c:	54 e0       	ldi	r21, 0x04	; 4
     d3e:	80 91 cb 23 	lds	r24, 0x23CB	; 0x8023cb <TWIC_TxCallback>
     d42:	90 91 cc 23 	lds	r25, 0x23CC	; 0x8023cc <TWIC_TxCallback+0x1>
     d46:	0e 94 6d 06 	call	0xcda	; 0xcda <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct>
}
     d4a:	ff 91       	pop	r31
     d4c:	ef 91       	pop	r30
     d4e:	bf 91       	pop	r27
     d50:	af 91       	pop	r26
     d52:	9f 91       	pop	r25
     d54:	8f 91       	pop	r24
     d56:	7f 91       	pop	r23
     d58:	6f 91       	pop	r22
     d5a:	5f 91       	pop	r21
     d5c:	4f 91       	pop	r20
     d5e:	3f 91       	pop	r19
     d60:	2f 91       	pop	r18
     d62:	0f 90       	pop	r0
     d64:	0b be       	out	0x3b, r0	; 59
     d66:	0f 90       	pop	r0
     d68:	09 be       	out	0x39, r0	; 57
     d6a:	0f 90       	pop	r0
     d6c:	08 be       	out	0x38, r0	; 56
     d6e:	0f 90       	pop	r0
     d70:	0f be       	out	0x3f, r0	; 63
     d72:	0f 90       	pop	r0
     d74:	1f 90       	pop	r1
     d76:	18 95       	reti

00000d78 <__vector_75>:
ISR(TWID_TWIS_vect) { //slave
     d78:	1f 92       	push	r1
     d7a:	0f 92       	push	r0
     d7c:	0f b6       	in	r0, 0x3f	; 63
     d7e:	0f 92       	push	r0
     d80:	11 24       	eor	r1, r1
     d82:	08 b6       	in	r0, 0x38	; 56
     d84:	0f 92       	push	r0
     d86:	18 be       	out	0x38, r1	; 56
     d88:	09 b6       	in	r0, 0x39	; 57
     d8a:	0f 92       	push	r0
     d8c:	19 be       	out	0x39, r1	; 57
     d8e:	0b b6       	in	r0, 0x3b	; 59
     d90:	0f 92       	push	r0
     d92:	1b be       	out	0x3b, r1	; 59
     d94:	2f 93       	push	r18
     d96:	3f 93       	push	r19
     d98:	4f 93       	push	r20
     d9a:	5f 93       	push	r21
     d9c:	6f 93       	push	r22
     d9e:	7f 93       	push	r23
     da0:	8f 93       	push	r24
     da2:	9f 93       	push	r25
     da4:	af 93       	push	r26
     da6:	bf 93       	push	r27
     da8:	ef 93       	push	r30
     daa:	ff 93       	push	r31
	TWI_HandleISR(TWID_TxCallback, TWID_RxCallback, TWID);
     dac:	60 91 c1 23 	lds	r22, 0x23C1	; 0x8023c1 <TWID_RxCallback>
     db0:	70 91 c2 23 	lds	r23, 0x23C2	; 0x8023c2 <TWID_RxCallback+0x1>
     db4:	40 e9       	ldi	r20, 0x90	; 144
     db6:	54 e0       	ldi	r21, 0x04	; 4
     db8:	80 91 c9 23 	lds	r24, 0x23C9	; 0x8023c9 <TWID_TxCallback>
     dbc:	90 91 ca 23 	lds	r25, 0x23CA	; 0x8023ca <TWID_TxCallback+0x1>
     dc0:	0e 94 6d 06 	call	0xcda	; 0xcda <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct>
}
     dc4:	ff 91       	pop	r31
     dc6:	ef 91       	pop	r30
     dc8:	bf 91       	pop	r27
     dca:	af 91       	pop	r26
     dcc:	9f 91       	pop	r25
     dce:	8f 91       	pop	r24
     dd0:	7f 91       	pop	r23
     dd2:	6f 91       	pop	r22
     dd4:	5f 91       	pop	r21
     dd6:	4f 91       	pop	r20
     dd8:	3f 91       	pop	r19
     dda:	2f 91       	pop	r18
     ddc:	0f 90       	pop	r0
     dde:	0b be       	out	0x3b, r0	; 59
     de0:	0f 90       	pop	r0
     de2:	09 be       	out	0x39, r0	; 57
     de4:	0f 90       	pop	r0
     de6:	08 be       	out	0x38, r0	; 56
     de8:	0f 90       	pop	r0
     dea:	0f be       	out	0x3f, r0	; 63
     dec:	0f 90       	pop	r0
     dee:	1f 90       	pop	r1
     df0:	18 95       	reti

00000df2 <__vector_45>:
ISR(TWIE_TWIS_vect) { //slave
     df2:	1f 92       	push	r1
     df4:	0f 92       	push	r0
     df6:	0f b6       	in	r0, 0x3f	; 63
     df8:	0f 92       	push	r0
     dfa:	11 24       	eor	r1, r1
     dfc:	08 b6       	in	r0, 0x38	; 56
     dfe:	0f 92       	push	r0
     e00:	18 be       	out	0x38, r1	; 56
     e02:	09 b6       	in	r0, 0x39	; 57
     e04:	0f 92       	push	r0
     e06:	19 be       	out	0x39, r1	; 57
     e08:	0b b6       	in	r0, 0x3b	; 59
     e0a:	0f 92       	push	r0
     e0c:	1b be       	out	0x3b, r1	; 59
     e0e:	2f 93       	push	r18
     e10:	3f 93       	push	r19
     e12:	4f 93       	push	r20
     e14:	5f 93       	push	r21
     e16:	6f 93       	push	r22
     e18:	7f 93       	push	r23
     e1a:	8f 93       	push	r24
     e1c:	9f 93       	push	r25
     e1e:	af 93       	push	r26
     e20:	bf 93       	push	r27
     e22:	ef 93       	push	r30
     e24:	ff 93       	push	r31
	TWI_HandleISR(TWIE_TxCallback, TWIE_RxCallback, TWIE);
     e26:	60 91 bf 23 	lds	r22, 0x23BF	; 0x8023bf <TWIE_RxCallback>
     e2a:	70 91 c0 23 	lds	r23, 0x23C0	; 0x8023c0 <TWIE_RxCallback+0x1>
     e2e:	40 ea       	ldi	r20, 0xA0	; 160
     e30:	54 e0       	ldi	r21, 0x04	; 4
     e32:	80 91 c7 23 	lds	r24, 0x23C7	; 0x8023c7 <TWIE_TxCallback>
     e36:	90 91 c8 23 	lds	r25, 0x23C8	; 0x8023c8 <TWIE_TxCallback+0x1>
     e3a:	0e 94 6d 06 	call	0xcda	; 0xcda <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct>
}
     e3e:	ff 91       	pop	r31
     e40:	ef 91       	pop	r30
     e42:	bf 91       	pop	r27
     e44:	af 91       	pop	r26
     e46:	9f 91       	pop	r25
     e48:	8f 91       	pop	r24
     e4a:	7f 91       	pop	r23
     e4c:	6f 91       	pop	r22
     e4e:	5f 91       	pop	r21
     e50:	4f 91       	pop	r20
     e52:	3f 91       	pop	r19
     e54:	2f 91       	pop	r18
     e56:	0f 90       	pop	r0
     e58:	0b be       	out	0x3b, r0	; 59
     e5a:	0f 90       	pop	r0
     e5c:	09 be       	out	0x39, r0	; 57
     e5e:	0f 90       	pop	r0
     e60:	08 be       	out	0x38, r0	; 56
     e62:	0f 90       	pop	r0
     e64:	0f be       	out	0x3f, r0	; 63
     e66:	0f 90       	pop	r0
     e68:	1f 90       	pop	r1
     e6a:	18 95       	reti

00000e6c <__vector_106>:
ISR(TWIF_TWIS_vect) { //slave
     e6c:	1f 92       	push	r1
     e6e:	0f 92       	push	r0
     e70:	0f b6       	in	r0, 0x3f	; 63
     e72:	0f 92       	push	r0
     e74:	11 24       	eor	r1, r1
     e76:	08 b6       	in	r0, 0x38	; 56
     e78:	0f 92       	push	r0
     e7a:	18 be       	out	0x38, r1	; 56
     e7c:	09 b6       	in	r0, 0x39	; 57
     e7e:	0f 92       	push	r0
     e80:	19 be       	out	0x39, r1	; 57
     e82:	0b b6       	in	r0, 0x3b	; 59
     e84:	0f 92       	push	r0
     e86:	1b be       	out	0x3b, r1	; 59
     e88:	2f 93       	push	r18
     e8a:	3f 93       	push	r19
     e8c:	4f 93       	push	r20
     e8e:	5f 93       	push	r21
     e90:	6f 93       	push	r22
     e92:	7f 93       	push	r23
     e94:	8f 93       	push	r24
     e96:	9f 93       	push	r25
     e98:	af 93       	push	r26
     e9a:	bf 93       	push	r27
     e9c:	ef 93       	push	r30
     e9e:	ff 93       	push	r31
	TWI_HandleISR(TWIF_TxCallback, TWIF_RxCallback, TWIF);
     ea0:	60 91 bd 23 	lds	r22, 0x23BD	; 0x8023bd <TWIF_RxCallback>
     ea4:	70 91 be 23 	lds	r23, 0x23BE	; 0x8023be <TWIF_RxCallback+0x1>
     ea8:	40 eb       	ldi	r20, 0xB0	; 176
     eaa:	54 e0       	ldi	r21, 0x04	; 4
     eac:	80 91 c5 23 	lds	r24, 0x23C5	; 0x8023c5 <TWIF_TxCallback>
     eb0:	90 91 c6 23 	lds	r25, 0x23C6	; 0x8023c6 <TWIF_TxCallback+0x1>
     eb4:	0e 94 6d 06 	call	0xcda	; 0xcda <_Z13TWI_HandleISRPFvvEPFvhER10TWI_struct>
}
     eb8:	ff 91       	pop	r31
     eba:	ef 91       	pop	r30
     ebc:	bf 91       	pop	r27
     ebe:	af 91       	pop	r26
     ec0:	9f 91       	pop	r25
     ec2:	8f 91       	pop	r24
     ec4:	7f 91       	pop	r23
     ec6:	6f 91       	pop	r22
     ec8:	5f 91       	pop	r21
     eca:	4f 91       	pop	r20
     ecc:	3f 91       	pop	r19
     ece:	2f 91       	pop	r18
     ed0:	0f 90       	pop	r0
     ed2:	0b be       	out	0x3b, r0	; 59
     ed4:	0f 90       	pop	r0
     ed6:	09 be       	out	0x39, r0	; 57
     ed8:	0f 90       	pop	r0
     eda:	08 be       	out	0x38, r0	; 56
     edc:	0f 90       	pop	r0
     ede:	0f be       	out	0x3f, r0	; 63
     ee0:	0f 90       	pop	r0
     ee2:	1f 90       	pop	r1
     ee4:	18 95       	reti

00000ee6 <_Z8TWI_initR10TWI_struct>:
	}
}


void TWI_init(TWI_struct &TWI) //als slave
{
     ee6:	fc 01       	movw	r30, r24
	TWI.SLAVE.CTRLA = (1<<TWI_SLAVE_APIEN_bp)|(1<<TWI_SLAVE_ENABLE_bp)|(1<<TWI_SLAVE_PIEN_bp)|(1<<TWI_SLAVE_PMEN_bp);
     ee8:	8e e1       	ldi	r24, 0x1E	; 30
     eea:	80 87       	std	Z+8, r24	; 0x08
	TWI.SLAVE.CTRLA |= (1<<TWI_SLAVE_DIEN_bp);
     eec:	80 85       	ldd	r24, Z+8	; 0x08
     eee:	80 62       	ori	r24, 0x20	; 32
     ef0:	80 87       	std	Z+8, r24	; 0x08

	//toegevoegd voor TWI_Write(), clear deze bits om het springen naar ISRs uit te schakelen
	TWI.SLAVE.CTRLA |= TWI_MASTER_INTLVL0_bm | TWI_MASTER_INTLVL1_bm; //enable port interrupt high level
     ef2:	80 85       	ldd	r24, Z+8	; 0x08
     ef4:	80 6c       	ori	r24, 0xC0	; 192
     ef6:	80 87       	std	Z+8, r24	; 0x08
     ef8:	08 95       	ret

00000efa <_Z19TWI_RecievedAddressR10TWI_struct>:


bool TWI_RecievedAddress(TWI_struct &TWI)
{
	//valid address received and write operation
	return ((TWI.SLAVE.STATUS &(1<<TWI_SLAVE_APIF_bp)) && !(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIR_bp)));
     efa:	fc 01       	movw	r30, r24
     efc:	22 85       	ldd	r18, Z+10	; 0x0a
     efe:	26 ff       	sbrs	r18, 6
     f00:	06 c0       	rjmp	.+12     	; 0xf0e <_Z19TWI_RecievedAddressR10TWI_struct+0x14>
     f02:	82 85       	ldd	r24, Z+10	; 0x0a
     f04:	86 95       	lsr	r24
     f06:	81 70       	andi	r24, 0x01	; 1
     f08:	91 e0       	ldi	r25, 0x01	; 1
     f0a:	89 27       	eor	r24, r25
     f0c:	08 95       	ret
     f0e:	80 e0       	ldi	r24, 0x00	; 0
}
     f10:	08 95       	ret

00000f12 <_Z17TWI_ReceivePacketR10TWI_structPhh>:

//============================================================
//	RECEIVE PACKET : HVWI VERSIE
//============================================================
bool TWI_ReceivePacket(TWI_struct &TWI, uint8_t* buffer, uint8_t bufferLength) {
     f12:	fc 01       	movw	r30, r24
	//variabelen
	volatile static bool bResult;
	volatile static int i;
	//begin bij de eerste ontvangst databuffer index
	i=0;
     f14:	10 92 bb 23 	sts	0x23BB, r1	; 0x8023bb <_ZZ17TWI_ReceivePacketR10TWI_structPhhE1i>
     f18:	10 92 bc 23 	sts	0x23BC, r1	; 0x8023bc <_ZZ17TWI_ReceivePacketR10TWI_structPhhE1i+0x1>
	//uitgangspunt: het correct ontvangen van data door de slave vanaf de master is niet gelukt
	bResult = false;
     f1c:	10 92 ba 23 	sts	0x23BA, r1	; 0x8023ba <__data_end>
	//   TWI.SLAVE.STATUS=TWI_SLAVE_APIF_bm; //hier wordt een '1' weggeschreven in het APIF bit waardoor
	//                                       //dit bit wordt gewist(!), zie datasheet. Alle overige 0-bits
	//                                       //hebben geen invloed op de overige register bits inhoud(!)
	//----------------------------------------------------------------------------------------------------
	//genereer een ack op het ontvangen adres, de master zal nu een eerste databyte zenden
	TWI.SLAVE.STATUS=TWI_SLAVE_APIF_bm;
     f20:	80 e4       	ldi	r24, 0x40	; 64
     f22:	82 87       	std	Z+10, r24	; 0x0a
			break;
		}//if
		//er is een databyte ontvangen
		if ( TWI.SLAVE.STATUS & TWI_SLAVE_DIF_bm ) {
			//er is nog ruimte in de ontvangst buffer
			if ( i <= bufferLength ) {
     f24:	50 e0       	ldi	r21, 0x00	; 0
			else {
				//verlaat de lus (met foutstatus)
				break;
			}//else
			//genereer een ack op het ontvangen databyte, de master zal nu eventueel een volgende databyte zenden
			TWI.SLAVE.STATUS=TWI_SLAVE_DIF_bm;
     f26:	20 e8       	ldi	r18, 0x80	; 128
	//genereer een ack op het ontvangen adres, de master zal nu een eerste databyte zenden
	TWI.SLAVE.STATUS=TWI_SLAVE_APIF_bm;
	//voor altijd doe
	while ( true ) {
		//er is een door de master gegenereerde stop conditie gedetecteerd (want TWI_SLAVE_PIEN_bm in CTRLA is gezet)
		if ( TWI.SLAVE.STATUS & TWI_SLAVE_APIF_bm ) {
     f28:	82 85       	ldd	r24, Z+10	; 0x0a
     f2a:	86 ff       	sbrs	r24, 6
     f2c:	04 c0       	rjmp	.+8      	; 0xf36 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x24>
			//meld een pass
			bResult = true ;
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	80 93 ba 23 	sts	0x23BA, r24	; 0x8023ba <__data_end>
			//verlaat de lus
			break;
     f34:	1b c0       	rjmp	.+54     	; 0xf6c <_Z17TWI_ReceivePacketR10TWI_structPhh+0x5a>
		}//if
		//er is een databyte ontvangen
		if ( TWI.SLAVE.STATUS & TWI_SLAVE_DIF_bm ) {
     f36:	82 85       	ldd	r24, Z+10	; 0x0a
     f38:	88 23       	and	r24, r24
     f3a:	b4 f7       	brge	.-20     	; 0xf28 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x16>
			//er is nog ruimte in de ontvangst buffer
			if ( i <= bufferLength ) {
     f3c:	80 91 bb 23 	lds	r24, 0x23BB	; 0x8023bb <_ZZ17TWI_ReceivePacketR10TWI_structPhhE1i>
     f40:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <_ZZ17TWI_ReceivePacketR10TWI_structPhhE1i+0x1>
     f44:	48 17       	cp	r20, r24
     f46:	59 07       	cpc	r21, r25
     f48:	8c f0       	brlt	.+34     	; 0xf6c <_Z17TWI_ReceivePacketR10TWI_structPhh+0x5a>
				//noteer het ontvangen databyte
				buffer[i++] = TWI.SLAVE.DATA;
     f4a:	80 91 bb 23 	lds	r24, 0x23BB	; 0x8023bb <_ZZ17TWI_ReceivePacketR10TWI_structPhhE1i>
     f4e:	90 91 bc 23 	lds	r25, 0x23BC	; 0x8023bc <_ZZ17TWI_ReceivePacketR10TWI_structPhhE1i+0x1>
     f52:	dc 01       	movw	r26, r24
     f54:	11 96       	adiw	r26, 0x01	; 1
     f56:	a0 93 bb 23 	sts	0x23BB, r26	; 0x8023bb <_ZZ17TWI_ReceivePacketR10TWI_structPhhE1i>
     f5a:	b0 93 bc 23 	sts	0x23BC, r27	; 0x8023bc <_ZZ17TWI_ReceivePacketR10TWI_structPhhE1i+0x1>
     f5e:	34 85       	ldd	r19, Z+12	; 0x0c
     f60:	db 01       	movw	r26, r22
     f62:	a8 0f       	add	r26, r24
     f64:	b9 1f       	adc	r27, r25
     f66:	3c 93       	st	X, r19
			else {
				//verlaat de lus (met foutstatus)
				break;
			}//else
			//genereer een ack op het ontvangen databyte, de master zal nu eventueel een volgende databyte zenden
			TWI.SLAVE.STATUS=TWI_SLAVE_DIF_bm;
     f68:	22 87       	std	Z+10, r18	; 0x0a
     f6a:	de cf       	rjmp	.-68     	; 0xf28 <_Z17TWI_ReceivePacketR10TWI_structPhh+0x16>
		}//if
	}//while
	//rapporteer het resultaat
	return bResult ;
     f6c:	80 91 ba 23 	lds	r24, 0x23BA	; 0x8023ba <__data_end>
} //TWI_ReceivePacket
     f70:	08 95       	ret

00000f72 <_Z9TWI_WriteR10TWI_structh>:


bool TWI_Write(TWI_struct &TWI, uint8_t byte) //als slave
{
     f72:	fc 01       	movw	r30, r24
	//wait for address received interrupt
	while(!(TWI.SLAVE.STATUS &(1<< TWI_SLAVE_APIF_bp)));
     f74:	82 85       	ldd	r24, Z+10	; 0x0a
     f76:	86 ff       	sbrs	r24, 6
     f78:	fd cf       	rjmp	.-6      	; 0xf74 <_Z9TWI_WriteR10TWI_structh+0x2>

	//check if master read operation
	if( !(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIR_bp)) ) {
     f7a:	82 85       	ldd	r24, Z+10	; 0x0a
     f7c:	81 ff       	sbrs	r24, 1
     f7e:	25 c0       	rjmp	.+74     	; 0xfca <_Z9TWI_WriteR10TWI_structh+0x58>
		return false; //master write operation
	}

	while(1) {
		TWI.SLAVE.STATUS |= (1<<TWI_SLAVE_DIF_bp)|(1<<TWI_SLAVE_APIF_bp); //clear interrupts
     f80:	82 85       	ldd	r24, Z+10	; 0x0a
     f82:	80 6c       	ori	r24, 0xC0	; 192
     f84:	82 87       	std	Z+10, r24	; 0x0a

		TWI.SLAVE.DATA = byte;
     f86:	64 87       	std	Z+12, r22	; 0x0c

		//acknowledge and send byte
		TWI.SLAVE.CTRLB &= ~(TWI_SLAVE_ACKACT_bm); //ACK
     f88:	81 85       	ldd	r24, Z+9	; 0x09
     f8a:	8b 7f       	andi	r24, 0xFB	; 251
     f8c:	81 87       	std	Z+9, r24	; 0x09
//		TWI.SLAVE.CTRLB |= (1<<TWI_SLAVE_CMD0_bp)|(1<<TWI_SLAVE_CMD1_bp); //RESPONSE, er komen meer bytes	//<<< gebruik deze voor een toekomstige TWI_SendPacket functie
		TWI.SLAVE.CTRLB |= (1<<TWI_SLAVE_CMD1_bp); //COMPLETE, enige byte wordt verzonden
     f8e:	81 85       	ldd	r24, Z+9	; 0x09
     f90:	82 60       	ori	r24, 0x02	; 2
     f92:	81 87       	std	Z+9, r24	; 0x09

		//wait for transmission completed
		while(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIF_bp)) {
     f94:	82 85       	ldd	r24, Z+10	; 0x0a
     f96:	88 23       	and	r24, r24
     f98:	74 f4       	brge	.+28     	; 0xfb6 <_Z9TWI_WriteR10TWI_structh+0x44>
			//check for collisions or bus errors
			if (TWI.SLAVE.STATUS &(1<<TWI_SLAVE_COLL_bp) || TWI.SLAVE.STATUS &(1<<TWI_SLAVE_BUSERR_bp)) {
     f9a:	82 85       	ldd	r24, Z+10	; 0x0a
     f9c:	83 fd       	sbrc	r24, 3
     f9e:	03 c0       	rjmp	.+6      	; 0xfa6 <_Z9TWI_WriteR10TWI_structh+0x34>
     fa0:	82 85       	ldd	r24, Z+10	; 0x0a
     fa2:	82 ff       	sbrs	r24, 2
     fa4:	f7 cf       	rjmp	.-18     	; 0xf94 <_Z9TWI_WriteR10TWI_structh+0x22>
				TWI.SLAVE.STATUS |= (1<<TWI_SLAVE_BUSERR_bp); //clear buserror, collision is cleared automatically
     fa6:	82 85       	ldd	r24, Z+10	; 0x0a
     fa8:	84 60       	ori	r24, 0x04	; 4
     faa:	82 87       	std	Z+10, r24	; 0x0a
				TWI.SLAVE.STATUS |= (1<<TWI_SLAVE_DIF_bp)|(1<<TWI_SLAVE_APIF_bp); //clear interrupts
     fac:	82 85       	ldd	r24, Z+10	; 0x0a
     fae:	80 6c       	ori	r24, 0xC0	; 192
     fb0:	82 87       	std	Z+10, r24	; 0x0a
				return false;
     fb2:	80 e0       	ldi	r24, 0x00	; 0
     fb4:	08 95       	ret
     fb6:	80 e5       	ldi	r24, 0x50	; 80
     fb8:	8a 95       	dec	r24
     fba:	f1 f7       	brne	.-4      	; 0xfb8 <_Z9TWI_WriteR10TWI_structh+0x46>

		_delay_us(10);

//		if (TWI.SLAVE.STATUS &(1<<TWI_SLAVE_RXACK_bp)) {	//<<< op een of andere manier komt de NACK flag voorafgaand van de STOP conditie nooit aan bod
			//NACK, expect STOP or repeated START condition
			if ((TWI.SLAVE.STATUS &(1<<TWI_SLAVE_APIF_bp)) && !(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_AP_bp))) {
     fbc:	82 85       	ldd	r24, Z+10	; 0x0a
     fbe:	86 ff       	sbrs	r24, 6
     fc0:	df cf       	rjmp	.-66     	; 0xf80 <_Z9TWI_WriteR10TWI_structh+0xe>
     fc2:	82 85       	ldd	r24, Z+10	; 0x0a
     fc4:	80 fd       	sbrc	r24, 0
     fc6:	dc cf       	rjmp	.-72     	; 0xf80 <_Z9TWI_WriteR10TWI_structh+0xe>
     fc8:	02 c0       	rjmp	.+4      	; 0xfce <_Z9TWI_WriteR10TWI_structh+0x5c>
	//wait for address received interrupt
	while(!(TWI.SLAVE.STATUS &(1<< TWI_SLAVE_APIF_bp)));

	//check if master read operation
	if( !(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_DIR_bp)) ) {
		return false; //master write operation
     fca:	80 e0       	ldi	r24, 0x00	; 0
     fcc:	08 95       	ret

//		if (TWI.SLAVE.STATUS &(1<<TWI_SLAVE_RXACK_bp)) {	//<<< op een of andere manier komt de NACK flag voorafgaand van de STOP conditie nooit aan bod
			//NACK, expect STOP or repeated START condition
			if ((TWI.SLAVE.STATUS &(1<<TWI_SLAVE_APIF_bp)) && !(TWI.SLAVE.STATUS &(1<<TWI_SLAVE_AP_bp))) {
				//received stop condition
				TWI.SLAVE.STATUS |= (1<<TWI_SLAVE_DIF_bp)|(1<<TWI_SLAVE_APIF_bp); //clear interrupts
     fce:	82 85       	ldd	r24, Z+10	; 0x0a
     fd0:	80 6c       	ori	r24, 0xC0	; 192
     fd2:	82 87       	std	Z+10, r24	; 0x0a
				return true;
     fd4:	81 e0       	ldi	r24, 0x01	; 1
			}
//		} //ACK, continue transmitting
	}
}
     fd6:	08 95       	ret

00000fd8 <_Z13TWI_onRequestPFvvER10TWI_struct>:


//tx callbacks, set function call at interrupt
void TWI_onRequest(void (*f)(), TWI_struct &twi) {
	switch ((int) (&twi)) {
     fd8:	60 39       	cpi	r22, 0x90	; 144
     fda:	24 e0       	ldi	r18, 0x04	; 4
     fdc:	72 07       	cpc	r23, r18
     fde:	91 f0       	breq	.+36     	; 0x1004 <_Z13TWI_onRequestPFvvER10TWI_struct+0x2c>
     fe0:	24 f4       	brge	.+8      	; 0xfea <_Z13TWI_onRequestPFvvER10TWI_struct+0x12>
     fe2:	60 38       	cpi	r22, 0x80	; 128
     fe4:	74 40       	sbci	r23, 0x04	; 4
     fe6:	49 f0       	breq	.+18     	; 0xffa <_Z13TWI_onRequestPFvvER10TWI_struct+0x22>
     fe8:	1c c0       	rjmp	.+56     	; 0x1022 <_Z13TWI_onRequestPFvvER10TWI_struct+0x4a>
     fea:	60 3a       	cpi	r22, 0xA0	; 160
     fec:	24 e0       	ldi	r18, 0x04	; 4
     fee:	72 07       	cpc	r23, r18
     ff0:	71 f0       	breq	.+28     	; 0x100e <_Z13TWI_onRequestPFvvER10TWI_struct+0x36>
     ff2:	60 3b       	cpi	r22, 0xB0	; 176
     ff4:	74 40       	sbci	r23, 0x04	; 4
     ff6:	81 f0       	breq	.+32     	; 0x1018 <_Z13TWI_onRequestPFvvER10TWI_struct+0x40>
     ff8:	14 c0       	rjmp	.+40     	; 0x1022 <_Z13TWI_onRequestPFvvER10TWI_struct+0x4a>
		case TWIC_ptr: TWIC_TxCallback = f; break;
     ffa:	80 93 cb 23 	sts	0x23CB, r24	; 0x8023cb <TWIC_TxCallback>
     ffe:	90 93 cc 23 	sts	0x23CC, r25	; 0x8023cc <TWIC_TxCallback+0x1>
    1002:	08 95       	ret
		case TWID_ptr: TWID_TxCallback = f; break;
    1004:	80 93 c9 23 	sts	0x23C9, r24	; 0x8023c9 <TWID_TxCallback>
    1008:	90 93 ca 23 	sts	0x23CA, r25	; 0x8023ca <TWID_TxCallback+0x1>
    100c:	08 95       	ret
		case TWIE_ptr: TWIE_TxCallback = f; break;
    100e:	80 93 c7 23 	sts	0x23C7, r24	; 0x8023c7 <TWIE_TxCallback>
    1012:	90 93 c8 23 	sts	0x23C8, r25	; 0x8023c8 <TWIE_TxCallback+0x1>
    1016:	08 95       	ret
		case TWIF_ptr: TWIF_TxCallback = f; break;
    1018:	80 93 c5 23 	sts	0x23C5, r24	; 0x8023c5 <TWIF_TxCallback>
    101c:	90 93 c6 23 	sts	0x23C6, r25	; 0x8023c6 <TWIF_TxCallback+0x1>
    1020:	08 95       	ret
    1022:	ff cf       	rjmp	.-2      	; 0x1022 <_Z13TWI_onRequestPFvvER10TWI_struct+0x4a>

00001024 <_Z13TWI_onReceivePFvhER10TWI_struct>:
}


//rx callbacks, set function call at interrupt
void TWI_onReceive(void (*f)(uint8_t), TWI_struct &twi) {
	switch ((int) &twi) {
    1024:	60 39       	cpi	r22, 0x90	; 144
    1026:	24 e0       	ldi	r18, 0x04	; 4
    1028:	72 07       	cpc	r23, r18
    102a:	91 f0       	breq	.+36     	; 0x1050 <_Z13TWI_onReceivePFvhER10TWI_struct+0x2c>
    102c:	24 f4       	brge	.+8      	; 0x1036 <_Z13TWI_onReceivePFvhER10TWI_struct+0x12>
    102e:	60 38       	cpi	r22, 0x80	; 128
    1030:	74 40       	sbci	r23, 0x04	; 4
    1032:	49 f0       	breq	.+18     	; 0x1046 <_Z13TWI_onReceivePFvhER10TWI_struct+0x22>
    1034:	1c c0       	rjmp	.+56     	; 0x106e <_Z13TWI_onReceivePFvhER10TWI_struct+0x4a>
    1036:	60 3a       	cpi	r22, 0xA0	; 160
    1038:	24 e0       	ldi	r18, 0x04	; 4
    103a:	72 07       	cpc	r23, r18
    103c:	71 f0       	breq	.+28     	; 0x105a <_Z13TWI_onReceivePFvhER10TWI_struct+0x36>
    103e:	60 3b       	cpi	r22, 0xB0	; 176
    1040:	74 40       	sbci	r23, 0x04	; 4
    1042:	81 f0       	breq	.+32     	; 0x1064 <_Z13TWI_onReceivePFvhER10TWI_struct+0x40>
    1044:	14 c0       	rjmp	.+40     	; 0x106e <_Z13TWI_onReceivePFvhER10TWI_struct+0x4a>
		case TWIC_ptr: TWIC_RxCallback = f; break;
    1046:	80 93 c3 23 	sts	0x23C3, r24	; 0x8023c3 <TWIC_RxCallback>
    104a:	90 93 c4 23 	sts	0x23C4, r25	; 0x8023c4 <TWIC_RxCallback+0x1>
    104e:	08 95       	ret
		case TWID_ptr: TWID_RxCallback = f; break;
    1050:	80 93 c1 23 	sts	0x23C1, r24	; 0x8023c1 <TWID_RxCallback>
    1054:	90 93 c2 23 	sts	0x23C2, r25	; 0x8023c2 <TWID_RxCallback+0x1>
    1058:	08 95       	ret
		case TWIE_ptr: TWIE_RxCallback = f; break;
    105a:	80 93 bf 23 	sts	0x23BF, r24	; 0x8023bf <TWIE_RxCallback>
    105e:	90 93 c0 23 	sts	0x23C0, r25	; 0x8023c0 <TWIE_RxCallback+0x1>
    1062:	08 95       	ret
		case TWIF_ptr: TWIF_RxCallback = f; break;
    1064:	80 93 bd 23 	sts	0x23BD, r24	; 0x8023bd <TWIF_RxCallback>
    1068:	90 93 be 23 	sts	0x23BE, r25	; 0x8023be <TWIF_RxCallback+0x1>
    106c:	08 95       	ret
    106e:	ff cf       	rjmp	.-2      	; 0x106e <_Z13TWI_onReceivePFvhER10TWI_struct+0x4a>

00001070 <_Z10HexToASCIIh>:

#include "UART.h"

char HexToASCII(uint8_t i)
  {
	  i &= 0x0f;
    1070:	8f 70       	andi	r24, 0x0F	; 15
	  if(i > 9)
    1072:	8a 30       	cpi	r24, 0x0A	; 10
    1074:	10 f0       	brcs	.+4      	; 0x107a <_Z10HexToASCIIh+0xa>
	  return i+'A'-10;
    1076:	89 5c       	subi	r24, 0xC9	; 201
    1078:	08 95       	ret
	  else
	  return i+'0';
    107a:	80 5d       	subi	r24, 0xD0	; 208
  }
    107c:	08 95       	ret

0000107e <_Z18USART_Set_BaudrateR12USART_structmm>:
 
 bool USART_Set_Baudrate(USART_struct &USART, uint32_t baud, uint32_t cpu_hz)
{
    107e:	4f 92       	push	r4
    1080:	5f 92       	push	r5
    1082:	6f 92       	push	r6
    1084:	7f 92       	push	r7
    1086:	8f 92       	push	r8
    1088:	9f 92       	push	r9
    108a:	af 92       	push	r10
    108c:	bf 92       	push	r11
    108e:	ef 92       	push	r14
    1090:	ff 92       	push	r15
    1092:	0f 93       	push	r16
    1094:	1f 93       	push	r17
    1096:	cf 93       	push	r28
    1098:	7c 01       	movw	r14, r24
    109a:	4a 01       	movw	r8, r20
    109c:	5b 01       	movw	r10, r22
    109e:	28 01       	movw	r4, r16
    10a0:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!(USART.CTRLB & USART_CLK2X_bm)) {
    10a2:	fc 01       	movw	r30, r24
    10a4:	84 81       	ldd	r24, Z+4	; 0x04
    10a6:	82 ff       	sbrs	r24, 2
    10a8:	16 c0       	rjmp	.+44     	; 0x10d6 <_Z18USART_Set_BaudrateR12USART_structmm+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    10aa:	d9 01       	movw	r26, r18
    10ac:	c8 01       	movw	r24, r16
    10ae:	68 94       	set
    10b0:	12 f8       	bld	r1, 2
    10b2:	b6 95       	lsr	r27
    10b4:	a7 95       	ror	r26
    10b6:	97 95       	ror	r25
    10b8:	87 95       	ror	r24
    10ba:	16 94       	lsr	r1
    10bc:	d1 f7       	brne	.-12     	; 0x10b2 <_Z18USART_Set_BaudrateR12USART_structmm+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    10be:	b9 01       	movw	r22, r18
    10c0:	a8 01       	movw	r20, r16
    10c2:	03 2e       	mov	r0, r19
    10c4:	36 e1       	ldi	r19, 0x16	; 22
    10c6:	76 95       	lsr	r23
    10c8:	67 95       	ror	r22
    10ca:	57 95       	ror	r21
    10cc:	47 95       	ror	r20
    10ce:	3a 95       	dec	r19
    10d0:	d1 f7       	brne	.-12     	; 0x10c6 <_Z18USART_Set_BaudrateR12USART_structmm+0x48>
    10d2:	30 2d       	mov	r19, r0
    10d4:	15 c0       	rjmp	.+42     	; 0x1100 <_Z18USART_Set_BaudrateR12USART_structmm+0x82>

	if (!(USART.CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    10d6:	d9 01       	movw	r26, r18
    10d8:	c8 01       	movw	r24, r16
    10da:	68 94       	set
    10dc:	13 f8       	bld	r1, 3
    10de:	b6 95       	lsr	r27
    10e0:	a7 95       	ror	r26
    10e2:	97 95       	ror	r25
    10e4:	87 95       	ror	r24
    10e6:	16 94       	lsr	r1
    10e8:	d1 f7       	brne	.-12     	; 0x10de <_Z18USART_Set_BaudrateR12USART_structmm+0x60>
		min_rate /= 2;
    10ea:	b9 01       	movw	r22, r18
    10ec:	a8 01       	movw	r20, r16
    10ee:	03 2e       	mov	r0, r19
    10f0:	37 e1       	ldi	r19, 0x17	; 23
    10f2:	76 95       	lsr	r23
    10f4:	67 95       	ror	r22
    10f6:	57 95       	ror	r21
    10f8:	47 95       	ror	r20
    10fa:	3a 95       	dec	r19
    10fc:	d1 f7       	brne	.-12     	; 0x10f2 <_Z18USART_Set_BaudrateR12USART_structmm+0x74>
    10fe:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1100:	88 15       	cp	r24, r8
    1102:	99 05       	cpc	r25, r9
    1104:	aa 05       	cpc	r26, r10
    1106:	bb 05       	cpc	r27, r11
    1108:	08 f4       	brcc	.+2      	; 0x110c <_Z18USART_Set_BaudrateR12USART_structmm+0x8e>
    110a:	a6 c0       	rjmp	.+332    	; 0x1258 <_Z18USART_Set_BaudrateR12USART_structmm+0x1da>
    110c:	84 16       	cp	r8, r20
    110e:	95 06       	cpc	r9, r21
    1110:	a6 06       	cpc	r10, r22
    1112:	b7 06       	cpc	r11, r23
    1114:	08 f4       	brcc	.+2      	; 0x1118 <_Z18USART_Set_BaudrateR12USART_structmm+0x9a>
    1116:	a2 c0       	rjmp	.+324    	; 0x125c <_Z18USART_Set_BaudrateR12USART_structmm+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!(USART.CTRLB & USART_CLK2X_bm)) {
    1118:	f7 01       	movw	r30, r14
    111a:	84 81       	ldd	r24, Z+4	; 0x04
    111c:	82 fd       	sbrc	r24, 2
    111e:	04 c0       	rjmp	.+8      	; 0x1128 <_Z18USART_Set_BaudrateR12USART_structmm+0xaa>
		baud *= 2;
    1120:	88 0c       	add	r8, r8
    1122:	99 1c       	adc	r9, r9
    1124:	aa 1c       	adc	r10, r10
    1126:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1128:	c3 01       	movw	r24, r6
    112a:	b2 01       	movw	r22, r4
    112c:	a5 01       	movw	r20, r10
    112e:	94 01       	movw	r18, r8
    1130:	0e 94 ba 30 	call	0x6174	; 0x6174 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    1134:	2f 3f       	cpi	r18, 0xFF	; 255
    1136:	31 05       	cpc	r19, r1
    1138:	41 05       	cpc	r20, r1
    113a:	51 05       	cpc	r21, r1
    113c:	08 f4       	brcc	.+2      	; 0x1140 <_Z18USART_Set_BaudrateR12USART_structmm+0xc2>
    113e:	90 c0       	rjmp	.+288    	; 0x1260 <_Z18USART_Set_BaudrateR12USART_structmm+0x1e2>
    1140:	8f ef       	ldi	r24, 0xFF	; 255
    1142:	90 e0       	ldi	r25, 0x00	; 0
    1144:	a0 e0       	ldi	r26, 0x00	; 0
    1146:	b0 e0       	ldi	r27, 0x00	; 0
    1148:	c9 ef       	ldi	r28, 0xF9	; 249
    114a:	05 c0       	rjmp	.+10     	; 0x1156 <_Z18USART_Set_BaudrateR12USART_structmm+0xd8>
    114c:	28 17       	cp	r18, r24
    114e:	39 07       	cpc	r19, r25
    1150:	4a 07       	cpc	r20, r26
    1152:	5b 07       	cpc	r21, r27
    1154:	58 f0       	brcs	.+22     	; 0x116c <_Z18USART_Set_BaudrateR12USART_structmm+0xee>
			break;
		}

		limit <<= 1;
    1156:	88 0f       	add	r24, r24
    1158:	99 1f       	adc	r25, r25
    115a:	aa 1f       	adc	r26, r26
    115c:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    115e:	cd 3f       	cpi	r28, 0xFD	; 253
    1160:	0c f4       	brge	.+2      	; 0x1164 <_Z18USART_Set_BaudrateR12USART_structmm+0xe6>
			limit |= 1;
    1162:	81 60       	ori	r24, 0x01	; 1
    1164:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1166:	c7 30       	cpi	r28, 0x07	; 7
    1168:	89 f7       	brne	.-30     	; 0x114c <_Z18USART_Set_BaudrateR12USART_structmm+0xce>
    116a:	4f c0       	rjmp	.+158    	; 0x120a <_Z18USART_Set_BaudrateR12USART_structmm+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    116c:	cc 23       	and	r28, r28
    116e:	0c f0       	brlt	.+2      	; 0x1172 <_Z18USART_Set_BaudrateR12USART_structmm+0xf4>
    1170:	4c c0       	rjmp	.+152    	; 0x120a <_Z18USART_Set_BaudrateR12USART_structmm+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1172:	d5 01       	movw	r26, r10
    1174:	c4 01       	movw	r24, r8
    1176:	88 0f       	add	r24, r24
    1178:	99 1f       	adc	r25, r25
    117a:	aa 1f       	adc	r26, r26
    117c:	bb 1f       	adc	r27, r27
    117e:	88 0f       	add	r24, r24
    1180:	99 1f       	adc	r25, r25
    1182:	aa 1f       	adc	r26, r26
    1184:	bb 1f       	adc	r27, r27
    1186:	88 0f       	add	r24, r24
    1188:	99 1f       	adc	r25, r25
    118a:	aa 1f       	adc	r26, r26
    118c:	bb 1f       	adc	r27, r27
    118e:	48 1a       	sub	r4, r24
    1190:	59 0a       	sbc	r5, r25
    1192:	6a 0a       	sbc	r6, r26
    1194:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1196:	ce 3f       	cpi	r28, 0xFE	; 254
    1198:	f4 f4       	brge	.+60     	; 0x11d6 <_Z18USART_Set_BaudrateR12USART_structmm+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    119a:	8d ef       	ldi	r24, 0xFD	; 253
    119c:	9f ef       	ldi	r25, 0xFF	; 255
    119e:	8c 1b       	sub	r24, r28
    11a0:	91 09       	sbc	r25, r1
    11a2:	c7 fd       	sbrc	r28, 7
    11a4:	93 95       	inc	r25
    11a6:	04 c0       	rjmp	.+8      	; 0x11b0 <_Z18USART_Set_BaudrateR12USART_structmm+0x132>
    11a8:	44 0c       	add	r4, r4
    11aa:	55 1c       	adc	r5, r5
    11ac:	66 1c       	adc	r6, r6
    11ae:	77 1c       	adc	r7, r7
    11b0:	8a 95       	dec	r24
    11b2:	d2 f7       	brpl	.-12     	; 0x11a8 <_Z18USART_Set_BaudrateR12USART_structmm+0x12a>
    11b4:	d5 01       	movw	r26, r10
    11b6:	c4 01       	movw	r24, r8
    11b8:	b6 95       	lsr	r27
    11ba:	a7 95       	ror	r26
    11bc:	97 95       	ror	r25
    11be:	87 95       	ror	r24
    11c0:	bc 01       	movw	r22, r24
    11c2:	cd 01       	movw	r24, r26
    11c4:	64 0d       	add	r22, r4
    11c6:	75 1d       	adc	r23, r5
    11c8:	86 1d       	adc	r24, r6
    11ca:	97 1d       	adc	r25, r7
    11cc:	a5 01       	movw	r20, r10
    11ce:	94 01       	movw	r18, r8
    11d0:	0e 94 ba 30 	call	0x6174	; 0x6174 <__udivmodsi4>
    11d4:	37 c0       	rjmp	.+110    	; 0x1244 <_Z18USART_Set_BaudrateR12USART_structmm+0x1c6>
		} else {
			baud <<= exp + 3;
    11d6:	83 e0       	ldi	r24, 0x03	; 3
    11d8:	8c 0f       	add	r24, r28
    11da:	a5 01       	movw	r20, r10
    11dc:	94 01       	movw	r18, r8
    11de:	04 c0       	rjmp	.+8      	; 0x11e8 <_Z18USART_Set_BaudrateR12USART_structmm+0x16a>
    11e0:	22 0f       	add	r18, r18
    11e2:	33 1f       	adc	r19, r19
    11e4:	44 1f       	adc	r20, r20
    11e6:	55 1f       	adc	r21, r21
    11e8:	8a 95       	dec	r24
    11ea:	d2 f7       	brpl	.-12     	; 0x11e0 <_Z18USART_Set_BaudrateR12USART_structmm+0x162>
			div = (cpu_hz + baud / 2) / baud;
    11ec:	da 01       	movw	r26, r20
    11ee:	c9 01       	movw	r24, r18
    11f0:	b6 95       	lsr	r27
    11f2:	a7 95       	ror	r26
    11f4:	97 95       	ror	r25
    11f6:	87 95       	ror	r24
    11f8:	bc 01       	movw	r22, r24
    11fa:	cd 01       	movw	r24, r26
    11fc:	64 0d       	add	r22, r4
    11fe:	75 1d       	adc	r23, r5
    1200:	86 1d       	adc	r24, r6
    1202:	97 1d       	adc	r25, r7
    1204:	0e 94 ba 30 	call	0x6174	; 0x6174 <__udivmodsi4>
    1208:	1d c0       	rjmp	.+58     	; 0x1244 <_Z18USART_Set_BaudrateR12USART_structmm+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    120a:	83 e0       	ldi	r24, 0x03	; 3
    120c:	8c 0f       	add	r24, r28
    120e:	a5 01       	movw	r20, r10
    1210:	94 01       	movw	r18, r8
    1212:	04 c0       	rjmp	.+8      	; 0x121c <_Z18USART_Set_BaudrateR12USART_structmm+0x19e>
    1214:	22 0f       	add	r18, r18
    1216:	33 1f       	adc	r19, r19
    1218:	44 1f       	adc	r20, r20
    121a:	55 1f       	adc	r21, r21
    121c:	8a 95       	dec	r24
    121e:	d2 f7       	brpl	.-12     	; 0x1214 <_Z18USART_Set_BaudrateR12USART_structmm+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
    1220:	da 01       	movw	r26, r20
    1222:	c9 01       	movw	r24, r18
    1224:	b6 95       	lsr	r27
    1226:	a7 95       	ror	r26
    1228:	97 95       	ror	r25
    122a:	87 95       	ror	r24
    122c:	bc 01       	movw	r22, r24
    122e:	cd 01       	movw	r24, r26
    1230:	64 0d       	add	r22, r4
    1232:	75 1d       	adc	r23, r5
    1234:	86 1d       	adc	r24, r6
    1236:	97 1d       	adc	r25, r7
    1238:	0e 94 ba 30 	call	0x6174	; 0x6174 <__udivmodsi4>
    123c:	21 50       	subi	r18, 0x01	; 1
    123e:	31 09       	sbc	r19, r1
    1240:	41 09       	sbc	r20, r1
    1242:	51 09       	sbc	r21, r1
	}

	USART.BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1244:	83 2f       	mov	r24, r19
    1246:	8f 70       	andi	r24, 0x0F	; 15
    1248:	c2 95       	swap	r28
    124a:	c0 7f       	andi	r28, 0xF0	; 240
    124c:	c8 2b       	or	r28, r24
    124e:	f7 01       	movw	r30, r14
    1250:	c7 83       	std	Z+7, r28	; 0x07
	USART.BAUDCTRLA = (uint8_t)div;
    1252:	26 83       	std	Z+6, r18	; 0x06

	return true;
    1254:	81 e0       	ldi	r24, 0x01	; 1
    1256:	18 c0       	rjmp	.+48     	; 0x1288 <_Z18USART_Set_BaudrateR12USART_structmm+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1258:	80 e0       	ldi	r24, 0x00	; 0
    125a:	16 c0       	rjmp	.+44     	; 0x1288 <_Z18USART_Set_BaudrateR12USART_structmm+0x20a>
    125c:	80 e0       	ldi	r24, 0x00	; 0
    125e:	14 c0       	rjmp	.+40     	; 0x1288 <_Z18USART_Set_BaudrateR12USART_structmm+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1260:	d5 01       	movw	r26, r10
    1262:	c4 01       	movw	r24, r8
    1264:	88 0f       	add	r24, r24
    1266:	99 1f       	adc	r25, r25
    1268:	aa 1f       	adc	r26, r26
    126a:	bb 1f       	adc	r27, r27
    126c:	88 0f       	add	r24, r24
    126e:	99 1f       	adc	r25, r25
    1270:	aa 1f       	adc	r26, r26
    1272:	bb 1f       	adc	r27, r27
    1274:	88 0f       	add	r24, r24
    1276:	99 1f       	adc	r25, r25
    1278:	aa 1f       	adc	r26, r26
    127a:	bb 1f       	adc	r27, r27
    127c:	48 1a       	sub	r4, r24
    127e:	59 0a       	sbc	r5, r25
    1280:	6a 0a       	sbc	r6, r26
    1282:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1284:	c9 ef       	ldi	r28, 0xF9	; 249
    1286:	89 cf       	rjmp	.-238    	; 0x119a <_Z18USART_Set_BaudrateR12USART_structmm+0x11c>

	USART.BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	USART.BAUDCTRLA = (uint8_t)div;

	return true;
}
    1288:	cf 91       	pop	r28
    128a:	1f 91       	pop	r17
    128c:	0f 91       	pop	r16
    128e:	ff 90       	pop	r15
    1290:	ef 90       	pop	r14
    1292:	bf 90       	pop	r11
    1294:	af 90       	pop	r10
    1296:	9f 90       	pop	r9
    1298:	8f 90       	pop	r8
    129a:	7f 90       	pop	r7
    129c:	6f 90       	pop	r6
    129e:	5f 90       	pop	r5
    12a0:	4f 90       	pop	r4
    12a2:	08 95       	ret

000012a4 <_Z10USART_InitR12USART_structmmb>:
 
 
 void USART_Init(USART_struct &USART, uint32_t baud, uint32_t cpu_hz, bool doubleSpeed)
 {	
    12a4:	0f 93       	push	r16
    12a6:	1f 93       	push	r17
    12a8:	cf 93       	push	r28
    12aa:	df 93       	push	r29
    12ac:	ec 01       	movw	r28, r24
	 /* Set baud rate */
	 USART_Set_Baudrate(USART, baud,cpu_hz);
    12ae:	0e 94 3f 08 	call	0x107e	; 0x107e <_Z18USART_Set_BaudrateR12USART_structmm>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    12b2:	8f e5       	ldi	r24, 0x5F	; 95
    12b4:	9a ee       	ldi	r25, 0xEA	; 234
    12b6:	01 97       	sbiw	r24, 0x01	; 1
    12b8:	f1 f7       	brne	.-4      	; 0x12b6 <_Z10USART_InitR12USART_structmmb+0x12>
    12ba:	00 c0       	rjmp	.+0      	; 0x12bc <_Z10USART_InitR12USART_structmmb+0x18>
    12bc:	00 00       	nop
	 _delay_ms(10); // wait for stable clock
	 //USART.CTRLA = (1 << USART_RXCINTLVL0_bp)|(1 << USART_TXCINTLVL0_bp)|(1 << USART_DREINTLVL0_bp);
	 USART.CTRLB = (1 << USART_RXEN_bp)|(1 << USART_TXEN_bp); 
    12be:	88 e1       	ldi	r24, 0x18	; 24
    12c0:	8c 83       	std	Y+4, r24	; 0x04
 }
    12c2:	df 91       	pop	r29
    12c4:	cf 91       	pop	r28
    12c6:	1f 91       	pop	r17
    12c8:	0f 91       	pop	r16
    12ca:	08 95       	ret

000012cc <_Z14USART_TransmitR12USART_structc>:

void USART_Transmit(USART_struct &USART, const char data )
{
    12cc:	fc 01       	movw	r30, r24
	/* Wait for empty transmit buffer */
	while ( !( USART.STATUS & (1<<USART_DREIF_bp)) );
    12ce:	91 81       	ldd	r25, Z+1	; 0x01
    12d0:	95 ff       	sbrs	r25, 5
    12d2:	fd cf       	rjmp	.-6      	; 0x12ce <_Z14USART_TransmitR12USART_structc+0x2>
	/* Put data into buffer, sends the data */
	USART.DATA = data;
    12d4:	60 83       	st	Z, r22
    12d6:	08 95       	ret

000012d8 <_Z13USART_ReceiveR12USART_struct>:
}

char USART_Receive(USART_struct &USART)
{
    12d8:	fc 01       	movw	r30, r24
	/* Wait for data to be received */
	while ( !(USART.STATUS & (1<<USART_RXCIF_bp)));
    12da:	91 81       	ldd	r25, Z+1	; 0x01
    12dc:	99 23       	and	r25, r25
    12de:	ec f7       	brge	.-6      	; 0x12da <_Z13USART_ReceiveR12USART_struct+0x2>
	/* Get and return received data from buffer */
	return USART.DATA;
    12e0:	80 81       	ld	r24, Z
}
    12e2:	08 95       	ret

000012e4 <_Z13USART_ReceiveR12USART_structjRb>:

char USART_Receive(USART_struct &USART, uint16_t timeout, bool& isTimedOut )
{
    12e4:	fc 01       	movw	r30, r24
	/* Wait for data to be received */
	for(uint16_t i = 0; i < timeout; i++)
    12e6:	61 15       	cp	r22, r1
    12e8:	71 05       	cpc	r23, r1
    12ea:	99 f0       	breq	.+38     	; 0x1312 <_Z13USART_ReceiveR12USART_structjRb+0x2e>
	{
		if(USART.STATUS & (1<<USART_RXCIF_bp))
    12ec:	81 81       	ldd	r24, Z+1	; 0x01
    12ee:	88 23       	and	r24, r24
    12f0:	34 f0       	brlt	.+12     	; 0x12fe <_Z13USART_ReceiveR12USART_structjRb+0x1a>
    12f2:	20 e0       	ldi	r18, 0x00	; 0
    12f4:	30 e0       	ldi	r19, 0x00	; 0
    12f6:	05 c0       	rjmp	.+10     	; 0x1302 <_Z13USART_ReceiveR12USART_structjRb+0x1e>
    12f8:	91 81       	ldd	r25, Z+1	; 0x01
    12fa:	99 23       	and	r25, r25
    12fc:	14 f4       	brge	.+4      	; 0x1302 <_Z13USART_ReceiveR12USART_structjRb+0x1e>
		{
			/* Get and return received data from buffer */
			return USART.DATA;
    12fe:	80 81       	ld	r24, Z
    1300:	08 95       	ret
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1302:	88 e0       	ldi	r24, 0x08	; 8
    1304:	8a 95       	dec	r24
    1306:	f1 f7       	brne	.-4      	; 0x1304 <_Z13USART_ReceiveR12USART_structjRb+0x20>
}

char USART_Receive(USART_struct &USART, uint16_t timeout, bool& isTimedOut )
{
	/* Wait for data to be received */
	for(uint16_t i = 0; i < timeout; i++)
    1308:	2f 5f       	subi	r18, 0xFF	; 255
    130a:	3f 4f       	sbci	r19, 0xFF	; 255
    130c:	62 17       	cp	r22, r18
    130e:	73 07       	cpc	r23, r19
    1310:	99 f7       	brne	.-26     	; 0x12f8 <_Z13USART_ReceiveR12USART_structjRb+0x14>
		}

		_delay_us(1);
	}
	 
	isTimedOut = true;
    1312:	81 e0       	ldi	r24, 0x01	; 1
    1314:	fa 01       	movw	r30, r20
    1316:	80 83       	st	Z, r24
	return 0;
    1318:	80 e0       	ldi	r24, 0x00	; 0
}
    131a:	08 95       	ret

0000131c <_Z15USART_AvailableR12USART_struct>:

 bool USART_Available(USART_struct &USART)
 {
	 return (USART.STATUS & (1<<USART_RXCIF_bp));
    131c:	fc 01       	movw	r30, r24
    131e:	81 81       	ldd	r24, Z+1	; 0x01
 }
    1320:	88 1f       	adc	r24, r24
    1322:	88 27       	eor	r24, r24
    1324:	88 1f       	adc	r24, r24
    1326:	08 95       	ret

00001328 <_Z20USART_TransmitStringR12USART_structPKc>:


 void USART_TransmitString(USART_struct &USART, const char* str)
 {
    1328:	ef 92       	push	r14
    132a:	ff 92       	push	r15
    132c:	0f 93       	push	r16
    132e:	1f 93       	push	r17
    1330:	cf 93       	push	r28
    1332:	fb 01       	movw	r30, r22
	 for(uint8_t i = 0; str[i]; i++)
    1334:	60 81       	ld	r22, Z
    1336:	66 23       	and	r22, r22
    1338:	69 f0       	breq	.+26     	; 0x1354 <_Z20USART_TransmitStringR12USART_structPKc+0x2c>
    133a:	8f 01       	movw	r16, r30
    133c:	7c 01       	movw	r14, r24
    133e:	c0 e0       	ldi	r28, 0x00	; 0
	 USART_Transmit(USART, str[i]);
    1340:	c7 01       	movw	r24, r14
    1342:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
 }


 void USART_TransmitString(USART_struct &USART, const char* str)
 {
	 for(uint8_t i = 0; str[i]; i++)
    1346:	cf 5f       	subi	r28, 0xFF	; 255
    1348:	f8 01       	movw	r30, r16
    134a:	ec 0f       	add	r30, r28
    134c:	f1 1d       	adc	r31, r1
    134e:	60 81       	ld	r22, Z
    1350:	61 11       	cpse	r22, r1
    1352:	f6 cf       	rjmp	.-20     	; 0x1340 <_Z20USART_TransmitStringR12USART_structPKc+0x18>
	 USART_Transmit(USART, str[i]);
 }
    1354:	cf 91       	pop	r28
    1356:	1f 91       	pop	r17
    1358:	0f 91       	pop	r16
    135a:	ff 90       	pop	r15
    135c:	ef 90       	pop	r14
    135e:	08 95       	ret

00001360 <_Z14USART_TransmitR12USART_structPKch>:


 void USART_Transmit(USART_struct &USART, const char* buff, uint8_t length)
 {
    1360:	ef 92       	push	r14
    1362:	ff 92       	push	r15
    1364:	0f 93       	push	r16
    1366:	1f 93       	push	r17
    1368:	cf 93       	push	r28
    136a:	df 93       	push	r29
	 for(uint8_t i = 0; i < length; i++)
    136c:	44 23       	and	r20, r20
    136e:	81 f0       	breq	.+32     	; 0x1390 <_Z14USART_TransmitR12USART_structPKch+0x30>
    1370:	7c 01       	movw	r14, r24
    1372:	eb 01       	movw	r28, r22
    1374:	41 50       	subi	r20, 0x01	; 1
    1376:	04 2f       	mov	r16, r20
    1378:	10 e0       	ldi	r17, 0x00	; 0
    137a:	0f 5f       	subi	r16, 0xFF	; 255
    137c:	1f 4f       	sbci	r17, 0xFF	; 255
    137e:	06 0f       	add	r16, r22
    1380:	17 1f       	adc	r17, r23
	 USART_Transmit(USART, buff[i]);
    1382:	69 91       	ld	r22, Y+
    1384:	c7 01       	movw	r24, r14
    1386:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
 }


 void USART_Transmit(USART_struct &USART, const char* buff, uint8_t length)
 {
	 for(uint8_t i = 0; i < length; i++)
    138a:	c0 17       	cp	r28, r16
    138c:	d1 07       	cpc	r29, r17
    138e:	c9 f7       	brne	.-14     	; 0x1382 <_Z14USART_TransmitR12USART_structPKch+0x22>
	 USART_Transmit(USART, buff[i]);
 }
    1390:	df 91       	pop	r29
    1392:	cf 91       	pop	r28
    1394:	1f 91       	pop	r17
    1396:	0f 91       	pop	r16
    1398:	ff 90       	pop	r15
    139a:	ef 90       	pop	r14
    139c:	08 95       	ret

0000139e <_Z18USART_Transmit_HexR12USART_structc>:

 
 void USART_Transmit_Hex(USART_struct &USART, const char data )
 {
    139e:	1f 93       	push	r17
    13a0:	cf 93       	push	r28
    13a2:	df 93       	push	r29
    13a4:	ec 01       	movw	r28, r24
    13a6:	16 2f       	mov	r17, r22
	 USART_TransmitString(USART, "0x");
    13a8:	66 e7       	ldi	r22, 0x76	; 118
    13aa:	71 e2       	ldi	r23, 0x21	; 33
    13ac:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	 USART_Transmit(USART, HexToASCII(data>>4));
    13b0:	81 2f       	mov	r24, r17
    13b2:	82 95       	swap	r24
    13b4:	8f 70       	andi	r24, 0x0F	; 15
    13b6:	0e 94 38 08 	call	0x1070	; 0x1070 <_Z10HexToASCIIh>
    13ba:	68 2f       	mov	r22, r24
    13bc:	ce 01       	movw	r24, r28
    13be:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
	 USART_Transmit(USART, HexToASCII(data));
    13c2:	81 2f       	mov	r24, r17
    13c4:	0e 94 38 08 	call	0x1070	; 0x1070 <_Z10HexToASCIIh>
    13c8:	68 2f       	mov	r22, r24
    13ca:	ce 01       	movw	r24, r28
    13cc:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
 }
    13d0:	df 91       	pop	r29
    13d2:	cf 91       	pop	r28
    13d4:	1f 91       	pop	r17
    13d6:	08 95       	ret

000013d8 <_Z21USART_Transmit_NumberR12USART_structi>:


 void USART_Transmit_Number(USART_struct &USART, int16_t num)
 {
    13d8:	0f 93       	push	r16
    13da:	1f 93       	push	r17
    13dc:	cf 93       	push	r28
    13de:	df 93       	push	r29
    13e0:	8c 01       	movw	r16, r24
    13e2:	eb 01       	movw	r28, r22
	 if(num < 0)
    13e4:	dd 23       	and	r29, r29
    13e6:	34 f4       	brge	.+12     	; 0x13f4 <_Z21USART_Transmit_NumberR12USART_structi+0x1c>
	 {
		 num = -num;
    13e8:	d1 95       	neg	r29
    13ea:	c1 95       	neg	r28
    13ec:	d1 09       	sbc	r29, r1
		 USART_Transmit(USART, '-');
    13ee:	6d e2       	ldi	r22, 0x2D	; 45
    13f0:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
	 }

	 bool started = false;
	 uint8_t ten_thousands	= (num/10000);
    13f4:	ce 01       	movw	r24, r28
    13f6:	60 e1       	ldi	r22, 0x10	; 16
    13f8:	77 e2       	ldi	r23, 0x27	; 39
    13fa:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
	 if(ten_thousands > 0)
    13fe:	66 23       	and	r22, r22
    1400:	31 f0       	breq	.+12     	; 0x140e <_Z21USART_Transmit_NumberR12USART_structi+0x36>
	 {
		 USART_Transmit(USART, '0'+ten_thousands);
    1402:	60 5d       	subi	r22, 0xD0	; 208
    1404:	c8 01       	movw	r24, r16
    1406:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
		 started = true;
    140a:	21 e0       	ldi	r18, 0x01	; 1
    140c:	01 c0       	rjmp	.+2      	; 0x1410 <_Z21USART_Transmit_NumberR12USART_structi+0x38>
	 {
		 num = -num;
		 USART_Transmit(USART, '-');
	 }

	 bool started = false;
    140e:	20 e0       	ldi	r18, 0x00	; 0
	 {
		 USART_Transmit(USART, '0'+ten_thousands);
		 started = true;
	 }

	 uint8_t thousands	= (num/1000)%10;
    1410:	ce 01       	movw	r24, r28
    1412:	68 ee       	ldi	r22, 0xE8	; 232
    1414:	73 e0       	ldi	r23, 0x03	; 3
    1416:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    141a:	cb 01       	movw	r24, r22
    141c:	6a e0       	ldi	r22, 0x0A	; 10
    141e:	70 e0       	ldi	r23, 0x00	; 0
    1420:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
	 if(thousands > 0)
    1424:	88 23       	and	r24, r24
    1426:	81 f0       	breq	.+32     	; 0x1448 <_Z21USART_Transmit_NumberR12USART_structi+0x70>
	 {
		 USART_Transmit(USART, '0'+thousands);
    1428:	60 e3       	ldi	r22, 0x30	; 48
    142a:	68 0f       	add	r22, r24
    142c:	c8 01       	movw	r24, r16
    142e:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
		 started = true;
	 }

	 uint8_t hundreds	= (num/100)%10;
    1432:	ce 01       	movw	r24, r28
    1434:	64 e6       	ldi	r22, 0x64	; 100
    1436:	70 e0       	ldi	r23, 0x00	; 0
    1438:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    143c:	cb 01       	movw	r24, r22
    143e:	6a e0       	ldi	r22, 0x0A	; 10
    1440:	70 e0       	ldi	r23, 0x00	; 0
    1442:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    1446:	0e c0       	rjmp	.+28     	; 0x1464 <_Z21USART_Transmit_NumberR12USART_structi+0x8c>
    1448:	ce 01       	movw	r24, r28
    144a:	64 e6       	ldi	r22, 0x64	; 100
    144c:	70 e0       	ldi	r23, 0x00	; 0
    144e:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    1452:	cb 01       	movw	r24, r22
    1454:	6a e0       	ldi	r22, 0x0A	; 10
    1456:	70 e0       	ldi	r23, 0x00	; 0
    1458:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
	 if(hundreds > 0 || started)
    145c:	81 11       	cpse	r24, r1
    145e:	02 c0       	rjmp	.+4      	; 0x1464 <_Z21USART_Transmit_NumberR12USART_structi+0x8c>
    1460:	22 23       	and	r18, r18
    1462:	f9 f0       	breq	.+62     	; 0x14a2 <_Z21USART_Transmit_NumberR12USART_structi+0xca>
	 {
		 USART_Transmit(USART, '0'+hundreds);
    1464:	60 e3       	ldi	r22, 0x30	; 48
    1466:	68 0f       	add	r22, r24
    1468:	c8 01       	movw	r24, r16
    146a:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
		 started = true;
	 }

	 uint8_t tens		= (num/10)%10;
    146e:	2a e0       	ldi	r18, 0x0A	; 10
    1470:	30 e0       	ldi	r19, 0x00	; 0
    1472:	ce 01       	movw	r24, r28
    1474:	b9 01       	movw	r22, r18
    1476:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    147a:	cb 01       	movw	r24, r22
    147c:	b9 01       	movw	r22, r18
    147e:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
	 if(tens > 0 || started)
	 {
		 USART_Transmit(USART, '0'+tens);
    1482:	60 e3       	ldi	r22, 0x30	; 48
    1484:	68 0f       	add	r22, r24
    1486:	c8 01       	movw	r24, r16
    1488:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
		 started = true;
	 }
	 
	 USART_Transmit(USART, '0' + (num%10));
    148c:	ce 01       	movw	r24, r28
    148e:	6a e0       	ldi	r22, 0x0A	; 10
    1490:	70 e0       	ldi	r23, 0x00	; 0
    1492:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    1496:	60 e3       	ldi	r22, 0x30	; 48
    1498:	68 0f       	add	r22, r24
    149a:	c8 01       	movw	r24, r16
    149c:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
 }
    14a0:	0d c0       	rjmp	.+26     	; 0x14bc <_Z21USART_Transmit_NumberR12USART_structi+0xe4>
	 {
		 USART_Transmit(USART, '0'+hundreds);
		 started = true;
	 }

	 uint8_t tens		= (num/10)%10;
    14a2:	2a e0       	ldi	r18, 0x0A	; 10
    14a4:	30 e0       	ldi	r19, 0x00	; 0
    14a6:	ce 01       	movw	r24, r28
    14a8:	b9 01       	movw	r22, r18
    14aa:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    14ae:	cb 01       	movw	r24, r22
    14b0:	b9 01       	movw	r22, r18
    14b2:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
	 if(tens > 0 || started)
    14b6:	88 23       	and	r24, r24
    14b8:	49 f3       	breq	.-46     	; 0x148c <_Z21USART_Transmit_NumberR12USART_structi+0xb4>
    14ba:	e3 cf       	rjmp	.-58     	; 0x1482 <_Z21USART_Transmit_NumberR12USART_structi+0xaa>
		 USART_Transmit(USART, '0'+tens);
		 started = true;
	 }
	 
	 USART_Transmit(USART, '0' + (num%10));
 }
    14bc:	df 91       	pop	r29
    14be:	cf 91       	pop	r28
    14c0:	1f 91       	pop	r17
    14c2:	0f 91       	pop	r16
    14c4:	08 95       	ret

000014c6 <_Z18USART_TransmitDoneR12USART_struct>:
 


bool USART_TransmitDone(USART_struct &USART)
{
	return USART.STATUS & (1<<USART_DREIF_bp);
    14c6:	fc 01       	movw	r30, r24
    14c8:	81 81       	ldd	r24, Z+1	; 0x01
}
    14ca:	85 fb       	bst	r24, 5
    14cc:	88 27       	eor	r24, r24
    14ce:	80 f9       	bld	r24, 0
    14d0:	08 95       	ret

000014d2 <_Z12USB_Transmitc>:

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>
    14d8:	08 95       	ret

000014da <_Z11USB_Receivev>:
}

char USB_Receive()
{
	// 	/* Wait for data to be received */
	while (!udi_cdc_is_rx_ready());
    14da:	0e 94 10 1d 	call	0x3a20	; 0x3a20 <udi_cdc_is_rx_ready>
    14de:	88 23       	and	r24, r24
    14e0:	e1 f3       	breq	.-8      	; 0x14da <_Z11USB_Receivev>
	// 	/* Get and return received data from buffer */
	return udi_cdc_getc();
    14e2:	0e 94 69 1d 	call	0x3ad2	; 0x3ad2 <udi_cdc_getc>
}
    14e6:	08 95       	ret

000014e8 <_Z11USB_ReceivejRb>:

char USB_Receive(uint16_t timeout, bool& isTimedOut )
{
    14e8:	ef 92       	push	r14
    14ea:	ff 92       	push	r15
    14ec:	0f 93       	push	r16
    14ee:	1f 93       	push	r17
    14f0:	cf 93       	push	r28
    14f2:	df 93       	push	r29
    14f4:	8c 01       	movw	r16, r24
    14f6:	7b 01       	movw	r14, r22
	/* Wait for data to be received */
	for(uint16_t i = 0; i < timeout; i++)
    14f8:	89 2b       	or	r24, r25
    14fa:	81 f0       	breq	.+32     	; 0x151c <_Z11USB_ReceivejRb+0x34>
    14fc:	c0 e0       	ldi	r28, 0x00	; 0
    14fe:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if(udi_cdc_is_rx_ready())
    1500:	0e 94 10 1d 	call	0x3a20	; 0x3a20 <udi_cdc_is_rx_ready>
    1504:	88 23       	and	r24, r24
    1506:	19 f0       	breq	.+6      	; 0x150e <_Z11USB_ReceivejRb+0x26>
		{
			/* Get and return received data from buffer */
			return udi_cdc_getc();
    1508:	0e 94 69 1d 	call	0x3ad2	; 0x3ad2 <udi_cdc_getc>
    150c:	0b c0       	rjmp	.+22     	; 0x1524 <_Z11USB_ReceivejRb+0x3c>
    150e:	88 e0       	ldi	r24, 0x08	; 8
    1510:	8a 95       	dec	r24
    1512:	f1 f7       	brne	.-4      	; 0x1510 <_Z11USB_ReceivejRb+0x28>
}

char USB_Receive(uint16_t timeout, bool& isTimedOut )
{
	/* Wait for data to be received */
	for(uint16_t i = 0; i < timeout; i++)
    1514:	21 96       	adiw	r28, 0x01	; 1
    1516:	0c 17       	cp	r16, r28
    1518:	1d 07       	cpc	r17, r29
    151a:	91 f7       	brne	.-28     	; 0x1500 <_Z11USB_ReceivejRb+0x18>
		}

		_delay_us(1);
	}
	
	isTimedOut = true;
    151c:	81 e0       	ldi	r24, 0x01	; 1
    151e:	f7 01       	movw	r30, r14
    1520:	80 83       	st	Z, r24
	return 0;
    1522:	80 e0       	ldi	r24, 0x00	; 0
}
    1524:	df 91       	pop	r29
    1526:	cf 91       	pop	r28
    1528:	1f 91       	pop	r17
    152a:	0f 91       	pop	r16
    152c:	ff 90       	pop	r15
    152e:	ef 90       	pop	r14
    1530:	08 95       	ret

00001532 <_Z13USB_Availablev>:

bool USB_Available()
{
	return (udi_cdc_is_tx_ready());
    1532:	0e 94 7c 1e 	call	0x3cf8	; 0x3cf8 <udi_cdc_is_tx_ready>
}
    1536:	08 95       	ret

00001538 <_Z18USB_TransmitStringPKc>:


void USB_TransmitString(const char* str)
{
    1538:	0f 93       	push	r16
    153a:	1f 93       	push	r17
    153c:	cf 93       	push	r28
    153e:	fc 01       	movw	r30, r24
	for(uint8_t i = 0; str[i]; i++)
    1540:	80 81       	ld	r24, Z
    1542:	88 23       	and	r24, r24
    1544:	61 f0       	breq	.+24     	; 0x155e <_Z18USB_TransmitStringPKc+0x26>
    1546:	8f 01       	movw	r16, r30
    1548:	c0 e0       	ldi	r28, 0x00	; 0

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    154a:	90 e0       	ldi	r25, 0x00	; 0
    154c:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>
}


void USB_TransmitString(const char* str)
{
	for(uint8_t i = 0; str[i]; i++)
    1550:	cf 5f       	subi	r28, 0xFF	; 255
    1552:	f8 01       	movw	r30, r16
    1554:	ec 0f       	add	r30, r28
    1556:	f1 1d       	adc	r31, r1
    1558:	80 81       	ld	r24, Z
    155a:	81 11       	cpse	r24, r1
    155c:	f6 cf       	rjmp	.-20     	; 0x154a <_Z18USB_TransmitStringPKc+0x12>
	USB_Transmit(str[i]);
}
    155e:	cf 91       	pop	r28
    1560:	1f 91       	pop	r17
    1562:	0f 91       	pop	r16
    1564:	08 95       	ret

00001566 <_Z12USB_TransmitPKch>:


void USB_Transmit(const char* buff, uint8_t length)
{
    1566:	0f 93       	push	r16
    1568:	1f 93       	push	r17
    156a:	cf 93       	push	r28
    156c:	df 93       	push	r29
	for(uint8_t i = 0; i < length; i++)
    156e:	66 23       	and	r22, r22
    1570:	79 f0       	breq	.+30     	; 0x1590 <_Z12USB_TransmitPKch+0x2a>
    1572:	ec 01       	movw	r28, r24
    1574:	61 50       	subi	r22, 0x01	; 1
    1576:	06 2f       	mov	r16, r22
    1578:	10 e0       	ldi	r17, 0x00	; 0
    157a:	0f 5f       	subi	r16, 0xFF	; 255
    157c:	1f 4f       	sbci	r17, 0xFF	; 255
    157e:	08 0f       	add	r16, r24
    1580:	19 1f       	adc	r17, r25
	USB_Transmit(buff[i]);
    1582:	89 91       	ld	r24, Y+

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    1584:	90 e0       	ldi	r25, 0x00	; 0
    1586:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>
}


void USB_Transmit(const char* buff, uint8_t length)
{
	for(uint8_t i = 0; i < length; i++)
    158a:	c0 17       	cp	r28, r16
    158c:	d1 07       	cpc	r29, r17
    158e:	c9 f7       	brne	.-14     	; 0x1582 <_Z12USB_TransmitPKch+0x1c>
	USB_Transmit(buff[i]);
}
    1590:	df 91       	pop	r29
    1592:	cf 91       	pop	r28
    1594:	1f 91       	pop	r17
    1596:	0f 91       	pop	r16
    1598:	08 95       	ret

0000159a <_Z16USB_Transmit_Hexc>:


void USB_Transmit_Hex(const char data )
{
    159a:	cf 93       	push	r28
    159c:	c8 2f       	mov	r28, r24
	USB_TransmitString("0x");
    159e:	86 e7       	ldi	r24, 0x76	; 118
    15a0:	91 e2       	ldi	r25, 0x21	; 33
    15a2:	0e 94 9c 0a 	call	0x1538	; 0x1538 <_Z18USB_TransmitStringPKc>
	USB_Transmit(HexToASCII(data>>4));
    15a6:	8c 2f       	mov	r24, r28
    15a8:	82 95       	swap	r24
    15aa:	8f 70       	andi	r24, 0x0F	; 15
    15ac:	0e 94 38 08 	call	0x1070	; 0x1070 <_Z10HexToASCIIh>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    15b0:	90 e0       	ldi	r25, 0x00	; 0
    15b2:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>

void USB_Transmit_Hex(const char data )
{
	USB_TransmitString("0x");
	USB_Transmit(HexToASCII(data>>4));
	USB_Transmit(HexToASCII(data));
    15b6:	8c 2f       	mov	r24, r28
    15b8:	0e 94 38 08 	call	0x1070	; 0x1070 <_Z10HexToASCIIh>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>
void USB_Transmit_Hex(const char data )
{
	USB_TransmitString("0x");
	USB_Transmit(HexToASCII(data>>4));
	USB_Transmit(HexToASCII(data));
}
    15c2:	cf 91       	pop	r28
    15c4:	08 95       	ret

000015c6 <_Z19USB_Transmit_Numberi>:


void USB_Transmit_Number(int16_t num)
{
    15c6:	cf 93       	push	r28
    15c8:	df 93       	push	r29
    15ca:	ec 01       	movw	r28, r24
	if(num < 0)
    15cc:	99 23       	and	r25, r25
    15ce:	3c f4       	brge	.+14     	; 0x15de <_Z19USB_Transmit_Numberi+0x18>
	{
		num = -num;
    15d0:	d1 95       	neg	r29
    15d2:	c1 95       	neg	r28
    15d4:	d1 09       	sbc	r29, r1

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    15d6:	8d e2       	ldi	r24, 0x2D	; 45
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>
		num = -num;
		USB_Transmit('-');
	}

	bool started = false;
	uint8_t ten_thousands	= (num/10000);
    15de:	ce 01       	movw	r24, r28
    15e0:	60 e1       	ldi	r22, 0x10	; 16
    15e2:	77 e2       	ldi	r23, 0x27	; 39
    15e4:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
	if(ten_thousands > 0)
    15e8:	66 23       	and	r22, r22
    15ea:	39 f0       	breq	.+14     	; 0x15fa <_Z19USB_Transmit_Numberi+0x34>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    15ec:	80 e3       	ldi	r24, 0x30	; 48
    15ee:	86 0f       	add	r24, r22
    15f0:	90 e0       	ldi	r25, 0x00	; 0
    15f2:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>
	bool started = false;
	uint8_t ten_thousands	= (num/10000);
	if(ten_thousands > 0)
	{
		USB_Transmit('0'+ten_thousands);
		started = true;
    15f6:	21 e0       	ldi	r18, 0x01	; 1
    15f8:	01 c0       	rjmp	.+2      	; 0x15fc <_Z19USB_Transmit_Numberi+0x36>
	{
		num = -num;
		USB_Transmit('-');
	}

	bool started = false;
    15fa:	20 e0       	ldi	r18, 0x00	; 0
	{
		USB_Transmit('0'+ten_thousands);
		started = true;
	}

	uint8_t thousands	= (num/1000)%10;
    15fc:	ce 01       	movw	r24, r28
    15fe:	68 ee       	ldi	r22, 0xE8	; 232
    1600:	73 e0       	ldi	r23, 0x03	; 3
    1602:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    1606:	cb 01       	movw	r24, r22
    1608:	6a e0       	ldi	r22, 0x0A	; 10
    160a:	70 e0       	ldi	r23, 0x00	; 0
    160c:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
	if(thousands > 0)
    1610:	88 23       	and	r24, r24
    1612:	79 f0       	breq	.+30     	; 0x1632 <_Z19USB_Transmit_Numberi+0x6c>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    1614:	80 5d       	subi	r24, 0xD0	; 208
    1616:	90 e0       	ldi	r25, 0x00	; 0
    1618:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>
	{
		USB_Transmit('0'+thousands);
		started = true;
	}

	uint8_t hundreds	= (num/100)%10;
    161c:	ce 01       	movw	r24, r28
    161e:	64 e6       	ldi	r22, 0x64	; 100
    1620:	70 e0       	ldi	r23, 0x00	; 0
    1622:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    1626:	cb 01       	movw	r24, r22
    1628:	6a e0       	ldi	r22, 0x0A	; 10
    162a:	70 e0       	ldi	r23, 0x00	; 0
    162c:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    1630:	0e c0       	rjmp	.+28     	; 0x164e <_Z19USB_Transmit_Numberi+0x88>
    1632:	ce 01       	movw	r24, r28
    1634:	64 e6       	ldi	r22, 0x64	; 100
    1636:	70 e0       	ldi	r23, 0x00	; 0
    1638:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    163c:	cb 01       	movw	r24, r22
    163e:	6a e0       	ldi	r22, 0x0A	; 10
    1640:	70 e0       	ldi	r23, 0x00	; 0
    1642:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
	if(hundreds > 0 || started)
    1646:	81 11       	cpse	r24, r1
    1648:	02 c0       	rjmp	.+4      	; 0x164e <_Z19USB_Transmit_Numberi+0x88>
    164a:	22 23       	and	r18, r18
    164c:	e1 f0       	breq	.+56     	; 0x1686 <_Z19USB_Transmit_Numberi+0xc0>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    164e:	80 5d       	subi	r24, 0xD0	; 208
    1650:	90 e0       	ldi	r25, 0x00	; 0
    1652:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>
	{
		USB_Transmit('0'+hundreds);
		started = true;
	}

	uint8_t tens		= (num/10)%10;
    1656:	2a e0       	ldi	r18, 0x0A	; 10
    1658:	30 e0       	ldi	r19, 0x00	; 0
    165a:	ce 01       	movw	r24, r28
    165c:	b9 01       	movw	r22, r18
    165e:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    1662:	cb 01       	movw	r24, r22
    1664:	b9 01       	movw	r22, r18
    1666:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>

void USB_Transmit(const char data )
{
	//while(!udi_cdc_is_tx_ready())
	//{
	udi_cdc_putc(data);
    166a:	80 5d       	subi	r24, 0xD0	; 208
    166c:	90 e0       	ldi	r25, 0x00	; 0
    166e:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>
    1672:	ce 01       	movw	r24, r28
    1674:	6a e0       	ldi	r22, 0x0A	; 10
    1676:	70 e0       	ldi	r23, 0x00	; 0
    1678:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    167c:	80 5d       	subi	r24, 0xD0	; 208
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	0e 94 cf 1e 	call	0x3d9e	; 0x3d9e <udi_cdc_putc>
		USB_Transmit('0'+tens);
		started = true;
	}
	
	USB_Transmit('0' + (num%10));
}
    1684:	0d c0       	rjmp	.+26     	; 0x16a0 <_Z19USB_Transmit_Numberi+0xda>
	{
		USB_Transmit('0'+hundreds);
		started = true;
	}

	uint8_t tens		= (num/10)%10;
    1686:	2a e0       	ldi	r18, 0x0A	; 10
    1688:	30 e0       	ldi	r19, 0x00	; 0
    168a:	ce 01       	movw	r24, r28
    168c:	b9 01       	movw	r22, r18
    168e:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
    1692:	cb 01       	movw	r24, r22
    1694:	b9 01       	movw	r22, r18
    1696:	0e 94 a6 30 	call	0x614c	; 0x614c <__divmodhi4>
	if(tens > 0 || started)
    169a:	88 23       	and	r24, r24
    169c:	51 f3       	breq	.-44     	; 0x1672 <_Z19USB_Transmit_Numberi+0xac>
    169e:	e5 cf       	rjmp	.-54     	; 0x166a <_Z19USB_Transmit_Numberi+0xa4>
		USB_Transmit('0'+tens);
		started = true;
	}
	
	USB_Transmit('0' + (num%10));
}
    16a0:	df 91       	pop	r29
    16a2:	cf 91       	pop	r28
    16a4:	08 95       	ret

000016a6 <StopElevator>:
	}
}


/* blockly functie */
void StopElevator() {
    16a6:	0f 93       	push	r16
    16a8:	1f 93       	push	r17
    16aa:	cf 93       	push	r28
    16ac:	df 93       	push	r29
    16ae:	1f 92       	push	r1
    16b0:	cd b7       	in	r28, 0x3d	; 61
    16b2:	de b7       	in	r29, 0x3e	; 62
	USART_TransmitString(USARTD0, "\n\r -----STOPPING ELEVATOR------ \n\r");
    16b4:	69 e7       	ldi	r22, 0x79	; 121
    16b6:	71 e2       	ldi	r23, 0x21	; 33
    16b8:	80 ea       	ldi	r24, 0xA0	; 160
    16ba:	99 e0       	ldi	r25, 0x09	; 9
    16bc:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	uint16_t motor_id = ELEVATOR_MOTOR_ID;
	char data[] = { MOTOR_OFF };
    16c0:	19 82       	std	Y+1, r1	; 0x01
	stepperWriteRegister(MOTOR_ENABLE_REG, data, sizeof(data) / sizeof(*data), motor_id, USARTE1); // Stopt lift motor
    16c2:	00 eb       	ldi	r16, 0xB0	; 176
    16c4:	1a e0       	ldi	r17, 0x0A	; 10
    16c6:	28 e0       	ldi	r18, 0x08	; 8
    16c8:	41 e0       	ldi	r20, 0x01	; 1
    16ca:	be 01       	movw	r22, r28
    16cc:	6f 5f       	subi	r22, 0xFF	; 255
    16ce:	7f 4f       	sbci	r23, 0xFF	; 255
    16d0:	8c e4       	ldi	r24, 0x4C	; 76
    16d2:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    16d6:	0f 90       	pop	r0
    16d8:	df 91       	pop	r29
    16da:	cf 91       	pop	r28
    16dc:	1f 91       	pop	r17
    16de:	0f 91       	pop	r16
    16e0:	08 95       	ret

000016e2 <ElevatorIsReady>:


/* blockly functie */
bool ElevatorIsReady() {
    16e2:	cf 93       	push	r28
	
	if ((elevatorDirection == 1) && (elevatorIsUp == true)) {
    16e4:	80 91 cf 23 	lds	r24, 0x23CF	; 0x8023cf <elevatorDirection>
    16e8:	88 23       	and	r24, r24
    16ea:	29 f0       	breq	.+10     	; 0x16f6 <ElevatorIsReady+0x14>
    16ec:	c0 91 ce 23 	lds	r28, 0x23CE	; 0x8023ce <elevatorIsUp>
    16f0:	c1 11       	cpse	r28, r1
    16f2:	06 c0       	rjmp	.+12     	; 0x1700 <ElevatorIsReady+0x1e>
    16f4:	0a c0       	rjmp	.+20     	; 0x170a <ElevatorIsReady+0x28>
		StopElevator();
		return 1; // Lift is boven aangekomen
	}
	else if ((elevatorDirection == 0) && (elevatorIsDown == true)) {
    16f6:	c0 91 cd 23 	lds	r28, 0x23CD	; 0x8023cd <elevatorIsDown>
    16fa:	c1 11       	cpse	r28, r1
    16fc:	04 c0       	rjmp	.+8      	; 0x1706 <ElevatorIsReady+0x24>
    16fe:	05 c0       	rjmp	.+10     	; 0x170a <ElevatorIsReady+0x28>

/* blockly functie */
bool ElevatorIsReady() {
	
	if ((elevatorDirection == 1) && (elevatorIsUp == true)) {
		StopElevator();
    1700:	0e 94 53 0b 	call	0x16a6	; 0x16a6 <StopElevator>
		return 1; // Lift is boven aangekomen
    1704:	02 c0       	rjmp	.+4      	; 0x170a <ElevatorIsReady+0x28>
	}
	else if ((elevatorDirection == 0) && (elevatorIsDown == true)) {
		StopElevator();
    1706:	0e 94 53 0b 	call	0x16a6	; 0x16a6 <StopElevator>
		return 1; // Lift is beneden aangekomen
	}
	else {
		return 0; // Lift is nog bezig
	}
}
    170a:	8c 2f       	mov	r24, r28
    170c:	cf 91       	pop	r28
    170e:	08 95       	ret

00001710 <ElevatorButtonInISR>:
}


// ISR, switch is ingedrukt
void ElevatorButtonInISR(bool ElevatorIsUp) {
	if (ElevatorIsUp == elevatorDirection){ //Elevator stops moving if it reaches switch opposite to moving direction
    1710:	90 91 cf 23 	lds	r25, 0x23CF	; 0x8023cf <elevatorDirection>
    1714:	98 13       	cpse	r25, r24
    1716:	0f c0       	rjmp	.+30     	; 0x1736 <ElevatorButtonInISR+0x26>
		if(elevatorDirection == true){ //(ev_richting 1 = up, 0 = down)
    1718:	99 23       	and	r25, r25
    171a:	31 f0       	breq	.+12     	; 0x1728 <ElevatorButtonInISR+0x18>
			elevatorIsUp = true;
    171c:	81 e0       	ldi	r24, 0x01	; 1
    171e:	80 93 ce 23 	sts	0x23CE, r24	; 0x8023ce <elevatorIsUp>
			elevatorIsDown = false;
    1722:	10 92 cd 23 	sts	0x23CD, r1	; 0x8023cd <elevatorIsDown>
    1726:	05 c0       	rjmp	.+10     	; 0x1732 <ElevatorButtonInISR+0x22>
		}else { //(ev_richting 1 = up, 0 = down)
			elevatorIsUp = false;
    1728:	10 92 ce 23 	sts	0x23CE, r1	; 0x8023ce <elevatorIsUp>
			elevatorIsDown = true;
    172c:	81 e0       	ldi	r24, 0x01	; 1
    172e:	80 93 cd 23 	sts	0x23CD, r24	; 0x8023cd <elevatorIsDown>
		}
		StopElevator();
    1732:	0e 94 53 0b 	call	0x16a6	; 0x16a6 <StopElevator>
    1736:	08 95       	ret

00001738 <ElevatorInit>:
	}
}

// Inputs voor de lift worden op Input-Pullup gezet
void ElevatorInit() {
    1738:	cf 93       	push	r28
    173a:	df 93       	push	r29
	PORTK_DIR &= ~(EV_SWITCH_PIN_UP); // Set pin as input
    173c:	e0 e2       	ldi	r30, 0x20	; 32
    173e:	f7 e0       	ldi	r31, 0x07	; 7
    1740:	80 81       	ld	r24, Z
    1742:	8f 7e       	andi	r24, 0xEF	; 239
    1744:	80 83       	st	Z, r24
	PORTK_DIR &= ~(EV_SWITCH_PIN_DOWN);
    1746:	80 81       	ld	r24, Z
    1748:	8f 7d       	andi	r24, 0xDF	; 223
    174a:	80 83       	st	Z, r24
		case PIN0_bm: PORTK_PIN0CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN0CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN0CTRL for DOWN\n\r"); break;
		case PIN1_bm: PORTK_PIN1CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN1CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN1CTRL for DOWN\n\r"); break;
		case PIN2_bm: PORTK_PIN2CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN2CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN2CTRL for DOWN\n\r"); break;
		case PIN3_bm: PORTK_PIN3CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN3CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN3CTRL for DOWN\n\r"); break;
		case PIN4_bm: PORTK_PIN4CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN4CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN4CTRL for DOWN\n\r"); break;
		case PIN5_bm: PORTK_PIN5CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN5CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN5CTRL for DOWN\n\r"); break;
    174c:	e5 e3       	ldi	r30, 0x35	; 53
    174e:	f7 e0       	ldi	r31, 0x07	; 7
    1750:	d8 e1       	ldi	r29, 0x18	; 24
    1752:	d0 83       	st	Z, r29
    1754:	c2 e0       	ldi	r28, 0x02	; 2
    1756:	c0 83       	st	Z, r28
    1758:	6c e9       	ldi	r22, 0x9C	; 156
    175a:	71 e2       	ldi	r23, 0x21	; 33
    175c:	80 ea       	ldi	r24, 0xA0	; 160
    175e:	99 e0       	ldi	r25, 0x09	; 9
    1760:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	switch(EV_SWITCH_PIN_UP){
		case PIN0_bm: PORTK_PIN0CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN0CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN0CTRL for UP\n\r"); break;
		case PIN1_bm: PORTK_PIN1CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN1CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN1CTRL for UP\n\r"); break;
		case PIN2_bm: PORTK_PIN2CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN2CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN2CTRL for UP\n\r"); break;
		case PIN3_bm: PORTK_PIN3CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN3CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN3CTRL for UP\n\r"); break;
		case PIN4_bm: PORTK_PIN4CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN4CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN4CTRL for UP\n\r"); break;
    1764:	e4 e3       	ldi	r30, 0x34	; 52
    1766:	f7 e0       	ldi	r31, 0x07	; 7
    1768:	d0 83       	st	Z, r29
    176a:	c0 83       	st	Z, r28
    176c:	64 eb       	ldi	r22, 0xB4	; 180
    176e:	71 e2       	ldi	r23, 0x21	; 33
    1770:	80 ea       	ldi	r24, 0xA0	; 160
    1772:	99 e0       	ldi	r25, 0x09	; 9
    1774:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		case PIN6_bm: PORTK_PIN6CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN6CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN6CTRL for UP\n\r"); break;
		case PIN7_bm: PORTK_PIN7CTRL = PORT_OPC_PULLUP_gc; PORTK_PIN7CTRL = PORT_ISC_FALLING_gc; USART_TransmitString(USARTD0, "Set PIN7CTRL for UP\n\r"); break;
		default: break;
	}

	PORTK_INT0MASK |= EV_SWITCH_PIN_UP; // Stel pin in interrupt opwekkende pin, in het K register
    1778:	ea e2       	ldi	r30, 0x2A	; 42
    177a:	f7 e0       	ldi	r31, 0x07	; 7
    177c:	80 81       	ld	r24, Z
    177e:	80 61       	ori	r24, 0x10	; 16
    1780:	80 83       	st	Z, r24
	PORTK_INT0MASK |= EV_SWITCH_PIN_DOWN;
    1782:	80 81       	ld	r24, Z
    1784:	80 62       	ori	r24, 0x20	; 32
    1786:	80 83       	st	Z, r24


	PORTK_INTCTRL |= PORT_INT0LVL0_bm; // Enable PORTK INT0 as a Low-Level interrupt
    1788:	e9 e2       	ldi	r30, 0x29	; 41
    178a:	f7 e0       	ldi	r31, 0x07	; 7
    178c:	80 81       	ld	r24, Z
    178e:	81 60       	ori	r24, 0x01	; 1
    1790:	80 83       	st	Z, r24
}
    1792:	df 91       	pop	r29
    1794:	cf 91       	pop	r28
    1796:	08 95       	ret

00001798 <ElevatorInterruptSetup>:


// Deprecated. Functionality moved to ElevatorInit()
void ElevatorInterruptSetup() {
	PORTK_INT0MASK |= EV_SWITCH_PIN_UP; // Stel pin in interreupt opwekkende pin, in het K register
    1798:	ea e2       	ldi	r30, 0x2A	; 42
    179a:	f7 e0       	ldi	r31, 0x07	; 7
    179c:	80 81       	ld	r24, Z
    179e:	80 61       	ori	r24, 0x10	; 16
    17a0:	80 83       	st	Z, r24
	PORTK_INT0MASK |= EV_SWITCH_PIN_DOWN;
    17a2:	80 81       	ld	r24, Z
    17a4:	80 62       	ori	r24, 0x20	; 32
    17a6:	80 83       	st	Z, r24

	PORTK_PIN4CTRL |= PORT_ISC_FALLING_gc; // Interupts op beide flanken
    17a8:	e4 e3       	ldi	r30, 0x34	; 52
    17aa:	f7 e0       	ldi	r31, 0x07	; 7
    17ac:	80 81       	ld	r24, Z
    17ae:	82 60       	ori	r24, 0x02	; 2
    17b0:	80 83       	st	Z, r24
	PORTK_PIN5CTRL |= PORT_ISC_FALLING_gc;
    17b2:	e5 e3       	ldi	r30, 0x35	; 53
    17b4:	f7 e0       	ldi	r31, 0x07	; 7
    17b6:	80 81       	ld	r24, Z
    17b8:	82 60       	ori	r24, 0x02	; 2
    17ba:	80 83       	st	Z, r24
	// 31-03-2021, Falling edges om gedrag daarvan te bestuderen


	PORTK_INTCTRL |= PORT_INT0LVL0_bm; // Enable PORTK INT0 as a Low-Level interrupt
    17bc:	e9 e2       	ldi	r30, 0x29	; 41
    17be:	f7 e0       	ldi	r31, 0x07	; 7
    17c0:	80 81       	ld	r24, Z
    17c2:	81 60       	ori	r24, 0x01	; 1
    17c4:	80 83       	st	Z, r24
    17c6:	08 95       	ret

000017c8 <ConfigElevator>:
	}
}



bool ConfigElevator(bool direction) {
    17c8:	cf 93       	push	r28
    17ca:	c8 2f       	mov	r28, r24
	ElevatorInit(); // Liftpinnen worden als input ingesteld
    17cc:	0e 94 9c 0b 	call	0x1738	; 0x1738 <ElevatorInit>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    17d0:	2f e7       	ldi	r18, 0x7F	; 127
    17d2:	82 e3       	ldi	r24, 0x32	; 50
    17d4:	92 e0       	ldi	r25, 0x02	; 2
    17d6:	21 50       	subi	r18, 0x01	; 1
    17d8:	80 40       	sbci	r24, 0x00	; 0
    17da:	90 40       	sbci	r25, 0x00	; 0
    17dc:	e1 f7       	brne	.-8      	; 0x17d6 <ConfigElevator+0xe>
    17de:	00 c0       	rjmp	.+0      	; 0x17e0 <ConfigElevator+0x18>
    17e0:	00 00       	nop
	_delay_ms(30); // Debounce tijd

	bool start = 0;

	if (!(PORTK_IN & EV_SWITCH_PIN_UP) && (direction == 1)) {
    17e2:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    17e6:	84 fd       	sbrc	r24, 4
    17e8:	19 c0       	rjmp	.+50     	; 0x181c <ConfigElevator+0x54>
    17ea:	c1 11       	cpse	r28, r1
    17ec:	1c c0       	rjmp	.+56     	; 0x1826 <ConfigElevator+0x5e>
    17ee:	48 c0       	rjmp	.+144    	; 0x1880 <ConfigElevator+0xb8>
		elevatorIsUp = true;
		start = 0; // Lift mag niet starten, want wil naar boven en is al boven
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_DOWN) && (direction == 0)) {
    17f0:	c1 11       	cpse	r28, r1
    17f2:	21 c0       	rjmp	.+66     	; 0x1836 <ConfigElevator+0x6e>
    17f4:	1c c0       	rjmp	.+56     	; 0x182e <ConfigElevator+0x66>
		elevatorIsDown = true;
		start = 0; // Lift mag niet starten, want wil naar beneden en is al beneden
	}
	else if ((elevatorIsUp == true) && (elevatorIsDown == true)) {
    17f6:	80 91 cd 23 	lds	r24, 0x23CD	; 0x8023cd <elevatorIsDown>
    17fa:	81 11       	cpse	r24, r1
    17fc:	0d c0       	rjmp	.+26     	; 0x1818 <ConfigElevator+0x50>
    17fe:	1f c0       	rjmp	.+62     	; 0x183e <ConfigElevator+0x76>
		start = 0; // Lift mag niet starten, want is boven en beneden, ERROR!!!
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_UP) && (direction == 0)) {
    1800:	c1 11       	cpse	r28, r1
    1802:	43 c0       	rjmp	.+134    	; 0x188a <ConfigElevator+0xc2>
    1804:	25 c0       	rjmp	.+74     	; 0x1850 <ConfigElevator+0x88>
		elevatorIsUp = true;
		start = 1; // Lift mag starten, want is boven en wil naar beneden
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_DOWN) && (direction == 1)) {
    1806:	cc 23       	and	r28, r28
    1808:	59 f1       	breq	.+86     	; 0x1860 <ConfigElevator+0x98>
    180a:	26 c0       	rjmp	.+76     	; 0x1858 <ConfigElevator+0x90>
		elevatorIsDown = true;
		start = 1; // Lift mag starten, want wil naar boven en is beneden
	}
	else if ((PORTK_IN & EV_SWITCH_PIN_UP) && (PORTK_IN & EV_SWITCH_PIN_DOWN)) {
    180c:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1810:	85 fd       	sbrc	r24, 5
    1812:	2c c0       	rjmp	.+88     	; 0x186c <ConfigElevator+0xa4>
	if (start == 1) {
		ElevatorInterruptSetup(); // Pinnen worden ingesteld om interrupts te kunnen genereren 
		return 1; // Lift mag starten
	}
	else {
		return 0; // Lift mag niet starten
    1814:	80 e0       	ldi	r24, 0x00	; 0
    1816:	3e c0       	rjmp	.+124    	; 0x1894 <ConfigElevator+0xcc>
    1818:	80 e0       	ldi	r24, 0x00	; 0
    181a:	3c c0       	rjmp	.+120    	; 0x1894 <ConfigElevator+0xcc>

	if (!(PORTK_IN & EV_SWITCH_PIN_UP) && (direction == 1)) {
		elevatorIsUp = true;
		start = 0; // Lift mag niet starten, want wil naar boven en is al boven
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_DOWN) && (direction == 0)) {
    181c:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1820:	85 ff       	sbrs	r24, 5
    1822:	e6 cf       	rjmp	.-52     	; 0x17f0 <ConfigElevator+0x28>
    1824:	08 c0       	rjmp	.+16     	; 0x1836 <ConfigElevator+0x6e>
	_delay_ms(30); // Debounce tijd

	bool start = 0;

	if (!(PORTK_IN & EV_SWITCH_PIN_UP) && (direction == 1)) {
		elevatorIsUp = true;
    1826:	81 e0       	ldi	r24, 0x01	; 1
    1828:	80 93 ce 23 	sts	0x23CE, r24	; 0x8023ce <elevatorIsUp>
    182c:	27 c0       	rjmp	.+78     	; 0x187c <ConfigElevator+0xb4>
		start = 0; // Lift mag niet starten, want wil naar boven en is al boven
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_DOWN) && (direction == 0)) {
		elevatorIsDown = true;
    182e:	81 e0       	ldi	r24, 0x01	; 1
    1830:	80 93 cd 23 	sts	0x23CD, r24	; 0x8023cd <elevatorIsDown>
    1834:	23 c0       	rjmp	.+70     	; 0x187c <ConfigElevator+0xb4>
		start = 0; // Lift mag niet starten, want wil naar beneden en is al beneden
	}
	else if ((elevatorIsUp == true) && (elevatorIsDown == true)) {
    1836:	80 91 ce 23 	lds	r24, 0x23CE	; 0x8023ce <elevatorIsUp>
    183a:	81 11       	cpse	r24, r1
    183c:	dc cf       	rjmp	.-72     	; 0x17f6 <ConfigElevator+0x2e>
		start = 0; // Lift mag niet starten, want is boven en beneden, ERROR!!!
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_UP) && (direction == 0)) {
    183e:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1842:	84 ff       	sbrs	r24, 4
    1844:	dd cf       	rjmp	.-70     	; 0x1800 <ConfigElevator+0x38>
		elevatorIsUp = true;
		start = 1; // Lift mag starten, want is boven en wil naar beneden
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_DOWN) && (direction == 1)) {
    1846:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    184a:	85 ff       	sbrs	r24, 5
    184c:	dc cf       	rjmp	.-72     	; 0x1806 <ConfigElevator+0x3e>
    184e:	08 c0       	rjmp	.+16     	; 0x1860 <ConfigElevator+0x98>
	}
	else if ((elevatorIsUp == true) && (elevatorIsDown == true)) {
		start = 0; // Lift mag niet starten, want is boven en beneden, ERROR!!!
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_UP) && (direction == 0)) {
		elevatorIsUp = true;
    1850:	81 e0       	ldi	r24, 0x01	; 1
    1852:	80 93 ce 23 	sts	0x23CE, r24	; 0x8023ce <elevatorIsUp>
    1856:	0e c0       	rjmp	.+28     	; 0x1874 <ConfigElevator+0xac>
		start = 1; // Lift mag starten, want is boven en wil naar beneden
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_DOWN) && (direction == 1)) {
		elevatorIsDown = true;
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	80 93 cd 23 	sts	0x23CD, r24	; 0x8023cd <elevatorIsDown>
    185e:	0a c0       	rjmp	.+20     	; 0x1874 <ConfigElevator+0xac>
		start = 1; // Lift mag starten, want wil naar boven en is beneden
	}
	else if ((PORTK_IN & EV_SWITCH_PIN_UP) && (PORTK_IN & EV_SWITCH_PIN_DOWN)) {
    1860:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1864:	84 fd       	sbrc	r24, 4
    1866:	d2 cf       	rjmp	.-92     	; 0x180c <ConfigElevator+0x44>
	if (start == 1) {
		ElevatorInterruptSetup(); // Pinnen worden ingesteld om interrupts te kunnen genereren 
		return 1; // Lift mag starten
	}
	else {
		return 0; // Lift mag niet starten
    1868:	80 e0       	ldi	r24, 0x00	; 0
    186a:	14 c0       	rjmp	.+40     	; 0x1894 <ConfigElevator+0xcc>
	else if (!(PORTK_IN & EV_SWITCH_PIN_DOWN) && (direction == 1)) {
		elevatorIsDown = true;
		start = 1; // Lift mag starten, want wil naar boven en is beneden
	}
	else if ((PORTK_IN & EV_SWITCH_PIN_UP) && (PORTK_IN & EV_SWITCH_PIN_DOWN)) {
		elevatorIsUp = false;
    186c:	10 92 ce 23 	sts	0x23CE, r1	; 0x8023ce <elevatorIsUp>
		elevatorIsDown = false;
    1870:	10 92 cd 23 	sts	0x23CD, r1	; 0x8023cd <elevatorIsDown>
	}

	

	if (start == 1) {
		ElevatorInterruptSetup(); // Pinnen worden ingesteld om interrupts te kunnen genereren 
    1874:	0e 94 cc 0b 	call	0x1798	; 0x1798 <ElevatorInterruptSetup>
		return 1; // Lift mag starten
    1878:	81 e0       	ldi	r24, 0x01	; 1
    187a:	0c c0       	rjmp	.+24     	; 0x1894 <ConfigElevator+0xcc>
	}
	else {
		return 0; // Lift mag niet starten
    187c:	80 e0       	ldi	r24, 0x00	; 0
    187e:	0a c0       	rjmp	.+20     	; 0x1894 <ConfigElevator+0xcc>

	if (!(PORTK_IN & EV_SWITCH_PIN_UP) && (direction == 1)) {
		elevatorIsUp = true;
		start = 0; // Lift mag niet starten, want wil naar boven en is al boven
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_DOWN) && (direction == 0)) {
    1880:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1884:	85 ff       	sbrs	r24, 5
    1886:	d3 cf       	rjmp	.-90     	; 0x182e <ConfigElevator+0x66>
    1888:	d6 cf       	rjmp	.-84     	; 0x1836 <ConfigElevator+0x6e>
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_UP) && (direction == 0)) {
		elevatorIsUp = true;
		start = 1; // Lift mag starten, want is boven en wil naar beneden
	}
	else if (!(PORTK_IN & EV_SWITCH_PIN_DOWN) && (direction == 1)) {
    188a:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    188e:	85 ff       	sbrs	r24, 5
    1890:	e3 cf       	rjmp	.-58     	; 0x1858 <ConfigElevator+0x90>
    1892:	e6 cf       	rjmp	.-52     	; 0x1860 <ConfigElevator+0x98>
		return 1; // Lift mag starten
	}
	else {
		return 0; // Lift mag niet starten
	}
}
    1894:	cf 91       	pop	r28
    1896:	08 95       	ret

00001898 <MoveElevator>:

bool elevatorDirection;							// Richting van de lift
volatile bool elevatorIsUp, elevatorIsDown;	// Boleans om de stand van de lift bij te houden

/* blockly functie */
void MoveElevator(bool direction) {
    1898:	ef 92       	push	r14
    189a:	ff 92       	push	r15
    189c:	0f 93       	push	r16
    189e:	1f 93       	push	r17
    18a0:	cf 93       	push	r28
    18a2:	df 93       	push	r29
    18a4:	cd b7       	in	r28, 0x3d	; 61
    18a6:	de b7       	in	r29, 0x3e	; 62
    18a8:	28 97       	sbiw	r28, 0x08	; 8
    18aa:	cd bf       	out	0x3d, r28	; 61
    18ac:	de bf       	out	0x3e, r29	; 62
    18ae:	18 2f       	mov	r17, r24
	elevatorDirection = direction;
    18b0:	80 93 cf 23 	sts	0x23CF, r24	; 0x8023cf <elevatorDirection>
	if (ConfigElevator(direction)) {
    18b4:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <ConfigElevator>
    18b8:	88 23       	and	r24, r24
    18ba:	61 f1       	breq	.+88     	; 0x1914 <MoveElevator+0x7c>
		DEBUG_OUT("Move Elevator");
    18bc:	6a ec       	ldi	r22, 0xCA	; 202
    18be:	71 e2       	ldi	r23, 0x21	; 33
    18c0:	80 ea       	ldi	r24, 0xA0	; 160
    18c2:	99 e0       	ldi	r25, 0x09	; 9
    18c4:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		//als de lift hier niet in komt, configelevator() aanpassen
		
		uint16_t motor_id = ELEVATOR_MOTOR_ID; // Motor ID van lift
		bool Direction = !direction;

		char directiondata[] = { Direction };
    18c8:	ee 24       	eor	r14, r14
    18ca:	e3 94       	inc	r14
    18cc:	f1 2e       	mov	r15, r17
    18ce:	fe 24       	eor	r15, r14
    18d0:	f8 86       	std	Y+8, r15	; 0x08
		stepperWriteRegister(DIRECTION_REG, directiondata, sizeof(directiondata) / sizeof(*directiondata), motor_id, USARTE1);
    18d2:	00 eb       	ldi	r16, 0xB0	; 176
    18d4:	1a e0       	ldi	r17, 0x0A	; 10
    18d6:	28 e0       	ldi	r18, 0x08	; 8
    18d8:	41 e0       	ldi	r20, 0x01	; 1
    18da:	be 01       	movw	r22, r28
    18dc:	68 5f       	subi	r22, 0xF8	; 248
    18de:	7f 4f       	sbci	r23, 0xFF	; 255
    18e0:	8a e4       	ldi	r24, 0x4A	; 74
    18e2:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
		char data[] = { 0x03,0x66,0xFF,0xFF,Direction,MOTOR_STEP_HALF,MOTOR_ON };
    18e6:	be 01       	movw	r22, r28
    18e8:	6f 5f       	subi	r22, 0xFF	; 255
    18ea:	7f 4f       	sbci	r23, 0xFF	; 255
    18ec:	87 e0       	ldi	r24, 0x07	; 7
    18ee:	fb 01       	movw	r30, r22
    18f0:	11 92       	st	Z+, r1
    18f2:	8a 95       	dec	r24
    18f4:	e9 f7       	brne	.-6      	; 0x18f0 <MoveElevator+0x58>
    18f6:	83 e0       	ldi	r24, 0x03	; 3
    18f8:	89 83       	std	Y+1, r24	; 0x01
    18fa:	86 e6       	ldi	r24, 0x66	; 102
    18fc:	8a 83       	std	Y+2, r24	; 0x02
    18fe:	8f ef       	ldi	r24, 0xFF	; 255
    1900:	8b 83       	std	Y+3, r24	; 0x03
    1902:	8c 83       	std	Y+4, r24	; 0x04
    1904:	ee 82       	std	Y+6, r14	; 0x06
    1906:	ef 82       	std	Y+7, r14	; 0x07
    1908:	fd 82       	std	Y+5, r15	; 0x05
		stepperWriteRegister(STEPS_PS_HREG, data, sizeof(data) / sizeof(*data), motor_id, USARTE1);
    190a:	28 e0       	ldi	r18, 0x08	; 8
    190c:	47 e0       	ldi	r20, 0x07	; 7
    190e:	86 e4       	ldi	r24, 0x46	; 70
    1910:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	}
}
    1914:	28 96       	adiw	r28, 0x08	; 8
    1916:	cd bf       	out	0x3d, r28	; 61
    1918:	de bf       	out	0x3e, r29	; 62
    191a:	df 91       	pop	r29
    191c:	cf 91       	pop	r28
    191e:	1f 91       	pop	r17
    1920:	0f 91       	pop	r16
    1922:	ff 90       	pop	r15
    1924:	ef 90       	pop	r14
    1926:	08 95       	ret

00001928 <_Z11gpioSetModeh9gpioModes>:


void gpioSetMode(uint8_t pin, gpioModes_t mode)
{
	//Set the PORTK Direction register using the DIRSET and DIRCLR register
	if(mode == GPIO_MODE_INPUT){
    1928:	61 11       	cpse	r22, r1
    192a:	03 c0       	rjmp	.+6      	; 0x1932 <_Z11gpioSetModeh9gpioModes+0xa>
		//Write PORTK_DIR bit 'pin' to 0
		PORTK_DIRCLR = pin;
    192c:	80 93 22 07 	sts	0x0722, r24	; 0x800722 <__TEXT_REGION_LENGTH__+0x700722>
    1930:	08 95       	ret
	}
	else if(mode == GPIO_MODE_OUTPUT){
    1932:	61 30       	cpi	r22, 0x01	; 1
    1934:	11 f4       	brne	.+4      	; 0x193a <_Z11gpioSetModeh9gpioModes+0x12>
		PORTK_DIRSET = pin;
    1936:	80 93 21 07 	sts	0x0721, r24	; 0x800721 <__TEXT_REGION_LENGTH__+0x700721>
    193a:	08 95       	ret

0000193c <_Z12gpioSetLevelhb>:
}

void gpioSetLevel(uint8_t pin, bool level)
{
	//Set the output level of PORTK using the OUTSET and OUTCLR register
	if(level){
    193c:	66 23       	and	r22, r22
    193e:	19 f0       	breq	.+6      	; 0x1946 <_Z12gpioSetLevelhb+0xa>
		PORTK_OUTSET = pin;
    1940:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    1944:	08 95       	ret
	}
	else{
		PORTK_OUTCLR = pin;
    1946:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
    194a:	08 95       	ret

0000194c <_Z12gpioGetLevelh>:
}

bool gpioGetLevel(uint8_t pin)
{
	
	return ((PORTK_IN & pin) ? 1 : 0);
    194c:	90 91 28 07 	lds	r25, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1950:	98 23       	and	r25, r24
    1952:	81 e0       	ldi	r24, 0x01	; 1
    1954:	09 f4       	brne	.+2      	; 0x1958 <_Z12gpioGetLevelh+0xc>
    1956:	80 e0       	ldi	r24, 0x00	; 0
}
    1958:	08 95       	ret

0000195a <IO_ReadWrite>:

#ifndef DIGITALIO_H_
#define DIGITALIO_H_

bool IO_ReadWrite(bool value, uint8_t io_port)
{
    195a:	28 2f       	mov	r18, r24
	switch(io_port)
    195c:	86 2f       	mov	r24, r22
    195e:	90 e0       	ldi	r25, 0x00	; 0
    1960:	fc 01       	movw	r30, r24
    1962:	31 97       	sbiw	r30, 0x01	; 1
    1964:	ec 30       	cpi	r30, 0x0C	; 12
    1966:	f1 05       	cpc	r31, r1
    1968:	08 f0       	brcs	.+2      	; 0x196c <IO_ReadWrite+0x12>
    196a:	b6 c0       	rjmp	.+364    	; 0x1ad8 <IO_ReadWrite+0x17e>
    196c:	88 27       	eor	r24, r24
    196e:	e2 50       	subi	r30, 0x02	; 2
    1970:	ff 4f       	sbci	r31, 0xFF	; 255
    1972:	8f 4f       	sbci	r24, 0xFF	; 255
    1974:	0c 94 fb 30 	jmp	0x61f6	; 0x61f6 <__tablejump2__>
	{
		case 1:
		if (value == true)
    1978:	22 23       	and	r18, r18
    197a:	21 f0       	breq	.+8      	; 0x1984 <IO_ReadWrite+0x2a>
		{
			PORTK_OUTSET = (1<<PIN7_bp);
    197c:	80 e8       	ldi	r24, 0x80	; 128
    197e:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    1982:	03 c0       	rjmp	.+6      	; 0x198a <IO_ReadWrite+0x30>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN7_bp);
    1984:	80 e8       	ldi	r24, 0x80	; 128
    1986:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN7_bp));
    198a:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    198e:	88 1f       	adc	r24, r24
    1990:	88 27       	eor	r24, r24
    1992:	88 1f       	adc	r24, r24
    1994:	08 95       	ret
		break;
		
		case 2:
		if (value == true)
    1996:	22 23       	and	r18, r18
    1998:	21 f0       	breq	.+8      	; 0x19a2 <IO_ReadWrite+0x48>
		{
			PORTK_OUTSET = (1<<PIN6_bp);
    199a:	80 e4       	ldi	r24, 0x40	; 64
    199c:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    19a0:	03 c0       	rjmp	.+6      	; 0x19a8 <IO_ReadWrite+0x4e>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN6_bp);
    19a2:	80 e4       	ldi	r24, 0x40	; 64
    19a4:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN6_bp));
    19a8:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    19ac:	86 fb       	bst	r24, 6
    19ae:	88 27       	eor	r24, r24
    19b0:	80 f9       	bld	r24, 0
    19b2:	08 95       	ret
		break;
		
		case 3:
		if (value == true)
    19b4:	22 23       	and	r18, r18
    19b6:	21 f0       	breq	.+8      	; 0x19c0 <IO_ReadWrite+0x66>
		{
			PORTK_OUTSET = (1<<PIN5_bp);
    19b8:	80 e2       	ldi	r24, 0x20	; 32
    19ba:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    19be:	03 c0       	rjmp	.+6      	; 0x19c6 <IO_ReadWrite+0x6c>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN5_bp);
    19c0:	80 e2       	ldi	r24, 0x20	; 32
    19c2:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN5_bp));
    19c6:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    19ca:	85 fb       	bst	r24, 5
    19cc:	88 27       	eor	r24, r24
    19ce:	80 f9       	bld	r24, 0
    19d0:	08 95       	ret
		break;
		
		case 4: //Lift limit switches
		if (value == true)
    19d2:	22 23       	and	r18, r18
    19d4:	21 f0       	breq	.+8      	; 0x19de <IO_ReadWrite+0x84>
		{
			PORTK_OUTSET = (1<<PIN4_bp);
    19d6:	80 e1       	ldi	r24, 0x10	; 16
    19d8:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    19dc:	03 c0       	rjmp	.+6      	; 0x19e4 <IO_ReadWrite+0x8a>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN4_bp);
    19de:	80 e1       	ldi	r24, 0x10	; 16
    19e0:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN4_bp));
    19e4:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    19e8:	82 95       	swap	r24
    19ea:	81 70       	andi	r24, 0x01	; 1
    19ec:	08 95       	ret
		break;
		
		case 5:
		if (value == true)
    19ee:	22 23       	and	r18, r18
    19f0:	21 f0       	breq	.+8      	; 0x19fa <IO_ReadWrite+0xa0>
		{
			PORTK_OUTSET = (1<<PIN3_bp);
    19f2:	88 e0       	ldi	r24, 0x08	; 8
    19f4:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    19f8:	03 c0       	rjmp	.+6      	; 0x1a00 <IO_ReadWrite+0xa6>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN3_bp);
    19fa:	88 e0       	ldi	r24, 0x08	; 8
    19fc:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN3_bp));
    1a00:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1a04:	83 fb       	bst	r24, 3
    1a06:	88 27       	eor	r24, r24
    1a08:	80 f9       	bld	r24, 0
    1a0a:	08 95       	ret
		break;
		
		case 6:
		if (value == true)
    1a0c:	22 23       	and	r18, r18
    1a0e:	21 f0       	breq	.+8      	; 0x1a18 <IO_ReadWrite+0xbe>
		{
			PORTK_OUTSET = (1<<PIN2_bp);
    1a10:	84 e0       	ldi	r24, 0x04	; 4
    1a12:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    1a16:	03 c0       	rjmp	.+6      	; 0x1a1e <IO_ReadWrite+0xc4>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN2_bp);
    1a18:	84 e0       	ldi	r24, 0x04	; 4
    1a1a:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN2_bp));
    1a1e:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1a22:	82 fb       	bst	r24, 2
    1a24:	88 27       	eor	r24, r24
    1a26:	80 f9       	bld	r24, 0
    1a28:	08 95       	ret
		break;
		
		case 7:
		if (value == true)
    1a2a:	22 23       	and	r18, r18
    1a2c:	21 f0       	breq	.+8      	; 0x1a36 <IO_ReadWrite+0xdc>
		{
			PORTK_OUTSET = (1<<PIN1_bp);
    1a2e:	82 e0       	ldi	r24, 0x02	; 2
    1a30:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    1a34:	03 c0       	rjmp	.+6      	; 0x1a3c <IO_ReadWrite+0xe2>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN1_bp);
    1a36:	82 e0       	ldi	r24, 0x02	; 2
    1a38:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN1_bp));
    1a3c:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1a40:	86 95       	lsr	r24
    1a42:	81 70       	andi	r24, 0x01	; 1
    1a44:	08 95       	ret
		break;
		
		case 8:
		if (value == true)
    1a46:	22 23       	and	r18, r18
    1a48:	21 f0       	breq	.+8      	; 0x1a52 <IO_ReadWrite+0xf8>
		{
			PORTK_OUTSET = (1<<PIN0_bp);
    1a4a:	81 e0       	ldi	r24, 0x01	; 1
    1a4c:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    1a50:	03 c0       	rjmp	.+6      	; 0x1a58 <IO_ReadWrite+0xfe>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN0_bp);
    1a52:	81 e0       	ldi	r24, 0x01	; 1
    1a54:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN0_bp));
    1a58:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    1a5c:	81 70       	andi	r24, 0x01	; 1
    1a5e:	08 95       	ret
		break;
		
		case 9:
		if (value == true)
    1a60:	22 23       	and	r18, r18
    1a62:	21 f0       	breq	.+8      	; 0x1a6c <IO_ReadWrite+0x112>
		{
			PORTJ_OUTSET = (1<<PIN7_bp);
    1a64:	80 e8       	ldi	r24, 0x80	; 128
    1a66:	80 93 05 07 	sts	0x0705, r24	; 0x800705 <__TEXT_REGION_LENGTH__+0x700705>
    1a6a:	03 c0       	rjmp	.+6      	; 0x1a72 <IO_ReadWrite+0x118>
		}
		else
		{
			PORTJ_OUTCLR = (1<<PIN7_bp);
    1a6c:	80 e8       	ldi	r24, 0x80	; 128
    1a6e:	80 93 06 07 	sts	0x0706, r24	; 0x800706 <__TEXT_REGION_LENGTH__+0x700706>
		}
		return (PORTJ_IN &(1<<PIN7_bp));
    1a72:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    1a76:	88 1f       	adc	r24, r24
    1a78:	88 27       	eor	r24, r24
    1a7a:	88 1f       	adc	r24, r24
    1a7c:	08 95       	ret
		break;
		
		case 10:
		if (value == true)
    1a7e:	22 23       	and	r18, r18
    1a80:	21 f0       	breq	.+8      	; 0x1a8a <IO_ReadWrite+0x130>
		{
			PORTJ_OUTSET = (1<<PIN6_bp);
    1a82:	80 e4       	ldi	r24, 0x40	; 64
    1a84:	80 93 05 07 	sts	0x0705, r24	; 0x800705 <__TEXT_REGION_LENGTH__+0x700705>
    1a88:	03 c0       	rjmp	.+6      	; 0x1a90 <IO_ReadWrite+0x136>
		}
		else
		{
			PORTJ_OUTCLR = (1<<PIN6_bp);
    1a8a:	80 e4       	ldi	r24, 0x40	; 64
    1a8c:	80 93 06 07 	sts	0x0706, r24	; 0x800706 <__TEXT_REGION_LENGTH__+0x700706>
		}
		return (PORTJ_IN &(1<<PIN6_bp));
    1a90:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    1a94:	86 fb       	bst	r24, 6
    1a96:	88 27       	eor	r24, r24
    1a98:	80 f9       	bld	r24, 0
    1a9a:	08 95       	ret
		break;
		
		case 11:
		if (value == true)
    1a9c:	22 23       	and	r18, r18
    1a9e:	21 f0       	breq	.+8      	; 0x1aa8 <IO_ReadWrite+0x14e>
		{
			PORTH_OUTSET = (1<<PIN7_bp);
    1aa0:	80 e8       	ldi	r24, 0x80	; 128
    1aa2:	80 93 e5 06 	sts	0x06E5, r24	; 0x8006e5 <__TEXT_REGION_LENGTH__+0x7006e5>
    1aa6:	03 c0       	rjmp	.+6      	; 0x1aae <IO_ReadWrite+0x154>
		}
		else
		{
			PORTH_OUTCLR = (1<<PIN7_bp);
    1aa8:	80 e8       	ldi	r24, 0x80	; 128
    1aaa:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
		}
		return (PORTH_IN &(1<<PIN7_bp));
    1aae:	80 91 e8 06 	lds	r24, 0x06E8	; 0x8006e8 <__TEXT_REGION_LENGTH__+0x7006e8>
    1ab2:	88 1f       	adc	r24, r24
    1ab4:	88 27       	eor	r24, r24
    1ab6:	88 1f       	adc	r24, r24
    1ab8:	08 95       	ret
		break;
		
		case 12:
		if (value == true)
    1aba:	22 23       	and	r18, r18
    1abc:	21 f0       	breq	.+8      	; 0x1ac6 <IO_ReadWrite+0x16c>
		{
			PORTH_OUTSET = (1<<PIN6_bp);
    1abe:	80 e4       	ldi	r24, 0x40	; 64
    1ac0:	80 93 e5 06 	sts	0x06E5, r24	; 0x8006e5 <__TEXT_REGION_LENGTH__+0x7006e5>
    1ac4:	03 c0       	rjmp	.+6      	; 0x1acc <IO_ReadWrite+0x172>
		}
		else
		{
			PORTH_OUTCLR = (1<<PIN6_bp);
    1ac6:	80 e4       	ldi	r24, 0x40	; 64
    1ac8:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
		}
		return (PORTH_IN &(1<<PIN6_bp));
    1acc:	80 91 e8 06 	lds	r24, 0x06E8	; 0x8006e8 <__TEXT_REGION_LENGTH__+0x7006e8>
    1ad0:	86 fb       	bst	r24, 6
    1ad2:	88 27       	eor	r24, r24
    1ad4:	80 f9       	bld	r24, 0
    1ad6:	08 95       	ret
		break;
		
	}
	return 0;
    1ad8:	80 e0       	ldi	r24, 0x00	; 0
}
    1ada:	08 95       	ret

00001adc <SelectColour>:

char colour[] = {'#','0','0','0','0','0','0'};


/* blockly functie - functie ter vervanging van werking met char* omdat blockly problemen met kleuren => assembly heeft */
uint16_t SelectColour(uint16_t i) { return i; }
    1adc:	08 95       	ret

00001ade <CompareColours>:


/* blockly functie */
#ifdef COLOUR_AS_INDEX
bool CompareColours(uint16_t c1, uint16_t c2) {
	return (c1 == c2);
    1ade:	21 e0       	ldi	r18, 0x01	; 1
    1ae0:	86 17       	cp	r24, r22
    1ae2:	97 07       	cpc	r25, r23
    1ae4:	09 f0       	breq	.+2      	; 0x1ae8 <CompareColours+0xa>
    1ae6:	20 e0       	ldi	r18, 0x00	; 0
#else
bool CompareColours(char *c1, char *c2) {
	return CompareStrings(c1,c2,7); //"#rrggbb"
#endif
}
    1ae8:	82 2f       	mov	r24, r18
    1aea:	08 95       	ret

00001aec <ReadOneColour>:
	#endif
}


/* stel de kleursensor in en lees 1x een kleur */
uint16_t ReadOneColour(uint8_t colour) {
    1aec:	0f 93       	push	r16
    1aee:	1f 93       	push	r17
	PORTJ_DIR &= ~(PIN6_bm);	//set pin as input
    1af0:	e0 e0       	ldi	r30, 0x00	; 0
    1af2:	f7 e0       	ldi	r31, 0x07	; 7
    1af4:	90 81       	ld	r25, Z
    1af6:	9f 7b       	andi	r25, 0xBF	; 191
    1af8:	90 83       	st	Z, r25
	PORTH_DIR |= PIN6_bm | PIN7_bm;	//set pins as output	
    1afa:	e0 ee       	ldi	r30, 0xE0	; 224
    1afc:	f6 e0       	ldi	r31, 0x06	; 6
    1afe:	90 81       	ld	r25, Z
    1b00:	90 6c       	ori	r25, 0xC0	; 192
    1b02:	90 83       	st	Z, r25
	switch (colour) {
    1b04:	81 30       	cpi	r24, 0x01	; 1
    1b06:	59 f0       	breq	.+22     	; 0x1b1e <ReadOneColour+0x32>
    1b08:	18 f0       	brcs	.+6      	; 0x1b10 <ReadOneColour+0x24>
    1b0a:	82 30       	cpi	r24, 0x02	; 2
    1b0c:	79 f0       	breq	.+30     	; 0x1b2c <ReadOneColour+0x40>
    1b0e:	14 c0       	rjmp	.+40     	; 0x1b38 <ReadOneColour+0x4c>
		case 0: //red
		PORTH_OUTCLR = (1<<PIN7_bp); //S2, pin 11, schrijf LOW
    1b10:	e6 ee       	ldi	r30, 0xE6	; 230
    1b12:	f6 e0       	ldi	r31, 0x06	; 6
    1b14:	80 e8       	ldi	r24, 0x80	; 128
    1b16:	80 83       	st	Z, r24
		PORTH_OUTCLR = (1<<PIN6_bp); //S3, pin 12, schrijf LOW
    1b18:	80 e4       	ldi	r24, 0x40	; 64
    1b1a:	80 83       	st	Z, r24
		break;
    1b1c:	0d c0       	rjmp	.+26     	; 0x1b38 <ReadOneColour+0x4c>
		
		case 1: //green
		PORTH_OUTSET = (1<<PIN7_bp); //S2, pin 11, schrijf HIGH
    1b1e:	e5 ee       	ldi	r30, 0xE5	; 229
    1b20:	f6 e0       	ldi	r31, 0x06	; 6
    1b22:	80 e8       	ldi	r24, 0x80	; 128
    1b24:	80 83       	st	Z, r24
		PORTH_OUTSET = (1<<PIN6_bp); //S3, pin 12, schrijf HIGH
    1b26:	80 e4       	ldi	r24, 0x40	; 64
    1b28:	80 83       	st	Z, r24
		break;
    1b2a:	06 c0       	rjmp	.+12     	; 0x1b38 <ReadOneColour+0x4c>
		
		case 2: //blue
		PORTH_OUTCLR = (1<<PIN7_bp); //S2, pin 11, schrijf LOW
    1b2c:	80 e8       	ldi	r24, 0x80	; 128
    1b2e:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
		PORTH_OUTSET = (1<<PIN6_bp); //S3, pin 12, schrijf HIGH
    1b32:	80 e4       	ldi	r24, 0x40	; 64
    1b34:	80 93 e5 06 	sts	0x06E5, r24	; 0x8006e5 <__TEXT_REGION_LENGTH__+0x7006e5>
		break;
	}
	
	return (uint16_t) pulseIn(&PORTJ, PIN6_bm, 0, 10000); //pin 10
    1b38:	00 e1       	ldi	r16, 0x10	; 16
    1b3a:	17 e2       	ldi	r17, 0x27	; 39
    1b3c:	20 e0       	ldi	r18, 0x00	; 0
    1b3e:	30 e0       	ldi	r19, 0x00	; 0
    1b40:	40 e0       	ldi	r20, 0x00	; 0
    1b42:	60 e4       	ldi	r22, 0x40	; 64
    1b44:	80 e0       	ldi	r24, 0x00	; 0
    1b46:	97 e0       	ldi	r25, 0x07	; 7
    1b48:	0e 94 7f 0f 	call	0x1efe	; 0x1efe <pulseIn>
}
    1b4c:	cb 01       	movw	r24, r22
    1b4e:	1f 91       	pop	r17
    1b50:	0f 91       	pop	r16
    1b52:	08 95       	ret

00001b54 <ValToColour>:
	return (uint8_t) hex2int(i);
}


/* van integers naar \#rrggbb string */
char* ValToColour(uint8_t r, uint8_t g, uint8_t b) {
    1b54:	ff 92       	push	r15
    1b56:	0f 93       	push	r16
    1b58:	1f 93       	push	r17
    1b5a:	cf 93       	push	r28
    1b5c:	df 93       	push	r29
    1b5e:	f8 2e       	mov	r15, r24
    1b60:	06 2f       	mov	r16, r22
    1b62:	14 2f       	mov	r17, r20
	colour[1] = HexToASCII(r>>4);
    1b64:	82 95       	swap	r24
    1b66:	8f 70       	andi	r24, 0x0F	; 15
    1b68:	0e 94 38 08 	call	0x1070	; 0x1070 <_Z10HexToASCIIh>
    1b6c:	c3 e0       	ldi	r28, 0x03	; 3
    1b6e:	d0 e2       	ldi	r29, 0x20	; 32
    1b70:	89 83       	std	Y+1, r24	; 0x01
	colour[2] = HexToASCII(r);
    1b72:	8f 2d       	mov	r24, r15
    1b74:	0e 94 38 08 	call	0x1070	; 0x1070 <_Z10HexToASCIIh>
    1b78:	8a 83       	std	Y+2, r24	; 0x02
	colour[3] = HexToASCII(g>>4);
    1b7a:	80 2f       	mov	r24, r16
    1b7c:	82 95       	swap	r24
    1b7e:	8f 70       	andi	r24, 0x0F	; 15
    1b80:	0e 94 38 08 	call	0x1070	; 0x1070 <_Z10HexToASCIIh>
    1b84:	8b 83       	std	Y+3, r24	; 0x03
	colour[4] = HexToASCII(g);
    1b86:	80 2f       	mov	r24, r16
    1b88:	0e 94 38 08 	call	0x1070	; 0x1070 <_Z10HexToASCIIh>
    1b8c:	8c 83       	std	Y+4, r24	; 0x04
	colour[5] = HexToASCII(b>>4);
    1b8e:	81 2f       	mov	r24, r17
    1b90:	82 95       	swap	r24
    1b92:	8f 70       	andi	r24, 0x0F	; 15
    1b94:	0e 94 38 08 	call	0x1070	; 0x1070 <_Z10HexToASCIIh>
    1b98:	8d 83       	std	Y+5, r24	; 0x05
	colour[6] = HexToASCII(b);
    1b9a:	81 2f       	mov	r24, r17
    1b9c:	0e 94 38 08 	call	0x1070	; 0x1070 <_Z10HexToASCIIh>
    1ba0:	8e 83       	std	Y+6, r24	; 0x06
    1ba2:	8f e2       	ldi	r24, 0x2F	; 47
    1ba4:	95 e7       	ldi	r25, 0x75	; 117
    1ba6:	01 97       	sbiw	r24, 0x01	; 1
    1ba8:	f1 f7       	brne	.-4      	; 0x1ba6 <ValToColour+0x52>
    1baa:	00 c0       	rjmp	.+0      	; 0x1bac <ValToColour+0x58>
    1bac:	00 00       	nop
	_delay_ms(5); //zodat i[6] goed wordt opgeslagen
	char *i_ptr = colour;
	return i_ptr; //var mag na het vergelijken meteen overschreven worden
}
    1bae:	ce 01       	movw	r24, r28
    1bb0:	df 91       	pop	r29
    1bb2:	cf 91       	pop	r28
    1bb4:	1f 91       	pop	r17
    1bb6:	0f 91       	pop	r16
    1bb8:	ff 90       	pop	r15
    1bba:	08 95       	ret

00001bbc <RoundColourVal>:


/* convert RGB value 0...255 to 0, 128 or 255 (colours from blockly) */
uint8_t RoundColourVal(uint8_t val) {
	switch (val) {
    1bbc:	80 38       	cpi	r24, 0x80	; 128
    1bbe:	10 f0       	brcs	.+4      	; 0x1bc4 <RoundColourVal+0x8>
		case 0 ... 84:		return 0;
		case 85 ... 169:	return 128;
		case 170 ... 255:	return 255;
		#else
		case 0 ... 127:		return 0;
		case 128 ... 255:	return 255;
    1bc0:	8f ef       	ldi	r24, 0xFF	; 255
    1bc2:	08 95       	ret
		#if defined ALLOW_COLOURV_128 && !defined COLOUR_AS_INDEX
		case 0 ... 84:		return 0;
		case 85 ... 169:	return 128;
		case 170 ... 255:	return 255;
		#else
		case 0 ... 127:		return 0;
    1bc4:	80 e0       	ldi	r24, 0x00	; 0
			return 255;
		} else {
			return 0;
		}
	}
}
    1bc6:	08 95       	ret

00001bc8 <FrequencyToColourVal>:


/* map the frequency from sensor to RGB value 0...255 */
uint8_t FrequencyToColourVal(uint16_t freq, uint8_t colour) {
	if (0 == freq) { return 0; } //slechte frequentie read niet als 255 returnen
    1bc8:	00 97       	sbiw	r24, 0x00	; 0
    1bca:	69 f1       	breq	.+90     	; 0x1c26 <FrequencyToColourVal+0x5e>
	long val = 0;
	switch (colour) {
    1bcc:	63 30       	cpi	r22, 0x03	; 3
    1bce:	98 f4       	brcc	.+38     	; 0x1bf6 <FrequencyToColourVal+0x2e>

/*
 * https://www.arduino.cc/reference/en/language/functions/math/map/ 
 */
long map(long x, long in_min, long in_max, long out_min, long out_max) {
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    1bd0:	a0 e0       	ldi	r26, 0x00	; 0
    1bd2:	b0 e0       	ldi	r27, 0x00	; 0
    1bd4:	9c 01       	movw	r18, r24
    1bd6:	ad 01       	movw	r20, r26
    1bd8:	2c 57       	subi	r18, 0x7C	; 124
    1bda:	31 09       	sbc	r19, r1
    1bdc:	41 09       	sbc	r20, r1
    1bde:	51 09       	sbc	r21, r1
    1be0:	af ef       	ldi	r26, 0xFF	; 255
    1be2:	b0 e0       	ldi	r27, 0x00	; 0
    1be4:	0e 94 22 31 	call	0x6244	; 0x6244 <__muluhisi3>
    1be8:	22 e9       	ldi	r18, 0x92	; 146
    1bea:	3f ef       	ldi	r19, 0xFF	; 255
    1bec:	4f ef       	ldi	r20, 0xFF	; 255
    1bee:	5f ef       	ldi	r21, 0xFF	; 255
    1bf0:	0e 94 dc 30 	call	0x61b8	; 0x61b8 <__divmodsi4>
    1bf4:	04 c0       	rjmp	.+8      	; 0x1bfe <FrequencyToColourVal+0x36>


/* map the frequency from sensor to RGB value 0...255 */
uint8_t FrequencyToColourVal(uint16_t freq, uint8_t colour) {
	if (0 == freq) { return 0; } //slechte frequentie read niet als 255 returnen
	long val = 0;
    1bf6:	20 e0       	ldi	r18, 0x00	; 0
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	40 e0       	ldi	r20, 0x00	; 0
    1bfc:	50 e0       	ldi	r21, 0x00	; 0
    1bfe:	82 2f       	mov	r24, r18
    1c00:	93 2f       	mov	r25, r19
    1c02:	a4 2f       	mov	r26, r20
    1c04:	b5 2f       	mov	r27, r21
    1c06:	bb 23       	and	r27, r27
    1c08:	1c f4       	brge	.+6      	; 0x1c10 <FrequencyToColourVal+0x48>
    1c0a:	80 e0       	ldi	r24, 0x00	; 0
    1c0c:	90 e0       	ldi	r25, 0x00	; 0
    1c0e:	dc 01       	movw	r26, r24
		case 2: //blue
		val = map(freq, MINBLUEFREQ, MAXBLUEFREQ, 0, 255);
	}
	if (val<0) { val = 0; }
	if (val>255) { val = 255; }
	return (uint8_t) val;
    1c10:	8f 3f       	cpi	r24, 0xFF	; 255
    1c12:	91 05       	cpc	r25, r1
    1c14:	a1 05       	cpc	r26, r1
    1c16:	b1 05       	cpc	r27, r1
    1c18:	39 f0       	breq	.+14     	; 0x1c28 <FrequencyToColourVal+0x60>
    1c1a:	34 f0       	brlt	.+12     	; 0x1c28 <FrequencyToColourVal+0x60>
    1c1c:	8f ef       	ldi	r24, 0xFF	; 255
    1c1e:	90 e0       	ldi	r25, 0x00	; 0
    1c20:	a0 e0       	ldi	r26, 0x00	; 0
    1c22:	b0 e0       	ldi	r27, 0x00	; 0
    1c24:	08 95       	ret
}


/* map the frequency from sensor to RGB value 0...255 */
uint8_t FrequencyToColourVal(uint16_t freq, uint8_t colour) {
	if (0 == freq) { return 0; } //slechte frequentie read niet als 255 returnen
    1c26:	80 e0       	ldi	r24, 0x00	; 0
		val = map(freq, MINBLUEFREQ, MAXBLUEFREQ, 0, 255);
	}
	if (val<0) { val = 0; }
	if (val>255) { val = 255; }
	return (uint8_t) val;
}
    1c28:	08 95       	ret

00001c2a <ArrAvg>:


/* calculate average value in array */
uint16_t ArrAvg(uint16_t *a, uint8_t size) {
    1c2a:	0f 93       	push	r16
    1c2c:	1f 93       	push	r17
    1c2e:	06 2f       	mov	r16, r22
	unsigned long sum = 0;
	for (uint8_t i=0; i<size; i++) {
    1c30:	66 23       	and	r22, r22
    1c32:	81 f0       	breq	.+32     	; 0x1c54 <ArrAvg+0x2a>
    1c34:	e8 2f       	mov	r30, r24
    1c36:	f9 2f       	mov	r31, r25
    1c38:	80 e0       	ldi	r24, 0x00	; 0
    1c3a:	40 e0       	ldi	r20, 0x00	; 0
    1c3c:	50 e0       	ldi	r21, 0x00	; 0
    1c3e:	ba 01       	movw	r22, r20
		sum += a[i];
    1c40:	a1 91       	ld	r26, Z+
    1c42:	b1 91       	ld	r27, Z+
    1c44:	4a 0f       	add	r20, r26
    1c46:	5b 1f       	adc	r21, r27
    1c48:	61 1d       	adc	r22, r1
    1c4a:	71 1d       	adc	r23, r1


/* calculate average value in array */
uint16_t ArrAvg(uint16_t *a, uint8_t size) {
	unsigned long sum = 0;
	for (uint8_t i=0; i<size; i++) {
    1c4c:	8f 5f       	subi	r24, 0xFF	; 255
    1c4e:	08 13       	cpse	r16, r24
    1c50:	f7 cf       	rjmp	.-18     	; 0x1c40 <ArrAvg+0x16>
    1c52:	03 c0       	rjmp	.+6      	; 0x1c5a <ArrAvg+0x30>
}


/* calculate average value in array */
uint16_t ArrAvg(uint16_t *a, uint8_t size) {
	unsigned long sum = 0;
    1c54:	40 e0       	ldi	r20, 0x00	; 0
    1c56:	50 e0       	ldi	r21, 0x00	; 0
    1c58:	ba 01       	movw	r22, r20
	for (uint8_t i=0; i<size; i++) {
		sum += a[i];
	}
	sum /= size;
	return sum;
    1c5a:	10 e0       	ldi	r17, 0x00	; 0
    1c5c:	20 e0       	ldi	r18, 0x00	; 0
    1c5e:	30 e0       	ldi	r19, 0x00	; 0
    1c60:	cb 01       	movw	r24, r22
    1c62:	ba 01       	movw	r22, r20
    1c64:	a9 01       	movw	r20, r18
    1c66:	98 01       	movw	r18, r16
    1c68:	0e 94 ba 30 	call	0x6174	; 0x6174 <__udivmodsi4>
}
    1c6c:	c9 01       	movw	r24, r18
    1c6e:	1f 91       	pop	r17
    1c70:	0f 91       	pop	r16
    1c72:	08 95       	ret

00001c74 <CompareStrings>:


bool CompareStrings(char *c1, char *c2, uint8_t length) {
	for (uint8_t i=0; i<length; i++) {
    1c74:	44 23       	and	r20, r20
    1c76:	49 f0       	breq	.+18     	; 0x1c8a <CompareStrings+0x16>
		if (c1+i != c2+i) {
    1c78:	86 17       	cp	r24, r22
    1c7a:	97 07       	cpc	r25, r23
    1c7c:	41 f4       	brne	.+16     	; 0x1c8e <CompareStrings+0x1a>
    1c7e:	80 e0       	ldi	r24, 0x00	; 0
	return sum;
}


bool CompareStrings(char *c1, char *c2, uint8_t length) {
	for (uint8_t i=0; i<length; i++) {
    1c80:	8f 5f       	subi	r24, 0xFF	; 255
    1c82:	48 13       	cpse	r20, r24
    1c84:	fd cf       	rjmp	.-6      	; 0x1c80 <CompareStrings+0xc>
		if (c1+i != c2+i) {
			return 0;
		}
	}
	return 1;
    1c86:	81 e0       	ldi	r24, 0x01	; 1
    1c88:	08 95       	ret
    1c8a:	81 e0       	ldi	r24, 0x01	; 1
    1c8c:	08 95       	ret


bool CompareStrings(char *c1, char *c2, uint8_t length) {
	for (uint8_t i=0; i<length; i++) {
		if (c1+i != c2+i) {
			return 0;
    1c8e:	80 e0       	ldi	r24, 0x00	; 0
		}
	}
	return 1;
}
    1c90:	08 95       	ret

00001c92 <hex2int>:
/*
 * https://stackoverflow.com/questions/10156409/convert-hex-string-char-to-int 
 */
uint32_t hex2int(char *hex) {
    uint32_t val = 0;
    while (*hex) {
    1c92:	fc 01       	movw	r30, r24
    1c94:	30 81       	ld	r19, Z
    1c96:	33 23       	and	r19, r19
    1c98:	89 f1       	breq	.+98     	; 0x1cfc <hex2int+0x6a>
    1c9a:	31 96       	adiw	r30, 0x01	; 1
    1c9c:	60 e0       	ldi	r22, 0x00	; 0
    1c9e:	70 e0       	ldi	r23, 0x00	; 0
    1ca0:	cb 01       	movw	r24, r22
        // get current character then increment
        uint8_t byte = *hex++; 
        // transform hex character to the 4bit equivalent number, using the ascii table indexes
        if (byte >= '0' && byte <= '9') byte = byte - '0';
    1ca2:	20 ed       	ldi	r18, 0xD0	; 208
    1ca4:	23 0f       	add	r18, r19
    1ca6:	2a 30       	cpi	r18, 0x0A	; 10
    1ca8:	78 f0       	brcs	.+30     	; 0x1cc8 <hex2int+0x36>
        else if (byte >= 'a' && byte <='f') byte = byte - 'a' + 10;
    1caa:	2f e9       	ldi	r18, 0x9F	; 159
    1cac:	23 0f       	add	r18, r19
    1cae:	26 30       	cpi	r18, 0x06	; 6
    1cb0:	18 f4       	brcc	.+6      	; 0x1cb8 <hex2int+0x26>
    1cb2:	29 ea       	ldi	r18, 0xA9	; 169
    1cb4:	23 0f       	add	r18, r19
    1cb6:	08 c0       	rjmp	.+16     	; 0x1cc8 <hex2int+0x36>
        else if (byte >= 'A' && byte <='F') byte = byte - 'A' + 10;    
    1cb8:	2f eb       	ldi	r18, 0xBF	; 191
    1cba:	23 0f       	add	r18, r19
    1cbc:	26 30       	cpi	r18, 0x06	; 6
    1cbe:	18 f4       	brcc	.+6      	; 0x1cc6 <hex2int+0x34>
    1cc0:	29 ec       	ldi	r18, 0xC9	; 201
    1cc2:	23 0f       	add	r18, r19
    1cc4:	01 c0       	rjmp	.+2      	; 0x1cc8 <hex2int+0x36>
    1cc6:	23 2f       	mov	r18, r19
        // shift 4 to make space for new digit, and add the 4 bits of the new digit 
        val = (val << 4) | (byte & 0xF);
    1cc8:	dc 01       	movw	r26, r24
    1cca:	cb 01       	movw	r24, r22
    1ccc:	88 0f       	add	r24, r24
    1cce:	99 1f       	adc	r25, r25
    1cd0:	aa 1f       	adc	r26, r26
    1cd2:	bb 1f       	adc	r27, r27
    1cd4:	88 0f       	add	r24, r24
    1cd6:	99 1f       	adc	r25, r25
    1cd8:	aa 1f       	adc	r26, r26
    1cda:	bb 1f       	adc	r27, r27
    1cdc:	88 0f       	add	r24, r24
    1cde:	99 1f       	adc	r25, r25
    1ce0:	aa 1f       	adc	r26, r26
    1ce2:	bb 1f       	adc	r27, r27
    1ce4:	88 0f       	add	r24, r24
    1ce6:	99 1f       	adc	r25, r25
    1ce8:	aa 1f       	adc	r26, r26
    1cea:	bb 1f       	adc	r27, r27
    1cec:	2f 70       	andi	r18, 0x0F	; 15
    1cee:	bc 01       	movw	r22, r24
    1cf0:	cd 01       	movw	r24, r26
    1cf2:	62 2b       	or	r22, r18
/*
 * https://stackoverflow.com/questions/10156409/convert-hex-string-char-to-int 
 */
uint32_t hex2int(char *hex) {
    uint32_t val = 0;
    while (*hex) {
    1cf4:	31 91       	ld	r19, Z+
    1cf6:	31 11       	cpse	r19, r1
    1cf8:	d4 cf       	rjmp	.-88     	; 0x1ca2 <hex2int+0x10>
    1cfa:	08 95       	ret

/*
 * https://stackoverflow.com/questions/10156409/convert-hex-string-char-to-int 
 */
uint32_t hex2int(char *hex) {
    uint32_t val = 0;
    1cfc:	60 e0       	ldi	r22, 0x00	; 0
    1cfe:	70 e0       	ldi	r23, 0x00	; 0
    1d00:	cb 01       	movw	r24, r22
        else if (byte >= 'A' && byte <='F') byte = byte - 'A' + 10;    
        // shift 4 to make space for new digit, and add the 4 bits of the new digit 
        val = (val << 4) | (byte & 0xF);
    }
    return val;
}
    1d02:	08 95       	ret

00001d04 <ColourToRed>:
	return val;
}


/* van \#rrggbb string naar int */
uint8_t ColourToRed(char *colour) {
    1d04:	cf 93       	push	r28
    1d06:	df 93       	push	r29
    1d08:	00 d0       	rcall	.+0      	; 0x1d0a <ColourToRed+0x6>
    1d0a:	cd b7       	in	r28, 0x3d	; 61
    1d0c:	de b7       	in	r29, 0x3e	; 62
	char i[] = "00";
    1d0e:	1b 82       	std	Y+3, r1	; 0x03
	memcpy(i, colour + 1, 2);
    1d10:	fc 01       	movw	r30, r24
    1d12:	81 81       	ldd	r24, Z+1	; 0x01
    1d14:	92 81       	ldd	r25, Z+2	; 0x02
    1d16:	89 83       	std	Y+1, r24	; 0x01
    1d18:	9a 83       	std	Y+2, r25	; 0x02
	return (uint8_t) hex2int(i);
    1d1a:	ce 01       	movw	r24, r28
    1d1c:	01 96       	adiw	r24, 0x01	; 1
    1d1e:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <hex2int>
    1d22:	86 2f       	mov	r24, r22
}
    1d24:	23 96       	adiw	r28, 0x03	; 3
    1d26:	cd bf       	out	0x3d, r28	; 61
    1d28:	de bf       	out	0x3e, r29	; 62
    1d2a:	df 91       	pop	r29
    1d2c:	cf 91       	pop	r28
    1d2e:	08 95       	ret

00001d30 <ColourToGreen>:


/* van \#rrggbb string naar int */
uint8_t ColourToGreen(char *colour) {
    1d30:	cf 93       	push	r28
    1d32:	df 93       	push	r29
    1d34:	00 d0       	rcall	.+0      	; 0x1d36 <ColourToGreen+0x6>
    1d36:	cd b7       	in	r28, 0x3d	; 61
    1d38:	de b7       	in	r29, 0x3e	; 62
	char i[] = "00";
    1d3a:	1b 82       	std	Y+3, r1	; 0x03
	memcpy(i, colour + 3, 2);
    1d3c:	fc 01       	movw	r30, r24
    1d3e:	83 81       	ldd	r24, Z+3	; 0x03
    1d40:	94 81       	ldd	r25, Z+4	; 0x04
    1d42:	89 83       	std	Y+1, r24	; 0x01
    1d44:	9a 83       	std	Y+2, r25	; 0x02
	return (uint8_t) hex2int(i);
    1d46:	ce 01       	movw	r24, r28
    1d48:	01 96       	adiw	r24, 0x01	; 1
    1d4a:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <hex2int>
    1d4e:	86 2f       	mov	r24, r22
}
    1d50:	23 96       	adiw	r28, 0x03	; 3
    1d52:	cd bf       	out	0x3d, r28	; 61
    1d54:	de bf       	out	0x3e, r29	; 62
    1d56:	df 91       	pop	r29
    1d58:	cf 91       	pop	r28
    1d5a:	08 95       	ret

00001d5c <ColourToBlue>:


/* van \#rrggbb string naar int */
uint8_t ColourToBlue(char *colour) {
    1d5c:	cf 93       	push	r28
    1d5e:	df 93       	push	r29
    1d60:	00 d0       	rcall	.+0      	; 0x1d62 <ColourToBlue+0x6>
    1d62:	cd b7       	in	r28, 0x3d	; 61
    1d64:	de b7       	in	r29, 0x3e	; 62
	char i[] = "00";
    1d66:	1b 82       	std	Y+3, r1	; 0x03
	memcpy(i, colour + 5, 2);
    1d68:	fc 01       	movw	r30, r24
    1d6a:	85 81       	ldd	r24, Z+5	; 0x05
    1d6c:	96 81       	ldd	r25, Z+6	; 0x06
    1d6e:	89 83       	std	Y+1, r24	; 0x01
    1d70:	9a 83       	std	Y+2, r25	; 0x02
	return (uint8_t) hex2int(i);
    1d72:	ce 01       	movw	r24, r28
    1d74:	01 96       	adiw	r24, 0x01	; 1
    1d76:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <hex2int>
    1d7a:	86 2f       	mov	r24, r22
}
    1d7c:	23 96       	adiw	r28, 0x03	; 3
    1d7e:	cd bf       	out	0x3d, r28	; 61
    1d80:	de bf       	out	0x3e, r29	; 62
    1d82:	df 91       	pop	r29
    1d84:	cf 91       	pop	r28
    1d86:	08 95       	ret

00001d88 <ColourToIndex>:

/*
 * functie ter vervanging van werking met char* omdat blockly problemen met kleuren => assembly heeft, 
 * uiteindelijk moet ReadColourSensor() een char* teruggeven die met CompareStrings wordt vergeleken. 
 */
uint8_t ColourToIndex(char *colour) {
    1d88:	0f 93       	push	r16
    1d8a:	1f 93       	push	r17
    1d8c:	cf 93       	push	r28
    1d8e:	8c 01       	movw	r16, r24
	//'#000000' = 0, '#0000ff' = 1, '#00ff00' = 2, '#00ffff' = 3, etc. 
	uint8_t val = 0;
	
	if (ColourToRed(colour) > 0) {
    1d90:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <ColourToRed>
    1d94:	88 23       	and	r24, r24
    1d96:	11 f0       	breq	.+4      	; 0x1d9c <ColourToIndex+0x14>
		val |= (1<<2);
    1d98:	c4 e0       	ldi	r28, 0x04	; 4
    1d9a:	01 c0       	rjmp	.+2      	; 0x1d9e <ColourToIndex+0x16>
 * functie ter vervanging van werking met char* omdat blockly problemen met kleuren => assembly heeft, 
 * uiteindelijk moet ReadColourSensor() een char* teruggeven die met CompareStrings wordt vergeleken. 
 */
uint8_t ColourToIndex(char *colour) {
	//'#000000' = 0, '#0000ff' = 1, '#00ff00' = 2, '#00ffff' = 3, etc. 
	uint8_t val = 0;
    1d9c:	c0 e0       	ldi	r28, 0x00	; 0
	
	if (ColourToRed(colour) > 0) {
		val |= (1<<2);
	}
	if (ColourToGreen(colour) > 0) {
    1d9e:	c8 01       	movw	r24, r16
    1da0:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <ColourToGreen>
    1da4:	81 11       	cpse	r24, r1
		val |= (1<<1);
    1da6:	c2 60       	ori	r28, 0x02	; 2
	}
	if (ColourToBlue(colour) > 0) {
    1da8:	c8 01       	movw	r24, r16
    1daa:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <ColourToBlue>
    1dae:	81 11       	cpse	r24, r1
		val |= (1<<0);
    1db0:	c1 60       	ori	r28, 0x01	; 1
	}
	return val;
}
    1db2:	8c 2f       	mov	r24, r28
    1db4:	cf 91       	pop	r28
    1db6:	1f 91       	pop	r17
    1db8:	0f 91       	pop	r16
    1dba:	08 95       	ret

00001dbc <ReadColourSensor>:


/* blockly functie - ga R G & B een aantal keer langs en lees kleur */
#define READVALTIMES 5
#ifdef COLOUR_AS_INDEX
uint16_t ReadColourSensor() {
    1dbc:	af 92       	push	r10
    1dbe:	bf 92       	push	r11
    1dc0:	cf 92       	push	r12
    1dc2:	df 92       	push	r13
    1dc4:	ff 92       	push	r15
    1dc6:	0f 93       	push	r16
    1dc8:	1f 93       	push	r17
    1dca:	cf 93       	push	r28
    1dcc:	df 93       	push	r29
    1dce:	cd b7       	in	r28, 0x3d	; 61
    1dd0:	de b7       	in	r29, 0x3e	; 62
    1dd2:	2d 97       	sbiw	r28, 0x0d	; 13
    1dd4:	cd bf       	out	0x3d, r28	; 61
    1dd6:	de bf       	out	0x3e, r29	; 62
    1dd8:	5e 01       	movw	r10, r28
    1dda:	8b e0       	ldi	r24, 0x0B	; 11
    1ddc:	a8 0e       	add	r10, r24
    1dde:	b1 1c       	adc	r11, r1
#endif
	uint16_t buf[READVALTIMES];
	uint8_t colourVal[3];
	
	//elke kleur READVALTIMES keer lezen en gemiddelde opslaan
	for (uint8_t j=0; j<3; j++) {
    1de0:	f1 2c       	mov	r15, r1
    1de2:	65 01       	movw	r12, r10
    1de4:	8e 01       	movw	r16, r28
    1de6:	0f 5f       	subi	r16, 0xFF	; 255
    1de8:	1f 4f       	sbci	r17, 0xFF	; 255
		for (uint8_t i=0; i<READVALTIMES; i++) {
			buf[i] = ReadOneColour(j);
    1dea:	8f 2d       	mov	r24, r15
    1dec:	0e 94 76 0d 	call	0x1aec	; 0x1aec <ReadOneColour>
    1df0:	f8 01       	movw	r30, r16
    1df2:	81 93       	st	Z+, r24
    1df4:	91 93       	st	Z+, r25
    1df6:	8f 01       	movw	r16, r30
	uint16_t buf[READVALTIMES];
	uint8_t colourVal[3];
	
	//elke kleur READVALTIMES keer lezen en gemiddelde opslaan
	for (uint8_t j=0; j<3; j++) {
		for (uint8_t i=0; i<READVALTIMES; i++) {
    1df8:	ec 15       	cp	r30, r12
    1dfa:	fd 05       	cpc	r31, r13
    1dfc:	b1 f7       	brne	.-20     	; 0x1dea <ReadColourSensor+0x2e>
			buf[i] = ReadOneColour(j);
		}
		//frequency mappen naar RGB value defined in blockly
		colourVal[j] = RoundColourVal(FrequencyToColourVal(ArrAvg(buf, READVALTIMES), j));
    1dfe:	65 e0       	ldi	r22, 0x05	; 5
    1e00:	ce 01       	movw	r24, r28
    1e02:	01 96       	adiw	r24, 0x01	; 1
    1e04:	0e 94 15 0e 	call	0x1c2a	; 0x1c2a <ArrAvg>
    1e08:	6f 2d       	mov	r22, r15
    1e0a:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <FrequencyToColourVal>
    1e0e:	0e 94 de 0d 	call	0x1bbc	; 0x1bbc <RoundColourVal>
    1e12:	f5 01       	movw	r30, r10
    1e14:	81 93       	st	Z+, r24
    1e16:	5f 01       	movw	r10, r30
#endif
	uint16_t buf[READVALTIMES];
	uint8_t colourVal[3];
	
	//elke kleur READVALTIMES keer lezen en gemiddelde opslaan
	for (uint8_t j=0; j<3; j++) {
    1e18:	f3 94       	inc	r15
    1e1a:	f3 e0       	ldi	r31, 0x03	; 3
    1e1c:	ff 12       	cpse	r15, r31
    1e1e:	e2 cf       	rjmp	.-60     	; 0x1de4 <ReadColourSensor+0x28>
		colourVal[j] = RoundColourVal(FrequencyToColourVal(ArrAvg(buf, READVALTIMES), j));
//		colourVal[j] = FrequencyToColourVal(ArrAvg(buf, READVALTIMES), j);
	}
	
	#ifdef COLOUR_AS_INDEX
	DEBUG_OUT("Color: ");
    1e20:	68 ed       	ldi	r22, 0xD8	; 216
    1e22:	71 e2       	ldi	r23, 0x21	; 33
    1e24:	80 ea       	ldi	r24, 0xA0	; 160
    1e26:	99 e0       	ldi	r25, 0x09	; 9
    1e28:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	DEBUG_OUT(ValToColour(colourVal[0], colourVal[1], colourVal[2]));
    1e2c:	fd 84       	ldd	r15, Y+13	; 0x0d
    1e2e:	0c 85       	ldd	r16, Y+12	; 0x0c
    1e30:	1b 85       	ldd	r17, Y+11	; 0x0b
    1e32:	4f 2d       	mov	r20, r15
    1e34:	60 2f       	mov	r22, r16
    1e36:	81 2f       	mov	r24, r17
    1e38:	0e 94 aa 0d 	call	0x1b54	; 0x1b54 <ValToColour>
    1e3c:	bc 01       	movw	r22, r24
    1e3e:	80 ea       	ldi	r24, 0xA0	; 160
    1e40:	99 e0       	ldi	r25, 0x09	; 9
    1e42:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	DEBUG_OUT("\n");
    1e46:	6a e6       	ldi	r22, 0x6A	; 106
    1e48:	72 e2       	ldi	r23, 0x22	; 34
    1e4a:	80 ea       	ldi	r24, 0xA0	; 160
    1e4c:	99 e0       	ldi	r25, 0x09	; 9
    1e4e:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	return (uint16_t) ColourToIndex(ValToColour(colourVal[0], colourVal[1], colourVal[2]));
    1e52:	4f 2d       	mov	r20, r15
    1e54:	60 2f       	mov	r22, r16
    1e56:	81 2f       	mov	r24, r17
    1e58:	0e 94 aa 0d 	call	0x1b54	; 0x1b54 <ValToColour>
    1e5c:	0e 94 c4 0e 	call	0x1d88	; 0x1d88 <ColourToIndex>
	#else
	return ValToColour(colourVal[0], colourVal[1], colourVal[2]);
	#endif
}
    1e60:	90 e0       	ldi	r25, 0x00	; 0
    1e62:	2d 96       	adiw	r28, 0x0d	; 13
    1e64:	cd bf       	out	0x3d, r28	; 61
    1e66:	de bf       	out	0x3e, r29	; 62
    1e68:	df 91       	pop	r29
    1e6a:	cf 91       	pop	r28
    1e6c:	1f 91       	pop	r17
    1e6e:	0f 91       	pop	r16
    1e70:	ff 90       	pop	r15
    1e72:	df 90       	pop	r13
    1e74:	cf 90       	pop	r12
    1e76:	bf 90       	pop	r11
    1e78:	af 90       	pop	r10
    1e7a:	08 95       	ret

00001e7c <map>:


/*
 * https://www.arduino.cc/reference/en/language/functions/math/map/ 
 */
long map(long x, long in_min, long in_max, long out_min, long out_max) {
    1e7c:	4f 92       	push	r4
    1e7e:	5f 92       	push	r5
    1e80:	6f 92       	push	r6
    1e82:	7f 92       	push	r7
    1e84:	af 92       	push	r10
    1e86:	bf 92       	push	r11
    1e88:	cf 92       	push	r12
    1e8a:	df 92       	push	r13
    1e8c:	ef 92       	push	r14
    1e8e:	ff 92       	push	r15
    1e90:	0f 93       	push	r16
    1e92:	1f 93       	push	r17
    1e94:	cf 93       	push	r28
    1e96:	df 93       	push	r29
    1e98:	cd b7       	in	r28, 0x3d	; 61
    1e9a:	de b7       	in	r29, 0x3e	; 62
    1e9c:	29 01       	movw	r4, r18
    1e9e:	3a 01       	movw	r6, r20
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    1ea0:	9b 01       	movw	r18, r22
    1ea2:	ac 01       	movw	r20, r24
    1ea4:	24 19       	sub	r18, r4
    1ea6:	35 09       	sbc	r19, r5
    1ea8:	46 09       	sbc	r20, r6
    1eaa:	57 09       	sbc	r21, r7
    1eac:	8a 89       	ldd	r24, Y+18	; 0x12
    1eae:	9b 89       	ldd	r25, Y+19	; 0x13
    1eb0:	ac 89       	ldd	r26, Y+20	; 0x14
    1eb2:	bd 89       	ldd	r27, Y+21	; 0x15
    1eb4:	bc 01       	movw	r22, r24
    1eb6:	cd 01       	movw	r24, r26
    1eb8:	6a 19       	sub	r22, r10
    1eba:	7b 09       	sbc	r23, r11
    1ebc:	8c 09       	sbc	r24, r12
    1ebe:	9d 09       	sbc	r25, r13
    1ec0:	0e 94 82 30 	call	0x6104	; 0x6104 <__mulsi3>
    1ec4:	a8 01       	movw	r20, r16
    1ec6:	97 01       	movw	r18, r14
    1ec8:	24 19       	sub	r18, r4
    1eca:	35 09       	sbc	r19, r5
    1ecc:	46 09       	sbc	r20, r6
    1ece:	57 09       	sbc	r21, r7
    1ed0:	0e 94 dc 30 	call	0x61b8	; 0x61b8 <__divmodsi4>
    1ed4:	ca 01       	movw	r24, r20
    1ed6:	b9 01       	movw	r22, r18
    1ed8:	6a 0d       	add	r22, r10
    1eda:	7b 1d       	adc	r23, r11
    1edc:	8c 1d       	adc	r24, r12
    1ede:	9d 1d       	adc	r25, r13
    1ee0:	df 91       	pop	r29
    1ee2:	cf 91       	pop	r28
    1ee4:	1f 91       	pop	r17
    1ee6:	0f 91       	pop	r16
    1ee8:	ff 90       	pop	r15
    1eea:	ef 90       	pop	r14
    1eec:	df 90       	pop	r13
    1eee:	cf 90       	pop	r12
    1ef0:	bf 90       	pop	r11
    1ef2:	af 90       	pop	r10
    1ef4:	7f 90       	pop	r7
    1ef6:	6f 90       	pop	r6
    1ef8:	5f 90       	pop	r5
    1efa:	4f 90       	pop	r4
    1efc:	08 95       	ret

00001efe <pulseIn>:

#include "pulseIn.h"


unsigned long pulseIn(PORT_struct *port, uint8_t pin_bm, uint8_t state, unsigned long timeout)
{
    1efe:	8f 92       	push	r8
    1f00:	9f 92       	push	r9
    1f02:	af 92       	push	r10
    1f04:	bf 92       	push	r11
    1f06:	cf 92       	push	r12
    1f08:	df 92       	push	r13
    1f0a:	ef 92       	push	r14
    1f0c:	ff 92       	push	r15
    1f0e:	0f 93       	push	r16
    1f10:	1f 93       	push	r17
    1f12:	fc 01       	movw	r30, r24
    1f14:	86 2f       	mov	r24, r22
	uint8_t stateMask = (state ? pin_bm : 0); // The stateMask is a variable to check if the bit coresponds to the pin is 0 or 1. When the state is 0, it is set to 0 to measure the time of LOW state. If the state i not 0, it is set to bitmask of the pin. 
    1f16:	44 23       	and	r20, r20
    1f18:	11 f0       	breq	.+4      	; 0x1f1e <pulseIn+0x20>
    1f1a:	a6 2f       	mov	r26, r22
    1f1c:	01 c0       	rjmp	.+2      	; 0x1f20 <pulseIn+0x22>
    1f1e:	a0 e0       	ldi	r26, 0x00	; 0
	unsigned long width = 0; // keep initialization out of time critical area
	
	// convert the timeout from microseconds to a number of times through
	// the initial loop; it takes 16 clock cycles per iteration.
	unsigned long numloops = 0;
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
    1f20:	b9 01       	movw	r22, r18
    1f22:	a8 01       	movw	r20, r16
    1f24:	44 0f       	add	r20, r20
    1f26:	55 1f       	adc	r21, r21
    1f28:	66 1f       	adc	r22, r22
    1f2a:	77 1f       	adc	r23, r23
    1f2c:	04 0f       	add	r16, r20
    1f2e:	15 1f       	adc	r17, r21
    1f30:	26 1f       	adc	r18, r22
    1f32:	37 1f       	adc	r19, r23
    1f34:	36 95       	lsr	r19
    1f36:	27 95       	ror	r18
    1f38:	17 95       	ror	r17
    1f3a:	07 95       	ror	r16
    1f3c:	3f 70       	andi	r19, 0x0F	; 15
	uint8_t stateMask = (state ? pin_bm : 0); // The stateMask is a variable to check if the bit coresponds to the pin is 0 or 1. When the state is 0, it is set to 0 to measure the time of LOW state. If the state i not 0, it is set to bitmask of the pin. 
	unsigned long width = 0; // keep initialization out of time critical area
	
	// convert the timeout from microseconds to a number of times through
	// the initial loop; it takes 16 clock cycles per iteration.
	unsigned long numloops = 0;
    1f3e:	40 e0       	ldi	r20, 0x00	; 0
    1f40:	50 e0       	ldi	r21, 0x00	; 0
    1f42:	ba 01       	movw	r22, r20
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
	
	// wait for any previous pulse to end
	while ((port->IN & pin_bm) == stateMask) {
    1f44:	90 85       	ldd	r25, Z+8	; 0x08
    1f46:	98 23       	and	r25, r24
    1f48:	a9 13       	cpse	r26, r25
    1f4a:	10 c0       	rjmp	.+32     	; 0x1f6c <pulseIn+0x6e>
		if (numloops++ == maxloops) { return 0; }
    1f4c:	6a 01       	movw	r12, r20
    1f4e:	7b 01       	movw	r14, r22
    1f50:	9f ef       	ldi	r25, 0xFF	; 255
    1f52:	c9 1a       	sub	r12, r25
    1f54:	d9 0a       	sbc	r13, r25
    1f56:	e9 0a       	sbc	r14, r25
    1f58:	f9 0a       	sbc	r15, r25
    1f5a:	04 17       	cp	r16, r20
    1f5c:	15 07       	cpc	r17, r21
    1f5e:	26 07       	cpc	r18, r22
    1f60:	37 07       	cpc	r19, r23
    1f62:	09 f4       	brne	.+2      	; 0x1f66 <pulseIn+0x68>
    1f64:	69 c0       	rjmp	.+210    	; 0x2038 <pulseIn+0x13a>
    1f66:	b7 01       	movw	r22, r14
    1f68:	a6 01       	movw	r20, r12
    1f6a:	ec cf       	rjmp	.-40     	; 0x1f44 <pulseIn+0x46>
	}
	
	// wait for the pulse to start
	while ((port->IN & pin_bm) != stateMask) {
    1f6c:	90 85       	ldd	r25, Z+8	; 0x08
    1f6e:	98 23       	and	r25, r24
    1f70:	a9 13       	cpse	r26, r25
    1f72:	08 c0       	rjmp	.+16     	; 0x1f84 <pulseIn+0x86>
		if (numloops++ == maxloops) { return 0; }
	}
	
	// wait for the pulse to stop
	while ((port->IN & pin_bm) == stateMask) {
    1f74:	90 85       	ldd	r25, Z+8	; 0x08
    1f76:	98 23       	and	r25, r24
    1f78:	a9 17       	cp	r26, r25
    1f7a:	a1 f0       	breq	.+40     	; 0x1fa4 <pulseIn+0xa6>
    1f7c:	c1 2c       	mov	r12, r1
    1f7e:	d1 2c       	mov	r13, r1
    1f80:	76 01       	movw	r14, r12
    1f82:	2f c0       	rjmp	.+94     	; 0x1fe2 <pulseIn+0xe4>
		if (numloops++ == maxloops) { return 0; }
	}
	
	// wait for the pulse to start
	while ((port->IN & pin_bm) != stateMask) {
		if (numloops++ == maxloops) { return 0; }
    1f84:	6a 01       	movw	r12, r20
    1f86:	7b 01       	movw	r14, r22
    1f88:	9f ef       	ldi	r25, 0xFF	; 255
    1f8a:	c9 1a       	sub	r12, r25
    1f8c:	d9 0a       	sbc	r13, r25
    1f8e:	e9 0a       	sbc	r14, r25
    1f90:	f9 0a       	sbc	r15, r25
    1f92:	04 17       	cp	r16, r20
    1f94:	15 07       	cpc	r17, r21
    1f96:	26 07       	cpc	r18, r22
    1f98:	37 07       	cpc	r19, r23
    1f9a:	09 f4       	brne	.+2      	; 0x1f9e <pulseIn+0xa0>
    1f9c:	51 c0       	rjmp	.+162    	; 0x2040 <pulseIn+0x142>
    1f9e:	b7 01       	movw	r22, r14
    1fa0:	a6 01       	movw	r20, r12
    1fa2:	e4 cf       	rjmp	.-56     	; 0x1f6c <pulseIn+0x6e>
	}
	
	// wait for the pulse to stop
	while ((port->IN & pin_bm) == stateMask) {
		if (numloops++ == maxloops) { return 0; }
    1fa4:	40 17       	cp	r20, r16
    1fa6:	51 07       	cpc	r21, r17
    1fa8:	62 07       	cpc	r22, r18
    1faa:	73 07       	cpc	r23, r19
    1fac:	09 f4       	brne	.+2      	; 0x1fb0 <pulseIn+0xb2>
    1fae:	4c c0       	rjmp	.+152    	; 0x2048 <pulseIn+0x14a>
    1fb0:	c1 2c       	mov	r12, r1
    1fb2:	d1 2c       	mov	r13, r1
    1fb4:	76 01       	movw	r14, r12
    1fb6:	0c c0       	rjmp	.+24     	; 0x1fd0 <pulseIn+0xd2>
    1fb8:	4a 01       	movw	r8, r20
    1fba:	5b 01       	movw	r10, r22
    1fbc:	8c 0c       	add	r8, r12
    1fbe:	9d 1c       	adc	r9, r13
    1fc0:	ae 1c       	adc	r10, r14
    1fc2:	bf 1c       	adc	r11, r15
    1fc4:	08 15       	cp	r16, r8
    1fc6:	19 05       	cpc	r17, r9
    1fc8:	2a 05       	cpc	r18, r10
    1fca:	3b 05       	cpc	r19, r11
    1fcc:	09 f4       	brne	.+2      	; 0x1fd0 <pulseIn+0xd2>
    1fce:	40 c0       	rjmp	.+128    	; 0x2050 <pulseIn+0x152>
		width++;
    1fd0:	9f ef       	ldi	r25, 0xFF	; 255
    1fd2:	c9 1a       	sub	r12, r25
    1fd4:	d9 0a       	sbc	r13, r25
    1fd6:	e9 0a       	sbc	r14, r25
    1fd8:	f9 0a       	sbc	r15, r25
	while ((port->IN & pin_bm) != stateMask) {
		if (numloops++ == maxloops) { return 0; }
	}
	
	// wait for the pulse to stop
	while ((port->IN & pin_bm) == stateMask) {
    1fda:	90 85       	ldd	r25, Z+8	; 0x08
    1fdc:	98 23       	and	r25, r24
    1fde:	a9 17       	cp	r26, r25
    1fe0:	59 f3       	breq	.-42     	; 0x1fb8 <pulseIn+0xba>

	// convert the reading to microseconds. The loop has been determined
	// to be 20 clock cycles long and have about 16 clocks between the edge
	// and the start of the loop. There will be some error introduced by
	// the interrupt handlers.
	return clockCyclesToMicroseconds(width * 21 + 16);
    1fe2:	b7 01       	movw	r22, r14
    1fe4:	a6 01       	movw	r20, r12
    1fe6:	44 0f       	add	r20, r20
    1fe8:	55 1f       	adc	r21, r21
    1fea:	66 1f       	adc	r22, r22
    1fec:	77 1f       	adc	r23, r23
    1fee:	44 0f       	add	r20, r20
    1ff0:	55 1f       	adc	r21, r21
    1ff2:	66 1f       	adc	r22, r22
    1ff4:	77 1f       	adc	r23, r23
    1ff6:	db 01       	movw	r26, r22
    1ff8:	ca 01       	movw	r24, r20
    1ffa:	88 0f       	add	r24, r24
    1ffc:	99 1f       	adc	r25, r25
    1ffe:	aa 1f       	adc	r26, r26
    2000:	bb 1f       	adc	r27, r27
    2002:	88 0f       	add	r24, r24
    2004:	99 1f       	adc	r25, r25
    2006:	aa 1f       	adc	r26, r26
    2008:	bb 1f       	adc	r27, r27
    200a:	84 0f       	add	r24, r20
    200c:	95 1f       	adc	r25, r21
    200e:	a6 1f       	adc	r26, r22
    2010:	b7 1f       	adc	r27, r23
    2012:	8c 0d       	add	r24, r12
    2014:	9d 1d       	adc	r25, r13
    2016:	ae 1d       	adc	r26, r14
    2018:	bf 1d       	adc	r27, r15
    201a:	bc 01       	movw	r22, r24
    201c:	cd 01       	movw	r24, r26
    201e:	60 5f       	subi	r22, 0xF0	; 240
    2020:	7f 4f       	sbci	r23, 0xFF	; 255
    2022:	8f 4f       	sbci	r24, 0xFF	; 255
    2024:	9f 4f       	sbci	r25, 0xFF	; 255
    2026:	28 e1       	ldi	r18, 0x18	; 24
    2028:	30 e0       	ldi	r19, 0x00	; 0
    202a:	40 e0       	ldi	r20, 0x00	; 0
    202c:	50 e0       	ldi	r21, 0x00	; 0
    202e:	0e 94 ba 30 	call	0x6174	; 0x6174 <__udivmodsi4>
    2032:	ca 01       	movw	r24, r20
    2034:	b9 01       	movw	r22, r18
    2036:	0f c0       	rjmp	.+30     	; 0x2056 <pulseIn+0x158>
	unsigned long numloops = 0;
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
	
	// wait for any previous pulse to end
	while ((port->IN & pin_bm) == stateMask) {
		if (numloops++ == maxloops) { return 0; }
    2038:	60 e0       	ldi	r22, 0x00	; 0
    203a:	70 e0       	ldi	r23, 0x00	; 0
    203c:	cb 01       	movw	r24, r22
    203e:	0b c0       	rjmp	.+22     	; 0x2056 <pulseIn+0x158>
	}
	
	// wait for the pulse to start
	while ((port->IN & pin_bm) != stateMask) {
		if (numloops++ == maxloops) { return 0; }
    2040:	60 e0       	ldi	r22, 0x00	; 0
    2042:	70 e0       	ldi	r23, 0x00	; 0
    2044:	cb 01       	movw	r24, r22
    2046:	07 c0       	rjmp	.+14     	; 0x2056 <pulseIn+0x158>
	}
	
	// wait for the pulse to stop
	while ((port->IN & pin_bm) == stateMask) {
		if (numloops++ == maxloops) { return 0; }
    2048:	60 e0       	ldi	r22, 0x00	; 0
    204a:	70 e0       	ldi	r23, 0x00	; 0
    204c:	cb 01       	movw	r24, r22
    204e:	03 c0       	rjmp	.+6      	; 0x2056 <pulseIn+0x158>
    2050:	60 e0       	ldi	r22, 0x00	; 0
    2052:	70 e0       	ldi	r23, 0x00	; 0
    2054:	cb 01       	movw	r24, r22
	// convert the reading to microseconds. The loop has been determined
	// to be 20 clock cycles long and have about 16 clocks between the edge
	// and the start of the loop. There will be some error introduced by
	// the interrupt handlers.
	return clockCyclesToMicroseconds(width * 21 + 16);
    2056:	1f 91       	pop	r17
    2058:	0f 91       	pop	r16
    205a:	ff 90       	pop	r15
    205c:	ef 90       	pop	r14
    205e:	df 90       	pop	r13
    2060:	cf 90       	pop	r12
    2062:	bf 90       	pop	r11
    2064:	af 90       	pop	r10
    2066:	9f 90       	pop	r9
    2068:	8f 90       	pop	r8
    206a:	08 95       	ret

0000206c <SorterarmIsFinnished>:
	}
}

bool SorterarmIsFinnished(){
	return 0;
}
    206c:	80 e0       	ldi	r24, 0x00	; 0
    206e:	08 95       	ret

00002070 <StopSorterArm>:
	}
}

/* stop stepper */
void StopSorterArm()
{
    2070:	0f 93       	push	r16
    2072:	1f 93       	push	r17
    2074:	cf 93       	push	r28
    2076:	df 93       	push	r29
    2078:	1f 92       	push	r1
    207a:	cd b7       	in	r28, 0x3d	; 61
    207c:	de b7       	in	r29, 0x3e	; 62
	char data[] = { MOTOR_OFF };
    207e:	19 82       	std	Y+1, r1	; 0x01
	uint16_t motor_id = SORTER_MOTOR_ID;
	stepperWriteRegister(MOTOR_ENABLE_REG, data, sizeof(data) / sizeof(*data), motor_id, USARTE1);
    2080:	00 eb       	ldi	r16, 0xB0	; 176
    2082:	1a e0       	ldi	r17, 0x0A	; 10
    2084:	27 e0       	ldi	r18, 0x07	; 7
    2086:	41 e0       	ldi	r20, 0x01	; 1
    2088:	be 01       	movw	r22, r28
    208a:	6f 5f       	subi	r22, 0xFF	; 255
    208c:	7f 4f       	sbci	r23, 0xFF	; 255
    208e:	8c e4       	ldi	r24, 0x4C	; 76
    2090:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    2094:	0f 90       	pop	r0
    2096:	df 91       	pop	r29
    2098:	cf 91       	pop	r28
    209a:	1f 91       	pop	r17
    209c:	0f 91       	pop	r16
    209e:	08 95       	ret

000020a0 <SorterArmISR>:
volatile bool saIsLeft, saIsRight; // Sorterarm is links of rechts van zijn uiterste rijkweidte


// Interrupt ISR
void SorterArmISR(){
	if (!(PORTK_IN & sa1.switch_pin_left)){
    20a0:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    20a4:	86 fd       	sbrc	r24, 6
    20a6:	0e c0       	rjmp	.+28     	; 0x20c4 <SorterArmISR+0x24>
		DEBUG_OUT("----------------Stop sorter arm----------------\n");
    20a8:	60 ee       	ldi	r22, 0xE0	; 224
    20aa:	71 e2       	ldi	r23, 0x21	; 33
    20ac:	80 ea       	ldi	r24, 0xA0	; 160
    20ae:	99 e0       	ldi	r25, 0x09	; 9
    20b0:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		StopSorterArm();
    20b4:	0e 94 38 10 	call	0x2070	; 0x2070 <StopSorterArm>
		saIsLeft = true;
    20b8:	81 e0       	ldi	r24, 0x01	; 1
    20ba:	80 93 d1 23 	sts	0x23D1, r24	; 0x8023d1 <saIsLeft>
		saIsRight = false;
    20be:	10 92 d0 23 	sts	0x23D0, r1	; 0x8023d0 <saIsRight>
    20c2:	08 95       	ret
	}
	else if (!(PORTK_IN & sa1.switch_pin_right)){
    20c4:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    20c8:	88 23       	and	r24, r24
    20ca:	74 f0       	brlt	.+28     	; 0x20e8 <SorterArmISR+0x48>
		DEBUG_OUT("----------------Stop sorter arm----------------\n");
    20cc:	60 ee       	ldi	r22, 0xE0	; 224
    20ce:	71 e2       	ldi	r23, 0x21	; 33
    20d0:	80 ea       	ldi	r24, 0xA0	; 160
    20d2:	99 e0       	ldi	r25, 0x09	; 9
    20d4:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		StopSorterArm();
    20d8:	0e 94 38 10 	call	0x2070	; 0x2070 <StopSorterArm>
		saIsLeft = false;
    20dc:	10 92 d1 23 	sts	0x23D1, r1	; 0x8023d1 <saIsLeft>
		saIsRight = true;
    20e0:	81 e0       	ldi	r24, 0x01	; 1
    20e2:	80 93 d0 23 	sts	0x23D0, r24	; 0x8023d0 <saIsRight>
    20e6:	08 95       	ret
	}
	else {
		DEBUG_OUT("----------------Don't stop sorter arm----------------\n");
    20e8:	61 e1       	ldi	r22, 0x11	; 17
    20ea:	72 e2       	ldi	r23, 0x22	; 34
    20ec:	80 ea       	ldi	r24, 0xA0	; 160
    20ee:	99 e0       	ldi	r25, 0x09	; 9
    20f0:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		saIsLeft = false;
    20f4:	10 92 d1 23 	sts	0x23D1, r1	; 0x8023d1 <saIsLeft>
		saIsRight = false;
    20f8:	10 92 d0 23 	sts	0x23D0, r1	; 0x8023d0 <saIsRight>
    20fc:	08 95       	ret

000020fe <_Z17SorterarmLinksISRv>:


}

void SorterarmLinksISR() {
	saIsLeft = true;
    20fe:	81 e0       	ldi	r24, 0x01	; 1
    2100:	80 93 d1 23 	sts	0x23D1, r24	; 0x8023d1 <saIsLeft>
	saIsRight = false;
    2104:	10 92 d0 23 	sts	0x23D0, r1	; 0x8023d0 <saIsRight>
	StopSorterArm();
    2108:	0e 94 38 10 	call	0x2070	; 0x2070 <StopSorterArm>
    210c:	08 95       	ret

0000210e <_Z18SorterArmRechtsISRv>:
}

void SorterArmRechtsISR() {
	saIsLeft = false;
    210e:	10 92 d1 23 	sts	0x23D1, r1	; 0x8023d1 <saIsLeft>
	saIsRight = true;
    2112:	81 e0       	ldi	r24, 0x01	; 1
    2114:	80 93 d0 23 	sts	0x23D0, r24	; 0x8023d0 <saIsRight>
	StopSorterArm();
    2118:	0e 94 38 10 	call	0x2070	; 0x2070 <StopSorterArm>
    211c:	08 95       	ret

0000211e <SaSetInput>:


// Zet pinnen van de sorterarm als input-pullup
void SaSetInput(uint8_t switch_pin_left, uint8_t switch_pin_right)
{
	PORTK_DIR &= ~(switch_pin_left);		//pin set left as input
    211e:	e0 e2       	ldi	r30, 0x20	; 32
    2120:	f7 e0       	ldi	r31, 0x07	; 7
    2122:	90 81       	ld	r25, Z
    2124:	28 2f       	mov	r18, r24
    2126:	20 95       	com	r18
    2128:	92 23       	and	r25, r18
    212a:	90 83       	st	Z, r25
	PORTK_DIR &= ~(switch_pin_right);		//pin set right as input
    212c:	90 81       	ld	r25, Z
    212e:	26 2f       	mov	r18, r22
    2130:	20 95       	com	r18
    2132:	92 23       	and	r25, r18
    2134:	90 83       	st	Z, r25
	
	//Set the PINnCTRL of the left switch to PULLUP
	switch (switch_pin_left)				//pull-up
    2136:	88 30       	cpi	r24, 0x08	; 8
    2138:	29 f1       	breq	.+74     	; 0x2184 <SaSetInput+0x66>
    213a:	38 f4       	brcc	.+14     	; 0x214a <SaSetInput+0x2c>
    213c:	82 30       	cpi	r24, 0x02	; 2
    213e:	b1 f0       	breq	.+44     	; 0x216c <SaSetInput+0x4e>
    2140:	84 30       	cpi	r24, 0x04	; 4
    2142:	d1 f0       	breq	.+52     	; 0x2178 <SaSetInput+0x5a>
    2144:	81 30       	cpi	r24, 0x01	; 1
    2146:	d9 f5       	brne	.+118    	; 0x21be <SaSetInput+0xa0>
    2148:	0b c0       	rjmp	.+22     	; 0x2160 <SaSetInput+0x42>
    214a:	80 32       	cpi	r24, 0x20	; 32
    214c:	39 f1       	breq	.+78     	; 0x219c <SaSetInput+0x7e>
    214e:	18 f4       	brcc	.+6      	; 0x2156 <SaSetInput+0x38>
    2150:	80 31       	cpi	r24, 0x10	; 16
    2152:	f1 f0       	breq	.+60     	; 0x2190 <SaSetInput+0x72>
    2154:	34 c0       	rjmp	.+104    	; 0x21be <SaSetInput+0xa0>
    2156:	80 34       	cpi	r24, 0x40	; 64
    2158:	39 f1       	breq	.+78     	; 0x21a8 <SaSetInput+0x8a>
    215a:	80 38       	cpi	r24, 0x80	; 128
    215c:	59 f1       	breq	.+86     	; 0x21b4 <SaSetInput+0x96>
    215e:	2f c0       	rjmp	.+94     	; 0x21be <SaSetInput+0xa0>
	{
		case PIN0_bm: PORTK_PIN0CTRL |= PORT_OPC_PULLUP_gc; break;
    2160:	e0 e3       	ldi	r30, 0x30	; 48
    2162:	f7 e0       	ldi	r31, 0x07	; 7
    2164:	80 81       	ld	r24, Z
    2166:	88 61       	ori	r24, 0x18	; 24
    2168:	80 83       	st	Z, r24
    216a:	29 c0       	rjmp	.+82     	; 0x21be <SaSetInput+0xa0>
		case PIN1_bm: PORTK_PIN1CTRL |= PORT_OPC_PULLUP_gc; break;
    216c:	e1 e3       	ldi	r30, 0x31	; 49
    216e:	f7 e0       	ldi	r31, 0x07	; 7
    2170:	80 81       	ld	r24, Z
    2172:	88 61       	ori	r24, 0x18	; 24
    2174:	80 83       	st	Z, r24
    2176:	23 c0       	rjmp	.+70     	; 0x21be <SaSetInput+0xa0>
		case PIN2_bm: PORTK_PIN2CTRL |= PORT_OPC_PULLUP_gc; break;
    2178:	e2 e3       	ldi	r30, 0x32	; 50
    217a:	f7 e0       	ldi	r31, 0x07	; 7
    217c:	80 81       	ld	r24, Z
    217e:	88 61       	ori	r24, 0x18	; 24
    2180:	80 83       	st	Z, r24
    2182:	1d c0       	rjmp	.+58     	; 0x21be <SaSetInput+0xa0>
		case PIN3_bm: PORTK_PIN3CTRL |= PORT_OPC_PULLUP_gc; break;
    2184:	e3 e3       	ldi	r30, 0x33	; 51
    2186:	f7 e0       	ldi	r31, 0x07	; 7
    2188:	80 81       	ld	r24, Z
    218a:	88 61       	ori	r24, 0x18	; 24
    218c:	80 83       	st	Z, r24
    218e:	17 c0       	rjmp	.+46     	; 0x21be <SaSetInput+0xa0>
		case PIN4_bm: PORTK_PIN4CTRL |= PORT_OPC_PULLUP_gc; break;
    2190:	e4 e3       	ldi	r30, 0x34	; 52
    2192:	f7 e0       	ldi	r31, 0x07	; 7
    2194:	80 81       	ld	r24, Z
    2196:	88 61       	ori	r24, 0x18	; 24
    2198:	80 83       	st	Z, r24
    219a:	11 c0       	rjmp	.+34     	; 0x21be <SaSetInput+0xa0>
		case PIN5_bm: PORTK_PIN5CTRL |= PORT_OPC_PULLUP_gc; break;
    219c:	e5 e3       	ldi	r30, 0x35	; 53
    219e:	f7 e0       	ldi	r31, 0x07	; 7
    21a0:	80 81       	ld	r24, Z
    21a2:	88 61       	ori	r24, 0x18	; 24
    21a4:	80 83       	st	Z, r24
    21a6:	0b c0       	rjmp	.+22     	; 0x21be <SaSetInput+0xa0>
		case PIN6_bm: PORTK_PIN6CTRL |= PORT_OPC_PULLUP_gc; break;
    21a8:	e6 e3       	ldi	r30, 0x36	; 54
    21aa:	f7 e0       	ldi	r31, 0x07	; 7
    21ac:	80 81       	ld	r24, Z
    21ae:	88 61       	ori	r24, 0x18	; 24
    21b0:	80 83       	st	Z, r24
    21b2:	05 c0       	rjmp	.+10     	; 0x21be <SaSetInput+0xa0>
		case PIN7_bm: PORTK_PIN7CTRL |= PORT_OPC_PULLUP_gc; break;
    21b4:	e7 e3       	ldi	r30, 0x37	; 55
    21b6:	f7 e0       	ldi	r31, 0x07	; 7
    21b8:	80 81       	ld	r24, Z
    21ba:	88 61       	ori	r24, 0x18	; 24
    21bc:	80 83       	st	Z, r24
		default: break;
	}

	//Set the PINnCTRL of the right switch to PULLUP
	switch(switch_pin_right){
    21be:	68 30       	cpi	r22, 0x08	; 8
    21c0:	29 f1       	breq	.+74     	; 0x220c <SaSetInput+0xee>
    21c2:	38 f4       	brcc	.+14     	; 0x21d2 <SaSetInput+0xb4>
    21c4:	62 30       	cpi	r22, 0x02	; 2
    21c6:	b1 f0       	breq	.+44     	; 0x21f4 <SaSetInput+0xd6>
    21c8:	64 30       	cpi	r22, 0x04	; 4
    21ca:	d1 f0       	breq	.+52     	; 0x2200 <SaSetInput+0xe2>
    21cc:	61 30       	cpi	r22, 0x01	; 1
    21ce:	d9 f5       	brne	.+118    	; 0x2246 <SaSetInput+0x128>
    21d0:	0b c0       	rjmp	.+22     	; 0x21e8 <SaSetInput+0xca>
    21d2:	60 32       	cpi	r22, 0x20	; 32
    21d4:	39 f1       	breq	.+78     	; 0x2224 <SaSetInput+0x106>
    21d6:	18 f4       	brcc	.+6      	; 0x21de <SaSetInput+0xc0>
    21d8:	60 31       	cpi	r22, 0x10	; 16
    21da:	f1 f0       	breq	.+60     	; 0x2218 <SaSetInput+0xfa>
    21dc:	08 95       	ret
    21de:	60 34       	cpi	r22, 0x40	; 64
    21e0:	39 f1       	breq	.+78     	; 0x2230 <SaSetInput+0x112>
    21e2:	60 38       	cpi	r22, 0x80	; 128
    21e4:	59 f1       	breq	.+86     	; 0x223c <SaSetInput+0x11e>
    21e6:	08 95       	ret
		case PIN0_bm: PORTK_PIN0CTRL |= PORT_OPC_PULLUP_gc; break;
    21e8:	e0 e3       	ldi	r30, 0x30	; 48
    21ea:	f7 e0       	ldi	r31, 0x07	; 7
    21ec:	80 81       	ld	r24, Z
    21ee:	88 61       	ori	r24, 0x18	; 24
    21f0:	80 83       	st	Z, r24
    21f2:	08 95       	ret
		case PIN1_bm: PORTK_PIN1CTRL |= PORT_OPC_PULLUP_gc; break;
    21f4:	e1 e3       	ldi	r30, 0x31	; 49
    21f6:	f7 e0       	ldi	r31, 0x07	; 7
    21f8:	80 81       	ld	r24, Z
    21fa:	88 61       	ori	r24, 0x18	; 24
    21fc:	80 83       	st	Z, r24
    21fe:	08 95       	ret
		case PIN2_bm: PORTK_PIN2CTRL |= PORT_OPC_PULLUP_gc; break;
    2200:	e2 e3       	ldi	r30, 0x32	; 50
    2202:	f7 e0       	ldi	r31, 0x07	; 7
    2204:	80 81       	ld	r24, Z
    2206:	88 61       	ori	r24, 0x18	; 24
    2208:	80 83       	st	Z, r24
    220a:	08 95       	ret
		case PIN3_bm: PORTK_PIN3CTRL |= PORT_OPC_PULLUP_gc; break;
    220c:	e3 e3       	ldi	r30, 0x33	; 51
    220e:	f7 e0       	ldi	r31, 0x07	; 7
    2210:	80 81       	ld	r24, Z
    2212:	88 61       	ori	r24, 0x18	; 24
    2214:	80 83       	st	Z, r24
    2216:	08 95       	ret
		case PIN4_bm: PORTK_PIN4CTRL |= PORT_OPC_PULLUP_gc; break;
    2218:	e4 e3       	ldi	r30, 0x34	; 52
    221a:	f7 e0       	ldi	r31, 0x07	; 7
    221c:	80 81       	ld	r24, Z
    221e:	88 61       	ori	r24, 0x18	; 24
    2220:	80 83       	st	Z, r24
    2222:	08 95       	ret
		case PIN5_bm: PORTK_PIN5CTRL |= PORT_OPC_PULLUP_gc; break;
    2224:	e5 e3       	ldi	r30, 0x35	; 53
    2226:	f7 e0       	ldi	r31, 0x07	; 7
    2228:	80 81       	ld	r24, Z
    222a:	88 61       	ori	r24, 0x18	; 24
    222c:	80 83       	st	Z, r24
    222e:	08 95       	ret
		case PIN6_bm: PORTK_PIN6CTRL |= PORT_OPC_PULLUP_gc; break;
    2230:	e6 e3       	ldi	r30, 0x36	; 54
    2232:	f7 e0       	ldi	r31, 0x07	; 7
    2234:	80 81       	ld	r24, Z
    2236:	88 61       	ori	r24, 0x18	; 24
    2238:	80 83       	st	Z, r24
    223a:	08 95       	ret
		case PIN7_bm: PORTK_PIN7CTRL |= PORT_OPC_PULLUP_gc; break;
    223c:	e7 e3       	ldi	r30, 0x37	; 55
    223e:	f7 e0       	ldi	r31, 0x07	; 7
    2240:	80 81       	ld	r24, Z
    2242:	88 61       	ori	r24, 0x18	; 24
    2244:	80 83       	st	Z, r24
    2246:	08 95       	ret

00002248 <SaSetInterrupt>:


// Zet interrupts aan op de sorterarm pinnen
void SaSetInterrupt(uint8_t switch_pin_left, uint8_t switch_pin_right)
{
	PORTK_INT1MASK |= switch_pin_left;		//pin listen interrupt left
    2248:	eb e2       	ldi	r30, 0x2B	; 43
    224a:	f7 e0       	ldi	r31, 0x07	; 7
    224c:	90 81       	ld	r25, Z
    224e:	98 2b       	or	r25, r24
    2250:	90 83       	st	Z, r25
	PORTK_INT1MASK |= switch_pin_right;		//pin listen interrupt right
    2252:	90 81       	ld	r25, Z
    2254:	69 2b       	or	r22, r25
    2256:	60 83       	st	Z, r22

	switch (switch_pin_left)					//sense both edges
    2258:	84 30       	cpi	r24, 0x04	; 4
    225a:	09 f1       	breq	.+66     	; 0x229e <SaSetInterrupt+0x56>
    225c:	28 f4       	brcc	.+10     	; 0x2268 <SaSetInterrupt+0x20>
    225e:	81 30       	cpi	r24, 0x01	; 1
    2260:	41 f0       	breq	.+16     	; 0x2272 <SaSetInterrupt+0x2a>
    2262:	82 30       	cpi	r24, 0x02	; 2
    2264:	89 f0       	breq	.+34     	; 0x2288 <SaSetInterrupt+0x40>
    2266:	3b c0       	rjmp	.+118    	; 0x22de <SaSetInterrupt+0x96>
    2268:	88 30       	cpi	r24, 0x08	; 8
    226a:	21 f1       	breq	.+72     	; 0x22b4 <SaSetInterrupt+0x6c>
    226c:	80 31       	cpi	r24, 0x10	; 16
    226e:	69 f1       	breq	.+90     	; 0x22ca <SaSetInterrupt+0x82>
    2270:	36 c0       	rjmp	.+108    	; 0x22de <SaSetInterrupt+0x96>
	{
	case PIN0_bm: PORTK_PIN0CTRL |= PORT_ISC_FALLING_gc, PORTK_PIN1CTRL |= PORT_ISC_FALLING_gc; break;
    2272:	e0 e3       	ldi	r30, 0x30	; 48
    2274:	f7 e0       	ldi	r31, 0x07	; 7
    2276:	80 81       	ld	r24, Z
    2278:	82 60       	ori	r24, 0x02	; 2
    227a:	80 83       	st	Z, r24
    227c:	e1 e3       	ldi	r30, 0x31	; 49
    227e:	f7 e0       	ldi	r31, 0x07	; 7
    2280:	80 81       	ld	r24, Z
    2282:	82 60       	ori	r24, 0x02	; 2
    2284:	80 83       	st	Z, r24
    2286:	2b c0       	rjmp	.+86     	; 0x22de <SaSetInterrupt+0x96>
	case PIN1_bm: PORTK_PIN1CTRL |= PORT_ISC_FALLING_gc, PORTK_PIN2CTRL |= PORT_ISC_FALLING_gc; break;
    2288:	e1 e3       	ldi	r30, 0x31	; 49
    228a:	f7 e0       	ldi	r31, 0x07	; 7
    228c:	80 81       	ld	r24, Z
    228e:	82 60       	ori	r24, 0x02	; 2
    2290:	80 83       	st	Z, r24
    2292:	e2 e3       	ldi	r30, 0x32	; 50
    2294:	f7 e0       	ldi	r31, 0x07	; 7
    2296:	80 81       	ld	r24, Z
    2298:	82 60       	ori	r24, 0x02	; 2
    229a:	80 83       	st	Z, r24
    229c:	20 c0       	rjmp	.+64     	; 0x22de <SaSetInterrupt+0x96>
	case PIN2_bm: PORTK_PIN2CTRL |= PORT_ISC_FALLING_gc, PORTK_PIN3CTRL |= PORT_ISC_FALLING_gc; break;
    229e:	e2 e3       	ldi	r30, 0x32	; 50
    22a0:	f7 e0       	ldi	r31, 0x07	; 7
    22a2:	80 81       	ld	r24, Z
    22a4:	82 60       	ori	r24, 0x02	; 2
    22a6:	80 83       	st	Z, r24
    22a8:	e3 e3       	ldi	r30, 0x33	; 51
    22aa:	f7 e0       	ldi	r31, 0x07	; 7
    22ac:	80 81       	ld	r24, Z
    22ae:	82 60       	ori	r24, 0x02	; 2
    22b0:	80 83       	st	Z, r24
    22b2:	15 c0       	rjmp	.+42     	; 0x22de <SaSetInterrupt+0x96>
	case PIN3_bm: PORTK_PIN2CTRL |= PORT_ISC_FALLING_gc, PORTK_PIN4CTRL |= PORT_ISC_FALLING_gc; break;
    22b4:	e2 e3       	ldi	r30, 0x32	; 50
    22b6:	f7 e0       	ldi	r31, 0x07	; 7
    22b8:	80 81       	ld	r24, Z
    22ba:	82 60       	ori	r24, 0x02	; 2
    22bc:	80 83       	st	Z, r24
    22be:	e4 e3       	ldi	r30, 0x34	; 52
    22c0:	f7 e0       	ldi	r31, 0x07	; 7
    22c2:	80 81       	ld	r24, Z
    22c4:	82 60       	ori	r24, 0x02	; 2
    22c6:	80 83       	st	Z, r24
    22c8:	0a c0       	rjmp	.+20     	; 0x22de <SaSetInterrupt+0x96>
	case PIN4_bm: PORTK_PIN2CTRL |= PORT_ISC_FALLING_gc, PORTK_PIN5CTRL |= PORT_ISC_FALLING_gc; break;
    22ca:	e2 e3       	ldi	r30, 0x32	; 50
    22cc:	f7 e0       	ldi	r31, 0x07	; 7
    22ce:	80 81       	ld	r24, Z
    22d0:	82 60       	ori	r24, 0x02	; 2
    22d2:	80 83       	st	Z, r24
    22d4:	e5 e3       	ldi	r30, 0x35	; 53
    22d6:	f7 e0       	ldi	r31, 0x07	; 7
    22d8:	80 81       	ld	r24, Z
    22da:	82 60       	ori	r24, 0x02	; 2
    22dc:	80 83       	st	Z, r24
	}

	PORTK_INTCTRL |= PORT_INT1LVL0_bm;	//enable interrupt on PORTK
    22de:	e9 e2       	ldi	r30, 0x29	; 41
    22e0:	f7 e0       	ldi	r31, 0x07	; 7
    22e2:	80 81       	ld	r24, Z
    22e4:	84 60       	ori	r24, 0x04	; 4
    22e6:	80 83       	st	Z, r24
    22e8:	08 95       	ret

000022ea <ConfigSorterArm>:
bool SorterarmIsFinnished(){
	return 0;
}

bool ConfigSorterArm(){
	SaSetInput(sa1.switch_pin_left, sa1.switch_pin_right);
    22ea:	60 e8       	ldi	r22, 0x80	; 128
    22ec:	80 e4       	ldi	r24, 0x40	; 64
    22ee:	0e 94 8f 10 	call	0x211e	; 0x211e <SaSetInput>
    22f2:	2f e7       	ldi	r18, 0x7F	; 127
    22f4:	82 e3       	ldi	r24, 0x32	; 50
    22f6:	92 e0       	ldi	r25, 0x02	; 2
    22f8:	21 50       	subi	r18, 0x01	; 1
    22fa:	80 40       	sbci	r24, 0x00	; 0
    22fc:	90 40       	sbci	r25, 0x00	; 0
    22fe:	e1 f7       	brne	.-8      	; 0x22f8 <ConfigSorterArm+0xe>
    2300:	00 c0       	rjmp	.+0      	; 0x2302 <ConfigSorterArm+0x18>
    2302:	00 00       	nop
	_delay_ms(30); // Debounce tijd
	
	bool Start = 0; // Sorterarm mag starten of niet
	
	if (!(PORTK_IN & sa1.switch_pin_left) && (saDirection == 1)){ // Sorterarm is links en wil naar links, niet mogelijk
    2304:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2308:	86 fd       	sbrc	r24, 6
    230a:	27 c0       	rjmp	.+78     	; 0x235a <ConfigSorterArm+0x70>
    230c:	80 91 d2 23 	lds	r24, 0x23D2	; 0x8023d2 <saDirection>
    2310:	81 11       	cpse	r24, r1
    2312:	28 c0       	rjmp	.+80     	; 0x2364 <ConfigSorterArm+0x7a>
    2314:	22 c0       	rjmp	.+68     	; 0x235a <ConfigSorterArm+0x70>
		saIsLeft = true;
		Start = 0;
	}
	else if (!(PORTK_IN & sa1.switch_pin_left) && (saDirection == 0)){ // Sorterarm is links en wil naar rechts, mogelijk
    2316:	80 91 d2 23 	lds	r24, 0x23D2	; 0x8023d2 <saDirection>
    231a:	81 11       	cpse	r24, r1
    231c:	27 c0       	rjmp	.+78     	; 0x236c <ConfigSorterArm+0x82>
    231e:	15 c0       	rjmp	.+42     	; 0x234a <ConfigSorterArm+0x60>
		Start = 1;
	}
	else if ((saIsLeft == true) && (saIsRight == true)){
    2320:	80 91 d0 23 	lds	r24, 0x23D0	; 0x8023d0 <saIsRight>
    2324:	81 11       	cpse	r24, r1
    2326:	17 c0       	rjmp	.+46     	; 0x2356 <ConfigSorterArm+0x6c>
    2328:	25 c0       	rjmp	.+74     	; 0x2374 <ConfigSorterArm+0x8a>
		Start = 0; // Bijde zijn waar, is niet mogelijk
	}
	else if (!(PORTK_IN & sa1.switch_pin_right) && (saDirection == 1)){ // Sorterarm is rechts en wil naar links, mogelijk
    232a:	80 91 d2 23 	lds	r24, 0x23D2	; 0x8023d2 <saDirection>
    232e:	81 11       	cpse	r24, r1
    2330:	0c c0       	rjmp	.+24     	; 0x234a <ConfigSorterArm+0x60>
    2332:	3a c0       	rjmp	.+116    	; 0x23a8 <ConfigSorterArm+0xbe>
		Start = 1;
	}
	else if (!(PORTK_IN & sa1.switch_pin_right) && (saDirection == 0)){ // Sorterarm is rechts en wil naar rechts, niet mogelijk
    2334:	80 91 d2 23 	lds	r24, 0x23D2	; 0x8023d2 <saDirection>
    2338:	81 11       	cpse	r24, r1
    233a:	29 c0       	rjmp	.+82     	; 0x238e <ConfigSorterArm+0xa4>
    233c:	24 c0       	rjmp	.+72     	; 0x2386 <ConfigSorterArm+0x9c>
		saIsRight = true;
		Start = 0;
	}
	else if ((PORTK_IN & sa1.switch_pin_left) && (PORTK_IN & sa1.switch_pin_right)){ // Sorterarm is niet links of rechts, mogelijk
    233e:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2342:	88 23       	and	r24, r24
    2344:	54 f1       	brlt	.+84     	; 0x239a <ConfigSorterArm+0xb0>
	if (Start == 1){
		SaSetInterrupt(sa1.switch_pin_left, sa1.switch_pin_right); // Stel Sorterarm in om interrupts te genereren 
		return 1; // Sorteram mag starten
	}
	else {
		return 0; // Sorterarm mag niet starten
    2346:	80 e0       	ldi	r24, 0x00	; 0
    2348:	08 95       	ret
		saIsRight = false;
		Start = 1;
	}
		
	if (Start == 1){
		SaSetInterrupt(sa1.switch_pin_left, sa1.switch_pin_right); // Stel Sorterarm in om interrupts te genereren 
    234a:	60 e8       	ldi	r22, 0x80	; 128
    234c:	80 e4       	ldi	r24, 0x40	; 64
    234e:	0e 94 24 11 	call	0x2248	; 0x2248 <SaSetInterrupt>
		return 1; // Sorteram mag starten
    2352:	81 e0       	ldi	r24, 0x01	; 1
    2354:	08 95       	ret
	}
	else {
		return 0; // Sorterarm mag niet starten
    2356:	80 e0       	ldi	r24, 0x00	; 0
    2358:	08 95       	ret
	
	if (!(PORTK_IN & sa1.switch_pin_left) && (saDirection == 1)){ // Sorterarm is links en wil naar links, niet mogelijk
		saIsLeft = true;
		Start = 0;
	}
	else if (!(PORTK_IN & sa1.switch_pin_left) && (saDirection == 0)){ // Sorterarm is links en wil naar rechts, mogelijk
    235a:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    235e:	86 ff       	sbrs	r24, 6
    2360:	da cf       	rjmp	.-76     	; 0x2316 <ConfigSorterArm+0x2c>
    2362:	04 c0       	rjmp	.+8      	; 0x236c <ConfigSorterArm+0x82>
	_delay_ms(30); // Debounce tijd
	
	bool Start = 0; // Sorterarm mag starten of niet
	
	if (!(PORTK_IN & sa1.switch_pin_left) && (saDirection == 1)){ // Sorterarm is links en wil naar links, niet mogelijk
		saIsLeft = true;
    2364:	81 e0       	ldi	r24, 0x01	; 1
    2366:	80 93 d1 23 	sts	0x23D1, r24	; 0x8023d1 <saIsLeft>
    236a:	1c c0       	rjmp	.+56     	; 0x23a4 <ConfigSorterArm+0xba>
		Start = 0;
	}
	else if (!(PORTK_IN & sa1.switch_pin_left) && (saDirection == 0)){ // Sorterarm is links en wil naar rechts, mogelijk
		Start = 1;
	}
	else if ((saIsLeft == true) && (saIsRight == true)){
    236c:	80 91 d1 23 	lds	r24, 0x23D1	; 0x8023d1 <saIsLeft>
    2370:	81 11       	cpse	r24, r1
    2372:	d6 cf       	rjmp	.-84     	; 0x2320 <ConfigSorterArm+0x36>
		Start = 0; // Bijde zijn waar, is niet mogelijk
	}
	else if (!(PORTK_IN & sa1.switch_pin_right) && (saDirection == 1)){ // Sorterarm is rechts en wil naar links, mogelijk
    2374:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2378:	88 23       	and	r24, r24
    237a:	bc f6       	brge	.-82     	; 0x232a <ConfigSorterArm+0x40>
		Start = 1;
	}
	else if (!(PORTK_IN & sa1.switch_pin_right) && (saDirection == 0)){ // Sorterarm is rechts en wil naar rechts, niet mogelijk
    237c:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2380:	88 23       	and	r24, r24
    2382:	c4 f6       	brge	.-80     	; 0x2334 <ConfigSorterArm+0x4a>
    2384:	04 c0       	rjmp	.+8      	; 0x238e <ConfigSorterArm+0xa4>
		saIsRight = true;
    2386:	81 e0       	ldi	r24, 0x01	; 1
    2388:	80 93 d0 23 	sts	0x23D0, r24	; 0x8023d0 <saIsRight>
    238c:	0b c0       	rjmp	.+22     	; 0x23a4 <ConfigSorterArm+0xba>
		Start = 0;
	}
	else if ((PORTK_IN & sa1.switch_pin_left) && (PORTK_IN & sa1.switch_pin_right)){ // Sorterarm is niet links of rechts, mogelijk
    238e:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2392:	86 fd       	sbrc	r24, 6
    2394:	d4 cf       	rjmp	.-88     	; 0x233e <ConfigSorterArm+0x54>
	if (Start == 1){
		SaSetInterrupt(sa1.switch_pin_left, sa1.switch_pin_right); // Stel Sorterarm in om interrupts te genereren 
		return 1; // Sorteram mag starten
	}
	else {
		return 0; // Sorterarm mag niet starten
    2396:	80 e0       	ldi	r24, 0x00	; 0
    2398:	08 95       	ret
	else if (!(PORTK_IN & sa1.switch_pin_right) && (saDirection == 0)){ // Sorterarm is rechts en wil naar rechts, niet mogelijk
		saIsRight = true;
		Start = 0;
	}
	else if ((PORTK_IN & sa1.switch_pin_left) && (PORTK_IN & sa1.switch_pin_right)){ // Sorterarm is niet links of rechts, mogelijk
		saIsLeft = false;
    239a:	10 92 d1 23 	sts	0x23D1, r1	; 0x8023d1 <saIsLeft>
		saIsRight = false;
    239e:	10 92 d0 23 	sts	0x23D0, r1	; 0x8023d0 <saIsRight>
    23a2:	d3 cf       	rjmp	.-90     	; 0x234a <ConfigSorterArm+0x60>
	if (Start == 1){
		SaSetInterrupt(sa1.switch_pin_left, sa1.switch_pin_right); // Stel Sorterarm in om interrupts te genereren 
		return 1; // Sorteram mag starten
	}
	else {
		return 0; // Sorterarm mag niet starten
    23a4:	80 e0       	ldi	r24, 0x00	; 0
    23a6:	08 95       	ret
		Start = 0; // Bijde zijn waar, is niet mogelijk
	}
	else if (!(PORTK_IN & sa1.switch_pin_right) && (saDirection == 1)){ // Sorterarm is rechts en wil naar links, mogelijk
		Start = 1;
	}
	else if (!(PORTK_IN & sa1.switch_pin_right) && (saDirection == 0)){ // Sorterarm is rechts en wil naar rechts, niet mogelijk
    23a8:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    23ac:	88 23       	and	r24, r24
    23ae:	5c f7       	brge	.-42     	; 0x2386 <ConfigSorterArm+0x9c>
    23b0:	ee cf       	rjmp	.-36     	; 0x238e <ConfigSorterArm+0xa4>

000023b2 <MoveSorterArm>:
}


/* beweeg stepper oneindig */
void MoveSorterArm(bool direction)
{
    23b2:	ff 92       	push	r15
    23b4:	0f 93       	push	r16
    23b6:	1f 93       	push	r17
    23b8:	cf 93       	push	r28
    23ba:	df 93       	push	r29
    23bc:	cd b7       	in	r28, 0x3d	; 61
    23be:	de b7       	in	r29, 0x3e	; 62
    23c0:	28 97       	sbiw	r28, 0x08	; 8
    23c2:	cd bf       	out	0x3d, r28	; 61
    23c4:	de bf       	out	0x3e, r29	; 62
    23c6:	f8 2e       	mov	r15, r24
	if (ConfigSorterArm() == 1){
    23c8:	0e 94 75 11 	call	0x22ea	; 0x22ea <ConfigSorterArm>
    23cc:	88 23       	and	r24, r24
    23ce:	21 f1       	breq	.+72     	; 0x2418 <MoveSorterArm+0x66>
		saDirection = direction;
    23d0:	f0 92 d2 23 	sts	0x23D2, r15	; 0x8023d2 <saDirection>
		uint16_t motor_id = SORTER_MOTOR_ID;
		uint16_t motor_speed = 300;
		uint16_t steps = 5000;

		char directiondata[] = { direction };
    23d4:	f8 86       	std	Y+8, r15	; 0x08
		stepperWriteRegister(DIRECTION_REG, directiondata, sizeof(directiondata) / sizeof(*directiondata), motor_id, USARTE1);
    23d6:	00 eb       	ldi	r16, 0xB0	; 176
    23d8:	1a e0       	ldi	r17, 0x0A	; 10
    23da:	27 e0       	ldi	r18, 0x07	; 7
    23dc:	41 e0       	ldi	r20, 0x01	; 1
    23de:	be 01       	movw	r22, r28
    23e0:	68 5f       	subi	r22, 0xF8	; 248
    23e2:	7f 4f       	sbci	r23, 0xFF	; 255
    23e4:	8a e4       	ldi	r24, 0x4A	; 74
    23e6:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
		char data[] = { (uint8_t)(motor_speed >> 8),(uint8_t)motor_speed,(uint8_t)(steps >> 8),(uint8_t)steps,direction,MOTOR_STEP_FULL,MOTOR_ON };
    23ea:	be 01       	movw	r22, r28
    23ec:	6f 5f       	subi	r22, 0xFF	; 255
    23ee:	7f 4f       	sbci	r23, 0xFF	; 255
    23f0:	87 e0       	ldi	r24, 0x07	; 7
    23f2:	fb 01       	movw	r30, r22
    23f4:	11 92       	st	Z+, r1
    23f6:	8a 95       	dec	r24
    23f8:	e9 f7       	brne	.-6      	; 0x23f4 <MoveSorterArm+0x42>
    23fa:	81 e0       	ldi	r24, 0x01	; 1
    23fc:	8f 83       	std	Y+7, r24	; 0x07
    23fe:	89 83       	std	Y+1, r24	; 0x01
    2400:	8c e2       	ldi	r24, 0x2C	; 44
    2402:	8a 83       	std	Y+2, r24	; 0x02
    2404:	83 e1       	ldi	r24, 0x13	; 19
    2406:	8b 83       	std	Y+3, r24	; 0x03
    2408:	88 e8       	ldi	r24, 0x88	; 136
    240a:	8c 83       	std	Y+4, r24	; 0x04
    240c:	fd 82       	std	Y+5, r15	; 0x05
		stepperWriteRegister(STEPS_PS_HREG, data, sizeof(data) / sizeof(*data), motor_id, USARTE1);
    240e:	27 e0       	ldi	r18, 0x07	; 7
    2410:	47 e0       	ldi	r20, 0x07	; 7
    2412:	86 e4       	ldi	r24, 0x46	; 70
    2414:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
		}

	/* https://stackoverflow.com/questions/11193800/c-bit-operations-copy-one-bit-from-one-byte-to-another-byte */
	// sa_direction = (sa_direction & ~(sa->switch_pin)) | (((uint8_t)direction << __builtin_ctz(sa->switch_pin)) & sa->switch_pin);
}
    2418:	28 96       	adiw	r28, 0x08	; 8
    241a:	cd bf       	out	0x3d, r28	; 61
    241c:	de bf       	out	0x3e, r29	; 62
    241e:	df 91       	pop	r29
    2420:	cf 91       	pop	r28
    2422:	1f 91       	pop	r17
    2424:	0f 91       	pop	r16
    2426:	ff 90       	pop	r15
    2428:	08 95       	ret

0000242a <HomeSorterArm>:
}


void HomeSorterArm()
{
	while (saIsLeft == false) {
    242a:	80 91 d1 23 	lds	r24, 0x23D1	; 0x8023d1 <saIsLeft>
    242e:	88 23       	and	r24, r24
    2430:	29 f0       	breq	.+10     	; 0x243c <HomeSorterArm+0x12>
		MoveSorterArm(0);
	}
	


	while (saIsRight == false) {
    2432:	80 91 d0 23 	lds	r24, 0x23D0	; 0x8023d0 <saIsRight>
    2436:	88 23       	and	r24, r24
    2438:	49 f0       	breq	.+18     	; 0x244c <HomeSorterArm+0x22>
    243a:	08 95       	ret


void HomeSorterArm()
{
	while (saIsLeft == false) {
		MoveSorterArm(0);
    243c:	80 e0       	ldi	r24, 0x00	; 0
    243e:	0e 94 d9 11 	call	0x23b2	; 0x23b2 <MoveSorterArm>
}


void HomeSorterArm()
{
	while (saIsLeft == false) {
    2442:	80 91 d1 23 	lds	r24, 0x23D1	; 0x8023d1 <saIsLeft>
    2446:	88 23       	and	r24, r24
    2448:	c9 f3       	breq	.-14     	; 0x243c <HomeSorterArm+0x12>
    244a:	f3 cf       	rjmp	.-26     	; 0x2432 <HomeSorterArm+0x8>
	}
	


	while (saIsRight == false) {
		MoveSorterArm(1);
    244c:	81 e0       	ldi	r24, 0x01	; 1
    244e:	0e 94 d9 11 	call	0x23b2	; 0x23b2 <MoveSorterArm>
		MoveSorterArm(0);
	}
	


	while (saIsRight == false) {
    2452:	80 91 d0 23 	lds	r24, 0x23D0	; 0x8023d0 <saIsRight>
    2456:	88 23       	and	r24, r24
    2458:	c9 f3       	breq	.-14     	; 0x244c <HomeSorterArm+0x22>
    245a:	08 95       	ret

0000245c <MoveSorterArmTo>:

	/* https://stackoverflow.com/questions/11193800/c-bit-operations-copy-one-bit-from-one-byte-to-another-byte */
	// sa_direction = (sa_direction & ~(sa->switch_pin)) | (((uint8_t)direction << __builtin_ctz(sa->switch_pin)) & sa->switch_pin);
}

void MoveSorterArmTo(uint16_t toPosition){
    245c:	df 92       	push	r13
    245e:	ef 92       	push	r14
    2460:	ff 92       	push	r15
    2462:	0f 93       	push	r16
    2464:	1f 93       	push	r17
    2466:	cf 93       	push	r28
    2468:	df 93       	push	r29
    246a:	cd b7       	in	r28, 0x3d	; 61
    246c:	de b7       	in	r29, 0x3e	; 62
    246e:	28 97       	sbiw	r28, 0x08	; 8
    2470:	cd bf       	out	0x3d, r28	; 61
    2472:	de bf       	out	0x3e, r29	; 62
    2474:	8c 01       	movw	r16, r24
	bool direction;
	uint16_t steps;
	
	if (ConfigSorterArm() == 1){
    2476:	0e 94 75 11 	call	0x22ea	; 0x22ea <ConfigSorterArm>
    247a:	88 23       	and	r24, r24
    247c:	69 f1       	breq	.+90     	; 0x24d8 <MoveSorterArmTo+0x7c>
	
		if (toPosition <= sa1.position){
    247e:	01 15       	cp	r16, r1
    2480:	11 05       	cpc	r17, r1
    2482:	31 f0       	breq	.+12     	; 0x2490 <MoveSorterArmTo+0x34>
			direction = 1;
			steps = toPosition - sa1.position;
		}
		else if (toPosition >= sa1.position){
			direction = 0;
			steps = sa1.position - toPosition;
    2484:	ee 24       	eor	r14, r14
    2486:	ff 24       	eor	r15, r15
    2488:	e0 1a       	sub	r14, r16
    248a:	f1 0a       	sbc	r15, r17
		if (toPosition <= sa1.position){
			direction = 1;
			steps = toPosition - sa1.position;
		}
		else if (toPosition >= sa1.position){
			direction = 0;
    248c:	d1 2c       	mov	r13, r1
    248e:	04 c0       	rjmp	.+8      	; 0x2498 <MoveSorterArmTo+0x3c>
	
	if (ConfigSorterArm() == 1){
	
		if (toPosition <= sa1.position){
			direction = 1;
			steps = toPosition - sa1.position;
    2490:	e1 2c       	mov	r14, r1
    2492:	f1 2c       	mov	r15, r1
	uint16_t steps;
	
	if (ConfigSorterArm() == 1){
	
		if (toPosition <= sa1.position){
			direction = 1;
    2494:	dd 24       	eor	r13, r13
    2496:	d3 94       	inc	r13
		}
	
		uint16_t motor_id = SORTER_MOTOR_ID;
		uint16_t motor_speed = 400;
	
		char directiondata[] = { direction };
    2498:	d8 86       	std	Y+8, r13	; 0x08
		stepperWriteRegister(DIRECTION_REG, directiondata, sizeof(directiondata) / sizeof(*directiondata), motor_id, USARTE1);
    249a:	00 eb       	ldi	r16, 0xB0	; 176
    249c:	1a e0       	ldi	r17, 0x0A	; 10
    249e:	27 e0       	ldi	r18, 0x07	; 7
    24a0:	41 e0       	ldi	r20, 0x01	; 1
    24a2:	be 01       	movw	r22, r28
    24a4:	68 5f       	subi	r22, 0xF8	; 248
    24a6:	7f 4f       	sbci	r23, 0xFF	; 255
    24a8:	8a e4       	ldi	r24, 0x4A	; 74
    24aa:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
		char data[] = { (uint8_t)(motor_speed >> 8),(uint8_t)motor_speed,(uint8_t)(steps >> 8),(uint8_t)steps,direction,MOTOR_STEP_FULL,MOTOR_ON };
    24ae:	be 01       	movw	r22, r28
    24b0:	6f 5f       	subi	r22, 0xFF	; 255
    24b2:	7f 4f       	sbci	r23, 0xFF	; 255
    24b4:	87 e0       	ldi	r24, 0x07	; 7
    24b6:	fb 01       	movw	r30, r22
    24b8:	11 92       	st	Z+, r1
    24ba:	8a 95       	dec	r24
    24bc:	e9 f7       	brne	.-6      	; 0x24b8 <MoveSorterArmTo+0x5c>
    24be:	81 e0       	ldi	r24, 0x01	; 1
    24c0:	8f 83       	std	Y+7, r24	; 0x07
    24c2:	89 83       	std	Y+1, r24	; 0x01
    24c4:	80 e9       	ldi	r24, 0x90	; 144
    24c6:	8a 83       	std	Y+2, r24	; 0x02
    24c8:	fb 82       	std	Y+3, r15	; 0x03
    24ca:	ec 82       	std	Y+4, r14	; 0x04
    24cc:	dd 82       	std	Y+5, r13	; 0x05
		stepperWriteRegister(STEPS_PS_HREG, data, sizeof(data) / sizeof(*data), motor_id, USARTE1);
    24ce:	27 e0       	ldi	r18, 0x07	; 7
    24d0:	47 e0       	ldi	r20, 0x07	; 7
    24d2:	86 e4       	ldi	r24, 0x46	; 70
    24d4:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	}
}
    24d8:	28 96       	adiw	r28, 0x08	; 8
    24da:	cd bf       	out	0x3d, r28	; 61
    24dc:	de bf       	out	0x3e, r29	; 62
    24de:	df 91       	pop	r29
    24e0:	cf 91       	pop	r28
    24e2:	1f 91       	pop	r17
    24e4:	0f 91       	pop	r16
    24e6:	ff 90       	pop	r15
    24e8:	ef 90       	pop	r14
    24ea:	df 90       	pop	r13
    24ec:	08 95       	ret

000024ee <MoveSorterArmDistance>:

void MoveSorterArmDistance(bool direction, uint16_t steps){
    24ee:	df 92       	push	r13
    24f0:	ef 92       	push	r14
    24f2:	ff 92       	push	r15
    24f4:	0f 93       	push	r16
    24f6:	1f 93       	push	r17
    24f8:	cf 93       	push	r28
    24fa:	df 93       	push	r29
    24fc:	cd b7       	in	r28, 0x3d	; 61
    24fe:	de b7       	in	r29, 0x3e	; 62
    2500:	28 97       	sbiw	r28, 0x08	; 8
    2502:	cd bf       	out	0x3d, r28	; 61
    2504:	de bf       	out	0x3e, r29	; 62
    2506:	f8 2e       	mov	r15, r24
    2508:	e6 2e       	mov	r14, r22
    250a:	d7 2e       	mov	r13, r23
	
	if (ConfigSorterArm() == 1){
    250c:	0e 94 75 11 	call	0x22ea	; 0x22ea <ConfigSorterArm>
    2510:	88 23       	and	r24, r24
    2512:	01 f1       	breq	.+64     	; 0x2554 <MoveSorterArmDistance+0x66>
	uint16_t motor_id = SORTER_MOTOR_ID;
	uint16_t motor_speed = 300;

	char directiondata[] = { direction };
    2514:	f8 86       	std	Y+8, r15	; 0x08
	stepperWriteRegister(DIRECTION_REG, directiondata, sizeof(directiondata) / sizeof(*directiondata), motor_id, USARTE1);
    2516:	00 eb       	ldi	r16, 0xB0	; 176
    2518:	1a e0       	ldi	r17, 0x0A	; 10
    251a:	27 e0       	ldi	r18, 0x07	; 7
    251c:	41 e0       	ldi	r20, 0x01	; 1
    251e:	be 01       	movw	r22, r28
    2520:	68 5f       	subi	r22, 0xF8	; 248
    2522:	7f 4f       	sbci	r23, 0xFF	; 255
    2524:	8a e4       	ldi	r24, 0x4A	; 74
    2526:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	char data[] = { (uint8_t)(motor_speed >> 8),(uint8_t)motor_speed,(uint8_t)(steps >> 8),(uint8_t)steps,direction,MOTOR_STEP_FULL,MOTOR_ON };
    252a:	be 01       	movw	r22, r28
    252c:	6f 5f       	subi	r22, 0xFF	; 255
    252e:	7f 4f       	sbci	r23, 0xFF	; 255
    2530:	87 e0       	ldi	r24, 0x07	; 7
    2532:	fb 01       	movw	r30, r22
    2534:	11 92       	st	Z+, r1
    2536:	8a 95       	dec	r24
    2538:	e9 f7       	brne	.-6      	; 0x2534 <MoveSorterArmDistance+0x46>
    253a:	81 e0       	ldi	r24, 0x01	; 1
    253c:	8f 83       	std	Y+7, r24	; 0x07
    253e:	89 83       	std	Y+1, r24	; 0x01
    2540:	8c e2       	ldi	r24, 0x2C	; 44
    2542:	8a 83       	std	Y+2, r24	; 0x02
    2544:	db 82       	std	Y+3, r13	; 0x03
    2546:	ec 82       	std	Y+4, r14	; 0x04
    2548:	fd 82       	std	Y+5, r15	; 0x05
	stepperWriteRegister(STEPS_PS_HREG, data, sizeof(data) / sizeof(*data), motor_id, USARTE1);
    254a:	27 e0       	ldi	r18, 0x07	; 7
    254c:	47 e0       	ldi	r20, 0x07	; 7
    254e:	86 e4       	ldi	r24, 0x46	; 70
    2550:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	}
}
    2554:	28 96       	adiw	r28, 0x08	; 8
    2556:	cd bf       	out	0x3d, r28	; 61
    2558:	de bf       	out	0x3e, r29	; 62
    255a:	df 91       	pop	r29
    255c:	cf 91       	pop	r28
    255e:	1f 91       	pop	r17
    2560:	0f 91       	pop	r16
    2562:	ff 90       	pop	r15
    2564:	ef 90       	pop	r14
    2566:	df 90       	pop	r13
    2568:	08 95       	ret

0000256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>:
#include "Stepperdriver.h"



void stepperWriteRegister(uint8_t address, const char* data, uint8_t length, uint8_t motorID, USART_struct &USART)
{
    256a:	cf 92       	push	r12
    256c:	df 92       	push	r13
    256e:	ef 92       	push	r14
    2570:	ff 92       	push	r15
    2572:	0f 93       	push	r16
    2574:	1f 93       	push	r17
    2576:	cf 93       	push	r28
    2578:	df 93       	push	r29
    257a:	d8 2e       	mov	r13, r24
    257c:	7b 01       	movw	r14, r22
    257e:	d4 2f       	mov	r29, r20
    2580:	c2 2e       	mov	r12, r18
	cli(); //global interrupt disable, this function is not re-entrant and should not be interrupted
    2582:	f8 94       	cli
	uint8_t checksum = 0xFF-motorID-(length+3)-address;
    2584:	cc ef       	ldi	r28, 0xFC	; 252
    2586:	c8 1b       	sub	r28, r24
    2588:	c4 1b       	sub	r28, r20
    258a:	c2 1b       	sub	r28, r18
	for(uint8_t i = 0; i < length; i++)
    258c:	44 23       	and	r20, r20
    258e:	69 f0       	breq	.+26     	; 0x25aa <_Z20stepperWriteRegisterhPKchhR12USART_struct+0x40>
    2590:	fb 01       	movw	r30, r22
    2592:	2f ef       	ldi	r18, 0xFF	; 255
    2594:	24 0f       	add	r18, r20
    2596:	30 e0       	ldi	r19, 0x00	; 0
    2598:	2f 5f       	subi	r18, 0xFF	; 255
    259a:	3f 4f       	sbci	r19, 0xFF	; 255
    259c:	26 0f       	add	r18, r22
    259e:	37 1f       	adc	r19, r23
	{
		checksum = checksum - data[i];
    25a0:	81 91       	ld	r24, Z+
    25a2:	c8 1b       	sub	r28, r24

void stepperWriteRegister(uint8_t address, const char* data, uint8_t length, uint8_t motorID, USART_struct &USART)
{
	cli(); //global interrupt disable, this function is not re-entrant and should not be interrupted
	uint8_t checksum = 0xFF-motorID-(length+3)-address;
	for(uint8_t i = 0; i < length; i++)
    25a4:	e2 17       	cp	r30, r18
    25a6:	f3 07       	cpc	r31, r19
    25a8:	d9 f7       	brne	.-10     	; 0x25a0 <_Z20stepperWriteRegisterhPKchhR12USART_struct+0x36>
	{
		checksum = checksum - data[i];
	}
	
	USART_Transmit(USART, 0xFF); //send 0xFFFF
    25aa:	6f ef       	ldi	r22, 0xFF	; 255
    25ac:	c8 01       	movw	r24, r16
    25ae:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, 0xFF);
    25b2:	6f ef       	ldi	r22, 0xFF	; 255
    25b4:	c8 01       	movw	r24, r16
    25b6:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, motorID); //send motorID
    25ba:	6c 2d       	mov	r22, r12
    25bc:	c8 01       	movw	r24, r16
    25be:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, length+3); //transmit message length (register instruction+address+data+checksum)
    25c2:	63 e0       	ldi	r22, 0x03	; 3
    25c4:	6d 0f       	add	r22, r29
    25c6:	c8 01       	movw	r24, r16
    25c8:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, 0x00); // instruction (not yet implemented)
    25cc:	60 e0       	ldi	r22, 0x00	; 0
    25ce:	c8 01       	movw	r24, r16
    25d0:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, address); // send address to start writing
    25d4:	6d 2d       	mov	r22, r13
    25d6:	c8 01       	movw	r24, r16
    25d8:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
	USART_Transmit(USART, data, length); //send data to write to registers
    25dc:	4d 2f       	mov	r20, r29
    25de:	b7 01       	movw	r22, r14
    25e0:	c8 01       	movw	r24, r16
    25e2:	0e 94 b0 09 	call	0x1360	; 0x1360 <_Z14USART_TransmitR12USART_structPKch>
	USART_Transmit(USART, checksum);
    25e6:	6c 2f       	mov	r22, r28
    25e8:	c8 01       	movw	r24, r16
    25ea:	0e 94 66 09 	call	0x12cc	; 0x12cc <_Z14USART_TransmitR12USART_structc>
    25ee:	2f e7       	ldi	r18, 0x7F	; 127
    25f0:	82 e3       	ldi	r24, 0x32	; 50
    25f2:	92 e0       	ldi	r25, 0x02	; 2
    25f4:	21 50       	subi	r18, 0x01	; 1
    25f6:	80 40       	sbci	r24, 0x00	; 0
    25f8:	90 40       	sbci	r25, 0x00	; 0
    25fa:	e1 f7       	brne	.-8      	; 0x25f4 <_Z20stepperWriteRegisterhPKchhR12USART_struct+0x8a>
    25fc:	00 c0       	rjmp	.+0      	; 0x25fe <_Z20stepperWriteRegisterhPKchhR12USART_struct+0x94>
    25fe:	00 00       	nop

	_delay_ms(30);
	sei(); //global interrupt enable
    2600:	78 94       	sei
}
    2602:	df 91       	pop	r29
    2604:	cf 91       	pop	r28
    2606:	1f 91       	pop	r17
    2608:	0f 91       	pop	r16
    260a:	ff 90       	pop	r15
    260c:	ef 90       	pop	r14
    260e:	df 90       	pop	r13
    2610:	cf 90       	pop	r12
    2612:	08 95       	ret

00002614 <_Z22ChangeDirectionStepperbh>:


void ChangeDirectionStepper(bool direction, uint8_t motor_id)
{
    2614:	0f 93       	push	r16
    2616:	1f 93       	push	r17
    2618:	cf 93       	push	r28
    261a:	df 93       	push	r29
    261c:	1f 92       	push	r1
    261e:	cd b7       	in	r28, 0x3d	; 61
    2620:	de b7       	in	r29, 0x3e	; 62
    2622:	26 2f       	mov	r18, r22
	char directiondata[]={direction};
    2624:	89 83       	std	Y+1, r24	; 0x01
	stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),motor_id, USARTE1);
    2626:	00 eb       	ldi	r16, 0xB0	; 176
    2628:	1a e0       	ldi	r17, 0x0A	; 10
    262a:	41 e0       	ldi	r20, 0x01	; 1
    262c:	be 01       	movw	r22, r28
    262e:	6f 5f       	subi	r22, 0xFF	; 255
    2630:	7f 4f       	sbci	r23, 0xFF	; 255
    2632:	8a e4       	ldi	r24, 0x4A	; 74
    2634:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    2638:	0f 90       	pop	r0
    263a:	df 91       	pop	r29
    263c:	cf 91       	pop	r28
    263e:	1f 91       	pop	r17
    2640:	0f 91       	pop	r16
    2642:	08 95       	ret

00002644 <_Z8MoveBeltbji>:


void MoveBelt(bool direction, uint16_t i, int16_t speed)
{
    2644:	cf 92       	push	r12
    2646:	df 92       	push	r13
    2648:	ef 92       	push	r14
    264a:	ff 92       	push	r15
    264c:	0f 93       	push	r16
    264e:	1f 93       	push	r17
    2650:	cf 93       	push	r28
    2652:	df 93       	push	r29
    2654:	cd b7       	in	r28, 0x3d	; 61
    2656:	de b7       	in	r29, 0x3e	; 62
    2658:	28 97       	sbiw	r28, 0x08	; 8
    265a:	cd bf       	out	0x3d, r28	; 61
    265c:	de bf       	out	0x3e, r29	; 62
	uint8_t motor_id;
	//Only move when 'i' has a number that is a Belt motor ID
	switch(i) {
    265e:	62 30       	cpi	r22, 0x02	; 2
    2660:	71 05       	cpc	r23, r1
    2662:	61 f0       	breq	.+24     	; 0x267c <_Z8MoveBeltbji+0x38>
    2664:	20 f4       	brcc	.+8      	; 0x266e <_Z8MoveBeltbji+0x2a>
    2666:	61 30       	cpi	r22, 0x01	; 1
    2668:	71 05       	cpc	r23, r1
    266a:	a9 f0       	breq	.+42     	; 0x2696 <_Z8MoveBeltbji+0x52>
    266c:	39 c0       	rjmp	.+114    	; 0x26e0 <_Z8MoveBeltbji+0x9c>
    266e:	63 30       	cpi	r22, 0x03	; 3
    2670:	71 05       	cpc	r23, r1
    2672:	41 f0       	breq	.+16     	; 0x2684 <_Z8MoveBeltbji+0x40>
    2674:	64 30       	cpi	r22, 0x04	; 4
    2676:	71 05       	cpc	r23, r1
    2678:	51 f0       	breq	.+20     	; 0x268e <_Z8MoveBeltbji+0x4a>
    267a:	32 c0       	rjmp	.+100    	; 0x26e0 <_Z8MoveBeltbji+0x9c>
		case 1: motor_id = BELT_1_MOTOR_ID; break;
		case 2: motor_id = BELT_2_MOTOR_ID; break;
    267c:	68 94       	set
    267e:	cc 24       	eor	r12, r12
    2680:	c1 f8       	bld	r12, 1
    2682:	0b c0       	rjmp	.+22     	; 0x269a <_Z8MoveBeltbji+0x56>
		case 3: motor_id = BELT_3_MOTOR_ID; break;
    2684:	0f 2e       	mov	r0, r31
    2686:	f3 e0       	ldi	r31, 0x03	; 3
    2688:	cf 2e       	mov	r12, r31
    268a:	f0 2d       	mov	r31, r0
    268c:	06 c0       	rjmp	.+12     	; 0x269a <_Z8MoveBeltbji+0x56>
		case 4: motor_id = BELT_4_MOTOR_ID; break;
    268e:	68 94       	set
    2690:	cc 24       	eor	r12, r12
    2692:	c2 f8       	bld	r12, 2
    2694:	02 c0       	rjmp	.+4      	; 0x269a <_Z8MoveBeltbji+0x56>
void MoveBelt(bool direction, uint16_t i, int16_t speed)
{
	uint8_t motor_id;
	//Only move when 'i' has a number that is a Belt motor ID
	switch(i) {
		case 1: motor_id = BELT_1_MOTOR_ID; break;
    2696:	cc 24       	eor	r12, r12
    2698:	c3 94       	inc	r12
    269a:	d5 2e       	mov	r13, r21
    269c:	e4 2e       	mov	r14, r20
    269e:	f8 2e       	mov	r15, r24
		default: return;
	}
	//Convert speed from uint16_t to byte array:
	char speedData[2]={(char)((speed>>8)&0xff), (char)(speed&0xff)};
	//Convert bool to byte array, could this be a typecast instead (and would that make a difference)
	char directiondata[]={direction};
    26a0:	89 83       	std	Y+1, r24	; 0x01
	//Write direction data to the direction register
	stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),motor_id, USARTE1);
    26a2:	00 eb       	ldi	r16, 0xB0	; 176
    26a4:	1a e0       	ldi	r17, 0x0A	; 10
    26a6:	2c 2d       	mov	r18, r12
    26a8:	41 e0       	ldi	r20, 0x01	; 1
    26aa:	be 01       	movw	r22, r28
    26ac:	6f 5f       	subi	r22, 0xFF	; 255
    26ae:	7f 4f       	sbci	r23, 0xFF	; 255
    26b0:	8a e4       	ldi	r24, 0x4A	; 74
    26b2:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	//Write the remaining data:
	char data[]={speedData[0], speedData[1],0xFF,0xFF,direction,MOTOR_STEP_FULL,MOTOR_ON};
    26b6:	be 01       	movw	r22, r28
    26b8:	6e 5f       	subi	r22, 0xFE	; 254
    26ba:	7f 4f       	sbci	r23, 0xFF	; 255
    26bc:	87 e0       	ldi	r24, 0x07	; 7
    26be:	fb 01       	movw	r30, r22
    26c0:	11 92       	st	Z+, r1
    26c2:	8a 95       	dec	r24
    26c4:	e9 f7       	brne	.-6      	; 0x26c0 <_Z8MoveBeltbji+0x7c>
    26c6:	8f ef       	ldi	r24, 0xFF	; 255
    26c8:	8c 83       	std	Y+4, r24	; 0x04
    26ca:	8d 83       	std	Y+5, r24	; 0x05
    26cc:	81 e0       	ldi	r24, 0x01	; 1
    26ce:	88 87       	std	Y+8, r24	; 0x08
    26d0:	da 82       	std	Y+2, r13	; 0x02
    26d2:	eb 82       	std	Y+3, r14	; 0x03
    26d4:	fe 82       	std	Y+6, r15	; 0x06
	stepperWriteRegister(STEPS_PS_HREG,data,sizeof(data)/sizeof(*data),motor_id,USARTE1); //This write operation also contains direction data? Why is the other one still needed?
    26d6:	2c 2d       	mov	r18, r12
    26d8:	47 e0       	ldi	r20, 0x07	; 7
    26da:	86 e4       	ldi	r24, 0x46	; 70
    26dc:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    26e0:	28 96       	adiw	r28, 0x08	; 8
    26e2:	cd bf       	out	0x3d, r28	; 61
    26e4:	de bf       	out	0x3e, r29	; 62
    26e6:	df 91       	pop	r29
    26e8:	cf 91       	pop	r28
    26ea:	1f 91       	pop	r17
    26ec:	0f 91       	pop	r16
    26ee:	ff 90       	pop	r15
    26f0:	ef 90       	pop	r14
    26f2:	df 90       	pop	r13
    26f4:	cf 90       	pop	r12
    26f6:	08 95       	ret

000026f8 <_Z8StopBeltj>:


void StopBelt(uint16_t i)
{
    26f8:	0f 93       	push	r16
    26fa:	1f 93       	push	r17
    26fc:	cf 93       	push	r28
    26fe:	df 93       	push	r29
    2700:	1f 92       	push	r1
    2702:	cd b7       	in	r28, 0x3d	; 61
    2704:	de b7       	in	r29, 0x3e	; 62
	uint8_t motor_id;
	switch(i) {
    2706:	82 30       	cpi	r24, 0x02	; 2
    2708:	91 05       	cpc	r25, r1
    270a:	51 f0       	breq	.+20     	; 0x2720 <_Z8StopBeltj+0x28>
    270c:	18 f4       	brcc	.+6      	; 0x2714 <_Z8StopBeltj+0x1c>
    270e:	01 97       	sbiw	r24, 0x01	; 1
    2710:	69 f0       	breq	.+26     	; 0x272c <_Z8StopBeltj+0x34>
    2712:	17 c0       	rjmp	.+46     	; 0x2742 <_Z8StopBeltj+0x4a>
    2714:	83 30       	cpi	r24, 0x03	; 3
    2716:	91 05       	cpc	r25, r1
    2718:	29 f0       	breq	.+10     	; 0x2724 <_Z8StopBeltj+0x2c>
    271a:	04 97       	sbiw	r24, 0x04	; 4
    271c:	29 f0       	breq	.+10     	; 0x2728 <_Z8StopBeltj+0x30>
    271e:	11 c0       	rjmp	.+34     	; 0x2742 <_Z8StopBeltj+0x4a>
		case 1: motor_id = BELT_1_MOTOR_ID; break;
		case 2: motor_id = BELT_2_MOTOR_ID; break;
    2720:	22 e0       	ldi	r18, 0x02	; 2
    2722:	05 c0       	rjmp	.+10     	; 0x272e <_Z8StopBeltj+0x36>
		case 3: motor_id = BELT_3_MOTOR_ID; break;
    2724:	23 e0       	ldi	r18, 0x03	; 3
    2726:	03 c0       	rjmp	.+6      	; 0x272e <_Z8StopBeltj+0x36>
		case 4: motor_id = BELT_4_MOTOR_ID; break;
    2728:	24 e0       	ldi	r18, 0x04	; 4
    272a:	01 c0       	rjmp	.+2      	; 0x272e <_Z8StopBeltj+0x36>

void StopBelt(uint16_t i)
{
	uint8_t motor_id;
	switch(i) {
		case 1: motor_id = BELT_1_MOTOR_ID; break;
    272c:	21 e0       	ldi	r18, 0x01	; 1
		case 2: motor_id = BELT_2_MOTOR_ID; break;
		case 3: motor_id = BELT_3_MOTOR_ID; break;
		case 4: motor_id = BELT_4_MOTOR_ID; break;
		default: return;
	}
	char data[]={MOTOR_OFF};
    272e:	19 82       	std	Y+1, r1	; 0x01
	stepperWriteRegister(MOTOR_ENABLE_REG, data, sizeof(data)/sizeof(*data),motor_id,USARTE1);
    2730:	00 eb       	ldi	r16, 0xB0	; 176
    2732:	1a e0       	ldi	r17, 0x0A	; 10
    2734:	41 e0       	ldi	r20, 0x01	; 1
    2736:	be 01       	movw	r22, r28
    2738:	6f 5f       	subi	r22, 0xFF	; 255
    273a:	7f 4f       	sbci	r23, 0xFF	; 255
    273c:	8c e4       	ldi	r24, 0x4C	; 76
    273e:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    2742:	0f 90       	pop	r0
    2744:	df 91       	pop	r29
    2746:	cf 91       	pop	r28
    2748:	1f 91       	pop	r17
    274a:	0f 91       	pop	r16
    274c:	08 95       	ret

0000274e <_Z13MoveTurntablebji>:


void MoveTurntable(bool direction, uint16_t i, int16_t speed )
{
    274e:	cf 92       	push	r12
    2750:	df 92       	push	r13
    2752:	ef 92       	push	r14
    2754:	ff 92       	push	r15
    2756:	0f 93       	push	r16
    2758:	1f 93       	push	r17
    275a:	cf 93       	push	r28
    275c:	df 93       	push	r29
    275e:	cd b7       	in	r28, 0x3d	; 61
    2760:	de b7       	in	r29, 0x3e	; 62
    2762:	28 97       	sbiw	r28, 0x08	; 8
    2764:	cd bf       	out	0x3d, r28	; 61
    2766:	de bf       	out	0x3e, r29	; 62
	uint8_t motor_id;
	switch(i) {
    2768:	61 30       	cpi	r22, 0x01	; 1
    276a:	71 05       	cpc	r23, r1
    276c:	41 f0       	breq	.+16     	; 0x277e <_Z13MoveTurntablebji+0x30>
    276e:	62 30       	cpi	r22, 0x02	; 2
    2770:	71 05       	cpc	r23, r1
    2772:	71 f5       	brne	.+92     	; 0x27d0 <_Z13MoveTurntablebji+0x82>
		case 1: motor_id = TURNTABLE_1_MOTOR_ID; break;
		case 2: motor_id = TURNTABLE_2_MOTOR_ID; break;
    2774:	0f 2e       	mov	r0, r31
    2776:	f6 e0       	ldi	r31, 0x06	; 6
    2778:	cf 2e       	mov	r12, r31
    277a:	f0 2d       	mov	r31, r0
    277c:	04 c0       	rjmp	.+8      	; 0x2786 <_Z13MoveTurntablebji+0x38>

void MoveTurntable(bool direction, uint16_t i, int16_t speed )
{
	uint8_t motor_id;
	switch(i) {
		case 1: motor_id = TURNTABLE_1_MOTOR_ID; break;
    277e:	0f 2e       	mov	r0, r31
    2780:	f5 e0       	ldi	r31, 0x05	; 5
    2782:	cf 2e       	mov	r12, r31
    2784:	f0 2d       	mov	r31, r0
    2786:	d5 2e       	mov	r13, r21
    2788:	e4 2e       	mov	r14, r20
    278a:	f8 2e       	mov	r15, r24
		case 2: motor_id = TURNTABLE_2_MOTOR_ID; break;
		default: return;
	}

	char speedData[2] = { (char)((speed >> 8) & 0xff), (char)(speed & 0xff) };
	char directiondata[] = { direction };
    278c:	89 83       	std	Y+1, r24	; 0x01
	stepperWriteRegister(DIRECTION_REG, directiondata, sizeof(directiondata) / sizeof(*directiondata), motor_id, USARTE1);
    278e:	00 eb       	ldi	r16, 0xB0	; 176
    2790:	1a e0       	ldi	r17, 0x0A	; 10
    2792:	2c 2d       	mov	r18, r12
    2794:	41 e0       	ldi	r20, 0x01	; 1
    2796:	be 01       	movw	r22, r28
    2798:	6f 5f       	subi	r22, 0xFF	; 255
    279a:	7f 4f       	sbci	r23, 0xFF	; 255
    279c:	8a e4       	ldi	r24, 0x4A	; 74
    279e:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	char data[] = { speedData[0], speedData[1],0xFF,0xFF,direction,MOTOR_STEP_QUARTER,MOTOR_ON }; // Turntable's draaien op 1/4 step mode, hierdoor kunnen de motoreren soepeler draaien
    27a2:	be 01       	movw	r22, r28
    27a4:	6e 5f       	subi	r22, 0xFE	; 254
    27a6:	7f 4f       	sbci	r23, 0xFF	; 255
    27a8:	87 e0       	ldi	r24, 0x07	; 7
    27aa:	fb 01       	movw	r30, r22
    27ac:	11 92       	st	Z+, r1
    27ae:	8a 95       	dec	r24
    27b0:	e9 f7       	brne	.-6      	; 0x27ac <_Z13MoveTurntablebji+0x5e>
    27b2:	8f ef       	ldi	r24, 0xFF	; 255
    27b4:	8c 83       	std	Y+4, r24	; 0x04
    27b6:	8d 83       	std	Y+5, r24	; 0x05
    27b8:	82 e0       	ldi	r24, 0x02	; 2
    27ba:	8f 83       	std	Y+7, r24	; 0x07
    27bc:	81 e0       	ldi	r24, 0x01	; 1
    27be:	88 87       	std	Y+8, r24	; 0x08
    27c0:	da 82       	std	Y+2, r13	; 0x02
    27c2:	eb 82       	std	Y+3, r14	; 0x03
    27c4:	fe 82       	std	Y+6, r15	; 0x06
	stepperWriteRegister(STEPS_PS_HREG, data, sizeof(data) / sizeof(*data), motor_id, USARTE1);
    27c6:	2c 2d       	mov	r18, r12
    27c8:	47 e0       	ldi	r20, 0x07	; 7
    27ca:	86 e4       	ldi	r24, 0x46	; 70
    27cc:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    27d0:	28 96       	adiw	r28, 0x08	; 8
    27d2:	cd bf       	out	0x3d, r28	; 61
    27d4:	de bf       	out	0x3e, r29	; 62
    27d6:	df 91       	pop	r29
    27d8:	cf 91       	pop	r28
    27da:	1f 91       	pop	r17
    27dc:	0f 91       	pop	r16
    27de:	ff 90       	pop	r15
    27e0:	ef 90       	pop	r14
    27e2:	df 90       	pop	r13
    27e4:	cf 90       	pop	r12
    27e6:	08 95       	ret

000027e8 <_Z13StopTurntablej>:


void StopTurntable(uint16_t i)
{
    27e8:	0f 93       	push	r16
    27ea:	1f 93       	push	r17
    27ec:	cf 93       	push	r28
    27ee:	df 93       	push	r29
    27f0:	1f 92       	push	r1
    27f2:	cd b7       	in	r28, 0x3d	; 61
    27f4:	de b7       	in	r29, 0x3e	; 62
	uint8_t motor_id;
	switch(i) {
    27f6:	81 30       	cpi	r24, 0x01	; 1
    27f8:	91 05       	cpc	r25, r1
    27fa:	21 f0       	breq	.+8      	; 0x2804 <_Z13StopTurntablej+0x1c>
    27fc:	02 97       	sbiw	r24, 0x02	; 2
    27fe:	69 f4       	brne	.+26     	; 0x281a <_Z13StopTurntablej+0x32>
		case 1: motor_id = TURNTABLE_1_MOTOR_ID; break;
		case 2: motor_id = TURNTABLE_2_MOTOR_ID; break;
    2800:	26 e0       	ldi	r18, 0x06	; 6
    2802:	01 c0       	rjmp	.+2      	; 0x2806 <_Z13StopTurntablej+0x1e>

void StopTurntable(uint16_t i)
{
	uint8_t motor_id;
	switch(i) {
		case 1: motor_id = TURNTABLE_1_MOTOR_ID; break;
    2804:	25 e0       	ldi	r18, 0x05	; 5
		case 2: motor_id = TURNTABLE_2_MOTOR_ID; break;
		default: return;
	}

	char data[] = { MOTOR_OFF };
    2806:	19 82       	std	Y+1, r1	; 0x01
	stepperWriteRegister(MOTOR_ENABLE_REG, data, sizeof(data) / sizeof(*data), motor_id, USARTE1);
    2808:	00 eb       	ldi	r16, 0xB0	; 176
    280a:	1a e0       	ldi	r17, 0x0A	; 10
    280c:	41 e0       	ldi	r20, 0x01	; 1
    280e:	be 01       	movw	r22, r28
    2810:	6f 5f       	subi	r22, 0xFF	; 255
    2812:	7f 4f       	sbci	r23, 0xFF	; 255
    2814:	8c e4       	ldi	r24, 0x4C	; 76
    2816:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    281a:	0f 90       	pop	r0
    281c:	df 91       	pop	r29
    281e:	cf 91       	pop	r28
    2820:	1f 91       	pop	r17
    2822:	0f 91       	pop	r16
    2824:	08 95       	ret

00002826 <_Z13DemoTestBlockv>:


// Test Code om uit te zoeken hoe een motor gestart moet worden op adres 0x0A
void DemoTestBlock() {
    2826:	0f 93       	push	r16
    2828:	1f 93       	push	r17
    282a:	cf 93       	push	r28
    282c:	df 93       	push	r29
    282e:	cd b7       	in	r28, 0x3d	; 61
    2830:	de b7       	in	r29, 0x3e	; 62
    2832:	28 97       	sbiw	r28, 0x08	; 8
    2834:	cd bf       	out	0x3d, r28	; 61
    2836:	de bf       	out	0x3e, r29	; 62
	uint8_t motor_id = TEST_DEMO_MOTOR_ID; // Dit zou 0x0A moeten zijn
	int16_t speed = 1000;
	bool direction = 0;
	
	char speedData[2] = { (char)((speed >> 8) & 0xff), (char)(speed & 0xff) };
	char directiondata[] = { direction };
    2838:	19 82       	std	Y+1, r1	; 0x01
	stepperWriteRegister(DIRECTION_REG, directiondata, sizeof(directiondata) / sizeof(*directiondata), motor_id, USARTE1);
    283a:	00 eb       	ldi	r16, 0xB0	; 176
    283c:	1a e0       	ldi	r17, 0x0A	; 10
    283e:	2a e0       	ldi	r18, 0x0A	; 10
    2840:	41 e0       	ldi	r20, 0x01	; 1
    2842:	be 01       	movw	r22, r28
    2844:	6f 5f       	subi	r22, 0xFF	; 255
    2846:	7f 4f       	sbci	r23, 0xFF	; 255
    2848:	8a e4       	ldi	r24, 0x4A	; 74
    284a:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
	char data[] = { speedData[0], speedData[1],0xFF,0xFF,direction,MOTOR_STEP_FULL,MOTOR_ON };
    284e:	be 01       	movw	r22, r28
    2850:	6e 5f       	subi	r22, 0xFE	; 254
    2852:	7f 4f       	sbci	r23, 0xFF	; 255
    2854:	87 e0       	ldi	r24, 0x07	; 7
    2856:	fb 01       	movw	r30, r22
    2858:	11 92       	st	Z+, r1
    285a:	8a 95       	dec	r24
    285c:	e9 f7       	brne	.-6      	; 0x2858 <_Z13DemoTestBlockv+0x32>
    285e:	8f ef       	ldi	r24, 0xFF	; 255
    2860:	8c 83       	std	Y+4, r24	; 0x04
    2862:	8d 83       	std	Y+5, r24	; 0x05
    2864:	81 e0       	ldi	r24, 0x01	; 1
    2866:	88 87       	std	Y+8, r24	; 0x08
    2868:	83 e0       	ldi	r24, 0x03	; 3
    286a:	8a 83       	std	Y+2, r24	; 0x02
    286c:	88 ee       	ldi	r24, 0xE8	; 232
    286e:	8b 83       	std	Y+3, r24	; 0x03
	stepperWriteRegister(STEPS_PS_HREG, data, sizeof(data) / sizeof(*data), motor_id, USARTE1);
    2870:	2a e0       	ldi	r18, 0x0A	; 10
    2872:	47 e0       	ldi	r20, 0x07	; 7
    2874:	86 e4       	ldi	r24, 0x46	; 70
    2876:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    287a:	28 96       	adiw	r28, 0x08	; 8
    287c:	cd bf       	out	0x3d, r28	; 61
    287e:	de bf       	out	0x3e, r29	; 62
    2880:	df 91       	pop	r29
    2882:	cf 91       	pop	r28
    2884:	1f 91       	pop	r17
    2886:	0f 91       	pop	r16
    2888:	08 95       	ret

0000288a <_Z17StopDemoTestBlockv>:


// Test code om de motor op TEST_DEMO_MOTOR_ID weer te stoppen
void StopDemoTestBlock() {
    288a:	0f 93       	push	r16
    288c:	1f 93       	push	r17
    288e:	cf 93       	push	r28
    2890:	df 93       	push	r29
    2892:	1f 92       	push	r1
    2894:	cd b7       	in	r28, 0x3d	; 61
    2896:	de b7       	in	r29, 0x3e	; 62
	uint8_t motor_id = TEST_DEMO_MOTOR_ID;
	char data[] = { MOTOR_OFF };
    2898:	19 82       	std	Y+1, r1	; 0x01
	stepperWriteRegister(MOTOR_ENABLE_REG, data, sizeof(data) / sizeof(*data), motor_id, USARTE1);
    289a:	00 eb       	ldi	r16, 0xB0	; 176
    289c:	1a e0       	ldi	r17, 0x0A	; 10
    289e:	2a e0       	ldi	r18, 0x0A	; 10
    28a0:	41 e0       	ldi	r20, 0x01	; 1
    28a2:	be 01       	movw	r22, r28
    28a4:	6f 5f       	subi	r22, 0xFF	; 255
    28a6:	7f 4f       	sbci	r23, 0xFF	; 255
    28a8:	8c e4       	ldi	r24, 0x4C	; 76
    28aa:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
}
    28ae:	0f 90       	pop	r0
    28b0:	df 91       	pop	r29
    28b2:	cf 91       	pop	r28
    28b4:	1f 91       	pop	r17
    28b6:	0f 91       	pop	r16
    28b8:	08 95       	ret

000028ba <_Z10SetAddresshh>:


// Change the address of a motor
void SetAddress(uint8_t from, uint8_t to) {
    28ba:	0f 93       	push	r16
    28bc:	1f 93       	push	r17
    28be:	cf 93       	push	r28
    28c0:	df 93       	push	r29
    28c2:	1f 92       	push	r1
    28c4:	cd b7       	in	r28, 0x3d	; 61
    28c6:	de b7       	in	r29, 0x3e	; 62
	uint16_t motor_id = from; // Old address
	char regdata = to; // New address
    28c8:	69 83       	std	Y+1, r22	; 0x01
	stepperWriteRegister(BUS_ADDRESS_REG, 
						 &regdata, 
						 1, // Size of message
						 motor_id, 
						 USARTE1
						 ); //Write new address to motor
    28ca:	00 eb       	ldi	r16, 0xB0	; 176
    28cc:	1a e0       	ldi	r17, 0x0A	; 10
    28ce:	28 2f       	mov	r18, r24
    28d0:	41 e0       	ldi	r20, 0x01	; 1
    28d2:	be 01       	movw	r22, r28
    28d4:	6f 5f       	subi	r22, 0xFF	; 255
    28d6:	7f 4f       	sbci	r23, 0xFF	; 255
    28d8:	85 e0       	ldi	r24, 0x05	; 5
    28da:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
    28de:	0f 90       	pop	r0
    28e0:	df 91       	pop	r29
    28e2:	cf 91       	pop	r28
    28e4:	1f 91       	pop	r17
    28e6:	0f 91       	pop	r16
    28e8:	08 95       	ret

000028ea <_Z9ToggleLEDv>:
	JMP(SelectColour),
	JMP(set_relay),
};


void ToggleLED() { PORTH_OUTTGL |= (1<<4)|(1<<5); }
    28ea:	e7 ee       	ldi	r30, 0xE7	; 231
    28ec:	f6 e0       	ldi	r31, 0x06	; 6
    28ee:	80 81       	ld	r24, Z
    28f0:	80 63       	ori	r24, 0x30	; 48
    28f2:	80 83       	st	Z, r24
    28f4:	08 95       	ret

000028f6 <_Z3LEDb>:
void LED(bool i) {
	if (i) {
    28f6:	88 23       	and	r24, r24
    28f8:	31 f0       	breq	.+12     	; 0x2906 <_Z3LEDb+0x10>
		PORTH_OUTCLR |= (1<<4)|(1<<5);
    28fa:	e6 ee       	ldi	r30, 0xE6	; 230
    28fc:	f6 e0       	ldi	r31, 0x06	; 6
    28fe:	80 81       	ld	r24, Z
    2900:	80 63       	ori	r24, 0x30	; 48
    2902:	80 83       	st	Z, r24
    2904:	08 95       	ret
		} else {
		PORTH_OUTSET |= (1<<4)|(1<<5);
    2906:	e5 ee       	ldi	r30, 0xE5	; 229
    2908:	f6 e0       	ldi	r31, 0x06	; 6
    290a:	80 81       	ld	r24, Z
    290c:	80 63       	ori	r24, 0x30	; 48
    290e:	80 83       	st	Z, r24
    2910:	08 95       	ret

00002912 <_Z9set_relaybh>:
#define RELAY4_OUTCLR	PORTQ_OUTCLR
#define RELAY5_OUTCLR	PORTQ_OUTCLR


void set_relay(bool value, uint8_t relay)
{
    2912:	cf 93       	push	r28
    2914:	df 93       	push	r29
    2916:	d8 2f       	mov	r29, r24
    2918:	c6 2f       	mov	r28, r22
	DEBUG_OUT("Setting a relay!");
    291a:	68 e4       	ldi	r22, 0x48	; 72
    291c:	72 e2       	ldi	r23, 0x22	; 34
    291e:	80 ea       	ldi	r24, 0xA0	; 160
    2920:	99 e0       	ldi	r25, 0x09	; 9
    2922:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	switch (relay)
    2926:	c3 30       	cpi	r28, 0x03	; 3
    2928:	49 f1       	breq	.+82     	; 0x297c <_Z9set_relaybh+0x6a>
    292a:	28 f4       	brcc	.+10     	; 0x2936 <_Z9set_relaybh+0x24>
    292c:	c1 30       	cpi	r28, 0x01	; 1
    292e:	d1 f1       	breq	.+116    	; 0x29a4 <_Z9set_relaybh+0x92>
    2930:	c2 30       	cpi	r28, 0x02	; 2
    2932:	71 f1       	breq	.+92     	; 0x2990 <_Z9set_relaybh+0x7e>
    2934:	40 c0       	rjmp	.+128    	; 0x29b6 <_Z9set_relaybh+0xa4>
    2936:	c5 30       	cpi	r28, 0x05	; 5
    2938:	69 f0       	breq	.+26     	; 0x2954 <_Z9set_relaybh+0x42>
    293a:	b0 f0       	brcs	.+44     	; 0x2968 <_Z9set_relaybh+0x56>
    293c:	c6 30       	cpi	r28, 0x06	; 6
    293e:	d9 f5       	brne	.+118    	; 0x29b6 <_Z9set_relaybh+0xa4>
	{	
		//Use conditional operator to check for SET or CLR for relay:
		//IMPORTANT: In the ULN2803, signal traces get inverted (Relay0 on Atmega pin label is Relay output marked K6, see schematic sheet 5: "Relays_Optocoupers")
		case 6: value ? RELAY0_OUTSET = RELAY0_bm : RELAY0_OUTCLR = RELAY0_bm; break;
    2940:	dd 23       	and	r29, r29
    2942:	21 f0       	breq	.+8      	; 0x294c <_Z9set_relaybh+0x3a>
    2944:	82 e0       	ldi	r24, 0x02	; 2
    2946:	80 93 e5 07 	sts	0x07E5, r24	; 0x8007e5 <__TEXT_REGION_LENGTH__+0x7007e5>
    294a:	35 c0       	rjmp	.+106    	; 0x29b6 <_Z9set_relaybh+0xa4>
    294c:	82 e0       	ldi	r24, 0x02	; 2
    294e:	80 93 e6 07 	sts	0x07E6, r24	; 0x8007e6 <__TEXT_REGION_LENGTH__+0x7007e6>
    2952:	31 c0       	rjmp	.+98     	; 0x29b6 <_Z9set_relaybh+0xa4>
		case 5: value ? RELAY1_OUTSET = RELAY1_bm : RELAY1_OUTCLR = RELAY1_bm; break;
    2954:	dd 23       	and	r29, r29
    2956:	21 f0       	breq	.+8      	; 0x2960 <_Z9set_relaybh+0x4e>
    2958:	81 e0       	ldi	r24, 0x01	; 1
    295a:	80 93 e5 07 	sts	0x07E5, r24	; 0x8007e5 <__TEXT_REGION_LENGTH__+0x7007e5>
    295e:	2b c0       	rjmp	.+86     	; 0x29b6 <_Z9set_relaybh+0xa4>
    2960:	81 e0       	ldi	r24, 0x01	; 1
    2962:	80 93 e6 07 	sts	0x07E6, r24	; 0x8007e6 <__TEXT_REGION_LENGTH__+0x7007e6>
    2966:	27 c0       	rjmp	.+78     	; 0x29b6 <_Z9set_relaybh+0xa4>
		case 4: value ? RELAY2_OUTSET = RELAY2_bm : RELAY2_OUTCLR = RELAY2_bm; break;
    2968:	dd 23       	and	r29, r29
    296a:	21 f0       	breq	.+8      	; 0x2974 <_Z9set_relaybh+0x62>
    296c:	88 e0       	ldi	r24, 0x08	; 8
    296e:	80 93 c5 07 	sts	0x07C5, r24	; 0x8007c5 <__TEXT_REGION_LENGTH__+0x7007c5>
    2972:	21 c0       	rjmp	.+66     	; 0x29b6 <_Z9set_relaybh+0xa4>
    2974:	88 e0       	ldi	r24, 0x08	; 8
    2976:	80 93 c6 07 	sts	0x07C6, r24	; 0x8007c6 <__TEXT_REGION_LENGTH__+0x7007c6>
    297a:	1d c0       	rjmp	.+58     	; 0x29b6 <_Z9set_relaybh+0xa4>
		case 3: value ? RELAY3_OUTSET = RELAY3_bm : RELAY3_OUTCLR = RELAY3_bm; break;
    297c:	dd 23       	and	r29, r29
    297e:	21 f0       	breq	.+8      	; 0x2988 <_Z9set_relaybh+0x76>
    2980:	84 e0       	ldi	r24, 0x04	; 4
    2982:	80 93 c5 07 	sts	0x07C5, r24	; 0x8007c5 <__TEXT_REGION_LENGTH__+0x7007c5>
    2986:	17 c0       	rjmp	.+46     	; 0x29b6 <_Z9set_relaybh+0xa4>
    2988:	84 e0       	ldi	r24, 0x04	; 4
    298a:	80 93 c6 07 	sts	0x07C6, r24	; 0x8007c6 <__TEXT_REGION_LENGTH__+0x7007c6>
    298e:	13 c0       	rjmp	.+38     	; 0x29b6 <_Z9set_relaybh+0xa4>
		case 2: value ? RELAY4_OUTSET = RELAY4_bm : RELAY4_OUTCLR = RELAY4_bm; break;
    2990:	dd 23       	and	r29, r29
    2992:	21 f0       	breq	.+8      	; 0x299c <_Z9set_relaybh+0x8a>
    2994:	82 e0       	ldi	r24, 0x02	; 2
    2996:	80 93 c5 07 	sts	0x07C5, r24	; 0x8007c5 <__TEXT_REGION_LENGTH__+0x7007c5>
    299a:	0d c0       	rjmp	.+26     	; 0x29b6 <_Z9set_relaybh+0xa4>
    299c:	82 e0       	ldi	r24, 0x02	; 2
    299e:	80 93 c6 07 	sts	0x07C6, r24	; 0x8007c6 <__TEXT_REGION_LENGTH__+0x7007c6>
    29a2:	09 c0       	rjmp	.+18     	; 0x29b6 <_Z9set_relaybh+0xa4>
		case 1: value ? RELAY5_OUTSET = RELAY5_bm : RELAY5_OUTCLR = RELAY5_bm; break;
    29a4:	dd 23       	and	r29, r29
    29a6:	21 f0       	breq	.+8      	; 0x29b0 <_Z9set_relaybh+0x9e>
    29a8:	81 e0       	ldi	r24, 0x01	; 1
    29aa:	80 93 c5 07 	sts	0x07C5, r24	; 0x8007c5 <__TEXT_REGION_LENGTH__+0x7007c5>
    29ae:	03 c0       	rjmp	.+6      	; 0x29b6 <_Z9set_relaybh+0xa4>
    29b0:	81 e0       	ldi	r24, 0x01	; 1
    29b2:	80 93 c6 07 	sts	0x07C6, r24	; 0x8007c6 <__TEXT_REGION_LENGTH__+0x7007c6>
		default: break;
	}
}
    29b6:	df 91       	pop	r29
    29b8:	cf 91       	pop	r28
    29ba:	08 95       	ret

000029bc <_Z8Solenoidhb>:
#define SOLENOID_H_

#include "relays.h"

void Solenoid(uint8_t solenoid, bool InOut)
{
    29bc:	98 2f       	mov	r25, r24
    29be:	86 2f       	mov	r24, r22
	set_relay(InOut,solenoid);
    29c0:	69 2f       	mov	r22, r25
    29c2:	0e 94 89 14 	call	0x2912	; 0x2912 <_Z9set_relaybh>
    29c6:	08 95       	ret

000029c8 <_Z13PulseSolenoidh>:
}

void PulseSolenoid(uint8_t solenoid)
{
    29c8:	cf 93       	push	r28
    29ca:	c8 2f       	mov	r28, r24
	set_relay(1,solenoid);
    29cc:	68 2f       	mov	r22, r24
    29ce:	81 e0       	ldi	r24, 0x01	; 1
    29d0:	0e 94 89 14 	call	0x2912	; 0x2912 <_Z9set_relaybh>
    29d4:	2f ef       	ldi	r18, 0xFF	; 255
    29d6:	85 ea       	ldi	r24, 0xA5	; 165
    29d8:	9e e0       	ldi	r25, 0x0E	; 14
    29da:	21 50       	subi	r18, 0x01	; 1
    29dc:	80 40       	sbci	r24, 0x00	; 0
    29de:	90 40       	sbci	r25, 0x00	; 0
    29e0:	e1 f7       	brne	.-8      	; 0x29da <_Z13PulseSolenoidh+0x12>
    29e2:	00 c0       	rjmp	.+0      	; 0x29e4 <_Z13PulseSolenoidh+0x1c>
    29e4:	00 00       	nop
	_delay_ms(200);
	set_relay(0,solenoid);
    29e6:	6c 2f       	mov	r22, r28
    29e8:	80 e0       	ldi	r24, 0x00	; 0
    29ea:	0e 94 89 14 	call	0x2912	; 0x2912 <_Z9set_relaybh>
}
    29ee:	cf 91       	pop	r28
    29f0:	08 95       	ret

000029f2 <_Z14requestStartedv>:
void ToggleLED2();
void passthrough_TWI();
bool DigitalRead(int16_t IO) { return IO_ReadWrite(true, IO); }
uint16_t AnalogRead(int16_t IO) { return (uint16_t)I_AnalogRead(ADCA, (uint8_t)IO); }
bool OptocouplerRead(int16_t IO) { return I_OptocouplerRead((uint8_t)IO); }
void requestStarted() { TWI_Write(TWIC, Started); }
    29f2:	60 91 d4 23 	lds	r22, 0x23D4	; 0x8023d4 <Started>
    29f6:	80 e8       	ldi	r24, 0x80	; 128
    29f8:	94 e0       	ldi	r25, 0x04	; 4
    29fa:	0e 94 b9 07 	call	0xf72	; 0xf72 <_Z9TWI_WriteR10TWI_structh>
    29fe:	08 95       	ret

00002a00 <_Z13requestResultv>:
void requestResult() { TWI_Write(TWIC, Result); }
    2a00:	60 91 d3 23 	lds	r22, 0x23D3	; 0x8023d3 <Result>
    2a04:	80 e8       	ldi	r24, 0x80	; 128
    2a06:	94 e0       	ldi	r25, 0x04	; 4
    2a08:	0e 94 b9 07 	call	0xf72	; 0xf72 <_Z9TWI_WriteR10TWI_structh>
    2a0c:	08 95       	ret

00002a0e <sysclk_enable_peripheral_clock>:
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    2a0e:	00 97       	sbiw	r24, 0x00	; 0
    2a10:	09 f4       	brne	.+2      	; 0x2a14 <sysclk_enable_peripheral_clock+0x6>
    2a12:	5c c1       	rjmp	.+696    	; 0x2ccc <sysclk_enable_peripheral_clock+0x2be>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    2a14:	80 3c       	cpi	r24, 0xC0	; 192
    2a16:	91 05       	cpc	r25, r1
    2a18:	29 f4       	brne	.+10     	; 0x2a24 <sysclk_enable_peripheral_clock+0x16>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    2a1a:	60 e1       	ldi	r22, 0x10	; 16
    2a1c:	80 e0       	ldi	r24, 0x00	; 0
    2a1e:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2a22:	08 95       	ret
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
    2a24:	80 34       	cpi	r24, 0x40	; 64
    2a26:	24 e0       	ldi	r18, 0x04	; 4
    2a28:	92 07       	cpc	r25, r18
    2a2a:	29 f4       	brne	.+10     	; 0x2a36 <sysclk_enable_peripheral_clock+0x28>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
    2a2c:	68 e0       	ldi	r22, 0x08	; 8
    2a2e:	80 e0       	ldi	r24, 0x00	; 0
    2a30:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2a34:	08 95       	ret
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    2a36:	81 15       	cp	r24, r1
    2a38:	24 e0       	ldi	r18, 0x04	; 4
    2a3a:	92 07       	cpc	r25, r18
    2a3c:	29 f4       	brne	.+10     	; 0x2a48 <sysclk_enable_peripheral_clock+0x3a>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    2a3e:	64 e0       	ldi	r22, 0x04	; 4
    2a40:	80 e0       	ldi	r24, 0x00	; 0
    2a42:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2a46:	08 95       	ret
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    2a48:	80 38       	cpi	r24, 0x80	; 128
    2a4a:	21 e0       	ldi	r18, 0x01	; 1
    2a4c:	92 07       	cpc	r25, r18
    2a4e:	29 f4       	brne	.+10     	; 0x2a5a <sysclk_enable_peripheral_clock+0x4c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    2a50:	62 e0       	ldi	r22, 0x02	; 2
    2a52:	80 e0       	ldi	r24, 0x00	; 0
    2a54:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2a58:	08 95       	ret
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    2a5a:	81 15       	cp	r24, r1
    2a5c:	21 e0       	ldi	r18, 0x01	; 1
    2a5e:	92 07       	cpc	r25, r18
    2a60:	29 f4       	brne	.+10     	; 0x2a6c <sysclk_enable_peripheral_clock+0x5e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    2a62:	61 e0       	ldi	r22, 0x01	; 1
    2a64:	80 e0       	ldi	r24, 0x00	; 0
    2a66:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2a6a:	08 95       	ret
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    2a6c:	80 38       	cpi	r24, 0x80	; 128
    2a6e:	23 e0       	ldi	r18, 0x03	; 3
    2a70:	92 07       	cpc	r25, r18
    2a72:	29 f4       	brne	.+10     	; 0x2a7e <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    2a74:	61 e0       	ldi	r22, 0x01	; 1
    2a76:	81 e0       	ldi	r24, 0x01	; 1
    2a78:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2a7c:	08 95       	ret
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    2a7e:	80 39       	cpi	r24, 0x90	; 144
    2a80:	23 e0       	ldi	r18, 0x03	; 3
    2a82:	92 07       	cpc	r25, r18
    2a84:	29 f4       	brne	.+10     	; 0x2a90 <sysclk_enable_peripheral_clock+0x82>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    2a86:	61 e0       	ldi	r22, 0x01	; 1
    2a88:	82 e0       	ldi	r24, 0x02	; 2
    2a8a:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2a8e:	08 95       	ret
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    2a90:	81 15       	cp	r24, r1
    2a92:	22 e0       	ldi	r18, 0x02	; 2
    2a94:	92 07       	cpc	r25, r18
    2a96:	29 f4       	brne	.+10     	; 0x2aa2 <sysclk_enable_peripheral_clock+0x94>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    2a98:	62 e0       	ldi	r22, 0x02	; 2
    2a9a:	81 e0       	ldi	r24, 0x01	; 1
    2a9c:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2aa0:	08 95       	ret
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    2aa2:	80 34       	cpi	r24, 0x40	; 64
    2aa4:	22 e0       	ldi	r18, 0x02	; 2
    2aa6:	92 07       	cpc	r25, r18
    2aa8:	29 f4       	brne	.+10     	; 0x2ab4 <sysclk_enable_peripheral_clock+0xa6>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    2aaa:	62 e0       	ldi	r22, 0x02	; 2
    2aac:	82 e0       	ldi	r24, 0x02	; 2
    2aae:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2ab2:	08 95       	ret
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    2ab4:	81 15       	cp	r24, r1
    2ab6:	23 e0       	ldi	r18, 0x03	; 3
    2ab8:	92 07       	cpc	r25, r18
    2aba:	29 f4       	brne	.+10     	; 0x2ac6 <sysclk_enable_peripheral_clock+0xb8>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    2abc:	64 e0       	ldi	r22, 0x04	; 4
    2abe:	81 e0       	ldi	r24, 0x01	; 1
    2ac0:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2ac4:	08 95       	ret
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    2ac6:	80 32       	cpi	r24, 0x20	; 32
    2ac8:	23 e0       	ldi	r18, 0x03	; 3
    2aca:	92 07       	cpc	r25, r18
    2acc:	29 f4       	brne	.+10     	; 0x2ad8 <sysclk_enable_peripheral_clock+0xca>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    2ace:	64 e0       	ldi	r22, 0x04	; 4
    2ad0:	82 e0       	ldi	r24, 0x02	; 2
    2ad2:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2ad6:	08 95       	ret
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    2ad8:	81 15       	cp	r24, r1
    2ada:	28 e0       	ldi	r18, 0x08	; 8
    2adc:	92 07       	cpc	r25, r18
    2ade:	29 f4       	brne	.+10     	; 0x2aea <sysclk_enable_peripheral_clock+0xdc>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    2ae0:	61 e0       	ldi	r22, 0x01	; 1
    2ae2:	83 e0       	ldi	r24, 0x03	; 3
    2ae4:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2ae8:	08 95       	ret
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    2aea:	81 15       	cp	r24, r1
    2aec:	29 e0       	ldi	r18, 0x09	; 9
    2aee:	92 07       	cpc	r25, r18
    2af0:	29 f4       	brne	.+10     	; 0x2afc <sysclk_enable_peripheral_clock+0xee>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    2af2:	61 e0       	ldi	r22, 0x01	; 1
    2af4:	84 e0       	ldi	r24, 0x04	; 4
    2af6:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2afa:	08 95       	ret
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    2afc:	81 15       	cp	r24, r1
    2afe:	2a e0       	ldi	r18, 0x0A	; 10
    2b00:	92 07       	cpc	r25, r18
    2b02:	29 f4       	brne	.+10     	; 0x2b0e <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    2b04:	61 e0       	ldi	r22, 0x01	; 1
    2b06:	85 e0       	ldi	r24, 0x05	; 5
    2b08:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2b0c:	08 95       	ret
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    2b0e:	81 15       	cp	r24, r1
    2b10:	2b e0       	ldi	r18, 0x0B	; 11
    2b12:	92 07       	cpc	r25, r18
    2b14:	29 f4       	brne	.+10     	; 0x2b20 <sysclk_enable_peripheral_clock+0x112>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    2b16:	61 e0       	ldi	r22, 0x01	; 1
    2b18:	86 e0       	ldi	r24, 0x06	; 6
    2b1a:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2b1e:	08 95       	ret
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    2b20:	80 34       	cpi	r24, 0x40	; 64
    2b22:	28 e0       	ldi	r18, 0x08	; 8
    2b24:	92 07       	cpc	r25, r18
    2b26:	29 f4       	brne	.+10     	; 0x2b32 <sysclk_enable_peripheral_clock+0x124>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    2b28:	62 e0       	ldi	r22, 0x02	; 2
    2b2a:	83 e0       	ldi	r24, 0x03	; 3
    2b2c:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2b30:	08 95       	ret
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    2b32:	80 34       	cpi	r24, 0x40	; 64
    2b34:	29 e0       	ldi	r18, 0x09	; 9
    2b36:	92 07       	cpc	r25, r18
    2b38:	29 f4       	brne	.+10     	; 0x2b44 <sysclk_enable_peripheral_clock+0x136>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    2b3a:	62 e0       	ldi	r22, 0x02	; 2
    2b3c:	84 e0       	ldi	r24, 0x04	; 4
    2b3e:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2b42:	08 95       	ret
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    2b44:	80 34       	cpi	r24, 0x40	; 64
    2b46:	2a e0       	ldi	r18, 0x0A	; 10
    2b48:	92 07       	cpc	r25, r18
    2b4a:	29 f4       	brne	.+10     	; 0x2b56 <sysclk_enable_peripheral_clock+0x148>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    2b4c:	62 e0       	ldi	r22, 0x02	; 2
    2b4e:	85 e0       	ldi	r24, 0x05	; 5
    2b50:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2b54:	08 95       	ret
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
    2b56:	80 34       	cpi	r24, 0x40	; 64
    2b58:	2b e0       	ldi	r18, 0x0B	; 11
    2b5a:	92 07       	cpc	r25, r18
    2b5c:	29 f4       	brne	.+10     	; 0x2b68 <sysclk_enable_peripheral_clock+0x15a>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
    2b5e:	62 e0       	ldi	r22, 0x02	; 2
    2b60:	86 e0       	ldi	r24, 0x06	; 6
    2b62:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2b66:	08 95       	ret
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    2b68:	80 39       	cpi	r24, 0x90	; 144
    2b6a:	28 e0       	ldi	r18, 0x08	; 8
    2b6c:	92 07       	cpc	r25, r18
    2b6e:	29 f4       	brne	.+10     	; 0x2b7a <sysclk_enable_peripheral_clock+0x16c>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    2b70:	64 e0       	ldi	r22, 0x04	; 4
    2b72:	83 e0       	ldi	r24, 0x03	; 3
    2b74:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2b78:	08 95       	ret
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    2b7a:	80 39       	cpi	r24, 0x90	; 144
    2b7c:	29 e0       	ldi	r18, 0x09	; 9
    2b7e:	92 07       	cpc	r25, r18
    2b80:	29 f4       	brne	.+10     	; 0x2b8c <sysclk_enable_peripheral_clock+0x17e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    2b82:	64 e0       	ldi	r22, 0x04	; 4
    2b84:	84 e0       	ldi	r24, 0x04	; 4
    2b86:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2b8a:	08 95       	ret
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    2b8c:	80 39       	cpi	r24, 0x90	; 144
    2b8e:	2a e0       	ldi	r18, 0x0A	; 10
    2b90:	92 07       	cpc	r25, r18
    2b92:	29 f4       	brne	.+10     	; 0x2b9e <sysclk_enable_peripheral_clock+0x190>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    2b94:	64 e0       	ldi	r22, 0x04	; 4
    2b96:	85 e0       	ldi	r24, 0x05	; 5
    2b98:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2b9c:	08 95       	ret
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    2b9e:	80 39       	cpi	r24, 0x90	; 144
    2ba0:	2b e0       	ldi	r18, 0x0B	; 11
    2ba2:	92 07       	cpc	r25, r18
    2ba4:	29 f4       	brne	.+10     	; 0x2bb0 <sysclk_enable_peripheral_clock+0x1a2>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    2ba6:	64 e0       	ldi	r22, 0x04	; 4
    2ba8:	86 e0       	ldi	r24, 0x06	; 6
    2baa:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2bae:	08 95       	ret
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    2bb0:	80 3c       	cpi	r24, 0xC0	; 192
    2bb2:	28 e0       	ldi	r18, 0x08	; 8
    2bb4:	92 07       	cpc	r25, r18
    2bb6:	29 f4       	brne	.+10     	; 0x2bc2 <sysclk_enable_peripheral_clock+0x1b4>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    2bb8:	68 e0       	ldi	r22, 0x08	; 8
    2bba:	83 e0       	ldi	r24, 0x03	; 3
    2bbc:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2bc0:	08 95       	ret
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    2bc2:	80 3c       	cpi	r24, 0xC0	; 192
    2bc4:	29 e0       	ldi	r18, 0x09	; 9
    2bc6:	92 07       	cpc	r25, r18
    2bc8:	29 f4       	brne	.+10     	; 0x2bd4 <sysclk_enable_peripheral_clock+0x1c6>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    2bca:	68 e0       	ldi	r22, 0x08	; 8
    2bcc:	84 e0       	ldi	r24, 0x04	; 4
    2bce:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2bd2:	08 95       	ret
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
    2bd4:	80 3c       	cpi	r24, 0xC0	; 192
    2bd6:	2a e0       	ldi	r18, 0x0A	; 10
    2bd8:	92 07       	cpc	r25, r18
    2bda:	29 f4       	brne	.+10     	; 0x2be6 <sysclk_enable_peripheral_clock+0x1d8>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
    2bdc:	68 e0       	ldi	r22, 0x08	; 8
    2bde:	85 e0       	ldi	r24, 0x05	; 5
    2be0:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2be4:	08 95       	ret
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
    2be6:	80 3c       	cpi	r24, 0xC0	; 192
    2be8:	2b e0       	ldi	r18, 0x0B	; 11
    2bea:	92 07       	cpc	r25, r18
    2bec:	29 f4       	brne	.+10     	; 0x2bf8 <sysclk_enable_peripheral_clock+0x1ea>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
    2bee:	68 e0       	ldi	r22, 0x08	; 8
    2bf0:	86 e0       	ldi	r24, 0x06	; 6
    2bf2:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2bf6:	08 95       	ret
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    2bf8:	80 3a       	cpi	r24, 0xA0	; 160
    2bfa:	28 e0       	ldi	r18, 0x08	; 8
    2bfc:	92 07       	cpc	r25, r18
    2bfe:	29 f4       	brne	.+10     	; 0x2c0a <sysclk_enable_peripheral_clock+0x1fc>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    2c00:	60 e1       	ldi	r22, 0x10	; 16
    2c02:	83 e0       	ldi	r24, 0x03	; 3
    2c04:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2c08:	08 95       	ret
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    2c0a:	80 3a       	cpi	r24, 0xA0	; 160
    2c0c:	29 e0       	ldi	r18, 0x09	; 9
    2c0e:	92 07       	cpc	r25, r18
    2c10:	29 f4       	brne	.+10     	; 0x2c1c <sysclk_enable_peripheral_clock+0x20e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    2c12:	60 e1       	ldi	r22, 0x10	; 16
    2c14:	84 e0       	ldi	r24, 0x04	; 4
    2c16:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2c1a:	08 95       	ret
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    2c1c:	80 3a       	cpi	r24, 0xA0	; 160
    2c1e:	2a e0       	ldi	r18, 0x0A	; 10
    2c20:	92 07       	cpc	r25, r18
    2c22:	29 f4       	brne	.+10     	; 0x2c2e <sysclk_enable_peripheral_clock+0x220>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    2c24:	60 e1       	ldi	r22, 0x10	; 16
    2c26:	85 e0       	ldi	r24, 0x05	; 5
    2c28:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2c2c:	08 95       	ret
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    2c2e:	80 3a       	cpi	r24, 0xA0	; 160
    2c30:	2b e0       	ldi	r18, 0x0B	; 11
    2c32:	92 07       	cpc	r25, r18
    2c34:	29 f4       	brne	.+10     	; 0x2c40 <sysclk_enable_peripheral_clock+0x232>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    2c36:	60 e1       	ldi	r22, 0x10	; 16
    2c38:	86 e0       	ldi	r24, 0x06	; 6
    2c3a:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2c3e:	08 95       	ret
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    2c40:	80 3b       	cpi	r24, 0xB0	; 176
    2c42:	28 e0       	ldi	r18, 0x08	; 8
    2c44:	92 07       	cpc	r25, r18
    2c46:	29 f4       	brne	.+10     	; 0x2c52 <sysclk_enable_peripheral_clock+0x244>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    2c48:	60 e2       	ldi	r22, 0x20	; 32
    2c4a:	83 e0       	ldi	r24, 0x03	; 3
    2c4c:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2c50:	08 95       	ret
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    2c52:	80 3b       	cpi	r24, 0xB0	; 176
    2c54:	29 e0       	ldi	r18, 0x09	; 9
    2c56:	92 07       	cpc	r25, r18
    2c58:	29 f4       	brne	.+10     	; 0x2c64 <sysclk_enable_peripheral_clock+0x256>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    2c5a:	60 e2       	ldi	r22, 0x20	; 32
    2c5c:	84 e0       	ldi	r24, 0x04	; 4
    2c5e:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2c62:	08 95       	ret
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
    2c64:	80 3b       	cpi	r24, 0xB0	; 176
    2c66:	2a e0       	ldi	r18, 0x0A	; 10
    2c68:	92 07       	cpc	r25, r18
    2c6a:	29 f4       	brne	.+10     	; 0x2c76 <sysclk_enable_peripheral_clock+0x268>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
    2c6c:	60 e2       	ldi	r22, 0x20	; 32
    2c6e:	85 e0       	ldi	r24, 0x05	; 5
    2c70:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2c74:	08 95       	ret
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
    2c76:	80 3b       	cpi	r24, 0xB0	; 176
    2c78:	2b e0       	ldi	r18, 0x0B	; 11
    2c7a:	92 07       	cpc	r25, r18
    2c7c:	29 f4       	brne	.+10     	; 0x2c88 <sysclk_enable_peripheral_clock+0x27a>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
    2c7e:	60 e2       	ldi	r22, 0x20	; 32
    2c80:	86 e0       	ldi	r24, 0x06	; 6
    2c82:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2c86:	08 95       	ret
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    2c88:	80 38       	cpi	r24, 0x80	; 128
    2c8a:	24 e0       	ldi	r18, 0x04	; 4
    2c8c:	92 07       	cpc	r25, r18
    2c8e:	29 f4       	brne	.+10     	; 0x2c9a <sysclk_enable_peripheral_clock+0x28c>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    2c90:	60 e4       	ldi	r22, 0x40	; 64
    2c92:	83 e0       	ldi	r24, 0x03	; 3
    2c94:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2c98:	08 95       	ret
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
    2c9a:	80 39       	cpi	r24, 0x90	; 144
    2c9c:	24 e0       	ldi	r18, 0x04	; 4
    2c9e:	92 07       	cpc	r25, r18
    2ca0:	29 f4       	brne	.+10     	; 0x2cac <sysclk_enable_peripheral_clock+0x29e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
    2ca2:	60 e4       	ldi	r22, 0x40	; 64
    2ca4:	84 e0       	ldi	r24, 0x04	; 4
    2ca6:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2caa:	08 95       	ret
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    2cac:	80 3a       	cpi	r24, 0xA0	; 160
    2cae:	24 e0       	ldi	r18, 0x04	; 4
    2cb0:	92 07       	cpc	r25, r18
    2cb2:	29 f4       	brne	.+10     	; 0x2cbe <sysclk_enable_peripheral_clock+0x2b0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    2cb4:	60 e4       	ldi	r22, 0x40	; 64
    2cb6:	85 e0       	ldi	r24, 0x05	; 5
    2cb8:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2cbc:	08 95       	ret
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
    2cbe:	80 3b       	cpi	r24, 0xB0	; 176
    2cc0:	94 40       	sbci	r25, 0x04	; 4
    2cc2:	21 f4       	brne	.+8      	; 0x2ccc <sysclk_enable_peripheral_clock+0x2be>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
    2cc4:	60 e4       	ldi	r22, 0x40	; 64
    2cc6:	86 e0       	ldi	r24, 0x06	; 6
    2cc8:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
    2ccc:	08 95       	ret

00002cce <_Z12IO_ReadWritebh>:

#ifndef DIGITALIO_H_
#define DIGITALIO_H_

bool IO_ReadWrite(bool value, uint8_t io_port)
{
    2cce:	28 2f       	mov	r18, r24
	switch(io_port)
    2cd0:	86 2f       	mov	r24, r22
    2cd2:	90 e0       	ldi	r25, 0x00	; 0
    2cd4:	fc 01       	movw	r30, r24
    2cd6:	31 97       	sbiw	r30, 0x01	; 1
    2cd8:	ec 30       	cpi	r30, 0x0C	; 12
    2cda:	f1 05       	cpc	r31, r1
    2cdc:	08 f0       	brcs	.+2      	; 0x2ce0 <_Z12IO_ReadWritebh+0x12>
    2cde:	b6 c0       	rjmp	.+364    	; 0x2e4c <_Z12IO_ReadWritebh+0x17e>
    2ce0:	88 27       	eor	r24, r24
    2ce2:	e6 5f       	subi	r30, 0xF6	; 246
    2ce4:	fe 4f       	sbci	r31, 0xFE	; 254
    2ce6:	8f 4f       	sbci	r24, 0xFF	; 255
    2ce8:	0c 94 fb 30 	jmp	0x61f6	; 0x61f6 <__tablejump2__>
	{
		case 1:
		if (value == true)
    2cec:	22 23       	and	r18, r18
    2cee:	21 f0       	breq	.+8      	; 0x2cf8 <_Z12IO_ReadWritebh+0x2a>
		{
			PORTK_OUTSET = (1<<PIN7_bp);
    2cf0:	80 e8       	ldi	r24, 0x80	; 128
    2cf2:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2cf6:	03 c0       	rjmp	.+6      	; 0x2cfe <_Z12IO_ReadWritebh+0x30>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN7_bp);
    2cf8:	80 e8       	ldi	r24, 0x80	; 128
    2cfa:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN7_bp));
    2cfe:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2d02:	88 1f       	adc	r24, r24
    2d04:	88 27       	eor	r24, r24
    2d06:	88 1f       	adc	r24, r24
    2d08:	08 95       	ret
		break;
		
		case 2:
		if (value == true)
    2d0a:	22 23       	and	r18, r18
    2d0c:	21 f0       	breq	.+8      	; 0x2d16 <_Z12IO_ReadWritebh+0x48>
		{
			PORTK_OUTSET = (1<<PIN6_bp);
    2d0e:	80 e4       	ldi	r24, 0x40	; 64
    2d10:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2d14:	03 c0       	rjmp	.+6      	; 0x2d1c <_Z12IO_ReadWritebh+0x4e>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN6_bp);
    2d16:	80 e4       	ldi	r24, 0x40	; 64
    2d18:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN6_bp));
    2d1c:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2d20:	86 fb       	bst	r24, 6
    2d22:	88 27       	eor	r24, r24
    2d24:	80 f9       	bld	r24, 0
    2d26:	08 95       	ret
		break;
		
		case 3:
		if (value == true)
    2d28:	22 23       	and	r18, r18
    2d2a:	21 f0       	breq	.+8      	; 0x2d34 <_Z12IO_ReadWritebh+0x66>
		{
			PORTK_OUTSET = (1<<PIN5_bp);
    2d2c:	80 e2       	ldi	r24, 0x20	; 32
    2d2e:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2d32:	03 c0       	rjmp	.+6      	; 0x2d3a <_Z12IO_ReadWritebh+0x6c>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN5_bp);
    2d34:	80 e2       	ldi	r24, 0x20	; 32
    2d36:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN5_bp));
    2d3a:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2d3e:	85 fb       	bst	r24, 5
    2d40:	88 27       	eor	r24, r24
    2d42:	80 f9       	bld	r24, 0
    2d44:	08 95       	ret
		break;
		
		case 4: //Lift limit switches
		if (value == true)
    2d46:	22 23       	and	r18, r18
    2d48:	21 f0       	breq	.+8      	; 0x2d52 <_Z12IO_ReadWritebh+0x84>
		{
			PORTK_OUTSET = (1<<PIN4_bp);
    2d4a:	80 e1       	ldi	r24, 0x10	; 16
    2d4c:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2d50:	03 c0       	rjmp	.+6      	; 0x2d58 <_Z12IO_ReadWritebh+0x8a>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN4_bp);
    2d52:	80 e1       	ldi	r24, 0x10	; 16
    2d54:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN4_bp));
    2d58:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2d5c:	82 95       	swap	r24
    2d5e:	81 70       	andi	r24, 0x01	; 1
    2d60:	08 95       	ret
		break;
		
		case 5:
		if (value == true)
    2d62:	22 23       	and	r18, r18
    2d64:	21 f0       	breq	.+8      	; 0x2d6e <_Z12IO_ReadWritebh+0xa0>
		{
			PORTK_OUTSET = (1<<PIN3_bp);
    2d66:	88 e0       	ldi	r24, 0x08	; 8
    2d68:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2d6c:	03 c0       	rjmp	.+6      	; 0x2d74 <_Z12IO_ReadWritebh+0xa6>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN3_bp);
    2d6e:	88 e0       	ldi	r24, 0x08	; 8
    2d70:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN3_bp));
    2d74:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2d78:	83 fb       	bst	r24, 3
    2d7a:	88 27       	eor	r24, r24
    2d7c:	80 f9       	bld	r24, 0
    2d7e:	08 95       	ret
		break;
		
		case 6:
		if (value == true)
    2d80:	22 23       	and	r18, r18
    2d82:	21 f0       	breq	.+8      	; 0x2d8c <_Z12IO_ReadWritebh+0xbe>
		{
			PORTK_OUTSET = (1<<PIN2_bp);
    2d84:	84 e0       	ldi	r24, 0x04	; 4
    2d86:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2d8a:	03 c0       	rjmp	.+6      	; 0x2d92 <_Z12IO_ReadWritebh+0xc4>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN2_bp);
    2d8c:	84 e0       	ldi	r24, 0x04	; 4
    2d8e:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN2_bp));
    2d92:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2d96:	82 fb       	bst	r24, 2
    2d98:	88 27       	eor	r24, r24
    2d9a:	80 f9       	bld	r24, 0
    2d9c:	08 95       	ret
		break;
		
		case 7:
		if (value == true)
    2d9e:	22 23       	and	r18, r18
    2da0:	21 f0       	breq	.+8      	; 0x2daa <_Z12IO_ReadWritebh+0xdc>
		{
			PORTK_OUTSET = (1<<PIN1_bp);
    2da2:	82 e0       	ldi	r24, 0x02	; 2
    2da4:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2da8:	03 c0       	rjmp	.+6      	; 0x2db0 <_Z12IO_ReadWritebh+0xe2>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN1_bp);
    2daa:	82 e0       	ldi	r24, 0x02	; 2
    2dac:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN1_bp));
    2db0:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2db4:	86 95       	lsr	r24
    2db6:	81 70       	andi	r24, 0x01	; 1
    2db8:	08 95       	ret
		break;
		
		case 8:
		if (value == true)
    2dba:	22 23       	and	r18, r18
    2dbc:	21 f0       	breq	.+8      	; 0x2dc6 <_Z12IO_ReadWritebh+0xf8>
		{
			PORTK_OUTSET = (1<<PIN0_bp);
    2dbe:	81 e0       	ldi	r24, 0x01	; 1
    2dc0:	80 93 25 07 	sts	0x0725, r24	; 0x800725 <__TEXT_REGION_LENGTH__+0x700725>
    2dc4:	03 c0       	rjmp	.+6      	; 0x2dcc <_Z12IO_ReadWritebh+0xfe>
		}
		else
		{
			PORTK_OUTCLR = (1<<PIN0_bp);
    2dc6:	81 e0       	ldi	r24, 0x01	; 1
    2dc8:	80 93 26 07 	sts	0x0726, r24	; 0x800726 <__TEXT_REGION_LENGTH__+0x700726>
		}
		return (PORTK_IN &(1<<PIN0_bp));
    2dcc:	80 91 28 07 	lds	r24, 0x0728	; 0x800728 <__TEXT_REGION_LENGTH__+0x700728>
    2dd0:	81 70       	andi	r24, 0x01	; 1
    2dd2:	08 95       	ret
		break;
		
		case 9:
		if (value == true)
    2dd4:	22 23       	and	r18, r18
    2dd6:	21 f0       	breq	.+8      	; 0x2de0 <_Z12IO_ReadWritebh+0x112>
		{
			PORTJ_OUTSET = (1<<PIN7_bp);
    2dd8:	80 e8       	ldi	r24, 0x80	; 128
    2dda:	80 93 05 07 	sts	0x0705, r24	; 0x800705 <__TEXT_REGION_LENGTH__+0x700705>
    2dde:	03 c0       	rjmp	.+6      	; 0x2de6 <_Z12IO_ReadWritebh+0x118>
		}
		else
		{
			PORTJ_OUTCLR = (1<<PIN7_bp);
    2de0:	80 e8       	ldi	r24, 0x80	; 128
    2de2:	80 93 06 07 	sts	0x0706, r24	; 0x800706 <__TEXT_REGION_LENGTH__+0x700706>
		}
		return (PORTJ_IN &(1<<PIN7_bp));
    2de6:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    2dea:	88 1f       	adc	r24, r24
    2dec:	88 27       	eor	r24, r24
    2dee:	88 1f       	adc	r24, r24
    2df0:	08 95       	ret
		break;
		
		case 10:
		if (value == true)
    2df2:	22 23       	and	r18, r18
    2df4:	21 f0       	breq	.+8      	; 0x2dfe <_Z12IO_ReadWritebh+0x130>
		{
			PORTJ_OUTSET = (1<<PIN6_bp);
    2df6:	80 e4       	ldi	r24, 0x40	; 64
    2df8:	80 93 05 07 	sts	0x0705, r24	; 0x800705 <__TEXT_REGION_LENGTH__+0x700705>
    2dfc:	03 c0       	rjmp	.+6      	; 0x2e04 <_Z12IO_ReadWritebh+0x136>
		}
		else
		{
			PORTJ_OUTCLR = (1<<PIN6_bp);
    2dfe:	80 e4       	ldi	r24, 0x40	; 64
    2e00:	80 93 06 07 	sts	0x0706, r24	; 0x800706 <__TEXT_REGION_LENGTH__+0x700706>
		}
		return (PORTJ_IN &(1<<PIN6_bp));
    2e04:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    2e08:	86 fb       	bst	r24, 6
    2e0a:	88 27       	eor	r24, r24
    2e0c:	80 f9       	bld	r24, 0
    2e0e:	08 95       	ret
		break;
		
		case 11:
		if (value == true)
    2e10:	22 23       	and	r18, r18
    2e12:	21 f0       	breq	.+8      	; 0x2e1c <_Z12IO_ReadWritebh+0x14e>
		{
			PORTH_OUTSET = (1<<PIN7_bp);
    2e14:	80 e8       	ldi	r24, 0x80	; 128
    2e16:	80 93 e5 06 	sts	0x06E5, r24	; 0x8006e5 <__TEXT_REGION_LENGTH__+0x7006e5>
    2e1a:	03 c0       	rjmp	.+6      	; 0x2e22 <_Z12IO_ReadWritebh+0x154>
		}
		else
		{
			PORTH_OUTCLR = (1<<PIN7_bp);
    2e1c:	80 e8       	ldi	r24, 0x80	; 128
    2e1e:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
		}
		return (PORTH_IN &(1<<PIN7_bp));
    2e22:	80 91 e8 06 	lds	r24, 0x06E8	; 0x8006e8 <__TEXT_REGION_LENGTH__+0x7006e8>
    2e26:	88 1f       	adc	r24, r24
    2e28:	88 27       	eor	r24, r24
    2e2a:	88 1f       	adc	r24, r24
    2e2c:	08 95       	ret
		break;
		
		case 12:
		if (value == true)
    2e2e:	22 23       	and	r18, r18
    2e30:	21 f0       	breq	.+8      	; 0x2e3a <_Z12IO_ReadWritebh+0x16c>
		{
			PORTH_OUTSET = (1<<PIN6_bp);
    2e32:	80 e4       	ldi	r24, 0x40	; 64
    2e34:	80 93 e5 06 	sts	0x06E5, r24	; 0x8006e5 <__TEXT_REGION_LENGTH__+0x7006e5>
    2e38:	03 c0       	rjmp	.+6      	; 0x2e40 <_Z12IO_ReadWritebh+0x172>
		}
		else
		{
			PORTH_OUTCLR = (1<<PIN6_bp);
    2e3a:	80 e4       	ldi	r24, 0x40	; 64
    2e3c:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
		}
		return (PORTH_IN &(1<<PIN6_bp));
    2e40:	80 91 e8 06 	lds	r24, 0x06E8	; 0x8006e8 <__TEXT_REGION_LENGTH__+0x7006e8>
    2e44:	86 fb       	bst	r24, 6
    2e46:	88 27       	eor	r24, r24
    2e48:	80 f9       	bld	r24, 0
    2e4a:	08 95       	ret
		break;
		
	}
	return 0;
    2e4c:	80 e0       	ldi	r24, 0x00	; 0
}
    2e4e:	08 95       	ret

00002e50 <_Z11DigitalReadi>:
void ToggleLED();
void LED(bool i);
void ToggleLED1();
void ToggleLED2();
void passthrough_TWI();
bool DigitalRead(int16_t IO) { return IO_ReadWrite(true, IO); }
    2e50:	68 2f       	mov	r22, r24
    2e52:	81 e0       	ldi	r24, 0x01	; 1
    2e54:	0e 94 67 16 	call	0x2cce	; 0x2cce <_Z12IO_ReadWritebh>
    2e58:	08 95       	ret

00002e5a <_Z17ReadSignatureBytej>:

uint8_t I_AnalogRead(ADC_struct &ADC, uint8_t pin);

uint8_t ReadSignatureByte(uint16_t Address)
{
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
    2e5a:	aa ec       	ldi	r26, 0xCA	; 202
    2e5c:	b1 e0       	ldi	r27, 0x01	; 1
    2e5e:	22 e0       	ldi	r18, 0x02	; 2
    2e60:	2c 93       	st	X, r18
	uint8_t Result;
	__asm__ ("lpm %0, Z\n" : "=r" (Result) : "z" (Address));
    2e62:	fc 01       	movw	r30, r24
    2e64:	84 91       	lpm	r24, Z
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
    2e66:	1c 92       	st	X, r1
	return Result;
}
    2e68:	08 95       	ret

00002e6a <_Z12I_AnalogReadR13ADC_CH_structh>:
	for (int i=0; i<2; i++) {
		I_AnalogRead(ADC, 1);
	}
}

uint8_t I_AnalogRead(ADC_CH_struct &CH, uint8_t pin) {
    2e6a:	fc 01       	movw	r30, r24
	switch(pin)
    2e6c:	63 30       	cpi	r22, 0x03	; 3
    2e6e:	89 f0       	breq	.+34     	; 0x2e92 <_Z12I_AnalogReadR13ADC_CH_structh+0x28>
    2e70:	28 f4       	brcc	.+10     	; 0x2e7c <_Z12I_AnalogReadR13ADC_CH_structh+0x12>
    2e72:	61 30       	cpi	r22, 0x01	; 1
    2e74:	41 f0       	breq	.+16     	; 0x2e86 <_Z12I_AnalogReadR13ADC_CH_structh+0x1c>
    2e76:	62 30       	cpi	r22, 0x02	; 2
    2e78:	49 f0       	breq	.+18     	; 0x2e8c <_Z12I_AnalogReadR13ADC_CH_structh+0x22>
    2e7a:	1d c0       	rjmp	.+58     	; 0x2eb6 <_Z12I_AnalogReadR13ADC_CH_structh+0x4c>
    2e7c:	64 30       	cpi	r22, 0x04	; 4
    2e7e:	61 f0       	breq	.+24     	; 0x2e98 <_Z12I_AnalogReadR13ADC_CH_structh+0x2e>
    2e80:	65 30       	cpi	r22, 0x05	; 5
    2e82:	69 f0       	breq	.+26     	; 0x2e9e <_Z12I_AnalogReadR13ADC_CH_structh+0x34>
    2e84:	18 c0       	rjmp	.+48     	; 0x2eb6 <_Z12I_AnalogReadR13ADC_CH_structh+0x4c>
	{
		//ADC_CH_MUXPOS_PIN0_gc is AREF pin (op 5v), pin lezen returned altijd >252
		case 1:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN1_gc; //select pin
    2e86:	88 e0       	ldi	r24, 0x08	; 8
    2e88:	81 83       	std	Z+1, r24	; 0x01
		break;
    2e8a:	0b c0       	rjmp	.+22     	; 0x2ea2 <_Z12I_AnalogReadR13ADC_CH_structh+0x38>
		
		case 2:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc; //select pin
    2e8c:	80 e1       	ldi	r24, 0x10	; 16
    2e8e:	81 83       	std	Z+1, r24	; 0x01
		break;
    2e90:	08 c0       	rjmp	.+16     	; 0x2ea2 <_Z12I_AnalogReadR13ADC_CH_structh+0x38>
		
		case 3:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN3_gc; //select pin
    2e92:	88 e1       	ldi	r24, 0x18	; 24
    2e94:	81 83       	std	Z+1, r24	; 0x01
		break;
    2e96:	05 c0       	rjmp	.+10     	; 0x2ea2 <_Z12I_AnalogReadR13ADC_CH_structh+0x38>
		
		case 4:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN4_gc; //select pin
    2e98:	80 e2       	ldi	r24, 0x20	; 32
    2e9a:	81 83       	std	Z+1, r24	; 0x01
		break;
    2e9c:	02 c0       	rjmp	.+4      	; 0x2ea2 <_Z12I_AnalogReadR13ADC_CH_structh+0x38>
		
		case 5:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc; //select pin
    2e9e:	88 e2       	ldi	r24, 0x28	; 40
    2ea0:	81 83       	std	Z+1, r24	; 0x01
		default:
		return 0;
		break;
	}
	
	CH.CTRL |= ADC_CH_START_bm; //start conversion channel
    2ea2:	80 81       	ld	r24, Z
    2ea4:	80 68       	ori	r24, 0x80	; 128
    2ea6:	80 83       	st	Z, r24
	while ((CH.INTFLAGS & ADC_CH0IF_bm) == 0); //wacht op interrupt bit
    2ea8:	93 81       	ldd	r25, Z+3	; 0x03
    2eaa:	90 ff       	sbrs	r25, 0
    2eac:	fd cf       	rjmp	.-6      	; 0x2ea8 <_Z12I_AnalogReadR13ADC_CH_structh+0x3e>
	CH.INTFLAGS = ADC_CH0IF_bm; //clear interrupt flag by writing one to it
    2eae:	81 e0       	ldi	r24, 0x01	; 1
    2eb0:	83 83       	std	Z+3, r24	; 0x03
	return CH.RESL; //return lower byte result from channel (8 bit result)
    2eb2:	84 81       	ldd	r24, Z+4	; 0x04
    2eb4:	08 95       	ret
		case 5:
		CH.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc; //select pin
		break;
		
		default:
		return 0;
    2eb6:	80 e0       	ldi	r24, 0x00	; 0
	
	CH.CTRL |= ADC_CH_START_bm; //start conversion channel
	while ((CH.INTFLAGS & ADC_CH0IF_bm) == 0); //wacht op interrupt bit
	CH.INTFLAGS = ADC_CH0IF_bm; //clear interrupt flag by writing one to it
	return CH.RESL; //return lower byte result from channel (8 bit result)
}
    2eb8:	08 95       	ret

00002eba <_Z12I_AnalogReadR10ADC_structh>:

//defaults to ch0
uint8_t I_AnalogRead(ADC_struct &ADC, uint8_t pin) {
	return I_AnalogRead(ADC.CH0, pin);
    2eba:	80 96       	adiw	r24, 0x20	; 32
    2ebc:	0e 94 35 17 	call	0x2e6a	; 0x2e6a <_Z12I_AnalogReadR13ADC_CH_structh>
}
    2ec0:	08 95       	ret

00002ec2 <_Z8ADC_InitR10ADC_struct>:
	__asm__ ("lpm %0, Z\n" : "=r" (Result) : "z" (Address));
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
	return Result;
}

void ADC_Init(ADC_struct &ADC) {
    2ec2:	0f 93       	push	r16
    2ec4:	1f 93       	push	r17
    2ec6:	cf 93       	push	r28
    2ec8:	df 93       	push	r29
    2eca:	ec 01       	movw	r28, r24
	/* http://ww1.microchip.com/downloads/en/DeviceDoc/doc8077.pdf page 296 */

	//calibration data from signature row
	if (&ADC == &ADCA) {
    2ecc:	c1 15       	cp	r28, r1
    2ece:	82 e0       	ldi	r24, 0x02	; 2
    2ed0:	d8 07       	cpc	r29, r24
    2ed2:	79 f4       	brne	.+30     	; 0x2ef2 <_Z8ADC_InitR10ADC_struct+0x30>
		ADC.CALL = ReadSignatureByte(PRODSIGNATURES_ADCACAL0); //effect onbekend maar staat in datasheet
    2ed4:	80 b5       	in	r24, 0x20	; 32
    2ed6:	90 e0       	ldi	r25, 0x00	; 0
    2ed8:	0e 94 2d 17 	call	0x2e5a	; 0x2e5a <_Z17ReadSignatureBytej>
    2edc:	00 e0       	ldi	r16, 0x00	; 0
    2ede:	12 e0       	ldi	r17, 0x02	; 2
    2ee0:	f8 01       	movw	r30, r16
    2ee2:	84 87       	std	Z+12, r24	; 0x0c
		ADC.CALH = ReadSignatureByte(PRODSIGNATURES_ADCACAL1);
    2ee4:	81 b5       	in	r24, 0x21	; 33
    2ee6:	90 e0       	ldi	r25, 0x00	; 0
    2ee8:	0e 94 2d 17 	call	0x2e5a	; 0x2e5a <_Z17ReadSignatureBytej>
    2eec:	f8 01       	movw	r30, r16
    2eee:	85 87       	std	Z+13, r24	; 0x0d
    2ef0:	14 c0       	rjmp	.+40     	; 0x2f1a <_Z8ADC_InitR10ADC_struct+0x58>
	} else if (&ADC == &ADCB) {
    2ef2:	c0 34       	cpi	r28, 0x40	; 64
    2ef4:	f2 e0       	ldi	r31, 0x02	; 2
    2ef6:	df 07       	cpc	r29, r31
    2ef8:	79 f4       	brne	.+30     	; 0x2f18 <_Z8ADC_InitR10ADC_struct+0x56>
		ADC.CALL = ReadSignatureByte(PRODSIGNATURES_ADCBCAL0);
    2efa:	84 b5       	in	r24, 0x24	; 36
    2efc:	90 e0       	ldi	r25, 0x00	; 0
    2efe:	0e 94 2d 17 	call	0x2e5a	; 0x2e5a <_Z17ReadSignatureBytej>
    2f02:	00 e4       	ldi	r16, 0x40	; 64
    2f04:	12 e0       	ldi	r17, 0x02	; 2
    2f06:	f8 01       	movw	r30, r16
    2f08:	84 87       	std	Z+12, r24	; 0x0c
		ADC.CALH = ReadSignatureByte(PRODSIGNATURES_ADCBCAL1);
    2f0a:	85 b5       	in	r24, 0x25	; 37
    2f0c:	90 e0       	ldi	r25, 0x00	; 0
    2f0e:	0e 94 2d 17 	call	0x2e5a	; 0x2e5a <_Z17ReadSignatureBytej>
    2f12:	f8 01       	movw	r30, r16
    2f14:	85 87       	std	Z+13, r24	; 0x0d
    2f16:	01 c0       	rjmp	.+2      	; 0x2f1a <_Z8ADC_InitR10ADC_struct+0x58>
    2f18:	ff cf       	rjmp	.-2      	; 0x2f18 <_Z8ADC_InitR10ADC_struct+0x56>
		//geef error ofzo
		while(true){}
	}
	
	//cancel any pending conversions, disable ADC
	ADC.CTRLA = ADC_FLUSH_bm;
    2f1a:	82 e0       	ldi	r24, 0x02	; 2
    2f1c:	88 83       	st	Y, r24
	
	//external reference on PORT A (voltage dat op AREF pin wordt gezet, het te meten voltage mag hier niet boven komen)
	ADC.REFCTRL = ADC_REFSEL_AREFA_gc;
    2f1e:	80 e2       	ldi	r24, 0x20	; 32
    2f20:	8a 83       	std	Y+2, r24	; 0x02
	
	//8-bit right-adjusted result
	ADC.CTRLB = (ADC_RESOLUTION_8BIT_gc | (1<<ADC_CONMODE_bm));
    2f22:	84 e0       	ldi	r24, 0x04	; 4
    2f24:	89 83       	std	Y+1, r24	; 0x01
	
	//prescaler 128						// !willekeurig gekozen
	ADC.PRESCALER = ADC_PRESCALER_DIV64_gc;
    2f26:	8c 83       	std	Y+4, r24	; 0x04

	//enable ADC
	ADC.CTRLA |= ADC_ENABLE_bm;
    2f28:	88 81       	ld	r24, Y
    2f2a:	81 60       	ori	r24, 0x01	; 1
    2f2c:	88 83       	st	Y, r24
	
	//result at ch0
//	ADC.CTRLA |= (0x0<<2);

	//single ended input no gain
	ADC.CH0.CTRL = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    2f2e:	81 e0       	ldi	r24, 0x01	; 1
    2f30:	88 a3       	std	Y+32, r24	; 0x20

	//disable interrupts
	ADCA.CH0.INTCTRL = 0;
    2f32:	10 92 22 02 	sts	0x0222, r1	; 0x800222 <__TEXT_REGION_LENGTH__+0x700222>
	
	//2 dummy reads
	for (int i=0; i<2; i++) {
		I_AnalogRead(ADC, 1);
    2f36:	61 e0       	ldi	r22, 0x01	; 1
    2f38:	ce 01       	movw	r24, r28
    2f3a:	0e 94 5d 17 	call	0x2eba	; 0x2eba <_Z12I_AnalogReadR10ADC_structh>
    2f3e:	61 e0       	ldi	r22, 0x01	; 1
    2f40:	ce 01       	movw	r24, r28
    2f42:	0e 94 5d 17 	call	0x2eba	; 0x2eba <_Z12I_AnalogReadR10ADC_structh>
	}
}
    2f46:	df 91       	pop	r29
    2f48:	cf 91       	pop	r28
    2f4a:	1f 91       	pop	r17
    2f4c:	0f 91       	pop	r16
    2f4e:	08 95       	ret

00002f50 <_Z15ReadSharpSensorh>:
#ifndef SHARPSENSOR_H_
#define SHARPSENSOR_H_

uint8_t ReadSharpSensor(uint8_t sensor)
{
	uint8_t val = I_AnalogRead(ADCA, sensor);
    2f50:	68 2f       	mov	r22, r24
    2f52:	80 e0       	ldi	r24, 0x00	; 0
    2f54:	92 e0       	ldi	r25, 0x02	; 2
    2f56:	0e 94 5d 17 	call	0x2eba	; 0x2eba <_Z12I_AnalogReadR10ADC_structh>
	
	switch(val)
    2f5a:	90 e0       	ldi	r25, 0x00	; 0
    2f5c:	fc 01       	movw	r30, r24
    2f5e:	fc 97       	sbiw	r30, 0x3c	; 60
    2f60:	e4 3c       	cpi	r30, 0xC4	; 196
    2f62:	f1 05       	cpc	r31, r1
    2f64:	f0 f4       	brcc	.+60     	; 0x2fa2 <_Z15ReadSharpSensorh+0x52>
    2f66:	88 27       	eor	r24, r24
    2f68:	ea 5e       	subi	r30, 0xEA	; 234
    2f6a:	fe 4f       	sbci	r31, 0xFE	; 254
    2f6c:	8f 4f       	sbci	r24, 0xFF	; 255
    2f6e:	0c 94 fb 30 	jmp	0x61f6	; 0x61f6 <__tablejump2__>
		case 250 ... 255:
		return 4; //centimeter
		break;
		
		case 245 ... 249:
		return 5; //centimeter
    2f72:	85 e0       	ldi	r24, 0x05	; 5
    2f74:	08 95       	ret
		break;
		
		case 240 ... 244:
		return 7; //centimeter
    2f76:	87 e0       	ldi	r24, 0x07	; 7
    2f78:	08 95       	ret
		break;
		
		case 235 ... 239:
		return 8; //centimeter
    2f7a:	88 e0       	ldi	r24, 0x08	; 8
    2f7c:	08 95       	ret
		break;
		
		case 230 ... 234:
		return 9; //centimeter
    2f7e:	89 e0       	ldi	r24, 0x09	; 9
    2f80:	08 95       	ret
		break;
		
		case 200 ... 229:
		return 10; //centimeter
    2f82:	8a e0       	ldi	r24, 0x0A	; 10
    2f84:	08 95       	ret
		break;
		
		case 190 ... 199:
		return 11; //centimeter
    2f86:	8b e0       	ldi	r24, 0x0B	; 11
    2f88:	08 95       	ret
		break;
		
		case 170 ... 189:
		return 12; //centimeter
    2f8a:	8c e0       	ldi	r24, 0x0C	; 12
    2f8c:	08 95       	ret
		break;
		
		case 155 ... 169:
		return 13; //centimeter
    2f8e:	8d e0       	ldi	r24, 0x0D	; 13
    2f90:	08 95       	ret
		break;
		
		case 140 ... 154:
		return 14; //centimeter
    2f92:	8e e0       	ldi	r24, 0x0E	; 14
    2f94:	08 95       	ret
		break;
		
		case 110 ... 119:
		return 16; //centimeter
    2f96:	80 e1       	ldi	r24, 0x10	; 16
    2f98:	08 95       	ret
		break;
		
		case 80 ... 99:
		return 20; //centimeter
    2f9a:	84 e1       	ldi	r24, 0x14	; 20
    2f9c:	08 95       	ret
		break;
		
		case 60 ... 79:
		return 25; //centimeter
    2f9e:	89 e1       	ldi	r24, 0x19	; 25
    2fa0:	08 95       	ret
		break;
		
		default:
		return 30;
    2fa2:	8e e1       	ldi	r24, 0x1E	; 30
    2fa4:	08 95       	ret
	uint8_t val = I_AnalogRead(ADCA, sensor);
	
	switch(val)
	{
		case 250 ... 255:
		return 4; //centimeter
    2fa6:	84 e0       	ldi	r24, 0x04	; 4
		
		default:
		return 30;
		break;
	}
}
    2fa8:	08 95       	ret

00002faa <_Z10AnalogReadi>:
uint16_t AnalogRead(int16_t IO) { return (uint16_t)I_AnalogRead(ADCA, (uint8_t)IO); }
    2faa:	68 2f       	mov	r22, r24
    2fac:	80 e0       	ldi	r24, 0x00	; 0
    2fae:	92 e0       	ldi	r25, 0x02	; 2
    2fb0:	0e 94 5d 17 	call	0x2eba	; 0x2eba <_Z12I_AnalogReadR10ADC_structh>
    2fb4:	90 e0       	ldi	r25, 0x00	; 0
    2fb6:	08 95       	ret

00002fb8 <_Z15passthrough_TWIv>:
void ToggleLED1() { PORTH_OUTTGL |= (1 << 4); } // Zet tweede LED aan of uit
void ToggleLED2(){ PORTH_OUTTGL |= (1 << 5); } // Zet tweede LED aan of uit


/* Enter stepper-testing mode. Will exit on Reset */
void passthrough_TWI() {
    2fb8:	cf 93       	push	r28
    2fba:	df 93       	push	r29
    2fbc:	cd b7       	in	r28, 0x3d	; 61
    2fbe:	de b7       	in	r29, 0x3e	; 62
    2fc0:	2b 97       	sbiw	r28, 0x0b	; 11
    2fc2:	cd bf       	out	0x3d, r28	; 61
    2fc4:	de bf       	out	0x3e, r29	; 62
	char buff[3];
	TWI_onRequest(requestResult, TWIC);
    2fc6:	60 e8       	ldi	r22, 0x80	; 128
    2fc8:	74 e0       	ldi	r23, 0x04	; 4
    2fca:	80 e0       	ldi	r24, 0x00	; 0
    2fcc:	95 e1       	ldi	r25, 0x15	; 21
    2fce:	0e 94 ec 07 	call	0xfd8	; 0xfd8 <_Z13TWI_onRequestPFvvER10TWI_struct>
	
	while (1) {
		if (TWI_RecievedAddress(TWIC)) {
			PORTH_OUTCLR |= (1<<4)|(1<<5); //LED on
    2fd2:	0f 2e       	mov	r0, r31
    2fd4:	f6 ee       	ldi	r31, 0xE6	; 230
    2fd6:	cf 2e       	mov	r12, r31
    2fd8:	f6 e0       	ldi	r31, 0x06	; 6
    2fda:	df 2e       	mov	r13, r31
    2fdc:	f0 2d       	mov	r31, r0
			
			if (buff[0] == 0) { //test steppers
				//buff[1] motorid, buff[2] direction
				char directiondata[]={buff[2]};
				stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),buff[1], USARTE1);
				char data[]={0x01,0x4c,0x00,0x32,buff[2],MOTOR_STEP_HALF,MOTOR_ON};
    2fde:	0f 2e       	mov	r0, r31
    2fe0:	f7 e0       	ldi	r31, 0x07	; 7
    2fe2:	9f 2e       	mov	r9, r31
    2fe4:	f0 2d       	mov	r31, r0
    2fe6:	5e 01       	movw	r10, r28
    2fe8:	84 e0       	ldi	r24, 0x04	; 4
    2fea:	a8 0e       	add	r10, r24
    2fec:	b1 1c       	adc	r11, r1
    2fee:	0f 2e       	mov	r0, r31
    2ff0:	fc e4       	ldi	r31, 0x4C	; 76
    2ff2:	7f 2e       	mov	r7, r31
    2ff4:	f0 2d       	mov	r31, r0
    2ff6:	0f 2e       	mov	r0, r31
    2ff8:	f2 e3       	ldi	r31, 0x32	; 50
    2ffa:	8f 2e       	mov	r8, r31
    2ffc:	f0 2d       	mov	r31, r0
				stepperWriteRegister(STEPS_PS_HREG,data,sizeof(data)/sizeof(*data),buff[1],USARTE1);
				} else if (buff[0] == 1) { //lees analog
				Result = AnalogRead(buff[1]); //bij een interrupt stuurt de ATmega Result via TWI
			}
			
			PORTH_OUTSET |= (1<<4)|(1<<5); //LED off
    2ffe:	0f 2e       	mov	r0, r31
    3000:	f5 ee       	ldi	r31, 0xE5	; 229
    3002:	ef 2e       	mov	r14, r31
    3004:	f6 e0       	ldi	r31, 0x06	; 6
    3006:	ff 2e       	mov	r15, r31
    3008:	f0 2d       	mov	r31, r0
void passthrough_TWI() {
	char buff[3];
	TWI_onRequest(requestResult, TWIC);
	
	while (1) {
		if (TWI_RecievedAddress(TWIC)) {
    300a:	80 e8       	ldi	r24, 0x80	; 128
    300c:	94 e0       	ldi	r25, 0x04	; 4
    300e:	0e 94 7d 07 	call	0xefa	; 0xefa <_Z19TWI_RecievedAddressR10TWI_struct>
    3012:	88 23       	and	r24, r24
    3014:	d1 f3       	breq	.-12     	; 0x300a <_Z15passthrough_TWIv+0x52>
			PORTH_OUTCLR |= (1<<4)|(1<<5); //LED on
    3016:	f6 01       	movw	r30, r12
    3018:	80 81       	ld	r24, Z
    301a:	80 63       	ori	r24, 0x30	; 48
    301c:	80 83       	st	Z, r24
			
			TWI_ReceivePacket(TWIC,(uint8_t*)buff, 3);
    301e:	43 e0       	ldi	r20, 0x03	; 3
    3020:	be 01       	movw	r22, r28
    3022:	6f 5f       	subi	r22, 0xFF	; 255
    3024:	7f 4f       	sbci	r23, 0xFF	; 255
    3026:	80 e8       	ldi	r24, 0x80	; 128
    3028:	94 e0       	ldi	r25, 0x04	; 4
    302a:	0e 94 89 07 	call	0xf12	; 0xf12 <_Z17TWI_ReceivePacketR10TWI_structPhh>
    302e:	8f e6       	ldi	r24, 0x6F	; 111
    3030:	97 e1       	ldi	r25, 0x17	; 23
    3032:	01 97       	sbiw	r24, 0x01	; 1
    3034:	f1 f7       	brne	.-4      	; 0x3032 <_Z15passthrough_TWIv+0x7a>
    3036:	00 c0       	rjmp	.+0      	; 0x3038 <_Z15passthrough_TWIv+0x80>
    3038:	00 00       	nop
			_delay_ms(1);
			TWIC.SLAVE.STATUS |= (1<<TWI_SLAVE_DIF_bp)|(1<<TWI_SLAVE_APIF_bp); //clear interrupts
    303a:	e0 e8       	ldi	r30, 0x80	; 128
    303c:	f4 e0       	ldi	r31, 0x04	; 4
    303e:	82 85       	ldd	r24, Z+10	; 0x0a
    3040:	80 6c       	ori	r24, 0xC0	; 192
    3042:	82 87       	std	Z+10, r24	; 0x0a
			
			if (buff[0] == 0) { //test steppers
    3044:	89 81       	ldd	r24, Y+1	; 0x01
    3046:	81 11       	cpse	r24, r1
    3048:	20 c0       	rjmp	.+64     	; 0x308a <_Z15passthrough_TWIv+0xd2>
				//buff[1] motorid, buff[2] direction
				char directiondata[]={buff[2]};
    304a:	8b 81       	ldd	r24, Y+3	; 0x03
    304c:	8b 87       	std	Y+11, r24	; 0x0b
				stepperWriteRegister(DIRECTION_REG,directiondata,sizeof(directiondata)/sizeof(*directiondata),buff[1], USARTE1);
    304e:	00 eb       	ldi	r16, 0xB0	; 176
    3050:	1a e0       	ldi	r17, 0x0A	; 10
    3052:	2a 81       	ldd	r18, Y+2	; 0x02
    3054:	41 e0       	ldi	r20, 0x01	; 1
    3056:	be 01       	movw	r22, r28
    3058:	65 5f       	subi	r22, 0xF5	; 245
    305a:	7f 4f       	sbci	r23, 0xFF	; 255
    305c:	8a e4       	ldi	r24, 0x4A	; 74
    305e:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
				char data[]={0x01,0x4c,0x00,0x32,buff[2],MOTOR_STEP_HALF,MOTOR_ON};
    3062:	f5 01       	movw	r30, r10
    3064:	89 2d       	mov	r24, r9
    3066:	11 92       	st	Z+, r1
    3068:	8a 95       	dec	r24
    306a:	e9 f7       	brne	.-6      	; 0x3066 <_Z15passthrough_TWIv+0xae>
    306c:	81 e0       	ldi	r24, 0x01	; 1
    306e:	8c 83       	std	Y+4, r24	; 0x04
    3070:	7d 82       	std	Y+5, r7	; 0x05
    3072:	8f 82       	std	Y+7, r8	; 0x07
    3074:	89 87       	std	Y+9, r24	; 0x09
    3076:	8a 87       	std	Y+10, r24	; 0x0a
    3078:	8b 81       	ldd	r24, Y+3	; 0x03
    307a:	88 87       	std	Y+8, r24	; 0x08
				stepperWriteRegister(STEPS_PS_HREG,data,sizeof(data)/sizeof(*data),buff[1],USARTE1);
    307c:	2a 81       	ldd	r18, Y+2	; 0x02
    307e:	49 2d       	mov	r20, r9
    3080:	b5 01       	movw	r22, r10
    3082:	86 e4       	ldi	r24, 0x46	; 70
    3084:	0e 94 b5 12 	call	0x256a	; 0x256a <_Z20stepperWriteRegisterhPKchhR12USART_struct>
    3088:	08 c0       	rjmp	.+16     	; 0x309a <_Z15passthrough_TWIv+0xe2>
				} else if (buff[0] == 1) { //lees analog
    308a:	81 30       	cpi	r24, 0x01	; 1
    308c:	31 f4       	brne	.+12     	; 0x309a <_Z15passthrough_TWIv+0xe2>
				Result = AnalogRead(buff[1]); //bij een interrupt stuurt de ATmega Result via TWI
    308e:	8a 81       	ldd	r24, Y+2	; 0x02
    3090:	90 e0       	ldi	r25, 0x00	; 0
    3092:	0e 94 d5 17 	call	0x2faa	; 0x2faa <_Z10AnalogReadi>
    3096:	80 93 d3 23 	sts	0x23D3, r24	; 0x8023d3 <Result>
			}
			
			PORTH_OUTSET |= (1<<4)|(1<<5); //LED off
    309a:	f7 01       	movw	r30, r14
    309c:	80 81       	ld	r24, Z
    309e:	80 63       	ori	r24, 0x30	; 48
    30a0:	80 83       	st	Z, r24
    30a2:	b3 cf       	rjmp	.-154    	; 0x300a <_Z15passthrough_TWIv+0x52>

000030a4 <_Z16initOptocouplersv>:

/**
 * \brief - Set all optocouplers to input
 */
void initOptocouplers(){
	OPTO_DIRCLR = OPTOS_bm;
    30a4:	8f e3       	ldi	r24, 0x3F	; 63
    30a6:	80 93 02 07 	sts	0x0702, r24	; 0x800702 <__TEXT_REGION_LENGTH__+0x700702>
    30aa:	08 95       	ret

000030ac <_Z17I_OptocouplerReadh>:
/**
 * \brief - Read the level of an optocoupler
 */
bool I_OptocouplerRead(uint8_t io_port)
{
	switch(io_port)
    30ac:	82 30       	cpi	r24, 0x02	; 2
    30ae:	a9 f0       	breq	.+42     	; 0x30da <_Z17I_OptocouplerReadh+0x2e>
    30b0:	28 f4       	brcc	.+10     	; 0x30bc <_Z17I_OptocouplerReadh+0x10>
    30b2:	88 23       	and	r24, r24
    30b4:	49 f0       	breq	.+18     	; 0x30c8 <_Z17I_OptocouplerReadh+0x1c>
    30b6:	81 30       	cpi	r24, 0x01	; 1
    30b8:	59 f0       	breq	.+22     	; 0x30d0 <_Z17I_OptocouplerReadh+0x24>
    30ba:	26 c0       	rjmp	.+76     	; 0x3108 <_Z17I_OptocouplerReadh+0x5c>
    30bc:	84 30       	cpi	r24, 0x04	; 4
    30be:	c9 f0       	breq	.+50     	; 0x30f2 <_Z17I_OptocouplerReadh+0x46>
    30c0:	90 f0       	brcs	.+36     	; 0x30e6 <_Z17I_OptocouplerReadh+0x3a>
    30c2:	85 30       	cpi	r24, 0x05	; 5
    30c4:	d9 f0       	breq	.+54     	; 0x30fc <_Z17I_OptocouplerReadh+0x50>
    30c6:	20 c0       	rjmp	.+64     	; 0x3108 <_Z17I_OptocouplerReadh+0x5c>
	{
		case 0: return OPTO_IN & OPTO0;
    30c8:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    30cc:	81 70       	andi	r24, 0x01	; 1
    30ce:	08 95       	ret
		case 1: return OPTO_IN & OPTO1;
    30d0:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    30d4:	86 95       	lsr	r24
    30d6:	81 70       	andi	r24, 0x01	; 1
    30d8:	08 95       	ret
		case 2: return OPTO_IN & OPTO2;
    30da:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    30de:	82 fb       	bst	r24, 2
    30e0:	88 27       	eor	r24, r24
    30e2:	80 f9       	bld	r24, 0
    30e4:	08 95       	ret
		case 3: return OPTO_IN & OPTO3;
    30e6:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    30ea:	83 fb       	bst	r24, 3
    30ec:	88 27       	eor	r24, r24
    30ee:	80 f9       	bld	r24, 0
    30f0:	08 95       	ret
		case 4: return OPTO_IN & OPTO4;
    30f2:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    30f6:	82 95       	swap	r24
    30f8:	81 70       	andi	r24, 0x01	; 1
    30fa:	08 95       	ret
		case 5: return OPTO_IN & OPTO5;
    30fc:	80 91 08 07 	lds	r24, 0x0708	; 0x800708 <__TEXT_REGION_LENGTH__+0x700708>
    3100:	85 fb       	bst	r24, 5
    3102:	88 27       	eor	r24, r24
    3104:	80 f9       	bld	r24, 0
    3106:	08 95       	ret
		default: return 0;
    3108:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    310a:	08 95       	ret

0000310c <_Z15OptocouplerReadi>:
void ToggleLED1();
void ToggleLED2();
void passthrough_TWI();
bool DigitalRead(int16_t IO) { return IO_ReadWrite(true, IO); }
uint16_t AnalogRead(int16_t IO) { return (uint16_t)I_AnalogRead(ADCA, (uint8_t)IO); }
bool OptocouplerRead(int16_t IO) { return I_OptocouplerRead((uint8_t)IO); }
    310c:	0e 94 56 18 	call	0x30ac	; 0x30ac <_Z17I_OptocouplerReadh>
    3110:	08 95       	ret

00003112 <__vector_100>:
void requestStarted() { TWI_Write(TWIC, Started); }
void requestResult() { TWI_Write(TWIC, Result); }


/* ISR INT0, gebruikt voor lift interrupts */
ISR(PORTK_INT0_vect) {
    3112:	1f 92       	push	r1
    3114:	0f 92       	push	r0
    3116:	0f b6       	in	r0, 0x3f	; 63
    3118:	0f 92       	push	r0
    311a:	11 24       	eor	r1, r1
    311c:	08 b6       	in	r0, 0x38	; 56
    311e:	0f 92       	push	r0
    3120:	18 be       	out	0x38, r1	; 56
    3122:	09 b6       	in	r0, 0x39	; 57
    3124:	0f 92       	push	r0
    3126:	19 be       	out	0x39, r1	; 57
    3128:	0a b6       	in	r0, 0x3a	; 58
    312a:	0f 92       	push	r0
    312c:	1a be       	out	0x3a, r1	; 58
    312e:	0b b6       	in	r0, 0x3b	; 59
    3130:	0f 92       	push	r0
    3132:	1b be       	out	0x3b, r1	; 59
    3134:	2f 93       	push	r18
    3136:	3f 93       	push	r19
    3138:	4f 93       	push	r20
    313a:	5f 93       	push	r21
    313c:	6f 93       	push	r22
    313e:	7f 93       	push	r23
    3140:	8f 93       	push	r24
    3142:	9f 93       	push	r25
    3144:	af 93       	push	r26
    3146:	bf 93       	push	r27
    3148:	cf 93       	push	r28
    314a:	df 93       	push	r29
    314c:	ef 93       	push	r30
    314e:	ff 93       	push	r31
	bool elevatorUpPressed = !(PORTK_IN & EV_SWITCH_PIN_UP); //Pin use pull-ups, invert to give true on pressed
    3150:	e8 e2       	ldi	r30, 0x28	; 40
    3152:	f7 e0       	ldi	r31, 0x07	; 7
    3154:	c0 81       	ld	r28, Z
    3156:	c0 71       	andi	r28, 0x10	; 16
	bool elevatorDownPressed = !(PORTK_IN & EV_SWITCH_PIN_DOWN);
    3158:	d0 81       	ld	r29, Z

	DEBUG_OUT("Entered INT0 ISR\r\n");
    315a:	69 e5       	ldi	r22, 0x59	; 89
    315c:	72 e2       	ldi	r23, 0x22	; 34
    315e:	80 ea       	ldi	r24, 0xA0	; 160
    3160:	99 e0       	ldi	r25, 0x09	; 9
    3162:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>


	if(elevatorDownPressed){
    3166:	d5 fd       	sbrc	r29, 5
    3168:	09 c0       	rjmp	.+18     	; 0x317c <__vector_100+0x6a>
		DEBUG_OUT("Elevator Switch DOWN was pressed\n\r");
    316a:	6c e6       	ldi	r22, 0x6C	; 108
    316c:	72 e2       	ldi	r23, 0x22	; 34
    316e:	80 ea       	ldi	r24, 0xA0	; 160
    3170:	99 e0       	ldi	r25, 0x09	; 9
    3172:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		ElevatorButtonInISR(false); //Run with parameter false to indicate DOWN
    3176:	80 e0       	ldi	r24, 0x00	; 0
    3178:	0e 94 88 0b 	call	0x1710	; 0x1710 <ElevatorButtonInISR>

	}
	if(elevatorUpPressed){
    317c:	c1 11       	cpse	r28, r1
    317e:	09 c0       	rjmp	.+18     	; 0x3192 <__vector_100+0x80>
		DEBUG_OUT("Elevator Switch UP was pressed\n\r");
    3180:	6f e8       	ldi	r22, 0x8F	; 143
    3182:	72 e2       	ldi	r23, 0x22	; 34
    3184:	80 ea       	ldi	r24, 0xA0	; 160
    3186:	99 e0       	ldi	r25, 0x09	; 9
    3188:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		ElevatorButtonInISR(true); //Run with parameter true to indicate UP
    318c:	81 e0       	ldi	r24, 0x01	; 1
    318e:	0e 94 88 0b 	call	0x1710	; 0x1710 <ElevatorButtonInISR>
	}
}
    3192:	ff 91       	pop	r31
    3194:	ef 91       	pop	r30
    3196:	df 91       	pop	r29
    3198:	cf 91       	pop	r28
    319a:	bf 91       	pop	r27
    319c:	af 91       	pop	r26
    319e:	9f 91       	pop	r25
    31a0:	8f 91       	pop	r24
    31a2:	7f 91       	pop	r23
    31a4:	6f 91       	pop	r22
    31a6:	5f 91       	pop	r21
    31a8:	4f 91       	pop	r20
    31aa:	3f 91       	pop	r19
    31ac:	2f 91       	pop	r18
    31ae:	0f 90       	pop	r0
    31b0:	0b be       	out	0x3b, r0	; 59
    31b2:	0f 90       	pop	r0
    31b4:	0a be       	out	0x3a, r0	; 58
    31b6:	0f 90       	pop	r0
    31b8:	09 be       	out	0x39, r0	; 57
    31ba:	0f 90       	pop	r0
    31bc:	08 be       	out	0x38, r0	; 56
    31be:	0f 90       	pop	r0
    31c0:	0f be       	out	0x3f, r0	; 63
    31c2:	0f 90       	pop	r0
    31c4:	1f 90       	pop	r1
    31c6:	18 95       	reti

000031c8 <__vector_101>:


///* ISR INT1, gebruikt voor sorterarm interrupts */
ISR(PORTK_INT1_vect) {
    31c8:	1f 92       	push	r1
    31ca:	0f 92       	push	r0
    31cc:	0f b6       	in	r0, 0x3f	; 63
    31ce:	0f 92       	push	r0
    31d0:	11 24       	eor	r1, r1
    31d2:	08 b6       	in	r0, 0x38	; 56
    31d4:	0f 92       	push	r0
    31d6:	18 be       	out	0x38, r1	; 56
    31d8:	09 b6       	in	r0, 0x39	; 57
    31da:	0f 92       	push	r0
    31dc:	19 be       	out	0x39, r1	; 57
    31de:	0a b6       	in	r0, 0x3a	; 58
    31e0:	0f 92       	push	r0
    31e2:	1a be       	out	0x3a, r1	; 58
    31e4:	0b b6       	in	r0, 0x3b	; 59
    31e6:	0f 92       	push	r0
    31e8:	1b be       	out	0x3b, r1	; 59
    31ea:	2f 93       	push	r18
    31ec:	3f 93       	push	r19
    31ee:	4f 93       	push	r20
    31f0:	5f 93       	push	r21
    31f2:	6f 93       	push	r22
    31f4:	7f 93       	push	r23
    31f6:	8f 93       	push	r24
    31f8:	9f 93       	push	r25
    31fa:	af 93       	push	r26
    31fc:	bf 93       	push	r27
    31fe:	cf 93       	push	r28
    3200:	df 93       	push	r29
    3202:	ef 93       	push	r30
    3204:	ff 93       	push	r31
	
	//Read the PORTK register on the SorterArm pins:
	bool leftIsPressed = !(PORTK_IN & sa1.switch_pin_left); //Pin use pull-ups, invert to give true on pressed
    3206:	e8 e2       	ldi	r30, 0x28	; 40
    3208:	f7 e0       	ldi	r31, 0x07	; 7
    320a:	d0 81       	ld	r29, Z
	bool rightIsPressed = !(PORTK_IN & sa1.switch_pin_right);
    320c:	c0 81       	ld	r28, Z
    320e:	c0 78       	andi	r28, 0x80	; 128

	DEBUG_OUT("Entered INT1 ISR\r\n");
    3210:	60 eb       	ldi	r22, 0xB0	; 176
    3212:	72 e2       	ldi	r23, 0x22	; 34
    3214:	80 ea       	ldi	r24, 0xA0	; 160
    3216:	99 e0       	ldi	r25, 0x09	; 9
    3218:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	if(leftIsPressed){
    321c:	d6 fd       	sbrc	r29, 6
    321e:	08 c0       	rjmp	.+16     	; 0x3230 <__vector_101+0x68>
	 DEBUG_OUT("SorterArm switch LEFT was pressed\n\r");
    3220:	63 ec       	ldi	r22, 0xC3	; 195
    3222:	72 e2       	ldi	r23, 0x22	; 34
    3224:	80 ea       	ldi	r24, 0xA0	; 160
    3226:	99 e0       	ldi	r25, 0x09	; 9
    3228:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	 SorterArmISR();
    322c:	0e 94 50 10 	call	0x20a0	; 0x20a0 <SorterArmISR>
	}
	if(rightIsPressed){
    3230:	c1 11       	cpse	r28, r1
    3232:	08 c0       	rjmp	.+16     	; 0x3244 <__vector_101+0x7c>
	 DEBUG_OUT("SorterArm switch RIGHT was pressed\n\r");
    3234:	67 ee       	ldi	r22, 0xE7	; 231
    3236:	72 e2       	ldi	r23, 0x22	; 34
    3238:	80 ea       	ldi	r24, 0xA0	; 160
    323a:	99 e0       	ldi	r25, 0x09	; 9
    323c:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	 SorterArmISR();
    3240:	0e 94 50 10 	call	0x20a0	; 0x20a0 <SorterArmISR>

	//Currently checks the PORTK register for which pin is pressed down
	//The sorterArm should theoretically only be able to press one switch at a time
	//If necessary, code could be added for checking which switch changed state.
	
}
    3244:	ff 91       	pop	r31
    3246:	ef 91       	pop	r30
    3248:	df 91       	pop	r29
    324a:	cf 91       	pop	r28
    324c:	bf 91       	pop	r27
    324e:	af 91       	pop	r26
    3250:	9f 91       	pop	r25
    3252:	8f 91       	pop	r24
    3254:	7f 91       	pop	r23
    3256:	6f 91       	pop	r22
    3258:	5f 91       	pop	r21
    325a:	4f 91       	pop	r20
    325c:	3f 91       	pop	r19
    325e:	2f 91       	pop	r18
    3260:	0f 90       	pop	r0
    3262:	0b be       	out	0x3b, r0	; 59
    3264:	0f 90       	pop	r0
    3266:	0a be       	out	0x3a, r0	; 58
    3268:	0f 90       	pop	r0
    326a:	09 be       	out	0x39, r0	; 57
    326c:	0f 90       	pop	r0
    326e:	08 be       	out	0x38, r0	; 56
    3270:	0f 90       	pop	r0
    3272:	0f be       	out	0x3f, r0	; 63
    3274:	0f 90       	pop	r0
    3276:	1f 90       	pop	r1
    3278:	18 95       	reti

0000327a <_Z8initLEDsv>:
		} else {
		PORTH_OUTSET |= (1<<4)|(1<<5);
	}
}
void initLEDs() {
	PORTH_DIRSET = PIN4_bm | PIN5_bm;
    327a:	80 e3       	ldi	r24, 0x30	; 48
    327c:	80 93 e1 06 	sts	0x06E1, r24	; 0x8006e1 <__TEXT_REGION_LENGTH__+0x7006e1>
	PORTH_OUTCLR = PIN4_bm | PIN5_bm;
    3280:	80 93 e6 06 	sts	0x06E6, r24	; 0x8006e6 <__TEXT_REGION_LENGTH__+0x7006e6>
    3284:	08 95       	ret

00003286 <main>:
	
}


int main(void)
{
    3286:	cf 92       	push	r12
    3288:	df 92       	push	r13
    328a:	ef 92       	push	r14
    328c:	ff 92       	push	r15
    328e:	0f 93       	push	r16
    3290:	1f 93       	push	r17
    3292:	cf 93       	push	r28
    3294:	df 93       	push	r29
	// Setup/init
	irq_initialize_vectors();
    3296:	87 e0       	ldi	r24, 0x07	; 7
    3298:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
    329c:	78 94       	sei
	sysclk_init();
    329e:	0e 94 bf 2b 	call	0x577e	; 0x577e <sysclk_init>
	udc_start();
    32a2:	0e 94 43 20 	call	0x4086	; 0x4086 <udc_start>
	
	//Set up peripherals
	sysclk_enable_peripheral_clock(&TWIC);		//TWI/I2C line for interfacing with ESP32
    32a6:	80 e8       	ldi	r24, 0x80	; 128
    32a8:	94 e0       	ldi	r25, 0x04	; 4
    32aa:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <sysclk_enable_peripheral_clock>
	sysclk_enable_peripheral_clock(&USARTD0);	//USB line for debugging
    32ae:	80 ea       	ldi	r24, 0xA0	; 160
    32b0:	99 e0       	ldi	r25, 0x09	; 9
    32b2:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <sysclk_enable_peripheral_clock>
	sysclk_enable_peripheral_clock(&USARTE1);	//RS485
    32b6:	80 eb       	ldi	r24, 0xB0	; 176
    32b8:	9a e0       	ldi	r25, 0x0A	; 10
    32ba:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <sysclk_enable_peripheral_clock>
	sysclk_enable_peripheral_clock(&ADCA);		//ADC for reading sensors
    32be:	80 e0       	ldi	r24, 0x00	; 0
    32c0:	92 e0       	ldi	r25, 0x02	; 2
    32c2:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <sysclk_enable_peripheral_clock>
	
	TWI_init(TWIC);
    32c6:	80 e8       	ldi	r24, 0x80	; 128
    32c8:	94 e0       	ldi	r25, 0x04	; 4
    32ca:	0e 94 73 07 	call	0xee6	; 0xee6 <_Z8TWI_initR10TWI_struct>
	TWI_onRequest(requestStarted, TWIC);
    32ce:	60 e8       	ldi	r22, 0x80	; 128
    32d0:	74 e0       	ldi	r23, 0x04	; 4
    32d2:	89 ef       	ldi	r24, 0xF9	; 249
    32d4:	94 e1       	ldi	r25, 0x14	; 20
    32d6:	0e 94 ec 07 	call	0xfd8	; 0xfd8 <_Z13TWI_onRequestPFvvER10TWI_struct>

	// Init board
	board_init();
    32da:	0e 94 62 30 	call	0x60c4	; 0x60c4 <board_init>
	initLEDs();
    32de:	0e 94 3d 19 	call	0x327a	; 0x327a <_Z8initLEDsv>

	//Init UART for Debug interface and RS485 drivers
	USART_Init(USARTD0, 115200, 24000000, false);	// RX/TX out
    32e2:	e1 2c       	mov	r14, r1
    32e4:	00 e0       	ldi	r16, 0x00	; 0
    32e6:	16 e3       	ldi	r17, 0x36	; 54
    32e8:	2e e6       	ldi	r18, 0x6E	; 110
    32ea:	31 e0       	ldi	r19, 0x01	; 1
    32ec:	40 e0       	ldi	r20, 0x00	; 0
    32ee:	52 ec       	ldi	r21, 0xC2	; 194
    32f0:	61 e0       	ldi	r22, 0x01	; 1
    32f2:	70 e0       	ldi	r23, 0x00	; 0
    32f4:	80 ea       	ldi	r24, 0xA0	; 160
    32f6:	99 e0       	ldi	r25, 0x09	; 9
    32f8:	0e 94 52 09 	call	0x12a4	; 0x12a4 <_Z10USART_InitR12USART_structmmb>
	USART_Init(USARTE1,37100,24000000,false);	// RS485 1
    32fc:	00 e0       	ldi	r16, 0x00	; 0
    32fe:	16 e3       	ldi	r17, 0x36	; 54
    3300:	2e e6       	ldi	r18, 0x6E	; 110
    3302:	31 e0       	ldi	r19, 0x01	; 1
    3304:	4c ee       	ldi	r20, 0xEC	; 236
    3306:	50 e9       	ldi	r21, 0x90	; 144
    3308:	60 e0       	ldi	r22, 0x00	; 0
    330a:	70 e0       	ldi	r23, 0x00	; 0
    330c:	80 eb       	ldi	r24, 0xB0	; 176
    330e:	9a e0       	ldi	r25, 0x0A	; 10
    3310:	0e 94 52 09 	call	0x12a4	; 0x12a4 <_Z10USART_InitR12USART_structmmb>
	USART_Init(USARTF0,37100,24000000,false);	// RS485 2
    3314:	00 e0       	ldi	r16, 0x00	; 0
    3316:	16 e3       	ldi	r17, 0x36	; 54
    3318:	2e e6       	ldi	r18, 0x6E	; 110
    331a:	31 e0       	ldi	r19, 0x01	; 1
    331c:	4c ee       	ldi	r20, 0xEC	; 236
    331e:	50 e9       	ldi	r21, 0x90	; 144
    3320:	60 e0       	ldi	r22, 0x00	; 0
    3322:	70 e0       	ldi	r23, 0x00	; 0
    3324:	80 ea       	ldi	r24, 0xA0	; 160
    3326:	9b e0       	ldi	r25, 0x0B	; 11
    3328:	0e 94 52 09 	call	0x12a4	; 0x12a4 <_Z10USART_InitR12USART_structmmb>
	
	PORTE_OUTSET = 0b00110000;
    332c:	80 e3       	ldi	r24, 0x30	; 48
    332e:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
	
	ADC_Init(ADCA);
    3332:	80 e0       	ldi	r24, 0x00	; 0
    3334:	92 e0       	ldi	r25, 0x02	; 2
    3336:	0e 94 61 17 	call	0x2ec2	; 0x2ec2 <_Z8ADC_InitR10ADC_struct>
    333a:	c1 e0       	ldi	r28, 0x01	; 1
    333c:	d0 e0       	ldi	r29, 0x00	; 0
	
	//Stop all motors on boot:
	for (uint8_t i=1; i<=11; i++) {
		StopBelt(i);
    333e:	ce 01       	movw	r24, r28
    3340:	0e 94 7c 13 	call	0x26f8	; 0x26f8 <_Z8StopBeltj>
    3344:	21 96       	adiw	r28, 0x01	; 1
	PORTE_OUTSET = 0b00110000;
	
	ADC_Init(ADCA);
	
	//Stop all motors on boot:
	for (uint8_t i=1; i<=11; i++) {
    3346:	cc 30       	cpi	r28, 0x0C	; 12
    3348:	d1 05       	cpc	r29, r1
    334a:	c9 f7       	brne	.-14     	; 0x333e <main+0xb8>
    334c:	c1 e0       	ldi	r28, 0x01	; 1
    334e:	d0 e0       	ldi	r29, 0x00	; 0
		StopBelt(i);
	}
	for (uint8_t i=1; i<=11; i++) {
		StopTurntable(i);
    3350:	ce 01       	movw	r24, r28
    3352:	0e 94 f4 13 	call	0x27e8	; 0x27e8 <_Z13StopTurntablej>
    3356:	21 96       	adiw	r28, 0x01	; 1
	
	//Stop all motors on boot:
	for (uint8_t i=1; i<=11; i++) {
		StopBelt(i);
	}
	for (uint8_t i=1; i<=11; i++) {
    3358:	cc 30       	cpi	r28, 0x0C	; 12
    335a:	d1 05       	cpc	r29, r1
    335c:	c9 f7       	brne	.-14     	; 0x3350 <main+0xca>
		StopTurntable(i);
	}
	StopSorterArm();
    335e:	0e 94 38 10 	call	0x2070	; 0x2070 <StopSorterArm>
	StopElevator();
    3362:	0e 94 53 0b 	call	0x16a6	; 0x16a6 <StopElevator>
	
	// sysclk_enable_peripheral_clock(&TCC1); //zie SorterArm.cpp, TODO weghalen als stepperdrivers uitgelezen kunnen worden
	
	sei(); //global interrupt enable
    3366:	78 94       	sei
	ElevatorInit();
    3368:	0e 94 9c 0b 	call	0x1738	; 0x1738 <ElevatorInit>

/**
 * \brief - Set all optocouplers to input
 */
void initOptocouplers(){
	OPTO_DIRCLR = OPTOS_bm;
    336c:	8f e3       	ldi	r24, 0x3F	; 63
    336e:	80 93 02 07 	sts	0x0702, r24	; 0x800702 <__TEXT_REGION_LENGTH__+0x700702>
	//ElevatorInterruptSetup();
	//SaSetInput(sa1.switch_pin_left, sa1.switch_pin_right);
	//SaSetInterrupt(sa1.switch_pin_left, sa1.switch_pin_right);


	USB_TransmitString("TEST\n"); // Test serial working
    3372:	8c e0       	ldi	r24, 0x0C	; 12
    3374:	93 e2       	ldi	r25, 0x23	; 35
    3376:	0e 94 9c 0a 	call	0x1538	; 0x1538 <_Z18USB_TransmitStringPKc>

	
	/* Insert application code here, after the board has been initialized. */
	
	
	USART_TransmitString(USARTD0, "\n\r------------------------------------------------------------\n\rReset\n\n\r");
    337a:	62 e1       	ldi	r22, 0x12	; 18
    337c:	73 e2       	ldi	r23, 0x23	; 35
    337e:	80 ea       	ldi	r24, 0xA0	; 160
    3380:	99 e0       	ldi	r25, 0x09	; 9
    3382:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	USB_TransmitString("\n\r------------------------------------------------------------\n\rReset\n\n\r");
    3386:	82 e1       	ldi	r24, 0x12	; 18
    3388:	93 e2       	ldi	r25, 0x23	; 35
    338a:	0e 94 9c 0a 	call	0x1538	; 0x1538 <_Z18USB_TransmitStringPKc>
	
	
	getUsbBoot();
    338e:	0e 94 a8 05 	call	0xb50	; 0xb50 <_Z10getUsbBootv>
    3392:	0f 2e       	mov	r0, r31
    3394:	f0 e2       	ldi	r31, 0x20	; 32
    3396:	cf 2e       	mov	r12, r31
    3398:	f1 ea       	ldi	r31, 0xA1	; 161
    339a:	df 2e       	mov	r13, r31
    339c:	f7 e0       	ldi	r31, 0x07	; 7
    339e:	ef 2e       	mov	r14, r31
    33a0:	f1 2c       	mov	r15, r1
    33a2:	f0 2d       	mov	r31, r0
	
	for (long i=0;i<500000;i++)
	{
		if(TWI_RecievedAddress(TWIC))
    33a4:	80 e8       	ldi	r24, 0x80	; 128
    33a6:	94 e0       	ldi	r25, 0x04	; 4
    33a8:	0e 94 7d 07 	call	0xefa	; 0xefa <_Z19TWI_RecievedAddressR10TWI_struct>
    33ac:	88 23       	and	r24, r24
    33ae:	21 f0       	breq	.+8      	; 0x33b8 <main+0x132>
		receiveHexFileI2C(passthrough_TWI); //Check if I2C transmission contains new program or enables Stepper-test mode
    33b0:	8c ed       	ldi	r24, 0xDC	; 220
    33b2:	97 e1       	ldi	r25, 0x17	; 23
    33b4:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <_Z17receiveHexFileI2CPFvvE>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    33b8:	88 e0       	ldi	r24, 0x08	; 8
    33ba:	8a 95       	dec	r24
    33bc:	f1 f7       	brne	.-4      	; 0x33ba <main+0x134>
    33be:	81 e0       	ldi	r24, 0x01	; 1
    33c0:	c8 1a       	sub	r12, r24
    33c2:	d1 08       	sbc	r13, r1
    33c4:	e1 08       	sbc	r14, r1
    33c6:	f1 08       	sbc	r15, r1
	USB_TransmitString("\n\r------------------------------------------------------------\n\rReset\n\n\r");
	
	
	getUsbBoot();
	
	for (long i=0;i<500000;i++)
    33c8:	69 f7       	brne	.-38     	; 0x33a4 <main+0x11e>
		receiveHexFileI2C(passthrough_TWI); //Check if I2C transmission contains new program or enables Stepper-test mode
		_delay_us(1);
	}
	
	#ifdef DEBUG
	USART_TransmitString(USARTD0, "\r\nRunning in DEBUG mode\r\n");
    33ca:	6b e5       	ldi	r22, 0x5B	; 91
    33cc:	73 e2       	ldi	r23, 0x23	; 35
    33ce:	80 ea       	ldi	r24, 0xA0	; 160
    33d0:	99 e0       	ldi	r25, 0x09	; 9
    33d2:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	#endif
	
	// check if the blockly code area is empty
	USART_TransmitString(USARTD0, "Checking for program\n\r");
    33d6:	65 e7       	ldi	r22, 0x75	; 117
    33d8:	73 e2       	ldi	r23, 0x23	; 35
    33da:	80 ea       	ldi	r24, 0xA0	; 160
    33dc:	99 e0       	ldi	r25, 0x09	; 9
    33de:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	USB_TransmitString("Checking for program\n\r");
    33e2:	85 e7       	ldi	r24, 0x75	; 117
    33e4:	93 e2       	ldi	r25, 0x23	; 35
    33e6:	0e 94 9c 0a 	call	0x1538	; 0x1538 <_Z18USB_TransmitStringPKc>
	
	if(pgm_read_byte(0x8000) == 0xFF)
    33ea:	e0 e0       	ldi	r30, 0x00	; 0
    33ec:	f0 e8       	ldi	r31, 0x80	; 128
    33ee:	e4 91       	lpm	r30, Z
    33f0:	ef 3f       	cpi	r30, 0xFF	; 255
    33f2:	91 f4       	brne	.+36     	; 0x3418 <main+0x192>
	{
		USART_TransmitString(USARTD0, "No program found\n\r");
    33f4:	6c e8       	ldi	r22, 0x8C	; 140
    33f6:	73 e2       	ldi	r23, 0x23	; 35
    33f8:	80 ea       	ldi	r24, 0xA0	; 160
    33fa:	99 e0       	ldi	r25, 0x09	; 9
    33fc:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
		USB_TransmitString("No program found\n\r");
    3400:	8c e8       	ldi	r24, 0x8C	; 140
    3402:	93 e2       	ldi	r25, 0x23	; 35
    3404:	0e 94 9c 0a 	call	0x1538	; 0x1538 <_Z18USB_TransmitStringPKc>
		
		while(true)
		{
			//USART0_TransmitString("test");
			if (!PORTA_IN &(1<<0))
    3408:	c8 e0       	ldi	r28, 0x08	; 8
    340a:	d6 e0       	ldi	r29, 0x06	; 6
    340c:	88 81       	ld	r24, Y
    340e:	81 11       	cpse	r24, r1
    3410:	fd cf       	rjmp	.-6      	; 0x340c <main+0x186>
			{
				resetDevice();
    3412:	0e 94 4a 04 	call	0x894	; 0x894 <_Z11resetDevicev>
    3416:	fa cf       	rjmp	.-12     	; 0x340c <main+0x186>
			}
		}
	}

	// run the blockly
	Started = 1;
    3418:	81 e0       	ldi	r24, 0x01	; 1
    341a:	80 93 d4 23 	sts	0x23D4, r24	; 0x8023d4 <Started>
	USART_TransmitString(USARTD0, "Starting your program\n\r");
    341e:	6f e9       	ldi	r22, 0x9F	; 159
    3420:	73 e2       	ldi	r23, 0x23	; 35
    3422:	80 ea       	ldi	r24, 0xA0	; 160
    3424:	99 e0       	ldi	r25, 0x09	; 9
    3426:	0e 94 94 09 	call	0x1328	; 0x1328 <_Z20USART_TransmitStringR12USART_structPKc>
	USB_TransmitString("Starting your program\n\r");
    342a:	8f e9       	ldi	r24, 0x9F	; 159
    342c:	93 e2       	ldi	r25, 0x23	; 35
    342e:	0e 94 9c 0a 	call	0x1538	; 0x1538 <_Z18USB_TransmitStringPKc>
	asm("jmp 0x8000");
    3432:	0c 94 00 40 	jmp	0x8000	; 0x8000 <jump_table+0x200>

}
    3436:	80 e0       	ldi	r24, 0x00	; 0
    3438:	90 e0       	ldi	r25, 0x00	; 0
    343a:	df 91       	pop	r29
    343c:	cf 91       	pop	r28
    343e:	1f 91       	pop	r17
    3440:	0f 91       	pop	r16
    3442:	ff 90       	pop	r15
    3444:	ef 90       	pop	r14
    3446:	df 90       	pop	r13
    3448:	cf 90       	pop	r12
    344a:	08 95       	ret

0000344c <_Z10ToggleLED1v>:
}
void initLEDs() {
	PORTH_DIRSET = PIN4_bm | PIN5_bm;
	PORTH_OUTCLR = PIN4_bm | PIN5_bm;
	} //Set the LED pins to output
void ToggleLED1() { PORTH_OUTTGL |= (1 << 4); } // Zet tweede LED aan of uit
    344c:	e7 ee       	ldi	r30, 0xE7	; 231
    344e:	f6 e0       	ldi	r31, 0x06	; 6
    3450:	80 81       	ld	r24, Z
    3452:	80 61       	ori	r24, 0x10	; 16
    3454:	80 83       	st	Z, r24
    3456:	08 95       	ret

00003458 <_Z10ToggleLED2v>:
void ToggleLED2(){ PORTH_OUTTGL |= (1 << 5); } // Zet tweede LED aan of uit
    3458:	e7 ee       	ldi	r30, 0xE7	; 231
    345a:	f6 e0       	ldi	r31, 0x06	; 6
    345c:	80 81       	ld	r24, Z
    345e:	80 62       	ori	r24, 0x20	; 32
    3460:	80 83       	st	Z, r24
    3462:	08 95       	ret

00003464 <udi_cdc_comm_enable>:
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
    3464:	10 92 ea 24 	sts	0x24EA, r1	; 0x8024ea <udi_cdc_nb_comm_enabled>
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
    3468:	10 92 f6 24 	sts	0x24F6, r1	; 0x8024f6 <udi_cdc_state>
    346c:	10 92 f7 24 	sts	0x24F7, r1	; 0x8024f7 <udi_cdc_state+0x1>

	uid_cdc_state_msg[port].header.bmRequestType =
    3470:	ec ee       	ldi	r30, 0xEC	; 236
    3472:	f4 e2       	ldi	r31, 0x24	; 36
    3474:	81 ea       	ldi	r24, 0xA1	; 161
    3476:	80 83       	st	Z, r24
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
    3478:	80 e2       	ldi	r24, 0x20	; 32
    347a:	81 83       	std	Z+1, r24	; 0x01
	uid_cdc_state_msg[port].header.wValue = LE16(0);
    347c:	12 82       	std	Z+2, r1	; 0x02
    347e:	13 82       	std	Z+3, r1	; 0x03
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
    3480:	14 82       	std	Z+4, r1	; 0x04
    3482:	15 82       	std	Z+5, r1	; 0x05
	uid_cdc_state_msg[port].header.wLength = LE16(2);
    3484:	82 e0       	ldi	r24, 0x02	; 2
    3486:	90 e0       	ldi	r25, 0x00	; 0
    3488:	86 83       	std	Z+6, r24	; 0x06
    348a:	97 83       	std	Z+7, r25	; 0x07
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
    348c:	10 86       	std	Z+8, r1	; 0x08
    348e:	11 86       	std	Z+9, r1	; 0x09

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
    3490:	ea ef       	ldi	r30, 0xFA	; 250
    3492:	f4 e2       	ldi	r31, 0x24	; 36
    3494:	80 e0       	ldi	r24, 0x00	; 0
    3496:	92 ec       	ldi	r25, 0xC2	; 194
    3498:	a1 e0       	ldi	r26, 0x01	; 1
    349a:	b0 e0       	ldi	r27, 0x00	; 0
    349c:	80 83       	st	Z, r24
    349e:	91 83       	std	Z+1, r25	; 0x01
    34a0:	a2 83       	std	Z+2, r26	; 0x02
    34a2:	b3 83       	std	Z+3, r27	; 0x03
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
    34a4:	14 82       	std	Z+4, r1	; 0x04
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
    34a6:	15 82       	std	Z+5, r1	; 0x05
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
    34a8:	88 e0       	ldi	r24, 0x08	; 8
    34aa:	86 83       	std	Z+6, r24	; 0x06
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
	}
	udi_cdc_nb_comm_enabled++;
    34ac:	80 91 ea 24 	lds	r24, 0x24EA	; 0x8024ea <udi_cdc_nb_comm_enabled>
    34b0:	8f 5f       	subi	r24, 0xFF	; 255
    34b2:	80 93 ea 24 	sts	0x24EA, r24	; 0x8024ea <udi_cdc_nb_comm_enabled>
	return true;
}
    34b6:	81 e0       	ldi	r24, 0x01	; 1
    34b8:	08 95       	ret

000034ba <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
    34ba:	80 91 ea 24 	lds	r24, 0x24EA	; 0x8024ea <udi_cdc_nb_comm_enabled>
    34be:	81 50       	subi	r24, 0x01	; 1
    34c0:	80 93 ea 24 	sts	0x24EA, r24	; 0x8024ea <udi_cdc_nb_comm_enabled>
    34c4:	08 95       	ret

000034c6 <udi_cdc_data_disable>:
void udi_cdc_data_disable(void)
{
	uint8_t port;

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
    34c6:	80 91 e9 24 	lds	r24, 0x24E9	; 0x8024e9 <udi_cdc_nb_data_enabled>
    34ca:	81 50       	subi	r24, 0x01	; 1
    34cc:	80 93 e9 24 	sts	0x24E9, r24	; 0x8024e9 <udi_cdc_nb_data_enabled>
	port = udi_cdc_nb_data_enabled;
    34d0:	80 91 e9 24 	lds	r24, 0x24E9	; 0x8024e9 <udi_cdc_nb_data_enabled>
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
    34d4:	10 92 e8 24 	sts	0x24E8, r1	; 0x8024e8 <udi_cdc_data_running>
    34d8:	08 95       	ret

000034da <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
    34da:	80 e0       	ldi	r24, 0x00	; 0
    34dc:	08 95       	ret

000034de <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
    34de:	80 e0       	ldi	r24, 0x00	; 0
    34e0:	08 95       	ret

000034e2 <udi_cdc_comm_setup>:

bool udi_cdc_comm_setup(void)
{
	uint8_t port = udi_cdc_setup_to_port();

	if (Udd_setup_is_in()) {
    34e2:	80 91 51 26 	lds	r24, 0x2651	; 0x802651 <udd_g_ctrlreq>
    34e6:	88 23       	and	r24, r24
    34e8:	cc f4       	brge	.+50     	; 0x351c <udi_cdc_comm_setup+0x3a>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    34ea:	80 76       	andi	r24, 0x60	; 96
    34ec:	80 32       	cpi	r24, 0x20	; 32
    34ee:	b9 f5       	brne	.+110    	; 0x355e <udi_cdc_comm_setup+0x7c>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
    34f0:	80 91 52 26 	lds	r24, 0x2652	; 0x802652 <udd_g_ctrlreq+0x1>
    34f4:	81 32       	cpi	r24, 0x21	; 33
    34f6:	a9 f5       	brne	.+106    	; 0x3562 <udi_cdc_comm_setup+0x80>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
    34f8:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    34fc:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    3500:	07 97       	sbiw	r24, 0x07	; 7
    3502:	89 f5       	brne	.+98     	; 0x3566 <udi_cdc_comm_setup+0x84>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
    3504:	e1 e5       	ldi	r30, 0x51	; 81
    3506:	f6 e2       	ldi	r31, 0x26	; 38
    3508:	8a ef       	ldi	r24, 0xFA	; 250
    350a:	94 e2       	ldi	r25, 0x24	; 36
    350c:	80 87       	std	Z+8, r24	; 0x08
    350e:	91 87       	std	Z+9, r25	; 0x09
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
    3510:	87 e0       	ldi	r24, 0x07	; 7
    3512:	90 e0       	ldi	r25, 0x00	; 0
    3514:	82 87       	std	Z+10, r24	; 0x0a
    3516:	93 87       	std	Z+11, r25	; 0x0b
						sizeof(usb_cdc_line_coding_t);
				return true;
    3518:	81 e0       	ldi	r24, 0x01	; 1
    351a:	08 95       	ret
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
    351c:	80 76       	andi	r24, 0x60	; 96
    351e:	80 32       	cpi	r24, 0x20	; 32
    3520:	21 f5       	brne	.+72     	; 0x356a <udi_cdc_comm_setup+0x88>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
    3522:	80 91 52 26 	lds	r24, 0x2652	; 0x802652 <udd_g_ctrlreq+0x1>
    3526:	80 32       	cpi	r24, 0x20	; 32
    3528:	21 f0       	breq	.+8      	; 0x3532 <udi_cdc_comm_setup+0x50>
    352a:	82 32       	cpi	r24, 0x22	; 34
    352c:	01 f1       	breq	.+64     	; 0x356e <udi_cdc_comm_setup+0x8c>
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
    352e:	80 e0       	ldi	r24, 0x00	; 0
    3530:	08 95       	ret
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
    3532:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    3536:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    353a:	07 97       	sbiw	r24, 0x07	; 7
    353c:	d1 f4       	brne	.+52     	; 0x3572 <udi_cdc_comm_setup+0x90>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
    353e:	e1 e5       	ldi	r30, 0x51	; 81
    3540:	f6 e2       	ldi	r31, 0x26	; 38
    3542:	8b eb       	ldi	r24, 0xBB	; 187
    3544:	9a e1       	ldi	r25, 0x1A	; 26
    3546:	84 87       	std	Z+12, r24	; 0x0c
    3548:	95 87       	std	Z+13, r25	; 0x0d
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
    354a:	8a ef       	ldi	r24, 0xFA	; 250
    354c:	94 e2       	ldi	r25, 0x24	; 36
    354e:	80 87       	std	Z+8, r24	; 0x08
    3550:	91 87       	std	Z+9, r25	; 0x09
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
    3552:	87 e0       	ldi	r24, 0x07	; 7
    3554:	90 e0       	ldi	r25, 0x00	; 0
    3556:	82 87       	std	Z+10, r24	; 0x0a
    3558:	93 87       	std	Z+11, r25	; 0x0b
						sizeof(usb_cdc_line_coding_t);
				return true;
    355a:	81 e0       	ldi	r24, 0x01	; 1
    355c:	08 95       	ret
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
    355e:	80 e0       	ldi	r24, 0x00	; 0
    3560:	08 95       	ret
    3562:	80 e0       	ldi	r24, 0x00	; 0
    3564:	08 95       	ret
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
    3566:	80 e0       	ldi	r24, 0x00	; 0
    3568:	08 95       	ret
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
    356a:	80 e0       	ldi	r24, 0x00	; 0
    356c:	08 95       	ret
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_DTE_PRESENT)));
				UDI_CDC_SET_RTS_EXT(port, (0 !=
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
    356e:	81 e0       	ldi	r24, 0x01	; 1
    3570:	08 95       	ret
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
    3572:	80 e0       	ldi	r24, 0x00	; 0
				return true;
			}
		}
	}
	return false;  // request Not supported
}
    3574:	08 95       	ret

00003576 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
    3576:	08 95       	ret

00003578 <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
    3578:	ff 92       	push	r15
    357a:	0f 93       	push	r16
    357c:	1f 93       	push	r17
    357e:	cf 93       	push	r28
    3580:	df 93       	push	r29
    3582:	1f 92       	push	r1
    3584:	cd b7       	in	r28, 0x3d	; 61
    3586:	de b7       	in	r29, 0x3e	; 62

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
    3588:	80 91 d8 23 	lds	r24, 0x23D8	; 0x8023d8 <udi_cdc_tx_trans_ongoing>
    358c:	81 11       	cpse	r24, r1
    358e:	9f c0       	rjmp	.+318    	; 0x36ce <udi_cdc_tx_send+0x156>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
    3590:	0e 94 3a 27 	call	0x4e74	; 0x4e74 <udd_is_high_speed>
    3594:	88 23       	and	r24, r24
    3596:	51 f0       	breq	.+20     	; 0x35ac <udi_cdc_tx_send+0x34>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
    3598:	00 91 d9 23 	lds	r16, 0x23D9	; 0x8023d9 <udi_cdc_tx_sof_num>
    359c:	10 91 da 23 	lds	r17, 0x23DA	; 0x8023da <udi_cdc_tx_sof_num+0x1>
    35a0:	0e 94 47 27 	call	0x4e8e	; 0x4e8e <udd_get_micro_frame_number>
    35a4:	08 17       	cp	r16, r24
    35a6:	19 07       	cpc	r17, r25
    35a8:	59 f4       	brne	.+22     	; 0x35c0 <udi_cdc_tx_send+0x48>
    35aa:	91 c0       	rjmp	.+290    	; 0x36ce <udi_cdc_tx_send+0x156>
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
    35ac:	00 91 d9 23 	lds	r16, 0x23D9	; 0x8023d9 <udi_cdc_tx_sof_num>
    35b0:	10 91 da 23 	lds	r17, 0x23DA	; 0x8023da <udi_cdc_tx_sof_num+0x1>
    35b4:	0e 94 42 27 	call	0x4e84	; 0x4e84 <udd_get_frame_number>
    35b8:	08 17       	cp	r16, r24
    35ba:	19 07       	cpc	r17, r25
    35bc:	09 f4       	brne	.+2      	; 0x35c0 <udi_cdc_tx_send+0x48>
    35be:	87 c0       	rjmp	.+270    	; 0x36ce <udi_cdc_tx_send+0x156>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    35c0:	8f b7       	in	r24, 0x3f	; 63
    35c2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    35c4:	f8 94       	cli
	return flags;
    35c6:	19 81       	ldd	r17, Y+1	; 0x01
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
    35c8:	00 91 db 23 	lds	r16, 0x23DB	; 0x8023db <udi_cdc_tx_buf_sel>
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
    35cc:	e0 2f       	mov	r30, r16
    35ce:	f0 e0       	ldi	r31, 0x00	; 0
    35d0:	ee 0f       	add	r30, r30
    35d2:	ff 1f       	adc	r31, r31
    35d4:	e4 52       	subi	r30, 0x24	; 36
    35d6:	fc 4d       	sbci	r31, 0xDC	; 220
    35d8:	80 81       	ld	r24, Z
    35da:	91 81       	ldd	r25, Z+1	; 0x01
    35dc:	89 2b       	or	r24, r25
    35de:	09 f5       	brne	.+66     	; 0x3622 <udi_cdc_tx_send+0xaa>
		sof_zlp_counter++;
    35e0:	80 91 d5 23 	lds	r24, 0x23D5	; 0x8023d5 <sof_zlp_counter.5229>
    35e4:	90 91 d6 23 	lds	r25, 0x23D6	; 0x8023d6 <sof_zlp_counter.5229+0x1>
    35e8:	01 96       	adiw	r24, 0x01	; 1
    35ea:	80 93 d5 23 	sts	0x23D5, r24	; 0x8023d5 <sof_zlp_counter.5229>
    35ee:	90 93 d6 23 	sts	0x23D6, r25	; 0x8023d6 <sof_zlp_counter.5229+0x1>
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
    35f2:	0e 94 3a 27 	call	0x4e74	; 0x4e74 <udd_is_high_speed>
    35f6:	81 11       	cpse	r24, r1
    35f8:	07 c0       	rjmp	.+14     	; 0x3608 <udi_cdc_tx_send+0x90>
    35fa:	80 91 d5 23 	lds	r24, 0x23D5	; 0x8023d5 <sof_zlp_counter.5229>
    35fe:	90 91 d6 23 	lds	r25, 0x23D6	; 0x8023d6 <sof_zlp_counter.5229+0x1>
    3602:	84 36       	cpi	r24, 0x64	; 100
    3604:	91 05       	cpc	r25, r1
    3606:	58 f0       	brcs	.+22     	; 0x361e <udi_cdc_tx_send+0xa6>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
    3608:	0e 94 3a 27 	call	0x4e74	; 0x4e74 <udd_is_high_speed>
    360c:	88 23       	and	r24, r24
    360e:	49 f0       	breq	.+18     	; 0x3622 <udi_cdc_tx_send+0xaa>
    3610:	80 91 d5 23 	lds	r24, 0x23D5	; 0x8023d5 <sof_zlp_counter.5229>
    3614:	90 91 d6 23 	lds	r25, 0x23D6	; 0x8023d6 <sof_zlp_counter.5229+0x1>
    3618:	80 32       	cpi	r24, 0x20	; 32
    361a:	93 40       	sbci	r25, 0x03	; 3
    361c:	10 f4       	brcc	.+4      	; 0x3622 <udi_cdc_tx_send+0xaa>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    361e:	1f bf       	out	0x3f, r17	; 63
    3620:	56 c0       	rjmp	.+172    	; 0x36ce <udi_cdc_tx_send+0x156>
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
    3622:	10 92 d5 23 	sts	0x23D5, r1	; 0x8023d5 <sof_zlp_counter.5229>
    3626:	10 92 d6 23 	sts	0x23D6, r1	; 0x8023d6 <sof_zlp_counter.5229+0x1>

	if (!udi_cdc_tx_both_buf_to_send[port]) {
    362a:	80 91 d7 23 	lds	r24, 0x23D7	; 0x8023d7 <udi_cdc_tx_both_buf_to_send>
    362e:	81 11       	cpse	r24, r1
    3630:	06 c0       	rjmp	.+12     	; 0x363e <udi_cdc_tx_send+0xc6>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
    3632:	81 e0       	ldi	r24, 0x01	; 1
    3634:	01 11       	cpse	r16, r1
    3636:	80 e0       	ldi	r24, 0x00	; 0
    3638:	80 93 db 23 	sts	0x23DB, r24	; 0x8023db <udi_cdc_tx_buf_sel>
    363c:	04 c0       	rjmp	.+8      	; 0x3646 <udi_cdc_tx_send+0xce>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
    363e:	81 e0       	ldi	r24, 0x01	; 1
    3640:	01 11       	cpse	r16, r1
    3642:	80 e0       	ldi	r24, 0x00	; 0
    3644:	08 2f       	mov	r16, r24
	}
	udi_cdc_tx_trans_ongoing[port] = true;
    3646:	81 e0       	ldi	r24, 0x01	; 1
    3648:	80 93 d8 23 	sts	0x23D8, r24	; 0x8023d8 <udi_cdc_tx_trans_ongoing>
    364c:	1f bf       	out	0x3f, r17	; 63
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
    364e:	10 e0       	ldi	r17, 0x00	; 0
    3650:	f8 01       	movw	r30, r16
    3652:	ee 0f       	add	r30, r30
    3654:	ff 1f       	adc	r31, r31
    3656:	e4 52       	subi	r30, 0x24	; 36
    3658:	fc 4d       	sbci	r31, 0xDC	; 220
    365a:	80 81       	ld	r24, Z
    365c:	91 81       	ldd	r25, Z+1	; 0x01
    365e:	ff 24       	eor	r15, r15
    3660:	f3 94       	inc	r15
    3662:	80 34       	cpi	r24, 0x40	; 64
    3664:	91 05       	cpc	r25, r1
    3666:	09 f4       	brne	.+2      	; 0x366a <udi_cdc_tx_send+0xf2>
    3668:	f1 2c       	mov	r15, r1
	if (b_short_packet) {
    366a:	80 34       	cpi	r24, 0x40	; 64
    366c:	91 05       	cpc	r25, r1
    366e:	91 f0       	breq	.+36     	; 0x3694 <udi_cdc_tx_send+0x11c>
		if (udd_is_high_speed()) {
    3670:	0e 94 3a 27 	call	0x4e74	; 0x4e74 <udd_is_high_speed>
    3674:	88 23       	and	r24, r24
    3676:	39 f0       	breq	.+14     	; 0x3686 <udi_cdc_tx_send+0x10e>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
    3678:	0e 94 47 27 	call	0x4e8e	; 0x4e8e <udd_get_micro_frame_number>
    367c:	80 93 d9 23 	sts	0x23D9, r24	; 0x8023d9 <udi_cdc_tx_sof_num>
    3680:	90 93 da 23 	sts	0x23DA, r25	; 0x8023da <udi_cdc_tx_sof_num+0x1>
    3684:	0b c0       	rjmp	.+22     	; 0x369c <udi_cdc_tx_send+0x124>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
    3686:	0e 94 42 27 	call	0x4e84	; 0x4e84 <udd_get_frame_number>
    368a:	80 93 d9 23 	sts	0x23D9, r24	; 0x8023d9 <udi_cdc_tx_sof_num>
    368e:	90 93 da 23 	sts	0x23DA, r25	; 0x8023da <udi_cdc_tx_sof_num+0x1>
    3692:	04 c0       	rjmp	.+8      	; 0x369c <udi_cdc_tx_send+0x124>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
    3694:	10 92 d9 23 	sts	0x23D9, r1	; 0x8023d9 <udi_cdc_tx_sof_num>
    3698:	10 92 da 23 	sts	0x23DA, r1	; 0x8023da <udi_cdc_tx_sof_num+0x1>
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
    369c:	f8 01       	movw	r30, r16
    369e:	ee 0f       	add	r30, r30
    36a0:	ff 1f       	adc	r31, r31
    36a2:	e4 52       	subi	r30, 0x24	; 36
    36a4:	fc 4d       	sbci	r31, 0xDC	; 220
    36a6:	20 81       	ld	r18, Z
    36a8:	31 81       	ldd	r19, Z+1	; 0x01
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
    36aa:	a8 01       	movw	r20, r16
    36ac:	00 24       	eor	r0, r0
    36ae:	56 95       	lsr	r21
    36b0:	47 95       	ror	r20
    36b2:	07 94       	ror	r0
    36b4:	56 95       	lsr	r21
    36b6:	47 95       	ror	r20
    36b8:	07 94       	ror	r0
    36ba:	54 2f       	mov	r21, r20
    36bc:	40 2d       	mov	r20, r0
    36be:	40 52       	subi	r20, 0x20	; 32
    36c0:	5c 4d       	sbci	r21, 0xDC	; 220
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
    36c2:	0e e6       	ldi	r16, 0x6E	; 110
    36c4:	1b e1       	ldi	r17, 0x1B	; 27
    36c6:	6f 2d       	mov	r22, r15
    36c8:	81 e8       	ldi	r24, 0x81	; 129
    36ca:	0e 94 50 28 	call	0x50a0	; 0x50a0 <udd_ep_run>
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
    36ce:	0f 90       	pop	r0
    36d0:	df 91       	pop	r29
    36d2:	cf 91       	pop	r28
    36d4:	1f 91       	pop	r17
    36d6:	0f 91       	pop	r16
    36d8:	ff 90       	pop	r15
    36da:	08 95       	ret

000036dc <udi_cdc_data_sent>:
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
    36dc:	81 11       	cpse	r24, r1
    36de:	16 c0       	rjmp	.+44     	; 0x370c <udi_cdc_data_sent+0x30>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
    36e0:	20 91 db 23 	lds	r18, 0x23DB	; 0x8023db <udi_cdc_tx_buf_sel>
    36e4:	81 e0       	ldi	r24, 0x01	; 1
    36e6:	90 e0       	ldi	r25, 0x00	; 0
    36e8:	22 23       	and	r18, r18
    36ea:	11 f0       	breq	.+4      	; 0x36f0 <udi_cdc_data_sent+0x14>
    36ec:	80 e0       	ldi	r24, 0x00	; 0
    36ee:	90 e0       	ldi	r25, 0x00	; 0
    36f0:	88 0f       	add	r24, r24
    36f2:	99 1f       	adc	r25, r25
    36f4:	fc 01       	movw	r30, r24
    36f6:	e4 52       	subi	r30, 0x24	; 36
    36f8:	fc 4d       	sbci	r31, 0xDC	; 220
    36fa:	10 82       	st	Z, r1
    36fc:	11 82       	std	Z+1, r1	; 0x01
	udi_cdc_tx_both_buf_to_send[port] = false;
    36fe:	10 92 d7 23 	sts	0x23D7, r1	; 0x8023d7 <udi_cdc_tx_both_buf_to_send>
	udi_cdc_tx_trans_ongoing[port] = false;
    3702:	10 92 d8 23 	sts	0x23D8, r1	; 0x8023d8 <udi_cdc_tx_trans_ongoing>

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
    3706:	80 e0       	ldi	r24, 0x00	; 0
    3708:	0e 94 bc 1a 	call	0x3578	; 0x3578 <udi_cdc_tx_send>
    370c:	08 95       	ret

0000370e <udi_cdc_data_sof_notify>:
void udi_cdc_data_sof_notify(void)
{
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
    370e:	80 e0       	ldi	r24, 0x00	; 0
    3710:	0e 94 bc 1a 	call	0x3578	; 0x3578 <udi_cdc_tx_send>
    3714:	08 95       	ret

00003716 <udi_cdc_ctrl_state_notify>:
	udi_cdc_ctrl_state_notify(port, ep_comm);
}


static void udi_cdc_ctrl_state_notify(uint8_t port, udd_ep_id_t ep)
{
    3716:	0f 93       	push	r16
    3718:	1f 93       	push	r17
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	// Send it if possible and state changed
	if ((!udi_cdc_serial_state_msg_ongoing[port])
    371a:	80 91 f8 24 	lds	r24, 0x24F8	; 0x8024f8 <udi_cdc_serial_state_msg_ongoing>
    371e:	81 11       	cpse	r24, r1
    3720:	1f c0       	rjmp	.+62     	; 0x3760 <udi_cdc_ctrl_state_notify+0x4a>
			&& (udi_cdc_state[port] != uid_cdc_state_msg[port].value)) {
    3722:	20 91 f6 24 	lds	r18, 0x24F6	; 0x8024f6 <udi_cdc_state>
    3726:	30 91 f7 24 	lds	r19, 0x24F7	; 0x8024f7 <udi_cdc_state+0x1>
    372a:	80 91 f4 24 	lds	r24, 0x24F4	; 0x8024f4 <uid_cdc_state_msg+0x8>
    372e:	90 91 f5 24 	lds	r25, 0x24F5	; 0x8024f5 <uid_cdc_state_msg+0x9>
    3732:	28 17       	cp	r18, r24
    3734:	39 07       	cpc	r19, r25
    3736:	a1 f0       	breq	.+40     	; 0x3760 <udi_cdc_ctrl_state_notify+0x4a>
    3738:	86 2f       	mov	r24, r22
		// Fill notification message
		uid_cdc_state_msg[port].value = udi_cdc_state[port];
    373a:	20 91 f6 24 	lds	r18, 0x24F6	; 0x8024f6 <udi_cdc_state>
    373e:	30 91 f7 24 	lds	r19, 0x24F7	; 0x8024f7 <udi_cdc_state+0x1>
    3742:	20 93 f4 24 	sts	0x24F4, r18	; 0x8024f4 <uid_cdc_state_msg+0x8>
    3746:	30 93 f5 24 	sts	0x24F5, r19	; 0x8024f5 <uid_cdc_state_msg+0x9>
		// Send notification message
		udi_cdc_serial_state_msg_ongoing[port] =
				udd_ep_run(ep,
    374a:	0e ed       	ldi	r16, 0xDE	; 222
    374c:	1b e1       	ldi	r17, 0x1B	; 27
    374e:	2a e0       	ldi	r18, 0x0A	; 10
    3750:	30 e0       	ldi	r19, 0x00	; 0
    3752:	4c ee       	ldi	r20, 0xEC	; 236
    3754:	54 e2       	ldi	r21, 0x24	; 36
    3756:	60 e0       	ldi	r22, 0x00	; 0
    3758:	0e 94 50 28 	call	0x50a0	; 0x50a0 <udd_ep_run>
	if ((!udi_cdc_serial_state_msg_ongoing[port])
			&& (udi_cdc_state[port] != uid_cdc_state_msg[port].value)) {
		// Fill notification message
		uid_cdc_state_msg[port].value = udi_cdc_state[port];
		// Send notification message
		udi_cdc_serial_state_msg_ongoing[port] =
    375c:	80 93 f8 24 	sts	0x24F8, r24	; 0x8024f8 <udi_cdc_serial_state_msg_ongoing>
				false,
				(uint8_t *) & uid_cdc_state_msg[port],
				sizeof(uid_cdc_state_msg[0]),
				udi_cdc_serial_state_msg_sent);
	}
}
    3760:	1f 91       	pop	r17
    3762:	0f 91       	pop	r16
    3764:	08 95       	ret

00003766 <udi_cdc_ctrl_state_change>:

	UDI_CDC_SET_CODING_EXT(port, (&udi_cdc_line_coding[port]));
}

static void udi_cdc_ctrl_state_change(uint8_t port, bool b_set, le16_t bit_mask)
{
    3766:	cf 93       	push	r28
    3768:	df 93       	push	r29
    376a:	1f 92       	push	r1
    376c:	cd b7       	in	r28, 0x3d	; 61
    376e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3770:	8f b7       	in	r24, 0x3f	; 63
    3772:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3774:	f8 94       	cli
	return flags;
    3776:	29 81       	ldd	r18, Y+1	; 0x01
	port = 0;
#endif

	// Update state
	flags = cpu_irq_save(); // Protect udi_cdc_state
	if (b_set) {
    3778:	66 23       	and	r22, r22
    377a:	59 f0       	breq	.+22     	; 0x3792 <udi_cdc_ctrl_state_change+0x2c>
		udi_cdc_state[port] |= bit_mask;
    377c:	80 91 f6 24 	lds	r24, 0x24F6	; 0x8024f6 <udi_cdc_state>
    3780:	90 91 f7 24 	lds	r25, 0x24F7	; 0x8024f7 <udi_cdc_state+0x1>
    3784:	48 2b       	or	r20, r24
    3786:	59 2b       	or	r21, r25
    3788:	40 93 f6 24 	sts	0x24F6, r20	; 0x8024f6 <udi_cdc_state>
    378c:	50 93 f7 24 	sts	0x24F7, r21	; 0x8024f7 <udi_cdc_state+0x1>
    3790:	0c c0       	rjmp	.+24     	; 0x37aa <udi_cdc_ctrl_state_change+0x44>
	} else {
		udi_cdc_state[port] &= ~(unsigned)bit_mask;
    3792:	80 91 f6 24 	lds	r24, 0x24F6	; 0x8024f6 <udi_cdc_state>
    3796:	90 91 f7 24 	lds	r25, 0x24F7	; 0x8024f7 <udi_cdc_state+0x1>
    379a:	40 95       	com	r20
    379c:	50 95       	com	r21
    379e:	48 23       	and	r20, r24
    37a0:	59 23       	and	r21, r25
    37a2:	40 93 f6 24 	sts	0x24F6, r20	; 0x8024f6 <udi_cdc_state>
    37a6:	50 93 f7 24 	sts	0x24F7, r21	; 0x8024f7 <udi_cdc_state+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    37aa:	2f bf       	out	0x3f, r18	; 63
#undef UDI_CDC_PORT_TO_COMM_EP
	default:
		ep_comm = UDI_CDC_COMM_EP_0;
		break;
	}
	udi_cdc_ctrl_state_notify(port, ep_comm);
    37ac:	62 e8       	ldi	r22, 0x82	; 130
    37ae:	80 e0       	ldi	r24, 0x00	; 0
    37b0:	0e 94 8b 1b 	call	0x3716	; 0x3716 <udi_cdc_ctrl_state_notify>
}
    37b4:	0f 90       	pop	r0
    37b6:	df 91       	pop	r29
    37b8:	cf 91       	pop	r28
    37ba:	08 95       	ret

000037bc <udi_cdc_serial_state_msg_sent>:
	default:
		port = 0;
		break;
	}

	udi_cdc_serial_state_msg_ongoing[port] = false;
    37bc:	10 92 f8 24 	sts	0x24F8, r1	; 0x8024f8 <udi_cdc_serial_state_msg_ongoing>

	// For the irregular signals like break, the incoming ring signal,
	// or the overrun error state, this will reset their values to zero
	// and again will not send another notification until their state changes.
	udi_cdc_state[port] &= ~(CDC_SERIAL_STATE_BREAK |
    37c0:	80 91 f6 24 	lds	r24, 0x24F6	; 0x8024f6 <udi_cdc_state>
    37c4:	90 91 f7 24 	lds	r25, 0x24F7	; 0x8024f7 <udi_cdc_state+0x1>
    37c8:	83 78       	andi	r24, 0x83	; 131
    37ca:	80 93 f6 24 	sts	0x24F6, r24	; 0x8024f6 <udi_cdc_state>
    37ce:	90 93 f7 24 	sts	0x24F7, r25	; 0x8024f7 <udi_cdc_state+0x1>
			CDC_SERIAL_STATE_RING |
			CDC_SERIAL_STATE_FRAMING |
			CDC_SERIAL_STATE_PARITY | CDC_SERIAL_STATE_OVERRUN);
	uid_cdc_state_msg[port].value &= ~(CDC_SERIAL_STATE_BREAK |
    37d2:	ec ee       	ldi	r30, 0xEC	; 236
    37d4:	f4 e2       	ldi	r31, 0x24	; 36
    37d6:	80 85       	ldd	r24, Z+8	; 0x08
    37d8:	91 85       	ldd	r25, Z+9	; 0x09
    37da:	83 78       	andi	r24, 0x83	; 131
    37dc:	80 87       	std	Z+8, r24	; 0x08
    37de:	91 87       	std	Z+9, r25	; 0x09
			CDC_SERIAL_STATE_RING |
			CDC_SERIAL_STATE_FRAMING |
			CDC_SERIAL_STATE_PARITY | CDC_SERIAL_STATE_OVERRUN);
	// Send it if possible and state changed
	udi_cdc_ctrl_state_notify(port, ep);
    37e0:	64 2f       	mov	r22, r20
    37e2:	80 e0       	ldi	r24, 0x00	; 0
    37e4:	0e 94 8b 1b 	call	0x3716	; 0x3716 <udi_cdc_ctrl_state_notify>
    37e8:	08 95       	ret

000037ea <udi_cdc_ctrl_signal_dcd>:

//------- Application interface

void udi_cdc_ctrl_signal_dcd(bool b_set)
{
	udi_cdc_ctrl_state_change(0, b_set, CDC_SERIAL_STATE_DCD);
    37ea:	41 e0       	ldi	r20, 0x01	; 1
    37ec:	50 e0       	ldi	r21, 0x00	; 0
    37ee:	68 2f       	mov	r22, r24
    37f0:	80 e0       	ldi	r24, 0x00	; 0
    37f2:	0e 94 b3 1b 	call	0x3766	; 0x3766 <udi_cdc_ctrl_state_change>
    37f6:	08 95       	ret

000037f8 <udi_cdc_ctrl_signal_dsr>:
}

void udi_cdc_ctrl_signal_dsr(bool b_set)
{
	udi_cdc_ctrl_state_change(0, b_set, CDC_SERIAL_STATE_DSR);
    37f8:	42 e0       	ldi	r20, 0x02	; 2
    37fa:	50 e0       	ldi	r21, 0x00	; 0
    37fc:	68 2f       	mov	r22, r24
    37fe:	80 e0       	ldi	r24, 0x00	; 0
    3800:	0e 94 b3 1b 	call	0x3766	; 0x3766 <udi_cdc_ctrl_state_change>
    3804:	08 95       	ret

00003806 <udi_cdc_signal_framing_error>:
}

void udi_cdc_signal_framing_error(void)
{
	udi_cdc_ctrl_state_change(0, true, CDC_SERIAL_STATE_FRAMING);
    3806:	40 e1       	ldi	r20, 0x10	; 16
    3808:	50 e0       	ldi	r21, 0x00	; 0
    380a:	61 e0       	ldi	r22, 0x01	; 1
    380c:	80 e0       	ldi	r24, 0x00	; 0
    380e:	0e 94 b3 1b 	call	0x3766	; 0x3766 <udi_cdc_ctrl_state_change>
    3812:	08 95       	ret

00003814 <udi_cdc_signal_parity_error>:
}

void udi_cdc_signal_parity_error(void)
{
	udi_cdc_ctrl_state_change(0, true, CDC_SERIAL_STATE_PARITY);
    3814:	40 e2       	ldi	r20, 0x20	; 32
    3816:	50 e0       	ldi	r21, 0x00	; 0
    3818:	61 e0       	ldi	r22, 0x01	; 1
    381a:	80 e0       	ldi	r24, 0x00	; 0
    381c:	0e 94 b3 1b 	call	0x3766	; 0x3766 <udi_cdc_ctrl_state_change>
    3820:	08 95       	ret

00003822 <udi_cdc_signal_overrun>:
}

void udi_cdc_signal_overrun(void)
{
	udi_cdc_ctrl_state_change(0, true, CDC_SERIAL_STATE_OVERRUN);
    3822:	40 e4       	ldi	r20, 0x40	; 64
    3824:	50 e0       	ldi	r21, 0x00	; 0
    3826:	61 e0       	ldi	r22, 0x01	; 1
    3828:	80 e0       	ldi	r24, 0x00	; 0
    382a:	0e 94 b3 1b 	call	0x3766	; 0x3766 <udi_cdc_ctrl_state_change>
    382e:	08 95       	ret

00003830 <udi_cdc_multi_ctrl_signal_dcd>:
}

void udi_cdc_multi_ctrl_signal_dcd(uint8_t port, bool b_set)
{
	udi_cdc_ctrl_state_change(port, b_set, CDC_SERIAL_STATE_DCD);
    3830:	41 e0       	ldi	r20, 0x01	; 1
    3832:	50 e0       	ldi	r21, 0x00	; 0
    3834:	0e 94 b3 1b 	call	0x3766	; 0x3766 <udi_cdc_ctrl_state_change>
    3838:	08 95       	ret

0000383a <udi_cdc_multi_ctrl_signal_dsr>:
}

void udi_cdc_multi_ctrl_signal_dsr(uint8_t port, bool b_set)
{
	udi_cdc_ctrl_state_change(port, b_set, CDC_SERIAL_STATE_DSR);
    383a:	42 e0       	ldi	r20, 0x02	; 2
    383c:	50 e0       	ldi	r21, 0x00	; 0
    383e:	0e 94 b3 1b 	call	0x3766	; 0x3766 <udi_cdc_ctrl_state_change>
    3842:	08 95       	ret

00003844 <udi_cdc_multi_signal_framing_error>:
}

void udi_cdc_multi_signal_framing_error(uint8_t port)
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_FRAMING);
    3844:	40 e1       	ldi	r20, 0x10	; 16
    3846:	50 e0       	ldi	r21, 0x00	; 0
    3848:	61 e0       	ldi	r22, 0x01	; 1
    384a:	0e 94 b3 1b 	call	0x3766	; 0x3766 <udi_cdc_ctrl_state_change>
    384e:	08 95       	ret

00003850 <udi_cdc_multi_signal_parity_error>:
}

void udi_cdc_multi_signal_parity_error(uint8_t port)
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_PARITY);
    3850:	40 e2       	ldi	r20, 0x20	; 32
    3852:	50 e0       	ldi	r21, 0x00	; 0
    3854:	61 e0       	ldi	r22, 0x01	; 1
    3856:	0e 94 b3 1b 	call	0x3766	; 0x3766 <udi_cdc_ctrl_state_change>
    385a:	08 95       	ret

0000385c <udi_cdc_multi_signal_overrun>:
}

void udi_cdc_multi_signal_overrun(uint8_t port)
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_OVERRUN);
    385c:	40 e4       	ldi	r20, 0x40	; 64
    385e:	50 e0       	ldi	r21, 0x00	; 0
    3860:	61 e0       	ldi	r22, 0x01	; 1
    3862:	0e 94 b3 1b 	call	0x3766	; 0x3766 <udi_cdc_ctrl_state_change>
    3866:	08 95       	ret

00003868 <udi_cdc_multi_get_nb_received_data>:
}

iram_size_t udi_cdc_multi_get_nb_received_data(uint8_t port)
{
    3868:	cf 93       	push	r28
    386a:	df 93       	push	r29
    386c:	1f 92       	push	r1
    386e:	cd b7       	in	r28, 0x3d	; 61
    3870:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3872:	8f b7       	in	r24, 0x3f	; 63
    3874:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3876:	f8 94       	cli
	return flags;
    3878:	49 81       	ldd	r20, Y+1	; 0x01

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
    387a:	20 91 61 24 	lds	r18, 0x2461	; 0x802461 <udi_cdc_rx_pos>
    387e:	30 91 62 24 	lds	r19, 0x2462	; 0x802462 <udi_cdc_rx_pos+0x1>
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
    3882:	e0 91 63 24 	lds	r30, 0x2463	; 0x802463 <udi_cdc_rx_buf_sel>
    3886:	f0 e0       	ldi	r31, 0x00	; 0
    3888:	ee 0f       	add	r30, r30
    388a:	ff 1f       	adc	r31, r31
    388c:	ec 59       	subi	r30, 0x9C	; 156
    388e:	fb 4d       	sbci	r31, 0xDB	; 219
    3890:	80 81       	ld	r24, Z
    3892:	91 81       	ldd	r25, Z+1	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3894:	4f bf       	out	0x3f, r20	; 63
	cpu_irq_restore(flags);
	return nb_received;
}
    3896:	82 1b       	sub	r24, r18
    3898:	93 0b       	sbc	r25, r19
    389a:	0f 90       	pop	r0
    389c:	df 91       	pop	r29
    389e:	cf 91       	pop	r28
    38a0:	08 95       	ret

000038a2 <udi_cdc_get_nb_received_data>:

iram_size_t udi_cdc_get_nb_received_data(void)
{
	return udi_cdc_multi_get_nb_received_data(0);
    38a2:	80 e0       	ldi	r24, 0x00	; 0
    38a4:	0e 94 34 1c 	call	0x3868	; 0x3868 <udi_cdc_multi_get_nb_received_data>
}
    38a8:	08 95       	ret

000038aa <udi_cdc_multi_is_rx_ready>:

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
    38aa:	0e 94 34 1c 	call	0x3868	; 0x3868 <udi_cdc_multi_get_nb_received_data>
    38ae:	21 e0       	ldi	r18, 0x01	; 1
    38b0:	89 2b       	or	r24, r25
    38b2:	09 f4       	brne	.+2      	; 0x38b6 <udi_cdc_multi_is_rx_ready+0xc>
    38b4:	20 e0       	ldi	r18, 0x00	; 0
}
    38b6:	82 2f       	mov	r24, r18
    38b8:	08 95       	ret

000038ba <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
    38ba:	0f 93       	push	r16
    38bc:	1f 93       	push	r17
    38be:	cf 93       	push	r28
    38c0:	df 93       	push	r29
    38c2:	1f 92       	push	r1
    38c4:	cd b7       	in	r28, 0x3d	; 61
    38c6:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    38c8:	8f b7       	in	r24, 0x3f	; 63
    38ca:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    38cc:	f8 94       	cli
	return flags;
    38ce:	99 81       	ldd	r25, Y+1	; 0x01
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
    38d0:	20 91 63 24 	lds	r18, 0x2463	; 0x802463 <udi_cdc_rx_buf_sel>
	if (udi_cdc_rx_trans_ongoing[port] ||
    38d4:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udi_cdc_rx_trans_ongoing>
    38d8:	81 11       	cpse	r24, r1
    38da:	10 c0       	rjmp	.+32     	; 0x38fc <udi_cdc_rx_start+0x42>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
    38dc:	60 91 61 24 	lds	r22, 0x2461	; 0x802461 <udi_cdc_rx_pos>
    38e0:	70 91 62 24 	lds	r23, 0x2462	; 0x802462 <udi_cdc_rx_pos+0x1>
    38e4:	02 2f       	mov	r16, r18
    38e6:	10 e0       	ldi	r17, 0x00	; 0
    38e8:	f8 01       	movw	r30, r16
    38ea:	ee 0f       	add	r30, r30
    38ec:	ff 1f       	adc	r31, r31
    38ee:	ec 59       	subi	r30, 0x9C	; 156
    38f0:	fb 4d       	sbci	r31, 0xDB	; 219
    38f2:	40 81       	ld	r20, Z
    38f4:	51 81       	ldd	r21, Z+1	; 0x01
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
    38f6:	64 17       	cp	r22, r20
    38f8:	75 07       	cpc	r23, r21
    38fa:	18 f4       	brcc	.+6      	; 0x3902 <udi_cdc_rx_start+0x48>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    38fc:	9f bf       	out	0x3f, r25	; 63
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
    38fe:	80 e0       	ldi	r24, 0x00	; 0
    3900:	24 c0       	rjmp	.+72     	; 0x394a <udi_cdc_rx_start+0x90>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
    3902:	10 92 61 24 	sts	0x2461, r1	; 0x802461 <udi_cdc_rx_pos>
    3906:	10 92 62 24 	sts	0x2462, r1	; 0x802462 <udi_cdc_rx_pos+0x1>
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
    390a:	81 e0       	ldi	r24, 0x01	; 1
    390c:	21 11       	cpse	r18, r1
    390e:	80 e0       	ldi	r24, 0x00	; 0
    3910:	80 93 63 24 	sts	0x2463, r24	; 0x802463 <udi_cdc_rx_buf_sel>

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
    3914:	81 e0       	ldi	r24, 0x01	; 1
    3916:	80 93 60 24 	sts	0x2460, r24	; 0x802460 <udi_cdc_rx_trans_ongoing>
    391a:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
    391c:	80 e0       	ldi	r24, 0x00	; 0
    391e:	0e 94 55 1c 	call	0x38aa	; 0x38aa <udi_cdc_multi_is_rx_ready>
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
    3922:	a8 01       	movw	r20, r16
    3924:	00 24       	eor	r0, r0
    3926:	56 95       	lsr	r21
    3928:	47 95       	ror	r20
    392a:	07 94       	ror	r0
    392c:	56 95       	lsr	r21
    392e:	47 95       	ror	r20
    3930:	07 94       	ror	r0
    3932:	54 2f       	mov	r21, r20
    3934:	40 2d       	mov	r20, r0
    3936:	48 59       	subi	r20, 0x98	; 152
    3938:	5b 4d       	sbci	r21, 0xDB	; 219
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
    393a:	0f ed       	ldi	r16, 0xDF	; 223
    393c:	1c e1       	ldi	r17, 0x1C	; 28
    393e:	20 e4       	ldi	r18, 0x40	; 64
    3940:	30 e0       	ldi	r19, 0x00	; 0
    3942:	61 e0       	ldi	r22, 0x01	; 1
    3944:	82 e0       	ldi	r24, 0x02	; 2
    3946:	0e 94 50 28 	call	0x50a0	; 0x50a0 <udd_ep_run>
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
    394a:	0f 90       	pop	r0
    394c:	df 91       	pop	r29
    394e:	cf 91       	pop	r28
    3950:	1f 91       	pop	r17
    3952:	0f 91       	pop	r16
    3954:	08 95       	ret

00003956 <udi_cdc_data_enable>:
{
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
    3956:	10 92 e9 24 	sts	0x24E9, r1	; 0x8024e9 <udi_cdc_nb_data_enabled>
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
    395a:	10 92 d8 23 	sts	0x23D8, r1	; 0x8023d8 <udi_cdc_tx_trans_ongoing>
	udi_cdc_tx_both_buf_to_send[port] = false;
    395e:	10 92 d7 23 	sts	0x23D7, r1	; 0x8023d7 <udi_cdc_tx_both_buf_to_send>
	udi_cdc_tx_buf_sel[port] = 0;
    3962:	10 92 db 23 	sts	0x23DB, r1	; 0x8023db <udi_cdc_tx_buf_sel>
	udi_cdc_tx_buf_nb[port][0] = 0;
    3966:	ec ed       	ldi	r30, 0xDC	; 220
    3968:	f3 e2       	ldi	r31, 0x23	; 35
    396a:	10 82       	st	Z, r1
    396c:	11 82       	std	Z+1, r1	; 0x01
	udi_cdc_tx_buf_nb[port][1] = 0;
    396e:	12 82       	std	Z+2, r1	; 0x02
    3970:	13 82       	std	Z+3, r1	; 0x03
	udi_cdc_tx_sof_num[port] = 0;
    3972:	10 92 d9 23 	sts	0x23D9, r1	; 0x8023d9 <udi_cdc_tx_sof_num>
    3976:	10 92 da 23 	sts	0x23DA, r1	; 0x8023da <udi_cdc_tx_sof_num+0x1>
	udi_cdc_tx_send(port);
    397a:	80 e0       	ldi	r24, 0x00	; 0
    397c:	0e 94 bc 1a 	call	0x3578	; 0x3578 <udi_cdc_tx_send>

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
    3980:	10 92 60 24 	sts	0x2460, r1	; 0x802460 <udi_cdc_rx_trans_ongoing>
	udi_cdc_rx_buf_sel[port] = 0;
    3984:	10 92 63 24 	sts	0x2463, r1	; 0x802463 <udi_cdc_rx_buf_sel>
	udi_cdc_rx_buf_nb[port][0] = 0;
    3988:	e4 e6       	ldi	r30, 0x64	; 100
    398a:	f4 e2       	ldi	r31, 0x24	; 36
    398c:	10 82       	st	Z, r1
    398e:	11 82       	std	Z+1, r1	; 0x01
	udi_cdc_rx_buf_nb[port][1] = 0;
    3990:	12 82       	std	Z+2, r1	; 0x02
    3992:	13 82       	std	Z+3, r1	; 0x03
	udi_cdc_rx_pos[port] = 0;
    3994:	10 92 61 24 	sts	0x2461, r1	; 0x802461 <udi_cdc_rx_pos>
    3998:	10 92 62 24 	sts	0x2462, r1	; 0x802462 <udi_cdc_rx_pos+0x1>
	if (!udi_cdc_rx_start(port)) {
    399c:	80 e0       	ldi	r24, 0x00	; 0
    399e:	0e 94 5d 1c 	call	0x38ba	; 0x38ba <udi_cdc_rx_start>
    39a2:	88 23       	and	r24, r24
    39a4:	59 f0       	breq	.+22     	; 0x39bc <udi_cdc_data_enable+0x66>
		return false;
	}
	udi_cdc_nb_data_enabled++;
    39a6:	90 91 e9 24 	lds	r25, 0x24E9	; 0x8024e9 <udi_cdc_nb_data_enabled>
    39aa:	9f 5f       	subi	r25, 0xFF	; 255
    39ac:	90 93 e9 24 	sts	0x24E9, r25	; 0x8024e9 <udi_cdc_nb_data_enabled>
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
    39b0:	90 91 e9 24 	lds	r25, 0x24E9	; 0x8024e9 <udi_cdc_nb_data_enabled>
    39b4:	91 30       	cpi	r25, 0x01	; 1
    39b6:	11 f4       	brne	.+4      	; 0x39bc <udi_cdc_data_enable+0x66>
		udi_cdc_data_running = true;
    39b8:	90 93 e8 24 	sts	0x24E8, r25	; 0x8024e8 <udi_cdc_data_running>
	}
	return true;
}
    39bc:	08 95       	ret

000039be <udi_cdc_data_received>:
			udi_cdc_data_received);
}


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
    39be:	0f 93       	push	r16
    39c0:	1f 93       	push	r17
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
    39c2:	81 11       	cpse	r24, r1
    39c4:	2a c0       	rjmp	.+84     	; 0x3a1a <udi_cdc_data_received+0x5c>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
    39c6:	80 91 63 24 	lds	r24, 0x2463	; 0x802463 <udi_cdc_rx_buf_sel>
    39ca:	e1 e0       	ldi	r30, 0x01	; 1
    39cc:	81 11       	cpse	r24, r1
    39ce:	e0 e0       	ldi	r30, 0x00	; 0
    39d0:	84 2f       	mov	r24, r20
	if (!n) {
    39d2:	61 15       	cp	r22, r1
    39d4:	71 05       	cpc	r23, r1
    39d6:	a9 f4       	brne	.+42     	; 0x3a02 <udi_cdc_data_received+0x44>
		udd_ep_run( ep,
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
    39d8:	4e 2f       	mov	r20, r30
    39da:	50 e0       	ldi	r21, 0x00	; 0
    39dc:	00 24       	eor	r0, r0
    39de:	56 95       	lsr	r21
    39e0:	47 95       	ror	r20
    39e2:	07 94       	ror	r0
    39e4:	56 95       	lsr	r21
    39e6:	47 95       	ror	r20
    39e8:	07 94       	ror	r0
    39ea:	54 2f       	mov	r21, r20
    39ec:	40 2d       	mov	r20, r0
    39ee:	48 59       	subi	r20, 0x98	; 152
    39f0:	5b 4d       	sbci	r21, 0xDB	; 219
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
	if (!n) {
		udd_ep_run( ep,
    39f2:	0f ed       	ldi	r16, 0xDF	; 223
    39f4:	1c e1       	ldi	r17, 0x1C	; 28
    39f6:	20 e4       	ldi	r18, 0x40	; 64
    39f8:	30 e0       	ldi	r19, 0x00	; 0
    39fa:	61 e0       	ldi	r22, 0x01	; 1
    39fc:	0e 94 50 28 	call	0x50a0	; 0x50a0 <udd_ep_run>
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
    3a00:	0c c0       	rjmp	.+24     	; 0x3a1a <udi_cdc_data_received+0x5c>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
    3a02:	f0 e0       	ldi	r31, 0x00	; 0
    3a04:	ee 0f       	add	r30, r30
    3a06:	ff 1f       	adc	r31, r31
    3a08:	ec 59       	subi	r30, 0x9C	; 156
    3a0a:	fb 4d       	sbci	r31, 0xDB	; 219
    3a0c:	60 83       	st	Z, r22
    3a0e:	71 83       	std	Z+1, r23	; 0x01
	udi_cdc_rx_trans_ongoing[port] = false;
    3a10:	10 92 60 24 	sts	0x2460, r1	; 0x802460 <udi_cdc_rx_trans_ongoing>
	udi_cdc_rx_start(port);
    3a14:	80 e0       	ldi	r24, 0x00	; 0
    3a16:	0e 94 5d 1c 	call	0x38ba	; 0x38ba <udi_cdc_rx_start>
}
    3a1a:	1f 91       	pop	r17
    3a1c:	0f 91       	pop	r16
    3a1e:	08 95       	ret

00003a20 <udi_cdc_is_rx_ready>:
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
}

bool udi_cdc_is_rx_ready(void)
{
	return udi_cdc_multi_is_rx_ready(0);
    3a20:	80 e0       	ldi	r24, 0x00	; 0
    3a22:	0e 94 55 1c 	call	0x38aa	; 0x38aa <udi_cdc_multi_is_rx_ready>
}
    3a26:	08 95       	ret

00003a28 <udi_cdc_multi_getc>:

int udi_cdc_multi_getc(uint8_t port)
{
    3a28:	ef 92       	push	r14
    3a2a:	ff 92       	push	r15
    3a2c:	1f 93       	push	r17
    3a2e:	cf 93       	push	r28
    3a30:	df 93       	push	r29
    3a32:	1f 92       	push	r1
    3a34:	cd b7       	in	r28, 0x3d	; 61
    3a36:	de b7       	in	r29, 0x3e	; 62

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
    3a38:	11 e0       	ldi	r17, 0x01	; 1
    3a3a:	80 91 00 25 	lds	r24, 0x2500	; 0x802500 <udi_cdc_line_coding+0x6>
    3a3e:	89 30       	cpi	r24, 0x09	; 9
    3a40:	09 f0       	breq	.+2      	; 0x3a44 <udi_cdc_multi_getc+0x1c>
    3a42:	10 e0       	ldi	r17, 0x00	; 0
}

int udi_cdc_multi_getc(uint8_t port)
{
	irqflags_t flags;
	int rx_data = 0;
    3a44:	40 e0       	ldi	r20, 0x00	; 0
    3a46:	50 e0       	ldi	r21, 0x00	; 0

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3a48:	8f b7       	in	r24, 0x3f	; 63
    3a4a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3a4c:	f8 94       	cli
	return flags;
    3a4e:	a9 81       	ldd	r26, Y+1	; 0x01
	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_getc_process_one_byte:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
    3a50:	20 91 61 24 	lds	r18, 0x2461	; 0x802461 <udi_cdc_rx_pos>
    3a54:	30 91 62 24 	lds	r19, 0x2462	; 0x802462 <udi_cdc_rx_pos+0x1>
	buf_sel = udi_cdc_rx_buf_sel[port];
    3a58:	80 91 63 24 	lds	r24, 0x2463	; 0x802463 <udi_cdc_rx_buf_sel>
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
    3a5c:	90 e0       	ldi	r25, 0x00	; 0
    3a5e:	fc 01       	movw	r30, r24
    3a60:	ee 0f       	add	r30, r30
    3a62:	ff 1f       	adc	r31, r31
    3a64:	ec 59       	subi	r30, 0x9C	; 156
    3a66:	fb 4d       	sbci	r31, 0xDB	; 219
    3a68:	60 81       	ld	r22, Z
    3a6a:	71 81       	ldd	r23, Z+1	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3a6c:	af bf       	out	0x3f, r26	; 63
	cpu_irq_restore(flags);
	while (again) {
    3a6e:	26 17       	cp	r18, r22
    3a70:	37 07       	cpc	r19, r23
    3a72:	30 f0       	brcs	.+12     	; 0x3a80 <udi_cdc_multi_getc+0x58>
		if (!udi_cdc_data_running) {
    3a74:	80 91 e8 24 	lds	r24, 0x24E8	; 0x8024e8 <udi_cdc_data_running>
    3a78:	81 11       	cpse	r24, r1
    3a7a:	e6 cf       	rjmp	.-52     	; 0x3a48 <udi_cdc_multi_getc+0x20>
			return 0;
    3a7c:	90 e0       	ldi	r25, 0x00	; 0
    3a7e:	22 c0       	rjmp	.+68     	; 0x3ac4 <udi_cdc_multi_getc+0x9c>
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
    3a80:	fc 01       	movw	r30, r24
    3a82:	00 24       	eor	r0, r0
    3a84:	f6 95       	lsr	r31
    3a86:	e7 95       	ror	r30
    3a88:	07 94       	ror	r0
    3a8a:	f6 95       	lsr	r31
    3a8c:	e7 95       	ror	r30
    3a8e:	07 94       	ror	r0
    3a90:	fe 2f       	mov	r31, r30
    3a92:	e0 2d       	mov	r30, r0
    3a94:	e8 59       	subi	r30, 0x98	; 152
    3a96:	fb 4d       	sbci	r31, 0xDB	; 219
    3a98:	e2 0f       	add	r30, r18
    3a9a:	f3 1f       	adc	r31, r19
    3a9c:	80 81       	ld	r24, Z
    3a9e:	7a 01       	movw	r14, r20
    3aa0:	e8 2a       	or	r14, r24
	udi_cdc_rx_pos[port] = pos+1;
    3aa2:	2f 5f       	subi	r18, 0xFF	; 255
    3aa4:	3f 4f       	sbci	r19, 0xFF	; 255
    3aa6:	20 93 61 24 	sts	0x2461, r18	; 0x802461 <udi_cdc_rx_pos>
    3aaa:	30 93 62 24 	sts	0x2462, r19	; 0x802462 <udi_cdc_rx_pos+0x1>

	udi_cdc_rx_start(port);
    3aae:	80 e0       	ldi	r24, 0x00	; 0
    3ab0:	0e 94 5d 1c 	call	0x38ba	; 0x38ba <udi_cdc_rx_start>

	if (b_databit_9) {
    3ab4:	11 23       	and	r17, r17
    3ab6:	21 f0       	breq	.+8      	; 0x3ac0 <udi_cdc_multi_getc+0x98>
		// Receive MSB
		b_databit_9 = false;
		rx_data = rx_data << 8;
    3ab8:	5e 2d       	mov	r21, r14
    3aba:	44 27       	eor	r20, r20

	udi_cdc_rx_start(port);

	if (b_databit_9) {
		// Receive MSB
		b_databit_9 = false;
    3abc:	10 e0       	ldi	r17, 0x00	; 0
		rx_data = rx_data << 8;
		goto udi_cdc_getc_process_one_byte;
    3abe:	c4 cf       	rjmp	.-120    	; 0x3a48 <udi_cdc_multi_getc+0x20>
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
    3ac0:	8e 2d       	mov	r24, r14
    3ac2:	9f 2d       	mov	r25, r15
		b_databit_9 = false;
		rx_data = rx_data << 8;
		goto udi_cdc_getc_process_one_byte;
	}
	return rx_data;
}
    3ac4:	0f 90       	pop	r0
    3ac6:	df 91       	pop	r29
    3ac8:	cf 91       	pop	r28
    3aca:	1f 91       	pop	r17
    3acc:	ff 90       	pop	r15
    3ace:	ef 90       	pop	r14
    3ad0:	08 95       	ret

00003ad2 <udi_cdc_getc>:

int udi_cdc_getc(void)
{
	return udi_cdc_multi_getc(0);
    3ad2:	80 e0       	ldi	r24, 0x00	; 0
    3ad4:	0e 94 14 1d 	call	0x3a28	; 0x3a28 <udi_cdc_multi_getc>
}
    3ad8:	08 95       	ret

00003ada <udi_cdc_multi_read_buf>:

iram_size_t udi_cdc_multi_read_buf(uint8_t port, void* buf, iram_size_t size)
{
    3ada:	cf 92       	push	r12
    3adc:	df 92       	push	r13
    3ade:	ef 92       	push	r14
    3ae0:	ff 92       	push	r15
    3ae2:	0f 93       	push	r16
    3ae4:	1f 93       	push	r17
    3ae6:	cf 93       	push	r28
    3ae8:	df 93       	push	r29
    3aea:	1f 92       	push	r1
    3aec:	cd b7       	in	r28, 0x3d	; 61
    3aee:	de b7       	in	r29, 0x3e	; 62
    3af0:	6b 01       	movw	r12, r22
    3af2:	7a 01       	movw	r14, r20

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3af4:	8f b7       	in	r24, 0x3f	; 63
    3af6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3af8:	f8 94       	cli
	return flags;
    3afa:	49 81       	ldd	r20, Y+1	; 0x01
#endif

udi_cdc_read_buf_loop_wait:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
    3afc:	60 91 61 24 	lds	r22, 0x2461	; 0x802461 <udi_cdc_rx_pos>
    3b00:	70 91 62 24 	lds	r23, 0x2462	; 0x802462 <udi_cdc_rx_pos+0x1>
	buf_sel = udi_cdc_rx_buf_sel[port];
    3b04:	80 91 63 24 	lds	r24, 0x2463	; 0x802463 <udi_cdc_rx_buf_sel>
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
    3b08:	90 e0       	ldi	r25, 0x00	; 0
    3b0a:	fc 01       	movw	r30, r24
    3b0c:	ee 0f       	add	r30, r30
    3b0e:	ff 1f       	adc	r31, r31
    3b10:	ec 59       	subi	r30, 0x9C	; 156
    3b12:	fb 4d       	sbci	r31, 0xDB	; 219
    3b14:	20 81       	ld	r18, Z
    3b16:	31 81       	ldd	r19, Z+1	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3b18:	4f bf       	out	0x3f, r20	; 63
	cpu_irq_restore(flags);
	while (again) {
    3b1a:	62 17       	cp	r22, r18
    3b1c:	73 07       	cpc	r23, r19
    3b1e:	38 f0       	brcs	.+14     	; 0x3b2e <udi_cdc_multi_read_buf+0x54>
		if (!udi_cdc_data_running) {
    3b20:	80 91 e8 24 	lds	r24, 0x24E8	; 0x8024e8 <udi_cdc_data_running>
    3b24:	81 11       	cpse	r24, r1
    3b26:	e6 cf       	rjmp	.-52     	; 0x3af4 <udi_cdc_multi_read_buf+0x1a>
    3b28:	8e 2d       	mov	r24, r14
    3b2a:	9f 2d       	mov	r25, r15
    3b2c:	36 c0       	rjmp	.+108    	; 0x3b9a <udi_cdc_multi_read_buf+0xc0>
		}
		goto udi_cdc_read_buf_loop_wait;
	}

	// Read data
	copy_nb = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
    3b2e:	fc 01       	movw	r30, r24
    3b30:	ee 0f       	add	r30, r30
    3b32:	ff 1f       	adc	r31, r31
    3b34:	ec 59       	subi	r30, 0x9C	; 156
    3b36:	fb 4d       	sbci	r31, 0xDB	; 219
    3b38:	20 81       	ld	r18, Z
    3b3a:	31 81       	ldd	r19, Z+1	; 0x01
    3b3c:	26 1b       	sub	r18, r22
    3b3e:	37 0b       	sbc	r19, r23
    3b40:	87 01       	movw	r16, r14
    3b42:	2e 15       	cp	r18, r14
    3b44:	3f 05       	cpc	r19, r15
    3b46:	08 f4       	brcc	.+2      	; 0x3b4a <udi_cdc_multi_read_buf+0x70>
    3b48:	89 01       	movw	r16, r18
	if (copy_nb>size) {
		copy_nb = size;
	}
	memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], copy_nb);
    3b4a:	00 24       	eor	r0, r0
    3b4c:	96 95       	lsr	r25
    3b4e:	87 95       	ror	r24
    3b50:	07 94       	ror	r0
    3b52:	96 95       	lsr	r25
    3b54:	87 95       	ror	r24
    3b56:	07 94       	ror	r0
    3b58:	98 2f       	mov	r25, r24
    3b5a:	80 2d       	mov	r24, r0
    3b5c:	68 0f       	add	r22, r24
    3b5e:	79 1f       	adc	r23, r25
    3b60:	68 59       	subi	r22, 0x98	; 152
    3b62:	7b 4d       	sbci	r23, 0xDB	; 219
    3b64:	a8 01       	movw	r20, r16
    3b66:	c6 01       	movw	r24, r12
    3b68:	0e 94 2d 31 	call	0x625a	; 0x625a <memcpy>
	udi_cdc_rx_pos[port] += copy_nb;
    3b6c:	80 91 61 24 	lds	r24, 0x2461	; 0x802461 <udi_cdc_rx_pos>
    3b70:	90 91 62 24 	lds	r25, 0x2462	; 0x802462 <udi_cdc_rx_pos+0x1>
    3b74:	80 0f       	add	r24, r16
    3b76:	91 1f       	adc	r25, r17
    3b78:	80 93 61 24 	sts	0x2461, r24	; 0x802461 <udi_cdc_rx_pos>
    3b7c:	90 93 62 24 	sts	0x2462, r25	; 0x802462 <udi_cdc_rx_pos+0x1>
	ptr_buf += copy_nb;
    3b80:	c0 0e       	add	r12, r16
    3b82:	d1 1e       	adc	r13, r17
	size -= copy_nb;
    3b84:	e0 1a       	sub	r14, r16
    3b86:	f1 0a       	sbc	r15, r17
	udi_cdc_rx_start(port);
    3b88:	80 e0       	ldi	r24, 0x00	; 0
    3b8a:	0e 94 5d 1c 	call	0x38ba	; 0x38ba <udi_cdc_rx_start>

	if (size) {
    3b8e:	e1 14       	cp	r14, r1
    3b90:	f1 04       	cpc	r15, r1
    3b92:	09 f0       	breq	.+2      	; 0x3b96 <udi_cdc_multi_read_buf+0xbc>
    3b94:	af cf       	rjmp	.-162    	; 0x3af4 <udi_cdc_multi_read_buf+0x1a>
		goto udi_cdc_read_buf_loop_wait;
	}
	return 0;
    3b96:	80 e0       	ldi	r24, 0x00	; 0
    3b98:	90 e0       	ldi	r25, 0x00	; 0
}
    3b9a:	0f 90       	pop	r0
    3b9c:	df 91       	pop	r29
    3b9e:	cf 91       	pop	r28
    3ba0:	1f 91       	pop	r17
    3ba2:	0f 91       	pop	r16
    3ba4:	ff 90       	pop	r15
    3ba6:	ef 90       	pop	r14
    3ba8:	df 90       	pop	r13
    3baa:	cf 90       	pop	r12
    3bac:	08 95       	ret

00003bae <udi_cdc_read_no_polling>:
	}
	return(nb_avail_data);
}

iram_size_t udi_cdc_read_no_polling(void* buf, iram_size_t size)
{
    3bae:	ef 92       	push	r14
    3bb0:	ff 92       	push	r15
    3bb2:	0f 93       	push	r16
    3bb4:	1f 93       	push	r17
    3bb6:	cf 93       	push	r28
    3bb8:	df 93       	push	r29
    3bba:	1f 92       	push	r1
    3bbc:	1f 92       	push	r1
    3bbe:	cd b7       	in	r28, 0x3d	; 61
    3bc0:	de b7       	in	r29, 0x3e	; 62
    3bc2:	dc 01       	movw	r26, r24
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	//Data interface not started... exit
	if (!udi_cdc_data_running) {
    3bc4:	90 91 e8 24 	lds	r25, 0x24E8	; 0x8024e8 <udi_cdc_data_running>
    3bc8:	99 23       	and	r25, r25
    3bca:	09 f4       	brne	.+2      	; 0x3bce <udi_cdc_read_no_polling+0x20>
    3bcc:	45 c0       	rjmp	.+138    	; 0x3c58 <udi_cdc_read_no_polling+0xaa>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3bce:	8f b7       	in	r24, 0x3f	; 63
    3bd0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3bd2:	f8 94       	cli
	return flags;
    3bd4:	89 81       	ldd	r24, Y+1	; 0x01
	}
	
	//Get number of available data
	// Check available data
	flags = cpu_irq_save(); // to protect udi_cdc_rx_pos & udi_cdc_rx_buf_sel
	pos = udi_cdc_rx_pos[port];
    3bd6:	40 91 61 24 	lds	r20, 0x2461	; 0x802461 <udi_cdc_rx_pos>
    3bda:	50 91 62 24 	lds	r21, 0x2462	; 0x802462 <udi_cdc_rx_pos+0x1>
	buf_sel = udi_cdc_rx_buf_sel[port];
    3bde:	20 91 63 24 	lds	r18, 0x2463	; 0x802463 <udi_cdc_rx_buf_sel>
	nb_avail_data = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
    3be2:	30 e0       	ldi	r19, 0x00	; 0
    3be4:	f9 01       	movw	r30, r18
    3be6:	ee 0f       	add	r30, r30
    3be8:	ff 1f       	adc	r31, r31
    3bea:	ec 59       	subi	r30, 0x9C	; 156
    3bec:	fb 4d       	sbci	r31, 0xDB	; 219
    3bee:	e0 80       	ld	r14, Z
    3bf0:	f1 80       	ldd	r15, Z+1	; 0x01
    3bf2:	e4 1a       	sub	r14, r20
    3bf4:	f5 0a       	sbc	r15, r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3bf6:	8f bf       	out	0x3f, r24	; 63
    3bf8:	06 2f       	mov	r16, r22
    3bfa:	17 2f       	mov	r17, r23
    3bfc:	e0 16       	cp	r14, r16
    3bfe:	f1 06       	cpc	r15, r17
    3c00:	08 f4       	brcc	.+2      	; 0x3c04 <udi_cdc_read_no_polling+0x56>
    3c02:	87 01       	movw	r16, r14
	//If the buffer contains less than the requested number of data,
	//adjust read size
	if(nb_avail_data<size) {
		size = nb_avail_data;
	}
	if(size>0) {
    3c04:	01 15       	cp	r16, r1
    3c06:	11 05       	cpc	r17, r1
    3c08:	51 f1       	breq	.+84     	; 0x3c5e <udi_cdc_read_no_polling+0xb0>
    3c0a:	cd 01       	movw	r24, r26
		memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], size);
    3c0c:	00 24       	eor	r0, r0
    3c0e:	36 95       	lsr	r19
    3c10:	27 95       	ror	r18
    3c12:	07 94       	ror	r0
    3c14:	36 95       	lsr	r19
    3c16:	27 95       	ror	r18
    3c18:	07 94       	ror	r0
    3c1a:	32 2f       	mov	r19, r18
    3c1c:	20 2d       	mov	r18, r0
    3c1e:	b9 01       	movw	r22, r18
    3c20:	64 0f       	add	r22, r20
    3c22:	75 1f       	adc	r23, r21
    3c24:	68 59       	subi	r22, 0x98	; 152
    3c26:	7b 4d       	sbci	r23, 0xDB	; 219
    3c28:	a8 01       	movw	r20, r16
    3c2a:	0e 94 2d 31 	call	0x625a	; 0x625a <memcpy>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3c2e:	8f b7       	in	r24, 0x3f	; 63
    3c30:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    3c32:	f8 94       	cli
	return flags;
    3c34:	8a 81       	ldd	r24, Y+2	; 0x02
		flags = cpu_irq_save(); // to protect udi_cdc_rx_pos
		udi_cdc_rx_pos[port] += size;
    3c36:	20 91 61 24 	lds	r18, 0x2461	; 0x802461 <udi_cdc_rx_pos>
    3c3a:	30 91 62 24 	lds	r19, 0x2462	; 0x802462 <udi_cdc_rx_pos+0x1>
    3c3e:	02 0f       	add	r16, r18
    3c40:	13 1f       	adc	r17, r19
    3c42:	00 93 61 24 	sts	0x2461, r16	; 0x802461 <udi_cdc_rx_pos>
    3c46:	10 93 62 24 	sts	0x2462, r17	; 0x802462 <udi_cdc_rx_pos+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3c4a:	8f bf       	out	0x3f, r24	; 63
		cpu_irq_restore(flags);
		
		ptr_buf += size;
		udi_cdc_rx_start(port);
    3c4c:	80 e0       	ldi	r24, 0x00	; 0
    3c4e:	0e 94 5d 1c 	call	0x38ba	; 0x38ba <udi_cdc_rx_start>
	}
	return(nb_avail_data);
    3c52:	8e 2d       	mov	r24, r14
    3c54:	9f 2d       	mov	r25, r15
    3c56:	05 c0       	rjmp	.+10     	; 0x3c62 <udi_cdc_read_no_polling+0xb4>
	port = 0;
#endif

	//Data interface not started... exit
	if (!udi_cdc_data_running) {
		return 0;
    3c58:	80 e0       	ldi	r24, 0x00	; 0
    3c5a:	90 e0       	ldi	r25, 0x00	; 0
    3c5c:	02 c0       	rjmp	.+4      	; 0x3c62 <udi_cdc_read_no_polling+0xb4>
		cpu_irq_restore(flags);
		
		ptr_buf += size;
		udi_cdc_rx_start(port);
	}
	return(nb_avail_data);
    3c5e:	8e 2d       	mov	r24, r14
    3c60:	9f 2d       	mov	r25, r15
}

iram_size_t udi_cdc_read_no_polling(void* buf, iram_size_t size)
{
	return udi_cdc_multi_read_no_polling(0, buf, size);
}
    3c62:	0f 90       	pop	r0
    3c64:	0f 90       	pop	r0
    3c66:	df 91       	pop	r29
    3c68:	cf 91       	pop	r28
    3c6a:	1f 91       	pop	r17
    3c6c:	0f 91       	pop	r16
    3c6e:	ff 90       	pop	r15
    3c70:	ef 90       	pop	r14
    3c72:	08 95       	ret

00003c74 <udi_cdc_read_buf>:

iram_size_t udi_cdc_read_buf(void* buf, iram_size_t size)
{
    3c74:	ab 01       	movw	r20, r22
	return udi_cdc_multi_read_buf(0, buf, size);
    3c76:	bc 01       	movw	r22, r24
    3c78:	80 e0       	ldi	r24, 0x00	; 0
    3c7a:	0e 94 6d 1d 	call	0x3ada	; 0x3ada <udi_cdc_multi_read_buf>
}
    3c7e:	08 95       	ret

00003c80 <udi_cdc_multi_get_free_tx_buffer>:

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
    3c80:	cf 93       	push	r28
    3c82:	df 93       	push	r29
    3c84:	1f 92       	push	r1
    3c86:	cd b7       	in	r28, 0x3d	; 61
    3c88:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3c8a:	8f b7       	in	r24, 0x3f	; 63
    3c8c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3c8e:	f8 94       	cli
	return flags;
    3c90:	99 81       	ldd	r25, Y+1	; 0x01
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
    3c92:	80 91 db 23 	lds	r24, 0x23DB	; 0x8023db <udi_cdc_tx_buf_sel>
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
    3c96:	e8 2f       	mov	r30, r24
    3c98:	f0 e0       	ldi	r31, 0x00	; 0
    3c9a:	ee 0f       	add	r30, r30
    3c9c:	ff 1f       	adc	r31, r31
    3c9e:	e4 52       	subi	r30, 0x24	; 36
    3ca0:	fc 4d       	sbci	r31, 0xDC	; 220
    3ca2:	20 81       	ld	r18, Z
    3ca4:	31 81       	ldd	r19, Z+1	; 0x01
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
    3ca6:	20 34       	cpi	r18, 0x40	; 64
    3ca8:	31 05       	cpc	r19, r1
    3caa:	89 f4       	brne	.+34     	; 0x3cce <udi_cdc_multi_get_free_tx_buffer+0x4e>
		if ((!udi_cdc_tx_trans_ongoing[port])
    3cac:	40 91 d8 23 	lds	r20, 0x23D8	; 0x8023d8 <udi_cdc_tx_trans_ongoing>
    3cb0:	41 11       	cpse	r20, r1
    3cb2:	0d c0       	rjmp	.+26     	; 0x3cce <udi_cdc_multi_get_free_tx_buffer+0x4e>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
    3cb4:	40 91 d7 23 	lds	r20, 0x23D7	; 0x8023d7 <udi_cdc_tx_both_buf_to_send>
    3cb8:	41 11       	cpse	r20, r1
    3cba:	09 c0       	rjmp	.+18     	; 0x3cce <udi_cdc_multi_get_free_tx_buffer+0x4e>
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
    3cbc:	21 e0       	ldi	r18, 0x01	; 1
    3cbe:	20 93 d7 23 	sts	0x23D7, r18	; 0x8023d7 <udi_cdc_tx_both_buf_to_send>
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
    3cc2:	81 11       	cpse	r24, r1
    3cc4:	20 e0       	ldi	r18, 0x00	; 0
    3cc6:	20 93 db 23 	sts	0x23DB, r18	; 0x8023db <udi_cdc_tx_buf_sel>
			buf_sel_nb = 0;
    3cca:	20 e0       	ldi	r18, 0x00	; 0
    3ccc:	30 e0       	ldi	r19, 0x00	; 0
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3cce:	9f bf       	out	0x3f, r25	; 63
		}
	}
	retval = UDI_CDC_TX_BUFFERS - buf_sel_nb;  
	cpu_irq_restore(flags);
	return retval;
}
    3cd0:	80 e4       	ldi	r24, 0x40	; 64
    3cd2:	90 e0       	ldi	r25, 0x00	; 0
    3cd4:	82 1b       	sub	r24, r18
    3cd6:	93 0b       	sbc	r25, r19
    3cd8:	0f 90       	pop	r0
    3cda:	df 91       	pop	r29
    3cdc:	cf 91       	pop	r28
    3cde:	08 95       	ret

00003ce0 <udi_cdc_get_free_tx_buffer>:

iram_size_t udi_cdc_get_free_tx_buffer(void)
{
	return udi_cdc_multi_get_free_tx_buffer(0);
    3ce0:	80 e0       	ldi	r24, 0x00	; 0
    3ce2:	0e 94 40 1e 	call	0x3c80	; 0x3c80 <udi_cdc_multi_get_free_tx_buffer>
}
    3ce6:	08 95       	ret

00003ce8 <udi_cdc_multi_is_tx_ready>:

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
    3ce8:	0e 94 40 1e 	call	0x3c80	; 0x3c80 <udi_cdc_multi_get_free_tx_buffer>
    3cec:	21 e0       	ldi	r18, 0x01	; 1
    3cee:	89 2b       	or	r24, r25
    3cf0:	09 f4       	brne	.+2      	; 0x3cf4 <udi_cdc_multi_is_tx_ready+0xc>
    3cf2:	20 e0       	ldi	r18, 0x00	; 0
}
    3cf4:	82 2f       	mov	r24, r18
    3cf6:	08 95       	ret

00003cf8 <udi_cdc_is_tx_ready>:

bool udi_cdc_is_tx_ready(void)
{
	return udi_cdc_multi_is_tx_ready(0);
    3cf8:	80 e0       	ldi	r24, 0x00	; 0
    3cfa:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <udi_cdc_multi_is_tx_ready>
}
    3cfe:	08 95       	ret

00003d00 <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
    3d00:	ff 92       	push	r15
    3d02:	0f 93       	push	r16
    3d04:	1f 93       	push	r17
    3d06:	cf 93       	push	r28
    3d08:	df 93       	push	r29
    3d0a:	1f 92       	push	r1
    3d0c:	cd b7       	in	r28, 0x3d	; 61
    3d0e:	de b7       	in	r29, 0x3e	; 62
    3d10:	f6 2e       	mov	r15, r22
    3d12:	17 2f       	mov	r17, r23

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
    3d14:	01 e0       	ldi	r16, 0x01	; 1
    3d16:	80 91 00 25 	lds	r24, 0x2500	; 0x802500 <udi_cdc_line_coding+0x6>
    3d1a:	89 30       	cpi	r24, 0x09	; 9
    3d1c:	09 f0       	breq	.+2      	; 0x3d20 <udi_cdc_multi_putc+0x20>
    3d1e:	00 e0       	ldi	r16, 0x00	; 0

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
    3d20:	80 e0       	ldi	r24, 0x00	; 0
    3d22:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <udi_cdc_multi_is_tx_ready>
    3d26:	81 11       	cpse	r24, r1
    3d28:	07 c0       	rjmp	.+14     	; 0x3d38 <udi_cdc_multi_putc+0x38>
		if (!udi_cdc_data_running) {
    3d2a:	80 91 e8 24 	lds	r24, 0x24E8	; 0x8024e8 <udi_cdc_data_running>
    3d2e:	81 11       	cpse	r24, r1
    3d30:	f7 cf       	rjmp	.-18     	; 0x3d20 <udi_cdc_multi_putc+0x20>
			return false;
    3d32:	80 e0       	ldi	r24, 0x00	; 0
    3d34:	90 e0       	ldi	r25, 0x00	; 0
    3d36:	2c c0       	rjmp	.+88     	; 0x3d90 <udi_cdc_multi_putc+0x90>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3d38:	8f b7       	in	r24, 0x3f	; 63
    3d3a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3d3c:	f8 94       	cli
	return flags;
    3d3e:	49 81       	ldd	r20, Y+1	; 0x01
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
    3d40:	80 91 db 23 	lds	r24, 0x23DB	; 0x8023db <udi_cdc_tx_buf_sel>
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
    3d44:	90 e0       	ldi	r25, 0x00	; 0
    3d46:	fc 01       	movw	r30, r24
    3d48:	ee 0f       	add	r30, r30
    3d4a:	ff 1f       	adc	r31, r31
    3d4c:	e4 52       	subi	r30, 0x24	; 36
    3d4e:	fc 4d       	sbci	r31, 0xDC	; 220
    3d50:	20 81       	ld	r18, Z
    3d52:	31 81       	ldd	r19, Z+1	; 0x01
    3d54:	b9 01       	movw	r22, r18
    3d56:	6f 5f       	subi	r22, 0xFF	; 255
    3d58:	7f 4f       	sbci	r23, 0xFF	; 255
    3d5a:	60 83       	st	Z, r22
    3d5c:	71 83       	std	Z+1, r23	; 0x01
    3d5e:	00 24       	eor	r0, r0
    3d60:	96 95       	lsr	r25
    3d62:	87 95       	ror	r24
    3d64:	07 94       	ror	r0
    3d66:	96 95       	lsr	r25
    3d68:	87 95       	ror	r24
    3d6a:	07 94       	ror	r0
    3d6c:	98 2f       	mov	r25, r24
    3d6e:	80 2d       	mov	r24, r0
    3d70:	80 52       	subi	r24, 0x20	; 32
    3d72:	9c 4d       	sbci	r25, 0xDC	; 220
    3d74:	fc 01       	movw	r30, r24
    3d76:	e2 0f       	add	r30, r18
    3d78:	f3 1f       	adc	r31, r19
    3d7a:	f0 82       	st	Z, r15
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3d7c:	4f bf       	out	0x3f, r20	; 63
	cpu_irq_restore(flags);

	if (b_databit_9) {
    3d7e:	00 23       	and	r16, r16
    3d80:	29 f0       	breq	.+10     	; 0x3d8c <udi_cdc_multi_putc+0x8c>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
    3d82:	f1 2e       	mov	r15, r17
    3d84:	11 0f       	add	r17, r17
    3d86:	11 0b       	sbc	r17, r17
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
	cpu_irq_restore(flags);

	if (b_databit_9) {
		// Send MSB
		b_databit_9 = false;
    3d88:	00 e0       	ldi	r16, 0x00	; 0
		value = value >> 8;
		goto udi_cdc_putc_process_one_byte;
    3d8a:	ca cf       	rjmp	.-108    	; 0x3d20 <udi_cdc_multi_putc+0x20>
	}
	return true;
    3d8c:	81 e0       	ldi	r24, 0x01	; 1
    3d8e:	90 e0       	ldi	r25, 0x00	; 0
}
    3d90:	0f 90       	pop	r0
    3d92:	df 91       	pop	r29
    3d94:	cf 91       	pop	r28
    3d96:	1f 91       	pop	r17
    3d98:	0f 91       	pop	r16
    3d9a:	ff 90       	pop	r15
    3d9c:	08 95       	ret

00003d9e <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
	return udi_cdc_multi_putc(0, value);
    3d9e:	bc 01       	movw	r22, r24
    3da0:	80 e0       	ldi	r24, 0x00	; 0
    3da2:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <udi_cdc_multi_putc>
}
    3da6:	08 95       	ret

00003da8 <udi_cdc_multi_write_buf>:

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
    3da8:	5f 92       	push	r5
    3daa:	6f 92       	push	r6
    3dac:	7f 92       	push	r7
    3dae:	8f 92       	push	r8
    3db0:	9f 92       	push	r9
    3db2:	af 92       	push	r10
    3db4:	bf 92       	push	r11
    3db6:	cf 92       	push	r12
    3db8:	df 92       	push	r13
    3dba:	ef 92       	push	r14
    3dbc:	ff 92       	push	r15
    3dbe:	0f 93       	push	r16
    3dc0:	1f 93       	push	r17
    3dc2:	cf 93       	push	r28
    3dc4:	df 93       	push	r29
    3dc6:	1f 92       	push	r1
    3dc8:	cd b7       	in	r28, 0x3d	; 61
    3dca:	de b7       	in	r29, 0x3e	; 62
    3dcc:	4b 01       	movw	r8, r22
    3dce:	5a 01       	movw	r10, r20

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (9 == udi_cdc_line_coding[port].bDataBits) {
    3dd0:	80 91 00 25 	lds	r24, 0x2500	; 0x802500 <udi_cdc_line_coding+0x6>
    3dd4:	89 30       	cpi	r24, 0x09	; 9
    3dd6:	11 f4       	brne	.+4      	; 0x3ddc <udi_cdc_multi_write_buf+0x34>
		size *=2;
    3dd8:	aa 0c       	add	r10, r10
    3dda:	bb 1c       	adc	r11, r11

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
    3ddc:	68 94       	set
    3dde:	66 24       	eor	r6, r6
    3de0:	66 f8       	bld	r6, 6
    3de2:	71 2c       	mov	r7, r1
		size *=2;
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
    3de4:	80 e0       	ldi	r24, 0x00	; 0
    3de6:	0e 94 74 1e 	call	0x3ce8	; 0x3ce8 <udi_cdc_multi_is_tx_ready>
    3dea:	81 11       	cpse	r24, r1
    3dec:	07 c0       	rjmp	.+14     	; 0x3dfc <udi_cdc_multi_write_buf+0x54>
		if (!udi_cdc_data_running) {
    3dee:	80 91 e8 24 	lds	r24, 0x24E8	; 0x8024e8 <udi_cdc_data_running>
    3df2:	81 11       	cpse	r24, r1
    3df4:	f7 cf       	rjmp	.-18     	; 0x3de4 <udi_cdc_multi_write_buf+0x3c>
    3df6:	8a 2d       	mov	r24, r10
    3df8:	9b 2d       	mov	r25, r11
    3dfa:	3a c0       	rjmp	.+116    	; 0x3e70 <udi_cdc_multi_write_buf+0xc8>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3dfc:	8f b7       	in	r24, 0x3f	; 63
    3dfe:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3e00:	f8 94       	cli
	return flags;
    3e02:	59 80       	ldd	r5, Y+1	; 0x01
		goto udi_cdc_write_buf_loop_wait;
	}

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
    3e04:	00 91 db 23 	lds	r16, 0x23DB	; 0x8023db <udi_cdc_tx_buf_sel>
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
    3e08:	10 e0       	ldi	r17, 0x00	; 0
    3e0a:	f8 01       	movw	r30, r16
    3e0c:	ee 0f       	add	r30, r30
    3e0e:	ff 1f       	adc	r31, r31
    3e10:	e4 52       	subi	r30, 0x24	; 36
    3e12:	fc 4d       	sbci	r31, 0xDC	; 220
    3e14:	e0 80       	ld	r14, Z
    3e16:	f1 80       	ldd	r15, Z+1	; 0x01
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
    3e18:	c3 01       	movw	r24, r6
    3e1a:	8e 19       	sub	r24, r14
    3e1c:	9f 09       	sbc	r25, r15
    3e1e:	65 01       	movw	r12, r10
    3e20:	8a 15       	cp	r24, r10
    3e22:	9b 05       	cpc	r25, r11
    3e24:	08 f4       	brcc	.+2      	; 0x3e28 <udi_cdc_multi_write_buf+0x80>
    3e26:	6c 01       	movw	r12, r24
	if (copy_nb > size) {
		copy_nb = size;
	}
	memcpy(&udi_cdc_tx_buf[port][buf_sel][buf_nb], ptr_buf, copy_nb);
    3e28:	c8 01       	movw	r24, r16
    3e2a:	00 24       	eor	r0, r0
    3e2c:	96 95       	lsr	r25
    3e2e:	87 95       	ror	r24
    3e30:	07 94       	ror	r0
    3e32:	96 95       	lsr	r25
    3e34:	87 95       	ror	r24
    3e36:	07 94       	ror	r0
    3e38:	98 2f       	mov	r25, r24
    3e3a:	80 2d       	mov	r24, r0
    3e3c:	8e 0d       	add	r24, r14
    3e3e:	9f 1d       	adc	r25, r15
    3e40:	a6 01       	movw	r20, r12
    3e42:	b4 01       	movw	r22, r8
    3e44:	80 52       	subi	r24, 0x20	; 32
    3e46:	9c 4d       	sbci	r25, 0xDC	; 220
    3e48:	0e 94 2d 31 	call	0x625a	; 0x625a <memcpy>
	udi_cdc_tx_buf_nb[port][buf_sel] = buf_nb + copy_nb;
    3e4c:	00 0f       	add	r16, r16
    3e4e:	11 1f       	adc	r17, r17
    3e50:	f8 01       	movw	r30, r16
    3e52:	e4 52       	subi	r30, 0x24	; 36
    3e54:	fc 4d       	sbci	r31, 0xDC	; 220
    3e56:	ec 0c       	add	r14, r12
    3e58:	fd 1c       	adc	r15, r13
    3e5a:	e0 82       	st	Z, r14
    3e5c:	f1 82       	std	Z+1, r15	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3e5e:	5f be       	out	0x3f, r5	; 63
	cpu_irq_restore(flags);

	// Update buffer pointer
	ptr_buf = ptr_buf + copy_nb;
    3e60:	8c 0c       	add	r8, r12
    3e62:	9d 1c       	adc	r9, r13
	size -= copy_nb;
    3e64:	ac 18       	sub	r10, r12
    3e66:	bd 08       	sbc	r11, r13

	if (size) {
    3e68:	09 f0       	breq	.+2      	; 0x3e6c <udi_cdc_multi_write_buf+0xc4>
    3e6a:	bc cf       	rjmp	.-136    	; 0x3de4 <udi_cdc_multi_write_buf+0x3c>
		goto udi_cdc_write_buf_loop_wait;
	}

	return 0;
    3e6c:	80 e0       	ldi	r24, 0x00	; 0
    3e6e:	90 e0       	ldi	r25, 0x00	; 0
}
    3e70:	0f 90       	pop	r0
    3e72:	df 91       	pop	r29
    3e74:	cf 91       	pop	r28
    3e76:	1f 91       	pop	r17
    3e78:	0f 91       	pop	r16
    3e7a:	ff 90       	pop	r15
    3e7c:	ef 90       	pop	r14
    3e7e:	df 90       	pop	r13
    3e80:	cf 90       	pop	r12
    3e82:	bf 90       	pop	r11
    3e84:	af 90       	pop	r10
    3e86:	9f 90       	pop	r9
    3e88:	8f 90       	pop	r8
    3e8a:	7f 90       	pop	r7
    3e8c:	6f 90       	pop	r6
    3e8e:	5f 90       	pop	r5
    3e90:	08 95       	ret

00003e92 <udi_cdc_write_buf>:

iram_size_t udi_cdc_write_buf(const void* buf, iram_size_t size)
{
    3e92:	ab 01       	movw	r20, r22
	return udi_cdc_multi_write_buf(0, buf, size);
    3e94:	bc 01       	movw	r22, r24
    3e96:	80 e0       	ldi	r24, 0x00	; 0
    3e98:	0e 94 d4 1e 	call	0x3da8	; 0x3da8 <udi_cdc_multi_write_buf>
}
    3e9c:	08 95       	ret

00003e9e <udc_next_desc_in_iface>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
    3e9e:	e0 91 06 25 	lds	r30, 0x2506	; 0x802506 <udc_ptr_conf>
    3ea2:	f0 91 07 25 	lds	r31, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    3ea6:	01 90       	ld	r0, Z+
    3ea8:	f0 81       	ld	r31, Z
    3eaa:	e0 2d       	mov	r30, r0
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
    3eac:	22 81       	ldd	r18, Z+2	; 0x02
    3eae:	33 81       	ldd	r19, Z+3	; 0x03
    3eb0:	2e 0f       	add	r18, r30
    3eb2:	3f 1f       	adc	r19, r31
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    3eb4:	fc 01       	movw	r30, r24
    3eb6:	40 81       	ld	r20, Z
    3eb8:	e4 0f       	add	r30, r20
    3eba:	f1 1d       	adc	r31, r1
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
    3ebc:	e2 17       	cp	r30, r18
    3ebe:	f3 07       	cpc	r31, r19
    3ec0:	a0 f4       	brcc	.+40     	; 0x3eea <udc_next_desc_in_iface+0x4c>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
    3ec2:	81 81       	ldd	r24, Z+1	; 0x01
    3ec4:	84 30       	cpi	r24, 0x04	; 4
    3ec6:	a1 f0       	breq	.+40     	; 0x3ef0 <udc_next_desc_in_iface+0x52>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
    3ec8:	86 13       	cpse	r24, r22
    3eca:	06 c0       	rjmp	.+12     	; 0x3ed8 <udc_next_desc_in_iface+0x3a>
    3ecc:	14 c0       	rjmp	.+40     	; 0x3ef6 <udc_next_desc_in_iface+0x58>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
    3ece:	81 81       	ldd	r24, Z+1	; 0x01
    3ed0:	84 30       	cpi	r24, 0x04	; 4
    3ed2:	a1 f0       	breq	.+40     	; 0x3efc <udc_next_desc_in_iface+0x5e>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
    3ed4:	86 17       	cp	r24, r22
    3ed6:	a9 f0       	breq	.+42     	; 0x3f02 <udc_next_desc_in_iface+0x64>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    3ed8:	80 81       	ld	r24, Z
    3eda:	e8 0f       	add	r30, r24
    3edc:	f1 1d       	adc	r31, r1
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
    3ede:	e2 17       	cp	r30, r18
    3ee0:	f3 07       	cpc	r31, r19
    3ee2:	a8 f3       	brcs	.-22     	; 0x3ece <udc_next_desc_in_iface+0x30>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
    3ee4:	80 e0       	ldi	r24, 0x00	; 0
    3ee6:	90 e0       	ldi	r25, 0x00	; 0
    3ee8:	08 95       	ret
    3eea:	80 e0       	ldi	r24, 0x00	; 0
    3eec:	90 e0       	ldi	r25, 0x00	; 0
    3eee:	08 95       	ret
    3ef0:	80 e0       	ldi	r24, 0x00	; 0
    3ef2:	90 e0       	ldi	r25, 0x00	; 0
    3ef4:	08 95       	ret
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    3ef6:	8e 2f       	mov	r24, r30
    3ef8:	9f 2f       	mov	r25, r31
    3efa:	08 95       	ret
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
    3efc:	80 e0       	ldi	r24, 0x00	; 0
    3efe:	90 e0       	ldi	r25, 0x00	; 0
    3f00:	08 95       	ret
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
    3f02:	8e 2f       	mov	r24, r30
    3f04:	9f 2f       	mov	r25, r31
				desc->bLength);
	}
	return NULL; // No specific descriptor found
}
    3f06:	08 95       	ret

00003f08 <udc_valid_address>:
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
    3f08:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <udd_g_ctrlreq+0x2>
    3f0c:	8f 77       	andi	r24, 0x7F	; 127
    3f0e:	0e 94 3c 27 	call	0x4e78	; 0x4e78 <udd_set_address>
    3f12:	08 95       	ret

00003f14 <udc_update_iface_desc>:
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
    3f14:	90 91 08 25 	lds	r25, 0x2508	; 0x802508 <udc_num_configuration>
    3f18:	99 23       	and	r25, r25
    3f1a:	81 f1       	breq	.+96     	; 0x3f7c <udc_update_iface_desc+0x68>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    3f1c:	e0 91 06 25 	lds	r30, 0x2506	; 0x802506 <udc_ptr_conf>
    3f20:	f0 91 07 25 	lds	r31, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    3f24:	01 90       	ld	r0, Z+
    3f26:	f0 81       	ld	r31, Z
    3f28:	e0 2d       	mov	r30, r0
    3f2a:	94 81       	ldd	r25, Z+4	; 0x04
    3f2c:	89 17       	cp	r24, r25
    3f2e:	40 f5       	brcc	.+80     	; 0x3f80 <udc_update_iface_desc+0x6c>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
    3f30:	e0 93 04 25 	sts	0x2504, r30	; 0x802504 <udc_ptr_iface>
    3f34:	f0 93 05 25 	sts	0x2505, r31	; 0x802505 <udc_ptr_iface+0x1>
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
    3f38:	22 81       	ldd	r18, Z+2	; 0x02
    3f3a:	33 81       	ldd	r19, Z+3	; 0x03
    3f3c:	2e 0f       	add	r18, r30
    3f3e:	3f 1f       	adc	r19, r31
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
    3f40:	e2 17       	cp	r30, r18
    3f42:	f3 07       	cpc	r31, r19
    3f44:	f8 f4       	brcc	.+62     	; 0x3f84 <udc_update_iface_desc+0x70>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
    3f46:	91 81       	ldd	r25, Z+1	; 0x01
    3f48:	94 30       	cpi	r25, 0x04	; 4
    3f4a:	61 f4       	brne	.+24     	; 0x3f64 <udc_update_iface_desc+0x50>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
    3f4c:	92 81       	ldd	r25, Z+2	; 0x02
    3f4e:	89 13       	cpse	r24, r25
    3f50:	09 c0       	rjmp	.+18     	; 0x3f64 <udc_update_iface_desc+0x50>
    3f52:	93 81       	ldd	r25, Z+3	; 0x03
    3f54:	96 13       	cpse	r25, r22
    3f56:	06 c0       	rjmp	.+12     	; 0x3f64 <udc_update_iface_desc+0x50>
    3f58:	e0 93 04 25 	sts	0x2504, r30	; 0x802504 <udc_ptr_iface>
    3f5c:	f0 93 05 25 	sts	0x2505, r31	; 0x802505 <udc_ptr_iface+0x1>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
    3f60:	81 e0       	ldi	r24, 0x01	; 1
    3f62:	08 95       	ret
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
    3f64:	90 81       	ld	r25, Z
    3f66:	e9 0f       	add	r30, r25
    3f68:	f1 1d       	adc	r31, r1
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
    3f6a:	e2 17       	cp	r30, r18
    3f6c:	f3 07       	cpc	r31, r19
    3f6e:	58 f3       	brcs	.-42     	; 0x3f46 <udc_update_iface_desc+0x32>
    3f70:	e0 93 04 25 	sts	0x2504, r30	; 0x802504 <udc_ptr_iface>
    3f74:	f0 93 05 25 	sts	0x2505, r31	; 0x802505 <udc_ptr_iface+0x1>
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
    3f78:	80 e0       	ldi	r24, 0x00	; 0
    3f7a:	08 95       	ret
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
		return false;
    3f7c:	80 e0       	ldi	r24, 0x00	; 0
    3f7e:	08 95       	ret
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
    3f80:	80 e0       	ldi	r24, 0x00	; 0
    3f82:	08 95       	ret
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
    3f84:	80 e0       	ldi	r24, 0x00	; 0
}
    3f86:	08 95       	ret

00003f88 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
    3f88:	ef 92       	push	r14
    3f8a:	ff 92       	push	r15
    3f8c:	1f 93       	push	r17
    3f8e:	cf 93       	push	r28
    3f90:	df 93       	push	r29
    3f92:	c8 2f       	mov	r28, r24
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    3f94:	60 e0       	ldi	r22, 0x00	; 0
    3f96:	0e 94 8a 1f 	call	0x3f14	; 0x3f14 <udc_update_iface_desc>
    3f9a:	18 2f       	mov	r17, r24
    3f9c:	88 23       	and	r24, r24
    3f9e:	91 f1       	breq	.+100    	; 0x4004 <__stack+0x5>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    3fa0:	a0 91 06 25 	lds	r26, 0x2506	; 0x802506 <udc_ptr_conf>
    3fa4:	b0 91 07 25 	lds	r27, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    3fa8:	ec 2f       	mov	r30, r28
    3faa:	f0 e0       	ldi	r31, 0x00	; 0
    3fac:	ee 0f       	add	r30, r30
    3fae:	ff 1f       	adc	r31, r31
    3fb0:	12 96       	adiw	r26, 0x02	; 2
    3fb2:	8d 91       	ld	r24, X+
    3fb4:	9c 91       	ld	r25, X
    3fb6:	13 97       	sbiw	r26, 0x03	; 3
    3fb8:	e8 0f       	add	r30, r24
    3fba:	f9 1f       	adc	r31, r25
    3fbc:	e0 80       	ld	r14, Z
    3fbe:	f1 80       	ldd	r15, Z+1	; 0x01

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    3fc0:	d7 01       	movw	r26, r14
    3fc2:	16 96       	adiw	r26, 0x06	; 6
    3fc4:	ed 91       	ld	r30, X+
    3fc6:	fc 91       	ld	r31, X
    3fc8:	17 97       	sbiw	r26, 0x07	; 7
    3fca:	19 95       	eicall
    3fcc:	68 2f       	mov	r22, r24
    3fce:	8c 2f       	mov	r24, r28
    3fd0:	0e 94 8a 1f 	call	0x3f14	; 0x3f14 <udc_update_iface_desc>
    3fd4:	18 2f       	mov	r17, r24
    3fd6:	88 23       	and	r24, r24
    3fd8:	a9 f0       	breq	.+42     	; 0x4004 <__stack+0x5>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
    3fda:	c0 91 04 25 	lds	r28, 0x2504	; 0x802504 <udc_ptr_iface>
    3fde:	d0 91 05 25 	lds	r29, 0x2505	; 0x802505 <udc_ptr_iface+0x1>
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    3fe2:	65 e0       	ldi	r22, 0x05	; 5
    3fe4:	ce 01       	movw	r24, r28
    3fe6:	0e 94 4f 1f 	call	0x3e9e	; 0x3e9e <udc_next_desc_in_iface>
    3fea:	ec 01       	movw	r28, r24
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
    3fec:	89 2b       	or	r24, r25
    3fee:	21 f0       	breq	.+8      	; 0x3ff8 <udc_iface_disable+0x70>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
    3ff0:	8a 81       	ldd	r24, Y+2	; 0x02
    3ff2:	0e 94 6e 29 	call	0x52dc	; 0x52dc <udd_ep_free>
		}
    3ff6:	f5 cf       	rjmp	.-22     	; 0x3fe2 <udc_iface_disable+0x5a>
	}
#endif

	// Disable interface
	udi_api->disable();
    3ff8:	d7 01       	movw	r26, r14
    3ffa:	12 96       	adiw	r26, 0x02	; 2
    3ffc:	ed 91       	ld	r30, X+
    3ffe:	fc 91       	ld	r31, X
    4000:	13 97       	sbiw	r26, 0x03	; 3
    4002:	19 95       	eicall
	return true;
}
    4004:	81 2f       	mov	r24, r17
    4006:	df 91       	pop	r29
    4008:	cf 91       	pop	r28
    400a:	1f 91       	pop	r17
    400c:	ff 90       	pop	r15
    400e:	ef 90       	pop	r14
    4010:	08 95       	ret

00004012 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
    4012:	1f 93       	push	r17
    4014:	cf 93       	push	r28
    4016:	df 93       	push	r29
    4018:	18 2f       	mov	r17, r24
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
    401a:	0e 94 8a 1f 	call	0x3f14	; 0x3f14 <udc_update_iface_desc>
    401e:	88 23       	and	r24, r24
    4020:	49 f1       	breq	.+82     	; 0x4074 <udc_iface_enable+0x62>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
    4022:	c0 91 04 25 	lds	r28, 0x2504	; 0x802504 <udc_ptr_iface>
    4026:	d0 91 05 25 	lds	r29, 0x2505	; 0x802505 <udc_ptr_iface+0x1>
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
    402a:	65 e0       	ldi	r22, 0x05	; 5
    402c:	ce 01       	movw	r24, r28
    402e:	0e 94 4f 1f 	call	0x3e9e	; 0x3e9e <udc_next_desc_in_iface>
    4032:	ec 01       	movw	r28, r24
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
    4034:	89 2b       	or	r24, r25
    4036:	49 f0       	breq	.+18     	; 0x404a <udc_iface_enable+0x38>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
    4038:	4c 81       	ldd	r20, Y+4	; 0x04
    403a:	5d 81       	ldd	r21, Y+5	; 0x05
    403c:	6b 81       	ldd	r22, Y+3	; 0x03
    403e:	8a 81       	ldd	r24, Y+2	; 0x02
    4040:	0e 94 61 27 	call	0x4ec2	; 0x4ec2 <udd_ep_alloc>
    4044:	81 11       	cpse	r24, r1
    4046:	f1 cf       	rjmp	.-30     	; 0x402a <udc_iface_enable+0x18>
    4048:	15 c0       	rjmp	.+42     	; 0x4074 <udc_iface_enable+0x62>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
    404a:	a0 91 06 25 	lds	r26, 0x2506	; 0x802506 <udc_ptr_conf>
    404e:	b0 91 07 25 	lds	r27, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    4052:	e1 2f       	mov	r30, r17
    4054:	f0 e0       	ldi	r31, 0x00	; 0
    4056:	ee 0f       	add	r30, r30
    4058:	ff 1f       	adc	r31, r31
    405a:	12 96       	adiw	r26, 0x02	; 2
    405c:	8d 91       	ld	r24, X+
    405e:	9c 91       	ld	r25, X
    4060:	13 97       	sbiw	r26, 0x03	; 3
    4062:	e8 0f       	add	r30, r24
    4064:	f9 1f       	adc	r31, r25
    4066:	01 90       	ld	r0, Z+
    4068:	f0 81       	ld	r31, Z
    406a:	e0 2d       	mov	r30, r0
    406c:	01 90       	ld	r0, Z+
    406e:	f0 81       	ld	r31, Z
    4070:	e0 2d       	mov	r30, r0
    4072:	19 95       	eicall
}
    4074:	df 91       	pop	r29
    4076:	cf 91       	pop	r28
    4078:	1f 91       	pop	r17
    407a:	08 95       	ret

0000407c <udc_get_interface_desc>:
//! @}

usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
	return udc_ptr_iface;
}
    407c:	80 91 04 25 	lds	r24, 0x2504	; 0x802504 <udc_ptr_iface>
    4080:	90 91 05 25 	lds	r25, 0x2505	; 0x802505 <udc_ptr_iface+0x1>
    4084:	08 95       	ret

00004086 <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
	udd_enable();
    4086:	0e 94 ae 26 	call	0x4d5c	; 0x4d5c <udd_enable>
    408a:	08 95       	ret

0000408c <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
    408c:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    408e:	80 91 08 25 	lds	r24, 0x2508	; 0x802508 <udc_num_configuration>
    4092:	88 23       	and	r24, r24
    4094:	c9 f0       	breq	.+50     	; 0x40c8 <udc_reset+0x3c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4096:	e0 91 06 25 	lds	r30, 0x2506	; 0x802506 <udc_ptr_conf>
    409a:	f0 91 07 25 	lds	r31, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    409e:	01 90       	ld	r0, Z+
    40a0:	f0 81       	ld	r31, Z
    40a2:	e0 2d       	mov	r30, r0
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    40a4:	84 81       	ldd	r24, Z+4	; 0x04
    40a6:	88 23       	and	r24, r24
    40a8:	79 f0       	breq	.+30     	; 0x40c8 <udc_reset+0x3c>
    40aa:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
    40ac:	8c 2f       	mov	r24, r28
    40ae:	0e 94 c4 1f 	call	0x3f88	; 0x3f88 <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    40b2:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    40b4:	e0 91 06 25 	lds	r30, 0x2506	; 0x802506 <udc_ptr_conf>
    40b8:	f0 91 07 25 	lds	r31, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    40bc:	01 90       	ld	r0, Z+
    40be:	f0 81       	ld	r31, Z
    40c0:	e0 2d       	mov	r30, r0
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    40c2:	84 81       	ldd	r24, Z+4	; 0x04
    40c4:	c8 17       	cp	r28, r24
    40c6:	90 f3       	brcs	.-28     	; 0x40ac <udc_reset+0x20>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
    40c8:	10 92 08 25 	sts	0x2508, r1	; 0x802508 <udc_num_configuration>
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
    40cc:	81 e0       	ldi	r24, 0x01	; 1
    40ce:	90 e0       	ldi	r25, 0x00	; 0
    40d0:	80 93 0c 25 	sts	0x250C, r24	; 0x80250c <udc_device_status>
    40d4:	90 93 0d 25 	sts	0x250D, r25	; 0x80250d <udc_device_status+0x1>
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
    40d8:	cf 91       	pop	r28
    40da:	08 95       	ret

000040dc <udc_stop>:

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
    40dc:	0e 94 50 26 	call	0x4ca0	; 0x4ca0 <udd_disable>
	udc_reset();
    40e0:	0e 94 46 20 	call	0x408c	; 0x408c <udc_reset>
    40e4:	08 95       	ret

000040e6 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    40e6:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    40e8:	80 91 08 25 	lds	r24, 0x2508	; 0x802508 <udc_num_configuration>
    40ec:	88 23       	and	r24, r24
    40ee:	49 f1       	breq	.+82     	; 0x4142 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    40f0:	a0 91 06 25 	lds	r26, 0x2506	; 0x802506 <udc_ptr_conf>
    40f4:	b0 91 07 25 	lds	r27, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    40f8:	ed 91       	ld	r30, X+
    40fa:	fc 91       	ld	r31, X
    40fc:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    40fe:	84 81       	ldd	r24, Z+4	; 0x04
    4100:	88 23       	and	r24, r24
    4102:	f9 f0       	breq	.+62     	; 0x4142 <udc_sof_notify+0x5c>
    4104:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    4106:	ec 2f       	mov	r30, r28
    4108:	f0 e0       	ldi	r31, 0x00	; 0
    410a:	ee 0f       	add	r30, r30
    410c:	ff 1f       	adc	r31, r31
    410e:	12 96       	adiw	r26, 0x02	; 2
    4110:	8d 91       	ld	r24, X+
    4112:	9c 91       	ld	r25, X
    4114:	13 97       	sbiw	r26, 0x03	; 3
    4116:	e8 0f       	add	r30, r24
    4118:	f9 1f       	adc	r31, r25
    411a:	01 90       	ld	r0, Z+
    411c:	f0 81       	ld	r31, Z
    411e:	e0 2d       	mov	r30, r0
    4120:	00 84       	ldd	r0, Z+8	; 0x08
    4122:	f1 85       	ldd	r31, Z+9	; 0x09
    4124:	e0 2d       	mov	r30, r0
    4126:	30 97       	sbiw	r30, 0x00	; 0
    4128:	09 f0       	breq	.+2      	; 0x412c <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    412a:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    412c:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    412e:	a0 91 06 25 	lds	r26, 0x2506	; 0x802506 <udc_ptr_conf>
    4132:	b0 91 07 25 	lds	r27, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    4136:	ed 91       	ld	r30, X+
    4138:	fc 91       	ld	r31, X
    413a:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    413c:	84 81       	ldd	r24, Z+4	; 0x04
    413e:	c8 17       	cp	r28, r24
    4140:	10 f3       	brcs	.-60     	; 0x4106 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    4142:	cf 91       	pop	r28
    4144:	08 95       	ret

00004146 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    4146:	0f 93       	push	r16
    4148:	1f 93       	push	r17
    414a:	cf 93       	push	r28
    414c:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    414e:	e1 e5       	ldi	r30, 0x51	; 81
    4150:	f6 e2       	ldi	r31, 0x26	; 38
    4152:	12 86       	std	Z+10, r1	; 0x0a
    4154:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    4156:	14 86       	std	Z+12, r1	; 0x0c
    4158:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    415a:	16 86       	std	Z+14, r1	; 0x0e
    415c:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    415e:	80 81       	ld	r24, Z
    4160:	88 23       	and	r24, r24
    4162:	0c f0       	brlt	.+2      	; 0x4166 <udc_process_setup+0x20>
    4164:	81 c2       	rjmp	.+1282   	; 0x4668 <udc_process_setup+0x522>
		if (udd_g_ctrlreq.req.wLength == 0) {
    4166:	20 91 57 26 	lds	r18, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    416a:	30 91 58 26 	lds	r19, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    416e:	21 15       	cp	r18, r1
    4170:	31 05       	cpc	r19, r1
    4172:	09 f0       	breq	.+2      	; 0x4176 <udc_process_setup+0x30>
    4174:	74 c2       	rjmp	.+1256   	; 0x465e <udc_process_setup+0x518>
    4176:	6b c2       	rjmp	.+1238   	; 0x464e <udc_process_setup+0x508>
    4178:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    417a:	09 f0       	breq	.+2      	; 0x417e <udc_process_setup+0x38>
    417c:	ab c0       	rjmp	.+342    	; 0x42d4 <udc_process_setup+0x18e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    417e:	90 91 52 26 	lds	r25, 0x2652	; 0x802652 <udd_g_ctrlreq+0x1>
    4182:	96 30       	cpi	r25, 0x06	; 6
    4184:	81 f0       	breq	.+32     	; 0x41a6 <udc_process_setup+0x60>
    4186:	98 30       	cpi	r25, 0x08	; 8
    4188:	09 f4       	brne	.+2      	; 0x418c <udc_process_setup+0x46>
    418a:	99 c0       	rjmp	.+306    	; 0x42be <udc_process_setup+0x178>
    418c:	91 11       	cpse	r25, r1
    418e:	a2 c0       	rjmp	.+324    	; 0x42d4 <udc_process_setup+0x18e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    4190:	22 30       	cpi	r18, 0x02	; 2
    4192:	31 05       	cpc	r19, r1
    4194:	09 f0       	breq	.+2      	; 0x4198 <udc_process_setup+0x52>
    4196:	16 c2       	rjmp	.+1068   	; 0x45c4 <udc_process_setup+0x47e>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    4198:	62 e0       	ldi	r22, 0x02	; 2
    419a:	70 e0       	ldi	r23, 0x00	; 0
    419c:	8c e0       	ldi	r24, 0x0C	; 12
    419e:	95 e2       	ldi	r25, 0x25	; 37
    41a0:	0e 94 5a 27 	call	0x4eb4	; 0x4eb4 <udd_set_setup_payload>
    41a4:	6a c2       	rjmp	.+1236   	; 0x467a <udc_process_setup+0x534>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    41a6:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <udd_g_ctrlreq+0x2>
    41aa:	90 91 54 26 	lds	r25, 0x2654	; 0x802654 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    41ae:	29 2f       	mov	r18, r25
    41b0:	33 27       	eor	r19, r19
    41b2:	22 30       	cpi	r18, 0x02	; 2
    41b4:	31 05       	cpc	r19, r1
    41b6:	b1 f0       	breq	.+44     	; 0x41e4 <udc_process_setup+0x9e>
    41b8:	20 f4       	brcc	.+8      	; 0x41c2 <udc_process_setup+0x7c>
    41ba:	21 30       	cpi	r18, 0x01	; 1
    41bc:	31 05       	cpc	r19, r1
    41be:	41 f0       	breq	.+16     	; 0x41d0 <udc_process_setup+0x8a>
    41c0:	c1 c1       	rjmp	.+898    	; 0x4544 <udc_process_setup+0x3fe>
    41c2:	23 30       	cpi	r18, 0x03	; 3
    41c4:	31 05       	cpc	r19, r1
    41c6:	f1 f1       	breq	.+124    	; 0x4244 <udc_process_setup+0xfe>
    41c8:	2f 30       	cpi	r18, 0x0F	; 15
    41ca:	31 05       	cpc	r19, r1
    41cc:	61 f1       	breq	.+88     	; 0x4226 <udc_process_setup+0xe0>
    41ce:	ba c1       	rjmp	.+884    	; 0x4544 <udc_process_setup+0x3fe>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    41d0:	80 91 52 20 	lds	r24, 0x2052	; 0x802052 <udc_config>
    41d4:	90 91 53 20 	lds	r25, 0x2053	; 0x802053 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    41d8:	dc 01       	movw	r26, r24
    41da:	6c 91       	ld	r22, X
    41dc:	70 e0       	ldi	r23, 0x00	; 0
    41de:	0e 94 5a 27 	call	0x4eb4	; 0x4eb4 <udd_set_setup_payload>
    41e2:	5e c0       	rjmp	.+188    	; 0x42a0 <udc_process_setup+0x15a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    41e4:	e0 91 52 20 	lds	r30, 0x2052	; 0x802052 <udc_config>
    41e8:	f0 91 53 20 	lds	r31, 0x2053	; 0x802053 <udc_config+0x1>
    41ec:	21 89       	ldd	r18, Z+17	; 0x11
    41ee:	82 17       	cp	r24, r18
    41f0:	08 f0       	brcs	.+2      	; 0x41f4 <udc_process_setup+0xae>
    41f2:	e8 c1       	rjmp	.+976    	; 0x45c4 <udc_process_setup+0x47e>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    41f4:	99 27       	eor	r25, r25
    41f6:	88 0f       	add	r24, r24
    41f8:	99 1f       	adc	r25, r25
    41fa:	88 0f       	add	r24, r24
    41fc:	99 1f       	adc	r25, r25
    41fe:	e0 91 54 20 	lds	r30, 0x2054	; 0x802054 <udc_config+0x2>
    4202:	f0 91 55 20 	lds	r31, 0x2055	; 0x802055 <udc_config+0x3>
    4206:	e8 0f       	add	r30, r24
    4208:	f9 1f       	adc	r31, r25
    420a:	80 81       	ld	r24, Z
    420c:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    420e:	fc 01       	movw	r30, r24
    4210:	62 81       	ldd	r22, Z+2	; 0x02
    4212:	73 81       	ldd	r23, Z+3	; 0x03
    4214:	0e 94 5a 27 	call	0x4eb4	; 0x4eb4 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    4218:	e0 91 59 26 	lds	r30, 0x2659	; 0x802659 <udd_g_ctrlreq+0x8>
    421c:	f0 91 5a 26 	lds	r31, 0x265A	; 0x80265a <udd_g_ctrlreq+0x9>
    4220:	82 e0       	ldi	r24, 0x02	; 2
    4222:	81 83       	std	Z+1, r24	; 0x01
    4224:	3d c0       	rjmp	.+122    	; 0x42a0 <udc_process_setup+0x15a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    4226:	80 91 56 20 	lds	r24, 0x2056	; 0x802056 <udc_config+0x4>
    422a:	90 91 57 20 	lds	r25, 0x2057	; 0x802057 <udc_config+0x5>
    422e:	00 97       	sbiw	r24, 0x00	; 0
    4230:	09 f4       	brne	.+2      	; 0x4234 <udc_process_setup+0xee>
    4232:	c8 c1       	rjmp	.+912    	; 0x45c4 <udc_process_setup+0x47e>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    4234:	dc 01       	movw	r26, r24
    4236:	12 96       	adiw	r26, 0x02	; 2
    4238:	6d 91       	ld	r22, X+
    423a:	7c 91       	ld	r23, X
    423c:	13 97       	sbiw	r26, 0x03	; 3
    423e:	0e 94 5a 27 	call	0x4eb4	; 0x4eb4 <udd_set_setup_payload>
    4242:	2e c0       	rjmp	.+92     	; 0x42a0 <udc_process_setup+0x15a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    4244:	99 27       	eor	r25, r25
    4246:	81 30       	cpi	r24, 0x01	; 1
    4248:	91 05       	cpc	r25, r1
    424a:	99 f0       	breq	.+38     	; 0x4272 <udc_process_setup+0x12c>
    424c:	58 f0       	brcs	.+22     	; 0x4264 <udc_process_setup+0x11e>
    424e:	82 30       	cpi	r24, 0x02	; 2
    4250:	91 05       	cpc	r25, r1
    4252:	09 f4       	brne	.+2      	; 0x4256 <udc_process_setup+0x110>
    4254:	0e c2       	rjmp	.+1052   	; 0x4672 <udc_process_setup+0x52c>
    4256:	03 97       	sbiw	r24, 0x03	; 3
    4258:	09 f0       	breq	.+2      	; 0x425c <udc_process_setup+0x116>
    425a:	7d c1       	rjmp	.+762    	; 0x4556 <udc_process_setup+0x410>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    425c:	31 e0       	ldi	r19, 0x01	; 1
		str = udc_get_string_serial_name();
    425e:	e7 eb       	ldi	r30, 0xB7	; 183
    4260:	f3 e2       	ldi	r31, 0x23	; 35
    4262:	0a c0       	rjmp	.+20     	; 0x4278 <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    4264:	64 e0       	ldi	r22, 0x04	; 4
    4266:	70 e0       	ldi	r23, 0x00	; 0
    4268:	8e e4       	ldi	r24, 0x4E	; 78
    426a:	90 e2       	ldi	r25, 0x20	; 32
    426c:	0e 94 5a 27 	call	0x4eb4	; 0x4eb4 <udd_set_setup_payload>
    4270:	17 c0       	rjmp	.+46     	; 0x42a0 <udc_process_setup+0x15a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    4272:	e8 e4       	ldi	r30, 0x48	; 72
    4274:	f0 e2       	ldi	r31, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    4276:	35 e0       	ldi	r19, 0x05	; 5
    4278:	a0 e2       	ldi	r26, 0x20	; 32
    427a:	b0 e2       	ldi	r27, 0x20	; 32
    427c:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    427e:	81 91       	ld	r24, Z+
    4280:	90 e0       	ldi	r25, 0x00	; 0
    4282:	8d 93       	st	X+, r24
    4284:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    4286:	2f 5f       	subi	r18, 0xFF	; 255
    4288:	23 17       	cp	r18, r19
    428a:	c8 f3       	brcs	.-14     	; 0x427e <udc_process_setup+0x138>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    428c:	63 2f       	mov	r22, r19
    428e:	66 0f       	add	r22, r22
    4290:	6e 5f       	subi	r22, 0xFE	; 254
    4292:	60 93 1e 20 	sts	0x201E, r22	; 0x80201e <udc_string_desc>
		udd_set_setup_payload(
    4296:	70 e0       	ldi	r23, 0x00	; 0
    4298:	8e e1       	ldi	r24, 0x1E	; 30
    429a:	90 e2       	ldi	r25, 0x20	; 32
    429c:	0e 94 5a 27 	call	0x4eb4	; 0x4eb4 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    42a0:	e1 e5       	ldi	r30, 0x51	; 81
    42a2:	f6 e2       	ldi	r31, 0x26	; 38
    42a4:	86 81       	ldd	r24, Z+6	; 0x06
    42a6:	97 81       	ldd	r25, Z+7	; 0x07
    42a8:	22 85       	ldd	r18, Z+10	; 0x0a
    42aa:	33 85       	ldd	r19, Z+11	; 0x0b
    42ac:	82 17       	cp	r24, r18
    42ae:	93 07       	cpc	r25, r19
    42b0:	08 f0       	brcs	.+2      	; 0x42b4 <udc_process_setup+0x16e>
    42b2:	e3 c1       	rjmp	.+966    	; 0x467a <udc_process_setup+0x534>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    42b4:	80 93 5b 26 	sts	0x265B, r24	; 0x80265b <udd_g_ctrlreq+0xa>
    42b8:	90 93 5c 26 	sts	0x265C, r25	; 0x80265c <udd_g_ctrlreq+0xb>
    42bc:	de c1       	rjmp	.+956    	; 0x467a <udc_process_setup+0x534>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    42be:	21 30       	cpi	r18, 0x01	; 1
    42c0:	31 05       	cpc	r19, r1
    42c2:	09 f0       	breq	.+2      	; 0x42c6 <udc_process_setup+0x180>
    42c4:	7f c1       	rjmp	.+766    	; 0x45c4 <udc_process_setup+0x47e>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    42c6:	61 e0       	ldi	r22, 0x01	; 1
    42c8:	70 e0       	ldi	r23, 0x00	; 0
    42ca:	88 e0       	ldi	r24, 0x08	; 8
    42cc:	95 e2       	ldi	r25, 0x25	; 37
    42ce:	0e 94 5a 27 	call	0x4eb4	; 0x4eb4 <udd_set_setup_payload>
    42d2:	d3 c1       	rjmp	.+934    	; 0x467a <udc_process_setup+0x534>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    42d4:	81 30       	cpi	r24, 0x01	; 1
    42d6:	f1 f5       	brne	.+124    	; 0x4354 <udc_process_setup+0x20e>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    42d8:	90 91 52 26 	lds	r25, 0x2652	; 0x802652 <udd_g_ctrlreq+0x1>
    42dc:	9a 30       	cpi	r25, 0x0A	; 10
    42de:	d1 f5       	brne	.+116    	; 0x4354 <udc_process_setup+0x20e>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    42e0:	21 30       	cpi	r18, 0x01	; 1
    42e2:	31 05       	cpc	r19, r1
    42e4:	09 f0       	breq	.+2      	; 0x42e8 <udc_process_setup+0x1a2>
    42e6:	3c c1       	rjmp	.+632    	; 0x4560 <udc_process_setup+0x41a>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    42e8:	80 91 08 25 	lds	r24, 0x2508	; 0x802508 <udc_num_configuration>
    42ec:	88 23       	and	r24, r24
    42ee:	09 f4       	brne	.+2      	; 0x42f2 <udc_process_setup+0x1ac>
    42f0:	37 c1       	rjmp	.+622    	; 0x4560 <udc_process_setup+0x41a>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    42f2:	c0 91 55 26 	lds	r28, 0x2655	; 0x802655 <udd_g_ctrlreq+0x4>
    42f6:	d0 91 56 26 	lds	r29, 0x2656	; 0x802656 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    42fa:	00 91 06 25 	lds	r16, 0x2506	; 0x802506 <udc_ptr_conf>
    42fe:	10 91 07 25 	lds	r17, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    4302:	d8 01       	movw	r26, r16
    4304:	ed 91       	ld	r30, X+
    4306:	fc 91       	ld	r31, X
    4308:	84 81       	ldd	r24, Z+4	; 0x04
    430a:	c8 17       	cp	r28, r24
    430c:	08 f0       	brcs	.+2      	; 0x4310 <udc_process_setup+0x1ca>
    430e:	28 c1       	rjmp	.+592    	; 0x4560 <udc_process_setup+0x41a>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    4310:	60 e0       	ldi	r22, 0x00	; 0
    4312:	8c 2f       	mov	r24, r28
    4314:	0e 94 8a 1f 	call	0x3f14	; 0x3f14 <udc_update_iface_desc>
    4318:	88 23       	and	r24, r24
    431a:	09 f4       	brne	.+2      	; 0x431e <udc_process_setup+0x1d8>
    431c:	1c c1       	rjmp	.+568    	; 0x4556 <udc_process_setup+0x410>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    431e:	ce 01       	movw	r24, r28
    4320:	99 27       	eor	r25, r25
    4322:	88 0f       	add	r24, r24
    4324:	99 1f       	adc	r25, r25
    4326:	d8 01       	movw	r26, r16
    4328:	12 96       	adiw	r26, 0x02	; 2
    432a:	ed 91       	ld	r30, X+
    432c:	fc 91       	ld	r31, X
    432e:	13 97       	sbiw	r26, 0x03	; 3
    4330:	e8 0f       	add	r30, r24
    4332:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    4334:	01 90       	ld	r0, Z+
    4336:	f0 81       	ld	r31, Z
    4338:	e0 2d       	mov	r30, r0
    433a:	86 81       	ldd	r24, Z+6	; 0x06
    433c:	97 81       	ldd	r25, Z+7	; 0x07
    433e:	fc 01       	movw	r30, r24
    4340:	19 95       	eicall
    4342:	80 93 0a 25 	sts	0x250A, r24	; 0x80250a <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    4346:	61 e0       	ldi	r22, 0x01	; 1
    4348:	70 e0       	ldi	r23, 0x00	; 0
    434a:	8a e0       	ldi	r24, 0x0A	; 10
    434c:	95 e2       	ldi	r25, 0x25	; 37
    434e:	0e 94 5a 27 	call	0x4eb4	; 0x4eb4 <udd_set_setup_payload>
    4352:	93 c1       	rjmp	.+806    	; 0x467a <udc_process_setup+0x534>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    4354:	82 30       	cpi	r24, 0x02	; 2
    4356:	09 f0       	breq	.+2      	; 0x435a <udc_process_setup+0x214>
    4358:	fe c0       	rjmp	.+508    	; 0x4556 <udc_process_setup+0x410>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    435a:	80 91 52 26 	lds	r24, 0x2652	; 0x802652 <udd_g_ctrlreq+0x1>
    435e:	81 11       	cpse	r24, r1
    4360:	f3 c0       	rjmp	.+486    	; 0x4548 <udc_process_setup+0x402>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    4362:	22 30       	cpi	r18, 0x02	; 2
    4364:	31 05       	cpc	r19, r1
    4366:	09 f0       	breq	.+2      	; 0x436a <udc_process_setup+0x224>
    4368:	2d c1       	rjmp	.+602    	; 0x45c4 <udc_process_setup+0x47e>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    436a:	80 91 55 26 	lds	r24, 0x2655	; 0x802655 <udd_g_ctrlreq+0x4>
    436e:	0e 94 f2 27 	call	0x4fe4	; 0x4fe4 <udd_ep_is_halted>
    4372:	90 e0       	ldi	r25, 0x00	; 0
    4374:	80 93 02 25 	sts	0x2502, r24	; 0x802502 <udc_ep_status.4927>
    4378:	90 93 03 25 	sts	0x2503, r25	; 0x802503 <udc_ep_status.4927+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    437c:	62 e0       	ldi	r22, 0x02	; 2
    437e:	70 e0       	ldi	r23, 0x00	; 0
    4380:	82 e0       	ldi	r24, 0x02	; 2
    4382:	95 e2       	ldi	r25, 0x25	; 37
    4384:	0e 94 5a 27 	call	0x4eb4	; 0x4eb4 <udd_set_setup_payload>
    4388:	78 c1       	rjmp	.+752    	; 0x467a <udc_process_setup+0x534>
    438a:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    438c:	09 f0       	breq	.+2      	; 0x4390 <udc_process_setup+0x24a>
    438e:	86 c0       	rjmp	.+268    	; 0x449c <udc_process_setup+0x356>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    4390:	90 91 52 26 	lds	r25, 0x2652	; 0x802652 <udd_g_ctrlreq+0x1>
    4394:	93 30       	cpi	r25, 0x03	; 3
    4396:	09 f4       	brne	.+2      	; 0x439a <udc_process_setup+0x254>
    4398:	d9 c0       	rjmp	.+434    	; 0x454c <udc_process_setup+0x406>
    439a:	18 f4       	brcc	.+6      	; 0x43a2 <udc_process_setup+0x25c>
    439c:	91 30       	cpi	r25, 0x01	; 1
    439e:	a1 f0       	breq	.+40     	; 0x43c8 <udc_process_setup+0x282>
    43a0:	7d c0       	rjmp	.+250    	; 0x449c <udc_process_setup+0x356>
    43a2:	95 30       	cpi	r25, 0x05	; 5
    43a4:	19 f0       	breq	.+6      	; 0x43ac <udc_process_setup+0x266>
    43a6:	99 30       	cpi	r25, 0x09	; 9
    43a8:	39 f1       	breq	.+78     	; 0x43f8 <udc_process_setup+0x2b2>
    43aa:	78 c0       	rjmp	.+240    	; 0x449c <udc_process_setup+0x356>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    43ac:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    43b0:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    43b4:	89 2b       	or	r24, r25
    43b6:	09 f0       	breq	.+2      	; 0x43ba <udc_process_setup+0x274>
    43b8:	05 c1       	rjmp	.+522    	; 0x45c4 <udc_process_setup+0x47e>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    43ba:	84 e8       	ldi	r24, 0x84	; 132
    43bc:	9f e1       	ldi	r25, 0x1F	; 31
    43be:	80 93 5d 26 	sts	0x265D, r24	; 0x80265d <udd_g_ctrlreq+0xc>
    43c2:	90 93 5e 26 	sts	0x265E, r25	; 0x80265e <udd_g_ctrlreq+0xd>
    43c6:	59 c1       	rjmp	.+690    	; 0x467a <udc_process_setup+0x534>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    43c8:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    43cc:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    43d0:	89 2b       	or	r24, r25
    43d2:	09 f0       	breq	.+2      	; 0x43d6 <udc_process_setup+0x290>
    43d4:	f7 c0       	rjmp	.+494    	; 0x45c4 <udc_process_setup+0x47e>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    43d6:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <udd_g_ctrlreq+0x2>
    43da:	90 91 54 26 	lds	r25, 0x2654	; 0x802654 <udd_g_ctrlreq+0x3>
    43de:	01 97       	sbiw	r24, 0x01	; 1
    43e0:	09 f0       	breq	.+2      	; 0x43e4 <udc_process_setup+0x29e>
    43e2:	f0 c0       	rjmp	.+480    	; 0x45c4 <udc_process_setup+0x47e>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    43e4:	80 91 0c 25 	lds	r24, 0x250C	; 0x80250c <udc_device_status>
    43e8:	90 91 0d 25 	lds	r25, 0x250D	; 0x80250d <udc_device_status+0x1>
    43ec:	8d 7f       	andi	r24, 0xFD	; 253
    43ee:	80 93 0c 25 	sts	0x250C, r24	; 0x80250c <udc_device_status>
    43f2:	90 93 0d 25 	sts	0x250D, r25	; 0x80250d <udc_device_status+0x1>
    43f6:	41 c1       	rjmp	.+642    	; 0x467a <udc_process_setup+0x534>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    43f8:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    43fc:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    4400:	89 2b       	or	r24, r25
    4402:	09 f0       	breq	.+2      	; 0x4406 <udc_process_setup+0x2c0>
    4404:	df c0       	rjmp	.+446    	; 0x45c4 <udc_process_setup+0x47e>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    4406:	0e 94 3f 27 	call	0x4e7e	; 0x4e7e <udd_getaddress>
    440a:	88 23       	and	r24, r24
    440c:	09 f4       	brne	.+2      	; 0x4410 <udc_process_setup+0x2ca>
    440e:	a3 c0       	rjmp	.+326    	; 0x4556 <udc_process_setup+0x410>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    4410:	20 91 53 26 	lds	r18, 0x2653	; 0x802653 <udd_g_ctrlreq+0x2>
    4414:	30 91 54 26 	lds	r19, 0x2654	; 0x802654 <udd_g_ctrlreq+0x3>
    4418:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    441a:	e0 91 52 20 	lds	r30, 0x2052	; 0x802052 <udc_config>
    441e:	f0 91 53 20 	lds	r31, 0x2053	; 0x802053 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    4422:	81 89       	ldd	r24, Z+17	; 0x11
    4424:	90 e0       	ldi	r25, 0x00	; 0
    4426:	82 17       	cp	r24, r18
    4428:	93 07       	cpc	r25, r19
    442a:	08 f4       	brcc	.+2      	; 0x442e <udc_process_setup+0x2e8>
    442c:	94 c0       	rjmp	.+296    	; 0x4556 <udc_process_setup+0x410>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    442e:	0e 94 46 20 	call	0x408c	; 0x408c <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    4432:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <udd_g_ctrlreq+0x2>
    4436:	90 91 54 26 	lds	r25, 0x2654	; 0x802654 <udd_g_ctrlreq+0x3>
    443a:	80 93 08 25 	sts	0x2508, r24	; 0x802508 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    443e:	88 23       	and	r24, r24
    4440:	09 f4       	brne	.+2      	; 0x4444 <udc_process_setup+0x2fe>
    4442:	1b c1       	rjmp	.+566    	; 0x467a <udc_process_setup+0x534>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    4444:	99 27       	eor	r25, r25
    4446:	81 50       	subi	r24, 0x01	; 1
    4448:	90 4c       	sbci	r25, 0xC0	; 192
    444a:	88 0f       	add	r24, r24
    444c:	99 1f       	adc	r25, r25
    444e:	88 0f       	add	r24, r24
    4450:	99 1f       	adc	r25, r25
    4452:	e0 91 54 20 	lds	r30, 0x2054	; 0x802054 <udc_config+0x2>
    4456:	f0 91 55 20 	lds	r31, 0x2055	; 0x802055 <udc_config+0x3>
    445a:	e8 0f       	add	r30, r24
    445c:	f9 1f       	adc	r31, r25
    445e:	e0 93 06 25 	sts	0x2506, r30	; 0x802506 <udc_ptr_conf>
    4462:	f0 93 07 25 	sts	0x2507, r31	; 0x802507 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4466:	01 90       	ld	r0, Z+
    4468:	f0 81       	ld	r31, Z
    446a:	e0 2d       	mov	r30, r0
    446c:	84 81       	ldd	r24, Z+4	; 0x04
    446e:	88 23       	and	r24, r24
    4470:	09 f4       	brne	.+2      	; 0x4474 <udc_process_setup+0x32e>
    4472:	03 c1       	rjmp	.+518    	; 0x467a <udc_process_setup+0x534>
    4474:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    4476:	60 e0       	ldi	r22, 0x00	; 0
    4478:	8c 2f       	mov	r24, r28
    447a:	0e 94 09 20 	call	0x4012	; 0x4012 <udc_iface_enable>
    447e:	88 23       	and	r24, r24
    4480:	09 f4       	brne	.+2      	; 0x4484 <udc_process_setup+0x33e>
    4482:	69 c0       	rjmp	.+210    	; 0x4556 <udc_process_setup+0x410>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    4484:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4486:	e0 91 06 25 	lds	r30, 0x2506	; 0x802506 <udc_ptr_conf>
    448a:	f0 91 07 25 	lds	r31, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    448e:	01 90       	ld	r0, Z+
    4490:	f0 81       	ld	r31, Z
    4492:	e0 2d       	mov	r30, r0
    4494:	84 81       	ldd	r24, Z+4	; 0x04
    4496:	c8 17       	cp	r28, r24
    4498:	70 f3       	brcs	.-36     	; 0x4476 <udc_process_setup+0x330>
    449a:	ef c0       	rjmp	.+478    	; 0x467a <udc_process_setup+0x534>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    449c:	81 30       	cpi	r24, 0x01	; 1
    449e:	f9 f4       	brne	.+62     	; 0x44de <udc_process_setup+0x398>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    44a0:	90 91 52 26 	lds	r25, 0x2652	; 0x802652 <udd_g_ctrlreq+0x1>
    44a4:	9b 30       	cpi	r25, 0x0B	; 11
    44a6:	d9 f4       	brne	.+54     	; 0x44de <udc_process_setup+0x398>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    44a8:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    44ac:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    44b0:	89 2b       	or	r24, r25
    44b2:	09 f0       	breq	.+2      	; 0x44b6 <udc_process_setup+0x370>
    44b4:	55 c0       	rjmp	.+170    	; 0x4560 <udc_process_setup+0x41a>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    44b6:	80 91 08 25 	lds	r24, 0x2508	; 0x802508 <udc_num_configuration>
    44ba:	88 23       	and	r24, r24
    44bc:	09 f4       	brne	.+2      	; 0x44c0 <udc_process_setup+0x37a>
    44be:	50 c0       	rjmp	.+160    	; 0x4560 <udc_process_setup+0x41a>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    44c0:	e1 e5       	ldi	r30, 0x51	; 81
    44c2:	f6 e2       	ldi	r31, 0x26	; 38
    44c4:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    44c6:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    44c8:	8c 2f       	mov	r24, r28
    44ca:	0e 94 c4 1f 	call	0x3f88	; 0x3f88 <udc_iface_disable>
    44ce:	88 23       	and	r24, r24
    44d0:	09 f4       	brne	.+2      	; 0x44d4 <udc_process_setup+0x38e>
    44d2:	41 c0       	rjmp	.+130    	; 0x4556 <udc_process_setup+0x410>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    44d4:	6d 2f       	mov	r22, r29
    44d6:	8c 2f       	mov	r24, r28
    44d8:	0e 94 09 20 	call	0x4012	; 0x4012 <udc_iface_enable>
    44dc:	3a c0       	rjmp	.+116    	; 0x4552 <udc_process_setup+0x40c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    44de:	82 30       	cpi	r24, 0x02	; 2
    44e0:	d1 f5       	brne	.+116    	; 0x4556 <udc_process_setup+0x410>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    44e2:	80 91 52 26 	lds	r24, 0x2652	; 0x802652 <udd_g_ctrlreq+0x1>
    44e6:	81 30       	cpi	r24, 0x01	; 1
    44e8:	19 f0       	breq	.+6      	; 0x44f0 <udc_process_setup+0x3aa>
    44ea:	83 30       	cpi	r24, 0x03	; 3
    44ec:	a1 f0       	breq	.+40     	; 0x4516 <udc_process_setup+0x3d0>
    44ee:	30 c0       	rjmp	.+96     	; 0x4550 <udc_process_setup+0x40a>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    44f0:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    44f4:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    44f8:	89 2b       	or	r24, r25
    44fa:	09 f0       	breq	.+2      	; 0x44fe <udc_process_setup+0x3b8>
    44fc:	63 c0       	rjmp	.+198    	; 0x45c4 <udc_process_setup+0x47e>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    44fe:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <udd_g_ctrlreq+0x2>
    4502:	90 91 54 26 	lds	r25, 0x2654	; 0x802654 <udd_g_ctrlreq+0x3>
    4506:	89 2b       	or	r24, r25
    4508:	09 f0       	breq	.+2      	; 0x450c <udc_process_setup+0x3c6>
    450a:	5c c0       	rjmp	.+184    	; 0x45c4 <udc_process_setup+0x47e>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    450c:	80 91 55 26 	lds	r24, 0x2655	; 0x802655 <udd_g_ctrlreq+0x4>
    4510:	0e 94 0d 28 	call	0x501a	; 0x501a <udd_ep_clear_halt>
    4514:	1e c0       	rjmp	.+60     	; 0x4552 <udc_process_setup+0x40c>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    4516:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    451a:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    451e:	89 2b       	or	r24, r25
    4520:	09 f0       	breq	.+2      	; 0x4524 <udc_process_setup+0x3de>
    4522:	50 c0       	rjmp	.+160    	; 0x45c4 <udc_process_setup+0x47e>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    4524:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <udd_g_ctrlreq+0x2>
    4528:	90 91 54 26 	lds	r25, 0x2654	; 0x802654 <udd_g_ctrlreq+0x3>
    452c:	89 2b       	or	r24, r25
    452e:	09 f0       	breq	.+2      	; 0x4532 <udc_process_setup+0x3ec>
    4530:	49 c0       	rjmp	.+146    	; 0x45c4 <udc_process_setup+0x47e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    4532:	c1 e5       	ldi	r28, 0x51	; 81
    4534:	d6 e2       	ldi	r29, 0x26	; 38
    4536:	8c 81       	ldd	r24, Y+4	; 0x04
    4538:	0e 94 1e 29 	call	0x523c	; 0x523c <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    453c:	8c 81       	ldd	r24, Y+4	; 0x04
    453e:	0e 94 8b 29 	call	0x5316	; 0x5316 <udd_ep_set_halt>
    4542:	07 c0       	rjmp	.+14     	; 0x4552 <udc_process_setup+0x40c>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    4544:	80 e0       	ldi	r24, 0x00	; 0
    4546:	05 c0       	rjmp	.+10     	; 0x4552 <udc_process_setup+0x40c>
				break;
			}
		}
#endif
	}
	return false;
    4548:	80 e0       	ldi	r24, 0x00	; 0
    454a:	03 c0       	rjmp	.+6      	; 0x4552 <udc_process_setup+0x40c>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    454c:	80 e0       	ldi	r24, 0x00	; 0
    454e:	01 c0       	rjmp	.+2      	; 0x4552 <udc_process_setup+0x40c>
				break;
			}
		}
#endif
	}
	return false;
    4550:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    4552:	81 11       	cpse	r24, r1
    4554:	93 c0       	rjmp	.+294    	; 0x467c <udc_process_setup+0x536>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    4556:	80 91 51 26 	lds	r24, 0x2651	; 0x802651 <udd_g_ctrlreq>
    455a:	8f 71       	andi	r24, 0x1F	; 31
    455c:	81 30       	cpi	r24, 0x01	; 1
    455e:	91 f5       	brne	.+100    	; 0x45c4 <udc_process_setup+0x47e>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    4560:	80 91 08 25 	lds	r24, 0x2508	; 0x802508 <udc_num_configuration>
    4564:	88 23       	and	r24, r24
    4566:	09 f4       	brne	.+2      	; 0x456a <udc_process_setup+0x424>
    4568:	74 c0       	rjmp	.+232    	; 0x4652 <udc_process_setup+0x50c>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    456a:	00 91 55 26 	lds	r16, 0x2655	; 0x802655 <udd_g_ctrlreq+0x4>
    456e:	10 91 56 26 	lds	r17, 0x2656	; 0x802656 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    4572:	c0 91 06 25 	lds	r28, 0x2506	; 0x802506 <udc_ptr_conf>
    4576:	d0 91 07 25 	lds	r29, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    457a:	e8 81       	ld	r30, Y
    457c:	f9 81       	ldd	r31, Y+1	; 0x01
    457e:	84 81       	ldd	r24, Z+4	; 0x04
    4580:	08 17       	cp	r16, r24
    4582:	08 f0       	brcs	.+2      	; 0x4586 <udc_process_setup+0x440>
    4584:	68 c0       	rjmp	.+208    	; 0x4656 <udc_process_setup+0x510>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    4586:	60 e0       	ldi	r22, 0x00	; 0
    4588:	80 2f       	mov	r24, r16
    458a:	0e 94 8a 1f 	call	0x3f14	; 0x3f14 <udc_update_iface_desc>
    458e:	88 23       	and	r24, r24
    4590:	c9 f0       	breq	.+50     	; 0x45c4 <udc_process_setup+0x47e>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    4592:	f8 01       	movw	r30, r16
    4594:	ff 27       	eor	r31, r31
    4596:	cf 01       	movw	r24, r30
    4598:	88 0f       	add	r24, r24
    459a:	99 1f       	adc	r25, r25
    459c:	ea 81       	ldd	r30, Y+2	; 0x02
    459e:	fb 81       	ldd	r31, Y+3	; 0x03
    45a0:	e8 0f       	add	r30, r24
    45a2:	f9 1f       	adc	r31, r25
    45a4:	c0 81       	ld	r28, Z
    45a6:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    45a8:	ee 81       	ldd	r30, Y+6	; 0x06
    45aa:	ff 81       	ldd	r31, Y+7	; 0x07
    45ac:	19 95       	eicall
    45ae:	68 2f       	mov	r22, r24
    45b0:	80 2f       	mov	r24, r16
    45b2:	0e 94 8a 1f 	call	0x3f14	; 0x3f14 <udc_update_iface_desc>
    45b6:	88 23       	and	r24, r24
    45b8:	29 f0       	breq	.+10     	; 0x45c4 <udc_process_setup+0x47e>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    45ba:	ec 81       	ldd	r30, Y+4	; 0x04
    45bc:	fd 81       	ldd	r31, Y+5	; 0x05
    45be:	19 95       	eicall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    45c0:	81 11       	cpse	r24, r1
    45c2:	5c c0       	rjmp	.+184    	; 0x467c <udc_process_setup+0x536>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    45c4:	80 91 51 26 	lds	r24, 0x2651	; 0x802651 <udd_g_ctrlreq>
    45c8:	8f 71       	andi	r24, 0x1F	; 31
    45ca:	82 30       	cpi	r24, 0x02	; 2
    45cc:	09 f0       	breq	.+2      	; 0x45d0 <udc_process_setup+0x48a>
    45ce:	45 c0       	rjmp	.+138    	; 0x465a <udc_process_setup+0x514>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    45d0:	80 91 08 25 	lds	r24, 0x2508	; 0x802508 <udc_num_configuration>
    45d4:	88 23       	and	r24, r24
    45d6:	b9 f1       	breq	.+110    	; 0x4646 <udc_process_setup+0x500>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    45d8:	a0 91 06 25 	lds	r26, 0x2506	; 0x802506 <udc_ptr_conf>
    45dc:	b0 91 07 25 	lds	r27, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    45e0:	ed 91       	ld	r30, X+
    45e2:	fc 91       	ld	r31, X
    45e4:	11 97       	sbiw	r26, 0x01	; 1
    45e6:	84 81       	ldd	r24, Z+4	; 0x04
    45e8:	88 23       	and	r24, r24
    45ea:	79 f1       	breq	.+94     	; 0x464a <udc_process_setup+0x504>
    45ec:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    45ee:	ec 2f       	mov	r30, r28
    45f0:	f0 e0       	ldi	r31, 0x00	; 0
    45f2:	ee 0f       	add	r30, r30
    45f4:	ff 1f       	adc	r31, r31
    45f6:	12 96       	adiw	r26, 0x02	; 2
    45f8:	8d 91       	ld	r24, X+
    45fa:	9c 91       	ld	r25, X
    45fc:	13 97       	sbiw	r26, 0x03	; 3
    45fe:	e8 0f       	add	r30, r24
    4600:	f9 1f       	adc	r31, r25
    4602:	00 81       	ld	r16, Z
    4604:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    4606:	d8 01       	movw	r26, r16
    4608:	16 96       	adiw	r26, 0x06	; 6
    460a:	ed 91       	ld	r30, X+
    460c:	fc 91       	ld	r31, X
    460e:	17 97       	sbiw	r26, 0x07	; 7
    4610:	19 95       	eicall
    4612:	68 2f       	mov	r22, r24
    4614:	8c 2f       	mov	r24, r28
    4616:	0e 94 8a 1f 	call	0x3f14	; 0x3f14 <udc_update_iface_desc>
    461a:	88 23       	and	r24, r24
    461c:	79 f1       	breq	.+94     	; 0x467c <udc_process_setup+0x536>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    461e:	d8 01       	movw	r26, r16
    4620:	14 96       	adiw	r26, 0x04	; 4
    4622:	ed 91       	ld	r30, X+
    4624:	fc 91       	ld	r31, X
    4626:	15 97       	sbiw	r26, 0x05	; 5
    4628:	19 95       	eicall
    462a:	81 11       	cpse	r24, r1
    462c:	27 c0       	rjmp	.+78     	; 0x467c <udc_process_setup+0x536>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    462e:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4630:	a0 91 06 25 	lds	r26, 0x2506	; 0x802506 <udc_ptr_conf>
    4634:	b0 91 07 25 	lds	r27, 0x2507	; 0x802507 <udc_ptr_conf+0x1>
    4638:	ed 91       	ld	r30, X+
    463a:	fc 91       	ld	r31, X
    463c:	11 97       	sbiw	r26, 0x01	; 1
    463e:	94 81       	ldd	r25, Z+4	; 0x04
    4640:	c9 17       	cp	r28, r25
    4642:	a8 f2       	brcs	.-86     	; 0x45ee <udc_process_setup+0x4a8>
    4644:	1b c0       	rjmp	.+54     	; 0x467c <udc_process_setup+0x536>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    4646:	80 e0       	ldi	r24, 0x00	; 0
    4648:	19 c0       	rjmp	.+50     	; 0x467c <udc_process_setup+0x536>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    464a:	80 e0       	ldi	r24, 0x00	; 0
    464c:	17 c0       	rjmp	.+46     	; 0x467c <udc_process_setup+0x536>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    464e:	80 e0       	ldi	r24, 0x00	; 0
    4650:	15 c0       	rjmp	.+42     	; 0x467c <udc_process_setup+0x536>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    4652:	80 e0       	ldi	r24, 0x00	; 0
    4654:	13 c0       	rjmp	.+38     	; 0x467c <udc_process_setup+0x536>
    4656:	80 e0       	ldi	r24, 0x00	; 0
    4658:	11 c0       	rjmp	.+34     	; 0x467c <udc_process_setup+0x536>
    465a:	80 e0       	ldi	r24, 0x00	; 0
    465c:	0f c0       	rjmp	.+30     	; 0x467c <udc_process_setup+0x536>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    465e:	98 2f       	mov	r25, r24
    4660:	90 76       	andi	r25, 0x60	; 96
    4662:	09 f0       	breq	.+2      	; 0x4666 <udc_process_setup+0x520>
    4664:	78 cf       	rjmp	.-272    	; 0x4556 <udc_process_setup+0x410>
    4666:	88 cd       	rjmp	.-1264   	; 0x4178 <udc_process_setup+0x32>
    4668:	98 2f       	mov	r25, r24
    466a:	90 76       	andi	r25, 0x60	; 96
    466c:	09 f0       	breq	.+2      	; 0x4670 <udc_process_setup+0x52a>
    466e:	73 cf       	rjmp	.-282    	; 0x4556 <udc_process_setup+0x410>
    4670:	8c ce       	rjmp	.-744    	; 0x438a <udc_process_setup+0x244>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    4672:	3d e0       	ldi	r19, 0x0D	; 13
		str = udc_string_product_name;
    4674:	ea e3       	ldi	r30, 0x3A	; 58
    4676:	f0 e2       	ldi	r31, 0x20	; 32
    4678:	ff cd       	rjmp	.-1026   	; 0x4278 <udc_process_setup+0x132>
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    467a:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    467c:	df 91       	pop	r29
    467e:	cf 91       	pop	r28
    4680:	1f 91       	pop	r17
    4682:	0f 91       	pop	r16
    4684:	08 95       	ret

00004686 <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize powerdown mode
 */
static void udd_sleep_mode(bool b_idle)
{
    4686:	cf 93       	push	r28
    4688:	df 93       	push	r29
    468a:	1f 92       	push	r1
    468c:	1f 92       	push	r1
    468e:	cd b7       	in	r28, 0x3d	; 61
    4690:	de b7       	in	r29, 0x3e	; 62
	if (!b_idle && udd_b_idle) {
    4692:	81 11       	cpse	r24, r1
    4694:	26 c0       	rjmp	.+76     	; 0x46e2 <udd_sleep_mode+0x5c>
    4696:	90 91 50 26 	lds	r25, 0x2650	; 0x802650 <udd_b_idle>
    469a:	99 23       	and	r25, r25
    469c:	f9 f0       	breq	.+62     	; 0x46dc <udd_sleep_mode+0x56>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    469e:	90 91 62 26 	lds	r25, 0x2662	; 0x802662 <sleepmgr_locks+0x1>
    46a2:	91 11       	cpse	r25, r1
    46a4:	01 c0       	rjmp	.+2      	; 0x46a8 <udd_sleep_mode+0x22>
    46a6:	ff cf       	rjmp	.-2      	; 0x46a6 <udd_sleep_mode+0x20>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    46a8:	9f b7       	in	r25, 0x3f	; 63
    46aa:	9a 83       	std	Y+2, r25	; 0x02
	cpu_irq_disable();
    46ac:	f8 94       	cli
	return flags;
    46ae:	2a 81       	ldd	r18, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    46b0:	e1 e6       	ldi	r30, 0x61	; 97
    46b2:	f6 e2       	ldi	r31, 0x26	; 38
    46b4:	91 81       	ldd	r25, Z+1	; 0x01
    46b6:	91 50       	subi	r25, 0x01	; 1
    46b8:	91 83       	std	Z+1, r25	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    46ba:	2f bf       	out	0x3f, r18	; 63
    46bc:	0f c0       	rjmp	.+30     	; 0x46dc <udd_sleep_mode+0x56>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    46be:	90 91 62 26 	lds	r25, 0x2662	; 0x802662 <sleepmgr_locks+0x1>
    46c2:	9f 3f       	cpi	r25, 0xFF	; 255
    46c4:	09 f4       	brne	.+2      	; 0x46c8 <udd_sleep_mode+0x42>
    46c6:	ff cf       	rjmp	.-2      	; 0x46c6 <udd_sleep_mode+0x40>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    46c8:	9f b7       	in	r25, 0x3f	; 63
    46ca:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    46cc:	f8 94       	cli
	return flags;
    46ce:	29 81       	ldd	r18, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    46d0:	e1 e6       	ldi	r30, 0x61	; 97
    46d2:	f6 e2       	ldi	r31, 0x26	; 38
    46d4:	91 81       	ldd	r25, Z+1	; 0x01
    46d6:	9f 5f       	subi	r25, 0xFF	; 255
    46d8:	91 83       	std	Z+1, r25	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    46da:	2f bf       	out	0x3f, r18	; 63
		sleepmgr_unlock_mode(USBC_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(USBC_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
    46dc:	80 93 50 26 	sts	0x2650, r24	; 0x802650 <udd_b_idle>
}
    46e0:	05 c0       	rjmp	.+10     	; 0x46ec <udd_sleep_mode+0x66>
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
		sleepmgr_unlock_mode(USBC_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
    46e2:	90 91 50 26 	lds	r25, 0x2650	; 0x802650 <udd_b_idle>
    46e6:	99 23       	and	r25, r25
    46e8:	51 f3       	breq	.-44     	; 0x46be <udd_sleep_mode+0x38>
    46ea:	f8 cf       	rjmp	.-16     	; 0x46dc <udd_sleep_mode+0x56>
		sleepmgr_lock_mode(USBC_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
}
    46ec:	0f 90       	pop	r0
    46ee:	0f 90       	pop	r0
    46f0:	df 91       	pop	r29
    46f2:	cf 91       	pop	r28
    46f4:	08 95       	ret

000046f6 <udd_ctrl_init>:

//--------------------------------------------------------
//--- INTERNAL ROUTINES TO MANAGED THE CONTROL ENDPOINT

static void udd_ctrl_init(void)
{
    46f6:	0f 93       	push	r16
	udd_disable_overflow_interrupt();
    46f8:	e8 ec       	ldi	r30, 0xC8	; 200
    46fa:	f4 e0       	ldi	r31, 0x04	; 4
    46fc:	80 81       	ld	r24, Z
    46fe:	8f 7d       	andi	r24, 0xDF	; 223
    4700:	80 83       	st	Z, r24
	udd_disable_underflow_interrupt();
    4702:	80 81       	ld	r24, Z
    4704:	8f 7d       	andi	r24, 0xDF	; 223
    4706:	80 83       	st	Z, r24

	// Clear status flag from control endpoints
	// Mandatory for ATxmega128A1 Rev. K
	udd_control_in_set_NACK0();
    4708:	e8 e1       	ldi	r30, 0x18	; 24
    470a:	f6 e2       	ldi	r31, 0x26	; 38
    470c:	02 e0       	ldi	r16, 0x02	; 2
    470e:	05 93       	las	Z, r16
	udd_control_in_set_bytecnt(0);
    4710:	10 92 1a 26 	sts	0x261A, r1	; 0x80261a <udd_sram+0x1a>
    4714:	10 92 1b 26 	sts	0x261B, r1	; 0x80261b <udd_sram+0x1b>
	udd_control_in_ack_tc();
    4718:	00 e2       	ldi	r16, 0x20	; 32
    471a:	06 93       	lac	Z, r16
	udd_control_ack_in_underflow();
    471c:	00 e4       	ldi	r16, 0x40	; 64
    471e:	06 93       	lac	Z, r16
	udd_control_ack_out_overflow();
    4720:	e0 e1       	ldi	r30, 0x10	; 16
    4722:	f6 e2       	ldi	r31, 0x26	; 38
    4724:	00 e4       	ldi	r16, 0x40	; 64
    4726:	06 93       	lac	Z, r16

	udd_g_ctrlreq.callback = NULL;
    4728:	e1 e5       	ldi	r30, 0x51	; 81
    472a:	f6 e2       	ldi	r31, 0x26	; 38
    472c:	14 86       	std	Z+12, r1	; 0x0c
    472e:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    4730:	16 86       	std	Z+14, r1	; 0x0e
    4732:	17 86       	std	Z+15, r1	; 0x0f
	udd_g_ctrlreq.payload_size = 0;
    4734:	12 86       	std	Z+10, r1	; 0x0a
    4736:	13 86       	std	Z+11, r1	; 0x0b
	udd_ep_control_state = UDD_EPCTRL_SETUP;
    4738:	10 92 f7 25 	sts	0x25F7, r1	; 0x8025f7 <udd_ep_control_state>
}
    473c:	0f 91       	pop	r16
    473e:	08 95       	ret

00004740 <udd_ctrl_stall_data>:
		udd_control_out_enable_stall();
	}
}

static void udd_ctrl_stall_data(void)
{
    4740:	0f 93       	push	r16
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    4742:	85 e0       	ldi	r24, 0x05	; 5
    4744:	80 93 f7 25 	sts	0x25F7, r24	; 0x8025f7 <udd_ep_control_state>
	udd_control_in_enable_stall();
    4748:	e9 e1       	ldi	r30, 0x19	; 25
    474a:	f6 e2       	ldi	r31, 0x26	; 38
    474c:	04 e0       	ldi	r16, 0x04	; 4
    474e:	05 93       	las	Z, r16
	udd_control_out_enable_stall();
    4750:	e1 e1       	ldi	r30, 0x11	; 17
    4752:	f6 e2       	ldi	r31, 0x26	; 38
    4754:	04 e0       	ldi	r16, 0x04	; 4
    4756:	05 93       	las	Z, r16
}
    4758:	0f 91       	pop	r16
    475a:	08 95       	ret

0000475c <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
    475c:	0f 93       	push	r16
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
    475e:	83 e0       	ldi	r24, 0x03	; 3
    4760:	80 93 f7 25 	sts	0x25F7, r24	; 0x8025f7 <udd_ep_control_state>
	// Valid and sent empty IN packet on control endpoint
	udd_control_in_set_bytecnt(0);
    4764:	10 92 1a 26 	sts	0x261A, r1	; 0x80261a <udd_sram+0x1a>
    4768:	10 92 1b 26 	sts	0x261B, r1	; 0x80261b <udd_sram+0x1b>
	udd_control_in_clear_NACK0();
    476c:	e8 e1       	ldi	r30, 0x18	; 24
    476e:	f6 e2       	ldi	r31, 0x26	; 38
    4770:	02 e0       	ldi	r16, 0x02	; 2
    4772:	06 93       	lac	Z, r16
}
    4774:	0f 91       	pop	r16
    4776:	08 95       	ret

00004778 <udd_ctrl_endofrequest>:
}

static void udd_ctrl_endofrequest(void)
{
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
    4778:	e0 91 5d 26 	lds	r30, 0x265D	; 0x80265d <udd_g_ctrlreq+0xc>
    477c:	f0 91 5e 26 	lds	r31, 0x265E	; 0x80265e <udd_g_ctrlreq+0xd>
    4780:	30 97       	sbiw	r30, 0x00	; 0
    4782:	09 f0       	breq	.+2      	; 0x4786 <udd_ctrl_endofrequest+0xe>
		udd_g_ctrlreq.callback();
    4784:	19 95       	eicall
    4786:	08 95       	ret

00004788 <udd_ctrl_in_sent>:
		udd_control_out_ack_tc();
	}
}

static void udd_ctrl_in_sent(void)
{
    4788:	0f 93       	push	r16
    478a:	cf 93       	push	r28
    478c:	df 93       	push	r29
	static bool b_shortpacket = false;
	uint16_t nb_remain;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    478e:	80 91 f7 25 	lds	r24, 0x25F7	; 0x8025f7 <udd_ep_control_state>
    4792:	83 30       	cpi	r24, 0x03	; 3
    4794:	29 f4       	brne	.+10     	; 0x47a0 <udd_ctrl_in_sent+0x18>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
    4796:	0e 94 bc 23 	call	0x4778	; 0x4778 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    479a:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <udd_ctrl_init>
		return;
    479e:	5e c0       	rjmp	.+188    	; 0x485c <udd_ctrl_in_sent+0xd4>
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    47a0:	80 91 f3 25 	lds	r24, 0x25F3	; 0x8025f3 <udd_ctrl_payload_nb_trans>
    47a4:	90 91 f4 25 	lds	r25, 0x25F4	; 0x8025f4 <udd_ctrl_payload_nb_trans+0x1>
    47a8:	c0 91 5b 26 	lds	r28, 0x265B	; 0x80265b <udd_g_ctrlreq+0xa>
    47ac:	d0 91 5c 26 	lds	r29, 0x265C	; 0x80265c <udd_g_ctrlreq+0xb>
    47b0:	c8 1b       	sub	r28, r24
    47b2:	d9 0b       	sbc	r29, r25
	if (0 == nb_remain) {
    47b4:	71 f5       	brne	.+92     	; 0x4812 <udd_ctrl_in_sent+0x8a>
		// Update number of total data sending by previous playload buffer
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    47b6:	20 91 f5 25 	lds	r18, 0x25F5	; 0x8025f5 <udd_ctrl_prev_payload_nb_trans>
    47ba:	30 91 f6 25 	lds	r19, 0x25F6	; 0x8025f6 <udd_ctrl_prev_payload_nb_trans+0x1>
    47be:	82 0f       	add	r24, r18
    47c0:	93 1f       	adc	r25, r19
    47c2:	80 93 f5 25 	sts	0x25F5, r24	; 0x8025f5 <udd_ctrl_prev_payload_nb_trans>
    47c6:	90 93 f6 25 	sts	0x25F6, r25	; 0x8025f6 <udd_ctrl_prev_payload_nb_trans+0x1>
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
    47ca:	20 91 57 26 	lds	r18, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    47ce:	30 91 58 26 	lds	r19, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    47d2:	82 17       	cp	r24, r18
    47d4:	93 07       	cpc	r25, r19
    47d6:	21 f0       	breq	.+8      	; 0x47e0 <udd_ctrl_in_sent+0x58>
				|| b_shortpacket) {
    47d8:	80 91 0e 25 	lds	r24, 0x250E	; 0x80250e <b_shortpacket.5638>
    47dc:	88 23       	and	r24, r24
    47de:	41 f0       	breq	.+16     	; 0x47f0 <udd_ctrl_in_sent+0x68>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    47e0:	84 e0       	ldi	r24, 0x04	; 4
    47e2:	80 93 f7 25 	sts	0x25F7, r24	; 0x8025f7 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    47e6:	e0 e1       	ldi	r30, 0x10	; 16
    47e8:	f6 e2       	ldi	r31, 0x26	; 38
    47ea:	02 e0       	ldi	r16, 0x02	; 2
    47ec:	06 93       	lac	Z, r16
    47ee:	36 c0       	rjmp	.+108    	; 0x485c <udd_ctrl_in_sent+0xd4>
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
    47f0:	e0 91 5f 26 	lds	r30, 0x265F	; 0x80265f <udd_g_ctrlreq+0xe>
    47f4:	f0 91 60 26 	lds	r31, 0x2660	; 0x802660 <udd_g_ctrlreq+0xf>
    47f8:	30 97       	sbiw	r30, 0x00	; 0
    47fa:	99 f0       	breq	.+38     	; 0x4822 <udd_ctrl_in_sent+0x9a>
				|| (!udd_g_ctrlreq.over_under_run())) {
    47fc:	19 95       	eicall
    47fe:	88 23       	and	r24, r24
    4800:	81 f0       	breq	.+32     	; 0x4822 <udd_ctrl_in_sent+0x9a>
			// Underrun then send zlp on IN
			// nb_remain == 0 allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_nb_trans = 0;
    4802:	10 92 f3 25 	sts	0x25F3, r1	; 0x8025f3 <udd_ctrl_payload_nb_trans>
    4806:	10 92 f4 25 	sts	0x25F4, r1	; 0x8025f4 <udd_ctrl_payload_nb_trans+0x1>
			nb_remain = udd_g_ctrlreq.payload_size;
    480a:	c0 91 5b 26 	lds	r28, 0x265B	; 0x80265b <udd_g_ctrlreq+0xa>
    480e:	d0 91 5c 26 	lds	r29, 0x265C	; 0x80265c <udd_g_ctrlreq+0xb>
		}
	}
	// Continue transfer an send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
    4812:	c0 34       	cpi	r28, 0x40	; 64
    4814:	d1 05       	cpc	r29, r1
    4816:	28 f0       	brcs	.+10     	; 0x4822 <udd_ctrl_in_sent+0x9a>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
    4818:	10 92 0e 25 	sts	0x250E, r1	; 0x80250e <b_shortpacket.5638>
			nb_remain = udd_g_ctrlreq.payload_size;
		}
	}
	// Continue transfer an send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
    481c:	c0 e4       	ldi	r28, 0x40	; 64
    481e:	d0 e0       	ldi	r29, 0x00	; 0
    4820:	03 c0       	rjmp	.+6      	; 0x4828 <udd_ctrl_in_sent+0xa0>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
    4822:	81 e0       	ldi	r24, 0x01	; 1
    4824:	80 93 0e 25 	sts	0x250E, r24	; 0x80250e <b_shortpacket.5638>
	}
	udd_control_in_set_bytecnt(nb_remain);
    4828:	e0 e0       	ldi	r30, 0x00	; 0
    482a:	f6 e2       	ldi	r31, 0x26	; 38
    482c:	c2 8f       	std	Z+26, r28	; 0x1a
    482e:	d3 8f       	std	Z+27, r29	; 0x1b

	// Link payload buffer directly on USB hardware
	udd_control_in_set_buf(udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans);
    4830:	80 91 f3 25 	lds	r24, 0x25F3	; 0x8025f3 <udd_ctrl_payload_nb_trans>
    4834:	90 91 f4 25 	lds	r25, 0x25F4	; 0x8025f4 <udd_ctrl_payload_nb_trans+0x1>
    4838:	20 91 59 26 	lds	r18, 0x2659	; 0x802659 <udd_g_ctrlreq+0x8>
    483c:	30 91 5a 26 	lds	r19, 0x265A	; 0x80265a <udd_g_ctrlreq+0x9>
    4840:	28 0f       	add	r18, r24
    4842:	39 1f       	adc	r19, r25
    4844:	24 8f       	std	Z+28, r18	; 0x1c
    4846:	35 8f       	std	Z+29, r19	; 0x1d
	udd_ctrl_payload_nb_trans += nb_remain;
    4848:	c8 0f       	add	r28, r24
    484a:	d9 1f       	adc	r29, r25
    484c:	c0 93 f3 25 	sts	0x25F3, r28	; 0x8025f3 <udd_ctrl_payload_nb_trans>
    4850:	d0 93 f4 25 	sts	0x25F4, r29	; 0x8025f4 <udd_ctrl_payload_nb_trans+0x1>

	// Valid and sent the data available in control endpoint buffer
	udd_control_in_clear_NACK0();
    4854:	e8 e1       	ldi	r30, 0x18	; 24
    4856:	f6 e2       	ldi	r31, 0x26	; 38
    4858:	02 e0       	ldi	r16, 0x02	; 2
    485a:	06 93       	lac	Z, r16
}
    485c:	df 91       	pop	r29
    485e:	cf 91       	pop	r28
    4860:	0f 91       	pop	r16
    4862:	08 95       	ret

00004864 <udd_ep_get_size>:
#if (0!=USB_DEVICE_MAX_EP)

static uint16_t udd_ep_get_size(UDD_EP_t * ep_ctrl)
{
	// Translate hardware defines to USB endpoint size
	switch (udd_endpoint_get_size_field(ep_ctrl)) {
    4864:	fc 01       	movw	r30, r24
    4866:	81 81       	ldd	r24, Z+1	; 0x01
    4868:	e8 2f       	mov	r30, r24
    486a:	e7 70       	andi	r30, 0x07	; 7
    486c:	8e 2f       	mov	r24, r30
    486e:	90 e0       	ldi	r25, 0x00	; 0
    4870:	fc 01       	movw	r30, r24
    4872:	31 97       	sbiw	r30, 0x01	; 1
    4874:	e7 30       	cpi	r30, 0x07	; 7
    4876:	f1 05       	cpc	r31, r1
    4878:	d8 f4       	brcc	.+54     	; 0x48b0 <udd_ep_get_size+0x4c>
    487a:	88 27       	eor	r24, r24
    487c:	e6 52       	subi	r30, 0x26	; 38
    487e:	fe 4f       	sbci	r31, 0xFE	; 254
    4880:	8f 4f       	sbci	r24, 0xFF	; 255
    4882:	0c 94 fb 30 	jmp	0x61f6	; 0x61f6 <__tablejump2__>
	default:
	case USB_EP_BUFSIZE_8_gc:
		return 8;
	case USB_EP_BUFSIZE_16_gc:
		return 16;
    4886:	80 e1       	ldi	r24, 0x10	; 16
    4888:	90 e0       	ldi	r25, 0x00	; 0
    488a:	08 95       	ret
	case USB_EP_BUFSIZE_32_gc:
		return 32;
    488c:	80 e2       	ldi	r24, 0x20	; 32
    488e:	90 e0       	ldi	r25, 0x00	; 0
    4890:	08 95       	ret
	case USB_EP_BUFSIZE_64_gc:
		return 64;
    4892:	80 e4       	ldi	r24, 0x40	; 64
    4894:	90 e0       	ldi	r25, 0x00	; 0
    4896:	08 95       	ret
	case USB_EP_BUFSIZE_128_gc:
		return 128;
    4898:	80 e8       	ldi	r24, 0x80	; 128
    489a:	90 e0       	ldi	r25, 0x00	; 0
    489c:	08 95       	ret
	case USB_EP_BUFSIZE_256_gc:
		return 256;
    489e:	80 e0       	ldi	r24, 0x00	; 0
    48a0:	91 e0       	ldi	r25, 0x01	; 1
    48a2:	08 95       	ret
	case USB_EP_BUFSIZE_512_gc:
		return 512;
    48a4:	80 e0       	ldi	r24, 0x00	; 0
    48a6:	92 e0       	ldi	r25, 0x02	; 2
    48a8:	08 95       	ret
	case USB_EP_BUFSIZE_1023_gc:
		return 1023;
    48aa:	8f ef       	ldi	r24, 0xFF	; 255
    48ac:	93 e0       	ldi	r25, 0x03	; 3
    48ae:	08 95       	ret
{
	// Translate hardware defines to USB endpoint size
	switch (udd_endpoint_get_size_field(ep_ctrl)) {
	default:
	case USB_EP_BUFSIZE_8_gc:
		return 8;
    48b0:	88 e0       	ldi	r24, 0x08	; 8
    48b2:	90 e0       	ldi	r25, 0x00	; 0
	case USB_EP_BUFSIZE_512_gc:
		return 512;
	case USB_EP_BUFSIZE_1023_gc:
		return 1023;
	}
}
    48b4:	08 95       	ret

000048b6 <udd_ep_get_job>:

static udd_ep_job_t *udd_ep_get_job(udd_ep_id_t ep)
{
	return &udd_ep_job[(2 * (ep & USB_EP_ADDR_MASK) +
    48b6:	28 2f       	mov	r18, r24
    48b8:	2f 70       	andi	r18, 0x0F	; 15
    48ba:	30 e0       	ldi	r19, 0x00	; 0
    48bc:	22 0f       	add	r18, r18
    48be:	33 1f       	adc	r19, r19
    48c0:	08 2e       	mov	r0, r24
    48c2:	00 0c       	add	r0, r0
    48c4:	99 0b       	sbc	r25, r25
    48c6:	88 27       	eor	r24, r24
    48c8:	99 0f       	add	r25, r25
    48ca:	88 1f       	adc	r24, r24
    48cc:	99 27       	eor	r25, r25
    48ce:	82 0f       	add	r24, r18
    48d0:	93 1f       	adc	r25, r19
    48d2:	02 97       	sbiw	r24, 0x02	; 2
    48d4:	9c 01       	movw	r18, r24
    48d6:	22 0f       	add	r18, r18
    48d8:	33 1f       	adc	r19, r19
    48da:	22 0f       	add	r18, r18
    48dc:	33 1f       	adc	r19, r19
    48de:	22 0f       	add	r18, r18
    48e0:	33 1f       	adc	r19, r19
    48e2:	82 0f       	add	r24, r18
    48e4:	93 1f       	adc	r25, r19
		((ep & USB_EP_DIR_IN) ? 1 : 0)) - 2];
}
    48e6:	81 57       	subi	r24, 0x71	; 113
    48e8:	9a 4d       	sbci	r25, 0xDA	; 218
    48ea:	08 95       	ret

000048ec <udd_ctrl_interrupt_tc_setup>:
	}
	return false;
}

static bool udd_ctrl_interrupt_tc_setup(void)
{
    48ec:	0f 93       	push	r16
    48ee:	cf 93       	push	r28
	if (!udd_is_setup_event()) {
    48f0:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    48f4:	80 ff       	sbrs	r24, 0
    48f6:	6a c0       	rjmp	.+212    	; 0x49cc <udd_ctrl_interrupt_tc_setup+0xe0>
		return false;
	}
	udd_ack_setup_event();
    48f8:	81 e0       	ldi	r24, 0x01	; 1
    48fa:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

	// Clear eventually previous stall events
	udd_control_out_ack_stall();
    48fe:	e0 e1       	ldi	r30, 0x10	; 16
    4900:	f6 e2       	ldi	r31, 0x26	; 38
    4902:	00 e8       	ldi	r16, 0x80	; 128
    4904:	06 93       	lac	Z, r16
	udd_control_in_ack_stall();
    4906:	e8 e1       	ldi	r30, 0x18	; 24
    4908:	f6 e2       	ldi	r31, 0x26	; 38
    490a:	00 e8       	ldi	r16, 0x80	; 128
    490c:	06 93       	lac	Z, r16
	udd_ack_stall_event();
    490e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>

	Assert(udd_control_setup()); // A setup must be received on control endpoint

	// Ack SETUP packet and decode request
	udd_control_ack_setup();
    4912:	e0 e1       	ldi	r30, 0x10	; 16
    4914:	f6 e2       	ldi	r31, 0x26	; 38
    4916:	00 e1       	ldi	r16, 0x10	; 16
    4918:	06 93       	lac	Z, r16
	udd_ep_control_state = UDD_EPCTRL_SETUP;
}

static void udd_ctrl_setup_received(void)
{
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
    491a:	80 91 f7 25 	lds	r24, 0x25F7	; 0x8025f7 <udd_ep_control_state>
    491e:	88 23       	and	r24, r24
    4920:	39 f0       	breq	.+14     	; 0x4930 <udd_ctrl_interrupt_tc_setup+0x44>
		if ((UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state)
    4922:	83 50       	subi	r24, 0x03	; 3
    4924:	82 30       	cpi	r24, 0x02	; 2
    4926:	10 f4       	brcc	.+4      	; 0x492c <udd_ctrl_interrupt_tc_setup+0x40>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state)) {
			// Accept that ZLP event can be hidden by setup packet event
			// in case of setup packet sending quickly after a ZLP
			udd_ctrl_endofrequest();
    4928:	0e 94 bc 23 	call	0x4778	; 0x4778 <udd_ctrl_endofrequest>
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
    492c:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <udd_ctrl_init>
	}
	// Fill setup request structure
	if (8 != udd_control_out_get_bytecnt())
    4930:	80 91 12 26 	lds	r24, 0x2612	; 0x802612 <udd_sram+0x12>
    4934:	90 91 13 26 	lds	r25, 0x2613	; 0x802613 <udd_sram+0x13>
    4938:	08 97       	sbiw	r24, 0x08	; 8
    493a:	09 f0       	breq	.+2      	; 0x493e <udd_ctrl_interrupt_tc_setup+0x52>
    493c:	49 c0       	rjmp	.+146    	; 0x49d0 <udd_ctrl_interrupt_tc_setup+0xe4>
		return; // Error data number don't correspond to SETUP packet
	memcpy((uint8_t *) & udd_g_ctrlreq.req, udd_ctrl_buffer, 8);
    493e:	88 e0       	ldi	r24, 0x08	; 8
    4940:	e3 eb       	ldi	r30, 0xB3	; 179
    4942:	f5 e2       	ldi	r31, 0x25	; 37
    4944:	a1 e5       	ldi	r26, 0x51	; 81
    4946:	b6 e2       	ldi	r27, 0x26	; 38
    4948:	01 90       	ld	r0, Z+
    494a:	0d 92       	st	X+, r0
    494c:	8a 95       	dec	r24
    494e:	e1 f7       	brne	.-8      	; 0x4948 <udd_ctrl_interrupt_tc_setup+0x5c>

	// To detect a protocol error on setup, enable nak interrupt on IN/OUT of control endpoint
	udd_enable_overflow_interrupt();
    4950:	e8 ec       	ldi	r30, 0xC8	; 200
    4952:	f4 e0       	ldi	r31, 0x04	; 4
    4954:	80 81       	ld	r24, Z
    4956:	80 62       	ori	r24, 0x20	; 32
    4958:	80 83       	st	Z, r24
	udd_enable_underflow_interrupt();
    495a:	80 81       	ld	r24, Z
    495c:	80 62       	ori	r24, 0x20	; 32
    495e:	80 83       	st	Z, r24

	// Decode setup request
	if (udc_process_setup() == false) {
    4960:	0e 94 a3 20 	call	0x4146	; 0x4146 <udc_process_setup>
    4964:	c8 2f       	mov	r28, r24
    4966:	81 11       	cpse	r24, r1
    4968:	04 c0       	rjmp	.+8      	; 0x4972 <udd_ctrl_interrupt_tc_setup+0x86>
		// Setup request unknown then stall it
		udd_ctrl_stall_data();
    496a:	0e 94 a0 23 	call	0x4740	; 0x4740 <udd_ctrl_stall_data>
	Assert(udd_control_setup()); // A setup must be received on control endpoint

	// Ack SETUP packet and decode request
	udd_control_ack_setup();
	udd_ctrl_setup_received();
	return true;
    496e:	c1 e0       	ldi	r28, 0x01	; 1
    4970:	30 c0       	rjmp	.+96     	; 0x49d2 <udd_ctrl_interrupt_tc_setup+0xe6>
		// Setup request unknown then stall it
		udd_ctrl_stall_data();
		return;
	}

	if (Udd_setup_is_in()) {
    4972:	80 91 51 26 	lds	r24, 0x2651	; 0x802651 <udd_g_ctrlreq>
    4976:	88 23       	and	r24, r24
    4978:	74 f4       	brge	.+28     	; 0x4996 <udd_ctrl_interrupt_tc_setup+0xaa>
		udd_ctrl_prev_payload_nb_trans = 0;
    497a:	10 92 f5 25 	sts	0x25F5, r1	; 0x8025f5 <udd_ctrl_prev_payload_nb_trans>
    497e:	10 92 f6 25 	sts	0x25F6, r1	; 0x8025f6 <udd_ctrl_prev_payload_nb_trans+0x1>
		udd_ctrl_payload_nb_trans = 0;
    4982:	10 92 f3 25 	sts	0x25F3, r1	; 0x8025f3 <udd_ctrl_payload_nb_trans>
    4986:	10 92 f4 25 	sts	0x25F4, r1	; 0x8025f4 <udd_ctrl_payload_nb_trans+0x1>
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
    498a:	82 e0       	ldi	r24, 0x02	; 2
    498c:	80 93 f7 25 	sts	0x25F7, r24	; 0x8025f7 <udd_ep_control_state>
		udd_ctrl_in_sent(); // Send first data transfer
    4990:	0e 94 c4 23 	call	0x4788	; 0x4788 <udd_ctrl_in_sent>
    4994:	1e c0       	rjmp	.+60     	; 0x49d2 <udd_ctrl_interrupt_tc_setup+0xe6>
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
    4996:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    499a:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    499e:	89 2b       	or	r24, r25
    49a0:	19 f4       	brne	.+6      	; 0x49a8 <udd_ctrl_interrupt_tc_setup+0xbc>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
    49a2:	0e 94 ae 23 	call	0x475c	; 0x475c <udd_ctrl_send_zlp_in>
    49a6:	15 c0       	rjmp	.+42     	; 0x49d2 <udd_ctrl_interrupt_tc_setup+0xe6>
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
    49a8:	10 92 f5 25 	sts	0x25F5, r1	; 0x8025f5 <udd_ctrl_prev_payload_nb_trans>
    49ac:	10 92 f6 25 	sts	0x25F6, r1	; 0x8025f6 <udd_ctrl_prev_payload_nb_trans+0x1>
		udd_ctrl_payload_nb_trans = 0;
    49b0:	10 92 f3 25 	sts	0x25F3, r1	; 0x8025f3 <udd_ctrl_payload_nb_trans>
    49b4:	10 92 f4 25 	sts	0x25F4, r1	; 0x8025f4 <udd_ctrl_payload_nb_trans+0x1>
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
    49b8:	81 e0       	ldi	r24, 0x01	; 1
    49ba:	80 93 f7 25 	sts	0x25F7, r24	; 0x8025f7 <udd_ep_control_state>
		// Clear packet to receive first packet
		udd_control_out_clear_NACK0();
    49be:	e0 e1       	ldi	r30, 0x10	; 16
    49c0:	f6 e2       	ldi	r31, 0x26	; 38
    49c2:	02 e0       	ldi	r16, 0x02	; 2
    49c4:	06 93       	lac	Z, r16
		udd_control_out_ack_tc();
    49c6:	00 e2       	ldi	r16, 0x20	; 32
    49c8:	06 93       	lac	Z, r16
    49ca:	03 c0       	rjmp	.+6      	; 0x49d2 <udd_ctrl_interrupt_tc_setup+0xe6>
}

static bool udd_ctrl_interrupt_tc_setup(void)
{
	if (!udd_is_setup_event()) {
		return false;
    49cc:	c0 e0       	ldi	r28, 0x00	; 0
    49ce:	01 c0       	rjmp	.+2      	; 0x49d2 <udd_ctrl_interrupt_tc_setup+0xe6>
	Assert(udd_control_setup()); // A setup must be received on control endpoint

	// Ack SETUP packet and decode request
	udd_control_ack_setup();
	udd_ctrl_setup_received();
	return true;
    49d0:	c1 e0       	ldi	r28, 0x01	; 1
}
    49d2:	8c 2f       	mov	r24, r28
    49d4:	cf 91       	pop	r28
    49d6:	0f 91       	pop	r16
    49d8:	08 95       	ret

000049da <udd_ep_trans_complet>:
	}
	return (USB_DEVICE_MAX_EP >= ep);
}

static void udd_ep_trans_complet(udd_ep_id_t ep)
{
    49da:	8f 92       	push	r8
    49dc:	9f 92       	push	r9
    49de:	af 92       	push	r10
    49e0:	bf 92       	push	r11
    49e2:	df 92       	push	r13
    49e4:	ef 92       	push	r14
    49e6:	ff 92       	push	r15
    49e8:	0f 93       	push	r16
    49ea:	1f 93       	push	r17
    49ec:	cf 93       	push	r28
    49ee:	df 93       	push	r29
    49f0:	d8 2e       	mov	r13, r24
	UDD_EP_t *ep_ctrl;
	udd_ep_job_t *ptr_job;
	uint16_t ep_size, nb_trans;
	iram_size_t next_trans;

	ptr_job = udd_ep_get_job(ep);
    49f2:	0e 94 5b 24 	call	0x48b6	; 0x48b6 <udd_ep_get_job>
    49f6:	8c 01       	movw	r16, r24
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    49f8:	cd 2d       	mov	r28, r13
    49fa:	cf 70       	andi	r28, 0x0F	; 15
    49fc:	d0 e0       	ldi	r29, 0x00	; 0
    49fe:	ce 01       	movw	r24, r28
    4a00:	88 0f       	add	r24, r24
    4a02:	99 1f       	adc	r25, r25
    4a04:	cd 2d       	mov	r28, r13
    4a06:	0d 2c       	mov	r0, r13
    4a08:	00 0c       	add	r0, r0
    4a0a:	dd 0b       	sbc	r29, r29
    4a0c:	cc 27       	eor	r28, r28
    4a0e:	dd 0f       	add	r29, r29
    4a10:	cc 1f       	adc	r28, r28
    4a12:	dd 27       	eor	r29, r29
    4a14:	c8 0f       	add	r28, r24
    4a16:	d9 1f       	adc	r29, r25
    4a18:	ce 01       	movw	r24, r28
    4a1a:	88 0f       	add	r24, r24
    4a1c:	99 1f       	adc	r25, r25
    4a1e:	88 0f       	add	r24, r24
    4a20:	99 1f       	adc	r25, r25
    4a22:	88 0f       	add	r24, r24
    4a24:	99 1f       	adc	r25, r25
    4a26:	9c 01       	movw	r18, r24
    4a28:	20 5f       	subi	r18, 0xF0	; 240
    4a2a:	39 4d       	sbci	r19, 0xD9	; 217
    4a2c:	79 01       	movw	r14, r18
	uint16_t ep_size, nb_trans;
	iram_size_t next_trans;

	ptr_job = udd_ep_get_job(ep);
	ep_ctrl = udd_ep_get_ctrl(ep);
	ep_size = udd_ep_get_size(ep_ctrl);
    4a2e:	c9 01       	movw	r24, r18
    4a30:	0e 94 32 24 	call	0x4864	; 0x4864 <udd_ep_get_size>
    4a34:	4c 01       	movw	r8, r24

	if (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN)) {
    4a36:	dd 20       	and	r13, r13
    4a38:	0c f0       	brlt	.+2      	; 0x4a3c <udd_ep_trans_complet+0x62>
    4a3a:	72 c0       	rjmp	.+228    	; 0x4b20 <udd_ep_trans_complet+0x146>
		// Transfer complete on IN
		nb_trans = udd_endpoint_in_nb_sent(ep_ctrl);
    4a3c:	fe 01       	movw	r30, r28
    4a3e:	ee 0f       	add	r30, r30
    4a40:	ff 1f       	adc	r31, r31
    4a42:	ee 0f       	add	r30, r30
    4a44:	ff 1f       	adc	r31, r31
    4a46:	ee 0f       	add	r30, r30
    4a48:	ff 1f       	adc	r31, r31
    4a4a:	e0 50       	subi	r30, 0x00	; 0
    4a4c:	fa 4d       	sbci	r31, 0xDA	; 218
    4a4e:	26 89       	ldd	r18, Z+22	; 0x16
    4a50:	37 89       	ldd	r19, Z+23	; 0x17

		// Update number of data transfered
		ptr_job->nb_trans += nb_trans;
    4a52:	d8 01       	movw	r26, r16
    4a54:	15 96       	adiw	r26, 0x05	; 5
    4a56:	8d 91       	ld	r24, X+
    4a58:	9c 91       	ld	r25, X
    4a5a:	16 97       	sbiw	r26, 0x06	; 6
    4a5c:	82 0f       	add	r24, r18
    4a5e:	93 1f       	adc	r25, r19
    4a60:	15 96       	adiw	r26, 0x05	; 5
    4a62:	8d 93       	st	X+, r24
    4a64:	9c 93       	st	X, r25
    4a66:	16 97       	sbiw	r26, 0x06	; 6

		// Need to send other data
		if (ptr_job->nb_trans != ptr_job->buf_size) {
    4a68:	13 96       	adiw	r26, 0x03	; 3
    4a6a:	2d 91       	ld	r18, X+
    4a6c:	3c 91       	ld	r19, X
    4a6e:	14 97       	sbiw	r26, 0x04	; 4
    4a70:	82 17       	cp	r24, r18
    4a72:	93 07       	cpc	r25, r19
    4a74:	09 f4       	brne	.+2      	; 0x4a78 <udd_ep_trans_complet+0x9e>
    4a76:	3e c0       	rjmp	.+124    	; 0x4af4 <udd_ep_trans_complet+0x11a>
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    4a78:	28 1b       	sub	r18, r24
    4a7a:	39 0b       	sbc	r19, r25
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    4a7c:	21 15       	cp	r18, r1
    4a7e:	b4 e0       	ldi	r27, 0x04	; 4
    4a80:	3b 07       	cpc	r19, r27
    4a82:	40 f0       	brcs	.+16     	; 0x4a94 <udd_ep_trans_complet+0xba>
				// The USB hardware support a maximum
				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS -
    4a84:	2f ef       	ldi	r18, 0xFF	; 255
    4a86:	33 e0       	ldi	r19, 0x03	; 3
    4a88:	c9 01       	movw	r24, r18
    4a8a:	b4 01       	movw	r22, r8
    4a8c:	0e 94 92 30 	call	0x6124	; 0x6124 <__udivmodhi4>
    4a90:	28 1b       	sub	r18, r24
    4a92:	39 0b       	sbc	r19, r25
					(UDD_ENDPOINT_MAX_TRANS % ep_size);
			}
			// Need ZLP, if requested and last packet is not a short packet
			ptr_job->b_shortpacket = ptr_job->b_shortpacket
				&& (0==(next_trans % ep_size));
    4a94:	f8 01       	movw	r30, r16
    4a96:	80 81       	ld	r24, Z
    4a98:	81 ff       	sbrs	r24, 1
    4a9a:	0a c0       	rjmp	.+20     	; 0x4ab0 <udd_ep_trans_complet+0xd6>
    4a9c:	c9 01       	movw	r24, r18
    4a9e:	b4 01       	movw	r22, r8
    4aa0:	0e 94 92 30 	call	0x6124	; 0x6124 <__udivmodhi4>
    4aa4:	41 e0       	ldi	r20, 0x01	; 1
    4aa6:	89 2b       	or	r24, r25
    4aa8:	09 f0       	breq	.+2      	; 0x4aac <udd_ep_trans_complet+0xd2>
    4aaa:	40 e0       	ldi	r20, 0x00	; 0
    4aac:	84 2f       	mov	r24, r20
    4aae:	01 c0       	rjmp	.+2      	; 0x4ab2 <udd_ep_trans_complet+0xd8>
    4ab0:	80 e0       	ldi	r24, 0x00	; 0
				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS -
					(UDD_ENDPOINT_MAX_TRANS % ep_size);
			}
			// Need ZLP, if requested and last packet is not a short packet
			ptr_job->b_shortpacket = ptr_job->b_shortpacket
    4ab2:	d8 01       	movw	r26, r16
    4ab4:	9c 91       	ld	r25, X
    4ab6:	80 fb       	bst	r24, 0
    4ab8:	91 f9       	bld	r25, 1
    4aba:	9c 93       	st	X, r25
				&& (0==(next_trans % ep_size));
			udd_endpoint_in_reset_nb_sent(ep_ctrl);
    4abc:	cc 0f       	add	r28, r28
    4abe:	dd 1f       	adc	r29, r29
    4ac0:	cc 0f       	add	r28, r28
    4ac2:	dd 1f       	adc	r29, r29
    4ac4:	cc 0f       	add	r28, r28
    4ac6:	dd 1f       	adc	r29, r29
    4ac8:	c0 50       	subi	r28, 0x00	; 0
    4aca:	da 4d       	sbci	r29, 0xDA	; 218
    4acc:	1e 8a       	std	Y+22, r1	; 0x16
    4ace:	1f 8a       	std	Y+23, r1	; 0x17
			udd_endpoint_in_set_bytecnt(ep_ctrl, next_trans);
    4ad0:	2a 8b       	std	Y+18, r18	; 0x12
    4ad2:	3b 8b       	std	Y+19, r19	; 0x13
			// Link the user buffer directly on USB hardware DMA
			udd_endpoint_set_buf(ep_ctrl, &ptr_job->buf[ptr_job->nb_trans]);
    4ad4:	11 96       	adiw	r26, 0x01	; 1
    4ad6:	2d 91       	ld	r18, X+
    4ad8:	3c 91       	ld	r19, X
    4ada:	12 97       	sbiw	r26, 0x02	; 2
    4adc:	15 96       	adiw	r26, 0x05	; 5
    4ade:	8d 91       	ld	r24, X+
    4ae0:	9c 91       	ld	r25, X
    4ae2:	16 97       	sbiw	r26, 0x06	; 6
    4ae4:	82 0f       	add	r24, r18
    4ae6:	93 1f       	adc	r25, r19
    4ae8:	8c 8b       	std	Y+20, r24	; 0x14
    4aea:	9d 8b       	std	Y+21, r25	; 0x15
			udd_endpoint_clear_NACK0(ep_ctrl);
    4aec:	f7 01       	movw	r30, r14
    4aee:	02 e0       	ldi	r16, 0x02	; 2
    4af0:	06 93       	lac	Z, r16
			return;
    4af2:	ca c0       	rjmp	.+404    	; 0x4c88 <udd_ep_trans_complet+0x2ae>
		}

		// Need to send a ZLP after all data transfer
		if (ptr_job->b_shortpacket) {
    4af4:	d8 01       	movw	r26, r16
    4af6:	8c 91       	ld	r24, X
    4af8:	81 ff       	sbrs	r24, 1
    4afa:	b3 c0       	rjmp	.+358    	; 0x4c62 <udd_ep_trans_complet+0x288>
			ptr_job->b_shortpacket = false;
    4afc:	8d 7f       	andi	r24, 0xFD	; 253
    4afe:	8c 93       	st	X, r24
			udd_endpoint_in_reset_nb_sent(ep_ctrl);
    4b00:	cc 0f       	add	r28, r28
    4b02:	dd 1f       	adc	r29, r29
    4b04:	cc 0f       	add	r28, r28
    4b06:	dd 1f       	adc	r29, r29
    4b08:	cc 0f       	add	r28, r28
    4b0a:	dd 1f       	adc	r29, r29
    4b0c:	c0 50       	subi	r28, 0x00	; 0
    4b0e:	da 4d       	sbci	r29, 0xDA	; 218
    4b10:	1e 8a       	std	Y+22, r1	; 0x16
    4b12:	1f 8a       	std	Y+23, r1	; 0x17
			udd_endpoint_in_set_bytecnt(ep_ctrl, 0);
    4b14:	1a 8a       	std	Y+18, r1	; 0x12
    4b16:	1b 8a       	std	Y+19, r1	; 0x13
			udd_endpoint_clear_NACK0(ep_ctrl);
    4b18:	f7 01       	movw	r30, r14
    4b1a:	02 e0       	ldi	r16, 0x02	; 2
    4b1c:	06 93       	lac	Z, r16
			return;
    4b1e:	b4 c0       	rjmp	.+360    	; 0x4c88 <udd_ep_trans_complet+0x2ae>
		}
	}
	else
	{
		// Transfer complete on OUT
		nb_trans = udd_endpoint_out_nb_receiv(ep_ctrl);
    4b20:	fe 01       	movw	r30, r28
    4b22:	ee 0f       	add	r30, r30
    4b24:	ff 1f       	adc	r31, r31
    4b26:	ee 0f       	add	r30, r30
    4b28:	ff 1f       	adc	r31, r31
    4b2a:	ee 0f       	add	r30, r30
    4b2c:	ff 1f       	adc	r31, r31
    4b2e:	e0 50       	subi	r30, 0x00	; 0
    4b30:	fa 4d       	sbci	r31, 0xDA	; 218
    4b32:	a2 88       	ldd	r10, Z+18	; 0x12
    4b34:	b3 88       	ldd	r11, Z+19	; 0x13

		// Can be necessary to copy data receive from cache buffer to user buffer
		if (ptr_job->b_use_out_cache_buffer) {
    4b36:	d8 01       	movw	r26, r16
    4b38:	8c 91       	ld	r24, X
    4b3a:	82 ff       	sbrs	r24, 2
    4b3c:	1b c0       	rjmp	.+54     	; 0x4b74 <udd_ep_trans_complet+0x19a>
			memcpy(&ptr_job->buf[ptr_job->nb_trans]
    4b3e:	11 96       	adiw	r26, 0x01	; 1
    4b40:	ed 91       	ld	r30, X+
    4b42:	fc 91       	ld	r31, X
    4b44:	12 97       	sbiw	r26, 0x02	; 2
    4b46:	15 96       	adiw	r26, 0x05	; 5
    4b48:	2d 91       	ld	r18, X+
    4b4a:	3c 91       	ld	r19, X
    4b4c:	16 97       	sbiw	r26, 0x06	; 6
    4b4e:	13 96       	adiw	r26, 0x03	; 3
    4b50:	8d 91       	ld	r24, X+
    4b52:	9c 91       	ld	r25, X
    4b54:	14 97       	sbiw	r26, 0x04	; 4
    4b56:	b4 01       	movw	r22, r8
    4b58:	0e 94 92 30 	call	0x6124	; 0x6124 <__udivmodhi4>
    4b5c:	b0 e4       	ldi	r27, 0x40	; 64
    4b5e:	db 9e       	mul	r13, r27
    4b60:	b0 01       	movw	r22, r0
    4b62:	11 24       	eor	r1, r1
    4b64:	61 53       	subi	r22, 0x31	; 49
    4b66:	7b 4d       	sbci	r23, 0xDB	; 219
    4b68:	ac 01       	movw	r20, r24
    4b6a:	cf 01       	movw	r24, r30
    4b6c:	82 0f       	add	r24, r18
    4b6e:	93 1f       	adc	r25, r19
    4b70:	0e 94 2d 31 	call	0x625a	; 0x625a <memcpy>
				, udd_ep_out_cache_buffer[ep - 1]
				, ptr_job->buf_size % ep_size);
		}

		// Update number of data transfered
		ptr_job->nb_trans += nb_trans;
    4b74:	f8 01       	movw	r30, r16
    4b76:	25 81       	ldd	r18, Z+5	; 0x05
    4b78:	36 81       	ldd	r19, Z+6	; 0x06
    4b7a:	2a 0d       	add	r18, r10
    4b7c:	3b 1d       	adc	r19, r11
    4b7e:	25 83       	std	Z+5, r18	; 0x05
    4b80:	36 83       	std	Z+6, r19	; 0x06
		if (ptr_job->nb_trans > ptr_job->buf_size) {
    4b82:	83 81       	ldd	r24, Z+3	; 0x03
    4b84:	94 81       	ldd	r25, Z+4	; 0x04
    4b86:	82 17       	cp	r24, r18
    4b88:	93 07       	cpc	r25, r19
    4b8a:	68 f4       	brcc	.+26     	; 0x4ba6 <udd_ep_trans_complet+0x1cc>
			ptr_job->nb_trans = ptr_job->buf_size;
    4b8c:	85 83       	std	Z+5, r24	; 0x05
    4b8e:	96 83       	std	Z+6, r25	; 0x06
		}

		// If all previous data requested are received and user buffer not full
		// then need to receive other data
		if ((nb_trans == udd_endpoint_out_get_nbbyte_requested(ep_ctrl))
    4b90:	cc 0f       	add	r28, r28
    4b92:	dd 1f       	adc	r29, r29
    4b94:	cc 0f       	add	r28, r28
    4b96:	dd 1f       	adc	r29, r29
    4b98:	cc 0f       	add	r28, r28
    4b9a:	dd 1f       	adc	r29, r29
    4b9c:	c0 50       	subi	r28, 0x00	; 0
    4b9e:	da 4d       	sbci	r29, 0xDA	; 218
    4ba0:	8e 89       	ldd	r24, Y+22	; 0x16
    4ba2:	9f 89       	ldd	r25, Y+23	; 0x17
    4ba4:	5e c0       	rjmp	.+188    	; 0x4c62 <udd_ep_trans_complet+0x288>
    4ba6:	fe 01       	movw	r30, r28
    4ba8:	ee 0f       	add	r30, r30
    4baa:	ff 1f       	adc	r31, r31
    4bac:	ee 0f       	add	r30, r30
    4bae:	ff 1f       	adc	r31, r31
    4bb0:	ee 0f       	add	r30, r30
    4bb2:	ff 1f       	adc	r31, r31
    4bb4:	e0 50       	subi	r30, 0x00	; 0
    4bb6:	fa 4d       	sbci	r31, 0xDA	; 218
    4bb8:	46 89       	ldd	r20, Z+22	; 0x16
    4bba:	57 89       	ldd	r21, Z+23	; 0x17
    4bbc:	a4 16       	cp	r10, r20
    4bbe:	b5 06       	cpc	r11, r21
    4bc0:	09 f0       	breq	.+2      	; 0x4bc4 <udd_ep_trans_complet+0x1ea>
    4bc2:	4f c0       	rjmp	.+158    	; 0x4c62 <udd_ep_trans_complet+0x288>
			&& (ptr_job->nb_trans != ptr_job->buf_size)) {
    4bc4:	28 17       	cp	r18, r24
    4bc6:	39 07       	cpc	r19, r25
    4bc8:	09 f4       	brne	.+2      	; 0x4bcc <udd_ep_trans_complet+0x1f2>
    4bca:	4b c0       	rjmp	.+150    	; 0x4c62 <udd_ep_trans_complet+0x288>
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    4bcc:	ac 01       	movw	r20, r24
    4bce:	42 1b       	sub	r20, r18
    4bd0:	53 0b       	sbc	r21, r19
    4bd2:	9a 01       	movw	r18, r20
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    4bd4:	21 15       	cp	r18, r1
    4bd6:	54 e0       	ldi	r21, 0x04	; 4
    4bd8:	35 07       	cpc	r19, r21
    4bda:	48 f0       	brcs	.+18     	; 0x4bee <udd_ep_trans_complet+0x214>
				// The USB hardware support a maximum transfer size
				// of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS
    4bdc:	2f ef       	ldi	r18, 0xFF	; 255
    4bde:	33 e0       	ldi	r19, 0x03	; 3
    4be0:	c9 01       	movw	r24, r18
    4be2:	b4 01       	movw	r22, r8
    4be4:	0e 94 92 30 	call	0x6124	; 0x6124 <__udivmodhi4>
    4be8:	28 1b       	sub	r18, r24
    4bea:	39 0b       	sbc	r19, r25
    4bec:	06 c0       	rjmp	.+12     	; 0x4bfa <udd_ep_trans_complet+0x220>
					- (UDD_ENDPOINT_MAX_TRANS % ep_size);
			} else {
				next_trans -= next_trans % ep_size;
    4bee:	c9 01       	movw	r24, r18
    4bf0:	b4 01       	movw	r22, r8
    4bf2:	0e 94 92 30 	call	0x6124	; 0x6124 <__udivmodhi4>
    4bf6:	28 1b       	sub	r18, r24
    4bf8:	39 0b       	sbc	r19, r25
			}

			udd_endpoint_out_reset_nb_received(ep_ctrl);
    4bfa:	fe 01       	movw	r30, r28
    4bfc:	ee 0f       	add	r30, r30
    4bfe:	ff 1f       	adc	r31, r31
    4c00:	ee 0f       	add	r30, r30
    4c02:	ff 1f       	adc	r31, r31
    4c04:	ee 0f       	add	r30, r30
    4c06:	ff 1f       	adc	r31, r31
    4c08:	e0 50       	subi	r30, 0x00	; 0
    4c0a:	fa 4d       	sbci	r31, 0xDA	; 218
    4c0c:	12 8a       	std	Z+18, r1	; 0x12
    4c0e:	13 8a       	std	Z+19, r1	; 0x13
			if (next_trans < ep_size) {
    4c10:	28 15       	cp	r18, r8
    4c12:	39 05       	cpc	r19, r9
    4c14:	78 f4       	brcc	.+30     	; 0x4c34 <udd_ep_trans_complet+0x25a>
				// Use the cache buffer for Bulk or Interrupt size endpoint
				ptr_job->b_use_out_cache_buffer = true;
    4c16:	d8 01       	movw	r26, r16
    4c18:	8c 91       	ld	r24, X
    4c1a:	84 60       	ori	r24, 0x04	; 4
    4c1c:	8c 93       	st	X, r24
				udd_endpoint_set_buf( ep_ctrl,
    4c1e:	b0 e4       	ldi	r27, 0x40	; 64
    4c20:	db 9e       	mul	r13, r27
    4c22:	c0 01       	movw	r24, r0
    4c24:	11 24       	eor	r1, r1
    4c26:	81 53       	subi	r24, 0x31	; 49
    4c28:	9b 4d       	sbci	r25, 0xDB	; 219
    4c2a:	84 8b       	std	Z+20, r24	; 0x14
    4c2c:	95 8b       	std	Z+21, r25	; 0x15
					udd_ep_out_cache_buffer[ep - 1]);
				udd_endpoint_out_set_nbbyte(ep_ctrl, ep_size);
    4c2e:	86 8a       	std	Z+22, r8	; 0x16
    4c30:	97 8a       	std	Z+23, r9	; 0x17
    4c32:	13 c0       	rjmp	.+38     	; 0x4c5a <udd_ep_trans_complet+0x280>
			} else {
				// Link the user buffer directly on USB hardware DMA
				udd_endpoint_set_buf(ep_ctrl, &ptr_job->buf[ptr_job->nb_trans]);
    4c34:	f8 01       	movw	r30, r16
    4c36:	41 81       	ldd	r20, Z+1	; 0x01
    4c38:	52 81       	ldd	r21, Z+2	; 0x02
    4c3a:	85 81       	ldd	r24, Z+5	; 0x05
    4c3c:	96 81       	ldd	r25, Z+6	; 0x06
    4c3e:	84 0f       	add	r24, r20
    4c40:	95 1f       	adc	r25, r21
    4c42:	cc 0f       	add	r28, r28
    4c44:	dd 1f       	adc	r29, r29
    4c46:	cc 0f       	add	r28, r28
    4c48:	dd 1f       	adc	r29, r29
    4c4a:	cc 0f       	add	r28, r28
    4c4c:	dd 1f       	adc	r29, r29
    4c4e:	c0 50       	subi	r28, 0x00	; 0
    4c50:	da 4d       	sbci	r29, 0xDA	; 218
    4c52:	8c 8b       	std	Y+20, r24	; 0x14
    4c54:	9d 8b       	std	Y+21, r25	; 0x15
				udd_endpoint_out_set_nbbyte(ep_ctrl, next_trans);
    4c56:	2e 8b       	std	Y+22, r18	; 0x16
    4c58:	3f 8b       	std	Y+23, r19	; 0x17
			}
			// Start transfer
			udd_endpoint_clear_NACK0(ep_ctrl);
    4c5a:	f7 01       	movw	r30, r14
    4c5c:	02 e0       	ldi	r16, 0x02	; 2
    4c5e:	06 93       	lac	Z, r16
			return;
    4c60:	13 c0       	rjmp	.+38     	; 0x4c88 <udd_ep_trans_complet+0x2ae>
		}
	}

	// Job complete then call callback
	if (ptr_job->busy) {
    4c62:	d8 01       	movw	r26, r16
    4c64:	8c 91       	ld	r24, X
    4c66:	80 ff       	sbrs	r24, 0
    4c68:	0f c0       	rjmp	.+30     	; 0x4c88 <udd_ep_trans_complet+0x2ae>
		ptr_job->busy = false;
    4c6a:	8e 7f       	andi	r24, 0xFE	; 254
    4c6c:	8c 93       	st	X, r24
		if (NULL != ptr_job->call_trans) {
    4c6e:	17 96       	adiw	r26, 0x07	; 7
    4c70:	ed 91       	ld	r30, X+
    4c72:	fc 91       	ld	r31, X
    4c74:	18 97       	sbiw	r26, 0x08	; 8
    4c76:	30 97       	sbiw	r30, 0x00	; 0
    4c78:	39 f0       	breq	.+14     	; 0x4c88 <udd_ep_trans_complet+0x2ae>
			ptr_job->call_trans(UDD_EP_TRANSFER_OK,
    4c7a:	15 96       	adiw	r26, 0x05	; 5
    4c7c:	6d 91       	ld	r22, X+
    4c7e:	7c 91       	ld	r23, X
    4c80:	16 97       	sbiw	r26, 0x06	; 6
    4c82:	4d 2d       	mov	r20, r13
    4c84:	80 e0       	ldi	r24, 0x00	; 0
    4c86:	19 95       	eicall
				ptr_job->nb_trans,
				ep);
		}
	}
	return;
}
    4c88:	df 91       	pop	r29
    4c8a:	cf 91       	pop	r28
    4c8c:	1f 91       	pop	r17
    4c8e:	0f 91       	pop	r16
    4c90:	ff 90       	pop	r15
    4c92:	ef 90       	pop	r14
    4c94:	df 90       	pop	r13
    4c96:	bf 90       	pop	r11
    4c98:	af 90       	pop	r10
    4c9a:	9f 90       	pop	r9
    4c9c:	8f 90       	pop	r8
    4c9e:	08 95       	ret

00004ca0 <udd_disable>:
	cpu_irq_restore(flags);
}


void udd_disable(void)
{
    4ca0:	1f 93       	push	r17
    4ca2:	cf 93       	push	r28
    4ca4:	df 93       	push	r29
    4ca6:	1f 92       	push	r1
    4ca8:	1f 92       	push	r1
    4caa:	cd b7       	in	r28, 0x3d	; 61
    4cac:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4cae:	8f b7       	in	r24, 0x3f	; 63
    4cb0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4cb2:	f8 94       	cli
	return flags;
    4cb4:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags;
	flags = cpu_irq_save();
	udd_detach_device();
    4cb6:	e1 ec       	ldi	r30, 0xC1	; 193
    4cb8:	f4 e0       	ldi	r31, 0x04	; 4
    4cba:	80 81       	ld	r24, Z
    4cbc:	8e 7f       	andi	r24, 0xFE	; 254
    4cbe:	80 83       	st	Z, r24
	// Disable interface
	USB_CTRLA = 0;
    4cc0:	10 92 c0 04 	sts	0x04C0, r1	; 0x8004c0 <__TEXT_REGION_LENGTH__+0x7004c0>
	USB_CTRLB = 0;
    4cc4:	10 82       	st	Z, r1
	sysclk_disable_usb();
    4cc6:	0e 94 ac 2c 	call	0x5958	; 0x5958 <sysclk_disable_usb>
	udd_sleep_mode(false);
    4cca:	80 e0       	ldi	r24, 0x00	; 0
    4ccc:	0e 94 43 23 	call	0x4686	; 0x4686 <udd_sleep_mode>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    4cd0:	80 91 66 26 	lds	r24, 0x2666	; 0x802666 <sleepmgr_locks+0x5>
    4cd4:	81 11       	cpse	r24, r1
    4cd6:	01 c0       	rjmp	.+2      	; 0x4cda <udd_disable+0x3a>
    4cd8:	ff cf       	rjmp	.-2      	; 0x4cd8 <udd_disable+0x38>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4cda:	8f b7       	in	r24, 0x3f	; 63
    4cdc:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    4cde:	f8 94       	cli
	return flags;
    4ce0:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    4ce2:	e1 e6       	ldi	r30, 0x61	; 97
    4ce4:	f6 e2       	ldi	r31, 0x26	; 38
    4ce6:	85 81       	ldd	r24, Z+5	; 0x05
    4ce8:	81 50       	subi	r24, 0x01	; 1
    4cea:	85 83       	std	Z+5, r24	; 0x05
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4cec:	9f bf       	out	0x3f, r25	; 63
    4cee:	1f bf       	out	0x3f, r17	; 63
#ifndef UDD_NO_SLEEP_MGR
	sleepmgr_unlock_mode(USBC_SLEEP_MODE_USB_SUSPEND);
#endif
	cpu_irq_restore(flags);
}
    4cf0:	0f 90       	pop	r0
    4cf2:	0f 90       	pop	r0
    4cf4:	df 91       	pop	r29
    4cf6:	cf 91       	pop	r28
    4cf8:	1f 91       	pop	r17
    4cfa:	08 95       	ret

00004cfc <udd_include_vbus_monitoring>:

bool udd_include_vbus_monitoring(void)
{
	return false; // No Vbus monitoring
}
    4cfc:	80 e0       	ldi	r24, 0x00	; 0
    4cfe:	08 95       	ret

00004d00 <udd_attach>:

void udd_attach(void)
{
    4d00:	1f 93       	push	r17
    4d02:	cf 93       	push	r28
    4d04:	df 93       	push	r29
    4d06:	1f 92       	push	r1
    4d08:	cd b7       	in	r28, 0x3d	; 61
    4d0a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4d0c:	8f b7       	in	r24, 0x3f	; 63
    4d0e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4d10:	f8 94       	cli
	return flags;
    4d12:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
    4d14:	81 e0       	ldi	r24, 0x01	; 1
    4d16:	0e 94 43 23 	call	0x4686	; 0x4686 <udd_sleep_mode>

	udd_ack_suspend_event();
    4d1a:	ea ec       	ldi	r30, 0xCA	; 202
    4d1c:	f4 e0       	ldi	r31, 0x04	; 4
    4d1e:	80 e4       	ldi	r24, 0x40	; 64
    4d20:	80 83       	st	Z, r24
	udd_ack_resume_event();
    4d22:	80 e2       	ldi	r24, 0x20	; 32
    4d24:	80 83       	st	Z, r24
	udd_attach_device();
    4d26:	e1 ec       	ldi	r30, 0xC1	; 193
    4d28:	f4 e0       	ldi	r31, 0x04	; 4
    4d2a:	80 81       	ld	r24, Z
    4d2c:	81 60       	ori	r24, 0x01	; 1
    4d2e:	80 83       	st	Z, r24
	// Enable main USB interrupts
	udd_enable_tc_interrupt();
    4d30:	a9 ec       	ldi	r26, 0xC9	; 201
    4d32:	b4 e0       	ldi	r27, 0x04	; 4
    4d34:	8c 91       	ld	r24, X
    4d36:	82 60       	ori	r24, 0x02	; 2
    4d38:	8c 93       	st	X, r24
	udd_enable_busevt_interrupt();
    4d3a:	e8 ec       	ldi	r30, 0xC8	; 200
    4d3c:	f4 e0       	ldi	r31, 0x04	; 4
    4d3e:	80 81       	ld	r24, Z
    4d40:	80 64       	ori	r24, 0x40	; 64
    4d42:	80 83       	st	Z, r24
	udd_enable_setup_interrupt();
    4d44:	8c 91       	ld	r24, X
    4d46:	81 60       	ori	r24, 0x01	; 1
    4d48:	8c 93       	st	X, r24
	udd_enable_start_of_frame_interrupt();
    4d4a:	80 81       	ld	r24, Z
    4d4c:	80 68       	ori	r24, 0x80	; 128
    4d4e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4d50:	1f bf       	out	0x3f, r17	; 63

	cpu_irq_restore(flags);
}
    4d52:	0f 90       	pop	r0
    4d54:	df 91       	pop	r29
    4d56:	cf 91       	pop	r28
    4d58:	1f 91       	pop	r17
    4d5a:	08 95       	ret

00004d5c <udd_enable>:
#endif // (0!=USB_DEVICE_MAX_EP)
//@}


void udd_enable(void)
{
    4d5c:	0f 93       	push	r16
    4d5e:	1f 93       	push	r17
    4d60:	cf 93       	push	r28
    4d62:	df 93       	push	r29
    4d64:	1f 92       	push	r1
    4d66:	1f 92       	push	r1
    4d68:	cd b7       	in	r28, 0x3d	; 61
    4d6a:	de b7       	in	r29, 0x3e	; 62
# if CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC == OSC_ID_USBSOF
	// RC oscillator calibration via USB Start Of Frame is not available
	// in low speed mode.
	// Thus, the calibration is disabled
	// when USB interface start in low speed mode
	DFLLRC32M.CTRL = 0;
    4d6c:	00 e6       	ldi	r16, 0x60	; 96
    4d6e:	10 e0       	ldi	r17, 0x00	; 0
    4d70:	f8 01       	movw	r30, r16
    4d72:	10 82       	st	Z, r1
	// The USB hardware need of 6MHz in low speed mode
	sysclk_enable_usb(6);
	udd_set_low_speed();
#else
	// The USB hardware need of 48MHz in full speed mode
	sysclk_enable_usb(48);
    4d74:	80 e3       	ldi	r24, 0x30	; 48
    4d76:	0e 94 65 2c 	call	0x58ca	; 0x58ca <sysclk_enable_usb>
	udd_set_full_speed();
    4d7a:	e0 ec       	ldi	r30, 0xC0	; 192
    4d7c:	f4 e0       	ldi	r31, 0x04	; 4
    4d7e:	80 81       	ld	r24, Z
    4d80:	80 64       	ori	r24, 0x40	; 64
    4d82:	80 83       	st	Z, r24
// The XMEGA_A1U does not support the RC calibration through Keepalive (Low speed).
#if (!defined USB_DEVICE_LOW_SPEED) || (!XMEGA_A1U)
# ifdef CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
#   if CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC == OSC_ID_USBSOF
	// The SOF calibration can be enabled
	DFLLRC32M.CTRL = DFLL_ENABLE_bm;
    4d84:	81 e0       	ldi	r24, 0x01	; 1
    4d86:	f8 01       	movw	r30, r16
    4d88:	80 83       	st	Z, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4d8a:	8f b7       	in	r24, 0x3f	; 63
    4d8c:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    4d8e:	f8 94       	cli
	return flags;
    4d90:	1a 81       	ldd	r17, Y+2	; 0x02

	flags = cpu_irq_save();

	// Reset endpoints table
	for (i = 0; i < ((USB_DEVICE_MAX_EP + 1) * 2); i++) {
		udd_sram.ep_ctrl[i].CTRL = 0;
    4d92:	e0 e0       	ldi	r30, 0x00	; 0
    4d94:	f6 e2       	ldi	r31, 0x26	; 38
    4d96:	11 8a       	std	Z+17, r1	; 0x11
    4d98:	11 8e       	std	Z+25, r1	; 0x19
    4d9a:	11 a2       	std	Z+33, r1	; 0x21
    4d9c:	11 a6       	std	Z+41, r1	; 0x29
    4d9e:	11 aa       	std	Z+49, r1	; 0x31
    4da0:	11 ae       	std	Z+57, r1	; 0x39
	}
#if (0!=USB_DEVICE_MAX_EP)
	// Reset internal variables
	for (i = 0; i < (USB_DEVICE_MAX_EP * 2); i++) {
		udd_ep_job[i].busy = false;
    4da2:	ef e8       	ldi	r30, 0x8F	; 143
    4da4:	f5 e2       	ldi	r31, 0x25	; 37
    4da6:	80 81       	ld	r24, Z
    4da8:	8e 7f       	andi	r24, 0xFE	; 254
    4daa:	80 83       	st	Z, r24
    4dac:	e8 e9       	ldi	r30, 0x98	; 152
    4dae:	f5 e2       	ldi	r31, 0x25	; 37
    4db0:	80 81       	ld	r24, Z
    4db2:	8e 7f       	andi	r24, 0xFE	; 254
    4db4:	80 83       	st	Z, r24
    4db6:	e1 ea       	ldi	r30, 0xA1	; 161
    4db8:	f5 e2       	ldi	r31, 0x25	; 37
    4dba:	80 81       	ld	r24, Z
    4dbc:	8e 7f       	andi	r24, 0xFE	; 254
    4dbe:	80 83       	st	Z, r24
    4dc0:	ea ea       	ldi	r30, 0xAA	; 170
    4dc2:	f5 e2       	ldi	r31, 0x25	; 37
    4dc4:	80 81       	ld	r24, Z
    4dc6:	8e 7f       	andi	r24, 0xFE	; 254
    4dc8:	80 83       	st	Z, r24
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    4dca:	6a e1       	ldi	r22, 0x1A	; 26
    4dcc:	70 e0       	ldi	r23, 0x00	; 0
    4dce:	82 e0       	ldi	r24, 0x02	; 2
    4dd0:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
#ifdef USB_PAD_USER_CAL0
	USB_CAL0 = USB_PAD_USER_CAL0;
#else
	cal = nvm_read_production_signature_row
			(nvm_get_production_signature_row_offset(USBCAL0));
	if (cal != 0xFF) {
    4dd4:	8f 3f       	cpi	r24, 0xFF	; 255
    4dd6:	19 f0       	breq	.+6      	; 0x4dde <udd_enable+0x82>
		USB_CAL0 = cal;
    4dd8:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    4ddc:	03 c0       	rjmp	.+6      	; 0x4de4 <udd_enable+0x88>
	} else {
		USB_CAL0 = 0x1F;
    4dde:	8f e1       	ldi	r24, 0x1F	; 31
    4de0:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    4de4:	6b e1       	ldi	r22, 0x1B	; 27
    4de6:	70 e0       	ldi	r23, 0x00	; 0
    4de8:	82 e0       	ldi	r24, 0x02	; 2
    4dea:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
#ifdef USB_PAD_USER_CAL1
	USB_CAL1 = USB_PAD_USER_CAL1;
#else
	cal = nvm_read_production_signature_row
			(nvm_get_production_signature_row_offset(USBCAL1));
	if (cal != 0xFF) {
    4dee:	8f 3f       	cpi	r24, 0xFF	; 255
    4df0:	19 f0       	breq	.+6      	; 0x4df8 <udd_enable+0x9c>
		USB_CAL1 = cal;
    4df2:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    4df6:	03 c0       	rjmp	.+6      	; 0x4dfe <udd_enable+0xa2>
	} else {
		USB_CAL1 = 0x1F;
    4df8:	8f e1       	ldi	r24, 0x1F	; 31
    4dfa:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
	}
#endif

	//** Enable USB hardware
	usb_pad_init();
	udd_set_nb_max_ep(USB_DEVICE_MAX_EP);
    4dfe:	e0 ec       	ldi	r30, 0xC0	; 192
    4e00:	f4 e0       	ldi	r31, 0x04	; 4
    4e02:	80 81       	ld	r24, Z
    4e04:	82 60       	ori	r24, 0x02	; 2
    4e06:	80 83       	st	Z, r24
	udd_enable_interface();
    4e08:	80 81       	ld	r24, Z
    4e0a:	80 68       	ori	r24, 0x80	; 128
    4e0c:	80 83       	st	Z, r24
	udd_enable_store_frame_number();
    4e0e:	80 81       	ld	r24, Z
    4e10:	80 61       	ori	r24, 0x10	; 16
    4e12:	80 83       	st	Z, r24
#if XMEGA_A1U
	Assert(((uint16_t)(&udd_sram) & 0x0F) == 0); /* check align on 16bit */
#else
	Assert(((uint16_t)(&udd_sram) & 0x01) == 0); /* check align on WORD */
#endif
	udd_set_ep_table_addr(udd_sram.ep_ctrl);
    4e14:	80 e1       	ldi	r24, 0x10	; 16
    4e16:	96 e2       	ldi	r25, 0x26	; 38
    4e18:	86 83       	std	Z+6, r24	; 0x06
    4e1a:	97 83       	std	Z+7, r25	; 0x07
	// Enable TC fifo management
	udd_enable_fifo();
    4e1c:	80 81       	ld	r24, Z
    4e1e:	80 62       	ori	r24, 0x20	; 32
    4e20:	80 83       	st	Z, r24
	udd_reset_fifo();
    4e22:	8f ef       	ldi	r24, 0xFF	; 255
    4e24:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	// Enable Interrupt USB Device
	udd_enable_interrupt(UDD_USB_INT_LEVEL);
    4e28:	e8 ec       	ldi	r30, 0xC8	; 200
    4e2a:	f4 e0       	ldi	r31, 0x04	; 4
    4e2c:	80 81       	ld	r24, Z
    4e2e:	81 60       	ori	r24, 0x01	; 1
    4e30:	80 83       	st	Z, r24

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
    4e32:	10 92 50 26 	sts	0x2650, r1	; 0x802650 <udd_b_idle>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    4e36:	80 91 66 26 	lds	r24, 0x2666	; 0x802666 <sleepmgr_locks+0x5>
    4e3a:	8f 3f       	cpi	r24, 0xFF	; 255
    4e3c:	09 f4       	brne	.+2      	; 0x4e40 <udd_enable+0xe4>
    4e3e:	ff cf       	rjmp	.-2      	; 0x4e3e <udd_enable+0xe2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4e40:	8f b7       	in	r24, 0x3f	; 63
    4e42:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4e44:	f8 94       	cli
	return flags;
    4e46:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    4e48:	e1 e6       	ldi	r30, 0x61	; 97
    4e4a:	f6 e2       	ldi	r31, 0x26	; 38
    4e4c:	85 81       	ldd	r24, Z+5	; 0x05
    4e4e:	8f 5f       	subi	r24, 0xFF	; 255
    4e50:	85 83       	std	Z+5, r24	; 0x05
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4e52:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_lock_mode(USBC_SLEEP_MODE_USB_SUSPEND);
#endif

#ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	udd_attach();
    4e54:	0e 94 80 26 	call	0x4d00	; 0x4d00 <udd_attach>
    4e58:	1f bf       	out	0x3f, r17	; 63
#endif
	cpu_irq_restore(flags);
}
    4e5a:	0f 90       	pop	r0
    4e5c:	0f 90       	pop	r0
    4e5e:	df 91       	pop	r29
    4e60:	cf 91       	pop	r28
    4e62:	1f 91       	pop	r17
    4e64:	0f 91       	pop	r16
    4e66:	08 95       	ret

00004e68 <udd_detach>:
}

void udd_detach(void)
{
	// Detach device from the bus
	udd_detach_device();
    4e68:	e1 ec       	ldi	r30, 0xC1	; 193
    4e6a:	f4 e0       	ldi	r31, 0x04	; 4
    4e6c:	80 81       	ld	r24, Z
    4e6e:	8e 7f       	andi	r24, 0xFE	; 254
    4e70:	80 83       	st	Z, r24
    4e72:	08 95       	ret

00004e74 <udd_is_high_speed>:
}

bool udd_is_high_speed(void)
{
	return false;
}
    4e74:	80 e0       	ldi	r24, 0x00	; 0
    4e76:	08 95       	ret

00004e78 <udd_set_address>:

void udd_set_address(uint8_t address)
{
	udd_set_device_address(address);
    4e78:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    4e7c:	08 95       	ret

00004e7e <udd_getaddress>:
}

uint8_t udd_getaddress(void)
{
	return udd_get_device_address();
    4e7e:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
}
    4e82:	08 95       	ret

00004e84 <udd_get_frame_number>:

uint16_t udd_get_frame_number(void)
{
	return udd_sram.frame_number;
    4e84:	80 91 40 26 	lds	r24, 0x2640	; 0x802640 <udd_sram+0x40>
    4e88:	90 91 41 26 	lds	r25, 0x2641	; 0x802641 <udd_sram+0x41>
}
    4e8c:	08 95       	ret

00004e8e <udd_get_micro_frame_number>:

uint16_t udd_get_micro_frame_number(void)
{
	return 0;
}
    4e8e:	80 e0       	ldi	r24, 0x00	; 0
    4e90:	90 e0       	ldi	r25, 0x00	; 0
    4e92:	08 95       	ret

00004e94 <udd_send_remotewakeup>:

void udd_send_remotewakeup(void)
{
#ifndef UDD_NO_SLEEP_MGR
	if (!udd_b_idle)
    4e94:	80 91 50 26 	lds	r24, 0x2650	; 0x802650 <udd_b_idle>
    4e98:	81 11       	cpse	r24, r1
    4e9a:	0b c0       	rjmp	.+22     	; 0x4eb2 <udd_send_remotewakeup+0x1e>
#endif
	{
		udd_sleep_mode(true); // Enter in IDLE mode
    4e9c:	81 e0       	ldi	r24, 0x01	; 1
    4e9e:	0e 94 43 23 	call	0x4686	; 0x4686 <udd_sleep_mode>
		udd_send_remote_wake_up();
    4ea2:	e1 ec       	ldi	r30, 0xC1	; 193
    4ea4:	f4 e0       	ldi	r31, 0x04	; 4
    4ea6:	80 81       	ld	r24, Z
    4ea8:	8b 7f       	andi	r24, 0xFB	; 251
    4eaa:	80 83       	st	Z, r24
    4eac:	80 81       	ld	r24, Z
    4eae:	84 60       	ori	r24, 0x04	; 4
    4eb0:	80 83       	st	Z, r24
    4eb2:	08 95       	ret

00004eb4 <udd_set_setup_payload>:
	}
}

void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
    4eb4:	e1 e5       	ldi	r30, 0x51	; 81
    4eb6:	f6 e2       	ldi	r31, 0x26	; 38
    4eb8:	80 87       	std	Z+8, r24	; 0x08
    4eba:	91 87       	std	Z+9, r25	; 0x09
	udd_g_ctrlreq.payload_size = payload_size;
    4ebc:	62 87       	std	Z+10, r22	; 0x0a
    4ebe:	73 87       	std	Z+11, r23	; 0x0b
    4ec0:	08 95       	ret

00004ec2 <udd_ep_alloc>:
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    4ec2:	28 2f       	mov	r18, r24
    4ec4:	2f 70       	andi	r18, 0x0F	; 15
    4ec6:	30 e0       	ldi	r19, 0x00	; 0
    4ec8:	22 0f       	add	r18, r18
    4eca:	33 1f       	adc	r19, r19
    4ecc:	08 2e       	mov	r0, r24
    4ece:	00 0c       	add	r0, r0
    4ed0:	99 0b       	sbc	r25, r25
    4ed2:	88 27       	eor	r24, r24
    4ed4:	99 0f       	add	r25, r25
    4ed6:	88 1f       	adc	r24, r24
    4ed8:	99 27       	eor	r25, r25
    4eda:	82 0f       	add	r24, r18
    4edc:	93 1f       	adc	r25, r19
{
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	if (udd_endpoint_is_enable(ep_ctrl)) {
    4ede:	fc 01       	movw	r30, r24
    4ee0:	ee 0f       	add	r30, r30
    4ee2:	ff 1f       	adc	r31, r31
    4ee4:	ee 0f       	add	r30, r30
    4ee6:	ff 1f       	adc	r31, r31
    4ee8:	ee 0f       	add	r30, r30
    4eea:	ff 1f       	adc	r31, r31
    4eec:	e0 50       	subi	r30, 0x00	; 0
    4eee:	fa 4d       	sbci	r31, 0xDA	; 218
    4ef0:	21 89       	ldd	r18, Z+17	; 0x11
    4ef2:	20 7c       	andi	r18, 0xC0	; 192
    4ef4:	09 f0       	breq	.+2      	; 0x4ef8 <udd_ep_alloc+0x36>
    4ef6:	72 c0       	rjmp	.+228    	; 0x4fdc <udd_ep_alloc+0x11a>
	USB_EP_BUFSIZE_t size;
	UDD_EP_t *ep_ctrl;

#if (0!=USB_DEVICE_MAX_EP)
	// Translate USB attribute to hardware defines
	switch (bmAttributes & USB_EP_TYPE_MASK) {
    4ef8:	63 70       	andi	r22, 0x03	; 3
    4efa:	61 30       	cpi	r22, 0x01	; 1
    4efc:	11 f0       	breq	.+4      	; 0x4f02 <udd_ep_alloc+0x40>
    4efe:	18 f4       	brcc	.+6      	; 0x4f06 <udd_ep_alloc+0x44>
    4f00:	04 c0       	rjmp	.+8      	; 0x4f0a <udd_ep_alloc+0x48>
	case USB_EP_TYPE_CONTROL:
		type = USB_EP_TYPE_CONTROL_gc;
		break;
	case USB_EP_TYPE_ISOCHRONOUS:
		type = USB_EP_TYPE_ISOCHRONOUS_gc;
    4f02:	60 ec       	ldi	r22, 0xC0	; 192
    4f04:	03 c0       	rjmp	.+6      	; 0x4f0c <udd_ep_alloc+0x4a>
		break;
	case USB_EP_TYPE_BULK:
	case USB_EP_TYPE_INTERRUPT: //interrupt behaves as bulk
		type = USB_EP_TYPE_BULK_gc;
    4f06:	60 e8       	ldi	r22, 0x80	; 128
    4f08:	01 c0       	rjmp	.+2      	; 0x4f0c <udd_ep_alloc+0x4a>

#if (0!=USB_DEVICE_MAX_EP)
	// Translate USB attribute to hardware defines
	switch (bmAttributes & USB_EP_TYPE_MASK) {
	case USB_EP_TYPE_CONTROL:
		type = USB_EP_TYPE_CONTROL_gc;
    4f0a:	60 e4       	ldi	r22, 0x40	; 64
#else
	type = USB_EP_TYPE_CONTROL_gc;
#endif

	// Translate USB endpoint size to hardware defines
	switch (MaxEndpointSize) {
    4f0c:	40 38       	cpi	r20, 0x80	; 128
    4f0e:	51 05       	cpc	r21, r1
    4f10:	e9 f0       	breq	.+58     	; 0x4f4c <udd_ep_alloc+0x8a>
    4f12:	50 f4       	brcc	.+20     	; 0x4f28 <udd_ep_alloc+0x66>
    4f14:	40 32       	cpi	r20, 0x20	; 32
    4f16:	51 05       	cpc	r21, r1
    4f18:	a9 f0       	breq	.+42     	; 0x4f44 <udd_ep_alloc+0x82>
    4f1a:	40 34       	cpi	r20, 0x40	; 64
    4f1c:	51 05       	cpc	r21, r1
    4f1e:	a1 f0       	breq	.+40     	; 0x4f48 <udd_ep_alloc+0x86>
    4f20:	40 31       	cpi	r20, 0x10	; 16
    4f22:	51 05       	cpc	r21, r1
    4f24:	d9 f4       	brne	.+54     	; 0x4f5c <udd_ep_alloc+0x9a>
    4f26:	0c c0       	rjmp	.+24     	; 0x4f40 <udd_ep_alloc+0x7e>
    4f28:	41 15       	cp	r20, r1
    4f2a:	22 e0       	ldi	r18, 0x02	; 2
    4f2c:	52 07       	cpc	r21, r18
    4f2e:	91 f0       	breq	.+36     	; 0x4f54 <udd_ep_alloc+0x92>
    4f30:	4f 3f       	cpi	r20, 0xFF	; 255
    4f32:	23 e0       	ldi	r18, 0x03	; 3
    4f34:	52 07       	cpc	r21, r18
    4f36:	81 f0       	breq	.+32     	; 0x4f58 <udd_ep_alloc+0x96>
    4f38:	41 15       	cp	r20, r1
    4f3a:	51 40       	sbci	r21, 0x01	; 1
    4f3c:	79 f4       	brne	.+30     	; 0x4f5c <udd_ep_alloc+0x9a>
    4f3e:	08 c0       	rjmp	.+16     	; 0x4f50 <udd_ep_alloc+0x8e>
		Assert(false); // Wrong value
	case 8:
		size = USB_EP_BUFSIZE_8_gc;
		break;
	case 16:
		size = USB_EP_BUFSIZE_16_gc;
    4f40:	21 e0       	ldi	r18, 0x01	; 1
    4f42:	0d c0       	rjmp	.+26     	; 0x4f5e <udd_ep_alloc+0x9c>
		break;
	case 32:
		size = USB_EP_BUFSIZE_32_gc;
    4f44:	22 e0       	ldi	r18, 0x02	; 2
    4f46:	0b c0       	rjmp	.+22     	; 0x4f5e <udd_ep_alloc+0x9c>
		break;
	case 64:
		size = USB_EP_BUFSIZE_64_gc;
    4f48:	23 e0       	ldi	r18, 0x03	; 3
    4f4a:	09 c0       	rjmp	.+18     	; 0x4f5e <udd_ep_alloc+0x9c>
		break;
#if (0!=USB_DEVICE_MAX_EP)
	case 128:
		size = USB_EP_BUFSIZE_128_gc;
    4f4c:	24 e0       	ldi	r18, 0x04	; 4
    4f4e:	07 c0       	rjmp	.+14     	; 0x4f5e <udd_ep_alloc+0x9c>
		break;
	case 256:
		size = USB_EP_BUFSIZE_256_gc;
    4f50:	25 e0       	ldi	r18, 0x05	; 5
    4f52:	05 c0       	rjmp	.+10     	; 0x4f5e <udd_ep_alloc+0x9c>
		break;
	case 512:
		size = USB_EP_BUFSIZE_512_gc;
    4f54:	26 e0       	ldi	r18, 0x06	; 6
    4f56:	03 c0       	rjmp	.+6      	; 0x4f5e <udd_ep_alloc+0x9c>
		break;
	case 1023:
		size =USB_EP_BUFSIZE_1023_gc;
    4f58:	27 e0       	ldi	r18, 0x07	; 7
    4f5a:	01 c0       	rjmp	.+2      	; 0x4f5e <udd_ep_alloc+0x9c>
	// Translate USB endpoint size to hardware defines
	switch (MaxEndpointSize) {
	default:
		Assert(false); // Wrong value
	case 8:
		size = USB_EP_BUFSIZE_8_gc;
    4f5c:	20 e0       	ldi	r18, 0x00	; 0
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    4f5e:	fc 01       	movw	r30, r24
    4f60:	ee 0f       	add	r30, r30
    4f62:	ff 1f       	adc	r31, r31
    4f64:	ee 0f       	add	r30, r30
    4f66:	ff 1f       	adc	r31, r31
    4f68:	ee 0f       	add	r30, r30
    4f6a:	ff 1f       	adc	r31, r31
    4f6c:	e0 50       	subi	r30, 0x00	; 0
    4f6e:	fa 4d       	sbci	r31, 0xDA	; 218
    4f70:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    4f72:	dc 01       	movw	r26, r24
    4f74:	aa 0f       	add	r26, r26
    4f76:	bb 1f       	adc	r27, r27
    4f78:	aa 0f       	add	r26, r26
    4f7a:	bb 1f       	adc	r27, r27
    4f7c:	aa 0f       	add	r26, r26
    4f7e:	bb 1f       	adc	r27, r27
    4f80:	a0 5f       	subi	r26, 0xF0	; 240
    4f82:	b9 4d       	sbci	r27, 0xD9	; 217
    4f84:	36 e0       	ldi	r19, 0x06	; 6
    4f86:	3c 93       	st	X, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    4f88:	26 2b       	or	r18, r22
    4f8a:	21 8b       	std	Z+17, r18	; 0x11
		return false; // Already allocated
	}
	udd_ep_init(ep, bmAttributes, MaxEndpointSize);

	// Do not use multipacket mode with isochronous 1023 bytes endpoint
	if (udd_endpoint_get_type(ep_ctrl)==USB_EP_TYPE_ISOCHRONOUS_gc
    4f8c:	fc 01       	movw	r30, r24
    4f8e:	ee 0f       	add	r30, r30
    4f90:	ff 1f       	adc	r31, r31
    4f92:	ee 0f       	add	r30, r30
    4f94:	ff 1f       	adc	r31, r31
    4f96:	ee 0f       	add	r30, r30
    4f98:	ff 1f       	adc	r31, r31
    4f9a:	e0 50       	subi	r30, 0x00	; 0
    4f9c:	fa 4d       	sbci	r31, 0xDA	; 218
    4f9e:	21 89       	ldd	r18, Z+17	; 0x11
    4fa0:	20 7c       	andi	r18, 0xC0	; 192
    4fa2:	20 3c       	cpi	r18, 0xC0	; 192
    4fa4:	69 f4       	brne	.+26     	; 0x4fc0 <udd_ep_alloc+0xfe>
			&& (udd_endpoint_get_size_field(ep_ctrl)
    4fa6:	fc 01       	movw	r30, r24
    4fa8:	ee 0f       	add	r30, r30
    4faa:	ff 1f       	adc	r31, r31
    4fac:	ee 0f       	add	r30, r30
    4fae:	ff 1f       	adc	r31, r31
    4fb0:	ee 0f       	add	r30, r30
    4fb2:	ff 1f       	adc	r31, r31
    4fb4:	e0 50       	subi	r30, 0x00	; 0
    4fb6:	fa 4d       	sbci	r31, 0xDA	; 218
    4fb8:	21 89       	ldd	r18, Z+17	; 0x11
    4fba:	27 70       	andi	r18, 0x07	; 7
    4fbc:	27 30       	cpi	r18, 0x07	; 7
    4fbe:	81 f0       	breq	.+32     	; 0x4fe0 <udd_ep_alloc+0x11e>
			==USB_EP_BUFSIZE_1023_gc)) {
		return true;
	}

	udd_endpoint_set_multipacket(ep_ctrl);
    4fc0:	88 0f       	add	r24, r24
    4fc2:	99 1f       	adc	r25, r25
    4fc4:	88 0f       	add	r24, r24
    4fc6:	99 1f       	adc	r25, r25
    4fc8:	88 0f       	add	r24, r24
    4fca:	99 1f       	adc	r25, r25
    4fcc:	fc 01       	movw	r30, r24
    4fce:	e0 50       	subi	r30, 0x00	; 0
    4fd0:	fa 4d       	sbci	r31, 0xDA	; 218
    4fd2:	81 89       	ldd	r24, Z+17	; 0x11
    4fd4:	80 62       	ori	r24, 0x20	; 32
    4fd6:	81 8b       	std	Z+17, r24	; 0x11
	return true;
    4fd8:	81 e0       	ldi	r24, 0x01	; 1
    4fda:	08 95       	ret
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	if (udd_endpoint_is_enable(ep_ctrl)) {
		return false; // Already allocated
    4fdc:	80 e0       	ldi	r24, 0x00	; 0
    4fde:	08 95       	ret

	// Do not use multipacket mode with isochronous 1023 bytes endpoint
	if (udd_endpoint_get_type(ep_ctrl)==USB_EP_TYPE_ISOCHRONOUS_gc
			&& (udd_endpoint_get_size_field(ep_ctrl)
			==USB_EP_BUFSIZE_1023_gc)) {
		return true;
    4fe0:	81 e0       	ldi	r24, 0x01	; 1
	}

	udd_endpoint_set_multipacket(ep_ctrl);
	return true;
}
    4fe2:	08 95       	ret

00004fe4 <udd_ep_is_halted>:
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    4fe4:	e8 2f       	mov	r30, r24
    4fe6:	ef 70       	andi	r30, 0x0F	; 15
    4fe8:	f0 e0       	ldi	r31, 0x00	; 0
    4fea:	ee 0f       	add	r30, r30
    4fec:	ff 1f       	adc	r31, r31
    4fee:	08 2e       	mov	r0, r24
    4ff0:	00 0c       	add	r0, r0
    4ff2:	99 0b       	sbc	r25, r25
    4ff4:	88 27       	eor	r24, r24
    4ff6:	99 0f       	add	r25, r25
    4ff8:	88 1f       	adc	r24, r24
    4ffa:	99 27       	eor	r25, r25
    4ffc:	e8 0f       	add	r30, r24
    4ffe:	f9 1f       	adc	r31, r25
{
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	return (udd_endpoint_is_stall(ep_ctrl));
    5000:	ee 0f       	add	r30, r30
    5002:	ff 1f       	adc	r31, r31
    5004:	ee 0f       	add	r30, r30
    5006:	ff 1f       	adc	r31, r31
    5008:	ee 0f       	add	r30, r30
    500a:	ff 1f       	adc	r31, r31
    500c:	e0 50       	subi	r30, 0x00	; 0
    500e:	fa 4d       	sbci	r31, 0xDA	; 218
    5010:	81 89       	ldd	r24, Z+17	; 0x11
}
    5012:	82 fb       	bst	r24, 2
    5014:	88 27       	eor	r24, r24
    5016:	80 f9       	bld	r24, 0
    5018:	08 95       	ret

0000501a <udd_ep_clear_halt>:
	udd_ep_abort(ep);
	return true;
}

bool udd_ep_clear_halt(udd_ep_id_t ep)
{
    501a:	0f 93       	push	r16
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    501c:	28 2f       	mov	r18, r24
    501e:	2f 70       	andi	r18, 0x0F	; 15
    5020:	30 e0       	ldi	r19, 0x00	; 0
    5022:	a9 01       	movw	r20, r18
    5024:	44 0f       	add	r20, r20
    5026:	55 1f       	adc	r21, r21
    5028:	28 2f       	mov	r18, r24
    502a:	08 2e       	mov	r0, r24
    502c:	00 0c       	add	r0, r0
    502e:	33 0b       	sbc	r19, r19
    5030:	22 27       	eor	r18, r18
    5032:	33 0f       	add	r19, r19
    5034:	22 1f       	adc	r18, r18
    5036:	33 27       	eor	r19, r19
    5038:	24 0f       	add	r18, r20
    503a:	35 1f       	adc	r19, r21
	udd_ep_job_t *ptr_job;
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_clear_dtgl(ep_ctrl);
    503c:	f9 01       	movw	r30, r18
    503e:	ee 0f       	add	r30, r30
    5040:	ff 1f       	adc	r31, r31
    5042:	ee 0f       	add	r30, r30
    5044:	ff 1f       	adc	r31, r31
    5046:	ee 0f       	add	r30, r30
    5048:	ff 1f       	adc	r31, r31
    504a:	e0 5f       	subi	r30, 0xF0	; 240
    504c:	f9 4d       	sbci	r31, 0xD9	; 217
    504e:	01 e0       	ldi	r16, 0x01	; 1
    5050:	06 93       	lac	Z, r16
	if (!udd_endpoint_is_stall(ep_ctrl)) {
    5052:	f9 01       	movw	r30, r18
    5054:	ee 0f       	add	r30, r30
    5056:	ff 1f       	adc	r31, r31
    5058:	ee 0f       	add	r30, r30
    505a:	ff 1f       	adc	r31, r31
    505c:	ee 0f       	add	r30, r30
    505e:	ff 1f       	adc	r31, r31
    5060:	e0 50       	subi	r30, 0x00	; 0
    5062:	fa 4d       	sbci	r31, 0xDA	; 218
    5064:	91 89       	ldd	r25, Z+17	; 0x11
    5066:	92 ff       	sbrs	r25, 2
    5068:	18 c0       	rjmp	.+48     	; 0x509a <udd_ep_clear_halt+0x80>
		return true; // No stall on going
	}
	udd_endpoint_disable_stall(ep_ctrl);
    506a:	22 0f       	add	r18, r18
    506c:	33 1f       	adc	r19, r19
    506e:	22 0f       	add	r18, r18
    5070:	33 1f       	adc	r19, r19
    5072:	22 0f       	add	r18, r18
    5074:	33 1f       	adc	r19, r19
    5076:	f9 01       	movw	r30, r18
    5078:	e0 50       	subi	r30, 0x00	; 0
    507a:	fa 4d       	sbci	r31, 0xDA	; 218
    507c:	91 89       	ldd	r25, Z+17	; 0x11
    507e:	9b 7f       	andi	r25, 0xFB	; 251
    5080:	91 8b       	std	Z+17, r25	; 0x11

	// If a job is register on clear halt action
	// then execute callback
	ptr_job = udd_ep_get_job(ep);
    5082:	0e 94 5b 24 	call	0x48b6	; 0x48b6 <udd_ep_get_job>
    5086:	fc 01       	movw	r30, r24
	if (ptr_job->busy == true) {
    5088:	80 81       	ld	r24, Z
    508a:	80 ff       	sbrs	r24, 0
    508c:	06 c0       	rjmp	.+12     	; 0x509a <udd_ep_clear_halt+0x80>
		ptr_job->busy = false;
    508e:	8e 7f       	andi	r24, 0xFE	; 254
    5090:	80 83       	st	Z, r24
		ptr_job->call_nohalt();
    5092:	07 80       	ldd	r0, Z+7	; 0x07
    5094:	f0 85       	ldd	r31, Z+8	; 0x08
    5096:	e0 2d       	mov	r30, r0
    5098:	19 95       	eicall
	}
	return true;
}
    509a:	81 e0       	ldi	r24, 0x01	; 1
    509c:	0f 91       	pop	r16
    509e:	08 95       	ret

000050a0 <udd_ep_run>:

bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket, uint8_t * buf,
		iram_size_t buf_size, udd_callback_trans_t callback)
{
    50a0:	6f 92       	push	r6
    50a2:	7f 92       	push	r7
    50a4:	8f 92       	push	r8
    50a6:	9f 92       	push	r9
    50a8:	af 92       	push	r10
    50aa:	bf 92       	push	r11
    50ac:	cf 92       	push	r12
    50ae:	df 92       	push	r13
    50b0:	ef 92       	push	r14
    50b2:	ff 92       	push	r15
    50b4:	0f 93       	push	r16
    50b6:	1f 93       	push	r17
    50b8:	cf 93       	push	r28
    50ba:	df 93       	push	r29
    50bc:	1f 92       	push	r1
    50be:	cd b7       	in	r28, 0x3d	; 61
    50c0:	de b7       	in	r29, 0x3e	; 62
    50c2:	78 2e       	mov	r7, r24
    50c4:	66 2e       	mov	r6, r22
    50c6:	4a 01       	movw	r8, r20
    50c8:	59 01       	movw	r10, r18
	UDD_EP_t *ep_ctrl;

	Assert(udd_ep_is_valid(ep));

	// Get control & job about this endpoint
	ptr_job = udd_ep_get_job(ep);
    50ca:	0e 94 5b 24 	call	0x48b6	; 0x48b6 <udd_ep_get_job>
    50ce:	6c 01       	movw	r12, r24
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    50d0:	27 2d       	mov	r18, r7
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    50d2:	87 2d       	mov	r24, r7
    50d4:	8f 70       	andi	r24, 0x0F	; 15
    50d6:	e8 2e       	mov	r14, r24
    50d8:	f1 2c       	mov	r15, r1
    50da:	c7 01       	movw	r24, r14
    50dc:	88 0f       	add	r24, r24
    50de:	99 1f       	adc	r25, r25
    50e0:	e7 2c       	mov	r14, r7
    50e2:	07 2c       	mov	r0, r7
    50e4:	00 0c       	add	r0, r0
    50e6:	ff 08       	sbc	r15, r15
    50e8:	ee 24       	eor	r14, r14
    50ea:	ff 0c       	add	r15, r15
    50ec:	ee 1c       	adc	r14, r14
    50ee:	ff 24       	eor	r15, r15
    50f0:	e8 0e       	add	r14, r24
    50f2:	f9 1e       	adc	r15, r25

	// Get control & job about this endpoint
	ptr_job = udd_ep_get_job(ep);
	ep_ctrl = udd_ep_get_ctrl(ep);

	if (!udd_endpoint_is_enable(ep_ctrl)) {
    50f4:	f7 01       	movw	r30, r14
    50f6:	ee 0f       	add	r30, r30
    50f8:	ff 1f       	adc	r31, r31
    50fa:	ee 0f       	add	r30, r30
    50fc:	ff 1f       	adc	r31, r31
    50fe:	ee 0f       	add	r30, r30
    5100:	ff 1f       	adc	r31, r31
    5102:	e0 50       	subi	r30, 0x00	; 0
    5104:	fa 4d       	sbci	r31, 0xDA	; 218
    5106:	81 89       	ldd	r24, Z+17	; 0x11
    5108:	80 7c       	andi	r24, 0xC0	; 192
    510a:	09 f4       	brne	.+2      	; 0x510e <udd_ep_run+0x6e>
    510c:	84 c0       	rjmp	.+264    	; 0x5216 <udd_ep_run+0x176>
		return false; // Endpoint not allocated
	}
	if (udd_endpoint_get_type(ep_ctrl)!=USB_EP_TYPE_ISOCHRONOUS_gc
    510e:	f7 01       	movw	r30, r14
    5110:	ee 0f       	add	r30, r30
    5112:	ff 1f       	adc	r31, r31
    5114:	ee 0f       	add	r30, r30
    5116:	ff 1f       	adc	r31, r31
    5118:	ee 0f       	add	r30, r30
    511a:	ff 1f       	adc	r31, r31
    511c:	e0 50       	subi	r30, 0x00	; 0
    511e:	fa 4d       	sbci	r31, 0xDA	; 218
    5120:	81 89       	ldd	r24, Z+17	; 0x11
    5122:	80 7c       	andi	r24, 0xC0	; 192
    5124:	80 3c       	cpi	r24, 0xC0	; 192
    5126:	61 f0       	breq	.+24     	; 0x5140 <udd_ep_run+0xa0>
		&& udd_endpoint_is_stall(ep_ctrl)) {
    5128:	f7 01       	movw	r30, r14
    512a:	ee 0f       	add	r30, r30
    512c:	ff 1f       	adc	r31, r31
    512e:	ee 0f       	add	r30, r30
    5130:	ff 1f       	adc	r31, r31
    5132:	ee 0f       	add	r30, r30
    5134:	ff 1f       	adc	r31, r31
    5136:	e0 50       	subi	r30, 0x00	; 0
    5138:	fa 4d       	sbci	r31, 0xDA	; 218
    513a:	81 89       	ldd	r24, Z+17	; 0x11
    513c:	82 fd       	sbrc	r24, 2
    513e:	6d c0       	rjmp	.+218    	; 0x521a <udd_ep_run+0x17a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5140:	8f b7       	in	r24, 0x3f	; 63
    5142:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5144:	f8 94       	cli
	return flags;
    5146:	89 81       	ldd	r24, Y+1	; 0x01
		return false; // Endpoint is halted
	}
	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
    5148:	f6 01       	movw	r30, r12
    514a:	90 81       	ld	r25, Z
    514c:	90 ff       	sbrs	r25, 0
    514e:	03 c0       	rjmp	.+6      	; 0x5156 <udd_ep_run+0xb6>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5150:	8f bf       	out	0x3f, r24	; 63
		cpu_irq_restore(flags);
		return false; // Job already on going
    5152:	80 e0       	ldi	r24, 0x00	; 0
    5154:	63 c0       	rjmp	.+198    	; 0x521c <udd_ep_run+0x17c>
	}
	ptr_job->busy = true;
    5156:	f6 01       	movw	r30, r12
    5158:	90 81       	ld	r25, Z
    515a:	91 60       	ori	r25, 0x01	; 1
    515c:	90 83       	st	Z, r25
    515e:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);


	// Update Job information
	ptr_job->buf = buf;
    5160:	81 82       	std	Z+1, r8	; 0x01
    5162:	92 82       	std	Z+2, r9	; 0x02
	ptr_job->buf_size = buf_size;
    5164:	a3 82       	std	Z+3, r10	; 0x03
    5166:	b4 82       	std	Z+4, r11	; 0x04
	ptr_job->nb_trans = 0;
    5168:	15 82       	std	Z+5, r1	; 0x05
    516a:	16 82       	std	Z+6, r1	; 0x06
	ptr_job->call_trans = callback;
    516c:	07 83       	std	Z+7, r16	; 0x07
    516e:	10 87       	std	Z+8, r17	; 0x08
	// Need to enable shortpacket to send a ZLP (buf_size==0)
	ptr_job->b_shortpacket = b_shortpacket || (buf_size==0);
    5170:	61 10       	cpse	r6, r1
    5172:	06 c0       	rjmp	.+12     	; 0x5180 <udd_ep_run+0xe0>
    5174:	91 e0       	ldi	r25, 0x01	; 1
    5176:	a1 14       	cp	r10, r1
    5178:	b1 04       	cpc	r11, r1
    517a:	19 f0       	breq	.+6      	; 0x5182 <udd_ep_run+0xe2>
    517c:	90 e0       	ldi	r25, 0x00	; 0
    517e:	01 c0       	rjmp	.+2      	; 0x5182 <udd_ep_run+0xe2>
    5180:	91 e0       	ldi	r25, 0x01	; 1
    5182:	f6 01       	movw	r30, r12
    5184:	80 81       	ld	r24, Z
    5186:	90 fb       	bst	r25, 0
    5188:	81 f9       	bld	r24, 1
	ptr_job->b_use_out_cache_buffer = false;
    518a:	8b 7f       	andi	r24, 0xFB	; 251
    518c:	80 83       	st	Z, r24

	// Initialize value to simulate a empty transfer
	if (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN)) {
    518e:	22 23       	and	r18, r18
    5190:	64 f4       	brge	.+24     	; 0x51aa <udd_ep_run+0x10a>
		udd_endpoint_in_reset_nb_sent(ep_ctrl);
    5192:	f7 01       	movw	r30, r14
    5194:	ee 0f       	add	r30, r30
    5196:	ff 1f       	adc	r31, r31
    5198:	ee 0f       	add	r30, r30
    519a:	ff 1f       	adc	r31, r31
    519c:	ee 0f       	add	r30, r30
    519e:	ff 1f       	adc	r31, r31
    51a0:	e0 50       	subi	r30, 0x00	; 0
    51a2:	fa 4d       	sbci	r31, 0xDA	; 218
    51a4:	16 8a       	std	Z+22, r1	; 0x16
    51a6:	17 8a       	std	Z+23, r1	; 0x17
    51a8:	31 c0       	rjmp	.+98     	; 0x520c <udd_ep_run+0x16c>
	}
	else
	{
		if ((USB_EP_TYPE_ISOCHRONOUS_gc == udd_endpoint_get_type(ep_ctrl))
    51aa:	f7 01       	movw	r30, r14
    51ac:	ee 0f       	add	r30, r30
    51ae:	ff 1f       	adc	r31, r31
    51b0:	ee 0f       	add	r30, r30
    51b2:	ff 1f       	adc	r31, r31
    51b4:	ee 0f       	add	r30, r30
    51b6:	ff 1f       	adc	r31, r31
    51b8:	e0 50       	subi	r30, 0x00	; 0
    51ba:	fa 4d       	sbci	r31, 0xDA	; 218
    51bc:	81 89       	ldd	r24, Z+17	; 0x11
    51be:	80 7c       	andi	r24, 0xC0	; 192
    51c0:	80 3c       	cpi	r24, 0xC0	; 192
    51c2:	b9 f4       	brne	.+46     	; 0x51f2 <udd_ep_run+0x152>
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    51c4:	c7 01       	movw	r24, r14
    51c6:	88 0f       	add	r24, r24
    51c8:	99 1f       	adc	r25, r25
    51ca:	88 0f       	add	r24, r24
    51cc:	99 1f       	adc	r25, r25
    51ce:	88 0f       	add	r24, r24
    51d0:	99 1f       	adc	r25, r25
		udd_endpoint_in_reset_nb_sent(ep_ctrl);
	}
	else
	{
		if ((USB_EP_TYPE_ISOCHRONOUS_gc == udd_endpoint_get_type(ep_ctrl))
		&& (0 != (buf_size % udd_ep_get_size(ep_ctrl)))) {
    51d2:	80 5f       	subi	r24, 0xF0	; 240
    51d4:	99 4d       	sbci	r25, 0xD9	; 217
    51d6:	0e 94 32 24 	call	0x4864	; 0x4864 <udd_ep_get_size>
    51da:	bc 01       	movw	r22, r24
    51dc:	c5 01       	movw	r24, r10
    51de:	0e 94 92 30 	call	0x6124	; 0x6124 <__udivmodhi4>
    51e2:	89 2b       	or	r24, r25
    51e4:	31 f0       	breq	.+12     	; 0x51f2 <udd_ep_run+0x152>
			// The user must use a buffer size modulo endpoint size
			ptr_job->busy = false;
    51e6:	f6 01       	movw	r30, r12
    51e8:	80 81       	ld	r24, Z
    51ea:	8e 7f       	andi	r24, 0xFE	; 254
    51ec:	80 83       	st	Z, r24
			return false;
    51ee:	80 e0       	ldi	r24, 0x00	; 0
    51f0:	15 c0       	rjmp	.+42     	; 0x521c <udd_ep_run+0x17c>
		}
		udd_endpoint_out_reset_nb_received(ep_ctrl);
    51f2:	f7 01       	movw	r30, r14
    51f4:	ee 0f       	add	r30, r30
    51f6:	ff 1f       	adc	r31, r31
    51f8:	ee 0f       	add	r30, r30
    51fa:	ff 1f       	adc	r31, r31
    51fc:	ee 0f       	add	r30, r30
    51fe:	ff 1f       	adc	r31, r31
    5200:	e0 50       	subi	r30, 0x00	; 0
    5202:	fa 4d       	sbci	r31, 0xDA	; 218
    5204:	12 8a       	std	Z+18, r1	; 0x12
    5206:	13 8a       	std	Z+19, r1	; 0x13
		udd_endpoint_out_set_nbbyte(ep_ctrl, 0);
    5208:	16 8a       	std	Z+22, r1	; 0x16
    520a:	17 8a       	std	Z+23, r1	; 0x17
	}
	// Request next transfer
	udd_ep_trans_complet(ep);
    520c:	87 2d       	mov	r24, r7
    520e:	0e 94 ed 24 	call	0x49da	; 0x49da <udd_ep_trans_complet>
	return true;
    5212:	81 e0       	ldi	r24, 0x01	; 1
    5214:	03 c0       	rjmp	.+6      	; 0x521c <udd_ep_run+0x17c>
	// Get control & job about this endpoint
	ptr_job = udd_ep_get_job(ep);
	ep_ctrl = udd_ep_get_ctrl(ep);

	if (!udd_endpoint_is_enable(ep_ctrl)) {
		return false; // Endpoint not allocated
    5216:	80 e0       	ldi	r24, 0x00	; 0
    5218:	01 c0       	rjmp	.+2      	; 0x521c <udd_ep_run+0x17c>
	}
	if (udd_endpoint_get_type(ep_ctrl)!=USB_EP_TYPE_ISOCHRONOUS_gc
		&& udd_endpoint_is_stall(ep_ctrl)) {
		return false; // Endpoint is halted
    521a:	80 e0       	ldi	r24, 0x00	; 0
		udd_endpoint_out_set_nbbyte(ep_ctrl, 0);
	}
	// Request next transfer
	udd_ep_trans_complet(ep);
	return true;
}
    521c:	0f 90       	pop	r0
    521e:	df 91       	pop	r29
    5220:	cf 91       	pop	r28
    5222:	1f 91       	pop	r17
    5224:	0f 91       	pop	r16
    5226:	ff 90       	pop	r15
    5228:	ef 90       	pop	r14
    522a:	df 90       	pop	r13
    522c:	cf 90       	pop	r12
    522e:	bf 90       	pop	r11
    5230:	af 90       	pop	r10
    5232:	9f 90       	pop	r9
    5234:	8f 90       	pop	r8
    5236:	7f 90       	pop	r7
    5238:	6f 90       	pop	r6
    523a:	08 95       	ret

0000523c <udd_ep_abort>:

void udd_ep_abort(udd_ep_id_t ep)
{
    523c:	ff 92       	push	r15
    523e:	0f 93       	push	r16
    5240:	1f 93       	push	r17
    5242:	cf 93       	push	r28
    5244:	df 93       	push	r29
    5246:	18 2f       	mov	r17, r24
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    5248:	c8 2f       	mov	r28, r24
    524a:	cf 70       	andi	r28, 0x0F	; 15
    524c:	d0 e0       	ldi	r29, 0x00	; 0
    524e:	ce 01       	movw	r24, r28
    5250:	88 0f       	add	r24, r24
    5252:	99 1f       	adc	r25, r25
    5254:	c1 2f       	mov	r28, r17
    5256:	01 2e       	mov	r0, r17
    5258:	00 0c       	add	r0, r0
    525a:	dd 0b       	sbc	r29, r29
    525c:	cc 27       	eor	r28, r28
    525e:	dd 0f       	add	r29, r29
    5260:	cc 1f       	adc	r28, r28
    5262:	dd 27       	eor	r29, r29
    5264:	c8 0f       	add	r28, r24
    5266:	d9 1f       	adc	r29, r25
	UDD_EP_t *ep_ctrl;
	udd_ep_job_t *ptr_job;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	ptr_job = udd_ep_get_job(ep);
    5268:	81 2f       	mov	r24, r17
    526a:	0e 94 5b 24 	call	0x48b6	; 0x48b6 <udd_ep_get_job>
    526e:	dc 01       	movw	r26, r24

	// Stop transfer
	udd_endpoint_set_NACK0(ep_ctrl);
    5270:	fe 01       	movw	r30, r28
    5272:	ee 0f       	add	r30, r30
    5274:	ff 1f       	adc	r31, r31
    5276:	ee 0f       	add	r30, r30
    5278:	ff 1f       	adc	r31, r31
    527a:	ee 0f       	add	r30, r30
    527c:	ff 1f       	adc	r31, r31
    527e:	e0 5f       	subi	r30, 0xF0	; 240
    5280:	f9 4d       	sbci	r31, 0xD9	; 217
    5282:	02 e0       	ldi	r16, 0x02	; 2
    5284:	05 93       	las	Z, r16
	if (ptr_job->busy == false) {
    5286:	8c 91       	ld	r24, X
    5288:	80 ff       	sbrs	r24, 0
    528a:	22 c0       	rjmp	.+68     	; 0x52d0 <udd_ep_abort+0x94>
		return; // No job on going
	}
	ptr_job->busy = false;
    528c:	8e 7f       	andi	r24, 0xFE	; 254
    528e:	8c 93       	st	X, r24
	if (NULL != ptr_job->call_trans) {
    5290:	17 96       	adiw	r26, 0x07	; 7
    5292:	ed 91       	ld	r30, X+
    5294:	fc 91       	ld	r31, X
    5296:	18 97       	sbiw	r26, 0x08	; 8
    5298:	30 97       	sbiw	r30, 0x00	; 0
    529a:	d1 f0       	breq	.+52     	; 0x52d0 <udd_ep_abort+0x94>
		ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
    529c:	11 23       	and	r17, r17
    529e:	5c f4       	brge	.+22     	; 0x52b6 <udd_ep_abort+0x7a>
    52a0:	cc 0f       	add	r28, r28
    52a2:	dd 1f       	adc	r29, r29
    52a4:	cc 0f       	add	r28, r28
    52a6:	dd 1f       	adc	r29, r29
    52a8:	cc 0f       	add	r28, r28
    52aa:	dd 1f       	adc	r29, r29
    52ac:	c0 50       	subi	r28, 0x00	; 0
    52ae:	da 4d       	sbci	r29, 0xDA	; 218
    52b0:	6e 89       	ldd	r22, Y+22	; 0x16
    52b2:	7f 89       	ldd	r23, Y+23	; 0x17
    52b4:	0a c0       	rjmp	.+20     	; 0x52ca <udd_ep_abort+0x8e>
    52b6:	cc 0f       	add	r28, r28
    52b8:	dd 1f       	adc	r29, r29
    52ba:	cc 0f       	add	r28, r28
    52bc:	dd 1f       	adc	r29, r29
    52be:	cc 0f       	add	r28, r28
    52c0:	dd 1f       	adc	r29, r29
    52c2:	c0 50       	subi	r28, 0x00	; 0
    52c4:	da 4d       	sbci	r29, 0xDA	; 218
    52c6:	6a 89       	ldd	r22, Y+18	; 0x12
    52c8:	7b 89       	ldd	r23, Y+19	; 0x13
    52ca:	41 2f       	mov	r20, r17
    52cc:	81 e0       	ldi	r24, 0x01	; 1
    52ce:	19 95       	eicall
				(ep & USB_EP_DIR_IN) ?
				udd_endpoint_in_nb_sent(ep_ctrl)
				: udd_endpoint_out_nb_receiv(ep_ctrl),
				ep);
	}
}
    52d0:	df 91       	pop	r29
    52d2:	cf 91       	pop	r28
    52d4:	1f 91       	pop	r17
    52d6:	0f 91       	pop	r16
    52d8:	ff 90       	pop	r15
    52da:	08 95       	ret

000052dc <udd_ep_free>:
	udd_endpoint_set_multipacket(ep_ctrl);
	return true;
}

void udd_ep_free(udd_ep_id_t ep)
{
    52dc:	cf 93       	push	r28
    52de:	c8 2f       	mov	r28, r24
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	udd_ep_abort(ep);
    52e0:	0e 94 1e 29 	call	0x523c	; 0x523c <udd_ep_abort>
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    52e4:	ec 2f       	mov	r30, r28
    52e6:	ef 70       	andi	r30, 0x0F	; 15
    52e8:	f0 e0       	ldi	r31, 0x00	; 0
    52ea:	ee 0f       	add	r30, r30
    52ec:	ff 1f       	adc	r31, r31
    52ee:	8c 2f       	mov	r24, r28
    52f0:	cc 0f       	add	r28, r28
    52f2:	99 0b       	sbc	r25, r25
    52f4:	88 27       	eor	r24, r24
    52f6:	99 0f       	add	r25, r25
    52f8:	88 1f       	adc	r24, r24
    52fa:	99 27       	eor	r25, r25
    52fc:	e8 0f       	add	r30, r24
    52fe:	f9 1f       	adc	r31, r25
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	udd_ep_abort(ep);
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    5300:	ee 0f       	add	r30, r30
    5302:	ff 1f       	adc	r31, r31
    5304:	ee 0f       	add	r30, r30
    5306:	ff 1f       	adc	r31, r31
    5308:	ee 0f       	add	r30, r30
    530a:	ff 1f       	adc	r31, r31
    530c:	e0 50       	subi	r30, 0x00	; 0
    530e:	fa 4d       	sbci	r31, 0xDA	; 218
    5310:	11 8a       	std	Z+17, r1	; 0x11
}
    5312:	cf 91       	pop	r28
    5314:	08 95       	ret

00005316 <udd_ep_set_halt>:
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    5316:	e8 2f       	mov	r30, r24
    5318:	ef 70       	andi	r30, 0x0F	; 15
    531a:	f0 e0       	ldi	r31, 0x00	; 0
    531c:	ee 0f       	add	r30, r30
    531e:	ff 1f       	adc	r31, r31
    5320:	28 2f       	mov	r18, r24
    5322:	08 2e       	mov	r0, r24
    5324:	00 0c       	add	r0, r0
    5326:	33 0b       	sbc	r19, r19
    5328:	22 27       	eor	r18, r18
    532a:	33 0f       	add	r19, r19
    532c:	22 1f       	adc	r18, r18
    532e:	33 27       	eor	r19, r19
    5330:	e2 0f       	add	r30, r18
    5332:	f3 1f       	adc	r31, r19
{
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_enable_stall(ep_ctrl);
    5334:	ee 0f       	add	r30, r30
    5336:	ff 1f       	adc	r31, r31
    5338:	ee 0f       	add	r30, r30
    533a:	ff 1f       	adc	r31, r31
    533c:	ee 0f       	add	r30, r30
    533e:	ff 1f       	adc	r31, r31
    5340:	e0 50       	subi	r30, 0x00	; 0
    5342:	fa 4d       	sbci	r31, 0xDA	; 218
    5344:	91 89       	ldd	r25, Z+17	; 0x11
    5346:	94 60       	ori	r25, 0x04	; 4
    5348:	91 8b       	std	Z+17, r25	; 0x11

	udd_ep_abort(ep);
    534a:	0e 94 1e 29 	call	0x523c	; 0x523c <udd_ep_abort>
	return true;
}
    534e:	81 e0       	ldi	r24, 0x01	; 1
    5350:	08 95       	ret

00005352 <udd_ep_wait_stall_clear>:
	}
}

bool udd_ep_wait_stall_clear(udd_ep_id_t ep,
		udd_callback_halt_cleared_t callback)
{
    5352:	0f 93       	push	r16
    5354:	1f 93       	push	r17
    5356:	cf 93       	push	r28
    5358:	df 93       	push	r29
    535a:	8b 01       	movw	r16, r22
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    535c:	c8 2f       	mov	r28, r24
    535e:	cf 70       	andi	r28, 0x0F	; 15
    5360:	d0 e0       	ldi	r29, 0x00	; 0
    5362:	cc 0f       	add	r28, r28
    5364:	dd 1f       	adc	r29, r29
    5366:	28 2f       	mov	r18, r24
    5368:	08 2e       	mov	r0, r24
    536a:	00 0c       	add	r0, r0
    536c:	33 0b       	sbc	r19, r19
    536e:	22 27       	eor	r18, r18
    5370:	33 0f       	add	r19, r19
    5372:	22 1f       	adc	r18, r18
    5374:	33 27       	eor	r19, r19
    5376:	c2 0f       	add	r28, r18
    5378:	d3 1f       	adc	r29, r19
	udd_ep_job_t *ptr_job;
	UDD_EP_t *ep_ctrl;
	Assert(udd_ep_is_valid(ep));

	ep_ctrl = udd_ep_get_ctrl(ep);
	ptr_job = udd_ep_get_job(ep);
    537a:	0e 94 5b 24 	call	0x48b6	; 0x48b6 <udd_ep_get_job>

	if (udd_endpoint_is_stall(ep_ctrl)) {
    537e:	cc 0f       	add	r28, r28
    5380:	dd 1f       	adc	r29, r29
    5382:	cc 0f       	add	r28, r28
    5384:	dd 1f       	adc	r29, r29
    5386:	cc 0f       	add	r28, r28
    5388:	dd 1f       	adc	r29, r29
    538a:	c0 50       	subi	r28, 0x00	; 0
    538c:	da 4d       	sbci	r29, 0xDA	; 218
    538e:	29 89       	ldd	r18, Y+17	; 0x11
    5390:	22 ff       	sbrs	r18, 2
    5392:	0a c0       	rjmp	.+20     	; 0x53a8 <udd_ep_wait_stall_clear+0x56>
		// Wait clear halt endpoint
		if (ptr_job->busy == true) {
    5394:	fc 01       	movw	r30, r24
    5396:	20 81       	ld	r18, Z
    5398:	20 fd       	sbrc	r18, 0
    539a:	0a c0       	rjmp	.+20     	; 0x53b0 <udd_ep_wait_stall_clear+0x5e>
			return false; // Job already on going
		}
		ptr_job->busy = true;
    539c:	21 60       	ori	r18, 0x01	; 1
    539e:	20 83       	st	Z, r18
		ptr_job->call_nohalt = callback;
    53a0:	07 83       	std	Z+7, r16	; 0x07
    53a2:	10 87       	std	Z+8, r17	; 0x08
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
    53a4:	81 e0       	ldi	r24, 0x01	; 1
    53a6:	05 c0       	rjmp	.+10     	; 0x53b2 <udd_ep_wait_stall_clear+0x60>
		}
		ptr_job->busy = true;
		ptr_job->call_nohalt = callback;
	} else {
		// endpoint not halted then call directly callback
		callback();
    53a8:	f8 01       	movw	r30, r16
    53aa:	19 95       	eicall
	}
	return true;
    53ac:	81 e0       	ldi	r24, 0x01	; 1
    53ae:	01 c0       	rjmp	.+2      	; 0x53b2 <udd_ep_wait_stall_clear+0x60>
	ptr_job = udd_ep_get_job(ep);

	if (udd_endpoint_is_stall(ep_ctrl)) {
		// Wait clear halt endpoint
		if (ptr_job->busy == true) {
			return false; // Job already on going
    53b0:	80 e0       	ldi	r24, 0x00	; 0
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    53b2:	df 91       	pop	r29
    53b4:	cf 91       	pop	r28
    53b6:	1f 91       	pop	r17
    53b8:	0f 91       	pop	r16
    53ba:	08 95       	ret

000053bc <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    53bc:	1f 92       	push	r1
    53be:	0f 92       	push	r0
    53c0:	0f b6       	in	r0, 0x3f	; 63
    53c2:	0f 92       	push	r0
    53c4:	11 24       	eor	r1, r1
    53c6:	08 b6       	in	r0, 0x38	; 56
    53c8:	0f 92       	push	r0
    53ca:	18 be       	out	0x38, r1	; 56
    53cc:	09 b6       	in	r0, 0x39	; 57
    53ce:	0f 92       	push	r0
    53d0:	19 be       	out	0x39, r1	; 57
    53d2:	0b b6       	in	r0, 0x3b	; 59
    53d4:	0f 92       	push	r0
    53d6:	1b be       	out	0x3b, r1	; 59
    53d8:	0f 93       	push	r16
    53da:	2f 93       	push	r18
    53dc:	3f 93       	push	r19
    53de:	4f 93       	push	r20
    53e0:	5f 93       	push	r21
    53e2:	6f 93       	push	r22
    53e4:	7f 93       	push	r23
    53e6:	8f 93       	push	r24
    53e8:	9f 93       	push	r25
    53ea:	af 93       	push	r26
    53ec:	bf 93       	push	r27
    53ee:	ef 93       	push	r30
    53f0:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    53f2:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    53f6:	88 23       	and	r24, r24
    53f8:	34 f4       	brge	.+12     	; 0x5406 <__vector_125+0x4a>
		udd_ack_start_of_frame_event();
    53fa:	80 e8       	ldi	r24, 0x80	; 128
    53fc:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    5400:	0e 94 73 20 	call	0x40e6	; 0x40e6 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    5404:	90 c0       	rjmp	.+288    	; 0x5526 <__vector_125+0x16a>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    5406:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    540a:	82 ff       	sbrs	r24, 2
    540c:	22 c0       	rjmp	.+68     	; 0x5452 <__vector_125+0x96>
		udd_ack_underflow_event();
    540e:	84 e0       	ldi	r24, 0x04	; 4
    5410:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    5414:	80 91 18 26 	lds	r24, 0x2618	; 0x802618 <udd_sram+0x18>
    5418:	86 ff       	sbrs	r24, 6
    541a:	85 c0       	rjmp	.+266    	; 0x5526 <__vector_125+0x16a>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    541c:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    5420:	81 fd       	sbrc	r24, 1
    5422:	81 c0       	rjmp	.+258    	; 0x5526 <__vector_125+0x16a>
    5424:	0e 94 76 24 	call	0x48ec	; 0x48ec <udd_ctrl_interrupt_tc_setup>
    5428:	81 11       	cpse	r24, r1
    542a:	7d c0       	rjmp	.+250    	; 0x5526 <__vector_125+0x16a>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    542c:	80 91 f7 25 	lds	r24, 0x25F7	; 0x8025f7 <udd_ep_control_state>
    5430:	81 30       	cpi	r24, 0x01	; 1
    5432:	19 f4       	brne	.+6      	; 0x543a <__vector_125+0x7e>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    5434:	0e 94 ae 23 	call	0x475c	; 0x475c <udd_ctrl_send_zlp_in>
    5438:	76 c0       	rjmp	.+236    	; 0x5526 <__vector_125+0x16a>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    543a:	84 30       	cpi	r24, 0x04	; 4
    543c:	09 f0       	breq	.+2      	; 0x5440 <__vector_125+0x84>
    543e:	73 c0       	rjmp	.+230    	; 0x5526 <__vector_125+0x16a>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    5440:	e9 e1       	ldi	r30, 0x19	; 25
    5442:	f6 e2       	ldi	r31, 0x26	; 38
    5444:	04 e0       	ldi	r16, 0x04	; 4
    5446:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    5448:	e1 e1       	ldi	r30, 0x11	; 17
    544a:	f6 e2       	ldi	r31, 0x26	; 38
    544c:	04 e0       	ldi	r16, 0x04	; 4
    544e:	05 93       	las	Z, r16
    5450:	6a c0       	rjmp	.+212    	; 0x5526 <__vector_125+0x16a>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    5452:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    5456:	81 ff       	sbrs	r24, 1
    5458:	61 c0       	rjmp	.+194    	; 0x551c <__vector_125+0x160>
		udd_ack_overflow_event();
    545a:	82 e0       	ldi	r24, 0x02	; 2
    545c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    5460:	80 91 10 26 	lds	r24, 0x2610	; 0x802610 <udd_sram+0x10>
    5464:	86 ff       	sbrs	r24, 6
    5466:	5f c0       	rjmp	.+190    	; 0x5526 <__vector_125+0x16a>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    5468:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    546c:	81 fd       	sbrc	r24, 1
    546e:	5b c0       	rjmp	.+182    	; 0x5526 <__vector_125+0x16a>
    5470:	0e 94 76 24 	call	0x48ec	; 0x48ec <udd_ctrl_interrupt_tc_setup>
    5474:	81 11       	cpse	r24, r1
    5476:	57 c0       	rjmp	.+174    	; 0x5526 <__vector_125+0x16a>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    5478:	80 91 f7 25 	lds	r24, 0x25F7	; 0x8025f7 <udd_ep_control_state>
    547c:	82 30       	cpi	r24, 0x02	; 2
    547e:	41 f4       	brne	.+16     	; 0x5490 <__vector_125+0xd4>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    5480:	84 e0       	ldi	r24, 0x04	; 4
    5482:	80 93 f7 25 	sts	0x25F7, r24	; 0x8025f7 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    5486:	e0 e1       	ldi	r30, 0x10	; 16
    5488:	f6 e2       	ldi	r31, 0x26	; 38
    548a:	02 e0       	ldi	r16, 0x02	; 2
    548c:	06 93       	lac	Z, r16
    548e:	4b c0       	rjmp	.+150    	; 0x5526 <__vector_125+0x16a>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    5490:	83 30       	cpi	r24, 0x03	; 3
    5492:	09 f0       	breq	.+2      	; 0x5496 <__vector_125+0xda>
    5494:	48 c0       	rjmp	.+144    	; 0x5526 <__vector_125+0x16a>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    5496:	e9 e1       	ldi	r30, 0x19	; 25
    5498:	f6 e2       	ldi	r31, 0x26	; 38
    549a:	04 e0       	ldi	r16, 0x04	; 4
    549c:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    549e:	e1 e1       	ldi	r30, 0x11	; 17
    54a0:	f6 e2       	ldi	r31, 0x26	; 38
    54a2:	04 e0       	ldi	r16, 0x04	; 4
    54a4:	05 93       	las	Z, r16
    54a6:	3f c0       	rjmp	.+126    	; 0x5526 <__vector_125+0x16a>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    54a8:	80 e1       	ldi	r24, 0x10	; 16
    54aa:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    54ae:	81 e0       	ldi	r24, 0x01	; 1
    54b0:	0e 94 1e 29 	call	0x523c	; 0x523c <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    54b4:	81 e8       	ldi	r24, 0x81	; 129
    54b6:	0e 94 1e 29 	call	0x523c	; 0x523c <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    54ba:	82 e0       	ldi	r24, 0x02	; 2
    54bc:	0e 94 1e 29 	call	0x523c	; 0x523c <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    54c0:	82 e8       	ldi	r24, 0x82	; 130
    54c2:	0e 94 1e 29 	call	0x523c	; 0x523c <udd_ep_abort>
		}
#endif
		udc_reset();
    54c6:	0e 94 46 20 	call	0x408c	; 0x408c <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    54ca:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    54ce:	e0 e0       	ldi	r30, 0x00	; 0
    54d0:	f6 e2       	ldi	r31, 0x26	; 38
    54d2:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    54d4:	96 e0       	ldi	r25, 0x06	; 6
    54d6:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    54d8:	83 e4       	ldi	r24, 0x43	; 67
    54da:	81 8b       	std	Z+17, r24	; 0x11
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    54dc:	11 8e       	std	Z+25, r1	; 0x19
	udd_endpoint_clear_status(ep_ctrl);
    54de:	90 8f       	std	Z+24, r25	; 0x18
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    54e0:	81 8f       	std	Z+25, r24	; 0x19
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    54e2:	83 eb       	ldi	r24, 0xB3	; 179
    54e4:	95 e2       	ldi	r25, 0x25	; 37
    54e6:	84 8b       	std	Z+20, r24	; 0x14
    54e8:	95 8b       	std	Z+21, r25	; 0x15
		// Reset endpoint control management
		udd_ctrl_init();
    54ea:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    54ee:	1b c0       	rjmp	.+54     	; 0x5526 <__vector_125+0x16a>
	}

	if (udd_is_suspend_event()) {
    54f0:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    54f4:	86 ff       	sbrs	r24, 6
    54f6:	07 c0       	rjmp	.+14     	; 0x5506 <__vector_125+0x14a>
		udd_ack_suspend_event();
    54f8:	80 e4       	ldi	r24, 0x40	; 64
    54fa:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    54fe:	80 e0       	ldi	r24, 0x00	; 0
    5500:	0e 94 43 23 	call	0x4686	; 0x4686 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    5504:	10 c0       	rjmp	.+32     	; 0x5526 <__vector_125+0x16a>
	}

	if (udd_is_resume_event()) {
    5506:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    550a:	85 ff       	sbrs	r24, 5
    550c:	0c c0       	rjmp	.+24     	; 0x5526 <__vector_125+0x16a>
		udd_ack_resume_event();
    550e:	80 e2       	ldi	r24, 0x20	; 32
    5510:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    5514:	81 e0       	ldi	r24, 0x01	; 1
    5516:	0e 94 43 23 	call	0x4686	; 0x4686 <udd_sleep_mode>
#endif
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
    551a:	05 c0       	rjmp	.+10     	; 0x5526 <__vector_125+0x16a>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    551c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    5520:	84 fd       	sbrc	r24, 4
    5522:	c2 cf       	rjmp	.-124    	; 0x54a8 <__vector_125+0xec>
    5524:	e5 cf       	rjmp	.-54     	; 0x54f0 <__vector_125+0x134>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    5526:	ff 91       	pop	r31
    5528:	ef 91       	pop	r30
    552a:	bf 91       	pop	r27
    552c:	af 91       	pop	r26
    552e:	9f 91       	pop	r25
    5530:	8f 91       	pop	r24
    5532:	7f 91       	pop	r23
    5534:	6f 91       	pop	r22
    5536:	5f 91       	pop	r21
    5538:	4f 91       	pop	r20
    553a:	3f 91       	pop	r19
    553c:	2f 91       	pop	r18
    553e:	0f 91       	pop	r16
    5540:	0f 90       	pop	r0
    5542:	0b be       	out	0x3b, r0	; 59
    5544:	0f 90       	pop	r0
    5546:	09 be       	out	0x39, r0	; 57
    5548:	0f 90       	pop	r0
    554a:	08 be       	out	0x38, r0	; 56
    554c:	0f 90       	pop	r0
    554e:	0f be       	out	0x3f, r0	; 63
    5550:	0f 90       	pop	r0
    5552:	1f 90       	pop	r1
    5554:	18 95       	reti

00005556 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    5556:	1f 92       	push	r1
    5558:	0f 92       	push	r0
    555a:	0f b6       	in	r0, 0x3f	; 63
    555c:	0f 92       	push	r0
    555e:	11 24       	eor	r1, r1
    5560:	08 b6       	in	r0, 0x38	; 56
    5562:	0f 92       	push	r0
    5564:	18 be       	out	0x38, r1	; 56
    5566:	09 b6       	in	r0, 0x39	; 57
    5568:	0f 92       	push	r0
    556a:	19 be       	out	0x39, r1	; 57
    556c:	0a b6       	in	r0, 0x3a	; 58
    556e:	0f 92       	push	r0
    5570:	1a be       	out	0x3a, r1	; 58
    5572:	0b b6       	in	r0, 0x3b	; 59
    5574:	0f 92       	push	r0
    5576:	1b be       	out	0x3b, r1	; 59
    5578:	0f 93       	push	r16
    557a:	1f 93       	push	r17
    557c:	2f 93       	push	r18
    557e:	3f 93       	push	r19
    5580:	4f 93       	push	r20
    5582:	5f 93       	push	r21
    5584:	6f 93       	push	r22
    5586:	7f 93       	push	r23
    5588:	8f 93       	push	r24
    558a:	9f 93       	push	r25
    558c:	af 93       	push	r26
    558e:	bf 93       	push	r27
    5590:	cf 93       	push	r28
    5592:	df 93       	push	r29
    5594:	ef 93       	push	r30
    5596:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    5598:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    559c:	81 fd       	sbrc	r24, 1
    559e:	04 c0       	rjmp	.+8      	; 0x55a8 <__vector_126+0x52>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    55a0:	0e 94 76 24 	call	0x48ec	; 0x48ec <udd_ctrl_interrupt_tc_setup>
    55a4:	81 11       	cpse	r24, r1
    55a6:	c4 c0       	rjmp	.+392    	; 0x5730 <__vector_126+0x1da>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    55a8:	82 e0       	ldi	r24, 0x02	; 2
    55aa:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    55ae:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    55b2:	81 95       	neg	r24
    55b4:	88 0f       	add	r24, r24
    55b6:	e0 e1       	ldi	r30, 0x10	; 16
    55b8:	f6 e2       	ldi	r31, 0x26	; 38
    55ba:	e8 1b       	sub	r30, r24
    55bc:	f1 09       	sbc	r31, r1
    55be:	20 81       	ld	r18, Z
    55c0:	31 81       	ldd	r19, Z+1	; 0x01
    55c2:	20 51       	subi	r18, 0x10	; 16
    55c4:	36 42       	sbci	r19, 0x26	; 38
    55c6:	36 95       	lsr	r19
    55c8:	27 95       	ror	r18
    55ca:	36 95       	lsr	r19
    55cc:	27 95       	ror	r18
    55ce:	36 95       	lsr	r19
    55d0:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    55d2:	82 2f       	mov	r24, r18
    55d4:	86 95       	lsr	r24
    55d6:	20 fd       	sbrc	r18, 0
    55d8:	02 c0       	rjmp	.+4      	; 0x55de <__vector_126+0x88>
    55da:	90 e0       	ldi	r25, 0x00	; 0
    55dc:	01 c0       	rjmp	.+2      	; 0x55e0 <__vector_126+0x8a>
    55de:	90 e8       	ldi	r25, 0x80	; 128
    55e0:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    55e2:	e8 2f       	mov	r30, r24
    55e4:	ef 70       	andi	r30, 0x0F	; 15
    55e6:	f0 e0       	ldi	r31, 0x00	; 0
    55e8:	ee 0f       	add	r30, r30
    55ea:	ff 1f       	adc	r31, r31
    55ec:	28 2f       	mov	r18, r24
    55ee:	08 2e       	mov	r0, r24
    55f0:	00 0c       	add	r0, r0
    55f2:	33 0b       	sbc	r19, r19
    55f4:	22 27       	eor	r18, r18
    55f6:	33 0f       	add	r19, r19
    55f8:	22 1f       	adc	r18, r18
    55fa:	33 27       	eor	r19, r19
    55fc:	e2 0f       	add	r30, r18
    55fe:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    5600:	df 01       	movw	r26, r30
    5602:	aa 0f       	add	r26, r26
    5604:	bb 1f       	adc	r27, r27
    5606:	aa 0f       	add	r26, r26
    5608:	bb 1f       	adc	r27, r27
    560a:	aa 0f       	add	r26, r26
    560c:	bb 1f       	adc	r27, r27
    560e:	a0 5f       	subi	r26, 0xF0	; 240
    5610:	b9 4d       	sbci	r27, 0xD9	; 217
    5612:	9c 91       	ld	r25, X
    5614:	95 ff       	sbrs	r25, 5
    5616:	8c c0       	rjmp	.+280    	; 0x5730 <__vector_126+0x1da>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    5618:	fd 01       	movw	r30, r26
    561a:	00 e2       	ldi	r16, 0x20	; 32
    561c:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    561e:	81 11       	cpse	r24, r1
    5620:	80 c0       	rjmp	.+256    	; 0x5722 <__vector_126+0x1cc>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    5622:	80 91 f7 25 	lds	r24, 0x25F7	; 0x8025f7 <udd_ep_control_state>
    5626:	84 30       	cpi	r24, 0x04	; 4
    5628:	29 f4       	brne	.+10     	; 0x5634 <__vector_126+0xde>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    562a:	0e 94 bc 23 	call	0x4778	; 0x4778 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    562e:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <udd_ctrl_init>
    5632:	7e c0       	rjmp	.+252    	; 0x5730 <__vector_126+0x1da>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    5634:	00 91 12 26 	lds	r16, 0x2612	; 0x802612 <udd_sram+0x12>
    5638:	10 91 13 26 	lds	r17, 0x2613	; 0x802613 <udd_sram+0x13>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    563c:	80 91 5b 26 	lds	r24, 0x265B	; 0x80265b <udd_g_ctrlreq+0xa>
    5640:	90 91 5c 26 	lds	r25, 0x265C	; 0x80265c <udd_g_ctrlreq+0xb>
    5644:	c0 91 f3 25 	lds	r28, 0x25F3	; 0x8025f3 <udd_ctrl_payload_nb_trans>
    5648:	d0 91 f4 25 	lds	r29, 0x25F4	; 0x8025f4 <udd_ctrl_payload_nb_trans+0x1>
    564c:	98 01       	movw	r18, r16
    564e:	2c 0f       	add	r18, r28
    5650:	3d 1f       	adc	r19, r29
    5652:	82 17       	cp	r24, r18
    5654:	93 07       	cpc	r25, r19
    5656:	18 f4       	brcc	.+6      	; 0x565e <__vector_126+0x108>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    5658:	8c 01       	movw	r16, r24
    565a:	0c 1b       	sub	r16, r28
    565c:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    565e:	80 91 59 26 	lds	r24, 0x2659	; 0x802659 <udd_g_ctrlreq+0x8>
    5662:	90 91 5a 26 	lds	r25, 0x265A	; 0x80265a <udd_g_ctrlreq+0x9>
    5666:	a8 01       	movw	r20, r16
    5668:	63 eb       	ldi	r22, 0xB3	; 179
    566a:	75 e2       	ldi	r23, 0x25	; 37
    566c:	8c 0f       	add	r24, r28
    566e:	9d 1f       	adc	r25, r29
    5670:	0e 94 2d 31 	call	0x625a	; 0x625a <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    5674:	c0 0f       	add	r28, r16
    5676:	d1 1f       	adc	r29, r17
    5678:	c0 93 f3 25 	sts	0x25F3, r28	; 0x8025f3 <udd_ctrl_payload_nb_trans>
    567c:	d0 93 f4 25 	sts	0x25F4, r29	; 0x8025f4 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    5680:	00 34       	cpi	r16, 0x40	; 64
    5682:	11 05       	cpc	r17, r1
    5684:	69 f4       	brne	.+26     	; 0x56a0 <__vector_126+0x14a>
    5686:	80 91 f5 25 	lds	r24, 0x25F5	; 0x8025f5 <udd_ctrl_prev_payload_nb_trans>
    568a:	90 91 f6 25 	lds	r25, 0x25F6	; 0x8025f6 <udd_ctrl_prev_payload_nb_trans+0x1>
    568e:	8c 0f       	add	r24, r28
    5690:	9d 1f       	adc	r25, r29
    5692:	20 91 57 26 	lds	r18, 0x2657	; 0x802657 <udd_g_ctrlreq+0x6>
    5696:	30 91 58 26 	lds	r19, 0x2658	; 0x802658 <udd_g_ctrlreq+0x7>
    569a:	82 17       	cp	r24, r18
    569c:	93 07       	cpc	r25, r19
    569e:	90 f0       	brcs	.+36     	; 0x56c4 <__vector_126+0x16e>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    56a0:	e1 e5       	ldi	r30, 0x51	; 81
    56a2:	f6 e2       	ldi	r31, 0x26	; 38
    56a4:	c2 87       	std	Z+10, r28	; 0x0a
    56a6:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    56a8:	06 84       	ldd	r0, Z+14	; 0x0e
    56aa:	f7 85       	ldd	r31, Z+15	; 0x0f
    56ac:	e0 2d       	mov	r30, r0
    56ae:	30 97       	sbiw	r30, 0x00	; 0
    56b0:	31 f0       	breq	.+12     	; 0x56be <__vector_126+0x168>
			if (!udd_g_ctrlreq.over_under_run()) {
    56b2:	19 95       	eicall
    56b4:	81 11       	cpse	r24, r1
    56b6:	03 c0       	rjmp	.+6      	; 0x56be <__vector_126+0x168>
				// Stall ZLP
				udd_ctrl_stall_data();
    56b8:	0e 94 a0 23 	call	0x4740	; 0x4740 <udd_ctrl_stall_data>
    56bc:	39 c0       	rjmp	.+114    	; 0x5730 <__vector_126+0x1da>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    56be:	0e 94 ae 23 	call	0x475c	; 0x475c <udd_ctrl_send_zlp_in>
    56c2:	36 c0       	rjmp	.+108    	; 0x5730 <__vector_126+0x1da>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    56c4:	80 91 5b 26 	lds	r24, 0x265B	; 0x80265b <udd_g_ctrlreq+0xa>
    56c8:	90 91 5c 26 	lds	r25, 0x265C	; 0x80265c <udd_g_ctrlreq+0xb>
    56cc:	c8 17       	cp	r28, r24
    56ce:	d9 07       	cpc	r29, r25
    56d0:	09 f5       	brne	.+66     	; 0x5714 <__vector_126+0x1be>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    56d2:	e0 91 5f 26 	lds	r30, 0x265F	; 0x80265f <udd_g_ctrlreq+0xe>
    56d6:	f0 91 60 26 	lds	r31, 0x2660	; 0x802660 <udd_g_ctrlreq+0xf>
    56da:	30 97       	sbiw	r30, 0x00	; 0
    56dc:	19 f4       	brne	.+6      	; 0x56e4 <__vector_126+0x18e>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    56de:	0e 94 a0 23 	call	0x4740	; 0x4740 <udd_ctrl_stall_data>
    56e2:	26 c0       	rjmp	.+76     	; 0x5730 <__vector_126+0x1da>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    56e4:	19 95       	eicall
    56e6:	81 11       	cpse	r24, r1
    56e8:	03 c0       	rjmp	.+6      	; 0x56f0 <__vector_126+0x19a>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    56ea:	0e 94 a0 23 	call	0x4740	; 0x4740 <udd_ctrl_stall_data>
    56ee:	20 c0       	rjmp	.+64     	; 0x5730 <__vector_126+0x1da>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    56f0:	20 91 f5 25 	lds	r18, 0x25F5	; 0x8025f5 <udd_ctrl_prev_payload_nb_trans>
    56f4:	30 91 f6 25 	lds	r19, 0x25F6	; 0x8025f6 <udd_ctrl_prev_payload_nb_trans+0x1>
    56f8:	80 91 f3 25 	lds	r24, 0x25F3	; 0x8025f3 <udd_ctrl_payload_nb_trans>
    56fc:	90 91 f4 25 	lds	r25, 0x25F4	; 0x8025f4 <udd_ctrl_payload_nb_trans+0x1>
    5700:	82 0f       	add	r24, r18
    5702:	93 1f       	adc	r25, r19
    5704:	80 93 f5 25 	sts	0x25F5, r24	; 0x8025f5 <udd_ctrl_prev_payload_nb_trans>
    5708:	90 93 f6 25 	sts	0x25F6, r25	; 0x8025f6 <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    570c:	10 92 f3 25 	sts	0x25F3, r1	; 0x8025f3 <udd_ctrl_payload_nb_trans>
    5710:	10 92 f4 25 	sts	0x25F4, r1	; 0x8025f4 <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    5714:	e0 e1       	ldi	r30, 0x10	; 16
    5716:	f6 e2       	ldi	r31, 0x26	; 38
    5718:	02 e0       	ldi	r16, 0x02	; 2
    571a:	06 93       	lac	Z, r16
	udd_control_out_ack_tc();
    571c:	00 e2       	ldi	r16, 0x20	; 32
    571e:	06 93       	lac	Z, r16
    5720:	07 c0       	rjmp	.+14     	; 0x5730 <__vector_126+0x1da>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    5722:	80 38       	cpi	r24, 0x80	; 128
    5724:	19 f4       	brne	.+6      	; 0x572c <__vector_126+0x1d6>
		udd_ctrl_in_sent();
    5726:	0e 94 c4 23 	call	0x4788	; 0x4788 <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    572a:	02 c0       	rjmp	.+4      	; 0x5730 <__vector_126+0x1da>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    572c:	0e 94 ed 24 	call	0x49da	; 0x49da <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    5730:	ff 91       	pop	r31
    5732:	ef 91       	pop	r30
    5734:	df 91       	pop	r29
    5736:	cf 91       	pop	r28
    5738:	bf 91       	pop	r27
    573a:	af 91       	pop	r26
    573c:	9f 91       	pop	r25
    573e:	8f 91       	pop	r24
    5740:	7f 91       	pop	r23
    5742:	6f 91       	pop	r22
    5744:	5f 91       	pop	r21
    5746:	4f 91       	pop	r20
    5748:	3f 91       	pop	r19
    574a:	2f 91       	pop	r18
    574c:	1f 91       	pop	r17
    574e:	0f 91       	pop	r16
    5750:	0f 90       	pop	r0
    5752:	0b be       	out	0x3b, r0	; 59
    5754:	0f 90       	pop	r0
    5756:	0a be       	out	0x3a, r0	; 58
    5758:	0f 90       	pop	r0
    575a:	09 be       	out	0x39, r0	; 57
    575c:	0f 90       	pop	r0
    575e:	08 be       	out	0x38, r0	; 56
    5760:	0f 90       	pop	r0
    5762:	0f be       	out	0x3f, r0	; 63
    5764:	0f 90       	pop	r0
    5766:	1f 90       	pop	r1
    5768:	18 95       	reti

0000576a <udd_ep_is_valid>:
		((ep & USB_EP_DIR_IN) ? 1 : 0)) - 2];
}

bool udd_ep_is_valid(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;
    576a:	98 2f       	mov	r25, r24
    576c:	9f 70       	andi	r25, 0x0F	; 15
	if (ep == 0) {
    576e:	29 f0       	breq	.+10     	; 0x577a <udd_ep_is_valid+0x10>
		return false;
	}
	return (USB_DEVICE_MAX_EP >= ep);
    5770:	81 e0       	ldi	r24, 0x01	; 1
    5772:	93 30       	cpi	r25, 0x03	; 3
    5774:	18 f0       	brcs	.+6      	; 0x577c <udd_ep_is_valid+0x12>
    5776:	80 e0       	ldi	r24, 0x00	; 0
    5778:	08 95       	ret

bool udd_ep_is_valid(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;
	if (ep == 0) {
		return false;
    577a:	80 e0       	ldi	r24, 0x00	; 0
	}
	return (USB_DEVICE_MAX_EP >= ep);
}
    577c:	08 95       	ret

0000577e <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    577e:	0f 93       	push	r16
    5780:	1f 93       	push	r17
    5782:	cf 93       	push	r28
    5784:	df 93       	push	r29
    5786:	cd b7       	in	r28, 0x3d	; 61
    5788:	de b7       	in	r29, 0x3e	; 62
    578a:	27 97       	sbiw	r28, 0x07	; 7
    578c:	cd bf       	out	0x3d, r28	; 61
    578e:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    5790:	8f ef       	ldi	r24, 0xFF	; 255
    5792:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    5796:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    579a:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    579e:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    57a2:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    57a6:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    57aa:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    57ae:	64 e0       	ldi	r22, 0x04	; 4
    57b0:	81 e4       	ldi	r24, 0x41	; 65
    57b2:	90 e0       	ldi	r25, 0x00	; 0
    57b4:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>
    57b8:	6c e1       	ldi	r22, 0x1C	; 28
    57ba:	70 e0       	ldi	r23, 0x00	; 0
    57bc:	82 e0       	ldi	r24, 0x02	; 2
    57be:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    57c2:	8a 83       	std	Y+2, r24	; 0x02
    57c4:	6d e1       	ldi	r22, 0x1D	; 29
    57c6:	70 e0       	ldi	r23, 0x00	; 0
    57c8:	82 e0       	ldi	r24, 0x02	; 2
    57ca:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    57ce:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    57d0:	89 81       	ldd	r24, Y+1	; 0x01
    57d2:	9a 81       	ldd	r25, Y+2	; 0x02
    57d4:	01 96       	adiw	r24, 0x01	; 1
    57d6:	21 f4       	brne	.+8      	; 0x57e0 <sysclk_init+0x62>
		cal = 0x2340;
    57d8:	80 e4       	ldi	r24, 0x40	; 64
    57da:	93 e2       	ldi	r25, 0x23	; 35
    57dc:	89 83       	std	Y+1, r24	; 0x01
    57de:	9a 83       	std	Y+2, r25	; 0x02
    57e0:	89 81       	ldd	r24, Y+1	; 0x01
    57e2:	9a 81       	ldd	r25, Y+2	; 0x02
    57e4:	8b 83       	std	Y+3, r24	; 0x03
    57e6:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    57e8:	e0 e6       	ldi	r30, 0x60	; 96
    57ea:	f0 e0       	ldi	r31, 0x00	; 0
    57ec:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    57ee:	8c 81       	ldd	r24, Y+4	; 0x04
    57f0:	83 83       	std	Z+3, r24	; 0x03

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    57f2:	8f b7       	in	r24, 0x3f	; 63
    57f4:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    57f6:	f8 94       	cli
	return flags;
    57f8:	9e 81       	ldd	r25, Y+6	; 0x06
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    57fa:	e0 e5       	ldi	r30, 0x50	; 80
    57fc:	f0 e0       	ldi	r31, 0x00	; 0
    57fe:	80 81       	ld	r24, Z
    5800:	82 60       	ori	r24, 0x02	; 2
    5802:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5804:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    5806:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    5808:	81 ff       	sbrs	r24, 1
    580a:	fd cf       	rjmp	.-6      	; 0x5806 <sysclk_init+0x88>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    580c:	8f b7       	in	r24, 0x3f	; 63
    580e:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    5810:	f8 94       	cli
	return flags;
    5812:	9f 81       	ldd	r25, Y+7	; 0x07
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    5814:	00 e5       	ldi	r16, 0x50	; 80
    5816:	10 e0       	ldi	r17, 0x00	; 0
    5818:	d8 01       	movw	r26, r16
    581a:	16 96       	adiw	r26, 0x06	; 6
    581c:	8c 91       	ld	r24, X
    581e:	16 97       	sbiw	r26, 0x06	; 6
    5820:	89 7f       	andi	r24, 0xF9	; 249
    5822:	16 96       	adiw	r26, 0x06	; 6
    5824:	8c 93       	st	X, r24
    5826:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    5828:	e0 e6       	ldi	r30, 0x60	; 96
    582a:	f0 e0       	ldi	r31, 0x00	; 0
    582c:	80 e8       	ldi	r24, 0x80	; 128
    582e:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    5830:	8b eb       	ldi	r24, 0xBB	; 187
    5832:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    5834:	16 96       	adiw	r26, 0x06	; 6
    5836:	8c 91       	ld	r24, X
    5838:	16 97       	sbiw	r26, 0x06	; 6
    583a:	84 60       	ori	r24, 0x04	; 4
    583c:	16 96       	adiw	r26, 0x06	; 6
    583e:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    5840:	80 81       	ld	r24, Z
    5842:	81 60       	ori	r24, 0x01	; 1
    5844:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5846:	9f bf       	out	0x3f, r25	; 63
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    5848:	61 e0       	ldi	r22, 0x01	; 1
    584a:	80 e4       	ldi	r24, 0x40	; 64
    584c:	90 e0       	ldi	r25, 0x00	; 0
    584e:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5852:	8f b7       	in	r24, 0x3f	; 63
    5854:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    5856:	f8 94       	cli
	return flags;
    5858:	9d 81       	ldd	r25, Y+5	; 0x05
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    585a:	f8 01       	movw	r30, r16
    585c:	80 81       	ld	r24, Z
    585e:	8e 7f       	andi	r24, 0xFE	; 254
    5860:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5862:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    5864:	27 96       	adiw	r28, 0x07	; 7
    5866:	cd bf       	out	0x3d, r28	; 61
    5868:	de bf       	out	0x3e, r29	; 62
    586a:	df 91       	pop	r29
    586c:	cf 91       	pop	r28
    586e:	1f 91       	pop	r17
    5870:	0f 91       	pop	r16
    5872:	08 95       	ret

00005874 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    5874:	cf 93       	push	r28
    5876:	df 93       	push	r29
    5878:	1f 92       	push	r1
    587a:	cd b7       	in	r28, 0x3d	; 61
    587c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    587e:	9f b7       	in	r25, 0x3f	; 63
    5880:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    5882:	f8 94       	cli
	return flags;
    5884:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    5886:	e8 2f       	mov	r30, r24
    5888:	f0 e0       	ldi	r31, 0x00	; 0
    588a:	e0 59       	subi	r30, 0x90	; 144
    588c:	ff 4f       	sbci	r31, 0xFF	; 255
    588e:	60 95       	com	r22
    5890:	80 81       	ld	r24, Z
    5892:	68 23       	and	r22, r24
    5894:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5896:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    5898:	0f 90       	pop	r0
    589a:	df 91       	pop	r29
    589c:	cf 91       	pop	r28
    589e:	08 95       	ret

000058a0 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    58a0:	cf 93       	push	r28
    58a2:	df 93       	push	r29
    58a4:	1f 92       	push	r1
    58a6:	cd b7       	in	r28, 0x3d	; 61
    58a8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    58aa:	9f b7       	in	r25, 0x3f	; 63
    58ac:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    58ae:	f8 94       	cli
	return flags;
    58b0:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    58b2:	e8 2f       	mov	r30, r24
    58b4:	f0 e0       	ldi	r31, 0x00	; 0
    58b6:	e0 59       	subi	r30, 0x90	; 144
    58b8:	ff 4f       	sbci	r31, 0xFF	; 255
    58ba:	80 81       	ld	r24, Z
    58bc:	68 2b       	or	r22, r24
    58be:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    58c0:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    58c2:	0f 90       	pop	r0
    58c4:	df 91       	pop	r29
    58c6:	cf 91       	pop	r28
    58c8:	08 95       	ret

000058ca <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    58ca:	cf 93       	push	r28
    58cc:	df 93       	push	r29
    58ce:	1f 92       	push	r1
    58d0:	1f 92       	push	r1
    58d2:	cd b7       	in	r28, 0x3d	; 61
    58d4:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    58d6:	86 30       	cpi	r24, 0x06	; 6
    58d8:	11 f0       	breq	.+4      	; 0x58de <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    58da:	60 e0       	ldi	r22, 0x00	; 0
    58dc:	01 c0       	rjmp	.+2      	; 0x58e0 <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    58de:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    58e0:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    58e4:	81 fd       	sbrc	r24, 1
    58e6:	2a c0       	rjmp	.+84     	; 0x593c <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    58e8:	8f b7       	in	r24, 0x3f	; 63
    58ea:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    58ec:	f8 94       	cli
	return flags;
    58ee:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    58f0:	e0 e5       	ldi	r30, 0x50	; 80
    58f2:	f0 e0       	ldi	r31, 0x00	; 0
    58f4:	80 81       	ld	r24, Z
    58f6:	82 60       	ori	r24, 0x02	; 2
    58f8:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    58fa:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    58fc:	81 81       	ldd	r24, Z+1	; 0x01
    58fe:	81 ff       	sbrs	r24, 1
    5900:	fd cf       	rjmp	.-6      	; 0x58fc <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5902:	8f b7       	in	r24, 0x3f	; 63
    5904:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    5906:	f8 94       	cli
	return flags;
    5908:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    590a:	a0 e5       	ldi	r26, 0x50	; 80
    590c:	b0 e0       	ldi	r27, 0x00	; 0
    590e:	16 96       	adiw	r26, 0x06	; 6
    5910:	8c 91       	ld	r24, X
    5912:	16 97       	sbiw	r26, 0x06	; 6
    5914:	89 7f       	andi	r24, 0xF9	; 249
    5916:	16 96       	adiw	r26, 0x06	; 6
    5918:	8c 93       	st	X, r24
    591a:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    591c:	e0 e6       	ldi	r30, 0x60	; 96
    591e:	f0 e0       	ldi	r31, 0x00	; 0
    5920:	80 e8       	ldi	r24, 0x80	; 128
    5922:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    5924:	8b eb       	ldi	r24, 0xBB	; 187
    5926:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    5928:	16 96       	adiw	r26, 0x06	; 6
    592a:	8c 91       	ld	r24, X
    592c:	16 97       	sbiw	r26, 0x06	; 6
    592e:	84 60       	ori	r24, 0x04	; 4
    5930:	16 96       	adiw	r26, 0x06	; 6
    5932:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    5934:	80 81       	ld	r24, Z
    5936:	81 60       	ori	r24, 0x01	; 1
    5938:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    593a:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    593c:	63 60       	ori	r22, 0x03	; 3
    593e:	84 e4       	ldi	r24, 0x44	; 68
    5940:	90 e0       	ldi	r25, 0x00	; 0
    5942:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    5946:	60 e4       	ldi	r22, 0x40	; 64
    5948:	80 e0       	ldi	r24, 0x00	; 0
    594a:	0e 94 3a 2c 	call	0x5874	; 0x5874 <sysclk_enable_module>
}
    594e:	0f 90       	pop	r0
    5950:	0f 90       	pop	r0
    5952:	df 91       	pop	r29
    5954:	cf 91       	pop	r28
    5956:	08 95       	ret

00005958 <sysclk_disable_usb>:
/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    5958:	60 e4       	ldi	r22, 0x40	; 64
    595a:	80 e0       	ldi	r24, 0x00	; 0
    595c:	0e 94 50 2c 	call	0x58a0	; 0x58a0 <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
    5960:	60 e0       	ldi	r22, 0x00	; 0
    5962:	84 e4       	ldi	r24, 0x44	; 68
    5964:	90 e0       	ldi	r25, 0x00	; 0
    5966:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>
    596a:	08 95       	ret

0000596c <nvm_read_device_serial>:
 *       the program space reads will be corrupted.
 *
 * \retval storage Pointer to the structure where to store the device serial
 */
void nvm_read_device_serial(struct nvm_device_serial *storage)
{
    596c:	cf 93       	push	r28
    596e:	df 93       	push	r29
    5970:	ec 01       	movw	r28, r24
    5972:	68 e0       	ldi	r22, 0x08	; 8
    5974:	70 e0       	ldi	r23, 0x00	; 0
    5976:	82 e0       	ldi	r24, 0x02	; 2
    5978:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
	storage->lotnum0 = nvm_read_production_signature_row(
    597c:	88 83       	st	Y, r24
    597e:	69 e0       	ldi	r22, 0x09	; 9
    5980:	70 e0       	ldi	r23, 0x00	; 0
    5982:	82 e0       	ldi	r24, 0x02	; 2
    5984:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM0));
	storage->lotnum1 = nvm_read_production_signature_row(
    5988:	89 83       	std	Y+1, r24	; 0x01
    598a:	6a e0       	ldi	r22, 0x0A	; 10
    598c:	70 e0       	ldi	r23, 0x00	; 0
    598e:	82 e0       	ldi	r24, 0x02	; 2
    5990:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM1));
	storage->lotnum2 = nvm_read_production_signature_row(
    5994:	8a 83       	std	Y+2, r24	; 0x02
    5996:	6b e0       	ldi	r22, 0x0B	; 11
    5998:	70 e0       	ldi	r23, 0x00	; 0
    599a:	82 e0       	ldi	r24, 0x02	; 2
    599c:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM2));
	storage->lotnum3 = nvm_read_production_signature_row(
    59a0:	8b 83       	std	Y+3, r24	; 0x03
    59a2:	6c e0       	ldi	r22, 0x0C	; 12
    59a4:	70 e0       	ldi	r23, 0x00	; 0
    59a6:	82 e0       	ldi	r24, 0x02	; 2
    59a8:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM3));
	storage->lotnum4 = nvm_read_production_signature_row(
    59ac:	8c 83       	std	Y+4, r24	; 0x04
    59ae:	6d e0       	ldi	r22, 0x0D	; 13
    59b0:	70 e0       	ldi	r23, 0x00	; 0
    59b2:	82 e0       	ldi	r24, 0x02	; 2
    59b4:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM4));
	storage->lotnum5 = nvm_read_production_signature_row(
    59b8:	8d 83       	std	Y+5, r24	; 0x05
    59ba:	60 e1       	ldi	r22, 0x10	; 16
    59bc:	70 e0       	ldi	r23, 0x00	; 0
    59be:	82 e0       	ldi	r24, 0x02	; 2
    59c0:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(LOTNUM5));

	storage->wafnum  = nvm_read_production_signature_row(
    59c4:	8e 83       	std	Y+6, r24	; 0x06
    59c6:	62 e1       	ldi	r22, 0x12	; 18
    59c8:	70 e0       	ldi	r23, 0x00	; 0
    59ca:	82 e0       	ldi	r24, 0x02	; 2
    59cc:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(WAFNUM));

	storage->coordx0 = nvm_read_production_signature_row(
    59d0:	8f 83       	std	Y+7, r24	; 0x07
    59d2:	63 e1       	ldi	r22, 0x13	; 19
    59d4:	70 e0       	ldi	r23, 0x00	; 0
    59d6:	82 e0       	ldi	r24, 0x02	; 2
    59d8:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(COORDX0));
	storage->coordx1 = nvm_read_production_signature_row(
    59dc:	88 87       	std	Y+8, r24	; 0x08
    59de:	64 e1       	ldi	r22, 0x14	; 20
    59e0:	70 e0       	ldi	r23, 0x00	; 0
    59e2:	82 e0       	ldi	r24, 0x02	; 2
    59e4:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(COORDX1));
	storage->coordy0 = nvm_read_production_signature_row(
    59e8:	89 87       	std	Y+9, r24	; 0x09
    59ea:	65 e1       	ldi	r22, 0x15	; 21
    59ec:	70 e0       	ldi	r23, 0x00	; 0
    59ee:	82 e0       	ldi	r24, 0x02	; 2
    59f0:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
			nvm_get_production_signature_row_offset(COORDY0));
	storage->coordy1 = nvm_read_production_signature_row(
    59f4:	8a 87       	std	Y+10, r24	; 0x0a
			nvm_get_production_signature_row_offset(COORDY1));
}
    59f6:	df 91       	pop	r29
    59f8:	cf 91       	pop	r28
    59fa:	08 95       	ret

000059fc <nvm_eeprom_read_byte>:
 * \param  addr       EEPROM address, between 0 and EEPROM_SIZE
 *
 *  \return  Byte value read from EEPROM.
 */
uint8_t nvm_eeprom_read_byte(eeprom_addr_t addr)
{
    59fc:	dc 01       	movw	r26, r24
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    59fe:	e0 ec       	ldi	r30, 0xC0	; 192
    5a00:	f1 e0       	ldi	r31, 0x01	; 1
    5a02:	97 85       	ldd	r25, Z+15	; 0x0f
    5a04:	99 23       	and	r25, r25
    5a06:	ec f3       	brlt	.-6      	; 0x5a02 <nvm_eeprom_read_byte+0x6>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    5a08:	ec ec       	ldi	r30, 0xCC	; 204
    5a0a:	f1 e0       	ldi	r31, 0x01	; 1
    5a0c:	80 81       	ld	r24, Z
    5a0e:	88 60       	ori	r24, 0x08	; 8
    5a10:	80 83       	st	Z, r24
	Assert(addr <= EEPROM_SIZE);

	/* Wait until NVM is ready */
	nvm_wait_until_ready();
	eeprom_enable_mapping();
	data = *(uint8_t*)(addr + MAPPED_EEPROM_START),
    5a12:	b0 5f       	subi	r27, 0xF0	; 240
    5a14:	8c 91       	ld	r24, X
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    5a16:	90 81       	ld	r25, Z
    5a18:	97 7f       	andi	r25, 0xF7	; 247
    5a1a:	90 83       	st	Z, r25
	eeprom_disable_mapping();
	return data;
}
    5a1c:	08 95       	ret

00005a1e <nvm_eeprom_read_buffer>:
 * \param address   the address to where to read
 * \param buf       pointer to the data
 * \param len       the number of bytes to read
 */
void nvm_eeprom_read_buffer(eeprom_addr_t address, void *buf, uint16_t len)
{
    5a1e:	cf 93       	push	r28
    5a20:	df 93       	push	r29
    5a22:	9c 01       	movw	r18, r24
    5a24:	db 01       	movw	r26, r22
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5a26:	e0 ec       	ldi	r30, 0xC0	; 192
    5a28:	f1 e0       	ldi	r31, 0x01	; 1
    5a2a:	97 85       	ldd	r25, Z+15	; 0x0f
    5a2c:	99 23       	and	r25, r25
    5a2e:	ec f3       	brlt	.-6      	; 0x5a2a <nvm_eeprom_read_buffer+0xc>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    5a30:	cc ec       	ldi	r28, 0xCC	; 204
    5a32:	d1 e0       	ldi	r29, 0x01	; 1
    5a34:	98 81       	ld	r25, Y
    5a36:	98 60       	ori	r25, 0x08	; 8
    5a38:	98 83       	st	Y, r25
	nvm_wait_until_ready();
	eeprom_enable_mapping();
	memcpy( buf,(void*)(address+MAPPED_EEPROM_START), len );
    5a3a:	b9 01       	movw	r22, r18
    5a3c:	70 5f       	subi	r23, 0xF0	; 240
    5a3e:	cd 01       	movw	r24, r26
    5a40:	0e 94 2d 31 	call	0x625a	; 0x625a <memcpy>
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    5a44:	88 81       	ld	r24, Y
    5a46:	87 7f       	andi	r24, 0xF7	; 247
    5a48:	88 83       	st	Y, r24
	eeprom_disable_mapping();
}
    5a4a:	df 91       	pop	r29
    5a4c:	cf 91       	pop	r28
    5a4e:	08 95       	ret

00005a50 <nvm_eeprom_flush_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5a50:	e0 ec       	ldi	r30, 0xC0	; 192
    5a52:	f1 e0       	ldi	r31, 0x01	; 1
    5a54:	87 85       	ldd	r24, Z+15	; 0x0f
    5a56:	88 23       	and	r24, r24
    5a58:	ec f3       	brlt	.-6      	; 0x5a54 <nvm_eeprom_flush_buffer+0x4>
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Flush EEPROM page buffer if necessary
	if ((NVM.STATUS & NVM_EELOAD_bm) != 0) {
    5a5a:	80 91 cf 01 	lds	r24, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
    5a5e:	81 ff       	sbrs	r24, 1
    5a60:	08 c0       	rjmp	.+16     	; 0x5a72 <nvm_eeprom_flush_buffer+0x22>
		NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
    5a62:	86 e3       	ldi	r24, 0x36	; 54
    5a64:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5a68:	61 e0       	ldi	r22, 0x01	; 1
    5a6a:	8b ec       	ldi	r24, 0xCB	; 203
    5a6c:	91 e0       	ldi	r25, 0x01	; 1
    5a6e:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>
    5a72:	08 95       	ret

00005a74 <nvm_eeprom_load_byte_to_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5a74:	e0 ec       	ldi	r30, 0xC0	; 192
    5a76:	f1 e0       	ldi	r31, 0x01	; 1
    5a78:	97 85       	ldd	r25, Z+15	; 0x0f
    5a7a:	99 23       	and	r25, r25
    5a7c:	ec f3       	brlt	.-6      	; 0x5a78 <nvm_eeprom_load_byte_to_buffer+0x4>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    5a7e:	ac ec       	ldi	r26, 0xCC	; 204
    5a80:	b1 e0       	ldi	r27, 0x01	; 1
    5a82:	9c 91       	ld	r25, X
    5a84:	98 60       	ori	r25, 0x08	; 8
    5a86:	9c 93       	st	X, r25
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	eeprom_enable_mapping();
	*(uint8_t*)(byte_addr + MAPPED_EEPROM_START) = value;
    5a88:	e8 2f       	mov	r30, r24
    5a8a:	f0 e0       	ldi	r31, 0x00	; 0
    5a8c:	f0 5f       	subi	r31, 0xF0	; 240
    5a8e:	60 83       	st	Z, r22
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    5a90:	8c 91       	ld	r24, X
    5a92:	87 7f       	andi	r24, 0xF7	; 247
    5a94:	8c 93       	st	X, r24
    5a96:	08 95       	ret

00005a98 <nvm_eeprom_write_byte>:
 *
 * \param  address    EEPROM address (max EEPROM_SIZE)
 * \param  value      Byte value to write to EEPROM.
 */
void nvm_eeprom_write_byte(eeprom_addr_t address, uint8_t value)
{
    5a98:	ff 92       	push	r15
    5a9a:	0f 93       	push	r16
    5a9c:	1f 93       	push	r17
    5a9e:	cf 93       	push	r28
    5aa0:	df 93       	push	r29
    5aa2:	18 2f       	mov	r17, r24
    5aa4:	f9 2e       	mov	r15, r25
    5aa6:	c6 2f       	mov	r28, r22

	Assert(address <= EEPROM_SIZE);
	/*  Flush buffer to make sure no unintentional data is written and load
	 *  the "Page Load" command into the command register.
	 */
	old_cmd = NVM.CMD;
    5aa8:	00 91 ca 01 	lds	r16, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	nvm_eeprom_flush_buffer();
    5aac:	0e 94 28 2d 	call	0x5a50	; 0x5a50 <nvm_eeprom_flush_buffer>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5ab0:	e0 ec       	ldi	r30, 0xC0	; 192
    5ab2:	f1 e0       	ldi	r31, 0x01	; 1
    5ab4:	87 85       	ldd	r24, Z+15	; 0x0f
    5ab6:	88 23       	and	r24, r24
    5ab8:	ec f3       	brlt	.-6      	; 0x5ab4 <nvm_eeprom_write_byte+0x1c>
	// Wait until NVM is ready
	nvm_wait_until_ready();
	nvm_eeprom_load_byte_to_buffer(address, value);
    5aba:	6c 2f       	mov	r22, r28
    5abc:	81 2f       	mov	r24, r17
    5abe:	0e 94 3a 2d 	call	0x5a74	; 0x5a74 <nvm_eeprom_load_byte_to_buffer>

	// Set address to write to
	NVM.ADDR2 = 0x00;
    5ac2:	c0 ec       	ldi	r28, 0xC0	; 192
    5ac4:	d1 e0       	ldi	r29, 0x01	; 1
    5ac6:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    5ac8:	f9 82       	std	Y+1, r15	; 0x01
	NVM.ADDR0 = address & 0xFF;
    5aca:	18 83       	st	Y, r17

	/*  Issue EEPROM Atomic Write (Erase&Write) command. Load command, write
	 *  the protection signature and execute command.
	 */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
    5acc:	85 e3       	ldi	r24, 0x35	; 53
    5ace:	8a 87       	std	Y+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5ad0:	61 e0       	ldi	r22, 0x01	; 1
    5ad2:	8b ec       	ldi	r24, 0xCB	; 203
    5ad4:	91 e0       	ldi	r25, 0x01	; 1
    5ad6:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>
	nvm_exec();
	NVM.CMD = old_cmd;
    5ada:	0a 87       	std	Y+10, r16	; 0x0a
}
    5adc:	df 91       	pop	r29
    5ade:	cf 91       	pop	r28
    5ae0:	1f 91       	pop	r17
    5ae2:	0f 91       	pop	r16
    5ae4:	ff 90       	pop	r15
    5ae6:	08 95       	ret

00005ae8 <nvm_eeprom_load_page_to_buffer>:
 *       EEPROM write page operation.
 *
 * \param  values   Pointer to SRAM buffer containing an entire page.
 */
void nvm_eeprom_load_page_to_buffer(const uint8_t *values)
{
    5ae8:	0f 93       	push	r16
    5aea:	1f 93       	push	r17
    5aec:	cf 93       	push	r28
    5aee:	8c 01       	movw	r16, r24
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5af0:	e0 ec       	ldi	r30, 0xC0	; 192
    5af2:	f1 e0       	ldi	r31, 0x01	; 1
    5af4:	87 85       	ldd	r24, Z+15	; 0x0f
    5af6:	88 23       	and	r24, r24
    5af8:	ec f3       	brlt	.-6      	; 0x5af4 <nvm_eeprom_load_page_to_buffer+0xc>
    5afa:	c0 e0       	ldi	r28, 0x00	; 0
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
		nvm_eeprom_load_byte_to_buffer(i, *values);
    5afc:	f8 01       	movw	r30, r16
    5afe:	61 91       	ld	r22, Z+
    5b00:	8f 01       	movw	r16, r30
    5b02:	8c 2f       	mov	r24, r28
    5b04:	0e 94 3a 2d 	call	0x5a74	; 0x5a74 <nvm_eeprom_load_byte_to_buffer>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
    5b08:	cf 5f       	subi	r28, 0xFF	; 255
    5b0a:	c0 32       	cpi	r28, 0x20	; 32
    5b0c:	b9 f7       	brne	.-18     	; 0x5afc <nvm_eeprom_load_page_to_buffer+0x14>
		nvm_eeprom_load_byte_to_buffer(i, *values);
		++values;
	}
}
    5b0e:	cf 91       	pop	r28
    5b10:	1f 91       	pop	r17
    5b12:	0f 91       	pop	r16
    5b14:	08 95       	ret

00005b16 <nvm_eeprom_atomic_write_page>:
 * locations that have not been loaded will be left untouched in EEPROM.
 *
 * \param  page_addr  EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_atomic_write_page(uint8_t page_addr)
{
    5b16:	1f 93       	push	r17
    5b18:	cf 93       	push	r28
    5b1a:	df 93       	push	r29
    5b1c:	e0 ec       	ldi	r30, 0xC0	; 192
    5b1e:	f1 e0       	ldi	r31, 0x01	; 1
    5b20:	97 85       	ldd	r25, Z+15	; 0x0f
    5b22:	99 23       	and	r25, r25
    5b24:	ec f3       	brlt	.-6      	; 0x5b20 <nvm_eeprom_atomic_write_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
    5b26:	20 e2       	ldi	r18, 0x20	; 32
    5b28:	82 9f       	mul	r24, r18
    5b2a:	c0 01       	movw	r24, r0
    5b2c:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
    5b2e:	c0 ec       	ldi	r28, 0xC0	; 192
    5b30:	d1 e0       	ldi	r29, 0x01	; 1
    5b32:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    5b34:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
    5b36:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    5b38:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    5b3a:	85 e3       	ldi	r24, 0x35	; 53
    5b3c:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5b3e:	61 e0       	ldi	r22, 0x01	; 1
    5b40:	8b ec       	ldi	r24, 0xCB	; 203
    5b42:	91 e0       	ldi	r25, 0x01	; 1
    5b44:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>
	NVM.CMD = old_cmd;
    5b48:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Atomic Write (Erase&Write) command
	nvm_issue_command(NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc);
}
    5b4a:	df 91       	pop	r29
    5b4c:	cf 91       	pop	r28
    5b4e:	1f 91       	pop	r17
    5b50:	08 95       	ret

00005b52 <nvm_eeprom_erase_and_write_buffer>:
 * \param address   the address to where to write
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
    5b52:	cf 92       	push	r12
    5b54:	df 92       	push	r13
    5b56:	ef 92       	push	r14
    5b58:	ff 92       	push	r15
    5b5a:	0f 93       	push	r16
    5b5c:	1f 93       	push	r17
    5b5e:	cf 93       	push	r28
    5b60:	df 93       	push	r29
    5b62:	ec 01       	movw	r28, r24
    5b64:	7b 01       	movw	r14, r22
    5b66:	8a 01       	movw	r16, r20
	while (len) {
    5b68:	45 2b       	or	r20, r21
    5b6a:	69 f1       	breq	.+90     	; 0x5bc6 <nvm_eeprom_erase_and_write_buffer+0x74>
		if (((address%EEPROM_PAGE_SIZE)==0) && (len>=EEPROM_PAGE_SIZE)) {
    5b6c:	ce 01       	movw	r24, r28
    5b6e:	8f 71       	andi	r24, 0x1F	; 31
    5b70:	99 27       	eor	r25, r25
    5b72:	89 2b       	or	r24, r25
    5b74:	c1 f4       	brne	.+48     	; 0x5ba6 <nvm_eeprom_erase_and_write_buffer+0x54>
    5b76:	00 32       	cpi	r16, 0x20	; 32
    5b78:	11 05       	cpc	r17, r1
    5b7a:	a8 f0       	brcs	.+42     	; 0x5ba6 <nvm_eeprom_erase_and_write_buffer+0x54>
			// A full page can be written
			nvm_eeprom_load_page_to_buffer((uint8_t*)buf);
    5b7c:	c7 01       	movw	r24, r14
    5b7e:	0e 94 74 2d 	call	0x5ae8	; 0x5ae8 <nvm_eeprom_load_page_to_buffer>
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
    5b82:	ce 01       	movw	r24, r28
    5b84:	96 95       	lsr	r25
    5b86:	87 95       	ror	r24
    5b88:	92 95       	swap	r25
    5b8a:	82 95       	swap	r24
    5b8c:	8f 70       	andi	r24, 0x0F	; 15
    5b8e:	89 27       	eor	r24, r25
    5b90:	9f 70       	andi	r25, 0x0F	; 15
    5b92:	89 27       	eor	r24, r25
    5b94:	0e 94 8b 2d 	call	0x5b16	; 0x5b16 <nvm_eeprom_atomic_write_page>
			address += EEPROM_PAGE_SIZE;
    5b98:	a0 96       	adiw	r28, 0x20	; 32
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
    5b9a:	80 e2       	ldi	r24, 0x20	; 32
    5b9c:	e8 0e       	add	r14, r24
    5b9e:	f1 1c       	adc	r15, r1
			len -= EEPROM_PAGE_SIZE;
    5ba0:	00 52       	subi	r16, 0x20	; 32
    5ba2:	11 09       	sbc	r17, r1
    5ba4:	0d c0       	rjmp	.+26     	; 0x5bc0 <nvm_eeprom_erase_and_write_buffer+0x6e>
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
    5ba6:	6e 01       	movw	r12, r28
    5ba8:	ef ef       	ldi	r30, 0xFF	; 255
    5baa:	ce 1a       	sub	r12, r30
    5bac:	de 0a       	sbc	r13, r30
    5bae:	f7 01       	movw	r30, r14
    5bb0:	61 91       	ld	r22, Z+
    5bb2:	7f 01       	movw	r14, r30
    5bb4:	ce 01       	movw	r24, r28
    5bb6:	0e 94 4c 2d 	call	0x5a98	; 0x5a98 <nvm_eeprom_write_byte>
			buf = (uint8_t*)buf + 1;
			len--;
    5bba:	01 50       	subi	r16, 0x01	; 1
    5bbc:	11 09       	sbc	r17, r1
			nvm_eeprom_atomic_write_page(address/EEPROM_PAGE_SIZE);
			address += EEPROM_PAGE_SIZE;
			buf = (uint8_t*)buf + EEPROM_PAGE_SIZE;
			len -= EEPROM_PAGE_SIZE;
		} else {
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
    5bbe:	e6 01       	movw	r28, r12
 * \param buf       pointer to the data
 * \param len       the number of bytes to write
 */
void nvm_eeprom_erase_and_write_buffer(eeprom_addr_t address, const void *buf, uint16_t len)
{
	while (len) {
    5bc0:	01 15       	cp	r16, r1
    5bc2:	11 05       	cpc	r17, r1
    5bc4:	99 f6       	brne	.-90     	; 0x5b6c <nvm_eeprom_erase_and_write_buffer+0x1a>
			nvm_eeprom_write_byte(address++, *(uint8_t*)buf);
			buf = (uint8_t*)buf + 1;
			len--;
		}
	}
}
    5bc6:	df 91       	pop	r29
    5bc8:	cf 91       	pop	r28
    5bca:	1f 91       	pop	r17
    5bcc:	0f 91       	pop	r16
    5bce:	ff 90       	pop	r15
    5bd0:	ef 90       	pop	r14
    5bd2:	df 90       	pop	r13
    5bd4:	cf 90       	pop	r12
    5bd6:	08 95       	ret

00005bd8 <nvm_eeprom_split_write_page>:
 * before writing.
 *
 * \param  page_addr  EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_split_write_page(uint8_t page_addr)
{
    5bd8:	1f 93       	push	r17
    5bda:	cf 93       	push	r28
    5bdc:	df 93       	push	r29
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5bde:	e0 ec       	ldi	r30, 0xC0	; 192
    5be0:	f1 e0       	ldi	r31, 0x01	; 1
    5be2:	97 85       	ldd	r25, Z+15	; 0x0f
    5be4:	99 23       	and	r25, r25
    5be6:	ec f3       	brlt	.-6      	; 0x5be2 <nvm_eeprom_split_write_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
    5be8:	20 e2       	ldi	r18, 0x20	; 32
    5bea:	82 9f       	mul	r24, r18
    5bec:	c0 01       	movw	r24, r0
    5bee:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
    5bf0:	c0 ec       	ldi	r28, 0xC0	; 192
    5bf2:	d1 e0       	ldi	r29, 0x01	; 1
    5bf4:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    5bf6:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
    5bf8:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    5bfa:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    5bfc:	84 e3       	ldi	r24, 0x34	; 52
    5bfe:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5c00:	61 e0       	ldi	r22, 0x01	; 1
    5c02:	8b ec       	ldi	r24, 0xCB	; 203
    5c04:	91 e0       	ldi	r25, 0x01	; 1
    5c06:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>
	NVM.CMD = old_cmd;
    5c0a:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Split Write command
	nvm_issue_command(NVM_CMD_WRITE_EEPROM_PAGE_gc);
}
    5c0c:	df 91       	pop	r29
    5c0e:	cf 91       	pop	r28
    5c10:	1f 91       	pop	r17
    5c12:	08 95       	ret

00005c14 <nvm_eeprom_fill_buffer_with_value>:
 *       EEPROM write page operation.
 *
 * \param  value Value to copy to the page buffer.
 */
void nvm_eeprom_fill_buffer_with_value(uint8_t value)
{
    5c14:	cf 93       	push	r28
    5c16:	df 93       	push	r29
    5c18:	d8 2f       	mov	r29, r24
	nvm_eeprom_flush_buffer();
    5c1a:	0e 94 28 2d 	call	0x5a50	; 0x5a50 <nvm_eeprom_flush_buffer>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5c1e:	e0 ec       	ldi	r30, 0xC0	; 192
    5c20:	f1 e0       	ldi	r31, 0x01	; 1
    5c22:	87 85       	ldd	r24, Z+15	; 0x0f
    5c24:	88 23       	and	r24, r24
    5c26:	ec f3       	brlt	.-6      	; 0x5c22 <nvm_eeprom_fill_buffer_with_value+0xe>
    5c28:	c0 e0       	ldi	r28, 0x00	; 0
	// Wait until NVM is ready
	nvm_wait_until_ready();
	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
		nvm_eeprom_load_byte_to_buffer(i, value);
    5c2a:	6d 2f       	mov	r22, r29
    5c2c:	8c 2f       	mov	r24, r28
    5c2e:	0e 94 3a 2d 	call	0x5a74	; 0x5a74 <nvm_eeprom_load_byte_to_buffer>
	nvm_eeprom_flush_buffer();
	// Wait until NVM is ready
	nvm_wait_until_ready();
	// Load multiple bytes into page buffer
	uint8_t i;
	for (i = 0; i < EEPROM_PAGE_SIZE; ++i) {
    5c32:	cf 5f       	subi	r28, 0xFF	; 255
    5c34:	c0 32       	cpi	r28, 0x20	; 32
    5c36:	c9 f7       	brne	.-14     	; 0x5c2a <nvm_eeprom_fill_buffer_with_value+0x16>
		nvm_eeprom_load_byte_to_buffer(i, value);
	}
}
    5c38:	df 91       	pop	r29
    5c3a:	cf 91       	pop	r28
    5c3c:	08 95       	ret

00005c3e <nvm_eeprom_erase_bytes_in_page>:
 * written to in the page buffer reads 0xFF.
 *
 * \param page_addr EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_erase_bytes_in_page(uint8_t page_addr)
{
    5c3e:	1f 93       	push	r17
    5c40:	cf 93       	push	r28
    5c42:	df 93       	push	r29
    5c44:	e0 ec       	ldi	r30, 0xC0	; 192
    5c46:	f1 e0       	ldi	r31, 0x01	; 1
    5c48:	97 85       	ldd	r25, Z+15	; 0x0f
    5c4a:	99 23       	and	r25, r25
    5c4c:	ec f3       	brlt	.-6      	; 0x5c48 <nvm_eeprom_erase_bytes_in_page+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Calculate page address
	uint16_t address = (uint16_t)(page_addr * EEPROM_PAGE_SIZE);
    5c4e:	20 e2       	ldi	r18, 0x20	; 32
    5c50:	82 9f       	mul	r24, r18
    5c52:	c0 01       	movw	r24, r0
    5c54:	11 24       	eor	r1, r1

	Assert(address <= EEPROM_SIZE);

	// Set address
	NVM.ADDR2 = 0x00;
    5c56:	c0 ec       	ldi	r28, 0xC0	; 192
    5c58:	d1 e0       	ldi	r29, 0x01	; 1
    5c5a:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    5c5c:	99 83       	std	Y+1, r25	; 0x01
	NVM.ADDR0 = address & 0xFF;
    5c5e:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    5c60:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    5c62:	82 e3       	ldi	r24, 0x32	; 50
    5c64:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5c66:	61 e0       	ldi	r22, 0x01	; 1
    5c68:	8b ec       	ldi	r24, 0xCB	; 203
    5c6a:	91 e0       	ldi	r25, 0x01	; 1
    5c6c:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>
	NVM.CMD = old_cmd;
    5c70:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue EEPROM Erase command
	nvm_issue_command(NVM_CMD_ERASE_EEPROM_PAGE_gc);
}
    5c72:	df 91       	pop	r29
    5c74:	cf 91       	pop	r28
    5c76:	1f 91       	pop	r17
    5c78:	08 95       	ret

00005c7a <nvm_eeprom_erase_page>:
 * This function erases one EEPROM page, so that every location reads 0xFF.
 *
 * \param page_addr EEPROM Page address, between 0 and EEPROM_SIZE/EEPROM_PAGE_SIZE
 */
void nvm_eeprom_erase_page(uint8_t page_addr)
{
    5c7a:	cf 93       	push	r28
    5c7c:	c8 2f       	mov	r28, r24
	// Mark all addresses to be deleted
	nvm_eeprom_fill_buffer_with_value(0xff);
    5c7e:	8f ef       	ldi	r24, 0xFF	; 255
    5c80:	0e 94 0a 2e 	call	0x5c14	; 0x5c14 <nvm_eeprom_fill_buffer_with_value>
	// Erase bytes
	nvm_eeprom_erase_bytes_in_page(page_addr);
    5c84:	8c 2f       	mov	r24, r28
    5c86:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <nvm_eeprom_erase_bytes_in_page>
}
    5c8a:	cf 91       	pop	r28
    5c8c:	08 95       	ret

00005c8e <nvm_eeprom_erase_bytes_in_all_pages>:
 *
 * This function erases bytes from all EEPROM pages, so that every location
 * written to in the page buffer reads 0xFF.
 */
void nvm_eeprom_erase_bytes_in_all_pages(void)
{
    5c8e:	1f 93       	push	r17
    5c90:	cf 93       	push	r28
    5c92:	df 93       	push	r29
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5c94:	e0 ec       	ldi	r30, 0xC0	; 192
    5c96:	f1 e0       	ldi	r31, 0x01	; 1
    5c98:	87 85       	ldd	r24, Z+15	; 0x0f
    5c9a:	88 23       	and	r24, r24
    5c9c:	ec f3       	brlt	.-6      	; 0x5c98 <nvm_eeprom_erase_bytes_in_all_pages+0xa>
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    5c9e:	c0 ec       	ldi	r28, 0xC0	; 192
    5ca0:	d1 e0       	ldi	r29, 0x01	; 1
    5ca2:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    5ca4:	80 e3       	ldi	r24, 0x30	; 48
    5ca6:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5ca8:	61 e0       	ldi	r22, 0x01	; 1
    5caa:	8b ec       	ldi	r24, 0xCB	; 203
    5cac:	91 e0       	ldi	r25, 0x01	; 1
    5cae:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>
	NVM.CMD = old_cmd;
    5cb2:	1a 87       	std	Y+10, r17	; 0x0a
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Issue EEPROM Erase All command
	nvm_issue_command(NVM_CMD_ERASE_EEPROM_gc);
}
    5cb4:	df 91       	pop	r29
    5cb6:	cf 91       	pop	r28
    5cb8:	1f 91       	pop	r17
    5cba:	08 95       	ret

00005cbc <nvm_eeprom_erase_all>:
 * This function erases the entire EEPROM memory block to 0xFF.
 */
void nvm_eeprom_erase_all(void)
{
	// Mark all addresses to be deleted
	nvm_eeprom_fill_buffer_with_value(0xff);
    5cbc:	8f ef       	ldi	r24, 0xFF	; 255
    5cbe:	0e 94 0a 2e 	call	0x5c14	; 0x5c14 <nvm_eeprom_fill_buffer_with_value>
	// Erase all pages
	nvm_eeprom_erase_bytes_in_all_pages();
    5cc2:	0e 94 47 2e 	call	0x5c8e	; 0x5c8e <nvm_eeprom_erase_bytes_in_all_pages>
    5cc6:	08 95       	ret

00005cc8 <nvm_issue_flash_range_crc>:
 *
 * \param start_addr  end byte address
 * \param end_addr    start byte address
 */
void nvm_issue_flash_range_crc(flash_addr_t start_addr, flash_addr_t end_addr)
{
    5cc8:	cf 92       	push	r12
    5cca:	df 92       	push	r13
    5ccc:	ef 92       	push	r14
    5cce:	ff 92       	push	r15
    5cd0:	1f 93       	push	r17
    5cd2:	cf 93       	push	r28
    5cd4:	df 93       	push	r29
	uint8_t old_cmd;
	// Save current nvm command
	old_cmd = NVM.CMD;
    5cd6:	c0 ec       	ldi	r28, 0xC0	; 192
    5cd8:	d1 e0       	ldi	r29, 0x01	; 1
    5cda:	1a 85       	ldd	r17, Y+10	; 0x0a

	// Load the NVM CMD register with the Flash Range CRC command
	NVM.CMD = NVM_CMD_FLASH_RANGE_CRC_gc;
    5cdc:	ea e3       	ldi	r30, 0x3A	; 58
    5cde:	ea 87       	std	Y+10, r30	; 0x0a

	// Load the start byte address in the NVM Address Register
	NVM.ADDR0 = start_addr & 0xFF;
    5ce0:	68 83       	st	Y, r22
	NVM.ADDR1 = (start_addr >> 8) & 0xFF;
    5ce2:	c7 2e       	mov	r12, r23
    5ce4:	d8 2e       	mov	r13, r24
    5ce6:	e9 2e       	mov	r14, r25
    5ce8:	ff 24       	eor	r15, r15
    5cea:	c9 82       	std	Y+1, r12	; 0x01
#if (FLASH_SIZE >= 0x10000UL)
	NVM.ADDR2 = (start_addr >> 16) & 0xFF;
    5cec:	aa 27       	eor	r26, r26
    5cee:	bb 27       	eor	r27, r27
    5cf0:	8a 83       	std	Y+2, r24	; 0x02
#endif

	// Load the end byte address in NVM Data Register
	NVM.DATA0 = end_addr & 0xFF;
    5cf2:	2c 83       	std	Y+4, r18	; 0x04
	NVM.DATA1 = (end_addr >> 8) & 0xFF;
    5cf4:	bb 27       	eor	r27, r27
    5cf6:	a5 2f       	mov	r26, r21
    5cf8:	94 2f       	mov	r25, r20
    5cfa:	83 2f       	mov	r24, r19
    5cfc:	8d 83       	std	Y+5, r24	; 0x05
#if (FLASH_SIZE >= 0x10000UL)
	NVM.DATA2 = (end_addr >> 16) & 0xFF;
    5cfe:	ca 01       	movw	r24, r20
    5d00:	aa 27       	eor	r26, r26
    5d02:	bb 27       	eor	r27, r27
    5d04:	8e 83       	std	Y+6, r24	; 0x06
#endif

	// Execute command
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    5d06:	61 e0       	ldi	r22, 0x01	; 1
    5d08:	8b ec       	ldi	r24, 0xCB	; 203
    5d0a:	91 e0       	ldi	r25, 0x01	; 1
    5d0c:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>

	// Restore command register
	NVM.CMD = old_cmd;
    5d10:	1a 87       	std	Y+10, r17	; 0x0a
}
    5d12:	df 91       	pop	r29
    5d14:	cf 91       	pop	r28
    5d16:	1f 91       	pop	r17
    5d18:	ff 90       	pop	r15
    5d1a:	ef 90       	pop	r14
    5d1c:	df 90       	pop	r13
    5d1e:	cf 90       	pop	r12
    5d20:	08 95       	ret

00005d22 <nvm_flash_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_flash_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
    5d22:	da 01       	movw	r26, r20
    5d24:	a9 01       	movw	r20, r18
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5d26:	e0 ec       	ldi	r30, 0xC0	; 192
    5d28:	f1 e0       	ldi	r31, 0x01	; 1
    5d2a:	37 85       	ldd	r19, Z+15	; 0x0f
    5d2c:	33 23       	and	r19, r19
    5d2e:	ec f3       	brlt	.-6      	; 0x5d2a <nvm_flash_read_buffer+0x8>
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
    5d30:	41 15       	cp	r20, r1
    5d32:	51 05       	cpc	r21, r1
    5d34:	79 f0       	breq	.+30     	; 0x5d54 <nvm_flash_read_buffer+0x32>
    5d36:	4a 0f       	add	r20, r26
    5d38:	5b 1f       	adc	r21, r27
 * \return Byte from program memory
 */
static inline uint8_t nvm_flash_read_byte(flash_addr_t addr)
{
#if defined(__GNUC__)
	return pgm_read_byte_far(addr);
    5d3a:	0b b6       	in	r0, 0x3b	; 59
    5d3c:	8b bf       	out	0x3b, r24	; 59
    5d3e:	fb 01       	movw	r30, r22
    5d40:	37 91       	elpm	r19, Z+
    5d42:	0b be       	out	0x3b, r0	; 59
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
    5d44:	3d 93       	st	X+, r19
		buf=(uint8_t*)buf+1;
		opt_address++;
    5d46:	6f 5f       	subi	r22, 0xFF	; 255
    5d48:	7f 4f       	sbci	r23, 0xFF	; 255
    5d4a:	8f 4f       	sbci	r24, 0xFF	; 255
    5d4c:	9f 4f       	sbci	r25, 0xFF	; 255
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
    5d4e:	a4 17       	cp	r26, r20
    5d50:	b5 07       	cpc	r27, r21
    5d52:	99 f7       	brne	.-26     	; 0x5d3a <nvm_flash_read_buffer+0x18>
    5d54:	08 95       	ret

00005d56 <nvm_user_sig_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
    5d56:	ef 92       	push	r14
    5d58:	ff 92       	push	r15
    5d5a:	0f 93       	push	r16
    5d5c:	1f 93       	push	r17
    5d5e:	cf 93       	push	r28
    5d60:	df 93       	push	r29
    5d62:	7a 01       	movw	r14, r20
    5d64:	89 01       	movw	r16, r18
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
    5d66:	eb 01       	movw	r28, r22
    5d68:	d1 70       	andi	r29, 0x01	; 1
	while ( len ) {
    5d6a:	23 2b       	or	r18, r19
    5d6c:	59 f0       	breq	.+22     	; 0x5d84 <nvm_user_sig_read_buffer+0x2e>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_user_signature_row(uint16_t address)
{
	return nvm_read_byte(NVM_CMD_READ_USER_SIG_ROW_gc, address);
    5d6e:	be 01       	movw	r22, r28
    5d70:	81 e0       	ldi	r24, 0x01	; 1
    5d72:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
    5d76:	f7 01       	movw	r30, r14
    5d78:	81 93       	st	Z+, r24
    5d7a:	7f 01       	movw	r14, r30
		buf=(uint8_t*)buf+1;
		opt_address++;
    5d7c:	21 96       	adiw	r28, 0x01	; 1
		len--;
    5d7e:	01 50       	subi	r16, 0x01	; 1
    5d80:	11 09       	sbc	r17, r1
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
	while ( len ) {
    5d82:	a9 f7       	brne	.-22     	; 0x5d6e <nvm_user_sig_read_buffer+0x18>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
    5d84:	df 91       	pop	r29
    5d86:	cf 91       	pop	r28
    5d88:	1f 91       	pop	r17
    5d8a:	0f 91       	pop	r16
    5d8c:	ff 90       	pop	r15
    5d8e:	ef 90       	pop	r14
    5d90:	08 95       	ret

00005d92 <nvm_user_sig_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    5d92:	2f 92       	push	r2
    5d94:	3f 92       	push	r3
    5d96:	4f 92       	push	r4
    5d98:	5f 92       	push	r5
    5d9a:	6f 92       	push	r6
    5d9c:	7f 92       	push	r7
    5d9e:	8f 92       	push	r8
    5da0:	9f 92       	push	r9
    5da2:	af 92       	push	r10
    5da4:	bf 92       	push	r11
    5da6:	cf 92       	push	r12
    5da8:	df 92       	push	r13
    5daa:	ef 92       	push	r14
    5dac:	ff 92       	push	r15
    5dae:	0f 93       	push	r16
    5db0:	1f 93       	push	r17
    5db2:	cf 93       	push	r28
    5db4:	df 93       	push	r29
    5db6:	00 d0       	rcall	.+0      	; 0x5db8 <nvm_user_sig_write_buffer+0x26>
    5db8:	1f 92       	push	r1
    5dba:	cd b7       	in	r28, 0x3d	; 61
    5dbc:	de b7       	in	r29, 0x3e	; 62
    5dbe:	4b 83       	std	Y+3, r20	; 0x03
    5dc0:	5c 83       	std	Y+4, r21	; 0x04
    5dc2:	79 01       	movw	r14, r18
    5dc4:	30 2e       	mov	r3, r16
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
    5dc6:	6b 01       	movw	r12, r22
	bool b_flag_erase = false;

	while ( len ) {
    5dc8:	23 2b       	or	r18, r19
    5dca:	09 f0       	breq	.+2      	; 0x5dce <nvm_user_sig_write_buffer+0x3c>
    5dcc:	51 c0       	rjmp	.+162    	; 0x5e70 <nvm_user_sig_write_buffer+0xde>
    5dce:	67 c0       	rjmp	.+206    	; 0x5e9e <nvm_user_sig_write_buffer+0x10c>
    5dd0:	52 01       	movw	r10, r4
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
			if (b_blank_check) {
    5dd2:	33 20       	and	r3, r3
    5dd4:	89 f0       	breq	.+34     	; 0x5df8 <nvm_user_sig_write_buffer+0x66>
    5dd6:	b2 01       	movw	r22, r4
    5dd8:	81 e0       	ldi	r24, 0x01	; 1
    5dda:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
				// Read flash to know if the erase command is mandatory
				LSB(w_value) = nvm_read_user_signature_row(page_pos);
    5dde:	89 83       	std	Y+1, r24	; 0x01
    5de0:	b8 01       	movw	r22, r16
    5de2:	81 e0       	ldi	r24, 0x01	; 1
    5de4:	0e 94 52 30 	call	0x60a4	; 0x60a4 <nvm_read_byte>
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
    5de8:	8a 83       	std	Y+2, r24	; 0x02
				if (w_value!=0xFFFF) {
    5dea:	89 81       	ldd	r24, Y+1	; 0x01
    5dec:	9a 81       	ldd	r25, Y+2	; 0x02
    5dee:	01 96       	adiw	r24, 0x01	; 1
    5df0:	29 f0       	breq	.+10     	; 0x5dfc <nvm_user_sig_write_buffer+0x6a>
					b_flag_erase = true; // The page is not empty
    5df2:	22 24       	eor	r2, r2
    5df4:	23 94       	inc	r2
    5df6:	02 c0       	rjmp	.+4      	; 0x5dfc <nvm_user_sig_write_buffer+0x6a>
				}
			}else{
				w_value = 0xFFFF;
    5df8:	89 82       	std	Y+1, r8	; 0x01
    5dfa:	9a 82       	std	Y+2, r9	; 0x02
			}
			// Update flash buffer
			if (len) {
    5dfc:	e1 14       	cp	r14, r1
    5dfe:	f1 04       	cpc	r15, r1
    5e00:	09 f1       	breq	.+66     	; 0x5e44 <nvm_user_sig_write_buffer+0xb2>
				if (opt_address == page_pos) {
    5e02:	ac 14       	cp	r10, r12
    5e04:	bd 04       	cpc	r11, r13
    5e06:	79 f4       	brne	.+30     	; 0x5e26 <nvm_user_sig_write_buffer+0x94>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
    5e08:	81 e0       	ldi	r24, 0x01	; 1
    5e0a:	e8 1a       	sub	r14, r24
    5e0c:	f1 08       	sbc	r15, r1
					opt_address++;
    5e0e:	ef ef       	ldi	r30, 0xFF	; 255
    5e10:	ce 1a       	sub	r12, r30
    5e12:	de 0a       	sbc	r13, r30
					LSB(w_value)=*(uint8_t*)buf;
    5e14:	eb 81       	ldd	r30, Y+3	; 0x03
    5e16:	fc 81       	ldd	r31, Y+4	; 0x04
    5e18:	81 91       	ld	r24, Z+
    5e1a:	eb 83       	std	Y+3, r30	; 0x03
    5e1c:	fc 83       	std	Y+4, r31	; 0x04
    5e1e:	89 83       	std	Y+1, r24	; 0x01
					buf=(uint8_t*)buf+1;
				}
			}
			if (len) {
    5e20:	e1 14       	cp	r14, r1
    5e22:	f1 04       	cpc	r15, r1
    5e24:	79 f0       	breq	.+30     	; 0x5e44 <nvm_user_sig_write_buffer+0xb2>
				if (opt_address == (page_pos+1)) {
    5e26:	c0 16       	cp	r12, r16
    5e28:	d1 06       	cpc	r13, r17
    5e2a:	61 f4       	brne	.+24     	; 0x5e44 <nvm_user_sig_write_buffer+0xb2>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
    5e2c:	f1 e0       	ldi	r31, 0x01	; 1
    5e2e:	ef 1a       	sub	r14, r31
    5e30:	f1 08       	sbc	r15, r1
					opt_address++;
    5e32:	2f ef       	ldi	r18, 0xFF	; 255
    5e34:	c2 1a       	sub	r12, r18
    5e36:	d2 0a       	sbc	r13, r18
					MSB(w_value)=*(uint8_t*)buf;
    5e38:	eb 81       	ldd	r30, Y+3	; 0x03
    5e3a:	fc 81       	ldd	r31, Y+4	; 0x04
    5e3c:	81 91       	ld	r24, Z+
    5e3e:	eb 83       	std	Y+3, r30	; 0x03
    5e40:	fc 83       	std	Y+4, r31	; 0x04
    5e42:	8a 83       	std	Y+2, r24	; 0x02
					buf=(uint8_t*)buf+1;
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
    5e44:	49 81       	ldd	r20, Y+1	; 0x01
    5e46:	5a 81       	ldd	r21, Y+2	; 0x02
    5e48:	c3 01       	movw	r24, r6
    5e4a:	b2 01       	movw	r22, r4
    5e4c:	0f 94 19 00 	call	0x20032	; 0x20032 <nvm_flash_load_word_to_buffer>
    5e50:	f2 e0       	ldi	r31, 0x02	; 2
    5e52:	4f 0e       	add	r4, r31
    5e54:	51 1c       	adc	r5, r1
    5e56:	61 1c       	adc	r6, r1
    5e58:	71 1c       	adc	r7, r1
    5e5a:	0e 5f       	subi	r16, 0xFE	; 254
    5e5c:	1f 4f       	sbci	r17, 0xFF	; 255
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
    5e5e:	01 30       	cpi	r16, 0x01	; 1
    5e60:	22 e0       	ldi	r18, 0x02	; 2
    5e62:	12 07       	cpc	r17, r18
    5e64:	09 f0       	breq	.+2      	; 0x5e68 <nvm_user_sig_write_buffer+0xd6>
    5e66:	b4 cf       	rjmp	.-152    	; 0x5dd0 <nvm_user_sig_write_buffer+0x3e>
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
    5e68:	e1 14       	cp	r14, r1
    5e6a:	f1 04       	cpc	r15, r1
    5e6c:	29 f4       	brne	.+10     	; 0x5e78 <nvm_user_sig_write_buffer+0xe6>
    5e6e:	0a c0       	rjmp	.+20     	; 0x5e84 <nvm_user_sig_write_buffer+0xf2>
    5e70:	21 2c       	mov	r2, r1
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
				if (w_value!=0xFFFF) {
					b_flag_erase = true; // The page is not empty
				}
			}else{
				w_value = 0xFFFF;
    5e72:	88 24       	eor	r8, r8
    5e74:	8a 94       	dec	r8
    5e76:	98 2c       	mov	r9, r8
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    5e78:	01 e0       	ldi	r16, 0x01	; 1
    5e7a:	10 e0       	ldi	r17, 0x00	; 0
    5e7c:	41 2c       	mov	r4, r1
    5e7e:	51 2c       	mov	r5, r1
    5e80:	32 01       	movw	r6, r4
    5e82:	a6 cf       	rjmp	.-180    	; 0x5dd0 <nvm_user_sig_write_buffer+0x3e>
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
		}
	}
	// Write flash buffer
	if (b_flag_erase) {
    5e84:	22 20       	and	r2, r2
    5e86:	59 f0       	breq	.+22     	; 0x5e9e <nvm_user_sig_write_buffer+0x10c>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5e88:	e0 ec       	ldi	r30, 0xC0	; 192
    5e8a:	f1 e0       	ldi	r31, 0x01	; 1
    5e8c:	87 85       	ldd	r24, Z+15	; 0x0f
    5e8e:	88 23       	and	r24, r24
    5e90:	ec f3       	brlt	.-6      	; 0x5e8c <nvm_user_sig_write_buffer+0xfa>
 * parameters are needed.
 */
static inline void nvm_flash_erase_user_section(void)
{
	nvm_wait_until_ready();
	nvm_common_spm(0, NVM_CMD_ERASE_USER_SIG_ROW_gc);
    5e92:	48 e1       	ldi	r20, 0x18	; 24
    5e94:	60 e0       	ldi	r22, 0x00	; 0
    5e96:	70 e0       	ldi	r23, 0x00	; 0
    5e98:	cb 01       	movw	r24, r22
    5e9a:	0f 94 0a 00 	call	0x20014	; 0x20014 <nvm_common_spm>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5e9e:	e0 ec       	ldi	r30, 0xC0	; 192
    5ea0:	f1 e0       	ldi	r31, 0x01	; 1
    5ea2:	87 85       	ldd	r24, Z+15	; 0x0f
    5ea4:	88 23       	and	r24, r24
    5ea6:	ec f3       	brlt	.-6      	; 0x5ea2 <nvm_user_sig_write_buffer+0x110>
 * parameters are needed.
 */
static inline void nvm_flash_write_user_page(void)
{
	nvm_wait_until_ready();
	nvm_common_spm(0, NVM_CMD_WRITE_USER_SIG_ROW_gc);
    5ea8:	4a e1       	ldi	r20, 0x1A	; 26
    5eaa:	60 e0       	ldi	r22, 0x00	; 0
    5eac:	70 e0       	ldi	r23, 0x00	; 0
    5eae:	cb 01       	movw	r24, r22
    5eb0:	0f 94 0a 00 	call	0x20014	; 0x20014 <nvm_common_spm>
		nvm_flash_erase_user_section();
	}
	nvm_flash_write_user_page();
}
    5eb4:	24 96       	adiw	r28, 0x04	; 4
    5eb6:	cd bf       	out	0x3d, r28	; 61
    5eb8:	de bf       	out	0x3e, r29	; 62
    5eba:	df 91       	pop	r29
    5ebc:	cf 91       	pop	r28
    5ebe:	1f 91       	pop	r17
    5ec0:	0f 91       	pop	r16
    5ec2:	ff 90       	pop	r15
    5ec4:	ef 90       	pop	r14
    5ec6:	df 90       	pop	r13
    5ec8:	cf 90       	pop	r12
    5eca:	bf 90       	pop	r11
    5ecc:	af 90       	pop	r10
    5ece:	9f 90       	pop	r9
    5ed0:	8f 90       	pop	r8
    5ed2:	7f 90       	pop	r7
    5ed4:	6f 90       	pop	r6
    5ed6:	5f 90       	pop	r5
    5ed8:	4f 90       	pop	r4
    5eda:	3f 90       	pop	r3
    5edc:	2f 90       	pop	r2
    5ede:	08 95       	ret

00005ee0 <nvm_flash_erase_and_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_flash_erase_and_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    5ee0:	2f 92       	push	r2
    5ee2:	3f 92       	push	r3
    5ee4:	4f 92       	push	r4
    5ee6:	5f 92       	push	r5
    5ee8:	6f 92       	push	r6
    5eea:	7f 92       	push	r7
    5eec:	8f 92       	push	r8
    5eee:	9f 92       	push	r9
    5ef0:	af 92       	push	r10
    5ef2:	bf 92       	push	r11
    5ef4:	cf 92       	push	r12
    5ef6:	df 92       	push	r13
    5ef8:	ef 92       	push	r14
    5efa:	ff 92       	push	r15
    5efc:	0f 93       	push	r16
    5efe:	1f 93       	push	r17
    5f00:	cf 93       	push	r28
    5f02:	df 93       	push	r29
    5f04:	cd b7       	in	r28, 0x3d	; 61
    5f06:	de b7       	in	r29, 0x3e	; 62
    5f08:	2a 97       	sbiw	r28, 0x0a	; 10
    5f0a:	cd bf       	out	0x3d, r28	; 61
    5f0c:	de bf       	out	0x3e, r29	; 62
    5f0e:	2b 01       	movw	r4, r22
    5f10:	3c 01       	movw	r6, r24
    5f12:	1a 01       	movw	r2, r20
    5f14:	59 01       	movw	r10, r18
	uint16_t page_address;
	uint16_t opt_address = (uint16_t)address;
#endif

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);
    5f16:	dc 01       	movw	r26, r24
    5f18:	cb 01       	movw	r24, r22
    5f1a:	88 27       	eor	r24, r24
    5f1c:	9e 7f       	andi	r25, 0xFE	; 254
    5f1e:	8f 83       	std	Y+7, r24	; 0x07
    5f20:	98 87       	std	Y+8, r25	; 0x08
    5f22:	a9 87       	std	Y+9, r26	; 0x09
    5f24:	ba 87       	std	Y+10, r27	; 0x0a

	// For each page
	while ( len ) {
    5f26:	23 2b       	or	r18, r19
    5f28:	09 f4       	brne	.+2      	; 0x5f2c <nvm_flash_erase_and_write_buffer+0x4c>
    5f2a:	8d c0       	rjmp	.+282    	; 0x6046 <nvm_flash_erase_and_write_buffer+0x166>
				w_value = nvm_flash_read_word(page_address);
				if (w_value!=0xFFFF) {
					b_flag_erase = true; // The page is not empty
				}
			}else{
				w_value = 0xFFFF;
    5f2c:	88 24       	eor	r8, r8
    5f2e:	8a 94       	dec	r8
    5f30:	98 2c       	mov	r9, r8
    5f32:	04 c0       	rjmp	.+8      	; 0x5f3c <nvm_flash_erase_and_write_buffer+0x5c>
    5f34:	cf 82       	std	Y+7, r12	; 0x07
    5f36:	d8 86       	std	Y+8, r13	; 0x08
    5f38:	e9 86       	std	Y+9, r14	; 0x09
    5f3a:	fa 86       	std	Y+10, r15	; 0x0a
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    5f3c:	80 91 cf 01 	lds	r24, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
    5f40:	88 23       	and	r24, r24
    5f42:	e4 f3       	brlt	.-8      	; 0x5f3c <nvm_flash_erase_and_write_buffer+0x5c>
    5f44:	8f 81       	ldd	r24, Y+7	; 0x07
    5f46:	98 85       	ldd	r25, Y+8	; 0x08
    5f48:	a9 85       	ldd	r26, Y+9	; 0x09
    5f4a:	ba 85       	ldd	r27, Y+10	; 0x0a
    5f4c:	9e 5f       	subi	r25, 0xFE	; 254
    5f4e:	af 4f       	sbci	r26, 0xFF	; 255
    5f50:	bf 4f       	sbci	r27, 0xFF	; 255
    5f52:	8b 83       	std	Y+3, r24	; 0x03
    5f54:	9c 83       	std	Y+4, r25	; 0x04
    5f56:	ad 83       	std	Y+5, r26	; 0x05
    5f58:	be 83       	std	Y+6, r27	; 0x06
    5f5a:	cf 80       	ldd	r12, Y+7	; 0x07
    5f5c:	d8 84       	ldd	r13, Y+8	; 0x08
    5f5e:	e9 84       	ldd	r14, Y+9	; 0x09
    5f60:	fa 84       	ldd	r15, Y+10	; 0x0a
    5f62:	10 e0       	ldi	r17, 0x00	; 0
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
			if (b_blank_check) {
    5f64:	00 23       	and	r16, r16
    5f66:	61 f0       	breq	.+24     	; 0x5f80 <nvm_flash_erase_and_write_buffer+0xa0>
 * \return Word from program memory
 */
static inline uint16_t nvm_flash_read_word(flash_addr_t addr)
{
#if defined(__GNUC__)
	return pgm_read_word_far(addr);
    5f68:	0b b6       	in	r0, 0x3b	; 59
    5f6a:	eb be       	out	0x3b, r14	; 59
    5f6c:	f6 01       	movw	r30, r12
    5f6e:	87 91       	elpm	r24, Z+
    5f70:	96 91       	elpm	r25, Z
    5f72:	0b be       	out	0x3b, r0	; 59
				// Read flash to know if the erase command is mandatory
				w_value = nvm_flash_read_word(page_address);
    5f74:	89 83       	std	Y+1, r24	; 0x01
    5f76:	9a 83       	std	Y+2, r25	; 0x02
				if (w_value!=0xFFFF) {
    5f78:	01 96       	adiw	r24, 0x01	; 1
    5f7a:	21 f0       	breq	.+8      	; 0x5f84 <nvm_flash_erase_and_write_buffer+0xa4>
					b_flag_erase = true; // The page is not empty
    5f7c:	11 e0       	ldi	r17, 0x01	; 1
    5f7e:	02 c0       	rjmp	.+4      	; 0x5f84 <nvm_flash_erase_and_write_buffer+0xa4>
				}
			}else{
				w_value = 0xFFFF;
    5f80:	89 82       	std	Y+1, r8	; 0x01
    5f82:	9a 82       	std	Y+2, r9	; 0x02
			}

			// Update flash buffer
			if (len) {
    5f84:	a1 14       	cp	r10, r1
    5f86:	b1 04       	cpc	r11, r1
    5f88:	61 f1       	breq	.+88     	; 0x5fe2 <nvm_flash_erase_and_write_buffer+0x102>
				if (opt_address == page_address) {
    5f8a:	c4 14       	cp	r12, r4
    5f8c:	d5 04       	cpc	r13, r5
    5f8e:	e6 04       	cpc	r14, r6
    5f90:	f7 04       	cpc	r15, r7
    5f92:	79 f4       	brne	.+30     	; 0x5fb2 <nvm_flash_erase_and_write_buffer+0xd2>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
    5f94:	b1 e0       	ldi	r27, 0x01	; 1
    5f96:	ab 1a       	sub	r10, r27
    5f98:	b1 08       	sbc	r11, r1
					opt_address++;
    5f9a:	ef ef       	ldi	r30, 0xFF	; 255
    5f9c:	4e 1a       	sub	r4, r30
    5f9e:	5e 0a       	sbc	r5, r30
    5fa0:	6e 0a       	sbc	r6, r30
    5fa2:	7e 0a       	sbc	r7, r30
					LSB(w_value)=*(uint8_t*)buf;
    5fa4:	d1 01       	movw	r26, r2
    5fa6:	8d 91       	ld	r24, X+
    5fa8:	1d 01       	movw	r2, r26
    5faa:	89 83       	std	Y+1, r24	; 0x01
					buf=(uint8_t*)buf+1;
				}
			}
			if (len) {
    5fac:	a1 14       	cp	r10, r1
    5fae:	b1 04       	cpc	r11, r1
    5fb0:	c1 f0       	breq	.+48     	; 0x5fe2 <nvm_flash_erase_and_write_buffer+0x102>
				if (opt_address == (page_address+1)) {
    5fb2:	d7 01       	movw	r26, r14
    5fb4:	c6 01       	movw	r24, r12
    5fb6:	01 96       	adiw	r24, 0x01	; 1
    5fb8:	a1 1d       	adc	r26, r1
    5fba:	b1 1d       	adc	r27, r1
    5fbc:	84 15       	cp	r24, r4
    5fbe:	95 05       	cpc	r25, r5
    5fc0:	a6 05       	cpc	r26, r6
    5fc2:	b7 05       	cpc	r27, r7
    5fc4:	71 f4       	brne	.+28     	; 0x5fe2 <nvm_flash_erase_and_write_buffer+0x102>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
    5fc6:	b1 e0       	ldi	r27, 0x01	; 1
    5fc8:	ab 1a       	sub	r10, r27
    5fca:	b1 08       	sbc	r11, r1
					opt_address++;
    5fcc:	26 01       	movw	r4, r12
    5fce:	37 01       	movw	r6, r14
    5fd0:	e2 e0       	ldi	r30, 0x02	; 2
    5fd2:	4e 0e       	add	r4, r30
    5fd4:	51 1c       	adc	r5, r1
    5fd6:	61 1c       	adc	r6, r1
    5fd8:	71 1c       	adc	r7, r1
					MSB(w_value)=*(uint8_t*)buf;
    5fda:	d1 01       	movw	r26, r2
    5fdc:	8d 91       	ld	r24, X+
    5fde:	1d 01       	movw	r2, r26
    5fe0:	8a 83       	std	Y+2, r24	; 0x02
					buf=(uint8_t*)buf+1;
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_address,w_value);
    5fe2:	49 81       	ldd	r20, Y+1	; 0x01
    5fe4:	5a 81       	ldd	r21, Y+2	; 0x02
    5fe6:	c7 01       	movw	r24, r14
    5fe8:	b6 01       	movw	r22, r12
    5fea:	0f 94 19 00 	call	0x20032	; 0x20032 <nvm_flash_load_word_to_buffer>
			page_address+=2;
    5fee:	b2 e0       	ldi	r27, 0x02	; 2
    5ff0:	cb 0e       	add	r12, r27
    5ff2:	d1 1c       	adc	r13, r1
    5ff4:	e1 1c       	adc	r14, r1
    5ff6:	f1 1c       	adc	r15, r1
	// For each page
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
    5ff8:	8b 81       	ldd	r24, Y+3	; 0x03
    5ffa:	9c 81       	ldd	r25, Y+4	; 0x04
    5ffc:	ad 81       	ldd	r26, Y+5	; 0x05
    5ffe:	be 81       	ldd	r27, Y+6	; 0x06
    6000:	c8 16       	cp	r12, r24
    6002:	d9 06       	cpc	r13, r25
    6004:	ea 06       	cpc	r14, r26
    6006:	fb 06       	cpc	r15, r27
    6008:	09 f0       	breq	.+2      	; 0x600c <nvm_flash_erase_and_write_buffer+0x12c>
    600a:	ac cf       	rjmp	.-168    	; 0x5f64 <nvm_flash_erase_and_write_buffer+0x84>
			nvm_flash_load_word_to_buffer(page_address,w_value);
			page_address+=2;
		}

		// Write flash buffer
		if (b_flag_erase) {
    600c:	11 23       	and	r17, r17
    600e:	61 f0       	breq	.+24     	; 0x6028 <nvm_flash_erase_and_write_buffer+0x148>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
    6010:	6f 81       	ldd	r22, Y+7	; 0x07
    6012:	78 85       	ldd	r23, Y+8	; 0x08
    6014:	89 85       	ldd	r24, Y+9	; 0x09
    6016:	9a 85       	ldd	r25, Y+10	; 0x0a
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    6018:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
    601c:	22 23       	and	r18, r18
    601e:	e4 f3       	brlt	.-8      	; 0x6018 <nvm_flash_erase_and_write_buffer+0x138>
 * \param page_addr Byte address to the page to delete
 */
static inline void nvm_flash_atomic_write_app_page(flash_addr_t page_addr)
{
	nvm_wait_until_ready();
	nvm_common_spm(page_addr, NVM_CMD_ERASE_WRITE_APP_PAGE_gc);
    6020:	45 e2       	ldi	r20, 0x25	; 37
    6022:	0f 94 0a 00 	call	0x20014	; 0x20014 <nvm_common_spm>
    6026:	0b c0       	rjmp	.+22     	; 0x603e <nvm_flash_erase_and_write_buffer+0x15e>
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
    6028:	6f 81       	ldd	r22, Y+7	; 0x07
    602a:	78 85       	ldd	r23, Y+8	; 0x08
    602c:	89 85       	ldd	r24, Y+9	; 0x09
    602e:	9a 85       	ldd	r25, Y+10	; 0x0a
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    6030:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
    6034:	22 23       	and	r18, r18
    6036:	e4 f3       	brlt	.-8      	; 0x6030 <nvm_flash_erase_and_write_buffer+0x150>
 * \param page_addr Byte address to the page to delete
 */
static inline void nvm_flash_split_write_app_page(flash_addr_t page_addr)
{
	nvm_wait_until_ready();
	nvm_common_spm(page_addr, NVM_CMD_WRITE_APP_PAGE_gc);
    6038:	44 e2       	ldi	r20, 0x24	; 36
    603a:	0f 94 0a 00 	call	0x20014	; 0x20014 <nvm_common_spm>

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);

	// For each page
	while ( len ) {
    603e:	a1 14       	cp	r10, r1
    6040:	b1 04       	cpc	r11, r1
    6042:	09 f0       	breq	.+2      	; 0x6046 <nvm_flash_erase_and_write_buffer+0x166>
    6044:	77 cf       	rjmp	.-274    	; 0x5f34 <nvm_flash_erase_and_write_buffer+0x54>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
		}
	}
}
    6046:	2a 96       	adiw	r28, 0x0a	; 10
    6048:	cd bf       	out	0x3d, r28	; 61
    604a:	de bf       	out	0x3e, r29	; 62
    604c:	df 91       	pop	r29
    604e:	cf 91       	pop	r28
    6050:	1f 91       	pop	r17
    6052:	0f 91       	pop	r16
    6054:	ff 90       	pop	r15
    6056:	ef 90       	pop	r14
    6058:	df 90       	pop	r13
    605a:	cf 90       	pop	r12
    605c:	bf 90       	pop	r11
    605e:	af 90       	pop	r10
    6060:	9f 90       	pop	r9
    6062:	8f 90       	pop	r8
    6064:	7f 90       	pop	r7
    6066:	6f 90       	pop	r6
    6068:	5f 90       	pop	r5
    606a:	4f 90       	pop	r4
    606c:	3f 90       	pop	r3
    606e:	2f 90       	pop	r2
    6070:	08 95       	ret

00006072 <nvm_fuses_read>:
 * \param fuse Fuse byte to read.
 *
 * \return  Byte value of fuse.
 */
uint8_t nvm_fuses_read(enum fuse_byte_t fuse)
{
    6072:	1f 93       	push	r17
    6074:	cf 93       	push	r28
    6076:	df 93       	push	r29
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    6078:	e0 ec       	ldi	r30, 0xC0	; 192
    607a:	f1 e0       	ldi	r31, 0x01	; 1
    607c:	97 85       	ldd	r25, Z+15	; 0x0f
    607e:	99 23       	and	r25, r25
    6080:	ec f3       	brlt	.-6      	; 0x607c <nvm_fuses_read+0xa>
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Set address
	NVM.ADDR0 = fuse;
    6082:	c0 ec       	ldi	r28, 0xC0	; 192
    6084:	d1 e0       	ldi	r29, 0x01	; 1
    6086:	88 83       	st	Y, r24
 */
static inline void nvm_issue_command(NVM_CMD_t nvm_command)
{
	uint8_t old_cmd;

	old_cmd = NVM.CMD;
    6088:	1a 85       	ldd	r17, Y+10	; 0x0a
	NVM.CMD = nvm_command;
    608a:	87 e0       	ldi	r24, 0x07	; 7
    608c:	8a 87       	std	Y+10, r24	; 0x0a
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    608e:	61 e0       	ldi	r22, 0x01	; 1
    6090:	8b ec       	ldi	r24, 0xCB	; 203
    6092:	91 e0       	ldi	r25, 0x01	; 1
    6094:	0e 94 5c 30 	call	0x60b8	; 0x60b8 <ccp_write_io>
	NVM.CMD = old_cmd;
    6098:	1a 87       	std	Y+10, r17	; 0x0a

	// Issue READ_FUSES command
	nvm_issue_command(NVM_CMD_READ_FUSES_gc);

	return NVM.DATA0;
    609a:	8c 81       	ldd	r24, Y+4	; 0x04
}
    609c:	df 91       	pop	r29
    609e:	cf 91       	pop	r28
    60a0:	1f 91       	pop	r17
    60a2:	08 95       	ret

000060a4 <nvm_read_byte>:
    60a4:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
    60a8:	e6 2f       	mov	r30, r22
    60aa:	f7 2f       	mov	r31, r23
    60ac:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
    60b0:	84 91       	lpm	r24, Z
    60b2:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
    60b6:	08 95       	ret

000060b8 <ccp_write_io>:
    60b8:	1b be       	out	0x3b, r1	; 59
    60ba:	fc 01       	movw	r30, r24
    60bc:	28 ed       	ldi	r18, 0xD8	; 216
    60be:	24 bf       	out	0x34, r18	; 52
    60c0:	60 83       	st	Z, r22
    60c2:	08 95       	ret

000060c4 <board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	PORTA_DIR = 0;//set all IO's to input
    60c4:	10 92 00 06 	sts	0x0600, r1	; 0x800600 <__TEXT_REGION_LENGTH__+0x700600>
	PORTB_DIR = 0;//set all IO's to input
    60c8:	10 92 20 06 	sts	0x0620, r1	; 0x800620 <__TEXT_REGION_LENGTH__+0x700620>
	PORTC_DIR = (1<<4)|(1<<5)|(1<<7); //set SS, MOSI and SPCK as output
    60cc:	80 eb       	ldi	r24, 0xB0	; 176
    60ce:	80 93 40 06 	sts	0x0640, r24	; 0x800640 <__TEXT_REGION_LENGTH__+0x700640>
	PORTD_DIR = (1<<0)|(1<<1)|(1<<3)|(1<<4); //set CAN and Ethernet SS and TXD2 as output
    60d2:	9b e1       	ldi	r25, 0x1B	; 27
    60d4:	90 93 60 06 	sts	0x0660, r25	; 0x800660 <__TEXT_REGION_LENGTH__+0x700660>
	PORTE_DIR = (1<<4)|(1<<5)|(1<<7); //set DE, RE and TXD1 as output
    60d8:	80 93 80 06 	sts	0x0680, r24	; 0x800680 <__TEXT_REGION_LENGTH__+0x700680>
	PORTF_DIR = (1<<3)|(1<<4)|(1<<5); //set DE, RE and TXD1 as output
    60dc:	88 e3       	ldi	r24, 0x38	; 56
    60de:	80 93 a0 06 	sts	0x06A0, r24	; 0x8006a0 <__TEXT_REGION_LENGTH__+0x7006a0>
	PORTH_DIR = (1<<4)|(1<<5); //set LED1 and LED2 as output
    60e2:	80 e3       	ldi	r24, 0x30	; 48
    60e4:	80 93 e0 06 	sts	0x06E0, r24	; 0x8006e0 <__TEXT_REGION_LENGTH__+0x7006e0>
	PORTJ_DIR = 0;//set all IO's to input
    60e8:	10 92 00 07 	sts	0x0700, r1	; 0x800700 <__TEXT_REGION_LENGTH__+0x700700>
	PORTK_DIR = 0;//set all IO's to input
    60ec:	10 92 20 07 	sts	0x0720, r1	; 0x800720 <__TEXT_REGION_LENGTH__+0x700720>
	PORTQ_DIR = (1<<0)|(1<<1)|(1<<2)|(1<<3); //set relays to output
    60f0:	8f e0       	ldi	r24, 0x0F	; 15
    60f2:	80 93 c0 07 	sts	0x07C0, r24	; 0x8007c0 <__TEXT_REGION_LENGTH__+0x7007c0>
	PORTR_DIR = (1<<0)|(1<<1); //set relays to output
    60f6:	83 e0       	ldi	r24, 0x03	; 3
    60f8:	80 93 e0 07 	sts	0x07E0, r24	; 0x8007e0 <__TEXT_REGION_LENGTH__+0x7007e0>
	

	PORTA_PIN0CTRL = (1<<PORT_OPC0_bp )|(1<<PORT_OPC1_bp);
    60fc:	88 e1       	ldi	r24, 0x18	; 24
    60fe:	80 93 10 06 	sts	0x0610, r24	; 0x800610 <__TEXT_REGION_LENGTH__+0x700610>
    6102:	08 95       	ret

00006104 <__mulsi3>:
    6104:	db 01       	movw	r26, r22
    6106:	8f 93       	push	r24
    6108:	9f 93       	push	r25
    610a:	0e 94 22 31 	call	0x6244	; 0x6244 <__muluhisi3>
    610e:	bf 91       	pop	r27
    6110:	af 91       	pop	r26
    6112:	a2 9f       	mul	r26, r18
    6114:	80 0d       	add	r24, r0
    6116:	91 1d       	adc	r25, r1
    6118:	a3 9f       	mul	r26, r19
    611a:	90 0d       	add	r25, r0
    611c:	b2 9f       	mul	r27, r18
    611e:	90 0d       	add	r25, r0
    6120:	11 24       	eor	r1, r1
    6122:	08 95       	ret

00006124 <__udivmodhi4>:
    6124:	aa 1b       	sub	r26, r26
    6126:	bb 1b       	sub	r27, r27
    6128:	51 e1       	ldi	r21, 0x11	; 17
    612a:	07 c0       	rjmp	.+14     	; 0x613a <__udivmodhi4_ep>

0000612c <__udivmodhi4_loop>:
    612c:	aa 1f       	adc	r26, r26
    612e:	bb 1f       	adc	r27, r27
    6130:	a6 17       	cp	r26, r22
    6132:	b7 07       	cpc	r27, r23
    6134:	10 f0       	brcs	.+4      	; 0x613a <__udivmodhi4_ep>
    6136:	a6 1b       	sub	r26, r22
    6138:	b7 0b       	sbc	r27, r23

0000613a <__udivmodhi4_ep>:
    613a:	88 1f       	adc	r24, r24
    613c:	99 1f       	adc	r25, r25
    613e:	5a 95       	dec	r21
    6140:	a9 f7       	brne	.-22     	; 0x612c <__udivmodhi4_loop>
    6142:	80 95       	com	r24
    6144:	90 95       	com	r25
    6146:	bc 01       	movw	r22, r24
    6148:	cd 01       	movw	r24, r26
    614a:	08 95       	ret

0000614c <__divmodhi4>:
    614c:	97 fb       	bst	r25, 7
    614e:	07 2e       	mov	r0, r23
    6150:	16 f4       	brtc	.+4      	; 0x6156 <__divmodhi4+0xa>
    6152:	00 94       	com	r0
    6154:	07 d0       	rcall	.+14     	; 0x6164 <__divmodhi4_neg1>
    6156:	77 fd       	sbrc	r23, 7
    6158:	09 d0       	rcall	.+18     	; 0x616c <__divmodhi4_neg2>
    615a:	0e 94 92 30 	call	0x6124	; 0x6124 <__udivmodhi4>
    615e:	07 fc       	sbrc	r0, 7
    6160:	05 d0       	rcall	.+10     	; 0x616c <__divmodhi4_neg2>
    6162:	3e f4       	brtc	.+14     	; 0x6172 <__divmodhi4_exit>

00006164 <__divmodhi4_neg1>:
    6164:	90 95       	com	r25
    6166:	81 95       	neg	r24
    6168:	9f 4f       	sbci	r25, 0xFF	; 255
    616a:	08 95       	ret

0000616c <__divmodhi4_neg2>:
    616c:	70 95       	com	r23
    616e:	61 95       	neg	r22
    6170:	7f 4f       	sbci	r23, 0xFF	; 255

00006172 <__divmodhi4_exit>:
    6172:	08 95       	ret

00006174 <__udivmodsi4>:
    6174:	a1 e2       	ldi	r26, 0x21	; 33
    6176:	1a 2e       	mov	r1, r26
    6178:	aa 1b       	sub	r26, r26
    617a:	bb 1b       	sub	r27, r27
    617c:	fd 01       	movw	r30, r26
    617e:	0d c0       	rjmp	.+26     	; 0x619a <__udivmodsi4_ep>

00006180 <__udivmodsi4_loop>:
    6180:	aa 1f       	adc	r26, r26
    6182:	bb 1f       	adc	r27, r27
    6184:	ee 1f       	adc	r30, r30
    6186:	ff 1f       	adc	r31, r31
    6188:	a2 17       	cp	r26, r18
    618a:	b3 07       	cpc	r27, r19
    618c:	e4 07       	cpc	r30, r20
    618e:	f5 07       	cpc	r31, r21
    6190:	20 f0       	brcs	.+8      	; 0x619a <__udivmodsi4_ep>
    6192:	a2 1b       	sub	r26, r18
    6194:	b3 0b       	sbc	r27, r19
    6196:	e4 0b       	sbc	r30, r20
    6198:	f5 0b       	sbc	r31, r21

0000619a <__udivmodsi4_ep>:
    619a:	66 1f       	adc	r22, r22
    619c:	77 1f       	adc	r23, r23
    619e:	88 1f       	adc	r24, r24
    61a0:	99 1f       	adc	r25, r25
    61a2:	1a 94       	dec	r1
    61a4:	69 f7       	brne	.-38     	; 0x6180 <__udivmodsi4_loop>
    61a6:	60 95       	com	r22
    61a8:	70 95       	com	r23
    61aa:	80 95       	com	r24
    61ac:	90 95       	com	r25
    61ae:	9b 01       	movw	r18, r22
    61b0:	ac 01       	movw	r20, r24
    61b2:	bd 01       	movw	r22, r26
    61b4:	cf 01       	movw	r24, r30
    61b6:	08 95       	ret

000061b8 <__divmodsi4>:
    61b8:	05 2e       	mov	r0, r21
    61ba:	97 fb       	bst	r25, 7
    61bc:	1e f4       	brtc	.+6      	; 0x61c4 <__divmodsi4+0xc>
    61be:	00 94       	com	r0
    61c0:	0e 94 f3 30 	call	0x61e6	; 0x61e6 <__negsi2>
    61c4:	57 fd       	sbrc	r21, 7
    61c6:	07 d0       	rcall	.+14     	; 0x61d6 <__divmodsi4_neg2>
    61c8:	0e 94 ba 30 	call	0x6174	; 0x6174 <__udivmodsi4>
    61cc:	07 fc       	sbrc	r0, 7
    61ce:	03 d0       	rcall	.+6      	; 0x61d6 <__divmodsi4_neg2>
    61d0:	4e f4       	brtc	.+18     	; 0x61e4 <__divmodsi4_exit>
    61d2:	0c 94 f3 30 	jmp	0x61e6	; 0x61e6 <__negsi2>

000061d6 <__divmodsi4_neg2>:
    61d6:	50 95       	com	r21
    61d8:	40 95       	com	r20
    61da:	30 95       	com	r19
    61dc:	21 95       	neg	r18
    61de:	3f 4f       	sbci	r19, 0xFF	; 255
    61e0:	4f 4f       	sbci	r20, 0xFF	; 255
    61e2:	5f 4f       	sbci	r21, 0xFF	; 255

000061e4 <__divmodsi4_exit>:
    61e4:	08 95       	ret

000061e6 <__negsi2>:
    61e6:	90 95       	com	r25
    61e8:	80 95       	com	r24
    61ea:	70 95       	com	r23
    61ec:	61 95       	neg	r22
    61ee:	7f 4f       	sbci	r23, 0xFF	; 255
    61f0:	8f 4f       	sbci	r24, 0xFF	; 255
    61f2:	9f 4f       	sbci	r25, 0xFF	; 255
    61f4:	08 95       	ret

000061f6 <__tablejump2__>:
    61f6:	ee 0f       	add	r30, r30
    61f8:	ff 1f       	adc	r31, r31
    61fa:	88 1f       	adc	r24, r24
    61fc:	8b bf       	out	0x3b, r24	; 59
    61fe:	07 90       	elpm	r0, Z+
    6200:	f6 91       	elpm	r31, Z
    6202:	e0 2d       	mov	r30, r0
    6204:	1b be       	out	0x3b, r1	; 59
    6206:	19 94       	eijmp

00006208 <__mulhisi3>:
    6208:	0e 94 0c 31 	call	0x6218	; 0x6218 <__umulhisi3>
    620c:	33 23       	and	r19, r19
    620e:	12 f4       	brpl	.+4      	; 0x6214 <__mulhisi3+0xc>
    6210:	8a 1b       	sub	r24, r26
    6212:	9b 0b       	sbc	r25, r27
    6214:	0c 94 1d 31 	jmp	0x623a	; 0x623a <__usmulhisi3_tail>

00006218 <__umulhisi3>:
    6218:	a2 9f       	mul	r26, r18
    621a:	b0 01       	movw	r22, r0
    621c:	b3 9f       	mul	r27, r19
    621e:	c0 01       	movw	r24, r0
    6220:	a3 9f       	mul	r26, r19
    6222:	70 0d       	add	r23, r0
    6224:	81 1d       	adc	r24, r1
    6226:	11 24       	eor	r1, r1
    6228:	91 1d       	adc	r25, r1
    622a:	b2 9f       	mul	r27, r18
    622c:	70 0d       	add	r23, r0
    622e:	81 1d       	adc	r24, r1
    6230:	11 24       	eor	r1, r1
    6232:	91 1d       	adc	r25, r1
    6234:	08 95       	ret

00006236 <__usmulhisi3>:
    6236:	0e 94 0c 31 	call	0x6218	; 0x6218 <__umulhisi3>

0000623a <__usmulhisi3_tail>:
    623a:	b7 ff       	sbrs	r27, 7
    623c:	08 95       	ret
    623e:	82 1b       	sub	r24, r18
    6240:	93 0b       	sbc	r25, r19
    6242:	08 95       	ret

00006244 <__muluhisi3>:
    6244:	0e 94 0c 31 	call	0x6218	; 0x6218 <__umulhisi3>
    6248:	a5 9f       	mul	r26, r21
    624a:	90 0d       	add	r25, r0
    624c:	b4 9f       	mul	r27, r20
    624e:	90 0d       	add	r25, r0
    6250:	a4 9f       	mul	r26, r20
    6252:	80 0d       	add	r24, r0
    6254:	91 1d       	adc	r25, r1
    6256:	11 24       	eor	r1, r1
    6258:	08 95       	ret

0000625a <memcpy>:
    625a:	fb 01       	movw	r30, r22
    625c:	dc 01       	movw	r26, r24
    625e:	02 c0       	rjmp	.+4      	; 0x6264 <memcpy+0xa>
    6260:	01 90       	ld	r0, Z+
    6262:	0d 92       	st	X+, r0
    6264:	41 50       	subi	r20, 0x01	; 1
    6266:	50 40       	sbci	r21, 0x00	; 0
    6268:	d8 f7       	brcc	.-10     	; 0x6260 <memcpy+0x6>
    626a:	08 95       	ret

0000626c <_exit>:
    626c:	f8 94       	cli

0000626e <__stop_program>:
    626e:	ff cf       	rjmp	.-2      	; 0x626e <__stop_program>
