{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554177507328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554177507330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  2 00:58:27 2019 " "Processing started: Tue Apr  2 00:58:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554177507330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554177507330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map processor -c processor --generate_functional_sim_netlist " "Command: quartus_map processor -c processor --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554177507331 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554177507534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508027 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-SIMPLE " "Found design unit 1: reg-SIMPLE" {  } { { "reg.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508029 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-ckt " "Found design unit 1: mux1-ckt" {  } { { "mux1.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508030 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508031 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-ckt " "Found design unit 1: PC-ckt" {  } { { "PC.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508033 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SP-ckt " "Found design unit 1: SP-ckt" {  } { { "SP.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/SP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508034 ""} { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/SP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-ckt " "Found design unit 1: register_bank-ckt" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508035 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "B_ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file B_ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_ULA-ckt " "Found design unit 1: B_ULA-ckt" {  } { { "B_ULA.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508037 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_ULA " "Found entity 1: B_ULA" {  } { { "B_ULA.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul-SYN " "Found design unit 1: mul-SYN" {  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508038 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-SYN " "Found design unit 1: comp-SYN" {  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508040 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-ckt " "Found design unit 1: datapath-ckt" {  } { { "datapath.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508043 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unity-ckt " "Found design unit 1: control_unity-ckt" {  } { { "control_unity.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_unity.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508044 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unity " "Found entity 1: control_unity" {  } { { "control_unity.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_unity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_block-ckt " "Found design unit 1: control_block-ckt" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508045 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Found entity 1: control_block" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-SYN " "Found design unit 1: decode-SYN" {  } { { "decode.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/decode.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508048 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-ckt " "Found design unit 1: processor-ckt" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508050 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-ckt " "Found design unit 1: mux2-ckt" {  } { { "mux2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508051 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554177508133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram1 " "Elaborating entity \"ram\" for hierarchy \"ram:ram1\"" {  } { { "processor.vhd" "ram1" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508255 ""}  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554177508255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7l82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7l82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7l82 " "Found entity 1: altsyncram_7l82" {  } { { "db/altsyncram_7l82.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/altsyncram_7l82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7l82 ram:ram1\|altsyncram:altsyncram_component\|altsyncram_7l82:auto_generated " "Elaborating entity \"altsyncram_7l82\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_7l82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DPTH " "Elaborating entity \"datapath\" for hierarchy \"datapath:DPTH\"" {  } { { "processor.vhd" "DPTH" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:DPTH\|PC:ProCnt " "Elaborating entity \"PC\" for hierarchy \"datapath:DPTH\|PC:ProCnt\"" {  } { { "datapath.vhd" "ProCnt" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:DPTH\|PC:ProCnt\|reg:PC_reg " "Elaborating entity \"reg\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|reg:PC_reg\"" {  } { { "PC.vhd" "PC_reg" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:DPTH\|PC:ProCnt\|add:PC_adder " "Elaborating entity \"add\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\"" {  } { { "PC.vhd" "PC_adder" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.vhd" "LPM_ADD_SUB_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508375 ""}  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554177508375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_61h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_61h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_61h " "Found entity 1: add_sub_61h" {  } { { "db/add_sub_61h.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/add_sub_61h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_61h datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_61h:auto_generated " "Elaborating entity \"add_sub_61h\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_61h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 datapath:DPTH\|PC:ProCnt\|mux1:PC_mux " "Elaborating entity \"mux1\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|mux1:PC_mux\"" {  } { { "PC.vhd" "PC_mux" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP datapath:DPTH\|SP:Stack " "Elaborating entity \"SP\" for hierarchy \"datapath:DPTH\|SP:Stack\"" {  } { { "datapath.vhd" "Stack" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:DPTH\|mux2:MUX_MEM " "Elaborating entity \"mux2\" for hierarchy \"datapath:DPTH\|mux2:MUX_MEM\"" {  } { { "datapath.vhd" "MUX_MEM" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank datapath:DPTH\|register_bank:ABCD " "Elaborating entity \"register_bank\" for hierarchy \"datapath:DPTH\|register_bank:ABCD\"" {  } { { "datapath.vhd" "ABCD" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_ULA datapath:DPTH\|B_ULA:LULA " "Elaborating entity \"B_ULA\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\"" {  } { { "datapath.vhd" "LULA" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul datapath:DPTH\|B_ULA:LULA\|mul:mult " "Elaborating entity \"mul\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|mul:mult\"" {  } { { "B_ULA.vhd" "mult" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\"" {  } { { "mul.vhd" "lpm_mult_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\"" {  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508500 ""}  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554177508500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a8n " "Found entity 1: mult_a8n" {  } { { "db/mult_a8n.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/mult_a8n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_a8n datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated " "Elaborating entity \"mult_a8n\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp datapath:DPTH\|B_ULA:LULA\|comp:cmpa " "Elaborating entity \"comp\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\"" {  } { { "B_ULA.vhd" "cmpa" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp.vhd" "LPM_COMPARE_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508566 ""}  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554177508566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dhg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dhg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dhg " "Found entity 1: cmpr_dhg" {  } { { "db/cmpr_dhg.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/cmpr_dhg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dhg datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\|cmpr_dhg:auto_generated " "Elaborating entity \"cmpr_dhg\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\|cmpr_dhg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_block:ctr " "Elaborating entity \"control_block\" for hierarchy \"control_block:ctr\"" {  } { { "processor.vhd" "ctr" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508615 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(198) " "VHDL Process Statement warning at control_block.vhd(198): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508618 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(199) " "VHDL Process Statement warning at control_block.vhd(199): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508618 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(200) " "VHDL Process Statement warning at control_block.vhd(200): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508618 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(204) " "VHDL Process Statement warning at control_block.vhd(204): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508618 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(206) " "VHDL Process Statement warning at control_block.vhd(206): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508618 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(207) " "VHDL Process Statement warning at control_block.vhd(207): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508618 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(209) " "VHDL Process Statement warning at control_block.vhd(209): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508618 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(210) " "VHDL Process Statement warning at control_block.vhd(210): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508619 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(213) " "VHDL Process Statement warning at control_block.vhd(213): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508619 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(215) " "VHDL Process Statement warning at control_block.vhd(215): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508619 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(216) " "VHDL Process Statement warning at control_block.vhd(216): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508619 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(218) " "VHDL Process Statement warning at control_block.vhd(218): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508619 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(219) " "VHDL Process Statement warning at control_block.vhd(219): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508619 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(220) " "VHDL Process Statement warning at control_block.vhd(220): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508619 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(224) " "VHDL Process Statement warning at control_block.vhd(224): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508619 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(230) " "VHDL Process Statement warning at control_block.vhd(230): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508620 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(231) " "VHDL Process Statement warning at control_block.vhd(231): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508620 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(232) " "VHDL Process Statement warning at control_block.vhd(232): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508620 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(236) " "VHDL Process Statement warning at control_block.vhd(236): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508620 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(238) " "VHDL Process Statement warning at control_block.vhd(238): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508620 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(239) " "VHDL Process Statement warning at control_block.vhd(239): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508620 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(242) " "VHDL Process Statement warning at control_block.vhd(242): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508620 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(243) " "VHDL Process Statement warning at control_block.vhd(243): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508621 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(247) " "VHDL Process Statement warning at control_block.vhd(247): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508621 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2_out control_block.vhd(249) " "VHDL Process Statement warning at control_block.vhd(249): signal \"op2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508621 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1_out control_block.vhd(250) " "VHDL Process Statement warning at control_block.vhd(250): signal \"op1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508621 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(253) " "VHDL Process Statement warning at control_block.vhd(253): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508621 "|processor|control_block:ctr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_out control_block.vhd(257) " "VHDL Process Statement warning at control_block.vhd(257): signal \"op_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554177508621 "|processor|control_block:ctr"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux0\"" {  } { { "register_bank.vhd" "Mux0" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 37 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux1\"" {  } { { "register_bank.vhd" "Mux1" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 37 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux2\"" {  } { { "register_bank.vhd" "Mux2" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 37 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux3\"" {  } { { "register_bank.vhd" "Mux3" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 37 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux4\"" {  } { { "register_bank.vhd" "Mux4" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 37 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux5\"" {  } { { "register_bank.vhd" "Mux5" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 37 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux6\"" {  } { { "register_bank.vhd" "Mux6" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 37 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux7\"" {  } { { "register_bank.vhd" "Mux7" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 37 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux8\"" {  } { { "register_bank.vhd" "Mux8" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux9\"" {  } { { "register_bank.vhd" "Mux9" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux10\"" {  } { { "register_bank.vhd" "Mux10" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux11\"" {  } { { "register_bank.vhd" "Mux11" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux12\"" {  } { { "register_bank.vhd" "Mux12" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux13\"" {  } { { "register_bank.vhd" "Mux13" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux14\"" {  } { { "register_bank.vhd" "Mux14" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "datapath:DPTH\|register_bank:ABCD\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datapath:DPTH\|register_bank:ABCD\|Mux15\"" {  } { { "register_bank.vhd" "Mux15" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 38 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508729 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1554177508729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DPTH\|register_bank:ABCD\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"datapath:DPTH\|register_bank:ABCD\|lpm_mux:Mux0\"" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554177508766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DPTH\|register_bank:ABCD\|lpm_mux:Mux0 " "Instantiated megafunction \"datapath:DPTH\|register_bank:ABCD\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554177508767 ""}  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554177508767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554177508812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554177508812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554177508972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  2 00:58:28 2019 " "Processing ended: Tue Apr  2 00:58:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554177508972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554177508972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554177508972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554177508972 ""}
