
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./bp_be/src/v/bp_be_calculator/bp_be_pipe_mem.v Cov: 98% </h3>
<pre style="margin:0; padding:0 ">   1: /**</pre>
<pre style="margin:0; padding:0 ">   2:  *</pre>
<pre style="margin:0; padding:0 ">   3:  * Name:</pre>
<pre style="margin:0; padding:0 ">   4:  *   bp_be_pipe_mem.v</pre>
<pre style="margin:0; padding:0 ">   5:  * </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   6:  * Description:</pre>
<pre style="margin:0; padding:0 ">   7:  *   Pipeline for RISC-V memory instructions. This includes both int + float loads + stores.</pre>
<pre style="margin:0; padding:0 ">   8:  *</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9:  * Parameters:</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:  *   vaddr_width_p    -</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:  *</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12:  * Inputs:</pre>
<pre style="margin:0; padding:0 ">  13:  *   clk_i            -</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:  *   reset_i          -</pre>
<pre style="margin:0; padding:0 ">  15:  *</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:  *   decode_i         - All of the pipeline control information needed for a dispatched instruction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:  *   pc_i             - PC of the dispatched instruction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:  *   rs1_i            - Source register data for the dispatched instruction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:  *   rs2_i            - Source register data for the dispatched instruction</pre>
<pre style="margin:0; padding:0 ">  20:  *   imm_i            - Immediate data for the dispatched instruction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:  *   exc_i            - Exception information for a dispatched instruction</pre>
<pre style="margin:0; padding:0 ">  22:  *</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:  *   mem_resp_i       - Load / store response from the MMU.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:  *   mem_resp_v_i     - 'ready-then-valid' interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:  *   mem_resp_ready_o   - </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26: </pre>
<pre style="margin:0; padding:0 ">  27:  *</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:  * Outputs:</pre>
<pre style="margin:0; padding:0 ">  29:  *   mmu_cmd_o        -  Load / store command to the MMU</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:  *   mmu_cmd_v_o      -  'ready-then-valid' interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:  *   mmu_cmd_ready_i  - </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:  * </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:  *   data_o         - The calculated result of a load </pre>
<pre style="margin:0; padding:0 ">  34:  *   cache_miss_o     - Goes high when the result of the load or store is a cache miss </pre>
<pre style="margin:0; padding:0 ">  35:  *   </pre>
<pre style="margin:0; padding:0 ">  36:  * Keywords:</pre>
<pre style="margin:0; padding:0 ">  37:  *   calculator, mem, mmu, load, store, rv64i, rv64f</pre>
<pre style="margin:0; padding:0 ">  38:  *</pre>
<pre style="margin:0; padding:0 ">  39:  * Notes:</pre>
<pre style="margin:0; padding:0 ">  40:  *   </pre>
<pre style="margin:0; padding:0 ">  41:  */</pre>
<pre style="margin:0; padding:0 ">  42: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43: module bp_be_pipe_mem </pre>
<pre style="margin:0; padding:0 ">  44:  import bp_common_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  45:  import bp_common_aviary_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  46:  import bp_common_rv64_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  47:  import bp_be_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  48:  #(parameter bp_cfg_e cfg_p = e_bp_inv_cfg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:    `declare_bp_proc_params(cfg_p)</pre>
<pre id="id50" style="background-color: #FFB6C1; margin:0; padding:0 ">  50:    // Generated parameters</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:    , localparam decode_width_lp        = `bp_be_decode_width</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:    , localparam exception_width_lp     = `bp_be_exception_width</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:    , localparam mmu_cmd_width_lp       = `bp_be_mmu_cmd_width(vaddr_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:    , localparam csr_cmd_width_lp       = `bp_be_csr_cmd_width</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:    , localparam mem_resp_width_lp      = `bp_be_mem_resp_width(vaddr_width_p)</pre>
<pre style="margin:0; padding:0 ">  56: </pre>
<pre style="margin:0; padding:0 ">  57:    // From RISC-V specifications</pre>
<pre style="margin:0; padding:0 ">  58:    , localparam reg_data_width_lp = rv64_reg_data_width_gp</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:    )</pre>
<pre style="margin:0; padding:0 ">  60:   (input                                  clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:    , input                                reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62: </pre>
<pre style="margin:0; padding:0 ">  63:    , input                                kill_ex1_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:    , input                                kill_ex2_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:    , input                                kill_ex3_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66: </pre>
<pre style="margin:0; padding:0 ">  67:    , input [decode_width_lp-1:0]          decode_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:    , input [vaddr_width_p-1:0]            pc_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:    , input [rv64_instr_width_gp-1:0]      instr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:    , input [reg_data_width_lp-1:0]        rs1_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:    , input [reg_data_width_lp-1:0]        rs2_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:    , input [reg_data_width_lp-1:0]        imm_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73: </pre>
<pre style="margin:0; padding:0 ">  74:    , output [mmu_cmd_width_lp-1:0]        mmu_cmd_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:    , output                               mmu_cmd_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:    , input                                mmu_cmd_ready_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77: </pre>
<pre style="margin:0; padding:0 ">  78:    , output [csr_cmd_width_lp-1:0]        csr_cmd_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:    , output                               csr_cmd_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:    , input                                csr_cmd_ready_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81: </pre>
<pre style="margin:0; padding:0 ">  82:    , input  [mem_resp_width_lp-1:0]       mem_resp_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:    , input                                mem_resp_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:    , output                               mem_resp_ready_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85: </pre>
<pre style="margin:0; padding:0 ">  86:    , output logic                              exc_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:    , output logic                              miss_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:    , output logic [reg_data_width_lp-1:0]      data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:    );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90: </pre>
<pre style="margin:0; padding:0 ">  91: // Declare parameterizable structs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92: `declare_bp_be_mmu_structs(vaddr_width_p, ppn_width_p, lce_sets_p, cce_block_width_p/8)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94: // Cast input and output ports </pre>
<pre style="margin:0; padding:0 ">  95: bp_be_decode_s    decode;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96: bp_be_mmu_cmd_s   mem1_cmd, mem3_cmd_li, mem3_cmd_lo, mem3_cmd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97: bp_be_csr_cmd_s   csr_cmd_li, csr_cmd_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98: bp_be_mem_resp_s  mem_resp;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99: rv64_instr_s      instr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101: assign decode = decode_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102: assign mem_resp = mem_resp_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103: assign csr_cmd_o = csr_cmd_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104: assign instr = instr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106: // Suppress unused signal warnings</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107: wire unused0 = kill_ex2_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109: logic csr_cmd_v_lo, mem1_cmd_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111: // Suppress unused signal warnings</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112: wire unused2 = mmu_cmd_ready_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113: wire unused3 = csr_cmd_ready_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115: assign data_o = mem_resp.data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117: bsg_shift_reg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:  #(.width_p(csr_cmd_width_lp)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:    ,.stages_p(2)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:    )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:  csr_shift_reg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   (.clk(clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:    ,.reset_i(reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:    ,.valid_i(decode.csr_v)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:    ,.data_i(csr_cmd_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:    ,.valid_o(csr_cmd_v_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:    ,.data_o(csr_cmd_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:    );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132: logic [reg_data_width_lp-1:0] offset;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133: </pre>
<pre style="margin:0; padding:0 "> 134: assign offset = decode.offset_sel ? '0 : imm_i[0+:vaddr_width_p];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136: assign mem1_cmd_v = decode.mem_v & ~kill_ex1_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137: always_comb </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:     mem1_cmd.mem_op   = decode.fu_op;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:     mem1_cmd.data     = rs2_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:     mem1_cmd.vaddr    = (mem1_cmd.mem_op == e_itlb_fill) ? pc_i : (rs1_i + offset);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   end</pre>
<pre style="margin:0; padding:0 "> 143: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144: assign csr_cmd_v_o = csr_cmd_v_lo & ~kill_ex3_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145: wire csr_imm_op = (decode.fu_op == e_csrrwi) </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:                   | (decode.fu_op == e_csrrsi) </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:                   | (decode.fu_op == e_csrrci);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148: always_comb</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:     csr_cmd_li.csr_op   = decode.fu_op;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:     csr_cmd_li.csr_addr = instr.fields.itype.imm12;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:     csr_cmd_li.data     = csr_imm_op ? imm_i : rs1_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   end</pre>
<pre style="margin:0; padding:0 "> 154: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155: // Output results of memory op</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156: assign exc_v_o            = mem_resp_v_i & mem_resp.exc_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157: assign miss_v_o           = mem_resp_v_i & mem_resp.miss_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158: assign mem_resp_ready_o   = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159: </pre>
<pre style="margin:0; padding:0 "> 160: // Set MMU cmd signal</pre>
<pre style="margin:0; padding:0 "> 161: assign mmu_cmd_v_o = mem1_cmd_v;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162: assign mmu_cmd_o = mem1_cmd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163: </pre>
<pre style="margin:0; padding:0 "> 164: endmodule : bp_be_pipe_mem</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165: </pre>
<pre style="margin:0; padding:0 "> 166: </pre>
</body>
</html>
