{"Source Block": ["oh/spi/hdl/spi_slave_regs.v@52:62@HdlIdDef", "   reg [7:0] \t   spi_status;\n   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   \n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   wire [63:0] \t   core_data;   \n   integer \t   i;\n\n   //#####################################\n   //# SPI DECODE\n"], "Clone Blocks": [["oh/spi/hdl/spi_slave_regs.v@49:59", "   \n   //regs\n   reg [7:0] \t   spi_config;\n   reg [7:0] \t   spi_status;\n   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   \n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   wire [63:0] \t   core_data;   \n   integer \t   i;\n"], ["oh/spi/hdl/spi_slave_regs.v@53:63", "   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   \n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   wire [63:0] \t   core_data;   \n   integer \t   i;\n\n   //#####################################\n   //# SPI DECODE\n   //#####################################\n"], ["oh/spi/hdl/spi_slave_regs.v@54:64", "   reg [7:0] \t   spi_psize;\n   \n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   wire [63:0] \t   core_data;   \n   integer \t   i;\n\n   //#####################################\n   //# SPI DECODE\n   //#####################################\n   \n"], ["oh/spi/hdl/spi_slave_regs.v@48:58", "   output \t   wait_out;     // 0   \n   \n   //regs\n   reg [7:0] \t   spi_config;\n   reg [7:0] \t   spi_status;\n   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   \n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   wire [63:0] \t   core_data;   \n"], ["oh/spi/hdl/spi_slave_regs.v@47:57", "   input [PW-1:0]  packet_in;    // writeback data\n   output \t   wait_out;     // 0   \n   \n   //regs\n   reg [7:0] \t   spi_config;\n   reg [7:0] \t   spi_status;\n   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   \n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n"], ["oh/spi/hdl/spi_slave_regs.v@51:61", "   reg [7:0] \t   spi_config;\n   reg [7:0] \t   spi_status;\n   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   \n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   wire [63:0] \t   core_data;   \n   integer \t   i;\n\n   //#####################################\n"]], "Diff Content": {"Delete": [], "Add": [[57, "   reg [511:0]     spi_regs;\n"]]}}