
*** Running vivado
    with args -log top_vga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_vga.tcl -notrace
Command: synth_design -top top_vga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga' [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/top_vga.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/clk_div.v:2]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/clk_div.v:2]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/h_counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (3#1) [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/h_counter.v:2]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/v_counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (4#1) [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/v_counter.v:2]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/vga_sync.v:2]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (5#1) [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/vga_sync.v:2]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen_ludo' [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/pixel_gen_ludo.v:2]
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WHITE bound to: 12'b111111111111 
	Parameter YELLOW bound to: 12'b111111110000 
	Parameter DGREEN bound to: 12'b000001010000 
	Parameter DBLUE bound to: 12'b000000000101 
	Parameter BROWN bound to: 12'b100001000000 
	Parameter BASE_X bound to: 167 - type: integer 
	Parameter BASE_Y bound to: 10 - type: integer 
	Parameter RAD bound to: 12 - type: integer 
	Parameter G1_X bound to: 411 - type: integer 
	Parameter G1_Y bound to: 81 - type: integer 
	Parameter G2_X bound to: 452 - type: integer 
	Parameter G2_Y bound to: 81 - type: integer 
	Parameter B1_X bound to: 289 - type: integer 
	Parameter B1_Y bound to: 448 - type: integer 
	Parameter B2_X bound to: 330 - type: integer 
	Parameter B2_Y bound to: 448 - type: integer 
	Parameter DICE_LEFT bound to: 540 - type: integer 
	Parameter DICE_TOP bound to: 390 - type: integer 
	Parameter DICE_SIZE bound to: 70 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen_ludo' (6#1) [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/pixel_gen_ludo.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_vga' (7#1) [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/sources_1/new/top_vga.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.910 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1024.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/subai/Ludo Final Base With Dice/Ludo Project.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1034.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1034.020 ; gain = 9.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1034.020 ; gain = 9.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1034.020 ; gain = 9.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1034.020 ; gain = 9.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 4     
	   4 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 36    
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: Generating DSP blue4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator blue4 is absorbed into DSP blue4.
DSP Report: operator blue4 is absorbed into DSP blue4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1034.020 ; gain = 9.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pixel_gen_ludo | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_ludo | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1053.512 ; gain = 28.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1054.254 ; gain = 29.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1086.082 ; gain = 61.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1092.863 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1092.863 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1092.863 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1092.863 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1092.863 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1092.863 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    79|
|3     |DSP48E1 |    18|
|4     |LUT1    |     8|
|5     |LUT2    |   240|
|6     |LUT3    |    87|
|7     |LUT4    |   132|
|8     |LUT5    |    56|
|9     |LUT6    |   139|
|10    |FDCE    |    22|
|11    |FDRE    |    37|
|12    |IBUF    |     2|
|13    |OBUF    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1092.863 ; gain = 67.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1092.863 ; gain = 58.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1092.863 ; gain = 67.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1092.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1098.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1098.070 ; gain = 73.160
INFO: [Common 17-1381] The checkpoint 'C:/Users/subai/Ludo Final Base With Dice/Ludo Project.runs/synth_1/top_vga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_utilization_synth.rpt -pb top_vga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 11:56:01 2025...
