// Seed: 2584928009
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output uwire id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input wand id_6
);
  logic id_8;
  ;
endmodule
module module_0 #(
    parameter id_1 = 32'd25,
    parameter id_2 = 32'd52,
    parameter id_5 = 32'd96
) (
    output wor id_0,
    input wire _id_1,
    input tri1 _id_2,
    output uwire id_3,
    output supply0 id_4
    , id_9,
    input tri1 module_1,
    output tri0 id_6,
    input wand id_7
);
  wire id_10;
  logic [id_1 : (  ~  id_5  )] id_11[1 : id_2  ==  1];
  assign id_10 = id_4++;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_2 = 0;
endmodule
