$date
	Tue Jun 08 23:33:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mynand_tb $end
$var wire 1 ! w2 $end
$var wire 1 " w1 $end
$var wire 1 # q $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module n1 $end
$var wire 1 $ a $end
$var wire 1 $ b $end
$var wire 1 " q $end
$upscope $end
$scope module n2 $end
$var wire 1 % a $end
$var wire 1 % b $end
$var wire 1 ! q $end
$upscope $end
$scope module n3 $end
$var wire 1 " a $end
$var wire 1 ! b $end
$var wire 1 # q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
1!
$end
#5
1#
0"
1$
#10
0!
1%
#15
1"
0$
#25
