vsim lib_BENCH.test_top
# vsim lib_BENCH.test_top 
# Start time: 17:07:52 on May 31,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_BENCH.test_top(test1)
# Loading lib_vhd.cordic(a)
# Loading lib_vhd.cell(a)
add wave -position insertpoint  \
sim:/test_top/C1/clk \
sim:/test_top/C1/reset_n \
sim:/test_top/C1/X \
sim:/test_top/C1/Y \
sim:/test_top/C1/Z
add wave -position insertpoint  \
sim:/test_top/C1/Z0 \
sim:/test_top/C1/Z1 \
sim:/test_top/C1/Z2 \
sim:/test_top/C1/Z3 \
sim:/test_top/C1/Z4 \
sim:/test_top/C1/Z5 \
sim:/test_top/C1/Z6
run -all
vsim lib_BENCH.test_cell
# End time: 17:16:49 on May 31,2017, Elapsed time: 0:08:57
# Errors: 0, Warnings: 0
# vsim lib_BENCH.test_cell 
# Start time: 17:16:49 on May 31,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_BENCH.test_cell(test1)
# Loading lib_vhd.cell(a)
add wave -position insertpoint sim:/test_cell/C1/*
run
run -all
# ** Fatal: (vsim-3734) Index value 180 is out of range 0 to 179.
#    Time: 3620 ns  Iteration: 0  Process: /test_cell/line__57 File: /home/floriant/Documents/Prj_conception/Design/bench/bench_cell.vhd
# Fatal error in Process line__57 at /home/floriant/Documents/Prj_conception/Design/bench/bench_cell.vhd line 60
# 
# HDL call sequence:
# Stopped at /home/floriant/Documents/Prj_conception/Design/bench/bench_cell.vhd 60 Process line__57
# 
ls
# bench
# config
# escou_compile_bench.sh
# Example
# libs
# modelsim.ini
# transcript
# vhd
# vsim.wlf
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:30:27 on Jun 01,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC
# -- Compiling entity test_TOP
# -- Compiling architecture test1 of test_TOP
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(19): near "port": (vcom-1576) expecting ';'.
# End time: 08:30:28 on Jun 01,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:30:45 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CELL
# -- Compiling architecture A of CELL
# End time: 08:30:45 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:30:48 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CORDIC_top
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(10): near "port": (vcom-1576) expecting ';'.
# End time: 08:30:48 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:31:14 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CORDIC_top
# -- Compiling architecture A of CORDIC_top
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(20): (vcom-1136) Unknown identifier "tan_i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(20): Bad resolution function (INTEGER) for type (error).
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(20): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 08:31:14 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:31:24 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CELL
# -- Compiling architecture A of CELL
# End time: 08:31:24 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:32:24 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CELL
# -- Compiling architecture A of CELL
# End time: 08:32:24 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:32:26 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CORDIC_top
# -- Compiling architecture A of CORDIC_top
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(66): (vcom-1136) Unknown identifier "tan_i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(66): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(78): Statement cannot be labeled.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(79): (vcom-1136) Unknown identifier "tan_i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(79): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(91): Statement cannot be labeled.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(92): (vcom-1136) Unknown identifier "tan_i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(92): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(104): Statement cannot be labeled.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(105): (vcom-1136) Unknown identifier "tan_i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(105): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(117): Statement cannot be labeled.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(118): (vcom-1136) Unknown identifier "tan_i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(118): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(130): Statement cannot be labeled.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(131): (vcom-1136) Unknown identifier "tan_i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(131): near "=>": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd(142): VHDL Compiler exiting
# End time: 08:32:27 on Jun 01,2017, Elapsed time: 0:00:01
# Errors: 18, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:36:12 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CORDIC_top
# -- Compiling architecture A of CORDIC_top
# End time: 08:36:12 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:36:16 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CELL
# -- Compiling architecture A of CELL
# End time: 08:36:16 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:36:20 on Jun 01,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC
# -- Compiling entity test_TOP
# -- Compiling architecture test1 of test_TOP
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(43): near "(": (vcom-1576) expecting MAP.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(59): VHDL Compiler exiting
# End time: 08:36:20 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:37:19 on Jun 01,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC
# -- Compiling entity test_TOP
# -- Compiling architecture test1 of test_TOP
# ** Error (suppressible): /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(42): (vcom-1141) Identifier "CORDIC" does not identify a component declaration.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(59): VHDL Compiler exiting
# End time: 08:37:19 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:37:46 on Jun 01,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC
# -- Compiling entity test_TOP
# -- Compiling architecture test1 of test_TOP
# End time: 08:37:46 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:37:58 on Jun 01,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC
# -- Compiling entity test_TOP
# -- Compiling architecture test1 of test_TOP
# End time: 08:37:58 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_cell.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:38:01 on Jun 01,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_cell.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CELL
# -- Compiling entity test_Cell
# -- Compiling architecture test1 of test_Cell
# End time: 08:38:01 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:38:07 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CORDIC_top
# -- Compiling architecture A of CORDIC_top
# End time: 08:38:07 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:38:10 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CORDIC_top
# -- Compiling architecture A of CORDIC_top
# End time: 08:38:10 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:38:28 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/cordic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CORDIC_top
# -- Compiling architecture A of CORDIC_top
# End time: 08:38:28 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:38:30 on Jun 01,2017
# vcom -reportprogress 300 -work lib_VHD /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CELL
# -- Compiling architecture A of CELL
# End time: 08:38:30 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:38:33 on Jun 01,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Error: (vcom-11) Could not find lib_vhd.cordic.
# ** Error (suppressible): /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(10): (vcom-1195) Cannot find expanded name "lib_vhd.CORDIC".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(13): VHDL Compiler exiting
# End time: 08:38:33 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:38:38 on Jun 01,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Error: (vcom-11) Could not find lib_vhd.cordic.
# ** Error (suppressible): /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(10): (vcom-1195) Cannot find expanded name "lib_vhd.CORDIC".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(13): VHDL Compiler exiting
# End time: 08:38:38 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 08:39:04 on Jun 01,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_TOP
# -- Compiling architecture test1 of test_TOP
# End time: 08:39:04 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading lib_BENCH.test_cell(test1)
# Loading lib_vhd.cell(a)
# ** Fatal: (vsim-3350) Generic "Nb" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /test_cell/C1 File: /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd Line: 13
# FATAL ERROR while loading design
vsim lib_BENCH.test_top
# vsim lib_BENCH.test_top 
# Start time: 17:16:49 on May 31,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_BENCH.test_top(test1)
# Loading lib_vhd.cordic_top(a)
# Loading lib_vhd.cell(a)
add wave -position insertpoint  \
sim:/test_top/C1/clk \
sim:/test_top/C1/reset_n \
sim:/test_top/C1/X \
sim:/test_top/C1/Y \
sim:/test_top/C1/Z
run -all
# Break key hit
# Break in Process synchro at /home/floriant/Documents/Prj_conception/Design/vhd/Cell.vhd line 38
