INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/Lab_02/Lab_02.srcs/sources_1/new/Lab_02_Half_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_02_Half_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/Lab_02/Lab_02.srcs/sim_1/new/Lab_02_Half_Adder_Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_02_Half_Adder_Sim
