$date
	Sun Oct 23 04:14:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#238565
b1010 !
1"
#238566
b1010 &
b1010 %
1$
#238567
0"
#238570
b101 &
b101 %
#238574
b10000 &
b10000 %
#238578
b1000 &
b1000 %
#238582
b100 &
b100 %
#238586
b10 &
b10 %
#238590
b1 &
1#
b1 %
#238594
b0 &
b0 %
0#
0$
#1280737
b1100 !
1"
#1280738
b1100 &
b1100 %
1$
#1280739
0"
#1280742
b110 &
b110 %
#1280746
b11 &
b11 %
#1280750
b1010 &
b1010 %
#1280754
b101 &
b101 %
#1280758
b10000 &
b10000 %
#1280762
b1000 &
b1000 %
#1280766
b100 &
b100 %
#1280770
b10 &
b10 %
#1280774
b1 &
1#
b1 %
#1280778
b0 &
b0 %
0#
0$
#2322103
b10 !
1"
#2322106
b10 &
b10 %
1$
#2322107
0"
#2322110
b1 &
1#
b1 %
#2322114
b0 &
b0 %
0#
0$
#4500012
