// Seed: 1859439885
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri1 id_5,
    output wor id_6,
    output tri id_7,
    output tri1 id_8,
    output uwire id_9,
    input supply1 id_10,
    output wand id_11,
    input tri id_12
);
  generate
    assign id_9 = 1;
  endgenerate
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2
    , id_5,
    input tri1 id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
