// Seed: 1128018340
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  logic [7:0] id_10 = id_8;
  assign id_8[1>=1] = 1;
  module_0();
  wire id_11;
  id_12 :
  assert property (@(posedge 1 * 1) 1'b0)
  else begin
    id_3 = 1;
  end
endmodule
