# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -onfinish stop work_opt -do "setup.do" -gui 
# Start time: 23:12:12 on Dec 16,2022
# Loading sv_std.std
# Loading work.tb_top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.vga_intf(fast)
# Loading work.AHBVGA(fast)
# Loading work.VGAInterface(fast)
# Loading work.GenericCounter(fast)
# Loading work.GenericCounter(fast__1)
# Loading work.GenericCounter(fast__2)
# Loading work.vga_console(fast)
# Loading work.font_rom(fast)
# Loading work.dual_port_ram_sync(fast)
# Loading work.vga_image(fast)
# Loading work.dual_port_ram_sync(fast__1)
# Loading work.test(fast)
# Loading work.vga_intf(fast)
# ** Warning: (vsim-8441) Clocking block output vga_vif.cb_DRIV.HADDR is not legal in this
# or another expression.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit File: tbench/driver.sv Line: 79
# ** Warning: (vsim-8441) Clocking block output vga_vif.cb_DRIV.HADDR is not legal in this
# or another expression.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit File: tbench/driver.sv Line: 79
# ** Warning: (vsim-8441) Clocking block output vga_vif.cb_DRIV.HADDR is not legal in this
# or another expression.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit File: tbench/driver.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (14) for port 'address'. The port definition is at: rtl/AHB_VGA/vga_image.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/DUT_primary/uvga_image File: rtl/AHB_VGA/AHBVGASYS.sv Line: 125
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (16) for port 'addr_b'. The port definition is at: rtl/AHB_VGA/dual_port_ram_sync.sv(46).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/DUT_primary/uvga_image/uimage_ram File: rtl/AHB_VGA/vga_image.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (14) for port 'address'. The port definition is at: rtl/AHB_VGA/vga_image.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/DUT_redundant/uvga_image File: rtl/AHB_VGA/AHBVGASYS.sv Line: 125
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (16) for port 'addr_b'. The port definition is at: rtl/AHB_VGA/dual_port_ram_sync.sv(46).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/DUT_redundant/uvga_image/uimage_ram File: rtl/AHB_VGA/vga_image.sv Line: 67
# do setup.do
# 0 ps
# 2 ns
# 0 ps
# 4 ns
# 0 ps
# 8 ns
# 0 ps
# 16 ns
# 0 ps
# 32 ns
# 0 ps
# 64 ns
# 0 ps
# 128 ns
# This is test 1 for VGA
# --------- [DRIVER] Reset Started --------- at 0
# --------- [DRIVER] Reset driver end --------- at 10000
# --------- [DRIVER] Reset Ended --------- at 31000
# Opened the file
# --------- [DRIVER] Reset Started --------- at 31000
# ------[MONITOR STARTED]------
# ------[SCOREBOARD STARTED]------
# --------- [DRIVER] Reset driver end --------- at 50000
# --------- [DRIVER] Reset Ended --------- at 71000
# ----------[DRIVER-STOP-WRITING]----------
# Reset row t = 16725030000
# VSYNC t = 16725030000
# Closed the file
# [SCOREBOARD] Error count: 0
# ** Note: $stop    : tbench/env.sv(88)
#    Time: 17018690 ns  Iteration: 2  Instance: /tb_top/t1
# Break in Task tb_top_sv_unit/environment::run at tbench/env.sv line 88
# End time: 23:17:30 on Dec 16,2022, Elapsed time: 0:05:18
# Errors: 0, Warnings: 7
