#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2016.09
# platform  : Linux 3.10.0-957.21.3.el7.x86_64
# version   : 2016.09p002 64 bits
# build date: 2016.11.28 18:08:41 PST
#----------------------------------------
# started Sun Apr 12 17:27:50 PDT 2020
# hostname  : rsg27.stanford.edu
# pid       : 18532
# arguments : '-label' 'session_0' '-console' 'rsg27.stanford.edu:45984' '-style' 'windows' '-use_native_tcl' '-proj' '/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug1/BUG1/solution1/syn/verilog/jgproject/sessionLogs/session_0' '-init' '-hidden' '/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug1/BUG1/solution1/syn/verilog/jgproject/.tmp/.initCmds.tcl' 'jasper.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2016 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug1/BUG1/solution1/syn/verilog/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/rsghome/saranyuc/.config/jasper/jaspergold.conf".
INFO (IPL003): This JasperGold instance uses a new interpreter implementation for Tcl evaluation.
    Launch JasperGold using the "-use_jtcl" command-line switch to restore it to the old implementation.
% 
% analyze -sv09 -f aes.flist 
[-- (VERI-1482)] Analyzing Verilog file /hd/cad/cadence/JASPERGOLD16.09.002.lnx86/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[ERROR (VERI-1128)] aqed_top.v(276): o2_qed_check_v_reg_253 is not declared
[ERROR (VERI-1128)] aqed_top.v(277): o2_qed_done_v_reg_248 is not declared
[ERROR (VERI-1128)] aqed_top.v(279): o2_qed_check_v_reg_253 is not declared
[ERROR (VERI-1128)] aqed_top.v(280): o2_qed_done_v_reg_248 is not declared
[ERROR (VERI-1128)] aqed_top.v(310): state_dup_val_V is not declared
[ERROR (VERI-1128)] aqed_top.v(318): state_dup_val_V is not declared
[ERROR (VERI-1072)] aqed_top.v(517): module aqed_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] aqed_top.v(276): o2_qed_check_v_reg_253 is not declared
	[ERROR (VERI-1128)] aqed_top.v(277): o2_qed_done_v_reg_248 is not declared
	[ERROR (VERI-1128)] aqed_top.v(279): o2_qed_check_v_reg_253 is not declared
	[ERROR (VERI-1128)] aqed_top.v(280): o2_qed_done_v_reg_248 is not declared
	[ERROR (VERI-1128)] aqed_top.v(310): state_dup_val_V is not declared
	[ERROR (VERI-1128)] aqed_top.v(318): state_dup_val_V is not declared
	[ERROR (VERI-1072)] aqed_top.v(517): module aqed_top ignored due to previous errors
ERROR (ENL034): 7 errors detected in the design file(s).

ERROR: problem encountered at line 2 in file jasper.tcl

% source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(56): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(56): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(101): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(101): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(39): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(39): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(66): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(66): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(916): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(916): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(59): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(59): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(104): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(104): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(737): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(737): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(394): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(394): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[ERROR (VERI-1128)] aqed_top.v(276): o2_qed_check_v_reg_253 is not declared
[ERROR (VERI-1128)] aqed_top.v(277): o2_qed_done_v_reg_248 is not declared
[ERROR (VERI-1128)] aqed_top.v(279): o2_qed_check_v_reg_253 is not declared
[ERROR (VERI-1128)] aqed_top.v(280): o2_qed_done_v_reg_248 is not declared
[ERROR (VERI-1072)] aqed_top.v(517): module aqed_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] aqed_top.v(276): o2_qed_check_v_reg_253 is not declared
	[ERROR (VERI-1128)] aqed_top.v(277): o2_qed_done_v_reg_248 is not declared
	[ERROR (VERI-1128)] aqed_top.v(279): o2_qed_check_v_reg_253 is not declared
	[ERROR (VERI-1128)] aqed_top.v(280): o2_qed_done_v_reg_248 is not declared
	[ERROR (VERI-1072)] aqed_top.v(517): module aqed_top ignored due to previous errors
ERROR (ENL034): 5 errors detected in the design file(s).

% source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(56): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(56): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(101): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(101): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(39): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(39): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(66): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(66): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(916): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(916): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(59): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(59): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(104): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(104): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(737): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(737): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(394): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(394): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[ERROR (VERI-1128)] aqed_top.v(276): o2_qed_check_v_reg_253 is not declared
[ERROR (VERI-1128)] aqed_top.v(277): o2_qed_done_v_reg_248 is not declared
[ERROR (VERI-1128)] aqed_top.v(279): o2_qed_check_v_reg_253 is not declared
[ERROR (VERI-1128)] aqed_top.v(280): o2_qed_done_v_reg_248 is not declared
[ERROR (VERI-1072)] aqed_top.v(517): module aqed_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] aqed_top.v(276): o2_qed_check_v_reg_253 is not declared
	[ERROR (VERI-1128)] aqed_top.v(277): o2_qed_done_v_reg_248 is not declared
	[ERROR (VERI-1128)] aqed_top.v(279): o2_qed_check_v_reg_253 is not declared
	[ERROR (VERI-1128)] aqed_top.v(280): o2_qed_done_v_reg_248 is not declared
	[ERROR (VERI-1072)] aqed_top.v(517): module aqed_top ignored due to previous errors
ERROR (ENL034): 5 errors detected in the design file(s).

% source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(56): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(56): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(101): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(101): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(39): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(39): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(66): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(66): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(916): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(916): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(59): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(59): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(104): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(104): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(737): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(737): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(394): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(394): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[ERROR (VERI-1128)] aqed_top.v(279): o2_qed_check_v_reg_253 is not declared
[ERROR (VERI-1128)] aqed_top.v(280): o2_qed_done_v_reg_248 is not declared
[ERROR (VERI-1072)] aqed_top.v(517): module aqed_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] aqed_top.v(279): o2_qed_check_v_reg_253 is not declared
	[ERROR (VERI-1128)] aqed_top.v(280): o2_qed_done_v_reg_248 is not declared
	[ERROR (VERI-1072)] aqed_top.v(517): module aqed_top ignored due to previous errors
ERROR (ENL034): 3 errors detected in the design file(s).

% source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(56): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(56): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(101): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(101): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(39): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(39): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(66): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(66): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(916): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(916): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(59): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(59): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(104): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(104): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(737): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(737): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(394): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(394): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[-- (VERI-1482)] Analyzing Verilog file workload.v
INFO (ISW003): Top module name is "aqed_top".
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(138): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(156): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=8,AddressRange=32,AddressWidth=5)_0
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom_0
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=8,AddressRange=32,AddressWidth=5)_1
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom_1
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb
[WARN (VERI-1060)] aes256_encrypt_ecb.v(192): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(42): compiling module aes256_encrypt_ecb_sbox:(DataWidth=8,AddressRange=256,AddressWidth=8)
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(9): compiling module aes256_encrypt_ecb_sbox_rom
[WARN (VERI-1060)] aes256_encrypt_ecb_sbox.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(59): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(617): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(619): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(621): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(651): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(653): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(655): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(765): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] aes256_encrypt_ecb.v(864): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(866): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(880): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(882): expression size 64 truncated to fit in target size 8
[INFO (VERI-1018)] aqed_top_mux_42_8_1_1.v(11): compiling module aqed_top_mux_42_8_1_1:(ID=1,din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=2,dout_WIDTH=8)
[WARN (VERI-1209)] workload.v(532): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(534): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(536): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(624): expression size 32 truncated to fit in target size 11
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(205): 'initial' construct ignored
[INFO (VERI-1018)] aqed_in_state_key_V.v(62): compiling module aqed_in_state_key_V:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aqed_in_state_key_V.v(9): compiling module aqed_in_state_key_V_ram
[WARN (VERI-1060)] aqed_in_state_key_V.v(30): 'initial' construct ignored
[WARN (VERI-1209)] aqed_in.v(309): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(311): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(315): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(321): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(323): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(327): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(429): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(467): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(595): expression size 32 truncated to fit in target size 19
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(124): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(266): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(270): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(276): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(280): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(307): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(310): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(341): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(380): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(390): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(464): expression size 32 truncated to fit in target size 7
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][7] does not have a driver
[WARN (VDB-1002)] aes256_encrypt_ecb_sbox.v(21): net ram[0][7] does not have a driver
[WARN (VDB-1000)] aes256_encrypt_ecb_ctx_body_key.v(41): net ram[0][7] is constantly driven from multiple places
[WARN (VDB-1001)] aes256_encrypt_ecb_ctx_body_key.v(53): another driver from here
[WARN (VDB-1000)] aqed_in_state_key_V.v(44): net ram[0][0] is constantly driven from multiple places
[WARN (VDB-1001)] aqed_in_state_key_V.v(56): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Keeping
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule default_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF031): Settings used for this proof:
    time_limit                    = 2400s
    per_property_time_limit       = 3s * 9 ^ scan
    engine_mode                   = Hp Ht L I N 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht L I N, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 4 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 555 of 1764 design flops, 0 of 0 design latches, 44 of 1138 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.042s
Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.0.Hp: Proof Simplification Iteration 3	[0.03 s]
Proof Simplification completed in 0.08 s
0.0.Hp: Property reordering done in  0.018s
0.0.Hp: Identified and disabled 1 duplicated target.
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 4294967295
ProofGrid is starting event handling
0.0.L: Proofgrid shell started at 19241@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_1
0.0.Ht: Proofgrid shell started at 19240@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_1
0.0.Hp: Proofgrid shell started at 19239@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_1
0.0.N: Proofgrid shell started at 19243@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_1
0.0.I: Proofgrid shell started at 19242@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_1
0.0.L: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.L: The cover property "aqed_top.assume_stable_orig_idx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.L: The cover property "aqed_top.assume_stable_dup_idx:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "aqed_top.assume_stable_orig_idx:precondition1".
0.0.I: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
0.0.I: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
0.0.N: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
0.0.N: Starting proof for property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.I: Trace Attempt  1	[0.01 s]
0.0.I: Trace Attempt  1	[0.01 s]
0.0.I: Trace Attempt  2	[0.02 s]
0.0.I: Trace Attempt  3	[0.02 s]
0.0.L: Trace Attempt  1	[0.05 s]
0.0.Ht: Trace Attempt  1	[0.06 s]
0.0.Ht: Trace Attempt  2	[0.06 s]
0.0.Ht: Trace Attempt  3	[0.06 s]
0.0.Ht: Trace Attempt  4	[0.06 s]
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.I: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.I: Trace Attempt  2	[0.05 s]
0.0.I: Trace Attempt  3	[0.05 s]
0.0.I: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.L: Trace Attempt  2	[0.10 s]
0.0.I: Trace Attempt  4	[0.11 s]
0.0.I: Trace Attempt  2	[0.13 s]
0.0.I: Trace Attempt  3	[0.13 s]
0.0.I: Trace Attempt  4	[0.13 s]
0.0.L: Trace Attempt  3	[0.16 s]
0.0.I: Trace Attempt  5	[0.20 s]
0.0.L: Trace Attempt  4	[0.23 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.L: Trace Attempt  5	[0.29 s]
0.0.I: Trace Attempt  2	[0.42 s]
0.0.I: Trace Attempt  3	[0.43 s]
0.0.I: Trace Attempt  4	[0.43 s]
0.0.N: Trace Attempt  3	[0.53 s]
0.0.N: Trace Attempt  3	[0.89 s]
0.0.I: Trace Attempt  2	[0.89 s]
0.0.I: Trace Attempt  3	[0.89 s]
0.0.I: Trace Attempt  4	[0.90 s]
0.0.N: Trace Attempt  3	[1.27 s]
0.0.I: Trace Attempt  2	[1.27 s]
0.0.I: Trace Attempt  3	[1.27 s]
0.0.I: Trace Attempt  4	[1.27 s]
0.0.N: Trace Attempt  3	[1.74 s]
0.0.I: Trace Attempt  2	[1.74 s]
0.0.I: Trace Attempt  3	[1.74 s]
0.0.I: Trace Attempt  4	[1.74 s]
0.0.N: Trace Attempt  3	[2.13 s]
0.0.I: Trace Attempt  2	[2.13 s]
0.0.I: Trace Attempt  3	[2.13 s]
0.0.I: Trace Attempt  4	[2.13 s]
0.0.I: Trace Attempt  2	[2.70 s]
0.0.I: Trace Attempt  3	[2.70 s]
0.0.I: Trace Attempt  4	[2.70 s]
0.0.N: Trace Attempt  3	[2.80 s]
0.0.I: Trace Attempt 16	[2.98 s]
0.0.I: Per property time limit expired (3.00 s) [3.03 s]
0.0.I: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[2.97 s].
0.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.I: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt 10	[2.81 s]
0.0.N: Per property time limit expired (3.00 s) [3.04 s]
0.0.N: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[2.98 s].
0.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.I: Trace Attempt  1	[0.01 s]
0.0.I: Trace Attempt  2	[0.01 s]
0.0.I: Trace Attempt  3	[0.01 s]
0.0.I: Trace Attempt  2	[0.02 s]
0.0.I: Trace Attempt  2	[0.02 s]
0.0.I: Trace Attempt  3	[0.02 s]
0.0.I: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.I: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.I: Trace Attempt  4	[0.09 s]
0.0.I: Trace Attempt  2	[0.10 s]
0.0.I: Trace Attempt  3	[0.10 s]
0.0.I: Trace Attempt  4	[0.10 s]
0.0.I: Trace Attempt  5	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.I: Trace Attempt  2	[0.18 s]
0.0.I: Trace Attempt  3	[0.18 s]
0.0.I: Trace Attempt  4	[0.18 s]
0.0.I: Trace Attempt  2	[0.36 s]
0.0.I: Trace Attempt  3	[0.36 s]
0.0.I: Trace Attempt  4	[0.36 s]
0.0.I: Trace Attempt  2	[0.52 s]
0.0.I: Trace Attempt  3	[0.52 s]
0.0.I: Trace Attempt  4	[0.52 s]
0.0.N: Trace Attempt  3	[0.52 s]
0.0.I: Trace Attempt  2	[0.82 s]
0.0.I: Trace Attempt  3	[0.83 s]
0.0.I: Trace Attempt  4	[0.83 s]
0.0.N: Trace Attempt  3	[0.85 s]
0.0.Ht: Trace Attempt 72	[4.14 s]
0.0.I: Trace Attempt  2	[1.21 s]
0.0.I: Trace Attempt  3	[1.21 s]
0.0.N: Trace Attempt  3	[1.21 s]
0.0.I: Trace Attempt  4	[1.21 s]
0.0.L: Trace Attempt 46	[4.35 s]
0.0.I: Trace Attempt  2	[1.81 s]
0.0.I: Trace Attempt  3	[1.82 s]
0.0.I: Trace Attempt  4	[1.82 s]
0.0.N: Trace Attempt  3	[1.82 s]
0.0.N: Trace Attempt  3	[2.93 s]
0.0.I: Trace Attempt  2	[2.97 s]
0.0.I: Trace Attempt  3	[2.98 s]
0.0.I: Per property time limit expired (3.00 s) [3.01 s]
0.0.I: Stopped processing property "aqed_top.assert_qed_match"	[3.01 s].
0.0.I: Next scan (1) will use per property time limit: 3s * 9 ^ 1 = 27s
0.0.I: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
0.0.N: Trace Attempt 10	[2.94 s]
0.0.N: Per property time limit expired (3.00 s) [3.01 s]
0.0.N: Stopped processing property "aqed_top.assert_qed_match"	[3.01 s].
0.0.N: Next scan (1) will use per property time limit: 3s * 9 ^ 1 = 27s
0.0.N: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
0.0.N: Trace Attempt 17	[0.20 s]
0.0.I: Trace Attempt  2	[1.10 s]
0.0.I: Trace Attempt  3	[1.10 s]
0.0.I: Trace Attempt  4	[1.10 s]
0.0.N: Trace Attempt  3	[1.21 s]
0.0.I: Trace Attempt  2	[1.95 s]
0.0.I: Trace Attempt  3	[1.95 s]
0.0.I: Trace Attempt  4	[1.95 s]
0.0.N: Trace Attempt  3	[1.96 s]
0.0.Ht: Trace Attempt 92	[8.30 s]
0.0.L: Trace Attempt 77	[8.45 s]
0.0.I: Trace Attempt  2	[2.59 s]
0.0.I: Trace Attempt  3	[2.59 s]
0.0.I: Trace Attempt  4	[2.59 s]
0.0.N: Trace Attempt  3	[2.65 s]
0.0.I: Trace Attempt  2	[4.23 s]
0.0.I: Trace Attempt  3	[4.23 s]
0.0.I: Trace Attempt  4	[4.23 s]
0.0.N: Trace Attempt  3	[4.45 s]
0.0.Ht: Trace Attempt 105	[12.43 s]
0.0.L: Trace Attempt 100	[12.57 s]
0.0.I: Trace Attempt  2	[6.62 s]
0.0.I: Trace Attempt  3	[6.62 s]
0.0.I: Trace Attempt  4	[6.62 s]
0.0.N: Trace Attempt  3	[6.67 s]
0.0.N: Trace Attempt  3	[9.34 s]
0.0.I: Trace Attempt  2	[9.41 s]
0.0.I: Trace Attempt  3	[9.41 s]
0.0.I: Trace Attempt  4	[9.41 s]
0.0.L: Trace Attempt 119	[16.66 s]
0.0.Ht: Trace Attempt 114	[17.01 s]
0.0.N: Trace Attempt  3	[11.94 s]
0.0.I: Trace Attempt  2	[11.95 s]
0.0.I: Trace Attempt  3	[11.96 s]
0.0.I: Trace Attempt  4	[11.96 s]
0.0.N: Trace Attempt  3	[14.73 s]
0.0.L: Trace Attempt 132	[21.14 s]
0.0.Ht: Trace Attempt 122	[21.45 s]
0.0.I: Trace Attempt  2	[18.17 s]
0.0.I: Trace Attempt  3	[18.18 s]
0.0.I: Trace Attempt  4	[18.18 s]
0.0.N: Trace Attempt  3	[18.72 s]
0.0.L: Trace Attempt 139	[25.48 s]
0.0.Ht: Trace Attempt 128	[26.79 s]
0.0.I: Trace Attempt  2	[21.87 s]
0.0.I: Trace Attempt  3	[21.87 s]
0.0.I: Trace Attempt  4	[21.87 s]
0.0.N: Trace Attempt  3	[22.30 s]
0.0.L: Trace Attempt 144	[30.19 s]
0.0.Ht: Trace Attempt 131	[30.85 s]
0.0.N: Trace Attempt  3	[26.40 s]
0.0.I: Trace Attempt 57	[23.21 s]
0.0.I: Per property time limit expired (27.00 s) [27.06 s]
0.0.I: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[27.06 s].
0.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.N: Trace Attempt 57	[26.51 s]
0.0.N: Per property time limit expired (27.00 s) [27.07 s]
0.0.N: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[27.07 s].
0.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.I: Trace Attempt 17	[0.19 s]
0.0.N: Trace Attempt 17	[0.19 s]
0.0.I: Trace Attempt  2	[1.02 s]
0.0.I: Trace Attempt  3	[1.02 s]
0.0.I: Trace Attempt  4	[1.02 s]
0.0.N: Trace Attempt  3	[1.03 s]
0.0.L: Trace Attempt 148	[34.58 s]
0.0.I: Trace Attempt  2	[1.46 s]
0.0.I: Trace Attempt  3	[1.46 s]
0.0.I: Trace Attempt  4	[1.46 s]
0.0.N: Trace Attempt  3	[1.55 s]
0.0.Ht: Trace Attempt 135	[35.35 s]
0.0.I: Trace Attempt  2	[2.25 s]
0.0.I: Trace Attempt  3	[2.25 s]
0.0.I: Trace Attempt  4	[2.25 s]
0.0.I: Trace Attempt  2	[3.90 s]
0.0.I: Trace Attempt  3	[3.90 s]
0.0.I: Trace Attempt  4	[3.90 s]
0.0.N: Trace Attempt  3	[3.96 s]
0.0.L: Trace Attempt 151	[39.46 s]
0.0.Ht: Trace Attempt 139	[39.49 s]
0.0.I: Trace Attempt  2	[6.38 s]
0.0.I: Trace Attempt  3	[6.38 s]
0.0.I: Trace Attempt  4	[6.38 s]
0.0.N: Trace Attempt  3	[6.72 s]
0.0.Ht: Trace Attempt 141	[43.73 s]
0.0.L: Trace Attempt 153	[42.12 s]
0.0.L: A trace with 153 cycles was found. [45.72 s]
INFO (IPF047): 0.0.L: The cover property "aqed_top.assert_qed_match:precondition1" was covered in 153 cycles in 45.88 s.
0.0.L: Using states from traces to { aqed_top.assert_qed_match:precondition1 (152) }
0.0.L: Trace Attempt  1	[45.76 s]
0.0.L: Trace Attempt  2	[45.77 s]
0.0.L: Trace Attempt  3	[45.78 s]
0.0.L: Trace Attempt  4	[45.79 s]
0.0.L: Trace Attempt  5	[45.81 s]
0.0.N: Trace Attempt  3	[12.67 s]
0.0.I: Trace Attempt  2	[12.69 s]
0.0.I: Trace Attempt  3	[12.69 s]
0.0.I: Trace Attempt  4	[12.69 s]
0.0.I: Trace Attempt  2	[15.52 s]
0.0.I: Trace Attempt  3	[15.53 s]
0.0.I: Trace Attempt  4	[15.53 s]
0.0.Ht: Trace Attempt 144	[48.88 s]
0.0.N: Trace Attempt  3	[16.25 s]
0.0.L: Trace Attempt 53	[49.88 s]
0.0.I: Trace Attempt  2	[19.09 s]
0.0.I: Trace Attempt  3	[19.09 s]
0.0.I: Trace Attempt  4	[19.09 s]
0.0.L: Trace Attempt 90	[53.93 s]
0.0.N: Trace Attempt  3	[21.05 s]
0.0.Ht: Trace Attempt 147	[55.37 s]
0.0.I: Trace Attempt  2	[24.72 s]
0.0.I: Trace Attempt  3	[24.73 s]
0.0.I: Trace Attempt  4	[24.73 s]
0.0.L: Trace Attempt 125	[58.26 s]
0.0.N: Trace Attempt  3	[25.93 s]
0.0.I: Trace Attempt 63	[26.91 s]
0.0.I: Per property time limit expired (27.00 s) [27.12 s]
0.0.I: Stopped processing property "aqed_top.assert_qed_match"	[27.13 s].
0.0.I: Last scan. Per property time limit: 0s
0.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.N: Trace Attempt 26	[26.00 s]
0.0.N: Per property time limit expired (27.00 s) [27.13 s]
0.0.N: Stopped processing property "aqed_top.assert_qed_match"	[27.13 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.I: Trace Attempt 63	[0.76 s]
0.0.N: Trace Attempt 63	[1.06 s]
0.0.Ht: Trace Attempt 150	[62.00 s]
0.0.L: Trace Attempt 153	[62.70 s]
0.0.I: Trace Attempt  2	[3.54 s]
0.0.I: Trace Attempt  3	[3.54 s]
0.0.I: Trace Attempt  4	[3.54 s]
0.0.N: Trace Attempt  3	[4.60 s]
0.0.L: Trace Attempt 181	[66.75 s]
0.0.Ht: Trace Attempt 152	[68.38 s]
0.0.N: Trace Attempt  3	[8.62 s]
0.0.I: Trace Attempt  2	[8.68 s]
0.0.I: Trace Attempt  3	[8.68 s]
0.0.I: Trace Attempt  4	[8.69 s]
0.0.L: Trace Attempt 203	[70.75 s]
0.0.Ht: Trace Attempt 153	[72.55 s]
0.0.N: Trace Attempt  3	[13.01 s]
0.0.I: Trace Attempt 66	[14.43 s]
0.0.L: Trace Attempt 222	[74.86 s]
0.0.I: Trace Attempt  2	[18.06 s]
0.0.I: Trace Attempt  3	[18.07 s]
0.0.I: Trace Attempt  4	[18.07 s]
0.0.L: Trace Attempt 245	[79.01 s]
0.0.N: Trace Attempt  3	[18.80 s]
0.0.L: Trace Attempt 270	[83.12 s]
0.0.N: Trace Attempt  3	[25.68 s]
0.0.I: Trace Attempt  2	[25.83 s]
0.0.I: Trace Attempt  3	[25.84 s]
0.0.I: Trace Attempt  4	[25.84 s]
0.0.L: Trace Attempt 293	[87.13 s]
0.0.L: Trace Attempt 311	[91.25 s]
0.0.I: Trace Attempt  2	[32.88 s]
0.0.I: Trace Attempt  3	[32.89 s]
0.0.I: Trace Attempt  4	[32.89 s]
0.0.N: Trace Attempt  3	[33.35 s]
0.0.L: Trace Attempt 333	[95.33 s]
0.0.L: Trace Attempt 354	[99.36 s]
0.0.N: Trace Attempt  3	[40.37 s]
0.0.I: Trace Attempt  2	[40.97 s]
0.0.I: Trace Attempt  3	[40.97 s]
0.0.I: Trace Attempt  4	[40.98 s]
0.0.L: Trace Attempt 375	[103.50 s]
0.0.N: Trace Attempt  3	[47.13 s]
0.0.L: Trace Attempt 390	[107.66 s]
0.0.I: Trace Attempt 83	[49.10 s]
0.0.L: Trace Attempt 409	[111.69 s]
0.0.L: Trace Attempt 429	[115.95 s]
0.0.I: Trace Attempt  2	[55.71 s]
0.0.I: Trace Attempt  3	[55.71 s]
0.0.I: Trace Attempt  4	[55.71 s]
0.0.N: Trace Attempt  3	[55.75 s]
0.0.L: Trace Attempt 448	[120.02 s]
0.0.L: Trace Attempt 466	[124.04 s]
0.0.I: Trace Attempt  2	[66.04 s]
0.0.I: Trace Attempt  3	[66.04 s]
0.0.I: Trace Attempt  4	[66.04 s]
0.0.L: Trace Attempt 478	[128.17 s]
0.0.L: Trace Attempt 495	[132.19 s]
0.0.I: Trace Attempt 68	[73.17 s]
0.0.N: Trace Attempt  3	[74.47 s]
0.0.L: Trace Attempt 512	[136.31 s]
0.0.L: Trace Attempt 528	[140.34 s]
0.0.L: Trace Attempt 544	[144.46 s]
0.0.L: Trace Attempt 560	[148.63 s]
0.0.L: Trace Attempt 575	[152.64 s]
0.0.L: Trace Attempt 590	[156.77 s]
0.0.I: Trace Attempt  2	[98.41 s]
0.0.I: Trace Attempt  3	[98.41 s]
0.0.I: Trace Attempt  4	[98.42 s]
0.0.L: Trace Attempt 599	[160.93 s]
0.0.N: Trace Attempt  3	[103.96 s]
0.0.L: Trace Attempt 614	[165.14 s]
0.0.L: Trace Attempt 628	[169.16 s]
0.0.L: Trace Attempt 642	[173.21 s]
0.0.I: Trace Attempt 122	[113.84 s]
0.0.N: Trace Attempt 124	[113.86 s]
0.0.L: Trace Attempt 656	[177.31 s]
0.0.L: Trace Attempt 670	[181.37 s]
0.0.L: Trace Attempt 674	[185.42 s]
0.0.L: Trace Attempt 688	[189.63 s]
0.0.I: Trace Attempt  2	[131.55 s]
0.0.I: Trace Attempt  3	[131.56 s]
0.0.I: Trace Attempt  4	[131.56 s]
0.0.L: Trace Attempt 699	[194.46 s]
0.0.N: Trace Attempt  3	[136.16 s]
0.0.L: Trace Attempt 712	[198.50 s]
0.0.L: Trace Attempt 721	[202.66 s]
0.0.L: Trace Attempt 734	[206.72 s]
0.0.N: Trace Attempt 126	[147.80 s]
0.0.I: Trace Attempt 125	[147.98 s]
0.0.L: Trace Attempt 747	[210.80 s]
0.0.L: Trace Attempt 755	[215.46 s]
0.0.L: Trace Attempt 764	[219.52 s]
0.0.L: Trace Attempt 777	[224.08 s]
0.0.L: Trace Attempt 782	[228.19 s]
0.0.N: Trace Attempt  3	[169.39 s]
0.0.I: Trace Attempt  2	[170.19 s]
0.0.I: Trace Attempt  3	[170.19 s]
0.0.I: Trace Attempt  4	[170.20 s]
0.0.L: Trace Attempt 792	[233.79 s]
0.0.N: Trace Attempt 127	[173.98 s]
0.0.I: Trace Attempt 127	[174.25 s]
0.0.L: Trace Attempt 802	[237.79 s]
0.0.L: Trace Attempt 814	[242.04 s]
0.0.L: Trace Attempt 824	[246.16 s]
0.0.L: Trace Attempt 831	[253.23 s]
0.0.L: Trace Attempt 842	[257.30 s]
0.0.L: Trace Attempt 853	[261.37 s]
0.0.I: Trace Attempt  2	[201.75 s]
0.0.I: Trace Attempt  3	[201.75 s]
0.0.I: Trace Attempt  4	[201.75 s]
0.0.N: Trace Attempt  3	[202.16 s]
0.0.L: Trace Attempt 863	[265.67 s]
0.0.N: Trace Attempt 128	[208.41 s]
0.0.I: Trace Attempt 128	[208.55 s]
0.0.L: Trace Attempt 874	[269.89 s]
0.0.L: Trace Attempt 885	[274.09 s]
0.0.L: Trace Attempt 896	[278.41 s]
0.0.L: Trace Attempt 907	[282.81 s]
0.0.L: Trace Attempt 918	[287.21 s]
0.0.L: Trace Attempt 928	[291.25 s]
0.0.I: Trace Attempt  2	[231.18 s]
0.0.I: Trace Attempt  3	[231.18 s]
0.0.I: Trace Attempt  4	[231.18 s]
0.0.N: Trace Attempt  3	[234.41 s]
0.0.L: Trace Attempt 939	[295.66 s]
0.0.L: Trace Attempt 949	[299.76 s]
0.0.N: Trace Attempt 129	[240.20 s]
0.0.I: Trace Attempt 129	[240.23 s]
0.0.L: Trace Attempt 952	[304.19 s]
0.0.L: Trace Attempt 953	[310.01 s]
0.0.L: Trace Attempt 957	[314.18 s]
0.0.L: Trace Attempt 961	[319.21 s]
0.0.L: Trace Attempt 963	[323.25 s]
0.0.I: Trace Attempt  2	[264.88 s]
0.0.I: Trace Attempt  3	[264.88 s]
0.0.I: Trace Attempt  4	[264.88 s]
0.0.N: Trace Attempt  3	[266.91 s]
0.0.L: Trace Attempt 970	[332.23 s]
0.0.I: Trace Attempt 130	[275.77 s]
0.0.N: Trace Attempt 130	[276.21 s]
0.0.L: Trace Attempt 977	[338.72 s]
0.0.L: Trace Attempt 982	[342.96 s]
0.0.L: Trace Attempt 992	[347.13 s]
0.0.L: Trace Attempt 1,002	[351.37 s]
0.0.L: Trace Attempt 1,012	[355.76 s]
0.0.I: Trace Attempt  2	[298.79 s]
0.0.I: Trace Attempt  3	[298.79 s]
0.0.I: Trace Attempt  4	[298.79 s]
0.0.L: Trace Attempt 1,022	[359.98 s]
0.0.N: Trace Attempt  3	[303.32 s]
0.0.L: Trace Attempt 1,032	[364.74 s]
0.0.N: Trace Attempt 133	[308.67 s]
0.0.L: Trace Attempt 1,033	[369.91 s]
0.0.L: Trace Attempt 1,042	[374.35 s]
0.0.L: Trace Attempt 1,051	[378.41 s]
0.0.I: Trace Attempt 131	[326.73 s]
0.0.L: Trace Attempt 1,054	[387.18 s]
0.0.N: Trace Attempt 133	[327.19 s]
0.0.L: Trace Attempt 1,063	[391.30 s]
0.0.L: Trace Attempt 1,072	[395.45 s]
0.0.L: Trace Attempt 1,077	[400.43 s]
0.0.L: Trace Attempt 1,086	[404.53 s]
0.0.L: Trace Attempt 1,095	[408.68 s]
0.0.I: Trace Attempt  2	[350.69 s]
0.0.I: Trace Attempt  3	[350.70 s]
0.0.I: Trace Attempt  4	[350.70 s]
0.0.L: Trace Attempt 1,104	[412.77 s]
0.0.L: Trace Attempt 1,113	[416.87 s]
0.0.L: Trace Attempt 1,121	[422.76 s]
0.0.N: Trace Attempt  3	[365.07 s]
0.0.L: Trace Attempt 1,124	[427.07 s]
0.0.L: Trace Attempt 1,133	[431.40 s]
0.0.L: Trace Attempt 1,141	[435.60 s]
0.0.L: Trace Attempt 1,150	[440.00 s]
0.0.N: Trace Attempt 134	[383.89 s]
0.0.I: Trace Attempt 134	[384.14 s]
0.0.L: Trace Attempt 1,154	[447.01 s]
0.0.L: Trace Attempt 1,162	[451.06 s]
0.0.L: Trace Attempt 1,170	[455.08 s]
0.0.L: Trace Attempt 1,179	[459.54 s]
0.0.L: Trace Attempt 1,187	[463.60 s]
0.0.L: Trace Attempt 1,195	[467.71 s]
0.0.I: Trace Attempt  2	[410.10 s]
0.0.I: Trace Attempt  3	[410.10 s]
0.0.I: Trace Attempt  4	[410.11 s]
0.0.N: Trace Attempt  3	[410.66 s]
0.0.L: Trace Attempt 1,203	[471.80 s]
0.0.N: Trace Attempt 136	[415.56 s]
0.0.L: Trace Attempt 1,211	[476.09 s]
0.0.L: Trace Attempt 1,219	[480.30 s]
0.0.L: Trace Attempt 1,222	[485.42 s]
0.0.I: Trace Attempt 135	[427.02 s]
0.0.N: Trace Attempt 136	[427.02 s]
0.0.L: Trace Attempt 1,230	[489.71 s]
0.0.L: Trace Attempt 1,238	[494.06 s]
0.0.L: Trace Attempt 1,246	[498.39 s]
0.0.L: Trace Attempt 1,254	[502.80 s]
0.0.L: Trace Attempt 1,262	[507.25 s]
0.0.L: Trace Attempt 1,270	[511.75 s]
0.0.I: Trace Attempt  2	[453.72 s]
0.0.I: Trace Attempt  3	[453.72 s]
0.0.I: Trace Attempt  4	[453.72 s]
0.0.L: Trace Attempt 1,277	[515.76 s]
0.0.L: Trace Attempt 1,284	[519.82 s]
0.0.N: Trace Attempt  3	[462.07 s]
0.0.L: Trace Attempt 1,287	[524.25 s]
0.0.L: Trace Attempt 1,293	[528.56 s]
0.0.I: Trace Attempt 137	[469.18 s]
0.0.N: Trace Attempt 137	[469.57 s]
0.0.L: Trace Attempt 1,299	[532.63 s]
0.0.L: Trace Attempt 1,307	[537.05 s]
0.0.L: Trace Attempt 1,315	[541.49 s]
0.0.L: Trace Attempt 1,317	[551.18 s]
0.0.L: Trace Attempt 1,324	[555.22 s]
0.0.I: Trace Attempt  2	[500.06 s]
0.0.I: Trace Attempt  3	[500.06 s]
0.0.I: Trace Attempt  4	[500.07 s]
0.0.L: Trace Attempt 1,327	[563.96 s]
0.0.L: Trace Attempt 1,334	[567.99 s]
0.0.N: Trace Attempt  3	[508.19 s]
0.0.Ht: A trace with 153 cycles was found. [571.78 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 153 cycles was found for the property "aqed_top.assert_qed_match" in 571.98 s.
0.0.I: Stopped processing property "aqed_top.assert_qed_match"	[511.80 s].
0.0.I: Trace Attempt 46	[501.80 s]
0.0.I: All properties either determined or skipped. [571.92 s]
0.0.Ht: All properties determined. [571.89 s]
0.0.Ht: Exited with Success (@ 571.92 s)
0.0.N: Stopped processing property "aqed_top.assert_qed_match"	[511.79 s].
0.0.N: Trace Attempt 134	[511.21 s]
0.0.N: All properties either determined or skipped. [571.92 s]
0.0.I: Exited with Success (@ 571.92 s)
0.0.N: Exited with Success (@ 571.93 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [571.97 s]
0.0.Hp: Exited with Success (@ 571.98 s)
ProofGrid usable level: 1
0.0.L: Trace Attempt 1,340	[571.48 s]
0.0.L: Terminated by signal SIGKILL (@ 575.10 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Final state reached.

==============================================================
SUMMARY
==============================================================
	Properties Considered : 4
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
determined
[<embedded>] % visualize -violation -property <embedded>::aqed_top.assert_qed_match -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::aqed_top.assert_qed_match".
cex
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_2_be_reg_315".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_1_reg_198".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_2_be_reg_315".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.k_reg_268".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.tmp7_fu_421_p2".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_3_reg_615".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_4_reg_244".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_2_reg_211".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.sbox_q0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.ctx_body_enckey_q0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_3_reg_615".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_2_reg_211".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_1_reg_198".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_1_1_reg_187".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_0_1_reg_176".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_1_1_reg_165".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.ap_start".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361.ap_start".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.ap_CS_fsm_state4".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_reg_180".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361.buf_reg_180".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_2_reg_211".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361.buf_2_reg_211".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_4_reg_244".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361.buf_4_reg_244".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361.ap_return_0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.ap_return_0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_3_reg_615".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_0_3_reg_627".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349_ap_return_0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349_ap_return_1".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361_ap_return_0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361_ap_return_1".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_3_reg_615".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_1_3_reg_621".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_0_3_reg_627".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_1_3_reg_633".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_reg_140".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_1_reg_128".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_1_reg_104".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_0_reg_116".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.tmp_8_fu_515_p1".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.tmp_3_reg_647".
[<embedded>] % source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(56): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(56): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(101): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(101): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(47): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(39): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(74): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(66): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(916): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(916): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(59): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(59): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(104): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(104): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(737): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(737): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(394): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(394): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[ERROR (VERI-1128)] aqed_top.v(518): clk is not declared
[ERROR (VERI-1072)] aqed_top.v(523): module aqed_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] aqed_top.v(518): clk is not declared
	[ERROR (VERI-1072)] aqed_top.v(523): module aqed_top ignored due to previous errors
ERROR (ENL034): 2 errors detected in the design file(s).

[<embedded>] % source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(56): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(56): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(101): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(101): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(47): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(47): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(74): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(74): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(916): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(916): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(59): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(59): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(104): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(104): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(737): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(737): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(394): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(394): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[WARN (VERI-1206)] aqed_top.v(523): overwriting previous definition of module aqed_top
[INFO (VERI-2142)] aqed_top.v(517): previous definition of module aqed_top is here
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[WARN (VERI-1206)] workload_local_key_0.v(39): overwriting previous definition of module workload_local_key_0_rom
[INFO (VERI-2142)] workload_local_key_0.v(39): previous definition of module workload_local_key_0_rom is here
[WARN (VERI-1206)] workload_local_key_0.v(66): overwriting previous definition of module workload_local_key_0
[INFO (VERI-2142)] workload_local_key_0.v(66): previous definition of module workload_local_key_0 is here
[-- (VERI-1482)] Analyzing Verilog file workload.v
[WARN (VERI-1206)] workload.v(708): overwriting previous definition of module workload
[INFO (VERI-2142)] workload.v(708): previous definition of module workload is here
INFO (ISW003): Top module name is "aqed_top".
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(138): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(156): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=8,AddressRange=32,AddressWidth=5)_0
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom_0
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=8,AddressRange=32,AddressWidth=5)_1
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom_1
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb_0
[WARN (VERI-1060)] aes256_encrypt_ecb.v(192): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(50): compiling module aes256_encrypt_ecb_sbox:(DataWidth=8,AddressRange=256,AddressWidth=8)_0
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(9): compiling module aes256_encrypt_ecb_sbox_rom_0
[WARN (VERI-1060)] aes256_encrypt_ecb_sbox.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(59): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(617): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(619): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(621): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(651): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(653): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(655): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(765): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] aes256_encrypt_ecb.v(864): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(866): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(880): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(882): expression size 64 truncated to fit in target size 8
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb_1
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(50): compiling module aes256_encrypt_ecb_sbox:(DataWidth=8,AddressRange=256,AddressWidth=8)_1
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(9): compiling module aes256_encrypt_ecb_sbox_rom_1
[INFO (VERI-1018)] aqed_top_mux_42_8_1_1.v(11): compiling module aqed_top_mux_42_8_1_1:(ID=1,din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=2,dout_WIDTH=8)
[WARN (VERI-1209)] workload.v(532): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(534): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(536): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(624): expression size 32 truncated to fit in target size 11
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(205): 'initial' construct ignored
[INFO (VERI-1018)] aqed_in_state_key_V.v(62): compiling module aqed_in_state_key_V:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aqed_in_state_key_V.v(9): compiling module aqed_in_state_key_V_ram
[WARN (VERI-1060)] aqed_in_state_key_V.v(30): 'initial' construct ignored
[WARN (VERI-1209)] aqed_in.v(309): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(311): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(315): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(321): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(323): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(327): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(429): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(467): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(595): expression size 32 truncated to fit in target size 19
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(124): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(266): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(270): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(276): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(280): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(307): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(310): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(341): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(380): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(390): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(464): expression size 32 truncated to fit in target size 7
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][7] does not have a driver
[WARN (VDB-1002)] aes256_encrypt_ecb_sbox.v(21): net ram[0][7] does not have a driver
[WARN (VDB-1000)] aes256_encrypt_ecb_ctx_body_key.v(41): net ram[0][7] is constantly driven from multiple places
[WARN (VDB-1001)] aes256_encrypt_ecb_ctx_body_key.v(53): another driver from here
[WARN (VDB-1000)] aqed_in_state_key_V.v(44): net ram[0][0] is constantly driven from multiple places
[WARN (VDB-1001)] aqed_in_state_key_V.v(56): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Keeping
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule default_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF031): Settings used for this proof:
    time_limit                    = 2400s
    per_property_time_limit       = 3s * 9 ^ scan
    engine_mode                   = Hp Ht L I N 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht L I N, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 4 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 555 of 1764 design flops, 0 of 0 design latches, 812 of 6002 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.062s
Performing Proof Simplification...
1.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Proof Simplification Iteration 1	[0.00 s]
1.0.Hp: Proof Simplification Iteration 2	[0.02 s]
1.0.Hp: Proof Simplification Iteration 3	[0.03 s]
Proof Simplification completed in 0.10 s
1.0.Hp: Property reordering done in  0.018s
1.0.Hp: Identified and disabled 1 duplicated target.
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 4294967295
ProofGrid is starting event handling
1.0.Ht: Proofgrid shell started at 20701@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_2
1.0.L: Proofgrid shell started at 20702@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_2
1.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.L: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Proofgrid shell started at 20700@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_2
1.0.I: Proofgrid shell started at 20703@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_2
1.0.N: Proofgrid shell started at 20704@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_2
1.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.L: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 1.0.L: The cover property "aqed_top.assume_stable_orig_idx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.L: The cover property "aqed_top.assume_stable_dup_idx:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "aqed_top.assume_stable_orig_idx:precondition1".
1.0.I: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
1.0.I: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
1.0.L: Using trace diversification with seed 1 (0.05)
1.0.L: Using LRU state removal heuristic
1.0.L: Using states from traces to { (reset) }
1.0.N: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
1.0.N: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
1.0.I: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  3	[0.01 s]
1.0.N: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  1	[0.01 s]
1.0.L: Trace Attempt  1	[0.05 s]
1.0.I: Trace Attempt  2	[0.03 s]
1.0.Ht: Trace Attempt  1	[0.06 s]
1.0.Ht: Trace Attempt  2	[0.06 s]
1.0.Ht: Trace Attempt  3	[0.06 s]
1.0.Ht: Trace Attempt  4	[0.06 s]
1.0.Ht: Trace Attempt  5	[0.06 s]
1.0.I: Trace Attempt  2	[0.05 s]
1.0.I: Trace Attempt  3	[0.05 s]
1.0.I: Trace Attempt  4	[0.05 s]
1.0.N: Trace Attempt  3	[0.06 s]
1.0.L: Trace Attempt  2	[0.10 s]
1.0.I: Trace Attempt  3	[0.08 s]
1.0.N: Trace Attempt  3	[0.08 s]
1.0.N: Trace Attempt  4	[0.08 s]
1.0.L: Trace Attempt  3	[0.17 s]
1.0.I: Trace Attempt  4	[0.14 s]
1.0.I: Trace Attempt  2	[0.16 s]
1.0.I: Trace Attempt  3	[0.16 s]
1.0.I: Trace Attempt  4	[0.17 s]
1.0.L: Trace Attempt  4	[0.24 s]
1.0.N: Trace Attempt  3	[0.23 s]
1.0.I: Trace Attempt  5	[0.24 s]
1.0.L: Trace Attempt  5	[0.30 s]
1.0.I: Trace Attempt  2	[0.44 s]
1.0.I: Trace Attempt  3	[0.44 s]
1.0.I: Trace Attempt  4	[0.44 s]
1.0.N: Trace Attempt  3	[0.62 s]
1.0.I: Trace Attempt  2	[1.04 s]
1.0.I: Trace Attempt  3	[1.04 s]
1.0.I: Trace Attempt  4	[1.04 s]
1.0.I: Trace Attempt  2	[1.41 s]
1.0.I: Trace Attempt  3	[1.42 s]
1.0.I: Trace Attempt  4	[1.42 s]
1.0.N: Trace Attempt  3	[1.67 s]
1.0.N: Trace Attempt  3	[2.24 s]
1.0.I: Trace Attempt  2	[2.30 s]
1.0.I: Trace Attempt  3	[2.30 s]
1.0.I: Trace Attempt  4	[2.31 s]
1.0.I: Trace Attempt 16	[2.59 s]
1.0.I: Per property time limit expired (3.00 s) [3.05 s]
1.0.I: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[2.96 s].
1.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.N: Trace Attempt 16	[2.63 s]
1.0.N: Per property time limit expired (3.00 s) [3.05 s]
1.0.N: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[2.96 s].
1.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.I: Trace Attempt  1	[0.00 s]
1.0.I: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  3	[0.01 s]
1.0.I: Trace Attempt  2	[0.02 s]
1.0.I: Trace Attempt  2	[0.03 s]
1.0.I: Trace Attempt  3	[0.03 s]
1.0.I: Trace Attempt  4	[0.03 s]
1.0.N: Trace Attempt  3	[0.03 s]
1.0.N: Trace Attempt  3	[0.04 s]
1.0.N: Trace Attempt  4	[0.04 s]
1.0.I: Trace Attempt  4	[0.09 s]
1.0.I: Trace Attempt  2	[0.10 s]
1.0.I: Trace Attempt  3	[0.11 s]
1.0.I: Trace Attempt  4	[0.11 s]
1.0.N: Trace Attempt  3	[0.15 s]
1.0.I: Trace Attempt  5	[0.18 s]
1.0.I: Trace Attempt  2	[0.34 s]
1.0.I: Trace Attempt  3	[0.34 s]
1.0.I: Trace Attempt  4	[0.34 s]
1.0.N: Trace Attempt  3	[0.41 s]
1.0.I: Trace Attempt  2	[0.79 s]
1.0.I: Trace Attempt  3	[0.79 s]
1.0.I: Trace Attempt  4	[0.79 s]
1.0.Ht: Trace Attempt 68	[4.17 s]
1.0.N: Trace Attempt  3	[1.20 s]
1.0.L: Trace Attempt 37	[4.41 s]
1.0.N: Trace Attempt  3	[1.70 s]
1.0.N: Trace Attempt  3	[2.17 s]
1.0.I: Trace Attempt 17	[2.61 s]
1.0.I: Per property time limit expired (3.00 s) [3.04 s]
1.0.I: Stopped processing property "aqed_top.assert_qed_match"	[3.04 s].
1.0.I: Next scan (1) will use per property time limit: 3s * 9 ^ 1 = 27s
1.0.I: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
1.0.N: Trace Attempt 20	[2.50 s]
1.0.N: Per property time limit expired (3.00 s) [3.04 s]
1.0.N: Stopped processing property "aqed_top.assert_qed_match"	[3.04 s].
1.0.N: Next scan (1) will use per property time limit: 3s * 9 ^ 1 = 27s
1.0.N: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
1.0.N: Trace Attempt 16	[0.19 s]
1.0.I: Trace Attempt 16	[0.30 s]
1.0.N: Trace Attempt  3	[0.99 s]
1.0.N: Trace Attempt  3	[1.83 s]
1.0.Ht: Trace Attempt 81	[8.37 s]
1.0.L: Trace Attempt 63	[8.53 s]
1.0.N: Trace Attempt  3	[3.46 s]
1.0.N: Trace Attempt  3	[4.13 s]
1.0.I: Trace Attempt 20	[4.71 s]
1.0.I: Trace Attempt  2	[5.83 s]
1.0.I: Trace Attempt  3	[5.83 s]
1.0.I: Trace Attempt  4	[5.83 s]
1.0.N: Trace Attempt  3	[6.51 s]
1.0.Ht: Trace Attempt 90	[12.82 s]
1.0.L: Trace Attempt 87	[12.83 s]
1.0.I: Trace Attempt  2	[9.19 s]
1.0.I: Trace Attempt  3	[9.19 s]
1.0.I: Trace Attempt  4	[9.20 s]
1.0.Ht: Trace Attempt 95	[17.25 s]
1.0.L: Trace Attempt 96	[17.71 s]
1.0.I: Trace Attempt 50	[14.16 s]
1.0.L: Trace Attempt 111	[21.82 s]
1.0.Ht: Trace Attempt 101	[21.91 s]
1.0.I: Trace Attempt  2	[18.20 s]
1.0.I: Trace Attempt  3	[18.20 s]
1.0.I: Trace Attempt  4	[18.20 s]
1.0.L: Trace Attempt 121	[25.92 s]
1.0.Ht: Trace Attempt 105	[25.98 s]
1.0.L: Trace Attempt 130	[30.24 s]
1.0.Ht: Trace Attempt 110	[30.45 s]
1.0.I: Trace Attempt 54	[25.04 s]
1.0.I: Per property time limit expired (27.00 s) [27.00 s]
1.0.I: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[27.00 s].
1.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.N: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[27.15 s].
1.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.L: Trace Attempt 136	[34.27 s]
1.0.I: Trace Attempt  2	[1.52 s]
1.0.I: Trace Attempt  3	[1.52 s]
1.0.I: Trace Attempt  4	[1.52 s]
1.0.N: Trace Attempt  3	[1.91 s]
1.0.Ht: Trace Attempt 114	[35.25 s]
1.0.N: Trace Attempt  3	[2.95 s]
1.0.I: Trace Attempt  2	[4.77 s]
1.0.I: Trace Attempt  3	[4.78 s]
1.0.I: Trace Attempt  4	[4.78 s]
1.0.N: Trace Attempt  3	[4.95 s]
1.0.L: Trace Attempt 142	[38.87 s]
1.0.Ht: Trace Attempt 117	[40.03 s]
1.0.N: Trace Attempt  3	[7.15 s]
1.0.N: Trace Attempt  3	[9.06 s]
1.0.L: Trace Attempt 148	[43.39 s]
1.0.I: Trace Attempt 52	[10.46 s]
1.0.Ht: Trace Attempt 120	[44.06 s]
1.0.I: Trace Attempt  2	[12.51 s]
1.0.I: Trace Attempt  3	[12.51 s]
1.0.I: Trace Attempt  4	[12.51 s]
1.0.L: Trace Attempt 153	[47.88 s]
1.0.Ht: Trace Attempt 123	[48.59 s]
1.0.I: Trace Attempt 55	[18.94 s]
1.0.N: Trace Attempt  3	[19.01 s]
1.0.L: A trace with 153 cycles was found. [53.85 s]
INFO (IPF047): 1.0.L: The cover property "aqed_top.assert_qed_match:precondition1" was covered in 153 cycles in 54.00 s.
INFO (IPF055): 1.0.L: A counterexample (cex) with 153 cycles was found for the property "aqed_top.assert_qed_match" in 54.00 s by the incidental trace "aqed_top.assert_qed_match:precondition1".
1.0.Hp: Interrupted (multi)
1.0.Hp: Interrupted. [53.92 s]
1.0.Ht: Trace Attempt 127	[53.89 s]
1.0.Ht: Interrupted (multi)
1.0.Ht: Interrupted. [53.92 s]
1.0.L: All properties determined. [53.88 s]
1.0.L: Exited with Success (@ 53.92 s)
ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 53.93 s)
1.0.Ht: Exited with Success (@ 53.94 s)
1.0.N: Stopped processing property "aqed_top.assert_qed_match"	[20.86 s].
1.0.N: Trace Attempt 56	[19.98 s]
1.0.N: All properties either determined or skipped. [54.01 s]
1.0.N: Exited with Success (@ 54.02 s)
1.0.I: Stopped processing property "aqed_top.assert_qed_match"	[21.01 s].
1.0.I: Trace Attempt 56	[20.35 s]
1.0.I: All properties either determined or skipped. [54.11 s]
1.0.I: Exited with Success (@ 54.13 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Final state reached.

==============================================================
SUMMARY
==============================================================
	Properties Considered : 4
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
determined
[<embedded>] % visualize -violation -property <embedded>::aqed_top.assert_qed_match -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::aqed_top.assert_qed_match".
cex
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_2_be_reg_315".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_1_reg_198".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_2_be_reg_315".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.k_reg_268".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.tmp7_fu_421_p2".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_3_reg_615".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_4_reg_244".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_2_reg_211".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.sbox_q0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.ctx_body_enckey_q0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_3_reg_615".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_2_reg_211".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_1_reg_198".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_1_1_reg_187".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_0_1_reg_176".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_1_1_reg_165".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.ap_start".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361.ap_start".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.ap_CS_fsm_state4".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_reg_180".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361.buf_reg_180".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_2_reg_211".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361.buf_2_reg_211".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.buf_4_reg_244".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361.buf_4_reg_244".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361.ap_return_0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349.ap_return_0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_3_reg_615".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_0_3_reg_627".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349_ap_return_0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_349_ap_return_1".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361_ap_return_0".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.grp_aes256_encrypt_ecb_fu_361_ap_return_1".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_3_reg_615".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_1_3_reg_621".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_0_3_reg_627".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_1_3_reg_633".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_0_reg_140".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_0_1_reg_128".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_1_reg_104".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.buf_1_0_reg_116".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.tmp_8_fu_515_p1".
WARNING (WNL053): Unable to find signal "grp_workload_fu_113.tmp_3_reg_647".
[<embedded>] % source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(56): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(56): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(101): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(101): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(47): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(47): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(74): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(74): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(916): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(916): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(59): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(59): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(104): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(104): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(737): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(737): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(394): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(394): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[WARN (VERI-1206)] aqed_top.v(523): overwriting previous definition of module aqed_top
[INFO (VERI-2142)] aqed_top.v(523): previous definition of module aqed_top is here
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[WARN (VERI-1206)] workload_local_key_0.v(39): overwriting previous definition of module workload_local_key_0_rom
[INFO (VERI-2142)] workload_local_key_0.v(39): previous definition of module workload_local_key_0_rom is here
[WARN (VERI-1206)] workload_local_key_0.v(66): overwriting previous definition of module workload_local_key_0
[INFO (VERI-2142)] workload_local_key_0.v(66): previous definition of module workload_local_key_0 is here
[-- (VERI-1482)] Analyzing Verilog file workload.v
[WARN (VERI-1206)] workload.v(708): overwriting previous definition of module workload
[INFO (VERI-2142)] workload.v(708): previous definition of module workload is here
INFO (ISW003): Top module name is "aqed_top".
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(138): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(156): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=8,AddressRange=32,AddressWidth=5)_0
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom_0
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=8,AddressRange=32,AddressWidth=5)_1
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom_1
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb_0
[WARN (VERI-1060)] aes256_encrypt_ecb.v(192): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(50): compiling module aes256_encrypt_ecb_sbox:(DataWidth=8,AddressRange=256,AddressWidth=8)_0
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(9): compiling module aes256_encrypt_ecb_sbox_rom_0
[WARN (VERI-1060)] aes256_encrypt_ecb_sbox.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(59): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(617): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(619): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(621): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(651): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(653): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(655): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(765): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] aes256_encrypt_ecb.v(864): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(866): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(880): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(882): expression size 64 truncated to fit in target size 8
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb_1
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(50): compiling module aes256_encrypt_ecb_sbox:(DataWidth=8,AddressRange=256,AddressWidth=8)_1
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(9): compiling module aes256_encrypt_ecb_sbox_rom_1
[INFO (VERI-1018)] aqed_top_mux_42_8_1_1.v(11): compiling module aqed_top_mux_42_8_1_1:(ID=1,din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=2,dout_WIDTH=8)
[WARN (VERI-1209)] workload.v(532): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(534): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(536): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(624): expression size 32 truncated to fit in target size 11
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(205): 'initial' construct ignored
[INFO (VERI-1018)] aqed_in_state_key_V.v(62): compiling module aqed_in_state_key_V:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aqed_in_state_key_V.v(9): compiling module aqed_in_state_key_V_ram
[WARN (VERI-1060)] aqed_in_state_key_V.v(30): 'initial' construct ignored
[WARN (VERI-1209)] aqed_in.v(309): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(311): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(315): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(321): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(323): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(327): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(429): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(467): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(595): expression size 32 truncated to fit in target size 19
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(124): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(266): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(270): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(276): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(280): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(307): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(310): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(341): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(380): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(390): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(464): expression size 32 truncated to fit in target size 7
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][7] does not have a driver
[WARN (VDB-1002)] aes256_encrypt_ecb_sbox.v(21): net ram[0][7] does not have a driver
[WARN (VDB-1000)] aes256_encrypt_ecb_ctx_body_key.v(41): net ram[0][7] is constantly driven from multiple places
[WARN (VDB-1001)] aes256_encrypt_ecb_ctx_body_key.v(53): another driver from here
[WARN (VDB-1000)] aqed_in_state_key_V.v(44): net ram[0][0] is constantly driven from multiple places
[WARN (VDB-1001)] aqed_in_state_key_V.v(56): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
[<embedded>] % prove -bg -property {<embedded>::aqed_top.assert_qed_match}
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = B Bm 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = B Bm, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background (thread 2)
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 555 of 1764 design flops, 0 of 0 design latches, 812 of 6002 internal elements.
WARNING (WPF042): A single property remains, and one of the engines "Ht", "Hts", "B", or "Bm" is already running. Ignoring "Bm".
Using multistage preprocessing
Starting reduce
Finished reduce in 0.071s
Performing Proof Simplification...
2.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: Proof Simplification Iteration 1	[0.00 s]
2.0.B: Proof Simplification Iteration 2	[0.02 s]
2.0.B: Proof Simplification Iteration 3	[0.03 s]
Proof Simplification completed in 0.10 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 1
ProofGrid is starting event handling
2.0.B: Proofgrid shell started at 22179@rsg27.stanford.edu(local) jg_18532_rsg27.stanford.edu_3
2.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: Last scan. Per property time limit: 0s
2.0.B: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
2.0.B: Trace Attempt  1	[0.03 s]
2.0.B: Trace Attempt  2	[0.09 s]
2.0.B: Trace Attempt  3	[0.14 s]
2.0.B: Trace Attempt  4	[0.20 s]
2.0.B: Trace Attempt  5	[0.26 s]
2.0.B: Trace Attempt 41	[4.28 s]
2.0.B: Trace Attempt 71	[8.36 s]
2.0.B: Trace Attempt 81	[12.65 s]
2.0.B: Trace Attempt 100	[16.85 s]
2.0.B: Trace Attempt 117	[21.05 s]
2.0.B: Trace Attempt 129	[25.12 s]
2.0.B: Trace Attempt 140	[29.61 s]
2.0.B: Trace Attempt 146	[33.84 s]
2.0.B: Trace Attempt 153	[37.53 s]
2.0.B: A trace with 153 cycles was found. [41.60 s]
INFO (IPF055): 2.0.B: A counterexample (cex) with 153 cycles was found for the property "aqed_top.assert_qed_match" in 41.90 s.
ProofGrid usable level: 0
2.0.B: Stopped processing property "aqed_top.assert_qed_match"	[41.93 s].
2.0.B: All properties determined. [41.68 s]
2.0.B: Exited with Success (@ 41.70 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"
INFO: delete ampa start in Shell
INFO: delete ampa end in Shell
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
