# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/behavioural_modelling/sr_ff/srff.mpf
# Loading project srff
# Compile of srff.v was successful.
vsim -voptargs=+acc work.srff_tb
# vsim -voptargs="+acc" work.srff_tb 
# Start time: 09:35:14 on Jan 13,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Fatal: Unexpected signal: 11.
# D:/Obsi/verilogg/behavioural_modelling/sr_ff/srff.v(1): Vopt Compiler exiting
# Error loading design
# End time: 09:35:15 on Jan 13,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of srff.v was successful.
vsim -voptargs=+acc work.srff_tb
# vsim -voptargs="+acc" work.srff_tb 
# Start time: 09:35:56 on Jan 13,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.srff_tb(fast)
# Loading work.srff_dut(fast)
# End time: 09:36:47 on Jan 13,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# Closing project D:/Obsi/verilogg/behavioural_modelling/sr_ff/srff.mpf
# reading C:/questasim64_10.7c/win64/../modelsim.ini
