
FRA262_G4_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c054  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800c1ec  0800c1ec  0001c1ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c210  0800c210  000202b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c210  0800c210  0001c210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c218  0800c218  000202b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c218  0800c218  0001c218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c21c  0800c21c  0001c21c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b0  20000000  0800c220  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bac  200002b0  0800c4d0  000202b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e5c  0800c4d0  00020e5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014bb3  00000000  00000000  000202e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e7  00000000  00000000  00034e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001130  00000000  00000000  00037380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001080  00000000  00000000  000384b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000180f3  00000000  00000000  00039530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014b09  00000000  00000000  00051623  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009da9f  00000000  00000000  0006612c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00103bcb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dd4  00000000  00000000  00103c1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200002b0 	.word	0x200002b0
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800c1d4 	.word	0x0800c1d4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200002b4 	.word	0x200002b4
 80001d4:	0800c1d4 	.word	0x0800c1d4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2uiz>:
 8000ab0:	004a      	lsls	r2, r1, #1
 8000ab2:	d211      	bcs.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d211      	bcs.n	8000ade <__aeabi_d2uiz+0x2e>
 8000aba:	d50d      	bpl.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d40e      	bmi.n	8000ae4 <__aeabi_d2uiz+0x34>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_d2uiz+0x3a>
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0000 	mov.w	r0, #0
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba4:	f000 b974 	b.w	8000e90 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9d08      	ldr	r5, [sp, #32]
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	468e      	mov	lr, r1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d14d      	bne.n	8000c6a <__udivmoddi4+0xaa>
 8000bce:	428a      	cmp	r2, r1
 8000bd0:	4694      	mov	ip, r2
 8000bd2:	d969      	bls.n	8000ca8 <__udivmoddi4+0xe8>
 8000bd4:	fab2 f282 	clz	r2, r2
 8000bd8:	b152      	cbz	r2, 8000bf0 <__udivmoddi4+0x30>
 8000bda:	fa01 f302 	lsl.w	r3, r1, r2
 8000bde:	f1c2 0120 	rsb	r1, r2, #32
 8000be2:	fa20 f101 	lsr.w	r1, r0, r1
 8000be6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bea:	ea41 0e03 	orr.w	lr, r1, r3
 8000bee:	4094      	lsls	r4, r2
 8000bf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bf4:	0c21      	lsrs	r1, r4, #16
 8000bf6:	fbbe f6f8 	udiv	r6, lr, r8
 8000bfa:	fa1f f78c 	uxth.w	r7, ip
 8000bfe:	fb08 e316 	mls	r3, r8, r6, lr
 8000c02:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c06:	fb06 f107 	mul.w	r1, r6, r7
 8000c0a:	4299      	cmp	r1, r3
 8000c0c:	d90a      	bls.n	8000c24 <__udivmoddi4+0x64>
 8000c0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c12:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c16:	f080 811f 	bcs.w	8000e58 <__udivmoddi4+0x298>
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	f240 811c 	bls.w	8000e58 <__udivmoddi4+0x298>
 8000c20:	3e02      	subs	r6, #2
 8000c22:	4463      	add	r3, ip
 8000c24:	1a5b      	subs	r3, r3, r1
 8000c26:	b2a4      	uxth	r4, r4
 8000c28:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c2c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c34:	fb00 f707 	mul.w	r7, r0, r7
 8000c38:	42a7      	cmp	r7, r4
 8000c3a:	d90a      	bls.n	8000c52 <__udivmoddi4+0x92>
 8000c3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c40:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c44:	f080 810a 	bcs.w	8000e5c <__udivmoddi4+0x29c>
 8000c48:	42a7      	cmp	r7, r4
 8000c4a:	f240 8107 	bls.w	8000e5c <__udivmoddi4+0x29c>
 8000c4e:	4464      	add	r4, ip
 8000c50:	3802      	subs	r0, #2
 8000c52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c56:	1be4      	subs	r4, r4, r7
 8000c58:	2600      	movs	r6, #0
 8000c5a:	b11d      	cbz	r5, 8000c64 <__udivmoddi4+0xa4>
 8000c5c:	40d4      	lsrs	r4, r2
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e9c5 4300 	strd	r4, r3, [r5]
 8000c64:	4631      	mov	r1, r6
 8000c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6a:	428b      	cmp	r3, r1
 8000c6c:	d909      	bls.n	8000c82 <__udivmoddi4+0xc2>
 8000c6e:	2d00      	cmp	r5, #0
 8000c70:	f000 80ef 	beq.w	8000e52 <__udivmoddi4+0x292>
 8000c74:	2600      	movs	r6, #0
 8000c76:	e9c5 0100 	strd	r0, r1, [r5]
 8000c7a:	4630      	mov	r0, r6
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	fab3 f683 	clz	r6, r3
 8000c86:	2e00      	cmp	r6, #0
 8000c88:	d14a      	bne.n	8000d20 <__udivmoddi4+0x160>
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d302      	bcc.n	8000c94 <__udivmoddi4+0xd4>
 8000c8e:	4282      	cmp	r2, r0
 8000c90:	f200 80f9 	bhi.w	8000e86 <__udivmoddi4+0x2c6>
 8000c94:	1a84      	subs	r4, r0, r2
 8000c96:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	469e      	mov	lr, r3
 8000c9e:	2d00      	cmp	r5, #0
 8000ca0:	d0e0      	beq.n	8000c64 <__udivmoddi4+0xa4>
 8000ca2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ca6:	e7dd      	b.n	8000c64 <__udivmoddi4+0xa4>
 8000ca8:	b902      	cbnz	r2, 8000cac <__udivmoddi4+0xec>
 8000caa:	deff      	udf	#255	; 0xff
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	2a00      	cmp	r2, #0
 8000cb2:	f040 8092 	bne.w	8000dda <__udivmoddi4+0x21a>
 8000cb6:	eba1 010c 	sub.w	r1, r1, ip
 8000cba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cbe:	fa1f fe8c 	uxth.w	lr, ip
 8000cc2:	2601      	movs	r6, #1
 8000cc4:	0c20      	lsrs	r0, r4, #16
 8000cc6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cca:	fb07 1113 	mls	r1, r7, r3, r1
 8000cce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cd2:	fb0e f003 	mul.w	r0, lr, r3
 8000cd6:	4288      	cmp	r0, r1
 8000cd8:	d908      	bls.n	8000cec <__udivmoddi4+0x12c>
 8000cda:	eb1c 0101 	adds.w	r1, ip, r1
 8000cde:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x12a>
 8000ce4:	4288      	cmp	r0, r1
 8000ce6:	f200 80cb 	bhi.w	8000e80 <__udivmoddi4+0x2c0>
 8000cea:	4643      	mov	r3, r8
 8000cec:	1a09      	subs	r1, r1, r0
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf4:	fb07 1110 	mls	r1, r7, r0, r1
 8000cf8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cfc:	fb0e fe00 	mul.w	lr, lr, r0
 8000d00:	45a6      	cmp	lr, r4
 8000d02:	d908      	bls.n	8000d16 <__udivmoddi4+0x156>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x154>
 8000d0e:	45a6      	cmp	lr, r4
 8000d10:	f200 80bb 	bhi.w	8000e8a <__udivmoddi4+0x2ca>
 8000d14:	4608      	mov	r0, r1
 8000d16:	eba4 040e 	sub.w	r4, r4, lr
 8000d1a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d1e:	e79c      	b.n	8000c5a <__udivmoddi4+0x9a>
 8000d20:	f1c6 0720 	rsb	r7, r6, #32
 8000d24:	40b3      	lsls	r3, r6
 8000d26:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d2e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d32:	fa01 f306 	lsl.w	r3, r1, r6
 8000d36:	431c      	orrs	r4, r3
 8000d38:	40f9      	lsrs	r1, r7
 8000d3a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d3e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d42:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d46:	0c20      	lsrs	r0, r4, #16
 8000d48:	fa1f fe8c 	uxth.w	lr, ip
 8000d4c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d50:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d54:	fb08 f00e 	mul.w	r0, r8, lr
 8000d58:	4288      	cmp	r0, r1
 8000d5a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b8>
 8000d60:	eb1c 0101 	adds.w	r1, ip, r1
 8000d64:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d68:	f080 8088 	bcs.w	8000e7c <__udivmoddi4+0x2bc>
 8000d6c:	4288      	cmp	r0, r1
 8000d6e:	f240 8085 	bls.w	8000e7c <__udivmoddi4+0x2bc>
 8000d72:	f1a8 0802 	sub.w	r8, r8, #2
 8000d76:	4461      	add	r1, ip
 8000d78:	1a09      	subs	r1, r1, r0
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d80:	fb09 1110 	mls	r1, r9, r0, r1
 8000d84:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d8c:	458e      	cmp	lr, r1
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x1e2>
 8000d90:	eb1c 0101 	adds.w	r1, ip, r1
 8000d94:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d98:	d26c      	bcs.n	8000e74 <__udivmoddi4+0x2b4>
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d96a      	bls.n	8000e74 <__udivmoddi4+0x2b4>
 8000d9e:	3802      	subs	r0, #2
 8000da0:	4461      	add	r1, ip
 8000da2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000da6:	fba0 9402 	umull	r9, r4, r0, r2
 8000daa:	eba1 010e 	sub.w	r1, r1, lr
 8000dae:	42a1      	cmp	r1, r4
 8000db0:	46c8      	mov	r8, r9
 8000db2:	46a6      	mov	lr, r4
 8000db4:	d356      	bcc.n	8000e64 <__udivmoddi4+0x2a4>
 8000db6:	d053      	beq.n	8000e60 <__udivmoddi4+0x2a0>
 8000db8:	b15d      	cbz	r5, 8000dd2 <__udivmoddi4+0x212>
 8000dba:	ebb3 0208 	subs.w	r2, r3, r8
 8000dbe:	eb61 010e 	sbc.w	r1, r1, lr
 8000dc2:	fa01 f707 	lsl.w	r7, r1, r7
 8000dc6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dca:	40f1      	lsrs	r1, r6
 8000dcc:	431f      	orrs	r7, r3
 8000dce:	e9c5 7100 	strd	r7, r1, [r5]
 8000dd2:	2600      	movs	r6, #0
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	f1c2 0320 	rsb	r3, r2, #32
 8000dde:	40d8      	lsrs	r0, r3
 8000de0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de4:	fa21 f303 	lsr.w	r3, r1, r3
 8000de8:	4091      	lsls	r1, r2
 8000dea:	4301      	orrs	r1, r0
 8000dec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df0:	fa1f fe8c 	uxth.w	lr, ip
 8000df4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000df8:	fb07 3610 	mls	r6, r7, r0, r3
 8000dfc:	0c0b      	lsrs	r3, r1, #16
 8000dfe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e02:	fb00 f60e 	mul.w	r6, r0, lr
 8000e06:	429e      	cmp	r6, r3
 8000e08:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0x260>
 8000e0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e12:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e16:	d22f      	bcs.n	8000e78 <__udivmoddi4+0x2b8>
 8000e18:	429e      	cmp	r6, r3
 8000e1a:	d92d      	bls.n	8000e78 <__udivmoddi4+0x2b8>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	4463      	add	r3, ip
 8000e20:	1b9b      	subs	r3, r3, r6
 8000e22:	b289      	uxth	r1, r1
 8000e24:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e28:	fb07 3316 	mls	r3, r7, r6, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb06 f30e 	mul.w	r3, r6, lr
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x28a>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e40:	d216      	bcs.n	8000e70 <__udivmoddi4+0x2b0>
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d914      	bls.n	8000e70 <__udivmoddi4+0x2b0>
 8000e46:	3e02      	subs	r6, #2
 8000e48:	4461      	add	r1, ip
 8000e4a:	1ac9      	subs	r1, r1, r3
 8000e4c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e50:	e738      	b.n	8000cc4 <__udivmoddi4+0x104>
 8000e52:	462e      	mov	r6, r5
 8000e54:	4628      	mov	r0, r5
 8000e56:	e705      	b.n	8000c64 <__udivmoddi4+0xa4>
 8000e58:	4606      	mov	r6, r0
 8000e5a:	e6e3      	b.n	8000c24 <__udivmoddi4+0x64>
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	e6f8      	b.n	8000c52 <__udivmoddi4+0x92>
 8000e60:	454b      	cmp	r3, r9
 8000e62:	d2a9      	bcs.n	8000db8 <__udivmoddi4+0x1f8>
 8000e64:	ebb9 0802 	subs.w	r8, r9, r2
 8000e68:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e6c:	3801      	subs	r0, #1
 8000e6e:	e7a3      	b.n	8000db8 <__udivmoddi4+0x1f8>
 8000e70:	4646      	mov	r6, r8
 8000e72:	e7ea      	b.n	8000e4a <__udivmoddi4+0x28a>
 8000e74:	4620      	mov	r0, r4
 8000e76:	e794      	b.n	8000da2 <__udivmoddi4+0x1e2>
 8000e78:	4640      	mov	r0, r8
 8000e7a:	e7d1      	b.n	8000e20 <__udivmoddi4+0x260>
 8000e7c:	46d0      	mov	r8, sl
 8000e7e:	e77b      	b.n	8000d78 <__udivmoddi4+0x1b8>
 8000e80:	3b02      	subs	r3, #2
 8000e82:	4461      	add	r1, ip
 8000e84:	e732      	b.n	8000cec <__udivmoddi4+0x12c>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e709      	b.n	8000c9e <__udivmoddi4+0xde>
 8000e8a:	4464      	add	r4, ip
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	e742      	b.n	8000d16 <__udivmoddi4+0x156>

08000e90 <__aeabi_idiv0>:
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop

08000e94 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000e9c:	4b04      	ldr	r3, [pc, #16]	; (8000eb0 <modbus_1t5_Timeout+0x1c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	751a      	strb	r2, [r3, #20]
}
 8000ea4:	bf00      	nop
 8000ea6:	370c      	adds	r7, #12
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr
 8000eb0:	200002cc 	.word	0x200002cc

08000eb4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000ebc:	4b04      	ldr	r3, [pc, #16]	; (8000ed0 <modbus_3t5_Timeout+0x1c>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	755a      	strb	r2, [r3, #21]
}
 8000ec4:	bf00      	nop
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr
 8000ed0:	200002cc 	.word	0x200002cc

08000ed4 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8000ede:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <modbus_UART_Recived+0x60>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 8000ee6:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <modbus_UART_Recived+0x60>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8000eee:	1c59      	adds	r1, r3, #1
 8000ef0:	b289      	uxth	r1, r1
 8000ef2:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 8000ef6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000efa:	d210      	bcs.n	8000f1e <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000efc:	4b0d      	ldr	r3, [pc, #52]	; (8000f34 <modbus_UART_Recived+0x60>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	68d8      	ldr	r0, [r3, #12]
 8000f02:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <modbus_UART_Recived+0x60>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <modbus_UART_Recived+0x60>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000f0e:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000f12:	4413      	add	r3, r2
 8000f14:	3302      	adds	r3, #2
 8000f16:	2201      	movs	r2, #1
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f009 fd71 	bl	800aa00 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000f1e:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <modbus_UART_Recived+0x60>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	691b      	ldr	r3, [r3, #16]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2200      	movs	r2, #0
 8000f28:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200002cc 	.word	0x200002cc

08000f38 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000f42:	4a24      	ldr	r2, [pc, #144]	; (8000fd4 <Modbus_init+0x9c>)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000f48:	4b22      	ldr	r3, [pc, #136]	; (8000fd4 <Modbus_init+0x9c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	683a      	ldr	r2, [r7, #0]
 8000f4e:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8000f50:	4b20      	ldr	r3, [pc, #128]	; (8000fd4 <Modbus_init+0x9c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	691b      	ldr	r3, [r3, #16]
 8000f56:	4a20      	ldr	r2, [pc, #128]	; (8000fd8 <Modbus_init+0xa0>)
 8000f58:	2114      	movs	r1, #20
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f008 ff9c 	bl	8009e98 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000f60:	4b1c      	ldr	r3, [pc, #112]	; (8000fd4 <Modbus_init+0x9c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	4a1d      	ldr	r2, [pc, #116]	; (8000fdc <Modbus_init+0xa4>)
 8000f68:	210e      	movs	r1, #14
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f008 ff94 	bl	8009e98 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8000f70:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <Modbus_init+0x9c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	68db      	ldr	r3, [r3, #12]
 8000f76:	4a1a      	ldr	r2, [pc, #104]	; (8000fe0 <Modbus_init+0xa8>)
 8000f78:	2103      	movs	r1, #3
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f009 fc98 	bl	800a8b0 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f80:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <Modbus_init+0x9c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	68d8      	ldr	r0, [r3, #12]
 8000f86:	4b13      	ldr	r3, [pc, #76]	; (8000fd4 <Modbus_init+0x9c>)
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	4b12      	ldr	r3, [pc, #72]	; (8000fd4 <Modbus_init+0x9c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000f92:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000f96:	4413      	add	r3, r2
 8000f98:	3302      	adds	r3, #2
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f009 fd2f 	bl	800aa00 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <Modbus_init+0x9c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	691b      	ldr	r3, [r3, #16]
 8000fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d10c      	bne.n	8000fcc <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000fb2:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <Modbus_init+0x9c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f008 f8df 	bl	800917c <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000fbe:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <Modbus_init+0x9c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	691b      	ldr	r3, [r3, #16]
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f008 fb14 	bl	80095f4 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000fcc:	bf00      	nop
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	200002cc 	.word	0x200002cc
 8000fd8:	08000e95 	.word	0x08000e95
 8000fdc:	08000eb5 	.word	0x08000eb5
 8000fe0:	08000ed5 	.word	0x08000ed5

08000fe4 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	460b      	mov	r3, r1
 8000fee:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8000ff0:	23ff      	movs	r3, #255	; 0xff
 8000ff2:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8000ff4:	23ff      	movs	r3, #255	; 0xff
 8000ff6:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8000ff8:	e013      	b.n	8001022 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	1c5a      	adds	r2, r3, #1
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	781a      	ldrb	r2, [r3, #0]
 8001002:	7bbb      	ldrb	r3, [r7, #14]
 8001004:	4053      	eors	r3, r2
 8001006:	b2db      	uxtb	r3, r3
 8001008:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800100a:	4a0f      	ldr	r2, [pc, #60]	; (8001048 <CRC16+0x64>)
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	4413      	add	r3, r2
 8001010:	781a      	ldrb	r2, [r3, #0]
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	4053      	eors	r3, r2
 8001016:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001018:	4a0c      	ldr	r2, [pc, #48]	; (800104c <CRC16+0x68>)
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	4413      	add	r3, r2
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001022:	883b      	ldrh	r3, [r7, #0]
 8001024:	1e5a      	subs	r2, r3, #1
 8001026:	803a      	strh	r2, [r7, #0]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d1e6      	bne.n	8000ffa <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	021b      	lsls	r3, r3, #8
 8001030:	b21a      	sxth	r2, r3
 8001032:	7bbb      	ldrb	r3, [r7, #14]
 8001034:	b21b      	sxth	r3, r3
 8001036:	4313      	orrs	r3, r2
 8001038:	b21b      	sxth	r3, r3
 800103a:	b29b      	uxth	r3, r3
}
 800103c:	4618      	mov	r0, r3
 800103e:	3714      	adds	r7, #20
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	20000100 	.word	0x20000100
 800104c:	20000000 	.word	0x20000000

08001050 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001056:	4b81      	ldr	r3, [pc, #516]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	7e1b      	ldrb	r3, [r3, #24]
 800105c:	3b01      	subs	r3, #1
 800105e:	2b03      	cmp	r3, #3
 8001060:	d80a      	bhi.n	8001078 <Modbus_Protocal_Worker+0x28>
 8001062:	a201      	add	r2, pc, #4	; (adr r2, 8001068 <Modbus_Protocal_Worker+0x18>)
 8001064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001068:	08001083 	.word	0x08001083
 800106c:	08001223 	.word	0x08001223
 8001070:	0800110f 	.word	0x0800110f
 8001074:	08001135 	.word	0x08001135
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001078:	4b78      	ldr	r3, [pc, #480]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2201      	movs	r2, #1
 800107e:	761a      	strb	r2, [r3, #24]
		break;
 8001080:	e0e8      	b.n	8001254 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001082:	4b76      	ldr	r3, [pc, #472]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 800108a:	2b00      	cmp	r3, #0
 800108c:	d002      	beq.n	8001094 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 800108e:	f000 f9d7 	bl	8001440 <Modbus_Emission>
 8001092:	e01c      	b.n	80010ce <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 8001094:	4b71      	ldr	r3, [pc, #452]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	7d9b      	ldrb	r3, [r3, #22]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d017      	beq.n	80010ce <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 800109e:	4b6f      	ldr	r3, [pc, #444]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2200      	movs	r2, #0
 80010a4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80010a6:	4b6d      	ldr	r3, [pc, #436]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2200      	movs	r2, #0
 80010ac:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80010ae:	4b6b      	ldr	r3, [pc, #428]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	691b      	ldr	r3, [r3, #16]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4b68      	ldr	r3, [pc, #416]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	691b      	ldr	r3, [r3, #16]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f042 0201 	orr.w	r2, r2, #1
 80010c4:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80010c6:	4b65      	ldr	r3, [pc, #404]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2203      	movs	r2, #3
 80010cc:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80010ce:	4b63      	ldr	r3, [pc, #396]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2b20      	cmp	r3, #32
 80010dc:	f040 80b3 	bne.w	8001246 <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80010e0:	4b5e      	ldr	r3, [pc, #376]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2200      	movs	r2, #0
 80010e6:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80010ea:	4b5c      	ldr	r3, [pc, #368]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	68d8      	ldr	r0, [r3, #12]
 80010f0:	4b5a      	ldr	r3, [pc, #360]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4b59      	ldr	r3, [pc, #356]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80010fc:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001100:	4413      	add	r3, r2
 8001102:	3302      	adds	r3, #2
 8001104:	2201      	movs	r2, #1
 8001106:	4619      	mov	r1, r3
 8001108:	f009 fc7a 	bl	800aa00 <HAL_UART_Receive_IT>
		}
		break;
 800110c:	e09b      	b.n	8001246 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800110e:	4b53      	ldr	r3, [pc, #332]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	7d1b      	ldrb	r3, [r3, #20]
 8001114:	2b00      	cmp	r3, #0
 8001116:	f000 8098 	beq.w	800124a <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800111a:	4b50      	ldr	r3, [pc, #320]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2200      	movs	r2, #0
 8001120:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001122:	4b4e      	ldr	r3, [pc, #312]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	22fe      	movs	r2, #254	; 0xfe
 8001128:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800112a:	4b4c      	ldr	r3, [pc, #304]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2204      	movs	r2, #4
 8001130:	761a      	strb	r2, [r3, #24]
		}
		break;
 8001132:	e08a      	b.n	800124a <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 8001134:	4b49      	ldr	r3, [pc, #292]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	7d9b      	ldrb	r3, [r3, #22]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d009      	beq.n	8001152 <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 800113e:	4b47      	ldr	r3, [pc, #284]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d103      	bne.n	8001152 <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800114a:	4b44      	ldr	r3, [pc, #272]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	22ff      	movs	r2, #255	; 0xff
 8001150:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001152:	4b42      	ldr	r3, [pc, #264]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800115a:	f113 0f02 	cmn.w	r3, #2
 800115e:	d150      	bne.n	8001202 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001160:	4b3e      	ldr	r3, [pc, #248]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2200      	movs	r2, #0
 8001166:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001168:	4b3c      	ldr	r3, [pc, #240]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f203 2272 	addw	r2, r3, #626	; 0x272
 8001170:	4b3a      	ldr	r3, [pc, #232]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001178:	3b02      	subs	r3, #2
 800117a:	4619      	mov	r1, r3
 800117c:	4610      	mov	r0, r2
 800117e:	f7ff ff31 	bl	8000fe4 <CRC16>
 8001182:	4603      	mov	r3, r0
 8001184:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001186:	793a      	ldrb	r2, [r7, #4]
 8001188:	4b34      	ldr	r3, [pc, #208]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 800118a:	6819      	ldr	r1, [r3, #0]
 800118c:	4b33      	ldr	r3, [pc, #204]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001194:	3b02      	subs	r3, #2
 8001196:	440b      	add	r3, r1
 8001198:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 800119c:	429a      	cmp	r2, r3
 800119e:	d10c      	bne.n	80011ba <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80011a0:	797a      	ldrb	r2, [r7, #5]
 80011a2:	4b2e      	ldr	r3, [pc, #184]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80011a4:	6819      	ldr	r1, [r3, #0]
 80011a6:	4b2d      	ldr	r3, [pc, #180]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011ae:	3b01      	subs	r3, #1
 80011b0:	440b      	add	r3, r1
 80011b2:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d004      	beq.n	80011c4 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80011ba:	4b28      	ldr	r3, [pc, #160]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	22ff      	movs	r2, #255	; 0xff
 80011c0:	75da      	strb	r2, [r3, #23]
				break;
 80011c2:	e047      	b.n	8001254 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80011c4:	4b25      	ldr	r3, [pc, #148]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 80011cc:	4b23      	ldr	r3, [pc, #140]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d113      	bne.n	80011fe <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80011d6:	4b21      	ldr	r3, [pc, #132]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80011de:	4b1f      	ldr	r3, [pc, #124]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 80011e6:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80011e8:	4b1c      	ldr	r3, [pc, #112]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011f0:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 80011f2:	461a      	mov	r2, r3
 80011f4:	f00a fdc6 	bl	800bd84 <memcpy>

			//execute command
			Modbus_frame_response();
 80011f8:	f000 f90a 	bl	8001410 <Modbus_frame_response>
 80011fc:	e001      	b.n	8001202 <Modbus_Protocal_Worker+0x1b2>
				break;
 80011fe:	bf00      	nop
					}
		break;


	}
}
 8001200:	e028      	b.n	8001254 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 8001202:	4b16      	ldr	r3, [pc, #88]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	7d5b      	ldrb	r3, [r3, #21]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d020      	beq.n	800124e <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 800120c:	4b13      	ldr	r3, [pc, #76]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2201      	movs	r2, #1
 8001212:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001214:	4b11      	ldr	r3, [pc, #68]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	4618      	mov	r0, r3
 800121c:	f009 fc9e 	bl	800ab5c <HAL_UART_AbortReceive>
		break;
 8001220:	e015      	b.n	800124e <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001222:	4b0e      	ldr	r3, [pc, #56]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800122c:	b2db      	uxtb	r3, r3
 800122e:	2b20      	cmp	r3, #32
 8001230:	d10f      	bne.n	8001252 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 8001232:	4b0a      	ldr	r3, [pc, #40]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2200      	movs	r2, #0
 8001238:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 800123c:	4b07      	ldr	r3, [pc, #28]	; (800125c <Modbus_Protocal_Worker+0x20c>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2201      	movs	r2, #1
 8001242:	761a      	strb	r2, [r3, #24]
		break;
 8001244:	e005      	b.n	8001252 <Modbus_Protocal_Worker+0x202>
		break;
 8001246:	bf00      	nop
 8001248:	e004      	b.n	8001254 <Modbus_Protocal_Worker+0x204>
		break;
 800124a:	bf00      	nop
 800124c:	e002      	b.n	8001254 <Modbus_Protocal_Worker+0x204>
		break;
 800124e:	bf00      	nop
 8001250:	e000      	b.n	8001254 <Modbus_Protocal_Worker+0x204>
		break;
 8001252:	bf00      	nop
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	200002cc 	.word	0x200002cc

08001260 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001266:	4b1e      	ldr	r3, [pc, #120]	; (80012e0 <modbusWrite1Register+0x80>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	7e9b      	ldrb	r3, [r3, #26]
 800126c:	b29b      	uxth	r3, r3
 800126e:	021b      	lsls	r3, r3, #8
 8001270:	b29a      	uxth	r2, r3
 8001272:	4b1b      	ldr	r3, [pc, #108]	; (80012e0 <modbusWrite1Register+0x80>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	7edb      	ldrb	r3, [r3, #27]
 8001278:	b29b      	uxth	r3, r3
 800127a:	4413      	add	r3, r2
 800127c:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800127e:	88fa      	ldrh	r2, [r7, #6]
 8001280:	4b17      	ldr	r3, [pc, #92]	; (80012e0 <modbusWrite1Register+0x80>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	429a      	cmp	r2, r3
 8001288:	d903      	bls.n	8001292 <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800128a:	2002      	movs	r0, #2
 800128c:	f000 f8a4 	bl	80013d8 <ModbusErrorReply>
			 return;
 8001290:	e023      	b.n	80012da <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8001292:	4b13      	ldr	r3, [pc, #76]	; (80012e0 <modbusWrite1Register+0x80>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <modbusWrite1Register+0x80>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	6859      	ldr	r1, [r3, #4]
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	440b      	add	r3, r1
 80012a2:	7f12      	ldrb	r2, [r2, #28]
 80012a4:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <modbusWrite1Register+0x80>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4b0d      	ldr	r3, [pc, #52]	; (80012e0 <modbusWrite1Register+0x80>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	6859      	ldr	r1, [r3, #4]
 80012b0:	88fb      	ldrh	r3, [r7, #6]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	440b      	add	r3, r1
 80012b6:	7f52      	ldrb	r2, [r2, #29]
 80012b8:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80012ba:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <modbusWrite1Register+0x80>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 80012c2:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <modbusWrite1Register+0x80>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 80012c8:	2208      	movs	r2, #8
 80012ca:	4619      	mov	r1, r3
 80012cc:	f00a fd5a 	bl	800bd84 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80012d0:	4b03      	ldr	r3, [pc, #12]	; (80012e0 <modbusWrite1Register+0x80>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2205      	movs	r2, #5
 80012d6:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200002cc 	.word	0x200002cc

080012e4 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80012e4:	b590      	push	{r4, r7, lr}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80012ea:	4b3a      	ldr	r3, [pc, #232]	; (80013d4 <modbusRead1Register+0xf0>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	7f1b      	ldrb	r3, [r3, #28]
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	021b      	lsls	r3, r3, #8
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	4b37      	ldr	r3, [pc, #220]	; (80013d4 <modbusRead1Register+0xf0>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	7f5b      	ldrb	r3, [r3, #29]
 80012fc:	b29b      	uxth	r3, r3
 80012fe:	4413      	add	r3, r2
 8001300:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001302:	4b34      	ldr	r3, [pc, #208]	; (80013d4 <modbusRead1Register+0xf0>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	7e9b      	ldrb	r3, [r3, #26]
 8001308:	b29b      	uxth	r3, r3
 800130a:	021b      	lsls	r3, r3, #8
 800130c:	b29a      	uxth	r2, r3
 800130e:	4b31      	ldr	r3, [pc, #196]	; (80013d4 <modbusRead1Register+0xf0>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	7edb      	ldrb	r3, [r3, #27]
 8001314:	b29b      	uxth	r3, r3
 8001316:	4413      	add	r3, r2
 8001318:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800131a:	88fb      	ldrh	r3, [r7, #6]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d002      	beq.n	8001326 <modbusRead1Register+0x42>
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2b7d      	cmp	r3, #125	; 0x7d
 8001324:	d903      	bls.n	800132e <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001326:	2003      	movs	r0, #3
 8001328:	f000 f856 	bl	80013d8 <ModbusErrorReply>
		 return;
 800132c:	e04e      	b.n	80013cc <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800132e:	88ba      	ldrh	r2, [r7, #4]
 8001330:	4b28      	ldr	r3, [pc, #160]	; (80013d4 <modbusRead1Register+0xf0>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	429a      	cmp	r2, r3
 8001338:	d808      	bhi.n	800134c <modbusRead1Register+0x68>
 800133a:	88ba      	ldrh	r2, [r7, #4]
 800133c:	88fb      	ldrh	r3, [r7, #6]
 800133e:	4413      	add	r3, r2
 8001340:	461a      	mov	r2, r3
 8001342:	4b24      	ldr	r3, [pc, #144]	; (80013d4 <modbusRead1Register+0xf0>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	429a      	cmp	r2, r3
 800134a:	d903      	bls.n	8001354 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800134c:	2002      	movs	r0, #2
 800134e:	f000 f843 	bl	80013d8 <ModbusErrorReply>
		 return;
 8001352:	e03b      	b.n	80013cc <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001354:	4b1f      	ldr	r3, [pc, #124]	; (80013d4 <modbusRead1Register+0xf0>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2203      	movs	r2, #3
 800135a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 800135e:	88fb      	ldrh	r3, [r7, #6]
 8001360:	b2da      	uxtb	r2, r3
 8001362:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <modbusRead1Register+0xf0>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	0052      	lsls	r2, r2, #1
 8001368:	b2d2      	uxtb	r2, r2
 800136a:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 800136e:	2400      	movs	r4, #0
 8001370:	e020      	b.n	80013b4 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001372:	4b18      	ldr	r3, [pc, #96]	; (80013d4 <modbusRead1Register+0xf0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	685a      	ldr	r2, [r3, #4]
 8001378:	88bb      	ldrh	r3, [r7, #4]
 800137a:	4423      	add	r3, r4
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	18d1      	adds	r1, r2, r3
 8001380:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <modbusRead1Register+0xf0>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	1c63      	adds	r3, r4, #1
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	7849      	ldrb	r1, [r1, #1]
 800138a:	4413      	add	r3, r2
 800138c:	460a      	mov	r2, r1
 800138e:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001392:	4b10      	ldr	r3, [pc, #64]	; (80013d4 <modbusRead1Register+0xf0>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	685a      	ldr	r2, [r3, #4]
 8001398:	88bb      	ldrh	r3, [r7, #4]
 800139a:	4423      	add	r3, r4
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	18d1      	adds	r1, r2, r3
 80013a0:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <modbusRead1Register+0xf0>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	0063      	lsls	r3, r4, #1
 80013a6:	3303      	adds	r3, #3
 80013a8:	7809      	ldrb	r1, [r1, #0]
 80013aa:	4413      	add	r3, r2
 80013ac:	460a      	mov	r2, r1
 80013ae:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 80013b2:	3401      	adds	r4, #1
 80013b4:	88fb      	ldrh	r3, [r7, #6]
 80013b6:	429c      	cmp	r4, r3
 80013b8:	dbdb      	blt.n	8001372 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80013ba:	88fb      	ldrh	r3, [r7, #6]
 80013bc:	3301      	adds	r3, #1
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	4b04      	ldr	r3, [pc, #16]	; (80013d4 <modbusRead1Register+0xf0>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	0052      	lsls	r2, r2, #1
 80013c6:	b2d2      	uxtb	r2, r2
 80013c8:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd90      	pop	{r4, r7, pc}
 80013d2:	bf00      	nop
 80013d4:	200002cc 	.word	0x200002cc

080013d8 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register | 0x80;
 80013e2:	4b0a      	ldr	r3, [pc, #40]	; (800140c <ModbusErrorReply+0x34>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2283      	movs	r2, #131	; 0x83
 80013e8:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 80013ec:	4b07      	ldr	r3, [pc, #28]	; (800140c <ModbusErrorReply+0x34>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	79fa      	ldrb	r2, [r7, #7]
 80013f2:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 80013f6:	4b05      	ldr	r3, [pc, #20]	; (800140c <ModbusErrorReply+0x34>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2202      	movs	r2, #2
 80013fc:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 8001400:	bf00      	nop
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	200002cc 	.word	0x200002cc

08001410 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001414:	4b09      	ldr	r3, [pc, #36]	; (800143c <Modbus_frame_response+0x2c>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	7e5b      	ldrb	r3, [r3, #25]
 800141a:	2b03      	cmp	r3, #3
 800141c:	d004      	beq.n	8001428 <Modbus_frame_response+0x18>
 800141e:	2b06      	cmp	r3, #6
 8001420:	d105      	bne.n	800142e <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001422:	f7ff ff1d 	bl	8001260 <modbusWrite1Register>
		break;
 8001426:	e006      	b.n	8001436 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001428:	f7ff ff5c 	bl	80012e4 <modbusRead1Register>
		break;
 800142c:	e003      	b.n	8001436 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800142e:	2001      	movs	r0, #1
 8001430:	f7ff ffd2 	bl	80013d8 <ModbusErrorReply>
		break;
 8001434:	bf00      	nop

	}
}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	200002cc 	.word	0x200002cc

08001440 <Modbus_Emission>:

void Modbus_Emission()
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001446:	4b3d      	ldr	r3, [pc, #244]	; (800153c <Modbus_Emission+0xfc>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b20      	cmp	r3, #32
 8001454:	d15e      	bne.n	8001514 <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001456:	4b39      	ldr	r3, [pc, #228]	; (800153c <Modbus_Emission+0xfc>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	4b38      	ldr	r3, [pc, #224]	; (800153c <Modbus_Emission+0xfc>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	7812      	ldrb	r2, [r2, #0]
 8001460:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001464:	4b35      	ldr	r3, [pc, #212]	; (800153c <Modbus_Emission+0xfc>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 800146c:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 800146e:	4b33      	ldr	r3, [pc, #204]	; (800153c <Modbus_Emission+0xfc>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 8001476:	4b31      	ldr	r3, [pc, #196]	; (800153c <Modbus_Emission+0xfc>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 800147e:	461a      	mov	r2, r3
 8001480:	f00a fc80 	bl	800bd84 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8001484:	4b2d      	ldr	r3, [pc, #180]	; (800153c <Modbus_Emission+0xfc>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 800148c:	b29a      	uxth	r2, r3
 800148e:	4b2b      	ldr	r3, [pc, #172]	; (800153c <Modbus_Emission+0xfc>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	3203      	adds	r2, #3
 8001494:	b292      	uxth	r2, r2
 8001496:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 800149a:	4b28      	ldr	r3, [pc, #160]	; (800153c <Modbus_Emission+0xfc>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80014a2:	4b26      	ldr	r3, [pc, #152]	; (800153c <Modbus_Emission+0xfc>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014aa:	3b02      	subs	r3, #2
 80014ac:	4619      	mov	r1, r3
 80014ae:	4610      	mov	r0, r2
 80014b0:	f7ff fd98 	bl	8000fe4 <CRC16>
 80014b4:	4603      	mov	r3, r0
 80014b6:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80014b8:	4b20      	ldr	r3, [pc, #128]	; (800153c <Modbus_Emission+0xfc>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	4b1f      	ldr	r3, [pc, #124]	; (800153c <Modbus_Emission+0xfc>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014c4:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80014c6:	7939      	ldrb	r1, [r7, #4]
 80014c8:	4413      	add	r3, r2
 80014ca:	460a      	mov	r2, r1
 80014cc:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80014d0:	4b1a      	ldr	r3, [pc, #104]	; (800153c <Modbus_Emission+0xfc>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	4b19      	ldr	r3, [pc, #100]	; (800153c <Modbus_Emission+0xfc>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014dc:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80014de:	7979      	ldrb	r1, [r7, #5]
 80014e0:	4413      	add	r3, r2
 80014e2:	460a      	mov	r2, r1
 80014e4:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80014e8:	4b14      	ldr	r3, [pc, #80]	; (800153c <Modbus_Emission+0xfc>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	68db      	ldr	r3, [r3, #12]
 80014ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2b20      	cmp	r3, #32
 80014f6:	d10d      	bne.n	8001514 <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 80014f8:	4b10      	ldr	r3, [pc, #64]	; (800153c <Modbus_Emission+0xfc>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 80014fe:	4b0f      	ldr	r3, [pc, #60]	; (800153c <Modbus_Emission+0xfc>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001506:	4b0d      	ldr	r3, [pc, #52]	; (800153c <Modbus_Emission+0xfc>)
 8001508:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 800150a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800150e:	461a      	mov	r2, r3
 8001510:	f009 faa6 	bl	800aa60 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001514:	4b09      	ldr	r3, [pc, #36]	; (800153c <Modbus_Emission+0xfc>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2200      	movs	r2, #0
 800151a:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 800151c:	4b07      	ldr	r3, [pc, #28]	; (800153c <Modbus_Emission+0xfc>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2200      	movs	r2, #0
 8001522:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8001524:	4b05      	ldr	r3, [pc, #20]	; (800153c <Modbus_Emission+0xfc>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2200      	movs	r2, #0
 800152a:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 800152c:	4b03      	ldr	r3, [pc, #12]	; (800153c <Modbus_Emission+0xfc>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2202      	movs	r2, #2
 8001532:	761a      	strb	r2, [r3, #24]
}
 8001534:	bf00      	nop
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	200002cc 	.word	0x200002cc

08001540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001544:	f003 f8c8 	bl	80046d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001548:	f000 fa38 	bl	80019bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800154c:	f000 fcf0 	bl	8001f30 <MX_GPIO_Init>
  MX_DMA_Init();
 8001550:	f000 fcb8 	bl	8001ec4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001554:	f000 fc8a 	bl	8001e6c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001558:	f000 fbb6 	bl	8001cc8 <MX_TIM3_Init>
  MX_TIM1_Init();
 800155c:	f000 fb24 	bl	8001ba8 <MX_TIM1_Init>
  MX_ADC1_Init();
 8001560:	f000 fa94 	bl	8001a8c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001564:	f000 fc58 	bl	8001e18 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001568:	f000 faf0 	bl	8001b4c <MX_I2C1_Init>
  MX_TIM11_Init();
 800156c:	f000 fc00 	bl	8001d70 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  hmodbus.huart = &huart2;
 8001570:	4bb3      	ldr	r3, [pc, #716]	; (8001840 <main+0x300>)
 8001572:	4ab4      	ldr	r2, [pc, #720]	; (8001844 <main+0x304>)
 8001574:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim11;
 8001576:	4bb2      	ldr	r3, [pc, #712]	; (8001840 <main+0x300>)
 8001578:	4ab3      	ldr	r2, [pc, #716]	; (8001848 <main+0x308>)
 800157a:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 800157c:	4bb0      	ldr	r3, [pc, #704]	; (8001840 <main+0x300>)
 800157e:	2215      	movs	r2, #21
 8001580:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize = 70;
 8001582:	4baf      	ldr	r3, [pc, #700]	; (8001840 <main+0x300>)
 8001584:	2246      	movs	r2, #70	; 0x46
 8001586:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 8001588:	49b0      	ldr	r1, [pc, #704]	; (800184c <main+0x30c>)
 800158a:	48ad      	ldr	r0, [pc, #692]	; (8001840 <main+0x300>)
 800158c:	f7ff fcd4 	bl	8000f38 <Modbus_init>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1|TIM_CHANNEL_2);
 8001590:	2104      	movs	r1, #4
 8001592:	48af      	ldr	r0, [pc, #700]	; (8001850 <main+0x310>)
 8001594:	f008 f948 	bl	8009828 <HAL_TIM_Encoder_Start>

  HAL_TIM_Base_Start(&htim1); //Start Timer1
 8001598:	48ae      	ldr	r0, [pc, #696]	; (8001854 <main+0x314>)
 800159a:	f007 fd95 	bl	80090c8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800159e:	2100      	movs	r1, #0
 80015a0:	48ac      	ldr	r0, [pc, #688]	; (8001854 <main+0x314>)
 80015a2:	f007 ff0f 	bl	80093c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80015a6:	2104      	movs	r1, #4
 80015a8:	48aa      	ldr	r0, [pc, #680]	; (8001854 <main+0x314>)
 80015aa:	f007 ff0b 	bl	80093c4 <HAL_TIM_PWM_Start>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, L_EN);
 80015ae:	4baa      	ldr	r3, [pc, #680]	; (8001858 <main+0x318>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	461a      	mov	r2, r3
 80015b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015ba:	48a8      	ldr	r0, [pc, #672]	; (800185c <main+0x31c>)
 80015bc:	f004 fbee 	bl	8005d9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, R_EN);
 80015c0:	4ba7      	ldr	r3, [pc, #668]	; (8001860 <main+0x320>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	461a      	mov	r2, r3
 80015c8:	2110      	movs	r1, #16
 80015ca:	48a4      	ldr	r0, [pc, #656]	; (800185c <main+0x31c>)
 80015cc:	f004 fbe6 	bl	8005d9c <HAL_GPIO_WritePin>


  HAL_ADC_Start_DMA(&hadc1, XYSwitch, 2);
 80015d0:	2202      	movs	r2, #2
 80015d2:	49a4      	ldr	r1, [pc, #656]	; (8001864 <main+0x324>)
 80015d4:	48a4      	ldr	r0, [pc, #656]	; (8001868 <main+0x328>)
 80015d6:	f003 f959 	bl	800488c <HAL_ADC_Start_DMA>

  EndEffectorState = 0;			//SoftReset
 80015da:	4ba4      	ldr	r3, [pc, #656]	; (800186c <main+0x32c>)
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
  EndEffectorWriteFlag = 1;
 80015e0:	4ba3      	ldr	r3, [pc, #652]	; (8001870 <main+0x330>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Modbus_Protocal_Worker();
 80015e6:	f7ff fd33 	bl	8001050 <Modbus_Protocal_Worker>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  	  Routine(); //Sent Actual Position Velocity Acceleration to Base System
 80015ea:	f000 ff75 	bl	80024d8 <Routine>
  	  EndEffectorWrite(); //I2C
 80015ee:	f000 fd91 	bl	8002114 <EndEffectorWrite>
	  JoystickPinUpdate(); //Check Pin Flag
 80015f2:	f001 f82f 	bl	8002654 <JoystickPinUpdate>

	  switch(scheduler)
 80015f6:	4b9f      	ldr	r3, [pc, #636]	; (8001874 <main+0x334>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b05      	cmp	r3, #5
 80015fc:	d8f3      	bhi.n	80015e6 <main+0xa6>
 80015fe:	a201      	add	r2, pc, #4	; (adr r2, 8001604 <main+0xc4>)
 8001600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001604:	0800161d 	.word	0x0800161d
 8001608:	08001633 	.word	0x08001633
 800160c:	080016b3 	.word	0x080016b3
 8001610:	08001733 	.word	0x08001733
 8001614:	08001923 	.word	0x08001923
 8001618:	0800197d 	.word	0x0800197d
	  {
	  //JoyStick
	  case 0:
		  //QEI
		  position = __HAL_TIM_GET_COUNTER(&htim3);
 800161c:	4b8c      	ldr	r3, [pc, #560]	; (8001850 <main+0x310>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001622:	b21a      	sxth	r2, r3
 8001624:	4b94      	ldr	r3, [pc, #592]	; (8001878 <main+0x338>)
 8001626:	801a      	strh	r2, [r3, #0]
		  JoystickControl(); //Read Pin form JoyStick
 8001628:	f001 f8b0 	bl	800278c <JoystickControl>
		  JoystickLocationState();
 800162c:	f001 f978 	bl	8002920 <JoystickLocationState>
		  break;
 8001630:	e1aa      	b.n	8001988 <main+0x448>

	  //Go Pick
	  case 1 :
		  registerFrame[16].U16 = 8; //Y Moving Status: Go Pick
 8001632:	4b86      	ldr	r3, [pc, #536]	; (800184c <main+0x30c>)
 8001634:	2208      	movs	r2, #8
 8001636:	841a      	strh	r2, [r3, #32]
		  qf = (PickTray.hole_y[HoleSequence])/0.045;
 8001638:	4b90      	ldr	r3, [pc, #576]	; (800187c <main+0x33c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a90      	ldr	r2, [pc, #576]	; (8001880 <main+0x340>)
 800163e:	330c      	adds	r3, #12
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4413      	add	r3, r2
 8001644:	3304      	adds	r3, #4
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff29 	bl	80004a0 <__aeabi_f2d>
 800164e:	a378      	add	r3, pc, #480	; (adr r3, 8001830 <main+0x2f0>)
 8001650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001654:	f7ff f8a6 	bl	80007a4 <__aeabi_ddiv>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	4610      	mov	r0, r2
 800165e:	4619      	mov	r1, r3
 8001660:	f7ff fa46 	bl	8000af0 <__aeabi_d2f>
 8001664:	4603      	mov	r3, r0
 8001666:	4a87      	ldr	r2, [pc, #540]	; (8001884 <main+0x344>)
 8001668:	6013      	str	r3, [r2, #0]
		  registerFrame[65].U16 = PickTray.hole_x[HoleSequence]*10; //X-Axis Target Position Pick Tray
 800166a:	4b84      	ldr	r3, [pc, #528]	; (800187c <main+0x33c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a84      	ldr	r2, [pc, #528]	; (8001880 <main+0x340>)
 8001670:	3304      	adds	r3, #4
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	4413      	add	r3, r2
 8001676:	edd3 7a00 	vldr	s15, [r3]
 800167a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800167e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001682:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001686:	ee17 3a90 	vmov	r3, s15
 800168a:	b29a      	uxth	r2, r3
 800168c:	4b6f      	ldr	r3, [pc, #444]	; (800184c <main+0x30c>)
 800168e:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		  registerFrame[66].U16 = 3000;
 8001692:	4b6e      	ldr	r3, [pc, #440]	; (800184c <main+0x30c>)
 8001694:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001698:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		  registerFrame[67].U16 = 3;
 800169c:	4b6b      	ldr	r3, [pc, #428]	; (800184c <main+0x30c>)
 800169e:	2203      	movs	r2, #3
 80016a0:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		  Trajectstate = 0;
 80016a4:	4b78      	ldr	r3, [pc, #480]	; (8001888 <main+0x348>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
		  scheduler = 3;
 80016aa:	4b72      	ldr	r3, [pc, #456]	; (8001874 <main+0x334>)
 80016ac:	2203      	movs	r2, #3
 80016ae:	601a      	str	r2, [r3, #0]
		  break;
 80016b0:	e16a      	b.n	8001988 <main+0x448>

	  //Go Place
	  case 2 :
		  registerFrame[16].U16 = 16; //Y Moving Status: Go Place
 80016b2:	4b66      	ldr	r3, [pc, #408]	; (800184c <main+0x30c>)
 80016b4:	2210      	movs	r2, #16
 80016b6:	841a      	strh	r2, [r3, #32]
		  qf = (PlaceTray.hole_y[HoleSequence])/0.045;
 80016b8:	4b70      	ldr	r3, [pc, #448]	; (800187c <main+0x33c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a73      	ldr	r2, [pc, #460]	; (800188c <main+0x34c>)
 80016be:	330c      	adds	r3, #12
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	3304      	adds	r3, #4
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7fe fee9 	bl	80004a0 <__aeabi_f2d>
 80016ce:	a358      	add	r3, pc, #352	; (adr r3, 8001830 <main+0x2f0>)
 80016d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d4:	f7ff f866 	bl	80007a4 <__aeabi_ddiv>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4610      	mov	r0, r2
 80016de:	4619      	mov	r1, r3
 80016e0:	f7ff fa06 	bl	8000af0 <__aeabi_d2f>
 80016e4:	4603      	mov	r3, r0
 80016e6:	4a67      	ldr	r2, [pc, #412]	; (8001884 <main+0x344>)
 80016e8:	6013      	str	r3, [r2, #0]
		  registerFrame[65].U16 = PlaceTray.hole_x[HoleSequence]*10; //X-Axis Target Position Place Tray
 80016ea:	4b64      	ldr	r3, [pc, #400]	; (800187c <main+0x33c>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a67      	ldr	r2, [pc, #412]	; (800188c <main+0x34c>)
 80016f0:	3304      	adds	r3, #4
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	4413      	add	r3, r2
 80016f6:	edd3 7a00 	vldr	s15, [r3]
 80016fa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80016fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001702:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001706:	ee17 3a90 	vmov	r3, s15
 800170a:	b29a      	uxth	r2, r3
 800170c:	4b4f      	ldr	r3, [pc, #316]	; (800184c <main+0x30c>)
 800170e:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		  registerFrame[66].U16 = 3000;
 8001712:	4b4e      	ldr	r3, [pc, #312]	; (800184c <main+0x30c>)
 8001714:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001718:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		  registerFrame[67].U16 = 3;
 800171c:	4b4b      	ldr	r3, [pc, #300]	; (800184c <main+0x30c>)
 800171e:	2203      	movs	r2, #3
 8001720:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		  Trajectstate = 0;
 8001724:	4b58      	ldr	r3, [pc, #352]	; (8001888 <main+0x348>)
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
		  scheduler = 3;
 800172a:	4b52      	ldr	r3, [pc, #328]	; (8001874 <main+0x334>)
 800172c:	2203      	movs	r2, #3
 800172e:	601a      	str	r2, [r3, #0]
		  break;
 8001730:	e12a      	b.n	8001988 <main+0x448>

	  //Trajectory
	  case 3:
		  //QEI
		  position = __HAL_TIM_GET_COUNTER(&htim3);
 8001732:	4b47      	ldr	r3, [pc, #284]	; (8001850 <main+0x310>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001738:	b21a      	sxth	r2, r3
 800173a:	4b4f      	ldr	r3, [pc, #316]	; (8001878 <main+0x338>)
 800173c:	801a      	strh	r2, [r3, #0]
		  static uint32_t timestamp0 = 0;
		  if(HAL_GetTick() > timestamp0)
 800173e:	f003 f831 	bl	80047a4 <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	4b52      	ldr	r3, [pc, #328]	; (8001890 <main+0x350>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	d917      	bls.n	800177c <main+0x23c>
		  {
			  timestamp0 = HAL_GetTick() + 0.1;
 800174c:	f003 f82a 	bl	80047a4 <HAL_GetTick>
 8001750:	4603      	mov	r3, r0
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe fe82 	bl	800045c <__aeabi_ui2d>
 8001758:	a337      	add	r3, pc, #220	; (adr r3, 8001838 <main+0x2f8>)
 800175a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175e:	f7fe fd41 	bl	80001e4 <__adddf3>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	4610      	mov	r0, r2
 8001768:	4619      	mov	r1, r3
 800176a:	f7ff f9a1 	bl	8000ab0 <__aeabi_d2uiz>
 800176e:	4603      	mov	r3, r0
 8001770:	4a47      	ldr	r2, [pc, #284]	; (8001890 <main+0x350>)
 8001772:	6013      	str	r3, [r2, #0]
			  VelocityApprox();
 8001774:	f000 fe64 	bl	8002440 <VelocityApprox>
			  AccelerationApprox();
 8001778:	f000 fe90 	bl	800249c <AccelerationApprox>
		  }

		  static uint32_t timestamp1 = 0;
		  if(HAL_GetTick() > timestamp1)
 800177c:	f003 f812 	bl	80047a4 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	4b44      	ldr	r3, [pc, #272]	; (8001894 <main+0x354>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	d915      	bls.n	80017b6 <main+0x276>
		  {
			  timestamp1 = HAL_GetTick() + 0.5;
 800178a:	f003 f80b 	bl	80047a4 <HAL_GetTick>
 800178e:	4603      	mov	r3, r0
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe fe63 	bl	800045c <__aeabi_ui2d>
 8001796:	f04f 0200 	mov.w	r2, #0
 800179a:	4b3f      	ldr	r3, [pc, #252]	; (8001898 <main+0x358>)
 800179c:	f7fe fd22 	bl	80001e4 <__adddf3>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	4610      	mov	r0, r2
 80017a6:	4619      	mov	r1, r3
 80017a8:	f7ff f982 	bl	8000ab0 <__aeabi_d2uiz>
 80017ac:	4603      	mov	r3, r0
 80017ae:	4a39      	ldr	r2, [pc, #228]	; (8001894 <main+0x354>)
 80017b0:	6013      	str	r3, [r2, #0]
			  TrajectoryGenerator();
 80017b2:	f001 ff21 	bl	80035f8 <TrajectoryGenerator>
		  }

		  //PWM & Motor drive & PID
		  static uint32_t timestamp2 = 0;
		  if (HAL_GetTick()>= timestamp2)
 80017b6:	f002 fff5 	bl	80047a4 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	4b37      	ldr	r3, [pc, #220]	; (800189c <main+0x35c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	f0c0 8087 	bcc.w	80018d4 <main+0x394>
		  {
			  timestamp2 = HAL_GetTick() + 0.5;
 80017c6:	f002 ffed 	bl	80047a4 <HAL_GetTick>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7fe fe45 	bl	800045c <__aeabi_ui2d>
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	4b30      	ldr	r3, [pc, #192]	; (8001898 <main+0x358>)
 80017d8:	f7fe fd04 	bl	80001e4 <__adddf3>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	4610      	mov	r0, r2
 80017e2:	4619      	mov	r1, r3
 80017e4:	f7ff f964 	bl	8000ab0 <__aeabi_d2uiz>
 80017e8:	4603      	mov	r3, r0
 80017ea:	4a2c      	ldr	r2, [pc, #176]	; (800189c <main+0x35c>)
 80017ec:	6013      	str	r3, [r2, #0]
			  duty = PIDcal();
 80017ee:	f000 fec9 	bl	8002584 <PIDcal>
 80017f2:	eef0 7a40 	vmov.f32	s15, s0
 80017f6:	4b2a      	ldr	r3, [pc, #168]	; (80018a0 <main+0x360>)
 80017f8:	edc3 7a00 	vstr	s15, [r3]
			  if (duty >= 0)
 80017fc:	4b28      	ldr	r3, [pc, #160]	; (80018a0 <main+0x360>)
 80017fe:	edd3 7a00 	vldr	s15, [r3]
 8001802:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800180a:	db4b      	blt.n	80018a4 <main+0x364>
			  {
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 800180c:	4b11      	ldr	r3, [pc, #68]	; (8001854 <main+0x314>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2200      	movs	r2, #0
 8001812:	639a      	str	r2, [r3, #56]	; 0x38
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,duty);
 8001814:	4b22      	ldr	r3, [pc, #136]	; (80018a0 <main+0x360>)
 8001816:	edd3 7a00 	vldr	s15, [r3]
 800181a:	4b0e      	ldr	r3, [pc, #56]	; (8001854 <main+0x314>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001822:	ee17 2a90 	vmov	r2, s15
 8001826:	635a      	str	r2, [r3, #52]	; 0x34
 8001828:	e054      	b.n	80018d4 <main+0x394>
 800182a:	bf00      	nop
 800182c:	f3af 8000 	nop.w
 8001830:	70a3d70a 	.word	0x70a3d70a
 8001834:	3fa70a3d 	.word	0x3fa70a3d
 8001838:	9999999a 	.word	0x9999999a
 800183c:	3fb99999 	.word	0x3fb99999
 8001840:	200008d8 	.word	0x200008d8
 8001844:	2000065c 	.word	0x2000065c
 8001848:	20000534 	.word	0x20000534
 800184c:	20000db0 	.word	0x20000db0
 8001850:	20000480 	.word	0x20000480
 8001854:	200003cc 	.word	0x200003cc
 8001858:	20000208 	.word	0x20000208
 800185c:	40020400 	.word	0x40020400
 8001860:	20000204 	.word	0x20000204
 8001864:	200008bc 	.word	0x200008bc
 8001868:	200002d0 	.word	0x200002d0
 800186c:	200008d0 	.word	0x200008d0
 8001870:	200008c8 	.word	0x200008c8
 8001874:	20000730 	.word	0x20000730
 8001878:	2000077c 	.word	0x2000077c
 800187c:	20000734 	.word	0x20000734
 8001880:	200007b0 	.word	0x200007b0
 8001884:	20000744 	.word	0x20000744
 8001888:	2000073c 	.word	0x2000073c
 800188c:	20000814 	.word	0x20000814
 8001890:	20000e3c 	.word	0x20000e3c
 8001894:	20000e40 	.word	0x20000e40
 8001898:	3fe00000 	.word	0x3fe00000
 800189c:	20000e44 	.word	0x20000e44
 80018a0:	20000738 	.word	0x20000738
			  }
			  else if (duty < 0)
 80018a4:	4b39      	ldr	r3, [pc, #228]	; (800198c <main+0x44c>)
 80018a6:	edd3 7a00 	vldr	s15, [r3]
 80018aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b2:	d50f      	bpl.n	80018d4 <main+0x394>
			  {
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 80018b4:	4b36      	ldr	r3, [pc, #216]	; (8001990 <main+0x450>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2200      	movs	r2, #0
 80018ba:	635a      	str	r2, [r3, #52]	; 0x34
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,-1*duty);
 80018bc:	4b33      	ldr	r3, [pc, #204]	; (800198c <main+0x44c>)
 80018be:	edd3 7a00 	vldr	s15, [r3]
 80018c2:	eef1 7a67 	vneg.f32	s15, s15
 80018c6:	4b32      	ldr	r3, [pc, #200]	; (8001990 <main+0x450>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018ce:	ee17 2a90 	vmov	r2, s15
 80018d2:	639a      	str	r2, [r3, #56]	; 0x38
			  }
		  }

		  // Check Final Position
		  if(position == qf){
 80018d4:	4b2f      	ldr	r3, [pc, #188]	; (8001994 <main+0x454>)
 80018d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018da:	ee07 3a90 	vmov	s15, r3
 80018de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018e2:	4b2d      	ldr	r3, [pc, #180]	; (8001998 <main+0x458>)
 80018e4:	edd3 7a00 	vldr	s15, [r3]
 80018e8:	eeb4 7a67 	vcmp.f32	s14, s15
 80018ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f0:	d10c      	bne.n	800190c <main+0x3cc>
			  static int FinalTime = 0;
			  FinalTime += 1;
 80018f2:	4b2a      	ldr	r3, [pc, #168]	; (800199c <main+0x45c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	3301      	adds	r3, #1
 80018f8:	4a28      	ldr	r2, [pc, #160]	; (800199c <main+0x45c>)
 80018fa:	6013      	str	r3, [r2, #0]
			  if(FinalTime >= 42000000){
 80018fc:	4b27      	ldr	r3, [pc, #156]	; (800199c <main+0x45c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a27      	ldr	r2, [pc, #156]	; (80019a0 <main+0x460>)
 8001902:	4293      	cmp	r3, r2
 8001904:	dd02      	ble.n	800190c <main+0x3cc>
				  // End Effector
				  scheduler = 4;
 8001906:	4b27      	ldr	r3, [pc, #156]	; (80019a4 <main+0x464>)
 8001908:	2204      	movs	r2, #4
 800190a:	601a      	str	r2, [r3, #0]
			  }
		  }

		  // Reset Button
		  if (ResetButton.flag == 1)
 800190c:	4b26      	ldr	r3, [pc, #152]	; (80019a8 <main+0x468>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d136      	bne.n	8001982 <main+0x442>
		  {
			  ResetButton.flag = 0;
 8001914:	4b24      	ldr	r3, [pc, #144]	; (80019a8 <main+0x468>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
			  scheduler = 0;
 800191a:	4b22      	ldr	r3, [pc, #136]	; (80019a4 <main+0x464>)
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
		  }
		  break;
 8001920:	e02f      	b.n	8001982 <main+0x442>

	  //Proximity
	  case 4 :
		  if (HoleSequence == 9)
 8001922:	4b22      	ldr	r3, [pc, #136]	; (80019ac <main+0x46c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2b09      	cmp	r3, #9
 8001928:	d103      	bne.n	8001932 <main+0x3f2>
		  {
			  scheduler = 0;
 800192a:	4b1e      	ldr	r3, [pc, #120]	; (80019a4 <main+0x464>)
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	e019      	b.n	8001966 <main+0x426>
		  }
		  else if (HoleSequence < 9)
 8001932:	4b1e      	ldr	r3, [pc, #120]	; (80019ac <main+0x46c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2b08      	cmp	r3, #8
 8001938:	dc15      	bgt.n	8001966 <main+0x426>
		  {
			  if (TaskType == 1)
 800193a:	4b1d      	ldr	r3, [pc, #116]	; (80019b0 <main+0x470>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d106      	bne.n	8001950 <main+0x410>
			  {
				  EndEffectorState = 4;			//Pick
 8001942:	4b1c      	ldr	r3, [pc, #112]	; (80019b4 <main+0x474>)
 8001944:	2204      	movs	r2, #4
 8001946:	601a      	str	r2, [r3, #0]
				  EndEffectorWriteFlag = 1;
 8001948:	4b1b      	ldr	r3, [pc, #108]	; (80019b8 <main+0x478>)
 800194a:	2201      	movs	r2, #1
 800194c:	701a      	strb	r2, [r3, #0]
 800194e:	e00a      	b.n	8001966 <main+0x426>
			  }
			  else if (TaskType == -1)
 8001950:	4b17      	ldr	r3, [pc, #92]	; (80019b0 <main+0x470>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001958:	d105      	bne.n	8001966 <main+0x426>
			  {
				  EndEffectorState = 5;			//Place
 800195a:	4b16      	ldr	r3, [pc, #88]	; (80019b4 <main+0x474>)
 800195c:	2205      	movs	r2, #5
 800195e:	601a      	str	r2, [r3, #0]
				  EndEffectorWriteFlag = 1;
 8001960:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <main+0x478>)
 8001962:	2201      	movs	r2, #1
 8001964:	701a      	strb	r2, [r3, #0]
			  }
		  }
		  if (ResetButton.flag == 1)
 8001966:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <main+0x468>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	2b01      	cmp	r3, #1
 800196c:	d10b      	bne.n	8001986 <main+0x446>
			  {
				  ResetButton.flag = 0;
 800196e:	4b0e      	ldr	r3, [pc, #56]	; (80019a8 <main+0x468>)
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
				  scheduler = 0;
 8001974:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <main+0x464>)
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
			  }
		  break;
 800197a:	e004      	b.n	8001986 <main+0x446>

	  //Emergency
	  case 5:
		  Homing();
 800197c:	f000 fba0 	bl	80020c0 <Homing>
		  break;
 8001980:	e002      	b.n	8001988 <main+0x448>
		  break;
 8001982:	bf00      	nop
 8001984:	e62f      	b.n	80015e6 <main+0xa6>
		  break;
 8001986:	bf00      	nop
	  Modbus_Protocal_Worker();
 8001988:	e62d      	b.n	80015e6 <main+0xa6>
 800198a:	bf00      	nop
 800198c:	20000738 	.word	0x20000738
 8001990:	200003cc 	.word	0x200003cc
 8001994:	2000077c 	.word	0x2000077c
 8001998:	20000744 	.word	0x20000744
 800199c:	20000e48 	.word	0x20000e48
 80019a0:	0280de7f 	.word	0x0280de7f
 80019a4:	20000730 	.word	0x20000730
 80019a8:	2000088c 	.word	0x2000088c
 80019ac:	20000734 	.word	0x20000734
 80019b0:	20000200 	.word	0x20000200
 80019b4:	200008d0 	.word	0x200008d0
 80019b8:	200008c8 	.word	0x200008c8

080019bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b094      	sub	sp, #80	; 0x50
 80019c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019c2:	f107 0320 	add.w	r3, r7, #32
 80019c6:	2230      	movs	r2, #48	; 0x30
 80019c8:	2100      	movs	r1, #0
 80019ca:	4618      	mov	r0, r3
 80019cc:	f00a f9e8 	bl	800bda0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d0:	f107 030c 	add.w	r3, r7, #12
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e0:	2300      	movs	r3, #0
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	4b27      	ldr	r3, [pc, #156]	; (8001a84 <SystemClock_Config+0xc8>)
 80019e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e8:	4a26      	ldr	r2, [pc, #152]	; (8001a84 <SystemClock_Config+0xc8>)
 80019ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ee:	6413      	str	r3, [r2, #64]	; 0x40
 80019f0:	4b24      	ldr	r3, [pc, #144]	; (8001a84 <SystemClock_Config+0xc8>)
 80019f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019fc:	2300      	movs	r3, #0
 80019fe:	607b      	str	r3, [r7, #4]
 8001a00:	4b21      	ldr	r3, [pc, #132]	; (8001a88 <SystemClock_Config+0xcc>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a20      	ldr	r2, [pc, #128]	; (8001a88 <SystemClock_Config+0xcc>)
 8001a06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a0a:	6013      	str	r3, [r2, #0]
 8001a0c:	4b1e      	ldr	r3, [pc, #120]	; (8001a88 <SystemClock_Config+0xcc>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a20:	2310      	movs	r3, #16
 8001a22:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a24:	2302      	movs	r3, #2
 8001a26:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a2c:	2308      	movs	r3, #8
 8001a2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001a30:	2364      	movs	r3, #100	; 0x64
 8001a32:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a34:	2302      	movs	r3, #2
 8001a36:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a38:	2304      	movs	r3, #4
 8001a3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a3c:	f107 0320 	add.w	r3, r7, #32
 8001a40:	4618      	mov	r0, r3
 8001a42:	f006 fe4d 	bl	80086e0 <HAL_RCC_OscConfig>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a4c:	f002 faea 	bl	8004024 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a50:	230f      	movs	r3, #15
 8001a52:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a54:	2302      	movs	r3, #2
 8001a56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a60:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a62:	2300      	movs	r3, #0
 8001a64:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a66:	f107 030c 	add.w	r3, r7, #12
 8001a6a:	2103      	movs	r1, #3
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f007 f8af 	bl	8008bd0 <HAL_RCC_ClockConfig>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001a78:	f002 fad4 	bl	8004024 <Error_Handler>
  }
}
 8001a7c:	bf00      	nop
 8001a7e:	3750      	adds	r7, #80	; 0x50
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40023800 	.word	0x40023800
 8001a88:	40007000 	.word	0x40007000

08001a8c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a92:	463b      	mov	r3, r7
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	609a      	str	r2, [r3, #8]
 8001a9c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a9e:	4b28      	ldr	r3, [pc, #160]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001aa0:	4a28      	ldr	r2, [pc, #160]	; (8001b44 <MX_ADC1_Init+0xb8>)
 8001aa2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001aa4:	4b26      	ldr	r3, [pc, #152]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001aa6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001aaa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001aac:	4b24      	ldr	r3, [pc, #144]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001ab2:	4b23      	ldr	r3, [pc, #140]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ab8:	4b21      	ldr	r3, [pc, #132]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001abe:	4b20      	ldr	r3, [pc, #128]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ac6:	4b1e      	ldr	r3, [pc, #120]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001acc:	4b1c      	ldr	r3, [pc, #112]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001ace:	4a1e      	ldr	r2, [pc, #120]	; (8001b48 <MX_ADC1_Init+0xbc>)
 8001ad0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ad2:	4b1b      	ldr	r3, [pc, #108]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001ad8:	4b19      	ldr	r3, [pc, #100]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001ada:	2202      	movs	r2, #2
 8001adc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001ade:	4b18      	ldr	r3, [pc, #96]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ae6:	4b16      	ldr	r3, [pc, #88]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001aec:	4814      	ldr	r0, [pc, #80]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001aee:	f002 fe89 	bl	8004804 <HAL_ADC_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001af8:	f002 fa94 	bl	8004024 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001afc:	2300      	movs	r3, #0
 8001afe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b00:	2301      	movs	r3, #1
 8001b02:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001b04:	2303      	movs	r3, #3
 8001b06:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b08:	463b      	mov	r3, r7
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	480c      	ldr	r0, [pc, #48]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001b0e:	f002 ffcb 	bl	8004aa8 <HAL_ADC_ConfigChannel>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b18:	f002 fa84 	bl	8004024 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001b20:	2302      	movs	r3, #2
 8001b22:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b24:	463b      	mov	r3, r7
 8001b26:	4619      	mov	r1, r3
 8001b28:	4805      	ldr	r0, [pc, #20]	; (8001b40 <MX_ADC1_Init+0xb4>)
 8001b2a:	f002 ffbd 	bl	8004aa8 <HAL_ADC_ConfigChannel>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001b34:	f002 fa76 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b38:	bf00      	nop
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	200002d0 	.word	0x200002d0
 8001b44:	40012000 	.word	0x40012000
 8001b48:	0f000001 	.word	0x0f000001

08001b4c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b50:	4b12      	ldr	r3, [pc, #72]	; (8001b9c <MX_I2C1_Init+0x50>)
 8001b52:	4a13      	ldr	r2, [pc, #76]	; (8001ba0 <MX_I2C1_Init+0x54>)
 8001b54:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b56:	4b11      	ldr	r3, [pc, #68]	; (8001b9c <MX_I2C1_Init+0x50>)
 8001b58:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <MX_I2C1_Init+0x58>)
 8001b5a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b5c:	4b0f      	ldr	r3, [pc, #60]	; (8001b9c <MX_I2C1_Init+0x50>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b62:	4b0e      	ldr	r3, [pc, #56]	; (8001b9c <MX_I2C1_Init+0x50>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b68:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <MX_I2C1_Init+0x50>)
 8001b6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b6e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b70:	4b0a      	ldr	r3, [pc, #40]	; (8001b9c <MX_I2C1_Init+0x50>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b76:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <MX_I2C1_Init+0x50>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b7c:	4b07      	ldr	r3, [pc, #28]	; (8001b9c <MX_I2C1_Init+0x50>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b82:	4b06      	ldr	r3, [pc, #24]	; (8001b9c <MX_I2C1_Init+0x50>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b88:	4804      	ldr	r0, [pc, #16]	; (8001b9c <MX_I2C1_Init+0x50>)
 8001b8a:	f004 f939 	bl	8005e00 <HAL_I2C_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b94:	f002 fa46 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b98:	bf00      	nop
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20000378 	.word	0x20000378
 8001ba0:	40005400 	.word	0x40005400
 8001ba4:	000186a0 	.word	0x000186a0

08001ba8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b092      	sub	sp, #72	; 0x48
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
 8001bc6:	611a      	str	r2, [r3, #16]
 8001bc8:	615a      	str	r2, [r3, #20]
 8001bca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bcc:	1d3b      	adds	r3, r7, #4
 8001bce:	2220      	movs	r2, #32
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f00a f8e4 	bl	800bda0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bd8:	4b39      	ldr	r3, [pc, #228]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001bda:	4a3a      	ldr	r2, [pc, #232]	; (8001cc4 <MX_TIM1_Init+0x11c>)
 8001bdc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 99;
 8001bde:	4b38      	ldr	r3, [pc, #224]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001be0:	2263      	movs	r2, #99	; 0x63
 8001be2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be4:	4b36      	ldr	r3, [pc, #216]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001bea:	4b35      	ldr	r3, [pc, #212]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001bec:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bf0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf2:	4b33      	ldr	r3, [pc, #204]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001bf8:	4b31      	ldr	r3, [pc, #196]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfe:	4b30      	ldr	r3, [pc, #192]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c04:	482e      	ldr	r0, [pc, #184]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001c06:	f007 fb81 	bl	800930c <HAL_TIM_PWM_Init>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001c10:	f002 fa08 	bl	8004024 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c14:	2300      	movs	r3, #0
 8001c16:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c1c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c20:	4619      	mov	r1, r3
 8001c22:	4827      	ldr	r0, [pc, #156]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001c24:	f008 fd0c 	bl	800a640 <HAL_TIMEx_MasterConfigSynchronization>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001c2e:	f002 f9f9 	bl	8004024 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c32:	2360      	movs	r3, #96	; 0x60
 8001c34:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c42:	2300      	movs	r3, #0
 8001c44:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c46:	2300      	movs	r3, #0
 8001c48:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c52:	2200      	movs	r2, #0
 8001c54:	4619      	mov	r1, r3
 8001c56:	481a      	ldr	r0, [pc, #104]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001c58:	f007 fff8 	bl	8009c4c <HAL_TIM_PWM_ConfigChannel>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001c62:	f002 f9df 	bl	8004024 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c6a:	2204      	movs	r2, #4
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4814      	ldr	r0, [pc, #80]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001c70:	f007 ffec 	bl	8009c4c <HAL_TIM_PWM_ConfigChannel>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001c7a:	f002 f9d3 	bl	8004024 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c86:	2300      	movs	r3, #0
 8001c88:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c96:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c9c:	1d3b      	adds	r3, r7, #4
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4807      	ldr	r0, [pc, #28]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001ca2:	f008 fd3b 	bl	800a71c <HAL_TIMEx_ConfigBreakDeadTime>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001cac:	f002 f9ba 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001cb0:	4803      	ldr	r0, [pc, #12]	; (8001cc0 <MX_TIM1_Init+0x118>)
 8001cb2:	f002 fb4d 	bl	8004350 <HAL_TIM_MspPostInit>

}
 8001cb6:	bf00      	nop
 8001cb8:	3748      	adds	r7, #72	; 0x48
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	200003cc 	.word	0x200003cc
 8001cc4:	40010000 	.word	0x40010000

08001cc8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08c      	sub	sp, #48	; 0x30
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cce:	f107 030c 	add.w	r3, r7, #12
 8001cd2:	2224      	movs	r2, #36	; 0x24
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f00a f862 	bl	800bda0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cdc:	1d3b      	adds	r3, r7, #4
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ce4:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <MX_TIM3_Init+0xa0>)
 8001ce6:	4a21      	ldr	r2, [pc, #132]	; (8001d6c <MX_TIM3_Init+0xa4>)
 8001ce8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cea:	4b1f      	ldr	r3, [pc, #124]	; (8001d68 <MX_TIM3_Init+0xa0>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf0:	4b1d      	ldr	r3, [pc, #116]	; (8001d68 <MX_TIM3_Init+0xa0>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = QEI_PERIOD-1;
 8001cf6:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <MX_TIM3_Init+0xa0>)
 8001cf8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cfc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfe:	4b1a      	ldr	r3, [pc, #104]	; (8001d68 <MX_TIM3_Init+0xa0>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d04:	4b18      	ldr	r3, [pc, #96]	; (8001d68 <MX_TIM3_Init+0xa0>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d12:	2301      	movs	r3, #1
 8001d14:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d22:	2301      	movs	r3, #1
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d26:	2300      	movs	r3, #0
 8001d28:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	4619      	mov	r1, r3
 8001d34:	480c      	ldr	r0, [pc, #48]	; (8001d68 <MX_TIM3_Init+0xa0>)
 8001d36:	f007 fcc3 	bl	80096c0 <HAL_TIM_Encoder_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001d40:	f002 f970 	bl	8004024 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d44:	2300      	movs	r3, #0
 8001d46:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d4c:	1d3b      	adds	r3, r7, #4
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4805      	ldr	r0, [pc, #20]	; (8001d68 <MX_TIM3_Init+0xa0>)
 8001d52:	f008 fc75 	bl	800a640 <HAL_TIMEx_MasterConfigSynchronization>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001d5c:	f002 f962 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d60:	bf00      	nop
 8001d62:	3730      	adds	r7, #48	; 0x30
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000480 	.word	0x20000480
 8001d6c:	40000400 	.word	0x40000400

08001d70 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d76:	1d3b      	adds	r3, r7, #4
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]
 8001d84:	615a      	str	r2, [r3, #20]
 8001d86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001d88:	4b21      	ldr	r3, [pc, #132]	; (8001e10 <MX_TIM11_Init+0xa0>)
 8001d8a:	4a22      	ldr	r2, [pc, #136]	; (8001e14 <MX_TIM11_Init+0xa4>)
 8001d8c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8001d8e:	4b20      	ldr	r3, [pc, #128]	; (8001e10 <MX_TIM11_Init+0xa0>)
 8001d90:	2263      	movs	r2, #99	; 0x63
 8001d92:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d94:	4b1e      	ldr	r3, [pc, #120]	; (8001e10 <MX_TIM11_Init+0xa0>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 8001d9a:	4b1d      	ldr	r3, [pc, #116]	; (8001e10 <MX_TIM11_Init+0xa0>)
 8001d9c:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8001da0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001da2:	4b1b      	ldr	r3, [pc, #108]	; (8001e10 <MX_TIM11_Init+0xa0>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da8:	4b19      	ldr	r3, [pc, #100]	; (8001e10 <MX_TIM11_Init+0xa0>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001dae:	4818      	ldr	r0, [pc, #96]	; (8001e10 <MX_TIM11_Init+0xa0>)
 8001db0:	f007 f92e 	bl	8009010 <HAL_TIM_Base_Init>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8001dba:	f002 f933 	bl	8004024 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8001dbe:	4814      	ldr	r0, [pc, #80]	; (8001e10 <MX_TIM11_Init+0xa0>)
 8001dc0:	f007 fa3e 	bl	8009240 <HAL_TIM_OC_Init>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8001dca:	f002 f92b 	bl	8004024 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 8001dce:	2108      	movs	r1, #8
 8001dd0:	480f      	ldr	r0, [pc, #60]	; (8001e10 <MX_TIM11_Init+0xa0>)
 8001dd2:	f007 fba7 	bl	8009524 <HAL_TIM_OnePulse_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 8001ddc:	f002 f922 	bl	8004024 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001de0:	2310      	movs	r3, #16
 8001de2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 8001de4:	f240 5399 	movw	r3, #1433	; 0x599
 8001de8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dea:	2300      	movs	r3, #0
 8001dec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001df2:	1d3b      	adds	r3, r7, #4
 8001df4:	2200      	movs	r2, #0
 8001df6:	4619      	mov	r1, r3
 8001df8:	4805      	ldr	r0, [pc, #20]	; (8001e10 <MX_TIM11_Init+0xa0>)
 8001dfa:	f007 fecb 	bl	8009b94 <HAL_TIM_OC_ConfigChannel>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 8001e04:	f002 f90e 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001e08:	bf00      	nop
 8001e0a:	3720      	adds	r7, #32
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20000534 	.word	0x20000534
 8001e14:	40014800 	.word	0x40014800

08001e18 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e1c:	4b11      	ldr	r3, [pc, #68]	; (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e1e:	4a12      	ldr	r2, [pc, #72]	; (8001e68 <MX_USART1_UART_Init+0x50>)
 8001e20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e22:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e30:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e36:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e3c:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e3e:	220c      	movs	r2, #12
 8001e40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e42:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e48:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e4e:	4805      	ldr	r0, [pc, #20]	; (8001e64 <MX_USART1_UART_Init+0x4c>)
 8001e50:	f008 fcd4 	bl	800a7fc <HAL_UART_Init>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e5a:	f002 f8e3 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	200005e8 	.word	0x200005e8
 8001e68:	40011000 	.word	0x40011000

08001e6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e70:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <MX_USART2_UART_Init+0x50>)
 8001e72:	4a13      	ldr	r2, [pc, #76]	; (8001ec0 <MX_USART2_UART_Init+0x54>)
 8001e74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8001e76:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <MX_USART2_UART_Init+0x50>)
 8001e78:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001e7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <MX_USART2_UART_Init+0x50>)
 8001e80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e84:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e86:	4b0d      	ldr	r3, [pc, #52]	; (8001ebc <MX_USART2_UART_Init+0x50>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001e8c:	4b0b      	ldr	r3, [pc, #44]	; (8001ebc <MX_USART2_UART_Init+0x50>)
 8001e8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e94:	4b09      	ldr	r3, [pc, #36]	; (8001ebc <MX_USART2_UART_Init+0x50>)
 8001e96:	220c      	movs	r2, #12
 8001e98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e9a:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <MX_USART2_UART_Init+0x50>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <MX_USART2_UART_Init+0x50>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ea6:	4805      	ldr	r0, [pc, #20]	; (8001ebc <MX_USART2_UART_Init+0x50>)
 8001ea8:	f008 fca8 	bl	800a7fc <HAL_UART_Init>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8001eb2:	f002 f8b7 	bl	8004024 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000065c 	.word	0x2000065c
 8001ec0:	40004400 	.word	0x40004400

08001ec4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	607b      	str	r3, [r7, #4]
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <MX_DMA_Init+0x68>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	4a16      	ldr	r2, [pc, #88]	; (8001f2c <MX_DMA_Init+0x68>)
 8001ed4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eda:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <MX_DMA_Init+0x68>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ee2:	607b      	str	r3, [r7, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	603b      	str	r3, [r7, #0]
 8001eea:	4b10      	ldr	r3, [pc, #64]	; (8001f2c <MX_DMA_Init+0x68>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	4a0f      	ldr	r2, [pc, #60]	; (8001f2c <MX_DMA_Init+0x68>)
 8001ef0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef6:	4b0d      	ldr	r3, [pc, #52]	; (8001f2c <MX_DMA_Init+0x68>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001efe:	603b      	str	r3, [r7, #0]
 8001f00:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001f02:	2200      	movs	r2, #0
 8001f04:	2100      	movs	r1, #0
 8001f06:	2011      	movs	r0, #17
 8001f08:	f003 f959 	bl	80051be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001f0c:	2011      	movs	r0, #17
 8001f0e:	f003 f972 	bl	80051f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001f12:	2200      	movs	r2, #0
 8001f14:	2100      	movs	r1, #0
 8001f16:	2038      	movs	r0, #56	; 0x38
 8001f18:	f003 f951 	bl	80051be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001f1c:	2038      	movs	r0, #56	; 0x38
 8001f1e:	f003 f96a 	bl	80051f6 <HAL_NVIC_EnableIRQ>

}
 8001f22:	bf00      	nop
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40023800 	.word	0x40023800

08001f30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08a      	sub	sp, #40	; 0x28
 8001f34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	605a      	str	r2, [r3, #4]
 8001f40:	609a      	str	r2, [r3, #8]
 8001f42:	60da      	str	r2, [r3, #12]
 8001f44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
 8001f4a:	4b48      	ldr	r3, [pc, #288]	; (800206c <MX_GPIO_Init+0x13c>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	4a47      	ldr	r2, [pc, #284]	; (800206c <MX_GPIO_Init+0x13c>)
 8001f50:	f043 0304 	orr.w	r3, r3, #4
 8001f54:	6313      	str	r3, [r2, #48]	; 0x30
 8001f56:	4b45      	ldr	r3, [pc, #276]	; (800206c <MX_GPIO_Init+0x13c>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	f003 0304 	and.w	r3, r3, #4
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	4b41      	ldr	r3, [pc, #260]	; (800206c <MX_GPIO_Init+0x13c>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	4a40      	ldr	r2, [pc, #256]	; (800206c <MX_GPIO_Init+0x13c>)
 8001f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f70:	6313      	str	r3, [r2, #48]	; 0x30
 8001f72:	4b3e      	ldr	r3, [pc, #248]	; (800206c <MX_GPIO_Init+0x13c>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60bb      	str	r3, [r7, #8]
 8001f82:	4b3a      	ldr	r3, [pc, #232]	; (800206c <MX_GPIO_Init+0x13c>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	4a39      	ldr	r2, [pc, #228]	; (800206c <MX_GPIO_Init+0x13c>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8e:	4b37      	ldr	r3, [pc, #220]	; (800206c <MX_GPIO_Init+0x13c>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	607b      	str	r3, [r7, #4]
 8001f9e:	4b33      	ldr	r3, [pc, #204]	; (800206c <MX_GPIO_Init+0x13c>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	4a32      	ldr	r2, [pc, #200]	; (800206c <MX_GPIO_Init+0x13c>)
 8001fa4:	f043 0302 	orr.w	r3, r3, #2
 8001fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001faa:	4b30      	ldr	r3, [pc, #192]	; (800206c <MX_GPIO_Init+0x13c>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	607b      	str	r3, [r7, #4]
 8001fb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4, GPIO_PIN_RESET);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8001fbc:	482c      	ldr	r0, [pc, #176]	; (8002070 <MX_GPIO_Init+0x140>)
 8001fbe:	f003 feed 	bl	8005d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fce:	f107 0314 	add.w	r3, r7, #20
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4827      	ldr	r0, [pc, #156]	; (8002074 <MX_GPIO_Init+0x144>)
 8001fd6:	f003 fd45 	bl	8005a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fda:	230c      	movs	r3, #12
 8001fdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fde:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001fe2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	4619      	mov	r1, r3
 8001fee:	4821      	ldr	r0, [pc, #132]	; (8002074 <MX_GPIO_Init+0x144>)
 8001ff0:	f003 fd38 	bl	8005a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8001ff4:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8001ff8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffe:	2300      	movs	r3, #0
 8002000:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002002:	f107 0314 	add.w	r3, r7, #20
 8002006:	4619      	mov	r1, r3
 8002008:	481b      	ldr	r0, [pc, #108]	; (8002078 <MX_GPIO_Init+0x148>)
 800200a:	f003 fd2b 	bl	8005a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 800200e:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8002012:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002014:	2301      	movs	r3, #1
 8002016:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201c:	2300      	movs	r3, #0
 800201e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002020:	f107 0314 	add.w	r3, r7, #20
 8002024:	4619      	mov	r1, r3
 8002026:	4812      	ldr	r0, [pc, #72]	; (8002070 <MX_GPIO_Init+0x140>)
 8002028:	f003 fd1c 	bl	8005a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800202c:	2360      	movs	r3, #96	; 0x60
 800202e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002030:	2300      	movs	r3, #0
 8002032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002038:	f107 0314 	add.w	r3, r7, #20
 800203c:	4619      	mov	r1, r3
 800203e:	480c      	ldr	r0, [pc, #48]	; (8002070 <MX_GPIO_Init+0x140>)
 8002040:	f003 fd10 	bl	8005a64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002044:	2200      	movs	r2, #0
 8002046:	2100      	movs	r1, #0
 8002048:	2008      	movs	r0, #8
 800204a:	f003 f8b8 	bl	80051be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800204e:	2008      	movs	r0, #8
 8002050:	f003 f8d1 	bl	80051f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002054:	2200      	movs	r2, #0
 8002056:	2100      	movs	r1, #0
 8002058:	2009      	movs	r0, #9
 800205a:	f003 f8b0 	bl	80051be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800205e:	2009      	movs	r0, #9
 8002060:	f003 f8c9 	bl	80051f6 <HAL_NVIC_EnableIRQ>

}
 8002064:	bf00      	nop
 8002066:	3728      	adds	r7, #40	; 0x28
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40023800 	.word	0x40023800
 8002070:	40020400 	.word	0x40020400
 8002074:	40020800 	.word	0x40020800
 8002078:	40020000 	.word	0x40020000

0800207c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2)
 8002086:	88fb      	ldrh	r3, [r7, #6]
 8002088:	2b04      	cmp	r3, #4
 800208a:	d106      	bne.n	800209a <HAL_GPIO_EXTI_Callback+0x1e>
	{
		scheduler = 5;
 800208c:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <HAL_GPIO_EXTI_Callback+0x3c>)
 800208e:	2205      	movs	r2, #5
 8002090:	601a      	str	r2, [r3, #0]
		Proximity = 1;
 8002092:	4b0a      	ldr	r3, [pc, #40]	; (80020bc <HAL_GPIO_EXTI_Callback+0x40>)
 8002094:	2201      	movs	r2, #1
 8002096:	601a      	str	r2, [r3, #0]
	else if(GPIO_Pin == GPIO_PIN_3)
	{
		scheduler = 5;
		Proximity = 2;
	}
}
 8002098:	e008      	b.n	80020ac <HAL_GPIO_EXTI_Callback+0x30>
	else if(GPIO_Pin == GPIO_PIN_3)
 800209a:	88fb      	ldrh	r3, [r7, #6]
 800209c:	2b08      	cmp	r3, #8
 800209e:	d105      	bne.n	80020ac <HAL_GPIO_EXTI_Callback+0x30>
		scheduler = 5;
 80020a0:	4b05      	ldr	r3, [pc, #20]	; (80020b8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80020a2:	2205      	movs	r2, #5
 80020a4:	601a      	str	r2, [r3, #0]
		Proximity = 2;
 80020a6:	4b05      	ldr	r3, [pc, #20]	; (80020bc <HAL_GPIO_EXTI_Callback+0x40>)
 80020a8:	2202      	movs	r2, #2
 80020aa:	601a      	str	r2, [r3, #0]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	20000730 	.word	0x20000730
 80020bc:	200008d4 	.word	0x200008d4

080020c0 <Homing>:

void Homing()
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
	if (Proximity == 1)
 80020c4:	4b0e      	ldr	r3, [pc, #56]	; (8002100 <Homing+0x40>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2b01      	cmp	r3, #1
//		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
//		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
	}

	//Proximity Home
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == 1)
 80020ca:	2102      	movs	r1, #2
 80020cc:	480d      	ldr	r0, [pc, #52]	; (8002104 <Homing+0x44>)
 80020ce:	f003 fe4d 	bl	8005d6c <HAL_GPIO_ReadPin>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d110      	bne.n	80020fa <Homing+0x3a>
	{
		Proximity = 0;
 80020d8:	4b09      	ldr	r3, [pc, #36]	; (8002100 <Homing+0x40>)
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 80020de:	4b0a      	ldr	r3, [pc, #40]	; (8002108 <Homing+0x48>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2200      	movs	r2, #0
 80020e4:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 80020e6:	4b08      	ldr	r3, [pc, #32]	; (8002108 <Homing+0x48>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2200      	movs	r2, #0
 80020ec:	635a      	str	r2, [r3, #52]	; 0x34
		JoySpeed = 0;
 80020ee:	4b07      	ldr	r3, [pc, #28]	; (800210c <Homing+0x4c>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
		scheduler = 0;
 80020f4:	4b06      	ldr	r3, [pc, #24]	; (8002110 <Homing+0x50>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
	}
}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	200008d4 	.word	0x200008d4
 8002104:	40020800 	.word	0x40020800
 8002108:	200003cc 	.word	0x200003cc
 800210c:	200008c4 	.word	0x200008c4
 8002110:	20000730 	.word	0x20000730

08002114 <EndEffectorWrite>:

void EndEffectorWrite()
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af02      	add	r7, sp, #8
	static uint32_t Readstamp = 0;
	if(HAL_GetTick() >= Readstamp)
 800211a:	f002 fb43 	bl	80047a4 <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	4bb3      	ldr	r3, [pc, #716]	; (80023f0 <EndEffectorWrite+0x2dc>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	429a      	cmp	r2, r3
 8002126:	d30e      	bcc.n	8002146 <EndEffectorWrite+0x32>
	{
		Readstamp = HAL_GetTick() + 10;
 8002128:	f002 fb3c 	bl	80047a4 <HAL_GetTick>
 800212c:	4603      	mov	r3, r0
 800212e:	330a      	adds	r3, #10
 8002130:	4aaf      	ldr	r2, [pc, #700]	; (80023f0 <EndEffectorWrite+0x2dc>)
 8002132:	6013      	str	r3, [r2, #0]
		HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1, HAL_MAX_DELAY);
 8002134:	f04f 33ff 	mov.w	r3, #4294967295
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	2301      	movs	r3, #1
 800213c:	4aad      	ldr	r2, [pc, #692]	; (80023f4 <EndEffectorWrite+0x2e0>)
 800213e:	212a      	movs	r1, #42	; 0x2a
 8002140:	48ad      	ldr	r0, [pc, #692]	; (80023f8 <EndEffectorWrite+0x2e4>)
 8002142:	f004 f89f 	bl	8006284 <HAL_I2C_Master_Receive>
	}
	switch(EndEffectorState)
 8002146:	4bad      	ldr	r3, [pc, #692]	; (80023fc <EndEffectorWrite+0x2e8>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2b08      	cmp	r3, #8
 800214c:	f200 8175 	bhi.w	800243a <EndEffectorWrite+0x326>
 8002150:	a201      	add	r2, pc, #4	; (adr r2, 8002158 <EndEffectorWrite+0x44>)
 8002152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002156:	bf00      	nop
 8002158:	0800217d 	.word	0x0800217d
 800215c:	080021b9 	.word	0x080021b9
 8002160:	080021f5 	.word	0x080021f5
 8002164:	08002231 	.word	0x08002231
 8002168:	0800226d 	.word	0x0800226d
 800216c:	080022c3 	.word	0x080022c3
 8002170:	08002327 	.word	0x08002327
 8002174:	08002361 	.word	0x08002361
 8002178:	0800239b 	.word	0x0800239b
	{
	case 0:
		if(EndEffectorWriteFlag == 1)
 800217c:	4ba0      	ldr	r3, [pc, #640]	; (8002400 <EndEffectorWrite+0x2ec>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	2b01      	cmp	r3, #1
 8002182:	f040 8127 	bne.w	80023d4 <EndEffectorWrite+0x2c0>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, SoftReset, 4, HAL_MAX_DELAY);
 8002186:	f04f 33ff 	mov.w	r3, #4294967295
 800218a:	9300      	str	r3, [sp, #0]
 800218c:	2304      	movs	r3, #4
 800218e:	4a9d      	ldr	r2, [pc, #628]	; (8002404 <EndEffectorWrite+0x2f0>)
 8002190:	212a      	movs	r1, #42	; 0x2a
 8002192:	4899      	ldr	r0, [pc, #612]	; (80023f8 <EndEffectorWrite+0x2e4>)
 8002194:	f003 ff78 	bl	8006088 <HAL_I2C_Master_Transmit>
				HAL_Delay(5);
 8002198:	2005      	movs	r0, #5
 800219a:	f002 fb0f 	bl	80047bc <HAL_Delay>
				HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1, HAL_MAX_DELAY);
 800219e:	f04f 33ff 	mov.w	r3, #4294967295
 80021a2:	9300      	str	r3, [sp, #0]
 80021a4:	2301      	movs	r3, #1
 80021a6:	4a93      	ldr	r2, [pc, #588]	; (80023f4 <EndEffectorWrite+0x2e0>)
 80021a8:	212a      	movs	r1, #42	; 0x2a
 80021aa:	4893      	ldr	r0, [pc, #588]	; (80023f8 <EndEffectorWrite+0x2e4>)
 80021ac:	f004 f86a 	bl	8006284 <HAL_I2C_Master_Receive>
				EndEffectorWriteFlag = 0;
 80021b0:	4b93      	ldr	r3, [pc, #588]	; (8002400 <EndEffectorWrite+0x2ec>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	701a      	strb	r2, [r3, #0]
			}
		break;
 80021b6:	e10d      	b.n	80023d4 <EndEffectorWrite+0x2c0>
	case 1:
		if(EndEffectorWriteFlag == 1)
 80021b8:	4b91      	ldr	r3, [pc, #580]	; (8002400 <EndEffectorWrite+0x2ec>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	f040 810b 	bne.w	80023d8 <EndEffectorWrite+0x2c4>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, TestModeOn, 2, HAL_MAX_DELAY);
 80021c2:	f04f 33ff 	mov.w	r3, #4294967295
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	2302      	movs	r3, #2
 80021ca:	4a8f      	ldr	r2, [pc, #572]	; (8002408 <EndEffectorWrite+0x2f4>)
 80021cc:	212a      	movs	r1, #42	; 0x2a
 80021ce:	488a      	ldr	r0, [pc, #552]	; (80023f8 <EndEffectorWrite+0x2e4>)
 80021d0:	f003 ff5a 	bl	8006088 <HAL_I2C_Master_Transmit>
				HAL_Delay(5);
 80021d4:	2005      	movs	r0, #5
 80021d6:	f002 faf1 	bl	80047bc <HAL_Delay>
				HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1, HAL_MAX_DELAY);
 80021da:	f04f 33ff 	mov.w	r3, #4294967295
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	2301      	movs	r3, #1
 80021e2:	4a84      	ldr	r2, [pc, #528]	; (80023f4 <EndEffectorWrite+0x2e0>)
 80021e4:	212a      	movs	r1, #42	; 0x2a
 80021e6:	4884      	ldr	r0, [pc, #528]	; (80023f8 <EndEffectorWrite+0x2e4>)
 80021e8:	f004 f84c 	bl	8006284 <HAL_I2C_Master_Receive>
				EndEffectorWriteFlag = 0;
 80021ec:	4b84      	ldr	r3, [pc, #528]	; (8002400 <EndEffectorWrite+0x2ec>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	701a      	strb	r2, [r3, #0]
			}
		break;
 80021f2:	e0f1      	b.n	80023d8 <EndEffectorWrite+0x2c4>
	case 2:
		if(EndEffectorWriteFlag == 1)
 80021f4:	4b82      	ldr	r3, [pc, #520]	; (8002400 <EndEffectorWrite+0x2ec>)
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	f040 80ef 	bne.w	80023dc <EndEffectorWrite+0x2c8>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, TestModeOff, 2, HAL_MAX_DELAY);
 80021fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	2302      	movs	r3, #2
 8002206:	4a81      	ldr	r2, [pc, #516]	; (800240c <EndEffectorWrite+0x2f8>)
 8002208:	212a      	movs	r1, #42	; 0x2a
 800220a:	487b      	ldr	r0, [pc, #492]	; (80023f8 <EndEffectorWrite+0x2e4>)
 800220c:	f003 ff3c 	bl	8006088 <HAL_I2C_Master_Transmit>
				HAL_Delay(5);
 8002210:	2005      	movs	r0, #5
 8002212:	f002 fad3 	bl	80047bc <HAL_Delay>
				HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1, HAL_MAX_DELAY);
 8002216:	f04f 33ff 	mov.w	r3, #4294967295
 800221a:	9300      	str	r3, [sp, #0]
 800221c:	2301      	movs	r3, #1
 800221e:	4a75      	ldr	r2, [pc, #468]	; (80023f4 <EndEffectorWrite+0x2e0>)
 8002220:	212a      	movs	r1, #42	; 0x2a
 8002222:	4875      	ldr	r0, [pc, #468]	; (80023f8 <EndEffectorWrite+0x2e4>)
 8002224:	f004 f82e 	bl	8006284 <HAL_I2C_Master_Receive>
				EndEffectorWriteFlag = 0;
 8002228:	4b75      	ldr	r3, [pc, #468]	; (8002400 <EndEffectorWrite+0x2ec>)
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
			}
		break;
 800222e:	e0d5      	b.n	80023dc <EndEffectorWrite+0x2c8>
	case 3:
		if(EndEffectorWriteFlag == 1)
 8002230:	4b73      	ldr	r3, [pc, #460]	; (8002400 <EndEffectorWrite+0x2ec>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b01      	cmp	r3, #1
 8002236:	f040 80d3 	bne.w	80023e0 <EndEffectorWrite+0x2cc>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, RunModeOn, 2, HAL_MAX_DELAY);
 800223a:	f04f 33ff 	mov.w	r3, #4294967295
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	2302      	movs	r3, #2
 8002242:	4a73      	ldr	r2, [pc, #460]	; (8002410 <EndEffectorWrite+0x2fc>)
 8002244:	212a      	movs	r1, #42	; 0x2a
 8002246:	486c      	ldr	r0, [pc, #432]	; (80023f8 <EndEffectorWrite+0x2e4>)
 8002248:	f003 ff1e 	bl	8006088 <HAL_I2C_Master_Transmit>
				HAL_Delay(5);
 800224c:	2005      	movs	r0, #5
 800224e:	f002 fab5 	bl	80047bc <HAL_Delay>
				HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1, HAL_MAX_DELAY);
 8002252:	f04f 33ff 	mov.w	r3, #4294967295
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	2301      	movs	r3, #1
 800225a:	4a66      	ldr	r2, [pc, #408]	; (80023f4 <EndEffectorWrite+0x2e0>)
 800225c:	212a      	movs	r1, #42	; 0x2a
 800225e:	4866      	ldr	r0, [pc, #408]	; (80023f8 <EndEffectorWrite+0x2e4>)
 8002260:	f004 f810 	bl	8006284 <HAL_I2C_Master_Receive>
				EndEffectorWriteFlag = 0;
 8002264:	4b66      	ldr	r3, [pc, #408]	; (8002400 <EndEffectorWrite+0x2ec>)
 8002266:	2200      	movs	r2, #0
 8002268:	701a      	strb	r2, [r3, #0]
			}
		break;
 800226a:	e0b9      	b.n	80023e0 <EndEffectorWrite+0x2cc>
	case 4:
		if(EndEffectorWriteFlag == 1)
 800226c:	4b64      	ldr	r3, [pc, #400]	; (8002400 <EndEffectorWrite+0x2ec>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b01      	cmp	r3, #1
 8002272:	f040 80b7 	bne.w	80023e4 <EndEffectorWrite+0x2d0>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, PickData, 2, HAL_MAX_DELAY);
 8002276:	f04f 33ff 	mov.w	r3, #4294967295
 800227a:	9300      	str	r3, [sp, #0]
 800227c:	2302      	movs	r3, #2
 800227e:	4a65      	ldr	r2, [pc, #404]	; (8002414 <EndEffectorWrite+0x300>)
 8002280:	212a      	movs	r1, #42	; 0x2a
 8002282:	485d      	ldr	r0, [pc, #372]	; (80023f8 <EndEffectorWrite+0x2e4>)
 8002284:	f003 ff00 	bl	8006088 <HAL_I2C_Master_Transmit>
				registerFrame[2].U16 = 6; //End Effector Status: Piking
 8002288:	4b63      	ldr	r3, [pc, #396]	; (8002418 <EndEffectorWrite+0x304>)
 800228a:	2206      	movs	r2, #6
 800228c:	809a      	strh	r2, [r3, #4]
				HAL_Delay(5);
 800228e:	2005      	movs	r0, #5
 8002290:	f002 fa94 	bl	80047bc <HAL_Delay>
				HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1, HAL_MAX_DELAY);
 8002294:	f04f 33ff 	mov.w	r3, #4294967295
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	2301      	movs	r3, #1
 800229c:	4a55      	ldr	r2, [pc, #340]	; (80023f4 <EndEffectorWrite+0x2e0>)
 800229e:	212a      	movs	r1, #42	; 0x2a
 80022a0:	4855      	ldr	r0, [pc, #340]	; (80023f8 <EndEffectorWrite+0x2e4>)
 80022a2:	f003 ffef 	bl	8006284 <HAL_I2C_Master_Receive>
				EndEffectorWriteFlag = 0;
 80022a6:	4b56      	ldr	r3, [pc, #344]	; (8002400 <EndEffectorWrite+0x2ec>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	701a      	strb	r2, [r3, #0]
				if(EndEffectorDataReadBack[0] == 0b111)	//Picked
 80022ac:	4b51      	ldr	r3, [pc, #324]	; (80023f4 <EndEffectorWrite+0x2e0>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	2b07      	cmp	r3, #7
 80022b2:	f040 8097 	bne.w	80023e4 <EndEffectorWrite+0x2d0>
				{
					TaskType *= -1;
 80022b6:	4b59      	ldr	r3, [pc, #356]	; (800241c <EndEffectorWrite+0x308>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	425b      	negs	r3, r3
 80022bc:	4a57      	ldr	r2, [pc, #348]	; (800241c <EndEffectorWrite+0x308>)
 80022be:	6013      	str	r3, [r2, #0]
				}
			}
		break;
 80022c0:	e090      	b.n	80023e4 <EndEffectorWrite+0x2d0>
	case 5:
		if(EndEffectorWriteFlag == 1)
 80022c2:	4b4f      	ldr	r3, [pc, #316]	; (8002400 <EndEffectorWrite+0x2ec>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	f040 808e 	bne.w	80023e8 <EndEffectorWrite+0x2d4>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, PlaceData, 2, HAL_MAX_DELAY);
 80022cc:	f04f 33ff 	mov.w	r3, #4294967295
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2302      	movs	r3, #2
 80022d4:	4a52      	ldr	r2, [pc, #328]	; (8002420 <EndEffectorWrite+0x30c>)
 80022d6:	212a      	movs	r1, #42	; 0x2a
 80022d8:	4847      	ldr	r0, [pc, #284]	; (80023f8 <EndEffectorWrite+0x2e4>)
 80022da:	f003 fed5 	bl	8006088 <HAL_I2C_Master_Transmit>
				registerFrame[2].U16 = 10; //End Effector Status: Placing
 80022de:	4b4e      	ldr	r3, [pc, #312]	; (8002418 <EndEffectorWrite+0x304>)
 80022e0:	220a      	movs	r2, #10
 80022e2:	809a      	strh	r2, [r3, #4]
				HAL_Delay(5);
 80022e4:	2005      	movs	r0, #5
 80022e6:	f002 fa69 	bl	80047bc <HAL_Delay>
				HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1, HAL_MAX_DELAY);
 80022ea:	f04f 33ff 	mov.w	r3, #4294967295
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	2301      	movs	r3, #1
 80022f2:	4a40      	ldr	r2, [pc, #256]	; (80023f4 <EndEffectorWrite+0x2e0>)
 80022f4:	212a      	movs	r1, #42	; 0x2a
 80022f6:	4840      	ldr	r0, [pc, #256]	; (80023f8 <EndEffectorWrite+0x2e4>)
 80022f8:	f003 ffc4 	bl	8006284 <HAL_I2C_Master_Receive>
				EndEffectorWriteFlag = 0;
 80022fc:	4b40      	ldr	r3, [pc, #256]	; (8002400 <EndEffectorWrite+0x2ec>)
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
				if(EndEffectorDataReadBack[0] == 0b100)	//Placed
 8002302:	4b3c      	ldr	r3, [pc, #240]	; (80023f4 <EndEffectorWrite+0x2e0>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2b04      	cmp	r3, #4
 8002308:	d16e      	bne.n	80023e8 <EndEffectorWrite+0x2d4>
				{
					registerFrame[2].U16 = 2; //End Effector Status: Gripper Power
 800230a:	4b43      	ldr	r3, [pc, #268]	; (8002418 <EndEffectorWrite+0x304>)
 800230c:	2202      	movs	r2, #2
 800230e:	809a      	strh	r2, [r3, #4]
					TaskType *= -1;
 8002310:	4b42      	ldr	r3, [pc, #264]	; (800241c <EndEffectorWrite+0x308>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	425b      	negs	r3, r3
 8002316:	4a41      	ldr	r2, [pc, #260]	; (800241c <EndEffectorWrite+0x308>)
 8002318:	6013      	str	r3, [r2, #0]
					HoleSequence += 1;
 800231a:	4b42      	ldr	r3, [pc, #264]	; (8002424 <EndEffectorWrite+0x310>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	3301      	adds	r3, #1
 8002320:	4a40      	ldr	r2, [pc, #256]	; (8002424 <EndEffectorWrite+0x310>)
 8002322:	6013      	str	r3, [r2, #0]
				}
			}
		break;
 8002324:	e060      	b.n	80023e8 <EndEffectorWrite+0x2d4>
	case 6:
		if(EndEffectorWriteFlag == 1)
 8002326:	4b36      	ldr	r3, [pc, #216]	; (8002400 <EndEffectorWrite+0x2ec>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d15e      	bne.n	80023ec <EndEffectorWrite+0x2d8>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, RunModeOff, 2, HAL_MAX_DELAY);
 800232e:	f04f 33ff 	mov.w	r3, #4294967295
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	2302      	movs	r3, #2
 8002336:	4a3c      	ldr	r2, [pc, #240]	; (8002428 <EndEffectorWrite+0x314>)
 8002338:	212a      	movs	r1, #42	; 0x2a
 800233a:	482f      	ldr	r0, [pc, #188]	; (80023f8 <EndEffectorWrite+0x2e4>)
 800233c:	f003 fea4 	bl	8006088 <HAL_I2C_Master_Transmit>
				HAL_Delay(5);
 8002340:	2005      	movs	r0, #5
 8002342:	f002 fa3b 	bl	80047bc <HAL_Delay>
				HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1, HAL_MAX_DELAY);
 8002346:	f04f 33ff 	mov.w	r3, #4294967295
 800234a:	9300      	str	r3, [sp, #0]
 800234c:	2301      	movs	r3, #1
 800234e:	4a29      	ldr	r2, [pc, #164]	; (80023f4 <EndEffectorWrite+0x2e0>)
 8002350:	212a      	movs	r1, #42	; 0x2a
 8002352:	4829      	ldr	r0, [pc, #164]	; (80023f8 <EndEffectorWrite+0x2e4>)
 8002354:	f003 ff96 	bl	8006284 <HAL_I2C_Master_Receive>
				EndEffectorWriteFlag = 0;
 8002358:	4b29      	ldr	r3, [pc, #164]	; (8002400 <EndEffectorWrite+0x2ec>)
 800235a:	2200      	movs	r2, #0
 800235c:	701a      	strb	r2, [r3, #0]
			}
		break;
 800235e:	e045      	b.n	80023ec <EndEffectorWrite+0x2d8>
	case 7:
		if(EndEffectorWriteFlag == 1)
 8002360:	4b27      	ldr	r3, [pc, #156]	; (8002400 <EndEffectorWrite+0x2ec>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d165      	bne.n	8002434 <EndEffectorWrite+0x320>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, Emergency, 1, HAL_MAX_DELAY);
 8002368:	f04f 33ff 	mov.w	r3, #4294967295
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	2301      	movs	r3, #1
 8002370:	4a2e      	ldr	r2, [pc, #184]	; (800242c <EndEffectorWrite+0x318>)
 8002372:	212a      	movs	r1, #42	; 0x2a
 8002374:	4820      	ldr	r0, [pc, #128]	; (80023f8 <EndEffectorWrite+0x2e4>)
 8002376:	f003 fe87 	bl	8006088 <HAL_I2C_Master_Transmit>
				HAL_Delay(5);
 800237a:	2005      	movs	r0, #5
 800237c:	f002 fa1e 	bl	80047bc <HAL_Delay>
				HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1, HAL_MAX_DELAY);
 8002380:	f04f 33ff 	mov.w	r3, #4294967295
 8002384:	9300      	str	r3, [sp, #0]
 8002386:	2301      	movs	r3, #1
 8002388:	4a1a      	ldr	r2, [pc, #104]	; (80023f4 <EndEffectorWrite+0x2e0>)
 800238a:	212a      	movs	r1, #42	; 0x2a
 800238c:	481a      	ldr	r0, [pc, #104]	; (80023f8 <EndEffectorWrite+0x2e4>)
 800238e:	f003 ff79 	bl	8006284 <HAL_I2C_Master_Receive>
				EndEffectorWriteFlag = 0;
 8002392:	4b1b      	ldr	r3, [pc, #108]	; (8002400 <EndEffectorWrite+0x2ec>)
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
			}
		break;
 8002398:	e04c      	b.n	8002434 <EndEffectorWrite+0x320>
	case 8:
		if(EndEffectorWriteFlag == 1)
 800239a:	4b19      	ldr	r3, [pc, #100]	; (8002400 <EndEffectorWrite+0x2ec>)
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d14a      	bne.n	8002438 <EndEffectorWrite+0x324>
			{
				HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, QuitEmergency, 4, HAL_MAX_DELAY);
 80023a2:	f04f 33ff 	mov.w	r3, #4294967295
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	2304      	movs	r3, #4
 80023aa:	4a21      	ldr	r2, [pc, #132]	; (8002430 <EndEffectorWrite+0x31c>)
 80023ac:	212a      	movs	r1, #42	; 0x2a
 80023ae:	4812      	ldr	r0, [pc, #72]	; (80023f8 <EndEffectorWrite+0x2e4>)
 80023b0:	f003 fe6a 	bl	8006088 <HAL_I2C_Master_Transmit>
				HAL_Delay(5);
 80023b4:	2005      	movs	r0, #5
 80023b6:	f002 fa01 	bl	80047bc <HAL_Delay>
				HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, EndEffectorDataReadBack, 1, HAL_MAX_DELAY);
 80023ba:	f04f 33ff 	mov.w	r3, #4294967295
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	2301      	movs	r3, #1
 80023c2:	4a0c      	ldr	r2, [pc, #48]	; (80023f4 <EndEffectorWrite+0x2e0>)
 80023c4:	212a      	movs	r1, #42	; 0x2a
 80023c6:	480c      	ldr	r0, [pc, #48]	; (80023f8 <EndEffectorWrite+0x2e4>)
 80023c8:	f003 ff5c 	bl	8006284 <HAL_I2C_Master_Receive>
				EndEffectorWriteFlag = 0;
 80023cc:	4b0c      	ldr	r3, [pc, #48]	; (8002400 <EndEffectorWrite+0x2ec>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	701a      	strb	r2, [r3, #0]
			}
		break;
 80023d2:	e031      	b.n	8002438 <EndEffectorWrite+0x324>
		break;
 80023d4:	bf00      	nop
 80023d6:	e030      	b.n	800243a <EndEffectorWrite+0x326>
		break;
 80023d8:	bf00      	nop
 80023da:	e02e      	b.n	800243a <EndEffectorWrite+0x326>
		break;
 80023dc:	bf00      	nop
 80023de:	e02c      	b.n	800243a <EndEffectorWrite+0x326>
		break;
 80023e0:	bf00      	nop
 80023e2:	e02a      	b.n	800243a <EndEffectorWrite+0x326>
		break;
 80023e4:	bf00      	nop
 80023e6:	e028      	b.n	800243a <EndEffectorWrite+0x326>
		break;
 80023e8:	bf00      	nop
 80023ea:	e026      	b.n	800243a <EndEffectorWrite+0x326>
		break;
 80023ec:	bf00      	nop
 80023ee:	e024      	b.n	800243a <EndEffectorWrite+0x326>
 80023f0:	20000e4c 	.word	0x20000e4c
 80023f4:	200008cc 	.word	0x200008cc
 80023f8:	20000378 	.word	0x20000378
 80023fc:	200008d0 	.word	0x200008d0
 8002400:	200008c8 	.word	0x200008c8
 8002404:	2000021c 	.word	0x2000021c
 8002408:	20000228 	.word	0x20000228
 800240c:	2000022c 	.word	0x2000022c
 8002410:	20000230 	.word	0x20000230
 8002414:	20000238 	.word	0x20000238
 8002418:	20000db0 	.word	0x20000db0
 800241c:	20000200 	.word	0x20000200
 8002420:	2000023c 	.word	0x2000023c
 8002424:	20000734 	.word	0x20000734
 8002428:	20000234 	.word	0x20000234
 800242c:	20000220 	.word	0x20000220
 8002430:	20000224 	.word	0x20000224
		break;
 8002434:	bf00      	nop
 8002436:	e000      	b.n	800243a <EndEffectorWrite+0x326>
		break;
 8002438:	bf00      	nop
	}
}
 800243a:	bf00      	nop
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <VelocityApprox>:

void VelocityApprox()
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
	static int16_t lastposition = 0;
	velocity = (position - lastposition)/0.001; //pulse/s
 8002444:	4b12      	ldr	r3, [pc, #72]	; (8002490 <VelocityApprox+0x50>)
 8002446:	f9b3 3000 	ldrsh.w	r3, [r3]
 800244a:	461a      	mov	r2, r3
 800244c:	4b11      	ldr	r3, [pc, #68]	; (8002494 <VelocityApprox+0x54>)
 800244e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	4618      	mov	r0, r3
 8002456:	f7fe f811 	bl	800047c <__aeabi_i2d>
 800245a:	a30b      	add	r3, pc, #44	; (adr r3, 8002488 <VelocityApprox+0x48>)
 800245c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002460:	f7fe f9a0 	bl	80007a4 <__aeabi_ddiv>
 8002464:	4602      	mov	r2, r0
 8002466:	460b      	mov	r3, r1
 8002468:	4610      	mov	r0, r2
 800246a:	4619      	mov	r1, r3
 800246c:	f7fe fb40 	bl	8000af0 <__aeabi_d2f>
 8002470:	4603      	mov	r3, r0
 8002472:	4a09      	ldr	r2, [pc, #36]	; (8002498 <VelocityApprox+0x58>)
 8002474:	6013      	str	r3, [r2, #0]
	lastposition = position;
 8002476:	4b06      	ldr	r3, [pc, #24]	; (8002490 <VelocityApprox+0x50>)
 8002478:	f9b3 2000 	ldrsh.w	r2, [r3]
 800247c:	4b05      	ldr	r3, [pc, #20]	; (8002494 <VelocityApprox+0x54>)
 800247e:	801a      	strh	r2, [r3, #0]
}
 8002480:	bf00      	nop
 8002482:	bd80      	pop	{r7, pc}
 8002484:	f3af 8000 	nop.w
 8002488:	d2f1a9fc 	.word	0xd2f1a9fc
 800248c:	3f50624d 	.word	0x3f50624d
 8002490:	2000077c 	.word	0x2000077c
 8002494:	20000e50 	.word	0x20000e50
 8002498:	20000798 	.word	0x20000798

0800249c <AccelerationApprox>:

void AccelerationApprox()
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
	static float LastVelo = 0;
	Accel = (velocity - LastVelo);	//pulse/s^2
 80024a0:	4b09      	ldr	r3, [pc, #36]	; (80024c8 <AccelerationApprox+0x2c>)
 80024a2:	ed93 7a00 	vldr	s14, [r3]
 80024a6:	4b09      	ldr	r3, [pc, #36]	; (80024cc <AccelerationApprox+0x30>)
 80024a8:	edd3 7a00 	vldr	s15, [r3]
 80024ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024b0:	4b07      	ldr	r3, [pc, #28]	; (80024d0 <AccelerationApprox+0x34>)
 80024b2:	edc3 7a00 	vstr	s15, [r3]
	LastVelo = velocity;
 80024b6:	4b04      	ldr	r3, [pc, #16]	; (80024c8 <AccelerationApprox+0x2c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a04      	ldr	r2, [pc, #16]	; (80024cc <AccelerationApprox+0x30>)
 80024bc:	6013      	str	r3, [r2, #0]

}
 80024be:	bf00      	nop
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	20000798 	.word	0x20000798
 80024cc:	20000e54 	.word	0x20000e54
 80024d0:	2000079c 	.word	0x2000079c
 80024d4:	00000000 	.word	0x00000000

080024d8 <Routine>:

void Routine()
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
	Yactualposition = position*0.045;	//mm
 80024dc:	4b24      	ldr	r3, [pc, #144]	; (8002570 <Routine+0x98>)
 80024de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fd ffca 	bl	800047c <__aeabi_i2d>
 80024e8:	a31f      	add	r3, pc, #124	; (adr r3, 8002568 <Routine+0x90>)
 80024ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ee:	f7fe f82f 	bl	8000550 <__aeabi_dmul>
 80024f2:	4602      	mov	r2, r0
 80024f4:	460b      	mov	r3, r1
 80024f6:	4610      	mov	r0, r2
 80024f8:	4619      	mov	r1, r3
 80024fa:	f7fe fad9 	bl	8000ab0 <__aeabi_d2uiz>
 80024fe:	4603      	mov	r3, r0
 8002500:	b29a      	uxth	r2, r3
 8002502:	4b1c      	ldr	r3, [pc, #112]	; (8002574 <Routine+0x9c>)
 8002504:	801a      	strh	r2, [r3, #0]
	registerFrame[17].U16 = Yactualposition;	//mm		//Y Actual Position
 8002506:	4b1b      	ldr	r3, [pc, #108]	; (8002574 <Routine+0x9c>)
 8002508:	881a      	ldrh	r2, [r3, #0]
 800250a:	4b1b      	ldr	r3, [pc, #108]	; (8002578 <Routine+0xa0>)
 800250c:	845a      	strh	r2, [r3, #34]	; 0x22
	registerFrame[18].U16 = velocity*0.045; //mm/s		//Y Actual Speed
 800250e:	4b1b      	ldr	r3, [pc, #108]	; (800257c <Routine+0xa4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4618      	mov	r0, r3
 8002514:	f7fd ffc4 	bl	80004a0 <__aeabi_f2d>
 8002518:	a313      	add	r3, pc, #76	; (adr r3, 8002568 <Routine+0x90>)
 800251a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800251e:	f7fe f817 	bl	8000550 <__aeabi_dmul>
 8002522:	4602      	mov	r2, r0
 8002524:	460b      	mov	r3, r1
 8002526:	4610      	mov	r0, r2
 8002528:	4619      	mov	r1, r3
 800252a:	f7fe fac1 	bl	8000ab0 <__aeabi_d2uiz>
 800252e:	4603      	mov	r3, r0
 8002530:	b29a      	uxth	r2, r3
 8002532:	4b11      	ldr	r3, [pc, #68]	; (8002578 <Routine+0xa0>)
 8002534:	849a      	strh	r2, [r3, #36]	; 0x24
	registerFrame[19].U16 = Accel*0.045; 	//mm/s^2	//Y Actual Acceleration
 8002536:	4b12      	ldr	r3, [pc, #72]	; (8002580 <Routine+0xa8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4618      	mov	r0, r3
 800253c:	f7fd ffb0 	bl	80004a0 <__aeabi_f2d>
 8002540:	a309      	add	r3, pc, #36	; (adr r3, 8002568 <Routine+0x90>)
 8002542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002546:	f7fe f803 	bl	8000550 <__aeabi_dmul>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4610      	mov	r0, r2
 8002550:	4619      	mov	r1, r3
 8002552:	f7fe faad 	bl	8000ab0 <__aeabi_d2uiz>
 8002556:	4603      	mov	r3, r0
 8002558:	b29a      	uxth	r2, r3
 800255a:	4b07      	ldr	r3, [pc, #28]	; (8002578 <Routine+0xa0>)
 800255c:	84da      	strh	r2, [r3, #38]	; 0x26
}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	f3af 8000 	nop.w
 8002568:	70a3d70a 	.word	0x70a3d70a
 800256c:	3fa70a3d 	.word	0x3fa70a3d
 8002570:	2000077c 	.word	0x2000077c
 8002574:	2000077e 	.word	0x2000077e
 8002578:	20000db0 	.word	0x20000db0
 800257c:	20000798 	.word	0x20000798
 8002580:	2000079c 	.word	0x2000079c

08002584 <PIDcal>:

float PIDcal()
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
	//position control
	errorposition = setposition - position;
 8002588:	4b28      	ldr	r3, [pc, #160]	; (800262c <PIDcal+0xa8>)
 800258a:	ed93 7a00 	vldr	s14, [r3]
 800258e:	4b28      	ldr	r3, [pc, #160]	; (8002630 <PIDcal+0xac>)
 8002590:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002594:	ee07 3a90 	vmov	s15, r3
 8002598:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800259c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025a0:	4b24      	ldr	r3, [pc, #144]	; (8002634 <PIDcal+0xb0>)
 80025a2:	edc3 7a00 	vstr	s15, [r3]

	integral_p = integral_p + errorposition;
 80025a6:	4b24      	ldr	r3, [pc, #144]	; (8002638 <PIDcal+0xb4>)
 80025a8:	ed93 7a00 	vldr	s14, [r3]
 80025ac:	4b21      	ldr	r3, [pc, #132]	; (8002634 <PIDcal+0xb0>)
 80025ae:	edd3 7a00 	vldr	s15, [r3]
 80025b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025b6:	4b20      	ldr	r3, [pc, #128]	; (8002638 <PIDcal+0xb4>)
 80025b8:	edc3 7a00 	vstr	s15, [r3]
	derivative_p = errorposition - pre_errorposition;
 80025bc:	4b1d      	ldr	r3, [pc, #116]	; (8002634 <PIDcal+0xb0>)
 80025be:	ed93 7a00 	vldr	s14, [r3]
 80025c2:	4b1e      	ldr	r3, [pc, #120]	; (800263c <PIDcal+0xb8>)
 80025c4:	edd3 7a00 	vldr	s15, [r3]
 80025c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025cc:	4b1c      	ldr	r3, [pc, #112]	; (8002640 <PIDcal+0xbc>)
 80025ce:	edc3 7a00 	vstr	s15, [r3]
	u_position = Kp_p*errorposition + Ki_p*integral_p + Kd_p*derivative_p;
 80025d2:	4b1c      	ldr	r3, [pc, #112]	; (8002644 <PIDcal+0xc0>)
 80025d4:	ed93 7a00 	vldr	s14, [r3]
 80025d8:	4b16      	ldr	r3, [pc, #88]	; (8002634 <PIDcal+0xb0>)
 80025da:	edd3 7a00 	vldr	s15, [r3]
 80025de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025e2:	4b19      	ldr	r3, [pc, #100]	; (8002648 <PIDcal+0xc4>)
 80025e4:	edd3 6a00 	vldr	s13, [r3]
 80025e8:	4b13      	ldr	r3, [pc, #76]	; (8002638 <PIDcal+0xb4>)
 80025ea:	edd3 7a00 	vldr	s15, [r3]
 80025ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025f6:	4b15      	ldr	r3, [pc, #84]	; (800264c <PIDcal+0xc8>)
 80025f8:	edd3 6a00 	vldr	s13, [r3]
 80025fc:	4b10      	ldr	r3, [pc, #64]	; (8002640 <PIDcal+0xbc>)
 80025fe:	edd3 7a00 	vldr	s15, [r3]
 8002602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002606:	ee77 7a27 	vadd.f32	s15, s14, s15
 800260a:	4b11      	ldr	r3, [pc, #68]	; (8002650 <PIDcal+0xcc>)
 800260c:	edc3 7a00 	vstr	s15, [r3]

	pre_errorposition = errorposition;
 8002610:	4b08      	ldr	r3, [pc, #32]	; (8002634 <PIDcal+0xb0>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a09      	ldr	r2, [pc, #36]	; (800263c <PIDcal+0xb8>)
 8002616:	6013      	str	r3, [r2, #0]
//	duty = Kp_v*errorvelocity + Ki_v*integral_v + Kd_v*derivative_v;
//
//	pre_errorvelocity = errorvelocity;

//	return duty;
	return u_position;
 8002618:	4b0d      	ldr	r3, [pc, #52]	; (8002650 <PIDcal+0xcc>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	ee07 3a90 	vmov	s15, r3
}
 8002620:	eeb0 0a67 	vmov.f32	s0, s15
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	20000780 	.word	0x20000780
 8002630:	2000077c 	.word	0x2000077c
 8002634:	20000784 	.word	0x20000784
 8002638:	20000790 	.word	0x20000790
 800263c:	2000078c 	.word	0x2000078c
 8002640:	20000794 	.word	0x20000794
 8002644:	20000214 	.word	0x20000214
 8002648:	200007a8 	.word	0x200007a8
 800264c:	200007ac 	.word	0x200007ac
 8002650:	20000788 	.word	0x20000788

08002654 <JoystickPinUpdate>:

void JoystickPinUpdate()
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
	  GetPositionButton.current = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6);
 8002658:	2140      	movs	r1, #64	; 0x40
 800265a:	4845      	ldr	r0, [pc, #276]	; (8002770 <JoystickPinUpdate+0x11c>)
 800265c:	f003 fb86 	bl	8005d6c <HAL_GPIO_ReadPin>
 8002660:	4603      	mov	r3, r0
 8002662:	461a      	mov	r2, r3
 8002664:	4b43      	ldr	r3, [pc, #268]	; (8002774 <JoystickPinUpdate+0x120>)
 8002666:	605a      	str	r2, [r3, #4]
	  if (GetPositionButton.last == 1 && GetPositionButton.current == 0)
 8002668:	4b42      	ldr	r3, [pc, #264]	; (8002774 <JoystickPinUpdate+0x120>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d107      	bne.n	8002680 <JoystickPinUpdate+0x2c>
 8002670:	4b40      	ldr	r3, [pc, #256]	; (8002774 <JoystickPinUpdate+0x120>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d103      	bne.n	8002680 <JoystickPinUpdate+0x2c>
	  {
		  GetPositionButton.flag = 1;
 8002678:	4b3e      	ldr	r3, [pc, #248]	; (8002774 <JoystickPinUpdate+0x120>)
 800267a:	2201      	movs	r2, #1
 800267c:	609a      	str	r2, [r3, #8]
 800267e:	e002      	b.n	8002686 <JoystickPinUpdate+0x32>
	  }
	  else
	  {
		  GetPositionButton.flag = 0;
 8002680:	4b3c      	ldr	r3, [pc, #240]	; (8002774 <JoystickPinUpdate+0x120>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
	  }
	  GetPositionButton.last = GetPositionButton.current;
 8002686:	4b3b      	ldr	r3, [pc, #236]	; (8002774 <JoystickPinUpdate+0x120>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	4a3a      	ldr	r2, [pc, #232]	; (8002774 <JoystickPinUpdate+0x120>)
 800268c:	6013      	str	r3, [r2, #0]

	  ResetButton.current = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5);
 800268e:	2120      	movs	r1, #32
 8002690:	4839      	ldr	r0, [pc, #228]	; (8002778 <JoystickPinUpdate+0x124>)
 8002692:	f003 fb6b 	bl	8005d6c <HAL_GPIO_ReadPin>
 8002696:	4603      	mov	r3, r0
 8002698:	461a      	mov	r2, r3
 800269a:	4b38      	ldr	r3, [pc, #224]	; (800277c <JoystickPinUpdate+0x128>)
 800269c:	605a      	str	r2, [r3, #4]
	  if (ResetButton.last == 1 && ResetButton.current == 0)
 800269e:	4b37      	ldr	r3, [pc, #220]	; (800277c <JoystickPinUpdate+0x128>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d107      	bne.n	80026b6 <JoystickPinUpdate+0x62>
 80026a6:	4b35      	ldr	r3, [pc, #212]	; (800277c <JoystickPinUpdate+0x128>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d103      	bne.n	80026b6 <JoystickPinUpdate+0x62>
	  {
		ResetButton.flag = 1;
 80026ae:	4b33      	ldr	r3, [pc, #204]	; (800277c <JoystickPinUpdate+0x128>)
 80026b0:	2201      	movs	r2, #1
 80026b2:	609a      	str	r2, [r3, #8]
 80026b4:	e002      	b.n	80026bc <JoystickPinUpdate+0x68>
	  }
	  else
	  {
		  ResetButton.flag = 0;
 80026b6:	4b31      	ldr	r3, [pc, #196]	; (800277c <JoystickPinUpdate+0x128>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	609a      	str	r2, [r3, #8]
	  }
	  ResetButton.last = ResetButton.current;
 80026bc:	4b2f      	ldr	r3, [pc, #188]	; (800277c <JoystickPinUpdate+0x128>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	4a2e      	ldr	r2, [pc, #184]	; (800277c <JoystickPinUpdate+0x128>)
 80026c2:	6013      	str	r3, [r2, #0]

	  FineButton.current = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 80026c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026c8:	482b      	ldr	r0, [pc, #172]	; (8002778 <JoystickPinUpdate+0x124>)
 80026ca:	f003 fb4f 	bl	8005d6c <HAL_GPIO_ReadPin>
 80026ce:	4603      	mov	r3, r0
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b2b      	ldr	r3, [pc, #172]	; (8002780 <JoystickPinUpdate+0x12c>)
 80026d4:	605a      	str	r2, [r3, #4]
	  if (FineButton.last == 1 && FineButton.current == 0)
 80026d6:	4b2a      	ldr	r3, [pc, #168]	; (8002780 <JoystickPinUpdate+0x12c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d107      	bne.n	80026ee <JoystickPinUpdate+0x9a>
 80026de:	4b28      	ldr	r3, [pc, #160]	; (8002780 <JoystickPinUpdate+0x12c>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d103      	bne.n	80026ee <JoystickPinUpdate+0x9a>
	  {
		  FineButton.flag = 1;
 80026e6:	4b26      	ldr	r3, [pc, #152]	; (8002780 <JoystickPinUpdate+0x12c>)
 80026e8:	2201      	movs	r2, #1
 80026ea:	609a      	str	r2, [r3, #8]
 80026ec:	e002      	b.n	80026f4 <JoystickPinUpdate+0xa0>
	  }
	  else
	  {
		  FineButton.flag = 0;
 80026ee:	4b24      	ldr	r3, [pc, #144]	; (8002780 <JoystickPinUpdate+0x12c>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	609a      	str	r2, [r3, #8]
	  }
	  FineButton.last = FineButton.current;
 80026f4:	4b22      	ldr	r3, [pc, #136]	; (8002780 <JoystickPinUpdate+0x12c>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	4a21      	ldr	r2, [pc, #132]	; (8002780 <JoystickPinUpdate+0x12c>)
 80026fa:	6013      	str	r3, [r2, #0]

	  RoughButton.current = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 80026fc:	2120      	movs	r1, #32
 80026fe:	481c      	ldr	r0, [pc, #112]	; (8002770 <JoystickPinUpdate+0x11c>)
 8002700:	f003 fb34 	bl	8005d6c <HAL_GPIO_ReadPin>
 8002704:	4603      	mov	r3, r0
 8002706:	461a      	mov	r2, r3
 8002708:	4b1e      	ldr	r3, [pc, #120]	; (8002784 <JoystickPinUpdate+0x130>)
 800270a:	605a      	str	r2, [r3, #4]
	  if (RoughButton.last == 1 && RoughButton.current == 0)
 800270c:	4b1d      	ldr	r3, [pc, #116]	; (8002784 <JoystickPinUpdate+0x130>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d107      	bne.n	8002724 <JoystickPinUpdate+0xd0>
 8002714:	4b1b      	ldr	r3, [pc, #108]	; (8002784 <JoystickPinUpdate+0x130>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d103      	bne.n	8002724 <JoystickPinUpdate+0xd0>
	  {
		  RoughButton.flag = 1;
 800271c:	4b19      	ldr	r3, [pc, #100]	; (8002784 <JoystickPinUpdate+0x130>)
 800271e:	2201      	movs	r2, #1
 8002720:	609a      	str	r2, [r3, #8]
 8002722:	e002      	b.n	800272a <JoystickPinUpdate+0xd6>
	  }
	  else
	  {
		  RoughButton.flag = 0;
 8002724:	4b17      	ldr	r3, [pc, #92]	; (8002784 <JoystickPinUpdate+0x130>)
 8002726:	2200      	movs	r2, #0
 8002728:	609a      	str	r2, [r3, #8]
	  }
	  RoughButton.last = RoughButton.current;
 800272a:	4b16      	ldr	r3, [pc, #88]	; (8002784 <JoystickPinUpdate+0x130>)
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	4a15      	ldr	r2, [pc, #84]	; (8002784 <JoystickPinUpdate+0x130>)
 8002730:	6013      	str	r3, [r2, #0]

	  HomingButton.current = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 8002732:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002736:	480e      	ldr	r0, [pc, #56]	; (8002770 <JoystickPinUpdate+0x11c>)
 8002738:	f003 fb18 	bl	8005d6c <HAL_GPIO_ReadPin>
 800273c:	4603      	mov	r3, r0
 800273e:	461a      	mov	r2, r3
 8002740:	4b11      	ldr	r3, [pc, #68]	; (8002788 <JoystickPinUpdate+0x134>)
 8002742:	605a      	str	r2, [r3, #4]
	  if (HomingButton.last == 1 && HomingButton.current == 0)
 8002744:	4b10      	ldr	r3, [pc, #64]	; (8002788 <JoystickPinUpdate+0x134>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d107      	bne.n	800275c <JoystickPinUpdate+0x108>
 800274c:	4b0e      	ldr	r3, [pc, #56]	; (8002788 <JoystickPinUpdate+0x134>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d103      	bne.n	800275c <JoystickPinUpdate+0x108>
	  {
		  HomingButton.flag = 1;
 8002754:	4b0c      	ldr	r3, [pc, #48]	; (8002788 <JoystickPinUpdate+0x134>)
 8002756:	2201      	movs	r2, #1
 8002758:	609a      	str	r2, [r3, #8]
 800275a:	e002      	b.n	8002762 <JoystickPinUpdate+0x10e>
	  }
	  else
	  {
		  HomingButton.flag = 0;
 800275c:	4b0a      	ldr	r3, [pc, #40]	; (8002788 <JoystickPinUpdate+0x134>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
	  }
	  HomingButton.last = HomingButton.current;
 8002762:	4b09      	ldr	r3, [pc, #36]	; (8002788 <JoystickPinUpdate+0x134>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	4a08      	ldr	r2, [pc, #32]	; (8002788 <JoystickPinUpdate+0x134>)
 8002768:	6013      	str	r3, [r2, #0]
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40020400 	.word	0x40020400
 8002774:	20000880 	.word	0x20000880
 8002778:	40020000 	.word	0x40020000
 800277c:	2000088c 	.word	0x2000088c
 8002780:	20000898 	.word	0x20000898
 8002784:	200008a4 	.word	0x200008a4
 8002788:	200008b0 	.word	0x200008b0

0800278c <JoystickControl>:

void JoystickControl()
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
	if(RoughButton.flag == 1)
 8002790:	4b5c      	ldr	r3, [pc, #368]	; (8002904 <JoystickControl+0x178>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d106      	bne.n	80027a6 <JoystickControl+0x1a>
	{
		JoySpeed = 0;
 8002798:	4b5b      	ldr	r3, [pc, #364]	; (8002908 <JoystickControl+0x17c>)
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
		RoughButton.flag = 0;
 800279e:	4b59      	ldr	r3, [pc, #356]	; (8002904 <JoystickControl+0x178>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	e014      	b.n	80027d0 <JoystickControl+0x44>
	}
	else if(FineButton.flag == 1)
 80027a6:	4b59      	ldr	r3, [pc, #356]	; (800290c <JoystickControl+0x180>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d106      	bne.n	80027bc <JoystickControl+0x30>
	{
		JoySpeed = 1;
 80027ae:	4b56      	ldr	r3, [pc, #344]	; (8002908 <JoystickControl+0x17c>)
 80027b0:	2201      	movs	r2, #1
 80027b2:	601a      	str	r2, [r3, #0]
		FineButton.flag = 0;
 80027b4:	4b55      	ldr	r3, [pc, #340]	; (800290c <JoystickControl+0x180>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	609a      	str	r2, [r3, #8]
 80027ba:	e009      	b.n	80027d0 <JoystickControl+0x44>
	}
	else if(HomingButton.flag == 1)
 80027bc:	4b54      	ldr	r3, [pc, #336]	; (8002910 <JoystickControl+0x184>)
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d105      	bne.n	80027d0 <JoystickControl+0x44>
	{
		JoySpeed = 2;
 80027c4:	4b50      	ldr	r3, [pc, #320]	; (8002908 <JoystickControl+0x17c>)
 80027c6:	2202      	movs	r2, #2
 80027c8:	601a      	str	r2, [r3, #0]
		HomingButton.flag = 0;
 80027ca:	4b51      	ldr	r3, [pc, #324]	; (8002910 <JoystickControl+0x184>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	609a      	str	r2, [r3, #8]
	}

	switch(JoySpeed)
 80027d0:	4b4d      	ldr	r3, [pc, #308]	; (8002908 <JoystickControl+0x17c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	f000 8088 	beq.w	80028ea <JoystickControl+0x15e>
 80027da:	2b02      	cmp	r3, #2
 80027dc:	f300 8090 	bgt.w	8002900 <JoystickControl+0x174>
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d002      	beq.n	80027ea <JoystickControl+0x5e>
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d041      	beq.n	800286c <JoystickControl+0xe0>
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,200);
		Homing();
		break;
	}
}
 80027e8:	e08a      	b.n	8002900 <JoystickControl+0x174>
		if(XYSwitch[1] > 2150)
 80027ea:	4b4a      	ldr	r3, [pc, #296]	; (8002914 <JoystickControl+0x188>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f640 0266 	movw	r2, #2150	; 0x866
 80027f2:	4293      	cmp	r3, r2
 80027f4:	dd09      	ble.n	800280a <JoystickControl+0x7e>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 80027f6:	4b48      	ldr	r3, [pc, #288]	; (8002918 <JoystickControl+0x18c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2200      	movs	r2, #0
 80027fc:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,400);
 80027fe:	4b46      	ldr	r3, [pc, #280]	; (8002918 <JoystickControl+0x18c>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002806:	635a      	str	r2, [r3, #52]	; 0x34
 8002808:	e016      	b.n	8002838 <JoystickControl+0xac>
		else if(XYSwitch[1] < 2000)
 800280a:	4b42      	ldr	r3, [pc, #264]	; (8002914 <JoystickControl+0x188>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002812:	da09      	bge.n	8002828 <JoystickControl+0x9c>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,400);
 8002814:	4b40      	ldr	r3, [pc, #256]	; (8002918 <JoystickControl+0x18c>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800281c:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 800281e:	4b3e      	ldr	r3, [pc, #248]	; (8002918 <JoystickControl+0x18c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2200      	movs	r2, #0
 8002824:	635a      	str	r2, [r3, #52]	; 0x34
 8002826:	e007      	b.n	8002838 <JoystickControl+0xac>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8002828:	4b3b      	ldr	r3, [pc, #236]	; (8002918 <JoystickControl+0x18c>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2200      	movs	r2, #0
 800282e:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 8002830:	4b39      	ldr	r3, [pc, #228]	; (8002918 <JoystickControl+0x18c>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2200      	movs	r2, #0
 8002836:	635a      	str	r2, [r3, #52]	; 0x34
		if(XYSwitch[0] > 2150)
 8002838:	4b36      	ldr	r3, [pc, #216]	; (8002914 <JoystickControl+0x188>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f640 0266 	movw	r2, #2150	; 0x866
 8002840:	4293      	cmp	r3, r2
 8002842:	dd04      	ble.n	800284e <JoystickControl+0xc2>
			registerFrame[64].U16 = 4; //X Moving Status: Jog Left
 8002844:	4b35      	ldr	r3, [pc, #212]	; (800291c <JoystickControl+0x190>)
 8002846:	2204      	movs	r2, #4
 8002848:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 800284c:	e058      	b.n	8002900 <JoystickControl+0x174>
		else if(XYSwitch[0] < 2000)
 800284e:	4b31      	ldr	r3, [pc, #196]	; (8002914 <JoystickControl+0x188>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002856:	da04      	bge.n	8002862 <JoystickControl+0xd6>
			registerFrame[64].U16 = 8; //X Moving Status: Jog Right
 8002858:	4b30      	ldr	r3, [pc, #192]	; (800291c <JoystickControl+0x190>)
 800285a:	2208      	movs	r2, #8
 800285c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 8002860:	e04e      	b.n	8002900 <JoystickControl+0x174>
			registerFrame[64].U16 = 0; //X Moving Status: Stop
 8002862:	4b2e      	ldr	r3, [pc, #184]	; (800291c <JoystickControl+0x190>)
 8002864:	2200      	movs	r2, #0
 8002866:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 800286a:	e049      	b.n	8002900 <JoystickControl+0x174>
		if(XYSwitch[1] > 2150)
 800286c:	4b29      	ldr	r3, [pc, #164]	; (8002914 <JoystickControl+0x188>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f640 0266 	movw	r2, #2150	; 0x866
 8002874:	4293      	cmp	r3, r2
 8002876:	dd08      	ble.n	800288a <JoystickControl+0xfe>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 8002878:	4b27      	ldr	r3, [pc, #156]	; (8002918 <JoystickControl+0x18c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2200      	movs	r2, #0
 800287e:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,200);
 8002880:	4b25      	ldr	r3, [pc, #148]	; (8002918 <JoystickControl+0x18c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	22c8      	movs	r2, #200	; 0xc8
 8002886:	635a      	str	r2, [r3, #52]	; 0x34
 8002888:	e015      	b.n	80028b6 <JoystickControl+0x12a>
		else if(XYSwitch[1] < 2000)
 800288a:	4b22      	ldr	r3, [pc, #136]	; (8002914 <JoystickControl+0x188>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002892:	da08      	bge.n	80028a6 <JoystickControl+0x11a>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,200);
 8002894:	4b20      	ldr	r3, [pc, #128]	; (8002918 <JoystickControl+0x18c>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	22c8      	movs	r2, #200	; 0xc8
 800289a:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 800289c:	4b1e      	ldr	r3, [pc, #120]	; (8002918 <JoystickControl+0x18c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2200      	movs	r2, #0
 80028a2:	635a      	str	r2, [r3, #52]	; 0x34
 80028a4:	e007      	b.n	80028b6 <JoystickControl+0x12a>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 80028a6:	4b1c      	ldr	r3, [pc, #112]	; (8002918 <JoystickControl+0x18c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2200      	movs	r2, #0
 80028ac:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 80028ae:	4b1a      	ldr	r3, [pc, #104]	; (8002918 <JoystickControl+0x18c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2200      	movs	r2, #0
 80028b4:	635a      	str	r2, [r3, #52]	; 0x34
		if(XYSwitch[0] > 2150)
 80028b6:	4b17      	ldr	r3, [pc, #92]	; (8002914 <JoystickControl+0x188>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f640 0266 	movw	r2, #2150	; 0x866
 80028be:	4293      	cmp	r3, r2
 80028c0:	dd04      	ble.n	80028cc <JoystickControl+0x140>
			registerFrame[64].U16 = 4; //X Moving Status: Jog Left
 80028c2:	4b16      	ldr	r3, [pc, #88]	; (800291c <JoystickControl+0x190>)
 80028c4:	2204      	movs	r2, #4
 80028c6:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 80028ca:	e019      	b.n	8002900 <JoystickControl+0x174>
		else if(XYSwitch[0] < 2000)
 80028cc:	4b11      	ldr	r3, [pc, #68]	; (8002914 <JoystickControl+0x188>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80028d4:	da04      	bge.n	80028e0 <JoystickControl+0x154>
			registerFrame[64].U16 = 8; //X Moving Status: Jog Right
 80028d6:	4b11      	ldr	r3, [pc, #68]	; (800291c <JoystickControl+0x190>)
 80028d8:	2208      	movs	r2, #8
 80028da:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 80028de:	e00f      	b.n	8002900 <JoystickControl+0x174>
			registerFrame[64].U16 = 0; //X Moving Status: Stop
 80028e0:	4b0e      	ldr	r3, [pc, #56]	; (800291c <JoystickControl+0x190>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		break;
 80028e8:	e00a      	b.n	8002900 <JoystickControl+0x174>
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 80028ea:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <JoystickControl+0x18c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2200      	movs	r2, #0
 80028f0:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,200);
 80028f2:	4b09      	ldr	r3, [pc, #36]	; (8002918 <JoystickControl+0x18c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	22c8      	movs	r2, #200	; 0xc8
 80028f8:	635a      	str	r2, [r3, #52]	; 0x34
		Homing();
 80028fa:	f7ff fbe1 	bl	80020c0 <Homing>
		break;
 80028fe:	bf00      	nop
}
 8002900:	bf00      	nop
 8002902:	bd80      	pop	{r7, pc}
 8002904:	200008a4 	.word	0x200008a4
 8002908:	200008c4 	.word	0x200008c4
 800290c:	20000898 	.word	0x20000898
 8002910:	200008b0 	.word	0x200008b0
 8002914:	200008bc 	.word	0x200008bc
 8002918:	200003cc 	.word	0x200003cc
 800291c:	20000db0 	.word	0x20000db0

08002920 <JoystickLocationState>:

void JoystickLocationState()
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
	if(registerFrame[1].U16 == 1)	//Base System Status: Set Pick Tray
 8002924:	4b46      	ldr	r3, [pc, #280]	; (8002a40 <JoystickLocationState+0x120>)
 8002926:	885b      	ldrh	r3, [r3, #2]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d112      	bne.n	8002952 <JoystickLocationState+0x32>
	{
		registerFrame[1].U16 = 0;
 800292c:	4b44      	ldr	r3, [pc, #272]	; (8002a40 <JoystickLocationState+0x120>)
 800292e:	2200      	movs	r2, #0
 8002930:	805a      	strh	r2, [r3, #2]
		registerFrame[16].U16 = 1;	//Y Moving Status: Jog Pick
 8002932:	4b43      	ldr	r3, [pc, #268]	; (8002a40 <JoystickLocationState+0x120>)
 8002934:	2201      	movs	r2, #1
 8002936:	841a      	strh	r2, [r3, #32]
		EndEffectorState = 1;		//TestModeOn
 8002938:	4b42      	ldr	r3, [pc, #264]	; (8002a44 <JoystickLocationState+0x124>)
 800293a:	2201      	movs	r2, #1
 800293c:	601a      	str	r2, [r3, #0]
		registerFrame[2].U16 = 1;	//End Effector Status: Laser On
 800293e:	4b40      	ldr	r3, [pc, #256]	; (8002a40 <JoystickLocationState+0x120>)
 8002940:	2201      	movs	r2, #1
 8002942:	809a      	strh	r2, [r3, #4]
		EndEffectorWriteFlag = 1;
 8002944:	4b40      	ldr	r3, [pc, #256]	; (8002a48 <JoystickLocationState+0x128>)
 8002946:	2201      	movs	r2, #1
 8002948:	701a      	strb	r2, [r3, #0]
		state = 1;					//Go Pick state
 800294a:	4b40      	ldr	r3, [pc, #256]	; (8002a4c <JoystickLocationState+0x12c>)
 800294c:	2201      	movs	r2, #1
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	e015      	b.n	800297e <JoystickLocationState+0x5e>
	}
	else if(registerFrame[1].U16 == 2)	//Base System Status: Set Place Tray
 8002952:	4b3b      	ldr	r3, [pc, #236]	; (8002a40 <JoystickLocationState+0x120>)
 8002954:	885b      	ldrh	r3, [r3, #2]
 8002956:	2b02      	cmp	r3, #2
 8002958:	d111      	bne.n	800297e <JoystickLocationState+0x5e>
	{
		registerFrame[1].U16 = 0;
 800295a:	4b39      	ldr	r3, [pc, #228]	; (8002a40 <JoystickLocationState+0x120>)
 800295c:	2200      	movs	r2, #0
 800295e:	805a      	strh	r2, [r3, #2]
		registerFrame[16].U16 = 2;	//Y Moving Status: Jog Place
 8002960:	4b37      	ldr	r3, [pc, #220]	; (8002a40 <JoystickLocationState+0x120>)
 8002962:	2202      	movs	r2, #2
 8002964:	841a      	strh	r2, [r3, #32]
		EndEffectorState = 1;		//TestModeOn
 8002966:	4b37      	ldr	r3, [pc, #220]	; (8002a44 <JoystickLocationState+0x124>)
 8002968:	2201      	movs	r2, #1
 800296a:	601a      	str	r2, [r3, #0]
		registerFrame[2].U16 = 1;	//Laser On
 800296c:	4b34      	ldr	r3, [pc, #208]	; (8002a40 <JoystickLocationState+0x120>)
 800296e:	2201      	movs	r2, #1
 8002970:	809a      	strh	r2, [r3, #4]
		EndEffectorWriteFlag = 1;
 8002972:	4b35      	ldr	r3, [pc, #212]	; (8002a48 <JoystickLocationState+0x128>)
 8002974:	2201      	movs	r2, #1
 8002976:	701a      	strb	r2, [r3, #0]
		state = 3;					//Go Place state
 8002978:	4b34      	ldr	r3, [pc, #208]	; (8002a4c <JoystickLocationState+0x12c>)
 800297a:	2203      	movs	r2, #3
 800297c:	601a      	str	r2, [r3, #0]
	}
	if(registerFrame[1].U16 == 8)	//Run Tray Mode
 800297e:	4b30      	ldr	r3, [pc, #192]	; (8002a40 <JoystickLocationState+0x120>)
 8002980:	885b      	ldrh	r3, [r3, #2]
 8002982:	2b08      	cmp	r3, #8
 8002984:	d102      	bne.n	800298c <JoystickLocationState+0x6c>
	{
		state = 5;
 8002986:	4b31      	ldr	r3, [pc, #196]	; (8002a4c <JoystickLocationState+0x12c>)
 8002988:	2205      	movs	r2, #5
 800298a:	601a      	str	r2, [r3, #0]
	}


	switch(state)
 800298c:	4b2f      	ldr	r3, [pc, #188]	; (8002a4c <JoystickLocationState+0x12c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	3b01      	subs	r3, #1
 8002992:	2b04      	cmp	r3, #4
 8002994:	f200 860e 	bhi.w	80035b4 <JoystickLocationState+0xc94>
 8002998:	a201      	add	r2, pc, #4	; (adr r2, 80029a0 <JoystickLocationState+0x80>)
 800299a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800299e:	bf00      	nop
 80029a0:	080029b5 	.word	0x080029b5
 80029a4:	08002a61 	.word	0x08002a61
 80029a8:	08002f73 	.word	0x08002f73
 80029ac:	08003051 	.word	0x08003051
 80029b0:	08003557 	.word	0x08003557
	{
	//Get Pick Tray 1st Point
	case 1:
		PickTray.L1[0] = 0;
 80029b4:	4b26      	ldr	r3, [pc, #152]	; (8002a50 <JoystickLocationState+0x130>)
 80029b6:	f04f 0200 	mov.w	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
		PickTray.L2[0] = 0;
 80029bc:	4b24      	ldr	r3, [pc, #144]	; (8002a50 <JoystickLocationState+0x130>)
 80029be:	f04f 0200 	mov.w	r2, #0
 80029c2:	609a      	str	r2, [r3, #8]
		PickTray.L1[1] = 0;
 80029c4:	4b22      	ldr	r3, [pc, #136]	; (8002a50 <JoystickLocationState+0x130>)
 80029c6:	f04f 0200 	mov.w	r2, #0
 80029ca:	605a      	str	r2, [r3, #4]
		PickTray.L2[1] = 0;
 80029cc:	4b20      	ldr	r3, [pc, #128]	; (8002a50 <JoystickLocationState+0x130>)
 80029ce:	f04f 0200 	mov.w	r2, #0
 80029d2:	60da      	str	r2, [r3, #12]
		if (GetPositionButton.flag == 1)
 80029d4:	4b1f      	ldr	r3, [pc, #124]	; (8002a54 <JoystickLocationState+0x134>)
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	f040 85e2 	bne.w	80035a2 <JoystickLocationState+0xc82>
		{
			PickTray.L1[0] = (registerFrame[68].U16)/10; //Pick Tray X Position 1 //mm
 80029de:	4b18      	ldr	r3, [pc, #96]	; (8002a40 <JoystickLocationState+0x120>)
 80029e0:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80029e4:	4a1c      	ldr	r2, [pc, #112]	; (8002a58 <JoystickLocationState+0x138>)
 80029e6:	fba2 2303 	umull	r2, r3, r2, r3
 80029ea:	08db      	lsrs	r3, r3, #3
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	ee07 3a90 	vmov	s15, r3
 80029f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029f6:	4b16      	ldr	r3, [pc, #88]	; (8002a50 <JoystickLocationState+0x130>)
 80029f8:	edc3 7a00 	vstr	s15, [r3]
			PickTray.L1[1] = position*0.045; //Pick Tray Y Position 1 //mm
 80029fc:	4b17      	ldr	r3, [pc, #92]	; (8002a5c <JoystickLocationState+0x13c>)
 80029fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7fd fd3a 	bl	800047c <__aeabi_i2d>
 8002a08:	a30b      	add	r3, pc, #44	; (adr r3, 8002a38 <JoystickLocationState+0x118>)
 8002a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a0e:	f7fd fd9f 	bl	8000550 <__aeabi_dmul>
 8002a12:	4602      	mov	r2, r0
 8002a14:	460b      	mov	r3, r1
 8002a16:	4610      	mov	r0, r2
 8002a18:	4619      	mov	r1, r3
 8002a1a:	f7fe f869 	bl	8000af0 <__aeabi_d2f>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	4a0b      	ldr	r2, [pc, #44]	; (8002a50 <JoystickLocationState+0x130>)
 8002a22:	6053      	str	r3, [r2, #4]
			GetPositionButton.flag = 0;
 8002a24:	4b0b      	ldr	r3, [pc, #44]	; (8002a54 <JoystickLocationState+0x134>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	609a      	str	r2, [r3, #8]
			state = 2;
 8002a2a:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <JoystickLocationState+0x12c>)
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	601a      	str	r2, [r3, #0]
		}
		break;
 8002a30:	f000 bdb7 	b.w	80035a2 <JoystickLocationState+0xc82>
 8002a34:	f3af 8000 	nop.w
 8002a38:	70a3d70a 	.word	0x70a3d70a
 8002a3c:	3fa70a3d 	.word	0x3fa70a3d
 8002a40:	20000db0 	.word	0x20000db0
 8002a44:	200008d0 	.word	0x200008d0
 8002a48:	200008c8 	.word	0x200008c8
 8002a4c:	20000218 	.word	0x20000218
 8002a50:	200007b0 	.word	0x200007b0
 8002a54:	20000880 	.word	0x20000880
 8002a58:	cccccccd 	.word	0xcccccccd
 8002a5c:	2000077c 	.word	0x2000077c

	//Get Pick Tray 2nd Point
	case 2:
		if (GetPositionButton.flag == 1)
 8002a60:	4bd5      	ldr	r3, [pc, #852]	; (8002db8 <JoystickLocationState+0x498>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	f040 8278 	bne.w	8002f5a <JoystickLocationState+0x63a>
		{
			PickTray.L2[0] = (registerFrame[68].U16)/10; //Pick Tray X Position 2 //mm
 8002a6a:	4bd4      	ldr	r3, [pc, #848]	; (8002dbc <JoystickLocationState+0x49c>)
 8002a6c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8002a70:	4ad3      	ldr	r2, [pc, #844]	; (8002dc0 <JoystickLocationState+0x4a0>)
 8002a72:	fba2 2303 	umull	r2, r3, r2, r3
 8002a76:	08db      	lsrs	r3, r3, #3
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	ee07 3a90 	vmov	s15, r3
 8002a7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a82:	4bd0      	ldr	r3, [pc, #832]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002a84:	edc3 7a02 	vstr	s15, [r3, #8]
			PickTray.L2[1] = position*0.045; //Pick Tray Y Position 2 //mm
 8002a88:	4bcf      	ldr	r3, [pc, #828]	; (8002dc8 <JoystickLocationState+0x4a8>)
 8002a8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7fd fcf4 	bl	800047c <__aeabi_i2d>
 8002a94:	a3c6      	add	r3, pc, #792	; (adr r3, 8002db0 <JoystickLocationState+0x490>)
 8002a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a9a:	f7fd fd59 	bl	8000550 <__aeabi_dmul>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f7fe f823 	bl	8000af0 <__aeabi_d2f>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	4ac5      	ldr	r2, [pc, #788]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002aae:	60d3      	str	r3, [r2, #12]
			GetPositionButton.flag = 0;
 8002ab0:	4bc1      	ldr	r3, [pc, #772]	; (8002db8 <JoystickLocationState+0x498>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	609a      	str	r2, [r3, #8]

			cos_Theta = (PickTray.L2[0]-PickTray.L1[0])/60;
 8002ab6:	4bc3      	ldr	r3, [pc, #780]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002ab8:	ed93 7a02 	vldr	s14, [r3, #8]
 8002abc:	4bc1      	ldr	r3, [pc, #772]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002abe:	edd3 7a00 	vldr	s15, [r3]
 8002ac2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ac6:	eddf 6ac1 	vldr	s13, [pc, #772]	; 8002dcc <JoystickLocationState+0x4ac>
 8002aca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ace:	4bc0      	ldr	r3, [pc, #768]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002ad0:	edc3 7a00 	vstr	s15, [r3]
			sin_Theta = (PickTray.L2[1]-PickTray.L1[1])/60;
 8002ad4:	4bbb      	ldr	r3, [pc, #748]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002ad6:	ed93 7a03 	vldr	s14, [r3, #12]
 8002ada:	4bba      	ldr	r3, [pc, #744]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002adc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ae0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ae4:	eddf 6ab9 	vldr	s13, [pc, #740]	; 8002dcc <JoystickLocationState+0x4ac>
 8002ae8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002aec:	4bb9      	ldr	r3, [pc, #740]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002aee:	edc3 7a00 	vstr	s15, [r3]

			PickTray.hole_x[0] = (cos_Theta*10)+(-sin_Theta*-10)+PickTray.L1[0];
 8002af2:	4bb7      	ldr	r3, [pc, #732]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002af4:	edd3 7a00 	vldr	s15, [r3]
 8002af8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002afc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b00:	4bb4      	ldr	r3, [pc, #720]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002b02:	edd3 7a00 	vldr	s15, [r3]
 8002b06:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002b0a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b12:	4bac      	ldr	r3, [pc, #688]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002b14:	edd3 7a00 	vldr	s15, [r3]
 8002b18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b1c:	4ba9      	ldr	r3, [pc, #676]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002b1e:	edc3 7a04 	vstr	s15, [r3, #16]
			PickTray.hole_y[0] = (sin_Theta*10)+(cos_Theta*-10)+PickTray.L1[1];
 8002b22:	4bac      	ldr	r3, [pc, #688]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002b24:	edd3 7a00 	vldr	s15, [r3]
 8002b28:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002b2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b30:	4ba7      	ldr	r3, [pc, #668]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002b32:	edd3 7a00 	vldr	s15, [r3]
 8002b36:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 8002b3a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b42:	4ba0      	ldr	r3, [pc, #640]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002b44:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b4c:	4b9d      	ldr	r3, [pc, #628]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002b4e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

			PickTray.hole_x[1] = (cos_Theta*30)+(-sin_Theta*-10)+PickTray.L1[0];
 8002b52:	4b9f      	ldr	r3, [pc, #636]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002b54:	edd3 7a00 	vldr	s15, [r3]
 8002b58:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002b5c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b60:	4b9c      	ldr	r3, [pc, #624]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002b62:	edd3 7a00 	vldr	s15, [r3]
 8002b66:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002b6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b72:	4b94      	ldr	r3, [pc, #592]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002b74:	edd3 7a00 	vldr	s15, [r3]
 8002b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b7c:	4b91      	ldr	r3, [pc, #580]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002b7e:	edc3 7a05 	vstr	s15, [r3, #20]
			PickTray.hole_y[1] = (sin_Theta*30)+(cos_Theta*-10)+PickTray.L1[1];
 8002b82:	4b94      	ldr	r3, [pc, #592]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002b8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b90:	4b8f      	ldr	r3, [pc, #572]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002b92:	edd3 7a00 	vldr	s15, [r3]
 8002b96:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 8002b9a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ba2:	4b88      	ldr	r3, [pc, #544]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002ba4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ba8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bac:	4b85      	ldr	r3, [pc, #532]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002bae:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

			PickTray.hole_x[2] = (cos_Theta*50)+(-sin_Theta*-10)+PickTray.L1[0];
 8002bb2:	4b87      	ldr	r3, [pc, #540]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002bb4:	edd3 7a00 	vldr	s15, [r3]
 8002bb8:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8002dd8 <JoystickLocationState+0x4b8>
 8002bbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bc0:	4b84      	ldr	r3, [pc, #528]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002bc2:	edd3 7a00 	vldr	s15, [r3]
 8002bc6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002bca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bd2:	4b7c      	ldr	r3, [pc, #496]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002bd4:	edd3 7a00 	vldr	s15, [r3]
 8002bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bdc:	4b79      	ldr	r3, [pc, #484]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002bde:	edc3 7a06 	vstr	s15, [r3, #24]
			PickTray.hole_y[2] = (sin_Theta*50)+(cos_Theta*-10)+PickTray.L1[1];
 8002be2:	4b7c      	ldr	r3, [pc, #496]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002be4:	edd3 7a00 	vldr	s15, [r3]
 8002be8:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8002dd8 <JoystickLocationState+0x4b8>
 8002bec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bf0:	4b77      	ldr	r3, [pc, #476]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002bf2:	edd3 7a00 	vldr	s15, [r3]
 8002bf6:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 8002bfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c02:	4b70      	ldr	r3, [pc, #448]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002c04:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c0c:	4b6d      	ldr	r3, [pc, #436]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002c0e:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

			PickTray.hole_x[3] = (cos_Theta*10)+(-sin_Theta*-25)+PickTray.L1[0];
 8002c12:	4b6f      	ldr	r3, [pc, #444]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002c14:	edd3 7a00 	vldr	s15, [r3]
 8002c18:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002c1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c20:	4b6c      	ldr	r3, [pc, #432]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002c22:	edd3 7a00 	vldr	s15, [r3]
 8002c26:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8002c2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c32:	4b64      	ldr	r3, [pc, #400]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002c34:	edd3 7a00 	vldr	s15, [r3]
 8002c38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c3c:	4b61      	ldr	r3, [pc, #388]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002c3e:	edc3 7a07 	vstr	s15, [r3, #28]
			PickTray.hole_y[3] = (sin_Theta*10)+(cos_Theta*-25)+PickTray.L1[1];
 8002c42:	4b64      	ldr	r3, [pc, #400]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002c44:	edd3 7a00 	vldr	s15, [r3]
 8002c48:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002c4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c50:	4b5f      	ldr	r3, [pc, #380]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002c52:	edd3 7a00 	vldr	s15, [r3]
 8002c56:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 8002c5a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c62:	4b58      	ldr	r3, [pc, #352]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002c64:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c6c:	4b55      	ldr	r3, [pc, #340]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002c6e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

			PickTray.hole_x[4] = (cos_Theta*30)+(-sin_Theta*-25)+PickTray.L1[0];
 8002c72:	4b57      	ldr	r3, [pc, #348]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002c74:	edd3 7a00 	vldr	s15, [r3]
 8002c78:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002c7c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c80:	4b54      	ldr	r3, [pc, #336]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002c82:	edd3 7a00 	vldr	s15, [r3]
 8002c86:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8002c8a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c92:	4b4c      	ldr	r3, [pc, #304]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002c94:	edd3 7a00 	vldr	s15, [r3]
 8002c98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c9c:	4b49      	ldr	r3, [pc, #292]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002c9e:	edc3 7a08 	vstr	s15, [r3, #32]
			PickTray.hole_y[4] = (sin_Theta*30)+(cos_Theta*-25)+PickTray.L1[1];
 8002ca2:	4b4c      	ldr	r3, [pc, #304]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002ca4:	edd3 7a00 	vldr	s15, [r3]
 8002ca8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002cac:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cb0:	4b47      	ldr	r3, [pc, #284]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002cb2:	edd3 7a00 	vldr	s15, [r3]
 8002cb6:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 8002cba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cbe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cc2:	4b40      	ldr	r3, [pc, #256]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002cc4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ccc:	4b3d      	ldr	r3, [pc, #244]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002cce:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

			PickTray.hole_x[5] = (cos_Theta*50)+(-sin_Theta*-25)+PickTray.L1[0];
 8002cd2:	4b3f      	ldr	r3, [pc, #252]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002cd4:	edd3 7a00 	vldr	s15, [r3]
 8002cd8:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8002dd8 <JoystickLocationState+0x4b8>
 8002cdc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ce0:	4b3c      	ldr	r3, [pc, #240]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002ce2:	edd3 7a00 	vldr	s15, [r3]
 8002ce6:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8002cea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002cee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cf2:	4b34      	ldr	r3, [pc, #208]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002cf4:	edd3 7a00 	vldr	s15, [r3]
 8002cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cfc:	4b31      	ldr	r3, [pc, #196]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002cfe:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			PickTray.hole_y[5] = (sin_Theta*50)+(cos_Theta*-25)+PickTray.L1[1];
 8002d02:	4b34      	ldr	r3, [pc, #208]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002d04:	edd3 7a00 	vldr	s15, [r3]
 8002d08:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8002dd8 <JoystickLocationState+0x4b8>
 8002d0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d10:	4b2f      	ldr	r3, [pc, #188]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002d12:	edd3 7a00 	vldr	s15, [r3]
 8002d16:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 8002d1a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d22:	4b28      	ldr	r3, [pc, #160]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002d24:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d2c:	4b25      	ldr	r3, [pc, #148]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002d2e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

			PickTray.hole_x[6] = (cos_Theta*10)+(-sin_Theta*-40)+PickTray.L1[0];
 8002d32:	4b27      	ldr	r3, [pc, #156]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002d34:	edd3 7a00 	vldr	s15, [r3]
 8002d38:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002d3c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d40:	4b24      	ldr	r3, [pc, #144]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002d42:	edd3 7a00 	vldr	s15, [r3]
 8002d46:	eddf 6a25 	vldr	s13, [pc, #148]	; 8002ddc <JoystickLocationState+0x4bc>
 8002d4a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d52:	4b1c      	ldr	r3, [pc, #112]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002d54:	edd3 7a00 	vldr	s15, [r3]
 8002d58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d5c:	4b19      	ldr	r3, [pc, #100]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002d5e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			PickTray.hole_y[6] = (sin_Theta*10)+(cos_Theta*-40)+PickTray.L1[1];
 8002d62:	4b1c      	ldr	r3, [pc, #112]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002d64:	edd3 7a00 	vldr	s15, [r3]
 8002d68:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002d6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d70:	4b17      	ldr	r3, [pc, #92]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002d72:	edd3 7a00 	vldr	s15, [r3]
 8002d76:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8002de0 <JoystickLocationState+0x4c0>
 8002d7a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d82:	4b10      	ldr	r3, [pc, #64]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002d84:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d8c:	4b0d      	ldr	r3, [pc, #52]	; (8002dc4 <JoystickLocationState+0x4a4>)
 8002d8e:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

			PickTray.hole_x[7] = (cos_Theta*30)+(-sin_Theta*-40)+PickTray.L1[0];
 8002d92:	4b0f      	ldr	r3, [pc, #60]	; (8002dd0 <JoystickLocationState+0x4b0>)
 8002d94:	edd3 7a00 	vldr	s15, [r3]
 8002d98:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002d9c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002da0:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <JoystickLocationState+0x4b4>)
 8002da2:	edd3 7a00 	vldr	s15, [r3]
 8002da6:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8002ddc <JoystickLocationState+0x4bc>
 8002daa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dae:	e019      	b.n	8002de4 <JoystickLocationState+0x4c4>
 8002db0:	70a3d70a 	.word	0x70a3d70a
 8002db4:	3fa70a3d 	.word	0x3fa70a3d
 8002db8:	20000880 	.word	0x20000880
 8002dbc:	20000db0 	.word	0x20000db0
 8002dc0:	cccccccd 	.word	0xcccccccd
 8002dc4:	200007b0 	.word	0x200007b0
 8002dc8:	2000077c 	.word	0x2000077c
 8002dcc:	42700000 	.word	0x42700000
 8002dd0:	20000878 	.word	0x20000878
 8002dd4:	2000087c 	.word	0x2000087c
 8002dd8:	42480000 	.word	0x42480000
 8002ddc:	42200000 	.word	0x42200000
 8002de0:	c2200000 	.word	0xc2200000
 8002de4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002de8:	4b8b      	ldr	r3, [pc, #556]	; (8003018 <JoystickLocationState+0x6f8>)
 8002dea:	edd3 7a00 	vldr	s15, [r3]
 8002dee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002df2:	4b89      	ldr	r3, [pc, #548]	; (8003018 <JoystickLocationState+0x6f8>)
 8002df4:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
			PickTray.hole_y[7] = (sin_Theta*30)+(cos_Theta*-40)+PickTray.L1[1];
 8002df8:	4b88      	ldr	r3, [pc, #544]	; (800301c <JoystickLocationState+0x6fc>)
 8002dfa:	edd3 7a00 	vldr	s15, [r3]
 8002dfe:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002e02:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e06:	4b86      	ldr	r3, [pc, #536]	; (8003020 <JoystickLocationState+0x700>)
 8002e08:	edd3 7a00 	vldr	s15, [r3]
 8002e0c:	eddf 6a85 	vldr	s13, [pc, #532]	; 8003024 <JoystickLocationState+0x704>
 8002e10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e18:	4b7f      	ldr	r3, [pc, #508]	; (8003018 <JoystickLocationState+0x6f8>)
 8002e1a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002e1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e22:	4b7d      	ldr	r3, [pc, #500]	; (8003018 <JoystickLocationState+0x6f8>)
 8002e24:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

			PickTray.hole_x[8] = (cos_Theta*50)+(-sin_Theta*-40)+PickTray.L1[0];
 8002e28:	4b7d      	ldr	r3, [pc, #500]	; (8003020 <JoystickLocationState+0x700>)
 8002e2a:	edd3 7a00 	vldr	s15, [r3]
 8002e2e:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8003028 <JoystickLocationState+0x708>
 8002e32:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e36:	4b79      	ldr	r3, [pc, #484]	; (800301c <JoystickLocationState+0x6fc>)
 8002e38:	edd3 7a00 	vldr	s15, [r3]
 8002e3c:	eddf 6a7b 	vldr	s13, [pc, #492]	; 800302c <JoystickLocationState+0x70c>
 8002e40:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e48:	4b73      	ldr	r3, [pc, #460]	; (8003018 <JoystickLocationState+0x6f8>)
 8002e4a:	edd3 7a00 	vldr	s15, [r3]
 8002e4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e52:	4b71      	ldr	r3, [pc, #452]	; (8003018 <JoystickLocationState+0x6f8>)
 8002e54:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			PickTray.hole_y[8] = (sin_Theta*50)+(cos_Theta*-40)+PickTray.L1[1];
 8002e58:	4b70      	ldr	r3, [pc, #448]	; (800301c <JoystickLocationState+0x6fc>)
 8002e5a:	edd3 7a00 	vldr	s15, [r3]
 8002e5e:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8003028 <JoystickLocationState+0x708>
 8002e62:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e66:	4b6e      	ldr	r3, [pc, #440]	; (8003020 <JoystickLocationState+0x700>)
 8002e68:	edd3 7a00 	vldr	s15, [r3]
 8002e6c:	eddf 6a6d 	vldr	s13, [pc, #436]	; 8003024 <JoystickLocationState+0x704>
 8002e70:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e78:	4b67      	ldr	r3, [pc, #412]	; (8003018 <JoystickLocationState+0x6f8>)
 8002e7a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002e7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e82:	4b65      	ldr	r3, [pc, #404]	; (8003018 <JoystickLocationState+0x6f8>)
 8002e84:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

			PickTray.origin_x = PickTray.L1[0]+(50*sin_Theta);
 8002e88:	4b63      	ldr	r3, [pc, #396]	; (8003018 <JoystickLocationState+0x6f8>)
 8002e8a:	ed93 7a00 	vldr	s14, [r3]
 8002e8e:	4b63      	ldr	r3, [pc, #396]	; (800301c <JoystickLocationState+0x6fc>)
 8002e90:	edd3 7a00 	vldr	s15, [r3]
 8002e94:	eddf 6a64 	vldr	s13, [pc, #400]	; 8003028 <JoystickLocationState+0x708>
 8002e98:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ea0:	4b5d      	ldr	r3, [pc, #372]	; (8003018 <JoystickLocationState+0x6f8>)
 8002ea2:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			PickTray.origin_y = PickTray.L1[1]-(50*cos_Theta);
 8002ea6:	4b5c      	ldr	r3, [pc, #368]	; (8003018 <JoystickLocationState+0x6f8>)
 8002ea8:	ed93 7a01 	vldr	s14, [r3, #4]
 8002eac:	4b5c      	ldr	r3, [pc, #368]	; (8003020 <JoystickLocationState+0x700>)
 8002eae:	edd3 7a00 	vldr	s15, [r3]
 8002eb2:	eddf 6a5d 	vldr	s13, [pc, #372]	; 8003028 <JoystickLocationState+0x708>
 8002eb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002eba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ebe:	4b56      	ldr	r3, [pc, #344]	; (8003018 <JoystickLocationState+0x6f8>)
 8002ec0:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			PickTray.orientation = acosf(cos_Theta)*(180/3.14159265358979323846264338328);
 8002ec4:	4b56      	ldr	r3, [pc, #344]	; (8003020 <JoystickLocationState+0x700>)
 8002ec6:	edd3 7a00 	vldr	s15, [r3]
 8002eca:	eeb0 0a67 	vmov.f32	s0, s15
 8002ece:	f008 ff9b 	bl	800be08 <acosf>
 8002ed2:	ee10 3a10 	vmov	r3, s0
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7fd fae2 	bl	80004a0 <__aeabi_f2d>
 8002edc:	a34a      	add	r3, pc, #296	; (adr r3, 8003008 <JoystickLocationState+0x6e8>)
 8002ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee2:	f7fd fb35 	bl	8000550 <__aeabi_dmul>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	460b      	mov	r3, r1
 8002eea:	4610      	mov	r0, r2
 8002eec:	4619      	mov	r1, r3
 8002eee:	f7fd fdff 	bl	8000af0 <__aeabi_d2f>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	4a48      	ldr	r2, [pc, #288]	; (8003018 <JoystickLocationState+0x6f8>)
 8002ef6:	6613      	str	r3, [r2, #96]	; 0x60

			registerFrame[32].U16 = PickTray.origin_x * 10;
 8002ef8:	4b47      	ldr	r3, [pc, #284]	; (8003018 <JoystickLocationState+0x6f8>)
 8002efa:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002efe:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002f02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f0a:	ee17 3a90 	vmov	r3, s15
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	4b47      	ldr	r3, [pc, #284]	; (8003030 <JoystickLocationState+0x710>)
 8002f12:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
			registerFrame[33].U16 = PickTray.origin_y * 10;
 8002f16:	4b40      	ldr	r3, [pc, #256]	; (8003018 <JoystickLocationState+0x6f8>)
 8002f18:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002f1c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002f20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f28:	ee17 3a90 	vmov	r3, s15
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	4b40      	ldr	r3, [pc, #256]	; (8003030 <JoystickLocationState+0x710>)
 8002f30:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
			registerFrame[34].U16 = PickTray.orientation * 100;
 8002f34:	4b38      	ldr	r3, [pc, #224]	; (8003018 <JoystickLocationState+0x6f8>)
 8002f36:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002f3a:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8003034 <JoystickLocationState+0x714>
 8002f3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f46:	ee17 3a90 	vmov	r3, s15
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	4b38      	ldr	r3, [pc, #224]	; (8003030 <JoystickLocationState+0x710>)
 8002f4e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

			registerFrame[16].U16 = 0;
 8002f52:	4b37      	ldr	r3, [pc, #220]	; (8003030 <JoystickLocationState+0x710>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	841a      	strh	r2, [r3, #32]
		else if (ResetButton.flag == 1)
		{
			ResetButton.flag = 0;
			state = 1;
		}
		break;
 8002f58:	e325      	b.n	80035a6 <JoystickLocationState+0xc86>
		else if (ResetButton.flag == 1)
 8002f5a:	4b37      	ldr	r3, [pc, #220]	; (8003038 <JoystickLocationState+0x718>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	f040 8321 	bne.w	80035a6 <JoystickLocationState+0xc86>
			ResetButton.flag = 0;
 8002f64:	4b34      	ldr	r3, [pc, #208]	; (8003038 <JoystickLocationState+0x718>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	609a      	str	r2, [r3, #8]
			state = 1;
 8002f6a:	4b34      	ldr	r3, [pc, #208]	; (800303c <JoystickLocationState+0x71c>)
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]
		break;
 8002f70:	e319      	b.n	80035a6 <JoystickLocationState+0xc86>

	//Get Place Tray 1st Point
	case 3:
		PlaceTray.L1[0] = 0;
 8002f72:	4b33      	ldr	r3, [pc, #204]	; (8003040 <JoystickLocationState+0x720>)
 8002f74:	f04f 0200 	mov.w	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
		PlaceTray.L2[0] = 0;
 8002f7a:	4b31      	ldr	r3, [pc, #196]	; (8003040 <JoystickLocationState+0x720>)
 8002f7c:	f04f 0200 	mov.w	r2, #0
 8002f80:	609a      	str	r2, [r3, #8]
		PlaceTray.L1[1] = 0;
 8002f82:	4b2f      	ldr	r3, [pc, #188]	; (8003040 <JoystickLocationState+0x720>)
 8002f84:	f04f 0200 	mov.w	r2, #0
 8002f88:	605a      	str	r2, [r3, #4]
		PlaceTray.L2[1] = 0;
 8002f8a:	4b2d      	ldr	r3, [pc, #180]	; (8003040 <JoystickLocationState+0x720>)
 8002f8c:	f04f 0200 	mov.w	r2, #0
 8002f90:	60da      	str	r2, [r3, #12]
		if (GetPositionButton.flag == 1)
 8002f92:	4b2c      	ldr	r3, [pc, #176]	; (8003044 <JoystickLocationState+0x724>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d129      	bne.n	8002fee <JoystickLocationState+0x6ce>
		{
			PlaceTray.L1[0] = (registerFrame[68].U16)/10; //Place Tray X Position 1 //mm
 8002f9a:	4b25      	ldr	r3, [pc, #148]	; (8003030 <JoystickLocationState+0x710>)
 8002f9c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8002fa0:	4a29      	ldr	r2, [pc, #164]	; (8003048 <JoystickLocationState+0x728>)
 8002fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa6:	08db      	lsrs	r3, r3, #3
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	ee07 3a90 	vmov	s15, r3
 8002fae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fb2:	4b23      	ldr	r3, [pc, #140]	; (8003040 <JoystickLocationState+0x720>)
 8002fb4:	edc3 7a00 	vstr	s15, [r3]
			PlaceTray.L1[1] = position*0.045; //Place Tray Y Position 1 //mm
 8002fb8:	4b24      	ldr	r3, [pc, #144]	; (800304c <JoystickLocationState+0x72c>)
 8002fba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7fd fa5c 	bl	800047c <__aeabi_i2d>
 8002fc4:	a312      	add	r3, pc, #72	; (adr r3, 8003010 <JoystickLocationState+0x6f0>)
 8002fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fca:	f7fd fac1 	bl	8000550 <__aeabi_dmul>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	f7fd fd8b 	bl	8000af0 <__aeabi_d2f>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	4a18      	ldr	r2, [pc, #96]	; (8003040 <JoystickLocationState+0x720>)
 8002fde:	6053      	str	r3, [r2, #4]
			GetPositionButton.flag = 0;
 8002fe0:	4b18      	ldr	r3, [pc, #96]	; (8003044 <JoystickLocationState+0x724>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	609a      	str	r2, [r3, #8]
			state = 4;
 8002fe6:	4b15      	ldr	r3, [pc, #84]	; (800303c <JoystickLocationState+0x71c>)
 8002fe8:	2204      	movs	r2, #4
 8002fea:	601a      	str	r2, [r3, #0]
		else if (ResetButton.flag == 1)
		{
			ResetButton.flag = 0;
			state = 1;
		}
		break;
 8002fec:	e2dd      	b.n	80035aa <JoystickLocationState+0xc8a>
		else if (ResetButton.flag == 1)
 8002fee:	4b12      	ldr	r3, [pc, #72]	; (8003038 <JoystickLocationState+0x718>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	f040 82d9 	bne.w	80035aa <JoystickLocationState+0xc8a>
			ResetButton.flag = 0;
 8002ff8:	4b0f      	ldr	r3, [pc, #60]	; (8003038 <JoystickLocationState+0x718>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	609a      	str	r2, [r3, #8]
			state = 1;
 8002ffe:	4b0f      	ldr	r3, [pc, #60]	; (800303c <JoystickLocationState+0x71c>)
 8003000:	2201      	movs	r2, #1
 8003002:	601a      	str	r2, [r3, #0]
		break;
 8003004:	e2d1      	b.n	80035aa <JoystickLocationState+0xc8a>
 8003006:	bf00      	nop
 8003008:	1a63c1f8 	.word	0x1a63c1f8
 800300c:	404ca5dc 	.word	0x404ca5dc
 8003010:	70a3d70a 	.word	0x70a3d70a
 8003014:	3fa70a3d 	.word	0x3fa70a3d
 8003018:	200007b0 	.word	0x200007b0
 800301c:	2000087c 	.word	0x2000087c
 8003020:	20000878 	.word	0x20000878
 8003024:	c2200000 	.word	0xc2200000
 8003028:	42480000 	.word	0x42480000
 800302c:	42200000 	.word	0x42200000
 8003030:	20000db0 	.word	0x20000db0
 8003034:	42c80000 	.word	0x42c80000
 8003038:	2000088c 	.word	0x2000088c
 800303c:	20000218 	.word	0x20000218
 8003040:	20000814 	.word	0x20000814
 8003044:	20000880 	.word	0x20000880
 8003048:	cccccccd 	.word	0xcccccccd
 800304c:	2000077c 	.word	0x2000077c

	//Get Place Tray 2nd Point
	case 4:
		if (GetPositionButton.flag == 1)
 8003050:	4bd5      	ldr	r3, [pc, #852]	; (80033a8 <JoystickLocationState+0xa88>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	2b01      	cmp	r3, #1
 8003056:	f040 8273 	bne.w	8003540 <JoystickLocationState+0xc20>
		{
			PlaceTray.L2[0] = (registerFrame[68].U16)/10; //Place Tray X Position 2 //mm
 800305a:	4bd4      	ldr	r3, [pc, #848]	; (80033ac <JoystickLocationState+0xa8c>)
 800305c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003060:	4ad3      	ldr	r2, [pc, #844]	; (80033b0 <JoystickLocationState+0xa90>)
 8003062:	fba2 2303 	umull	r2, r3, r2, r3
 8003066:	08db      	lsrs	r3, r3, #3
 8003068:	b29b      	uxth	r3, r3
 800306a:	ee07 3a90 	vmov	s15, r3
 800306e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003072:	4bd0      	ldr	r3, [pc, #832]	; (80033b4 <JoystickLocationState+0xa94>)
 8003074:	edc3 7a02 	vstr	s15, [r3, #8]
			PlaceTray.L2[1] = position*0.045; //Place Tray Y Position 2 //mm
 8003078:	4bcf      	ldr	r3, [pc, #828]	; (80033b8 <JoystickLocationState+0xa98>)
 800307a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800307e:	4618      	mov	r0, r3
 8003080:	f7fd f9fc 	bl	800047c <__aeabi_i2d>
 8003084:	a3c6      	add	r3, pc, #792	; (adr r3, 80033a0 <JoystickLocationState+0xa80>)
 8003086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308a:	f7fd fa61 	bl	8000550 <__aeabi_dmul>
 800308e:	4602      	mov	r2, r0
 8003090:	460b      	mov	r3, r1
 8003092:	4610      	mov	r0, r2
 8003094:	4619      	mov	r1, r3
 8003096:	f7fd fd2b 	bl	8000af0 <__aeabi_d2f>
 800309a:	4603      	mov	r3, r0
 800309c:	4ac5      	ldr	r2, [pc, #788]	; (80033b4 <JoystickLocationState+0xa94>)
 800309e:	60d3      	str	r3, [r2, #12]
			GetPositionButton.flag = 0;
 80030a0:	4bc1      	ldr	r3, [pc, #772]	; (80033a8 <JoystickLocationState+0xa88>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	609a      	str	r2, [r3, #8]

			cos_Theta = (PlaceTray.L2[0]-PlaceTray.L1[0])/60;
 80030a6:	4bc3      	ldr	r3, [pc, #780]	; (80033b4 <JoystickLocationState+0xa94>)
 80030a8:	ed93 7a02 	vldr	s14, [r3, #8]
 80030ac:	4bc1      	ldr	r3, [pc, #772]	; (80033b4 <JoystickLocationState+0xa94>)
 80030ae:	edd3 7a00 	vldr	s15, [r3]
 80030b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80030b6:	eddf 6ac1 	vldr	s13, [pc, #772]	; 80033bc <JoystickLocationState+0xa9c>
 80030ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030be:	4bc0      	ldr	r3, [pc, #768]	; (80033c0 <JoystickLocationState+0xaa0>)
 80030c0:	edc3 7a00 	vstr	s15, [r3]
			sin_Theta = (PlaceTray.L2[1]-PlaceTray.L1[1])/60;
 80030c4:	4bbb      	ldr	r3, [pc, #748]	; (80033b4 <JoystickLocationState+0xa94>)
 80030c6:	ed93 7a03 	vldr	s14, [r3, #12]
 80030ca:	4bba      	ldr	r3, [pc, #744]	; (80033b4 <JoystickLocationState+0xa94>)
 80030cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80030d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80030d4:	eddf 6ab9 	vldr	s13, [pc, #740]	; 80033bc <JoystickLocationState+0xa9c>
 80030d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030dc:	4bb9      	ldr	r3, [pc, #740]	; (80033c4 <JoystickLocationState+0xaa4>)
 80030de:	edc3 7a00 	vstr	s15, [r3]

			PlaceTray.hole_x[0] = (cos_Theta*10)+(-sin_Theta*-10)+PlaceTray.L1[0];
 80030e2:	4bb7      	ldr	r3, [pc, #732]	; (80033c0 <JoystickLocationState+0xaa0>)
 80030e4:	edd3 7a00 	vldr	s15, [r3]
 80030e8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80030ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030f0:	4bb4      	ldr	r3, [pc, #720]	; (80033c4 <JoystickLocationState+0xaa4>)
 80030f2:	edd3 7a00 	vldr	s15, [r3]
 80030f6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80030fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003102:	4bac      	ldr	r3, [pc, #688]	; (80033b4 <JoystickLocationState+0xa94>)
 8003104:	edd3 7a00 	vldr	s15, [r3]
 8003108:	ee77 7a27 	vadd.f32	s15, s14, s15
 800310c:	4ba9      	ldr	r3, [pc, #676]	; (80033b4 <JoystickLocationState+0xa94>)
 800310e:	edc3 7a04 	vstr	s15, [r3, #16]
			PlaceTray.hole_y[1] = (sin_Theta*10)+(cos_Theta*-10)+PlaceTray.L1[1];
 8003112:	4bac      	ldr	r3, [pc, #688]	; (80033c4 <JoystickLocationState+0xaa4>)
 8003114:	edd3 7a00 	vldr	s15, [r3]
 8003118:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800311c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003120:	4ba7      	ldr	r3, [pc, #668]	; (80033c0 <JoystickLocationState+0xaa0>)
 8003122:	edd3 7a00 	vldr	s15, [r3]
 8003126:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 800312a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800312e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003132:	4ba0      	ldr	r3, [pc, #640]	; (80033b4 <JoystickLocationState+0xa94>)
 8003134:	edd3 7a01 	vldr	s15, [r3, #4]
 8003138:	ee77 7a27 	vadd.f32	s15, s14, s15
 800313c:	4b9d      	ldr	r3, [pc, #628]	; (80033b4 <JoystickLocationState+0xa94>)
 800313e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

			PlaceTray.hole_x[1] = (cos_Theta*30)+(-sin_Theta*-10)+PlaceTray.L1[0];
 8003142:	4b9f      	ldr	r3, [pc, #636]	; (80033c0 <JoystickLocationState+0xaa0>)
 8003144:	edd3 7a00 	vldr	s15, [r3]
 8003148:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800314c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003150:	4b9c      	ldr	r3, [pc, #624]	; (80033c4 <JoystickLocationState+0xaa4>)
 8003152:	edd3 7a00 	vldr	s15, [r3]
 8003156:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800315a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800315e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003162:	4b94      	ldr	r3, [pc, #592]	; (80033b4 <JoystickLocationState+0xa94>)
 8003164:	edd3 7a00 	vldr	s15, [r3]
 8003168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800316c:	4b91      	ldr	r3, [pc, #580]	; (80033b4 <JoystickLocationState+0xa94>)
 800316e:	edc3 7a05 	vstr	s15, [r3, #20]
			PlaceTray.hole_y[1] = (sin_Theta*30)+(cos_Theta*-10)+PlaceTray.L1[1];
 8003172:	4b94      	ldr	r3, [pc, #592]	; (80033c4 <JoystickLocationState+0xaa4>)
 8003174:	edd3 7a00 	vldr	s15, [r3]
 8003178:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800317c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003180:	4b8f      	ldr	r3, [pc, #572]	; (80033c0 <JoystickLocationState+0xaa0>)
 8003182:	edd3 7a00 	vldr	s15, [r3]
 8003186:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 800318a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800318e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003192:	4b88      	ldr	r3, [pc, #544]	; (80033b4 <JoystickLocationState+0xa94>)
 8003194:	edd3 7a01 	vldr	s15, [r3, #4]
 8003198:	ee77 7a27 	vadd.f32	s15, s14, s15
 800319c:	4b85      	ldr	r3, [pc, #532]	; (80033b4 <JoystickLocationState+0xa94>)
 800319e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

			PlaceTray.hole_x[2] = (cos_Theta*50)+(-sin_Theta*-10)+PlaceTray.L1[0];
 80031a2:	4b87      	ldr	r3, [pc, #540]	; (80033c0 <JoystickLocationState+0xaa0>)
 80031a4:	edd3 7a00 	vldr	s15, [r3]
 80031a8:	ed9f 7a87 	vldr	s14, [pc, #540]	; 80033c8 <JoystickLocationState+0xaa8>
 80031ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031b0:	4b84      	ldr	r3, [pc, #528]	; (80033c4 <JoystickLocationState+0xaa4>)
 80031b2:	edd3 7a00 	vldr	s15, [r3]
 80031b6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80031ba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80031be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031c2:	4b7c      	ldr	r3, [pc, #496]	; (80033b4 <JoystickLocationState+0xa94>)
 80031c4:	edd3 7a00 	vldr	s15, [r3]
 80031c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031cc:	4b79      	ldr	r3, [pc, #484]	; (80033b4 <JoystickLocationState+0xa94>)
 80031ce:	edc3 7a06 	vstr	s15, [r3, #24]
			PlaceTray.hole_y[2] = (sin_Theta*50)+(cos_Theta*-10)+PlaceTray.L1[1];
 80031d2:	4b7c      	ldr	r3, [pc, #496]	; (80033c4 <JoystickLocationState+0xaa4>)
 80031d4:	edd3 7a00 	vldr	s15, [r3]
 80031d8:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 80033c8 <JoystickLocationState+0xaa8>
 80031dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031e0:	4b77      	ldr	r3, [pc, #476]	; (80033c0 <JoystickLocationState+0xaa0>)
 80031e2:	edd3 7a00 	vldr	s15, [r3]
 80031e6:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 80031ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80031ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031f2:	4b70      	ldr	r3, [pc, #448]	; (80033b4 <JoystickLocationState+0xa94>)
 80031f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80031f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031fc:	4b6d      	ldr	r3, [pc, #436]	; (80033b4 <JoystickLocationState+0xa94>)
 80031fe:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

			PlaceTray.hole_x[3] = (cos_Theta*10)+(-sin_Theta*-25)+PlaceTray.L1[0];
 8003202:	4b6f      	ldr	r3, [pc, #444]	; (80033c0 <JoystickLocationState+0xaa0>)
 8003204:	edd3 7a00 	vldr	s15, [r3]
 8003208:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800320c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003210:	4b6c      	ldr	r3, [pc, #432]	; (80033c4 <JoystickLocationState+0xaa4>)
 8003212:	edd3 7a00 	vldr	s15, [r3]
 8003216:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 800321a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800321e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003222:	4b64      	ldr	r3, [pc, #400]	; (80033b4 <JoystickLocationState+0xa94>)
 8003224:	edd3 7a00 	vldr	s15, [r3]
 8003228:	ee77 7a27 	vadd.f32	s15, s14, s15
 800322c:	4b61      	ldr	r3, [pc, #388]	; (80033b4 <JoystickLocationState+0xa94>)
 800322e:	edc3 7a07 	vstr	s15, [r3, #28]
			PlaceTray.hole_y[3] = (sin_Theta*10)+(cos_Theta*-25)+PlaceTray.L1[1];
 8003232:	4b64      	ldr	r3, [pc, #400]	; (80033c4 <JoystickLocationState+0xaa4>)
 8003234:	edd3 7a00 	vldr	s15, [r3]
 8003238:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800323c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003240:	4b5f      	ldr	r3, [pc, #380]	; (80033c0 <JoystickLocationState+0xaa0>)
 8003242:	edd3 7a00 	vldr	s15, [r3]
 8003246:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 800324a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800324e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003252:	4b58      	ldr	r3, [pc, #352]	; (80033b4 <JoystickLocationState+0xa94>)
 8003254:	edd3 7a01 	vldr	s15, [r3, #4]
 8003258:	ee77 7a27 	vadd.f32	s15, s14, s15
 800325c:	4b55      	ldr	r3, [pc, #340]	; (80033b4 <JoystickLocationState+0xa94>)
 800325e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

			PlaceTray.hole_x[4] = (cos_Theta*30)+(-sin_Theta*-25)+PlaceTray.L1[0];
 8003262:	4b57      	ldr	r3, [pc, #348]	; (80033c0 <JoystickLocationState+0xaa0>)
 8003264:	edd3 7a00 	vldr	s15, [r3]
 8003268:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800326c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003270:	4b54      	ldr	r3, [pc, #336]	; (80033c4 <JoystickLocationState+0xaa4>)
 8003272:	edd3 7a00 	vldr	s15, [r3]
 8003276:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 800327a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800327e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003282:	4b4c      	ldr	r3, [pc, #304]	; (80033b4 <JoystickLocationState+0xa94>)
 8003284:	edd3 7a00 	vldr	s15, [r3]
 8003288:	ee77 7a27 	vadd.f32	s15, s14, s15
 800328c:	4b49      	ldr	r3, [pc, #292]	; (80033b4 <JoystickLocationState+0xa94>)
 800328e:	edc3 7a08 	vstr	s15, [r3, #32]
			PlaceTray.hole_y[4] = (sin_Theta*30)+(cos_Theta*-25)+PlaceTray.L1[1];
 8003292:	4b4c      	ldr	r3, [pc, #304]	; (80033c4 <JoystickLocationState+0xaa4>)
 8003294:	edd3 7a00 	vldr	s15, [r3]
 8003298:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800329c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032a0:	4b47      	ldr	r3, [pc, #284]	; (80033c0 <JoystickLocationState+0xaa0>)
 80032a2:	edd3 7a00 	vldr	s15, [r3]
 80032a6:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 80032aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032b2:	4b40      	ldr	r3, [pc, #256]	; (80033b4 <JoystickLocationState+0xa94>)
 80032b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80032b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032bc:	4b3d      	ldr	r3, [pc, #244]	; (80033b4 <JoystickLocationState+0xa94>)
 80032be:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

			PlaceTray.hole_x[5] = (cos_Theta*50)+(-sin_Theta*-25)+PlaceTray.L1[0];
 80032c2:	4b3f      	ldr	r3, [pc, #252]	; (80033c0 <JoystickLocationState+0xaa0>)
 80032c4:	edd3 7a00 	vldr	s15, [r3]
 80032c8:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80033c8 <JoystickLocationState+0xaa8>
 80032cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032d0:	4b3c      	ldr	r3, [pc, #240]	; (80033c4 <JoystickLocationState+0xaa4>)
 80032d2:	edd3 7a00 	vldr	s15, [r3]
 80032d6:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 80032da:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e2:	4b34      	ldr	r3, [pc, #208]	; (80033b4 <JoystickLocationState+0xa94>)
 80032e4:	edd3 7a00 	vldr	s15, [r3]
 80032e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032ec:	4b31      	ldr	r3, [pc, #196]	; (80033b4 <JoystickLocationState+0xa94>)
 80032ee:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			PlaceTray.hole_y[5] = (sin_Theta*50)+(cos_Theta*-25)+PlaceTray.L1[1];
 80032f2:	4b34      	ldr	r3, [pc, #208]	; (80033c4 <JoystickLocationState+0xaa4>)
 80032f4:	edd3 7a00 	vldr	s15, [r3]
 80032f8:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80033c8 <JoystickLocationState+0xaa8>
 80032fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003300:	4b2f      	ldr	r3, [pc, #188]	; (80033c0 <JoystickLocationState+0xaa0>)
 8003302:	edd3 7a00 	vldr	s15, [r3]
 8003306:	eefb 6a09 	vmov.f32	s13, #185	; 0xc1c80000 -25.0
 800330a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800330e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003312:	4b28      	ldr	r3, [pc, #160]	; (80033b4 <JoystickLocationState+0xa94>)
 8003314:	edd3 7a01 	vldr	s15, [r3, #4]
 8003318:	ee77 7a27 	vadd.f32	s15, s14, s15
 800331c:	4b25      	ldr	r3, [pc, #148]	; (80033b4 <JoystickLocationState+0xa94>)
 800331e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

			PlaceTray.hole_x[6] = (cos_Theta*10)+(-sin_Theta*-40)+PlaceTray.L1[0];
 8003322:	4b27      	ldr	r3, [pc, #156]	; (80033c0 <JoystickLocationState+0xaa0>)
 8003324:	edd3 7a00 	vldr	s15, [r3]
 8003328:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800332c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003330:	4b24      	ldr	r3, [pc, #144]	; (80033c4 <JoystickLocationState+0xaa4>)
 8003332:	edd3 7a00 	vldr	s15, [r3]
 8003336:	eddf 6a25 	vldr	s13, [pc, #148]	; 80033cc <JoystickLocationState+0xaac>
 800333a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800333e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003342:	4b1c      	ldr	r3, [pc, #112]	; (80033b4 <JoystickLocationState+0xa94>)
 8003344:	edd3 7a00 	vldr	s15, [r3]
 8003348:	ee77 7a27 	vadd.f32	s15, s14, s15
 800334c:	4b19      	ldr	r3, [pc, #100]	; (80033b4 <JoystickLocationState+0xa94>)
 800334e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			PlaceTray.hole_y[6] = (sin_Theta*10)+(cos_Theta*-40)+PlaceTray.L1[1];
 8003352:	4b1c      	ldr	r3, [pc, #112]	; (80033c4 <JoystickLocationState+0xaa4>)
 8003354:	edd3 7a00 	vldr	s15, [r3]
 8003358:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800335c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003360:	4b17      	ldr	r3, [pc, #92]	; (80033c0 <JoystickLocationState+0xaa0>)
 8003362:	edd3 7a00 	vldr	s15, [r3]
 8003366:	eddf 6a1a 	vldr	s13, [pc, #104]	; 80033d0 <JoystickLocationState+0xab0>
 800336a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800336e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003372:	4b10      	ldr	r3, [pc, #64]	; (80033b4 <JoystickLocationState+0xa94>)
 8003374:	edd3 7a01 	vldr	s15, [r3, #4]
 8003378:	ee77 7a27 	vadd.f32	s15, s14, s15
 800337c:	4b0d      	ldr	r3, [pc, #52]	; (80033b4 <JoystickLocationState+0xa94>)
 800337e:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

			PlaceTray.hole_x[7] = (cos_Theta*30)+(-sin_Theta*-40)+PlaceTray.L1[0];
 8003382:	4b0f      	ldr	r3, [pc, #60]	; (80033c0 <JoystickLocationState+0xaa0>)
 8003384:	edd3 7a00 	vldr	s15, [r3]
 8003388:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800338c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003390:	4b0c      	ldr	r3, [pc, #48]	; (80033c4 <JoystickLocationState+0xaa4>)
 8003392:	edd3 7a00 	vldr	s15, [r3]
 8003396:	eddf 6a0d 	vldr	s13, [pc, #52]	; 80033cc <JoystickLocationState+0xaac>
 800339a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800339e:	e019      	b.n	80033d4 <JoystickLocationState+0xab4>
 80033a0:	70a3d70a 	.word	0x70a3d70a
 80033a4:	3fa70a3d 	.word	0x3fa70a3d
 80033a8:	20000880 	.word	0x20000880
 80033ac:	20000db0 	.word	0x20000db0
 80033b0:	cccccccd 	.word	0xcccccccd
 80033b4:	20000814 	.word	0x20000814
 80033b8:	2000077c 	.word	0x2000077c
 80033bc:	42700000 	.word	0x42700000
 80033c0:	20000878 	.word	0x20000878
 80033c4:	2000087c 	.word	0x2000087c
 80033c8:	42480000 	.word	0x42480000
 80033cc:	42200000 	.word	0x42200000
 80033d0:	c2200000 	.word	0xc2200000
 80033d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033d8:	4b79      	ldr	r3, [pc, #484]	; (80035c0 <JoystickLocationState+0xca0>)
 80033da:	edd3 7a00 	vldr	s15, [r3]
 80033de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e2:	4b77      	ldr	r3, [pc, #476]	; (80035c0 <JoystickLocationState+0xca0>)
 80033e4:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
			PlaceTray.hole_y[7] = (sin_Theta*30)+(cos_Theta*-40)+PlaceTray.L1[1];
 80033e8:	4b76      	ldr	r3, [pc, #472]	; (80035c4 <JoystickLocationState+0xca4>)
 80033ea:	edd3 7a00 	vldr	s15, [r3]
 80033ee:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80033f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033f6:	4b74      	ldr	r3, [pc, #464]	; (80035c8 <JoystickLocationState+0xca8>)
 80033f8:	edd3 7a00 	vldr	s15, [r3]
 80033fc:	eddf 6a73 	vldr	s13, [pc, #460]	; 80035cc <JoystickLocationState+0xcac>
 8003400:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003404:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003408:	4b6d      	ldr	r3, [pc, #436]	; (80035c0 <JoystickLocationState+0xca0>)
 800340a:	edd3 7a01 	vldr	s15, [r3, #4]
 800340e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003412:	4b6b      	ldr	r3, [pc, #428]	; (80035c0 <JoystickLocationState+0xca0>)
 8003414:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

			PlaceTray.hole_x[8] = (cos_Theta*50)+(-sin_Theta*-40)+PlaceTray.L1[0];
 8003418:	4b6b      	ldr	r3, [pc, #428]	; (80035c8 <JoystickLocationState+0xca8>)
 800341a:	edd3 7a00 	vldr	s15, [r3]
 800341e:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 80035d0 <JoystickLocationState+0xcb0>
 8003422:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003426:	4b67      	ldr	r3, [pc, #412]	; (80035c4 <JoystickLocationState+0xca4>)
 8003428:	edd3 7a00 	vldr	s15, [r3]
 800342c:	eddf 6a69 	vldr	s13, [pc, #420]	; 80035d4 <JoystickLocationState+0xcb4>
 8003430:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003434:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003438:	4b61      	ldr	r3, [pc, #388]	; (80035c0 <JoystickLocationState+0xca0>)
 800343a:	edd3 7a00 	vldr	s15, [r3]
 800343e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003442:	4b5f      	ldr	r3, [pc, #380]	; (80035c0 <JoystickLocationState+0xca0>)
 8003444:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			PlaceTray.hole_y[8] = (sin_Theta*50)+(cos_Theta*-40)+PlaceTray.L1[1];
 8003448:	4b5e      	ldr	r3, [pc, #376]	; (80035c4 <JoystickLocationState+0xca4>)
 800344a:	edd3 7a00 	vldr	s15, [r3]
 800344e:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80035d0 <JoystickLocationState+0xcb0>
 8003452:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003456:	4b5c      	ldr	r3, [pc, #368]	; (80035c8 <JoystickLocationState+0xca8>)
 8003458:	edd3 7a00 	vldr	s15, [r3]
 800345c:	eddf 6a5b 	vldr	s13, [pc, #364]	; 80035cc <JoystickLocationState+0xcac>
 8003460:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003464:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003468:	4b55      	ldr	r3, [pc, #340]	; (80035c0 <JoystickLocationState+0xca0>)
 800346a:	edd3 7a01 	vldr	s15, [r3, #4]
 800346e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003472:	4b53      	ldr	r3, [pc, #332]	; (80035c0 <JoystickLocationState+0xca0>)
 8003474:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

			PlaceTray.origin_x = PlaceTray.L1[0]+(50*sin_Theta);
 8003478:	4b51      	ldr	r3, [pc, #324]	; (80035c0 <JoystickLocationState+0xca0>)
 800347a:	ed93 7a00 	vldr	s14, [r3]
 800347e:	4b51      	ldr	r3, [pc, #324]	; (80035c4 <JoystickLocationState+0xca4>)
 8003480:	edd3 7a00 	vldr	s15, [r3]
 8003484:	eddf 6a52 	vldr	s13, [pc, #328]	; 80035d0 <JoystickLocationState+0xcb0>
 8003488:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800348c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003490:	4b4b      	ldr	r3, [pc, #300]	; (80035c0 <JoystickLocationState+0xca0>)
 8003492:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			PlaceTray.origin_y = PlaceTray.origin_y * 10;
 8003496:	4b4a      	ldr	r3, [pc, #296]	; (80035c0 <JoystickLocationState+0xca0>)
 8003498:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800349c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80034a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034a4:	4b46      	ldr	r3, [pc, #280]	; (80035c0 <JoystickLocationState+0xca0>)
 80034a6:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			PlaceTray.orientation = acosf(cos_Theta)*(180/3.14159265358979323846264338328);
 80034aa:	4b47      	ldr	r3, [pc, #284]	; (80035c8 <JoystickLocationState+0xca8>)
 80034ac:	edd3 7a00 	vldr	s15, [r3]
 80034b0:	eeb0 0a67 	vmov.f32	s0, s15
 80034b4:	f008 fca8 	bl	800be08 <acosf>
 80034b8:	ee10 3a10 	vmov	r3, s0
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fc ffef 	bl	80004a0 <__aeabi_f2d>
 80034c2:	a33d      	add	r3, pc, #244	; (adr r3, 80035b8 <JoystickLocationState+0xc98>)
 80034c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c8:	f7fd f842 	bl	8000550 <__aeabi_dmul>
 80034cc:	4602      	mov	r2, r0
 80034ce:	460b      	mov	r3, r1
 80034d0:	4610      	mov	r0, r2
 80034d2:	4619      	mov	r1, r3
 80034d4:	f7fd fb0c 	bl	8000af0 <__aeabi_d2f>
 80034d8:	4603      	mov	r3, r0
 80034da:	4a39      	ldr	r2, [pc, #228]	; (80035c0 <JoystickLocationState+0xca0>)
 80034dc:	6613      	str	r3, [r2, #96]	; 0x60

			registerFrame[35].U16 = PlaceTray.origin_x * 10;
 80034de:	4b38      	ldr	r3, [pc, #224]	; (80035c0 <JoystickLocationState+0xca0>)
 80034e0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80034e4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80034e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034f0:	ee17 3a90 	vmov	r3, s15
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	4b38      	ldr	r3, [pc, #224]	; (80035d8 <JoystickLocationState+0xcb8>)
 80034f8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
			registerFrame[36].U16 = PlaceTray.origin_y * 10;
 80034fc:	4b30      	ldr	r3, [pc, #192]	; (80035c0 <JoystickLocationState+0xca0>)
 80034fe:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8003502:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800350a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800350e:	ee17 3a90 	vmov	r3, s15
 8003512:	b29a      	uxth	r2, r3
 8003514:	4b30      	ldr	r3, [pc, #192]	; (80035d8 <JoystickLocationState+0xcb8>)
 8003516:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
			registerFrame[37].U16 = PlaceTray.orientation * 100;
 800351a:	4b29      	ldr	r3, [pc, #164]	; (80035c0 <JoystickLocationState+0xca0>)
 800351c:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003520:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80035dc <JoystickLocationState+0xcbc>
 8003524:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003528:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800352c:	ee17 3a90 	vmov	r3, s15
 8003530:	b29a      	uxth	r2, r3
 8003532:	4b29      	ldr	r3, [pc, #164]	; (80035d8 <JoystickLocationState+0xcb8>)
 8003534:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

			registerFrame[16].U16 = 0;
 8003538:	4b27      	ldr	r3, [pc, #156]	; (80035d8 <JoystickLocationState+0xcb8>)
 800353a:	2200      	movs	r2, #0
 800353c:	841a      	strh	r2, [r3, #32]
		else if (ResetButton.flag == 1)
		{
			ResetButton.flag = 0;
			state = 1;
		}
		break;
 800353e:	e036      	b.n	80035ae <JoystickLocationState+0xc8e>
		else if (ResetButton.flag == 1)
 8003540:	4b27      	ldr	r3, [pc, #156]	; (80035e0 <JoystickLocationState+0xcc0>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d132      	bne.n	80035ae <JoystickLocationState+0xc8e>
			ResetButton.flag = 0;
 8003548:	4b25      	ldr	r3, [pc, #148]	; (80035e0 <JoystickLocationState+0xcc0>)
 800354a:	2200      	movs	r2, #0
 800354c:	609a      	str	r2, [r3, #8]
			state = 1;
 800354e:	4b25      	ldr	r3, [pc, #148]	; (80035e4 <JoystickLocationState+0xcc4>)
 8003550:	2201      	movs	r2, #1
 8003552:	601a      	str	r2, [r3, #0]
		break;
 8003554:	e02b      	b.n	80035ae <JoystickLocationState+0xc8e>
	case 5:
		EndEffectorState = 2;		//TestModeOff
 8003556:	4b24      	ldr	r3, [pc, #144]	; (80035e8 <JoystickLocationState+0xcc8>)
 8003558:	2202      	movs	r2, #2
 800355a:	601a      	str	r2, [r3, #0]
		registerFrame[2].U16 = 0;	//End Effector Status: Laser Off
 800355c:	4b1e      	ldr	r3, [pc, #120]	; (80035d8 <JoystickLocationState+0xcb8>)
 800355e:	2200      	movs	r2, #0
 8003560:	809a      	strh	r2, [r3, #4]
		EndEffectorWriteFlag = 1;
 8003562:	4b22      	ldr	r3, [pc, #136]	; (80035ec <JoystickLocationState+0xccc>)
 8003564:	2201      	movs	r2, #1
 8003566:	701a      	strb	r2, [r3, #0]

		HAL_Delay(10);
 8003568:	200a      	movs	r0, #10
 800356a:	f001 f927 	bl	80047bc <HAL_Delay>

		EndEffectorState = 3;		//RunModeOn
 800356e:	4b1e      	ldr	r3, [pc, #120]	; (80035e8 <JoystickLocationState+0xcc8>)
 8003570:	2203      	movs	r2, #3
 8003572:	601a      	str	r2, [r3, #0]
		registerFrame[2].U16 = 2;	//End Effector Status: Gripper Power
 8003574:	4b18      	ldr	r3, [pc, #96]	; (80035d8 <JoystickLocationState+0xcb8>)
 8003576:	2202      	movs	r2, #2
 8003578:	809a      	strh	r2, [r3, #4]
		EndEffectorWriteFlag = 1;
 800357a:	4b1c      	ldr	r3, [pc, #112]	; (80035ec <JoystickLocationState+0xccc>)
 800357c:	2201      	movs	r2, #1
 800357e:	701a      	strb	r2, [r3, #0]

		state = 1;
 8003580:	4b18      	ldr	r3, [pc, #96]	; (80035e4 <JoystickLocationState+0xcc4>)
 8003582:	2201      	movs	r2, #1
 8003584:	601a      	str	r2, [r3, #0]
		scheduler = 1;				//Go Pick
 8003586:	4b1a      	ldr	r3, [pc, #104]	; (80035f0 <JoystickLocationState+0xcd0>)
 8003588:	2201      	movs	r2, #1
 800358a:	601a      	str	r2, [r3, #0]
		if (ResetButton.flag == 1)
 800358c:	4b14      	ldr	r3, [pc, #80]	; (80035e0 <JoystickLocationState+0xcc0>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d10e      	bne.n	80035b2 <JoystickLocationState+0xc92>
		{
			ResetButton.flag = 0;
 8003594:	4b12      	ldr	r3, [pc, #72]	; (80035e0 <JoystickLocationState+0xcc0>)
 8003596:	2200      	movs	r2, #0
 8003598:	609a      	str	r2, [r3, #8]
			state = 1;
 800359a:	4b12      	ldr	r3, [pc, #72]	; (80035e4 <JoystickLocationState+0xcc4>)
 800359c:	2201      	movs	r2, #1
 800359e:	601a      	str	r2, [r3, #0]
		}
		break;
 80035a0:	e007      	b.n	80035b2 <JoystickLocationState+0xc92>
		break;
 80035a2:	bf00      	nop
 80035a4:	e006      	b.n	80035b4 <JoystickLocationState+0xc94>
		break;
 80035a6:	bf00      	nop
 80035a8:	e004      	b.n	80035b4 <JoystickLocationState+0xc94>
		break;
 80035aa:	bf00      	nop
 80035ac:	e002      	b.n	80035b4 <JoystickLocationState+0xc94>
		break;
 80035ae:	bf00      	nop
 80035b0:	e000      	b.n	80035b4 <JoystickLocationState+0xc94>
		break;
 80035b2:	bf00      	nop
	}
}
 80035b4:	bf00      	nop
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	1a63c1f8 	.word	0x1a63c1f8
 80035bc:	404ca5dc 	.word	0x404ca5dc
 80035c0:	20000814 	.word	0x20000814
 80035c4:	2000087c 	.word	0x2000087c
 80035c8:	20000878 	.word	0x20000878
 80035cc:	c2200000 	.word	0xc2200000
 80035d0:	42480000 	.word	0x42480000
 80035d4:	42200000 	.word	0x42200000
 80035d8:	20000db0 	.word	0x20000db0
 80035dc:	42c80000 	.word	0x42c80000
 80035e0:	2000088c 	.word	0x2000088c
 80035e4:	20000218 	.word	0x20000218
 80035e8:	200008d0 	.word	0x200008d0
 80035ec:	200008c8 	.word	0x200008c8
 80035f0:	20000730 	.word	0x20000730
 80035f4:	00000000 	.word	0x00000000

080035f8 <TrajectoryGenerator>:

void TrajectoryGenerator()
{
 80035f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80035fc:	af00      	add	r7, sp, #0
	switch(Trajectstate)
 80035fe:	4b9a      	ldr	r3, [pc, #616]	; (8003868 <TrajectoryGenerator+0x270>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2b02      	cmp	r3, #2
 8003604:	f000 82dc 	beq.w	8003bc0 <TrajectoryGenerator+0x5c8>
 8003608:	2b02      	cmp	r3, #2
 800360a:	f300 84ed 	bgt.w	8003fe8 <TrajectoryGenerator+0x9f0>
 800360e:	2b00      	cmp	r3, #0
 8003610:	d004      	beq.n	800361c <TrajectoryGenerator+0x24>
 8003612:	2b01      	cmp	r3, #1
 8003614:	f000 814c 	beq.w	80038b0 <TrajectoryGenerator+0x2b8>
		 setposition = qi_2 + qdi_2*(time-initime-tacc-tconst)+0.5*setacc*(time-initime-tacc-tconst)*(time-initime-tacc-tconst);
		 time += 0.001;
	 }
	 break;
	}
}
 8003618:	f000 bce6 	b.w	8003fe8 <TrajectoryGenerator+0x9f0>
		qi = position;
 800361c:	4b93      	ldr	r3, [pc, #588]	; (800386c <TrajectoryGenerator+0x274>)
 800361e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003622:	ee07 3a90 	vmov	s15, r3
 8003626:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800362a:	4b91      	ldr	r3, [pc, #580]	; (8003870 <TrajectoryGenerator+0x278>)
 800362c:	edc3 7a00 	vstr	s15, [r3]
		qdi = 0;
 8003630:	4b90      	ldr	r3, [pc, #576]	; (8003874 <TrajectoryGenerator+0x27c>)
 8003632:	f04f 0200 	mov.w	r2, #0
 8003636:	601a      	str	r2, [r3, #0]
		qd_max = 13333.33; //pDulse/s
 8003638:	4b8f      	ldr	r3, [pc, #572]	; (8003878 <TrajectoryGenerator+0x280>)
 800363a:	4a90      	ldr	r2, [pc, #576]	; (800387c <TrajectoryGenerator+0x284>)
 800363c:	601a      	str	r2, [r3, #0]
		qdd_max = 11111.11; //pulse/s
 800363e:	4b90      	ldr	r3, [pc, #576]	; (8003880 <TrajectoryGenerator+0x288>)
 8003640:	4a90      	ldr	r2, [pc, #576]	; (8003884 <TrajectoryGenerator+0x28c>)
 8003642:	601a      	str	r2, [r3, #0]
	  if(qf > qi)
 8003644:	4b90      	ldr	r3, [pc, #576]	; (8003888 <TrajectoryGenerator+0x290>)
 8003646:	ed93 7a00 	vldr	s14, [r3]
 800364a:	4b89      	ldr	r3, [pc, #548]	; (8003870 <TrajectoryGenerator+0x278>)
 800364c:	edd3 7a00 	vldr	s15, [r3]
 8003650:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003658:	dd20      	ble.n	800369c <TrajectoryGenerator+0xa4>
		  t_half = sqrt((qf-qi)/qdd_max);
 800365a:	4b8b      	ldr	r3, [pc, #556]	; (8003888 <TrajectoryGenerator+0x290>)
 800365c:	ed93 7a00 	vldr	s14, [r3]
 8003660:	4b83      	ldr	r3, [pc, #524]	; (8003870 <TrajectoryGenerator+0x278>)
 8003662:	edd3 7a00 	vldr	s15, [r3]
 8003666:	ee37 7a67 	vsub.f32	s14, s14, s15
 800366a:	4b85      	ldr	r3, [pc, #532]	; (8003880 <TrajectoryGenerator+0x288>)
 800366c:	edd3 7a00 	vldr	s15, [r3]
 8003670:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003674:	ee16 0a90 	vmov	r0, s13
 8003678:	f7fc ff12 	bl	80004a0 <__aeabi_f2d>
 800367c:	4602      	mov	r2, r0
 800367e:	460b      	mov	r3, r1
 8003680:	ec43 2b10 	vmov	d0, r2, r3
 8003684:	f008 fb94 	bl	800bdb0 <sqrt>
 8003688:	ec53 2b10 	vmov	r2, r3, d0
 800368c:	4610      	mov	r0, r2
 800368e:	4619      	mov	r1, r3
 8003690:	f7fd fa2e 	bl	8000af0 <__aeabi_d2f>
 8003694:	4603      	mov	r3, r0
 8003696:	4a7d      	ldr	r2, [pc, #500]	; (800388c <TrajectoryGenerator+0x294>)
 8003698:	6013      	str	r3, [r2, #0]
 800369a:	e02c      	b.n	80036f6 <TrajectoryGenerator+0xfe>
	  else if(qf < qi)
 800369c:	4b7a      	ldr	r3, [pc, #488]	; (8003888 <TrajectoryGenerator+0x290>)
 800369e:	ed93 7a00 	vldr	s14, [r3]
 80036a2:	4b73      	ldr	r3, [pc, #460]	; (8003870 <TrajectoryGenerator+0x278>)
 80036a4:	edd3 7a00 	vldr	s15, [r3]
 80036a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036b0:	d521      	bpl.n	80036f6 <TrajectoryGenerator+0xfe>
		  t_half = sqrt(-1*(qf-qi)/qdd_max);
 80036b2:	4b75      	ldr	r3, [pc, #468]	; (8003888 <TrajectoryGenerator+0x290>)
 80036b4:	ed93 7a00 	vldr	s14, [r3]
 80036b8:	4b6d      	ldr	r3, [pc, #436]	; (8003870 <TrajectoryGenerator+0x278>)
 80036ba:	edd3 7a00 	vldr	s15, [r3]
 80036be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036c2:	eeb1 7a67 	vneg.f32	s14, s15
 80036c6:	4b6e      	ldr	r3, [pc, #440]	; (8003880 <TrajectoryGenerator+0x288>)
 80036c8:	edd3 7a00 	vldr	s15, [r3]
 80036cc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80036d0:	ee16 0a90 	vmov	r0, s13
 80036d4:	f7fc fee4 	bl	80004a0 <__aeabi_f2d>
 80036d8:	4602      	mov	r2, r0
 80036da:	460b      	mov	r3, r1
 80036dc:	ec43 2b10 	vmov	d0, r2, r3
 80036e0:	f008 fb66 	bl	800bdb0 <sqrt>
 80036e4:	ec53 2b10 	vmov	r2, r3, d0
 80036e8:	4610      	mov	r0, r2
 80036ea:	4619      	mov	r1, r3
 80036ec:	f7fd fa00 	bl	8000af0 <__aeabi_d2f>
 80036f0:	4603      	mov	r3, r0
 80036f2:	4a66      	ldr	r2, [pc, #408]	; (800388c <TrajectoryGenerator+0x294>)
 80036f4:	6013      	str	r3, [r2, #0]
	  if(qf-qi < 0)
 80036f6:	4b64      	ldr	r3, [pc, #400]	; (8003888 <TrajectoryGenerator+0x290>)
 80036f8:	ed93 7a00 	vldr	s14, [r3]
 80036fc:	4b5c      	ldr	r3, [pc, #368]	; (8003870 <TrajectoryGenerator+0x278>)
 80036fe:	edd3 7a00 	vldr	s15, [r3]
 8003702:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003706:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800370a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800370e:	d50f      	bpl.n	8003730 <TrajectoryGenerator+0x138>
		  qd_max = -1*qd_max;
 8003710:	4b59      	ldr	r3, [pc, #356]	; (8003878 <TrajectoryGenerator+0x280>)
 8003712:	edd3 7a00 	vldr	s15, [r3]
 8003716:	eef1 7a67 	vneg.f32	s15, s15
 800371a:	4b57      	ldr	r3, [pc, #348]	; (8003878 <TrajectoryGenerator+0x280>)
 800371c:	edc3 7a00 	vstr	s15, [r3]
		  qdd_max = -1*qdd_max;
 8003720:	4b57      	ldr	r3, [pc, #348]	; (8003880 <TrajectoryGenerator+0x288>)
 8003722:	edd3 7a00 	vldr	s15, [r3]
 8003726:	eef1 7a67 	vneg.f32	s15, s15
 800372a:	4b55      	ldr	r3, [pc, #340]	; (8003880 <TrajectoryGenerator+0x288>)
 800372c:	edc3 7a00 	vstr	s15, [r3]
	  tacc = (qd_max-qdi)/qdd_max;
 8003730:	4b51      	ldr	r3, [pc, #324]	; (8003878 <TrajectoryGenerator+0x280>)
 8003732:	ed93 7a00 	vldr	s14, [r3]
 8003736:	4b4f      	ldr	r3, [pc, #316]	; (8003874 <TrajectoryGenerator+0x27c>)
 8003738:	edd3 7a00 	vldr	s15, [r3]
 800373c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003740:	4b4f      	ldr	r3, [pc, #316]	; (8003880 <TrajectoryGenerator+0x288>)
 8003742:	ed93 7a00 	vldr	s14, [r3]
 8003746:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800374a:	4b51      	ldr	r3, [pc, #324]	; (8003890 <TrajectoryGenerator+0x298>)
 800374c:	edc3 7a00 	vstr	s15, [r3]
	  qacc = qdi*tacc + 0.5*qdd_max*tacc*tacc;
 8003750:	4b48      	ldr	r3, [pc, #288]	; (8003874 <TrajectoryGenerator+0x27c>)
 8003752:	ed93 7a00 	vldr	s14, [r3]
 8003756:	4b4e      	ldr	r3, [pc, #312]	; (8003890 <TrajectoryGenerator+0x298>)
 8003758:	edd3 7a00 	vldr	s15, [r3]
 800375c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003760:	ee17 0a90 	vmov	r0, s15
 8003764:	f7fc fe9c 	bl	80004a0 <__aeabi_f2d>
 8003768:	4604      	mov	r4, r0
 800376a:	460d      	mov	r5, r1
 800376c:	4b44      	ldr	r3, [pc, #272]	; (8003880 <TrajectoryGenerator+0x288>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4618      	mov	r0, r3
 8003772:	f7fc fe95 	bl	80004a0 <__aeabi_f2d>
 8003776:	f04f 0200 	mov.w	r2, #0
 800377a:	4b46      	ldr	r3, [pc, #280]	; (8003894 <TrajectoryGenerator+0x29c>)
 800377c:	f7fc fee8 	bl	8000550 <__aeabi_dmul>
 8003780:	4602      	mov	r2, r0
 8003782:	460b      	mov	r3, r1
 8003784:	4690      	mov	r8, r2
 8003786:	4699      	mov	r9, r3
 8003788:	4b41      	ldr	r3, [pc, #260]	; (8003890 <TrajectoryGenerator+0x298>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f7fc fe87 	bl	80004a0 <__aeabi_f2d>
 8003792:	4602      	mov	r2, r0
 8003794:	460b      	mov	r3, r1
 8003796:	4640      	mov	r0, r8
 8003798:	4649      	mov	r1, r9
 800379a:	f7fc fed9 	bl	8000550 <__aeabi_dmul>
 800379e:	4602      	mov	r2, r0
 80037a0:	460b      	mov	r3, r1
 80037a2:	4690      	mov	r8, r2
 80037a4:	4699      	mov	r9, r3
 80037a6:	4b3a      	ldr	r3, [pc, #232]	; (8003890 <TrajectoryGenerator+0x298>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7fc fe78 	bl	80004a0 <__aeabi_f2d>
 80037b0:	4602      	mov	r2, r0
 80037b2:	460b      	mov	r3, r1
 80037b4:	4640      	mov	r0, r8
 80037b6:	4649      	mov	r1, r9
 80037b8:	f7fc feca 	bl	8000550 <__aeabi_dmul>
 80037bc:	4602      	mov	r2, r0
 80037be:	460b      	mov	r3, r1
 80037c0:	4620      	mov	r0, r4
 80037c2:	4629      	mov	r1, r5
 80037c4:	f7fc fd0e 	bl	80001e4 <__adddf3>
 80037c8:	4602      	mov	r2, r0
 80037ca:	460b      	mov	r3, r1
 80037cc:	4610      	mov	r0, r2
 80037ce:	4619      	mov	r1, r3
 80037d0:	f7fd f98e 	bl	8000af0 <__aeabi_d2f>
 80037d4:	4603      	mov	r3, r0
 80037d6:	4a30      	ldr	r2, [pc, #192]	; (8003898 <TrajectoryGenerator+0x2a0>)
 80037d8:	6013      	str	r3, [r2, #0]
	  qdec = qacc;
 80037da:	4b2f      	ldr	r3, [pc, #188]	; (8003898 <TrajectoryGenerator+0x2a0>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a2f      	ldr	r2, [pc, #188]	; (800389c <TrajectoryGenerator+0x2a4>)
 80037e0:	6013      	str	r3, [r2, #0]
	  tconst = ((qf-qi)-qacc-qdec)/qd_max;
 80037e2:	4b29      	ldr	r3, [pc, #164]	; (8003888 <TrajectoryGenerator+0x290>)
 80037e4:	ed93 7a00 	vldr	s14, [r3]
 80037e8:	4b21      	ldr	r3, [pc, #132]	; (8003870 <TrajectoryGenerator+0x278>)
 80037ea:	edd3 7a00 	vldr	s15, [r3]
 80037ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80037f2:	4b29      	ldr	r3, [pc, #164]	; (8003898 <TrajectoryGenerator+0x2a0>)
 80037f4:	edd3 7a00 	vldr	s15, [r3]
 80037f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80037fc:	4b27      	ldr	r3, [pc, #156]	; (800389c <TrajectoryGenerator+0x2a4>)
 80037fe:	edd3 7a00 	vldr	s15, [r3]
 8003802:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003806:	4b1c      	ldr	r3, [pc, #112]	; (8003878 <TrajectoryGenerator+0x280>)
 8003808:	ed93 7a00 	vldr	s14, [r3]
 800380c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003810:	4b23      	ldr	r3, [pc, #140]	; (80038a0 <TrajectoryGenerator+0x2a8>)
 8003812:	edc3 7a00 	vstr	s15, [r3]
	  tdec = tacc;
 8003816:	4b1e      	ldr	r3, [pc, #120]	; (8003890 <TrajectoryGenerator+0x298>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a22      	ldr	r2, [pc, #136]	; (80038a4 <TrajectoryGenerator+0x2ac>)
 800381c:	6013      	str	r3, [r2, #0]
	  if(qdi+qdd_max*t_half >= qd_max)
 800381e:	4b18      	ldr	r3, [pc, #96]	; (8003880 <TrajectoryGenerator+0x288>)
 8003820:	ed93 7a00 	vldr	s14, [r3]
 8003824:	4b19      	ldr	r3, [pc, #100]	; (800388c <TrajectoryGenerator+0x294>)
 8003826:	edd3 7a00 	vldr	s15, [r3]
 800382a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800382e:	4b11      	ldr	r3, [pc, #68]	; (8003874 <TrajectoryGenerator+0x27c>)
 8003830:	edd3 7a00 	vldr	s15, [r3]
 8003834:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003838:	4b0f      	ldr	r3, [pc, #60]	; (8003878 <TrajectoryGenerator+0x280>)
 800383a:	edd3 7a00 	vldr	s15, [r3]
 800383e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003846:	db07      	blt.n	8003858 <TrajectoryGenerator+0x260>
		  initime = time;
 8003848:	4b17      	ldr	r3, [pc, #92]	; (80038a8 <TrajectoryGenerator+0x2b0>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a17      	ldr	r2, [pc, #92]	; (80038ac <TrajectoryGenerator+0x2b4>)
 800384e:	6013      	str	r3, [r2, #0]
		  Trajectstate = 2;
 8003850:	4b05      	ldr	r3, [pc, #20]	; (8003868 <TrajectoryGenerator+0x270>)
 8003852:	2202      	movs	r2, #2
 8003854:	601a      	str	r2, [r3, #0]
	  break;
 8003856:	e3c7      	b.n	8003fe8 <TrajectoryGenerator+0x9f0>
		  initime = time;
 8003858:	4b13      	ldr	r3, [pc, #76]	; (80038a8 <TrajectoryGenerator+0x2b0>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a13      	ldr	r2, [pc, #76]	; (80038ac <TrajectoryGenerator+0x2b4>)
 800385e:	6013      	str	r3, [r2, #0]
		  Trajectstate = 1;
 8003860:	4b01      	ldr	r3, [pc, #4]	; (8003868 <TrajectoryGenerator+0x270>)
 8003862:	2201      	movs	r2, #1
 8003864:	601a      	str	r2, [r3, #0]
	  break;
 8003866:	e3bf      	b.n	8003fe8 <TrajectoryGenerator+0x9f0>
 8003868:	2000073c 	.word	0x2000073c
 800386c:	2000077c 	.word	0x2000077c
 8003870:	20000748 	.word	0x20000748
 8003874:	2000074c 	.word	0x2000074c
 8003878:	2000020c 	.word	0x2000020c
 800387c:	46505552 	.word	0x46505552
 8003880:	20000210 	.word	0x20000210
 8003884:	462d9c71 	.word	0x462d9c71
 8003888:	20000744 	.word	0x20000744
 800388c:	20000754 	.word	0x20000754
 8003890:	20000768 	.word	0x20000768
 8003894:	3fe00000 	.word	0x3fe00000
 8003898:	2000076c 	.word	0x2000076c
 800389c:	20000770 	.word	0x20000770
 80038a0:	20000774 	.word	0x20000774
 80038a4:	20000778 	.word	0x20000778
 80038a8:	20000740 	.word	0x20000740
 80038ac:	20000750 	.word	0x20000750
	  if(time <= t_half + initime)
 80038b0:	4bb7      	ldr	r3, [pc, #732]	; (8003b90 <TrajectoryGenerator+0x598>)
 80038b2:	ed93 7a00 	vldr	s14, [r3]
 80038b6:	4bb7      	ldr	r3, [pc, #732]	; (8003b94 <TrajectoryGenerator+0x59c>)
 80038b8:	edd3 7a00 	vldr	s15, [r3]
 80038bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038c0:	4bb5      	ldr	r3, [pc, #724]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 80038c2:	edd3 7a00 	vldr	s15, [r3]
 80038c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038ce:	f2c0 8092 	blt.w	80039f6 <TrajectoryGenerator+0x3fe>
		  setacc = qdd_max;
 80038d2:	4bb2      	ldr	r3, [pc, #712]	; (8003b9c <TrajectoryGenerator+0x5a4>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4ab2      	ldr	r2, [pc, #712]	; (8003ba0 <TrajectoryGenerator+0x5a8>)
 80038d8:	6013      	str	r3, [r2, #0]
		  setvelocity = qdi + setacc*(time-initime);
 80038da:	4baf      	ldr	r3, [pc, #700]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 80038dc:	ed93 7a00 	vldr	s14, [r3]
 80038e0:	4bac      	ldr	r3, [pc, #688]	; (8003b94 <TrajectoryGenerator+0x59c>)
 80038e2:	edd3 7a00 	vldr	s15, [r3]
 80038e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80038ea:	4bad      	ldr	r3, [pc, #692]	; (8003ba0 <TrajectoryGenerator+0x5a8>)
 80038ec:	edd3 7a00 	vldr	s15, [r3]
 80038f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038f4:	4bab      	ldr	r3, [pc, #684]	; (8003ba4 <TrajectoryGenerator+0x5ac>)
 80038f6:	edd3 7a00 	vldr	s15, [r3]
 80038fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038fe:	4baa      	ldr	r3, [pc, #680]	; (8003ba8 <TrajectoryGenerator+0x5b0>)
 8003900:	edc3 7a00 	vstr	s15, [r3]
		  setposition = qi + qdi*(time-initime)+0.5*setacc*(time-initime)*(time-initime);
 8003904:	4ba4      	ldr	r3, [pc, #656]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 8003906:	ed93 7a00 	vldr	s14, [r3]
 800390a:	4ba2      	ldr	r3, [pc, #648]	; (8003b94 <TrajectoryGenerator+0x59c>)
 800390c:	edd3 7a00 	vldr	s15, [r3]
 8003910:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003914:	4ba3      	ldr	r3, [pc, #652]	; (8003ba4 <TrajectoryGenerator+0x5ac>)
 8003916:	edd3 7a00 	vldr	s15, [r3]
 800391a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800391e:	4ba3      	ldr	r3, [pc, #652]	; (8003bac <TrajectoryGenerator+0x5b4>)
 8003920:	edd3 7a00 	vldr	s15, [r3]
 8003924:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003928:	ee17 0a90 	vmov	r0, s15
 800392c:	f7fc fdb8 	bl	80004a0 <__aeabi_f2d>
 8003930:	4604      	mov	r4, r0
 8003932:	460d      	mov	r5, r1
 8003934:	4b9a      	ldr	r3, [pc, #616]	; (8003ba0 <TrajectoryGenerator+0x5a8>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4618      	mov	r0, r3
 800393a:	f7fc fdb1 	bl	80004a0 <__aeabi_f2d>
 800393e:	f04f 0200 	mov.w	r2, #0
 8003942:	4b9b      	ldr	r3, [pc, #620]	; (8003bb0 <TrajectoryGenerator+0x5b8>)
 8003944:	f7fc fe04 	bl	8000550 <__aeabi_dmul>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	4690      	mov	r8, r2
 800394e:	4699      	mov	r9, r3
 8003950:	4b91      	ldr	r3, [pc, #580]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 8003952:	ed93 7a00 	vldr	s14, [r3]
 8003956:	4b8f      	ldr	r3, [pc, #572]	; (8003b94 <TrajectoryGenerator+0x59c>)
 8003958:	edd3 7a00 	vldr	s15, [r3]
 800395c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003960:	ee17 0a90 	vmov	r0, s15
 8003964:	f7fc fd9c 	bl	80004a0 <__aeabi_f2d>
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4640      	mov	r0, r8
 800396e:	4649      	mov	r1, r9
 8003970:	f7fc fdee 	bl	8000550 <__aeabi_dmul>
 8003974:	4602      	mov	r2, r0
 8003976:	460b      	mov	r3, r1
 8003978:	4690      	mov	r8, r2
 800397a:	4699      	mov	r9, r3
 800397c:	4b86      	ldr	r3, [pc, #536]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 800397e:	ed93 7a00 	vldr	s14, [r3]
 8003982:	4b84      	ldr	r3, [pc, #528]	; (8003b94 <TrajectoryGenerator+0x59c>)
 8003984:	edd3 7a00 	vldr	s15, [r3]
 8003988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800398c:	ee17 0a90 	vmov	r0, s15
 8003990:	f7fc fd86 	bl	80004a0 <__aeabi_f2d>
 8003994:	4602      	mov	r2, r0
 8003996:	460b      	mov	r3, r1
 8003998:	4640      	mov	r0, r8
 800399a:	4649      	mov	r1, r9
 800399c:	f7fc fdd8 	bl	8000550 <__aeabi_dmul>
 80039a0:	4602      	mov	r2, r0
 80039a2:	460b      	mov	r3, r1
 80039a4:	4620      	mov	r0, r4
 80039a6:	4629      	mov	r1, r5
 80039a8:	f7fc fc1c 	bl	80001e4 <__adddf3>
 80039ac:	4602      	mov	r2, r0
 80039ae:	460b      	mov	r3, r1
 80039b0:	4610      	mov	r0, r2
 80039b2:	4619      	mov	r1, r3
 80039b4:	f7fd f89c 	bl	8000af0 <__aeabi_d2f>
 80039b8:	4603      	mov	r3, r0
 80039ba:	4a7e      	ldr	r2, [pc, #504]	; (8003bb4 <TrajectoryGenerator+0x5bc>)
 80039bc:	6013      	str	r3, [r2, #0]
		  qi_1 = setposition;
 80039be:	4b7d      	ldr	r3, [pc, #500]	; (8003bb4 <TrajectoryGenerator+0x5bc>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a7d      	ldr	r2, [pc, #500]	; (8003bb8 <TrajectoryGenerator+0x5c0>)
 80039c4:	6013      	str	r3, [r2, #0]
		  qdi_1 = setvelocity;
 80039c6:	4b78      	ldr	r3, [pc, #480]	; (8003ba8 <TrajectoryGenerator+0x5b0>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a7c      	ldr	r2, [pc, #496]	; (8003bbc <TrajectoryGenerator+0x5c4>)
 80039cc:	6013      	str	r3, [r2, #0]
		  time += 0.001;
 80039ce:	4b72      	ldr	r3, [pc, #456]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7fc fd64 	bl	80004a0 <__aeabi_f2d>
 80039d8:	a36b      	add	r3, pc, #428	; (adr r3, 8003b88 <TrajectoryGenerator+0x590>)
 80039da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039de:	f7fc fc01 	bl	80001e4 <__adddf3>
 80039e2:	4602      	mov	r2, r0
 80039e4:	460b      	mov	r3, r1
 80039e6:	4610      	mov	r0, r2
 80039e8:	4619      	mov	r1, r3
 80039ea:	f7fd f881 	bl	8000af0 <__aeabi_d2f>
 80039ee:	4603      	mov	r3, r0
 80039f0:	4a69      	ldr	r2, [pc, #420]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 80039f2:	6013      	str	r3, [r2, #0]
	break;
 80039f4:	e2f8      	b.n	8003fe8 <TrajectoryGenerator+0x9f0>
	  else if(t_half + initime < time && time <= (2*t_half) + initime)
 80039f6:	4b66      	ldr	r3, [pc, #408]	; (8003b90 <TrajectoryGenerator+0x598>)
 80039f8:	ed93 7a00 	vldr	s14, [r3]
 80039fc:	4b65      	ldr	r3, [pc, #404]	; (8003b94 <TrajectoryGenerator+0x59c>)
 80039fe:	edd3 7a00 	vldr	s15, [r3]
 8003a02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a06:	4b64      	ldr	r3, [pc, #400]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 8003a08:	edd3 7a00 	vldr	s15, [r3]
 8003a0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a14:	d400      	bmi.n	8003a18 <TrajectoryGenerator+0x420>
	break;
 8003a16:	e2e7      	b.n	8003fe8 <TrajectoryGenerator+0x9f0>
	  else if(t_half + initime < time && time <= (2*t_half) + initime)
 8003a18:	4b5d      	ldr	r3, [pc, #372]	; (8003b90 <TrajectoryGenerator+0x598>)
 8003a1a:	edd3 7a00 	vldr	s15, [r3]
 8003a1e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003a22:	4b5c      	ldr	r3, [pc, #368]	; (8003b94 <TrajectoryGenerator+0x59c>)
 8003a24:	edd3 7a00 	vldr	s15, [r3]
 8003a28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a2c:	4b5a      	ldr	r3, [pc, #360]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 8003a2e:	edd3 7a00 	vldr	s15, [r3]
 8003a32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a3a:	da00      	bge.n	8003a3e <TrajectoryGenerator+0x446>
	break;
 8003a3c:	e2d4      	b.n	8003fe8 <TrajectoryGenerator+0x9f0>
		  setacc = -qdd_max;
 8003a3e:	4b57      	ldr	r3, [pc, #348]	; (8003b9c <TrajectoryGenerator+0x5a4>)
 8003a40:	edd3 7a00 	vldr	s15, [r3]
 8003a44:	eef1 7a67 	vneg.f32	s15, s15
 8003a48:	4b55      	ldr	r3, [pc, #340]	; (8003ba0 <TrajectoryGenerator+0x5a8>)
 8003a4a:	edc3 7a00 	vstr	s15, [r3]
		  setvelocity = qdi_1 + setacc*(time-initime-t_half);
 8003a4e:	4b52      	ldr	r3, [pc, #328]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 8003a50:	ed93 7a00 	vldr	s14, [r3]
 8003a54:	4b4f      	ldr	r3, [pc, #316]	; (8003b94 <TrajectoryGenerator+0x59c>)
 8003a56:	edd3 7a00 	vldr	s15, [r3]
 8003a5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003a5e:	4b4c      	ldr	r3, [pc, #304]	; (8003b90 <TrajectoryGenerator+0x598>)
 8003a60:	edd3 7a00 	vldr	s15, [r3]
 8003a64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003a68:	4b4d      	ldr	r3, [pc, #308]	; (8003ba0 <TrajectoryGenerator+0x5a8>)
 8003a6a:	edd3 7a00 	vldr	s15, [r3]
 8003a6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a72:	4b52      	ldr	r3, [pc, #328]	; (8003bbc <TrajectoryGenerator+0x5c4>)
 8003a74:	edd3 7a00 	vldr	s15, [r3]
 8003a78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a7c:	4b4a      	ldr	r3, [pc, #296]	; (8003ba8 <TrajectoryGenerator+0x5b0>)
 8003a7e:	edc3 7a00 	vstr	s15, [r3]
		  setposition = qi_1 + qdi_1*(time-initime-t_half)+0.5*setacc*(time-initime-t_half)*(time-initime-t_half);
 8003a82:	4b45      	ldr	r3, [pc, #276]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 8003a84:	ed93 7a00 	vldr	s14, [r3]
 8003a88:	4b42      	ldr	r3, [pc, #264]	; (8003b94 <TrajectoryGenerator+0x59c>)
 8003a8a:	edd3 7a00 	vldr	s15, [r3]
 8003a8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003a92:	4b3f      	ldr	r3, [pc, #252]	; (8003b90 <TrajectoryGenerator+0x598>)
 8003a94:	edd3 7a00 	vldr	s15, [r3]
 8003a98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003a9c:	4b47      	ldr	r3, [pc, #284]	; (8003bbc <TrajectoryGenerator+0x5c4>)
 8003a9e:	edd3 7a00 	vldr	s15, [r3]
 8003aa2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003aa6:	4b44      	ldr	r3, [pc, #272]	; (8003bb8 <TrajectoryGenerator+0x5c0>)
 8003aa8:	edd3 7a00 	vldr	s15, [r3]
 8003aac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ab0:	ee17 0a90 	vmov	r0, s15
 8003ab4:	f7fc fcf4 	bl	80004a0 <__aeabi_f2d>
 8003ab8:	4604      	mov	r4, r0
 8003aba:	460d      	mov	r5, r1
 8003abc:	4b38      	ldr	r3, [pc, #224]	; (8003ba0 <TrajectoryGenerator+0x5a8>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7fc fced 	bl	80004a0 <__aeabi_f2d>
 8003ac6:	f04f 0200 	mov.w	r2, #0
 8003aca:	4b39      	ldr	r3, [pc, #228]	; (8003bb0 <TrajectoryGenerator+0x5b8>)
 8003acc:	f7fc fd40 	bl	8000550 <__aeabi_dmul>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	4690      	mov	r8, r2
 8003ad6:	4699      	mov	r9, r3
 8003ad8:	4b2f      	ldr	r3, [pc, #188]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 8003ada:	ed93 7a00 	vldr	s14, [r3]
 8003ade:	4b2d      	ldr	r3, [pc, #180]	; (8003b94 <TrajectoryGenerator+0x59c>)
 8003ae0:	edd3 7a00 	vldr	s15, [r3]
 8003ae4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ae8:	4b29      	ldr	r3, [pc, #164]	; (8003b90 <TrajectoryGenerator+0x598>)
 8003aea:	edd3 7a00 	vldr	s15, [r3]
 8003aee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003af2:	ee17 0a90 	vmov	r0, s15
 8003af6:	f7fc fcd3 	bl	80004a0 <__aeabi_f2d>
 8003afa:	4602      	mov	r2, r0
 8003afc:	460b      	mov	r3, r1
 8003afe:	4640      	mov	r0, r8
 8003b00:	4649      	mov	r1, r9
 8003b02:	f7fc fd25 	bl	8000550 <__aeabi_dmul>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4690      	mov	r8, r2
 8003b0c:	4699      	mov	r9, r3
 8003b0e:	4b22      	ldr	r3, [pc, #136]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 8003b10:	ed93 7a00 	vldr	s14, [r3]
 8003b14:	4b1f      	ldr	r3, [pc, #124]	; (8003b94 <TrajectoryGenerator+0x59c>)
 8003b16:	edd3 7a00 	vldr	s15, [r3]
 8003b1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003b1e:	4b1c      	ldr	r3, [pc, #112]	; (8003b90 <TrajectoryGenerator+0x598>)
 8003b20:	edd3 7a00 	vldr	s15, [r3]
 8003b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b28:	ee17 0a90 	vmov	r0, s15
 8003b2c:	f7fc fcb8 	bl	80004a0 <__aeabi_f2d>
 8003b30:	4602      	mov	r2, r0
 8003b32:	460b      	mov	r3, r1
 8003b34:	4640      	mov	r0, r8
 8003b36:	4649      	mov	r1, r9
 8003b38:	f7fc fd0a 	bl	8000550 <__aeabi_dmul>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	460b      	mov	r3, r1
 8003b40:	4620      	mov	r0, r4
 8003b42:	4629      	mov	r1, r5
 8003b44:	f7fc fb4e 	bl	80001e4 <__adddf3>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	4610      	mov	r0, r2
 8003b4e:	4619      	mov	r1, r3
 8003b50:	f7fc ffce 	bl	8000af0 <__aeabi_d2f>
 8003b54:	4603      	mov	r3, r0
 8003b56:	4a17      	ldr	r2, [pc, #92]	; (8003bb4 <TrajectoryGenerator+0x5bc>)
 8003b58:	6013      	str	r3, [r2, #0]
		  time += 0.001;
 8003b5a:	4b0f      	ldr	r3, [pc, #60]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7fc fc9e 	bl	80004a0 <__aeabi_f2d>
 8003b64:	a308      	add	r3, pc, #32	; (adr r3, 8003b88 <TrajectoryGenerator+0x590>)
 8003b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6a:	f7fc fb3b 	bl	80001e4 <__adddf3>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	460b      	mov	r3, r1
 8003b72:	4610      	mov	r0, r2
 8003b74:	4619      	mov	r1, r3
 8003b76:	f7fc ffbb 	bl	8000af0 <__aeabi_d2f>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	4a06      	ldr	r2, [pc, #24]	; (8003b98 <TrajectoryGenerator+0x5a0>)
 8003b7e:	6013      	str	r3, [r2, #0]
	break;
 8003b80:	e232      	b.n	8003fe8 <TrajectoryGenerator+0x9f0>
 8003b82:	bf00      	nop
 8003b84:	f3af 8000 	nop.w
 8003b88:	d2f1a9fc 	.word	0xd2f1a9fc
 8003b8c:	3f50624d 	.word	0x3f50624d
 8003b90:	20000754 	.word	0x20000754
 8003b94:	20000750 	.word	0x20000750
 8003b98:	20000740 	.word	0x20000740
 8003b9c:	20000210 	.word	0x20000210
 8003ba0:	200007a4 	.word	0x200007a4
 8003ba4:	2000074c 	.word	0x2000074c
 8003ba8:	200007a0 	.word	0x200007a0
 8003bac:	20000748 	.word	0x20000748
 8003bb0:	3fe00000 	.word	0x3fe00000
 8003bb4:	20000780 	.word	0x20000780
 8003bb8:	20000760 	.word	0x20000760
 8003bbc:	20000758 	.word	0x20000758
	 if(time <= tacc + initime)
 8003bc0:	4b9d      	ldr	r3, [pc, #628]	; (8003e38 <TrajectoryGenerator+0x840>)
 8003bc2:	ed93 7a00 	vldr	s14, [r3]
 8003bc6:	4b9d      	ldr	r3, [pc, #628]	; (8003e3c <TrajectoryGenerator+0x844>)
 8003bc8:	edd3 7a00 	vldr	s15, [r3]
 8003bcc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bd0:	4b9b      	ldr	r3, [pc, #620]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003bd2:	edd3 7a00 	vldr	s15, [r3]
 8003bd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bde:	f2c0 8092 	blt.w	8003d06 <TrajectoryGenerator+0x70e>
		 setacc = qdd_max;
 8003be2:	4b98      	ldr	r3, [pc, #608]	; (8003e44 <TrajectoryGenerator+0x84c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a98      	ldr	r2, [pc, #608]	; (8003e48 <TrajectoryGenerator+0x850>)
 8003be8:	6013      	str	r3, [r2, #0]
		 setvelocity = qdi + setacc*(time-initime);
 8003bea:	4b95      	ldr	r3, [pc, #596]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003bec:	ed93 7a00 	vldr	s14, [r3]
 8003bf0:	4b92      	ldr	r3, [pc, #584]	; (8003e3c <TrajectoryGenerator+0x844>)
 8003bf2:	edd3 7a00 	vldr	s15, [r3]
 8003bf6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003bfa:	4b93      	ldr	r3, [pc, #588]	; (8003e48 <TrajectoryGenerator+0x850>)
 8003bfc:	edd3 7a00 	vldr	s15, [r3]
 8003c00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c04:	4b91      	ldr	r3, [pc, #580]	; (8003e4c <TrajectoryGenerator+0x854>)
 8003c06:	edd3 7a00 	vldr	s15, [r3]
 8003c0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c0e:	4b90      	ldr	r3, [pc, #576]	; (8003e50 <TrajectoryGenerator+0x858>)
 8003c10:	edc3 7a00 	vstr	s15, [r3]
		 setposition = qi + qdi*(time-initime)+0.5*setacc*(time-initime)*(time-initime);
 8003c14:	4b8a      	ldr	r3, [pc, #552]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003c16:	ed93 7a00 	vldr	s14, [r3]
 8003c1a:	4b88      	ldr	r3, [pc, #544]	; (8003e3c <TrajectoryGenerator+0x844>)
 8003c1c:	edd3 7a00 	vldr	s15, [r3]
 8003c20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c24:	4b89      	ldr	r3, [pc, #548]	; (8003e4c <TrajectoryGenerator+0x854>)
 8003c26:	edd3 7a00 	vldr	s15, [r3]
 8003c2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c2e:	4b89      	ldr	r3, [pc, #548]	; (8003e54 <TrajectoryGenerator+0x85c>)
 8003c30:	edd3 7a00 	vldr	s15, [r3]
 8003c34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c38:	ee17 0a90 	vmov	r0, s15
 8003c3c:	f7fc fc30 	bl	80004a0 <__aeabi_f2d>
 8003c40:	4604      	mov	r4, r0
 8003c42:	460d      	mov	r5, r1
 8003c44:	4b80      	ldr	r3, [pc, #512]	; (8003e48 <TrajectoryGenerator+0x850>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7fc fc29 	bl	80004a0 <__aeabi_f2d>
 8003c4e:	f04f 0200 	mov.w	r2, #0
 8003c52:	4b81      	ldr	r3, [pc, #516]	; (8003e58 <TrajectoryGenerator+0x860>)
 8003c54:	f7fc fc7c 	bl	8000550 <__aeabi_dmul>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4690      	mov	r8, r2
 8003c5e:	4699      	mov	r9, r3
 8003c60:	4b77      	ldr	r3, [pc, #476]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003c62:	ed93 7a00 	vldr	s14, [r3]
 8003c66:	4b75      	ldr	r3, [pc, #468]	; (8003e3c <TrajectoryGenerator+0x844>)
 8003c68:	edd3 7a00 	vldr	s15, [r3]
 8003c6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c70:	ee17 0a90 	vmov	r0, s15
 8003c74:	f7fc fc14 	bl	80004a0 <__aeabi_f2d>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	4640      	mov	r0, r8
 8003c7e:	4649      	mov	r1, r9
 8003c80:	f7fc fc66 	bl	8000550 <__aeabi_dmul>
 8003c84:	4602      	mov	r2, r0
 8003c86:	460b      	mov	r3, r1
 8003c88:	4690      	mov	r8, r2
 8003c8a:	4699      	mov	r9, r3
 8003c8c:	4b6c      	ldr	r3, [pc, #432]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003c8e:	ed93 7a00 	vldr	s14, [r3]
 8003c92:	4b6a      	ldr	r3, [pc, #424]	; (8003e3c <TrajectoryGenerator+0x844>)
 8003c94:	edd3 7a00 	vldr	s15, [r3]
 8003c98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c9c:	ee17 0a90 	vmov	r0, s15
 8003ca0:	f7fc fbfe 	bl	80004a0 <__aeabi_f2d>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	4640      	mov	r0, r8
 8003caa:	4649      	mov	r1, r9
 8003cac:	f7fc fc50 	bl	8000550 <__aeabi_dmul>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	4620      	mov	r0, r4
 8003cb6:	4629      	mov	r1, r5
 8003cb8:	f7fc fa94 	bl	80001e4 <__adddf3>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4610      	mov	r0, r2
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	f7fc ff14 	bl	8000af0 <__aeabi_d2f>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	4a64      	ldr	r2, [pc, #400]	; (8003e5c <TrajectoryGenerator+0x864>)
 8003ccc:	6013      	str	r3, [r2, #0]
		 qi_1 = setposition;
 8003cce:	4b63      	ldr	r3, [pc, #396]	; (8003e5c <TrajectoryGenerator+0x864>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a63      	ldr	r2, [pc, #396]	; (8003e60 <TrajectoryGenerator+0x868>)
 8003cd4:	6013      	str	r3, [r2, #0]
		 qdi_1 = setvelocity;
 8003cd6:	4b5e      	ldr	r3, [pc, #376]	; (8003e50 <TrajectoryGenerator+0x858>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a62      	ldr	r2, [pc, #392]	; (8003e64 <TrajectoryGenerator+0x86c>)
 8003cdc:	6013      	str	r3, [r2, #0]
		 time += 0.001;
 8003cde:	4b58      	ldr	r3, [pc, #352]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fc fbdc 	bl	80004a0 <__aeabi_f2d>
 8003ce8:	a351      	add	r3, pc, #324	; (adr r3, 8003e30 <TrajectoryGenerator+0x838>)
 8003cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cee:	f7fc fa79 	bl	80001e4 <__adddf3>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	4610      	mov	r0, r2
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	f7fc fef9 	bl	8000af0 <__aeabi_d2f>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	4a4f      	ldr	r2, [pc, #316]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003d02:	6013      	str	r3, [r2, #0]
	 break;
 8003d04:	e16f      	b.n	8003fe6 <TrajectoryGenerator+0x9ee>
	 else if(tacc+initime < time && time <= initime+tacc+tconst)
 8003d06:	4b4c      	ldr	r3, [pc, #304]	; (8003e38 <TrajectoryGenerator+0x840>)
 8003d08:	ed93 7a00 	vldr	s14, [r3]
 8003d0c:	4b4b      	ldr	r3, [pc, #300]	; (8003e3c <TrajectoryGenerator+0x844>)
 8003d0e:	edd3 7a00 	vldr	s15, [r3]
 8003d12:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d16:	4b4a      	ldr	r3, [pc, #296]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003d18:	edd3 7a00 	vldr	s15, [r3]
 8003d1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d24:	d552      	bpl.n	8003dcc <TrajectoryGenerator+0x7d4>
 8003d26:	4b45      	ldr	r3, [pc, #276]	; (8003e3c <TrajectoryGenerator+0x844>)
 8003d28:	ed93 7a00 	vldr	s14, [r3]
 8003d2c:	4b42      	ldr	r3, [pc, #264]	; (8003e38 <TrajectoryGenerator+0x840>)
 8003d2e:	edd3 7a00 	vldr	s15, [r3]
 8003d32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d36:	4b4c      	ldr	r3, [pc, #304]	; (8003e68 <TrajectoryGenerator+0x870>)
 8003d38:	edd3 7a00 	vldr	s15, [r3]
 8003d3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d40:	4b3f      	ldr	r3, [pc, #252]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003d42:	edd3 7a00 	vldr	s15, [r3]
 8003d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d4e:	db3d      	blt.n	8003dcc <TrajectoryGenerator+0x7d4>
		 setacc = 0;
 8003d50:	4b3d      	ldr	r3, [pc, #244]	; (8003e48 <TrajectoryGenerator+0x850>)
 8003d52:	f04f 0200 	mov.w	r2, #0
 8003d56:	601a      	str	r2, [r3, #0]
		 setvelocity = qd_max;
 8003d58:	4b44      	ldr	r3, [pc, #272]	; (8003e6c <TrajectoryGenerator+0x874>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a3c      	ldr	r2, [pc, #240]	; (8003e50 <TrajectoryGenerator+0x858>)
 8003d5e:	6013      	str	r3, [r2, #0]
		 setposition = qi_1 + qd_max*(time-initime-tacc);
 8003d60:	4b37      	ldr	r3, [pc, #220]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003d62:	ed93 7a00 	vldr	s14, [r3]
 8003d66:	4b35      	ldr	r3, [pc, #212]	; (8003e3c <TrajectoryGenerator+0x844>)
 8003d68:	edd3 7a00 	vldr	s15, [r3]
 8003d6c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d70:	4b31      	ldr	r3, [pc, #196]	; (8003e38 <TrajectoryGenerator+0x840>)
 8003d72:	edd3 7a00 	vldr	s15, [r3]
 8003d76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d7a:	4b3c      	ldr	r3, [pc, #240]	; (8003e6c <TrajectoryGenerator+0x874>)
 8003d7c:	edd3 7a00 	vldr	s15, [r3]
 8003d80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d84:	4b36      	ldr	r3, [pc, #216]	; (8003e60 <TrajectoryGenerator+0x868>)
 8003d86:	edd3 7a00 	vldr	s15, [r3]
 8003d8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d8e:	4b33      	ldr	r3, [pc, #204]	; (8003e5c <TrajectoryGenerator+0x864>)
 8003d90:	edc3 7a00 	vstr	s15, [r3]
		 qi_2 = setposition;
 8003d94:	4b31      	ldr	r3, [pc, #196]	; (8003e5c <TrajectoryGenerator+0x864>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a35      	ldr	r2, [pc, #212]	; (8003e70 <TrajectoryGenerator+0x878>)
 8003d9a:	6013      	str	r3, [r2, #0]
		 qdi_2 = setvelocity;
 8003d9c:	4b2c      	ldr	r3, [pc, #176]	; (8003e50 <TrajectoryGenerator+0x858>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a34      	ldr	r2, [pc, #208]	; (8003e74 <TrajectoryGenerator+0x87c>)
 8003da2:	6013      	str	r3, [r2, #0]
		 time += 0.001;
 8003da4:	4b26      	ldr	r3, [pc, #152]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fc fb79 	bl	80004a0 <__aeabi_f2d>
 8003dae:	a320      	add	r3, pc, #128	; (adr r3, 8003e30 <TrajectoryGenerator+0x838>)
 8003db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db4:	f7fc fa16 	bl	80001e4 <__adddf3>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4610      	mov	r0, r2
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	f7fc fe96 	bl	8000af0 <__aeabi_d2f>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	4a1e      	ldr	r2, [pc, #120]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003dc8:	6013      	str	r3, [r2, #0]
	 break;
 8003dca:	e10c      	b.n	8003fe6 <TrajectoryGenerator+0x9ee>
	 else if(tacc+tconst+initime < time && time <= tacc+tconst+tdec+initime)
 8003dcc:	4b1a      	ldr	r3, [pc, #104]	; (8003e38 <TrajectoryGenerator+0x840>)
 8003dce:	ed93 7a00 	vldr	s14, [r3]
 8003dd2:	4b25      	ldr	r3, [pc, #148]	; (8003e68 <TrajectoryGenerator+0x870>)
 8003dd4:	edd3 7a00 	vldr	s15, [r3]
 8003dd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ddc:	4b17      	ldr	r3, [pc, #92]	; (8003e3c <TrajectoryGenerator+0x844>)
 8003dde:	edd3 7a00 	vldr	s15, [r3]
 8003de2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003de6:	4b16      	ldr	r3, [pc, #88]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003de8:	edd3 7a00 	vldr	s15, [r3]
 8003dec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df4:	d400      	bmi.n	8003df8 <TrajectoryGenerator+0x800>
	 break;
 8003df6:	e0f6      	b.n	8003fe6 <TrajectoryGenerator+0x9ee>
	 else if(tacc+tconst+initime < time && time <= tacc+tconst+tdec+initime)
 8003df8:	4b0f      	ldr	r3, [pc, #60]	; (8003e38 <TrajectoryGenerator+0x840>)
 8003dfa:	ed93 7a00 	vldr	s14, [r3]
 8003dfe:	4b1a      	ldr	r3, [pc, #104]	; (8003e68 <TrajectoryGenerator+0x870>)
 8003e00:	edd3 7a00 	vldr	s15, [r3]
 8003e04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e08:	4b1b      	ldr	r3, [pc, #108]	; (8003e78 <TrajectoryGenerator+0x880>)
 8003e0a:	edd3 7a00 	vldr	s15, [r3]
 8003e0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e12:	4b0a      	ldr	r3, [pc, #40]	; (8003e3c <TrajectoryGenerator+0x844>)
 8003e14:	edd3 7a00 	vldr	s15, [r3]
 8003e18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e1c:	4b08      	ldr	r3, [pc, #32]	; (8003e40 <TrajectoryGenerator+0x848>)
 8003e1e:	edd3 7a00 	vldr	s15, [r3]
 8003e22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e2a:	da27      	bge.n	8003e7c <TrajectoryGenerator+0x884>
	 break;
 8003e2c:	e0db      	b.n	8003fe6 <TrajectoryGenerator+0x9ee>
 8003e2e:	bf00      	nop
 8003e30:	d2f1a9fc 	.word	0xd2f1a9fc
 8003e34:	3f50624d 	.word	0x3f50624d
 8003e38:	20000768 	.word	0x20000768
 8003e3c:	20000750 	.word	0x20000750
 8003e40:	20000740 	.word	0x20000740
 8003e44:	20000210 	.word	0x20000210
 8003e48:	200007a4 	.word	0x200007a4
 8003e4c:	2000074c 	.word	0x2000074c
 8003e50:	200007a0 	.word	0x200007a0
 8003e54:	20000748 	.word	0x20000748
 8003e58:	3fe00000 	.word	0x3fe00000
 8003e5c:	20000780 	.word	0x20000780
 8003e60:	20000760 	.word	0x20000760
 8003e64:	20000758 	.word	0x20000758
 8003e68:	20000774 	.word	0x20000774
 8003e6c:	2000020c 	.word	0x2000020c
 8003e70:	20000764 	.word	0x20000764
 8003e74:	2000075c 	.word	0x2000075c
 8003e78:	20000778 	.word	0x20000778
		 setacc = -qdd_max;
 8003e7c:	4b5e      	ldr	r3, [pc, #376]	; (8003ff8 <TrajectoryGenerator+0xa00>)
 8003e7e:	edd3 7a00 	vldr	s15, [r3]
 8003e82:	eef1 7a67 	vneg.f32	s15, s15
 8003e86:	4b5d      	ldr	r3, [pc, #372]	; (8003ffc <TrajectoryGenerator+0xa04>)
 8003e88:	edc3 7a00 	vstr	s15, [r3]
		 setvelocity = qdi_2 + setacc*(time-initime-tacc-tconst);
 8003e8c:	4b5c      	ldr	r3, [pc, #368]	; (8004000 <TrajectoryGenerator+0xa08>)
 8003e8e:	ed93 7a00 	vldr	s14, [r3]
 8003e92:	4b5c      	ldr	r3, [pc, #368]	; (8004004 <TrajectoryGenerator+0xa0c>)
 8003e94:	edd3 7a00 	vldr	s15, [r3]
 8003e98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e9c:	4b5a      	ldr	r3, [pc, #360]	; (8004008 <TrajectoryGenerator+0xa10>)
 8003e9e:	edd3 7a00 	vldr	s15, [r3]
 8003ea2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ea6:	4b59      	ldr	r3, [pc, #356]	; (800400c <TrajectoryGenerator+0xa14>)
 8003ea8:	edd3 7a00 	vldr	s15, [r3]
 8003eac:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003eb0:	4b52      	ldr	r3, [pc, #328]	; (8003ffc <TrajectoryGenerator+0xa04>)
 8003eb2:	edd3 7a00 	vldr	s15, [r3]
 8003eb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003eba:	4b55      	ldr	r3, [pc, #340]	; (8004010 <TrajectoryGenerator+0xa18>)
 8003ebc:	edd3 7a00 	vldr	s15, [r3]
 8003ec0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ec4:	4b53      	ldr	r3, [pc, #332]	; (8004014 <TrajectoryGenerator+0xa1c>)
 8003ec6:	edc3 7a00 	vstr	s15, [r3]
		 setposition = qi_2 + qdi_2*(time-initime-tacc-tconst)+0.5*setacc*(time-initime-tacc-tconst)*(time-initime-tacc-tconst);
 8003eca:	4b4d      	ldr	r3, [pc, #308]	; (8004000 <TrajectoryGenerator+0xa08>)
 8003ecc:	ed93 7a00 	vldr	s14, [r3]
 8003ed0:	4b4c      	ldr	r3, [pc, #304]	; (8004004 <TrajectoryGenerator+0xa0c>)
 8003ed2:	edd3 7a00 	vldr	s15, [r3]
 8003ed6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003eda:	4b4b      	ldr	r3, [pc, #300]	; (8004008 <TrajectoryGenerator+0xa10>)
 8003edc:	edd3 7a00 	vldr	s15, [r3]
 8003ee0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ee4:	4b49      	ldr	r3, [pc, #292]	; (800400c <TrajectoryGenerator+0xa14>)
 8003ee6:	edd3 7a00 	vldr	s15, [r3]
 8003eea:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003eee:	4b48      	ldr	r3, [pc, #288]	; (8004010 <TrajectoryGenerator+0xa18>)
 8003ef0:	edd3 7a00 	vldr	s15, [r3]
 8003ef4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ef8:	4b47      	ldr	r3, [pc, #284]	; (8004018 <TrajectoryGenerator+0xa20>)
 8003efa:	edd3 7a00 	vldr	s15, [r3]
 8003efe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f02:	ee17 0a90 	vmov	r0, s15
 8003f06:	f7fc facb 	bl	80004a0 <__aeabi_f2d>
 8003f0a:	4604      	mov	r4, r0
 8003f0c:	460d      	mov	r5, r1
 8003f0e:	4b3b      	ldr	r3, [pc, #236]	; (8003ffc <TrajectoryGenerator+0xa04>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fc fac4 	bl	80004a0 <__aeabi_f2d>
 8003f18:	f04f 0200 	mov.w	r2, #0
 8003f1c:	4b3f      	ldr	r3, [pc, #252]	; (800401c <TrajectoryGenerator+0xa24>)
 8003f1e:	f7fc fb17 	bl	8000550 <__aeabi_dmul>
 8003f22:	4602      	mov	r2, r0
 8003f24:	460b      	mov	r3, r1
 8003f26:	4690      	mov	r8, r2
 8003f28:	4699      	mov	r9, r3
 8003f2a:	4b35      	ldr	r3, [pc, #212]	; (8004000 <TrajectoryGenerator+0xa08>)
 8003f2c:	ed93 7a00 	vldr	s14, [r3]
 8003f30:	4b34      	ldr	r3, [pc, #208]	; (8004004 <TrajectoryGenerator+0xa0c>)
 8003f32:	edd3 7a00 	vldr	s15, [r3]
 8003f36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f3a:	4b33      	ldr	r3, [pc, #204]	; (8004008 <TrajectoryGenerator+0xa10>)
 8003f3c:	edd3 7a00 	vldr	s15, [r3]
 8003f40:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f44:	4b31      	ldr	r3, [pc, #196]	; (800400c <TrajectoryGenerator+0xa14>)
 8003f46:	edd3 7a00 	vldr	s15, [r3]
 8003f4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f4e:	ee17 0a90 	vmov	r0, s15
 8003f52:	f7fc faa5 	bl	80004a0 <__aeabi_f2d>
 8003f56:	4602      	mov	r2, r0
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4640      	mov	r0, r8
 8003f5c:	4649      	mov	r1, r9
 8003f5e:	f7fc faf7 	bl	8000550 <__aeabi_dmul>
 8003f62:	4602      	mov	r2, r0
 8003f64:	460b      	mov	r3, r1
 8003f66:	4690      	mov	r8, r2
 8003f68:	4699      	mov	r9, r3
 8003f6a:	4b25      	ldr	r3, [pc, #148]	; (8004000 <TrajectoryGenerator+0xa08>)
 8003f6c:	ed93 7a00 	vldr	s14, [r3]
 8003f70:	4b24      	ldr	r3, [pc, #144]	; (8004004 <TrajectoryGenerator+0xa0c>)
 8003f72:	edd3 7a00 	vldr	s15, [r3]
 8003f76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f7a:	4b23      	ldr	r3, [pc, #140]	; (8004008 <TrajectoryGenerator+0xa10>)
 8003f7c:	edd3 7a00 	vldr	s15, [r3]
 8003f80:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f84:	4b21      	ldr	r3, [pc, #132]	; (800400c <TrajectoryGenerator+0xa14>)
 8003f86:	edd3 7a00 	vldr	s15, [r3]
 8003f8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f8e:	ee17 0a90 	vmov	r0, s15
 8003f92:	f7fc fa85 	bl	80004a0 <__aeabi_f2d>
 8003f96:	4602      	mov	r2, r0
 8003f98:	460b      	mov	r3, r1
 8003f9a:	4640      	mov	r0, r8
 8003f9c:	4649      	mov	r1, r9
 8003f9e:	f7fc fad7 	bl	8000550 <__aeabi_dmul>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	4620      	mov	r0, r4
 8003fa8:	4629      	mov	r1, r5
 8003faa:	f7fc f91b 	bl	80001e4 <__adddf3>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	4610      	mov	r0, r2
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	f7fc fd9b 	bl	8000af0 <__aeabi_d2f>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	4a18      	ldr	r2, [pc, #96]	; (8004020 <TrajectoryGenerator+0xa28>)
 8003fbe:	6013      	str	r3, [r2, #0]
		 time += 0.001;
 8003fc0:	4b0f      	ldr	r3, [pc, #60]	; (8004000 <TrajectoryGenerator+0xa08>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7fc fa6b 	bl	80004a0 <__aeabi_f2d>
 8003fca:	a309      	add	r3, pc, #36	; (adr r3, 8003ff0 <TrajectoryGenerator+0x9f8>)
 8003fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd0:	f7fc f908 	bl	80001e4 <__adddf3>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	4610      	mov	r0, r2
 8003fda:	4619      	mov	r1, r3
 8003fdc:	f7fc fd88 	bl	8000af0 <__aeabi_d2f>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	4a07      	ldr	r2, [pc, #28]	; (8004000 <TrajectoryGenerator+0xa08>)
 8003fe4:	6013      	str	r3, [r2, #0]
	 break;
 8003fe6:	bf00      	nop
}
 8003fe8:	bf00      	nop
 8003fea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003fee:	bf00      	nop
 8003ff0:	d2f1a9fc 	.word	0xd2f1a9fc
 8003ff4:	3f50624d 	.word	0x3f50624d
 8003ff8:	20000210 	.word	0x20000210
 8003ffc:	200007a4 	.word	0x200007a4
 8004000:	20000740 	.word	0x20000740
 8004004:	20000750 	.word	0x20000750
 8004008:	20000768 	.word	0x20000768
 800400c:	20000774 	.word	0x20000774
 8004010:	2000075c 	.word	0x2000075c
 8004014:	200007a0 	.word	0x200007a0
 8004018:	20000764 	.word	0x20000764
 800401c:	3fe00000 	.word	0x3fe00000
 8004020:	20000780 	.word	0x20000780

08004024 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004028:	b672      	cpsid	i
}
 800402a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800402c:	e7fe      	b.n	800402c <Error_Handler+0x8>
	...

08004030 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004036:	2300      	movs	r3, #0
 8004038:	607b      	str	r3, [r7, #4]
 800403a:	4b10      	ldr	r3, [pc, #64]	; (800407c <HAL_MspInit+0x4c>)
 800403c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800403e:	4a0f      	ldr	r2, [pc, #60]	; (800407c <HAL_MspInit+0x4c>)
 8004040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004044:	6453      	str	r3, [r2, #68]	; 0x44
 8004046:	4b0d      	ldr	r3, [pc, #52]	; (800407c <HAL_MspInit+0x4c>)
 8004048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800404e:	607b      	str	r3, [r7, #4]
 8004050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004052:	2300      	movs	r3, #0
 8004054:	603b      	str	r3, [r7, #0]
 8004056:	4b09      	ldr	r3, [pc, #36]	; (800407c <HAL_MspInit+0x4c>)
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	4a08      	ldr	r2, [pc, #32]	; (800407c <HAL_MspInit+0x4c>)
 800405c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004060:	6413      	str	r3, [r2, #64]	; 0x40
 8004062:	4b06      	ldr	r3, [pc, #24]	; (800407c <HAL_MspInit+0x4c>)
 8004064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800406a:	603b      	str	r3, [r7, #0]
 800406c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800406e:	2007      	movs	r0, #7
 8004070:	f001 f89a 	bl	80051a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004074:	bf00      	nop
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	40023800 	.word	0x40023800

08004080 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b08a      	sub	sp, #40	; 0x28
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004088:	f107 0314 	add.w	r3, r7, #20
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]
 8004090:	605a      	str	r2, [r3, #4]
 8004092:	609a      	str	r2, [r3, #8]
 8004094:	60da      	str	r2, [r3, #12]
 8004096:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a2f      	ldr	r2, [pc, #188]	; (800415c <HAL_ADC_MspInit+0xdc>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d157      	bne.n	8004152 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80040a2:	2300      	movs	r3, #0
 80040a4:	613b      	str	r3, [r7, #16]
 80040a6:	4b2e      	ldr	r3, [pc, #184]	; (8004160 <HAL_ADC_MspInit+0xe0>)
 80040a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040aa:	4a2d      	ldr	r2, [pc, #180]	; (8004160 <HAL_ADC_MspInit+0xe0>)
 80040ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040b0:	6453      	str	r3, [r2, #68]	; 0x44
 80040b2:	4b2b      	ldr	r3, [pc, #172]	; (8004160 <HAL_ADC_MspInit+0xe0>)
 80040b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ba:	613b      	str	r3, [r7, #16]
 80040bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040be:	2300      	movs	r3, #0
 80040c0:	60fb      	str	r3, [r7, #12]
 80040c2:	4b27      	ldr	r3, [pc, #156]	; (8004160 <HAL_ADC_MspInit+0xe0>)
 80040c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c6:	4a26      	ldr	r2, [pc, #152]	; (8004160 <HAL_ADC_MspInit+0xe0>)
 80040c8:	f043 0301 	orr.w	r3, r3, #1
 80040cc:	6313      	str	r3, [r2, #48]	; 0x30
 80040ce:	4b24      	ldr	r3, [pc, #144]	; (8004160 <HAL_ADC_MspInit+0xe0>)
 80040d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	60fb      	str	r3, [r7, #12]
 80040d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80040da:	2303      	movs	r3, #3
 80040dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040de:	2303      	movs	r3, #3
 80040e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e2:	2300      	movs	r3, #0
 80040e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040e6:	f107 0314 	add.w	r3, r7, #20
 80040ea:	4619      	mov	r1, r3
 80040ec:	481d      	ldr	r0, [pc, #116]	; (8004164 <HAL_ADC_MspInit+0xe4>)
 80040ee:	f001 fcb9 	bl	8005a64 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80040f2:	4b1d      	ldr	r3, [pc, #116]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 80040f4:	4a1d      	ldr	r2, [pc, #116]	; (800416c <HAL_ADC_MspInit+0xec>)
 80040f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80040f8:	4b1b      	ldr	r3, [pc, #108]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80040fe:	4b1a      	ldr	r3, [pc, #104]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 8004100:	2200      	movs	r2, #0
 8004102:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004104:	4b18      	ldr	r3, [pc, #96]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 8004106:	2200      	movs	r2, #0
 8004108:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800410a:	4b17      	ldr	r3, [pc, #92]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 800410c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004110:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004112:	4b15      	ldr	r3, [pc, #84]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 8004114:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004118:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800411a:	4b13      	ldr	r3, [pc, #76]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 800411c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004120:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004122:	4b11      	ldr	r3, [pc, #68]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 8004124:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004128:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800412a:	4b0f      	ldr	r3, [pc, #60]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 800412c:	2200      	movs	r2, #0
 800412e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004130:	4b0d      	ldr	r3, [pc, #52]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 8004132:	2200      	movs	r2, #0
 8004134:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004136:	480c      	ldr	r0, [pc, #48]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 8004138:	f001 f878 	bl	800522c <HAL_DMA_Init>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004142:	f7ff ff6f 	bl	8004024 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a07      	ldr	r2, [pc, #28]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 800414a:	639a      	str	r2, [r3, #56]	; 0x38
 800414c:	4a06      	ldr	r2, [pc, #24]	; (8004168 <HAL_ADC_MspInit+0xe8>)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004152:	bf00      	nop
 8004154:	3728      	adds	r7, #40	; 0x28
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40012000 	.word	0x40012000
 8004160:	40023800 	.word	0x40023800
 8004164:	40020000 	.word	0x40020000
 8004168:	20000318 	.word	0x20000318
 800416c:	40026410 	.word	0x40026410

08004170 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b08a      	sub	sp, #40	; 0x28
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004178:	f107 0314 	add.w	r3, r7, #20
 800417c:	2200      	movs	r2, #0
 800417e:	601a      	str	r2, [r3, #0]
 8004180:	605a      	str	r2, [r3, #4]
 8004182:	609a      	str	r2, [r3, #8]
 8004184:	60da      	str	r2, [r3, #12]
 8004186:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a21      	ldr	r2, [pc, #132]	; (8004214 <HAL_I2C_MspInit+0xa4>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d13c      	bne.n	800420c <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004192:	2300      	movs	r3, #0
 8004194:	613b      	str	r3, [r7, #16]
 8004196:	4b20      	ldr	r3, [pc, #128]	; (8004218 <HAL_I2C_MspInit+0xa8>)
 8004198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419a:	4a1f      	ldr	r2, [pc, #124]	; (8004218 <HAL_I2C_MspInit+0xa8>)
 800419c:	f043 0302 	orr.w	r3, r3, #2
 80041a0:	6313      	str	r3, [r2, #48]	; 0x30
 80041a2:	4b1d      	ldr	r3, [pc, #116]	; (8004218 <HAL_I2C_MspInit+0xa8>)
 80041a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	613b      	str	r3, [r7, #16]
 80041ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80041ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80041b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041b4:	2312      	movs	r3, #18
 80041b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b8:	2300      	movs	r3, #0
 80041ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041bc:	2303      	movs	r3, #3
 80041be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80041c0:	2304      	movs	r3, #4
 80041c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041c4:	f107 0314 	add.w	r3, r7, #20
 80041c8:	4619      	mov	r1, r3
 80041ca:	4814      	ldr	r0, [pc, #80]	; (800421c <HAL_I2C_MspInit+0xac>)
 80041cc:	f001 fc4a 	bl	8005a64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80041d0:	2300      	movs	r3, #0
 80041d2:	60fb      	str	r3, [r7, #12]
 80041d4:	4b10      	ldr	r3, [pc, #64]	; (8004218 <HAL_I2C_MspInit+0xa8>)
 80041d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d8:	4a0f      	ldr	r2, [pc, #60]	; (8004218 <HAL_I2C_MspInit+0xa8>)
 80041da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80041de:	6413      	str	r3, [r2, #64]	; 0x40
 80041e0:	4b0d      	ldr	r3, [pc, #52]	; (8004218 <HAL_I2C_MspInit+0xa8>)
 80041e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041e8:	60fb      	str	r3, [r7, #12]
 80041ea:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80041ec:	2200      	movs	r2, #0
 80041ee:	2100      	movs	r1, #0
 80041f0:	201f      	movs	r0, #31
 80041f2:	f000 ffe4 	bl	80051be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80041f6:	201f      	movs	r0, #31
 80041f8:	f000 fffd 	bl	80051f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80041fc:	2200      	movs	r2, #0
 80041fe:	2100      	movs	r1, #0
 8004200:	2020      	movs	r0, #32
 8004202:	f000 ffdc 	bl	80051be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004206:	2020      	movs	r0, #32
 8004208:	f000 fff5 	bl	80051f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800420c:	bf00      	nop
 800420e:	3728      	adds	r7, #40	; 0x28
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	40005400 	.word	0x40005400
 8004218:	40023800 	.word	0x40023800
 800421c:	40020400 	.word	0x40020400

08004220 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a0e      	ldr	r2, [pc, #56]	; (8004268 <HAL_TIM_PWM_MspInit+0x48>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d115      	bne.n	800425e <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004232:	2300      	movs	r3, #0
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	4b0d      	ldr	r3, [pc, #52]	; (800426c <HAL_TIM_PWM_MspInit+0x4c>)
 8004238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800423a:	4a0c      	ldr	r2, [pc, #48]	; (800426c <HAL_TIM_PWM_MspInit+0x4c>)
 800423c:	f043 0301 	orr.w	r3, r3, #1
 8004240:	6453      	str	r3, [r2, #68]	; 0x44
 8004242:	4b0a      	ldr	r3, [pc, #40]	; (800426c <HAL_TIM_PWM_MspInit+0x4c>)
 8004244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800424e:	2200      	movs	r2, #0
 8004250:	2100      	movs	r1, #0
 8004252:	201a      	movs	r0, #26
 8004254:	f000 ffb3 	bl	80051be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004258:	201a      	movs	r0, #26
 800425a:	f000 ffcc 	bl	80051f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800425e:	bf00      	nop
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	40010000 	.word	0x40010000
 800426c:	40023800 	.word	0x40023800

08004270 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b08a      	sub	sp, #40	; 0x28
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004278:	f107 0314 	add.w	r3, r7, #20
 800427c:	2200      	movs	r2, #0
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	605a      	str	r2, [r3, #4]
 8004282:	609a      	str	r2, [r3, #8]
 8004284:	60da      	str	r2, [r3, #12]
 8004286:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a19      	ldr	r2, [pc, #100]	; (80042f4 <HAL_TIM_Encoder_MspInit+0x84>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d12b      	bne.n	80042ea <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004292:	2300      	movs	r3, #0
 8004294:	613b      	str	r3, [r7, #16]
 8004296:	4b18      	ldr	r3, [pc, #96]	; (80042f8 <HAL_TIM_Encoder_MspInit+0x88>)
 8004298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429a:	4a17      	ldr	r2, [pc, #92]	; (80042f8 <HAL_TIM_Encoder_MspInit+0x88>)
 800429c:	f043 0302 	orr.w	r3, r3, #2
 80042a0:	6413      	str	r3, [r2, #64]	; 0x40
 80042a2:	4b15      	ldr	r3, [pc, #84]	; (80042f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80042a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	613b      	str	r3, [r7, #16]
 80042ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042ae:	2300      	movs	r3, #0
 80042b0:	60fb      	str	r3, [r7, #12]
 80042b2:	4b11      	ldr	r3, [pc, #68]	; (80042f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80042b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b6:	4a10      	ldr	r2, [pc, #64]	; (80042f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80042b8:	f043 0301 	orr.w	r3, r3, #1
 80042bc:	6313      	str	r3, [r2, #48]	; 0x30
 80042be:	4b0e      	ldr	r3, [pc, #56]	; (80042f8 <HAL_TIM_Encoder_MspInit+0x88>)
 80042c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	60fb      	str	r3, [r7, #12]
 80042c8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80042ca:	23c0      	movs	r3, #192	; 0xc0
 80042cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042ce:	2302      	movs	r3, #2
 80042d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d2:	2300      	movs	r3, #0
 80042d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042d6:	2300      	movs	r3, #0
 80042d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80042da:	2302      	movs	r3, #2
 80042dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042de:	f107 0314 	add.w	r3, r7, #20
 80042e2:	4619      	mov	r1, r3
 80042e4:	4805      	ldr	r0, [pc, #20]	; (80042fc <HAL_TIM_Encoder_MspInit+0x8c>)
 80042e6:	f001 fbbd 	bl	8005a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80042ea:	bf00      	nop
 80042ec:	3728      	adds	r7, #40	; 0x28
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	40000400 	.word	0x40000400
 80042f8:	40023800 	.word	0x40023800
 80042fc:	40020000 	.word	0x40020000

08004300 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a0e      	ldr	r2, [pc, #56]	; (8004348 <HAL_TIM_Base_MspInit+0x48>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d115      	bne.n	800433e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004312:	2300      	movs	r3, #0
 8004314:	60fb      	str	r3, [r7, #12]
 8004316:	4b0d      	ldr	r3, [pc, #52]	; (800434c <HAL_TIM_Base_MspInit+0x4c>)
 8004318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800431a:	4a0c      	ldr	r2, [pc, #48]	; (800434c <HAL_TIM_Base_MspInit+0x4c>)
 800431c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004320:	6453      	str	r3, [r2, #68]	; 0x44
 8004322:	4b0a      	ldr	r3, [pc, #40]	; (800434c <HAL_TIM_Base_MspInit+0x4c>)
 8004324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004326:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800432a:	60fb      	str	r3, [r7, #12]
 800432c:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800432e:	2200      	movs	r2, #0
 8004330:	2100      	movs	r1, #0
 8004332:	201a      	movs	r0, #26
 8004334:	f000 ff43 	bl	80051be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004338:	201a      	movs	r0, #26
 800433a:	f000 ff5c 	bl	80051f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800433e:	bf00      	nop
 8004340:	3710      	adds	r7, #16
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	40014800 	.word	0x40014800
 800434c:	40023800 	.word	0x40023800

08004350 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b088      	sub	sp, #32
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004358:	f107 030c 	add.w	r3, r7, #12
 800435c:	2200      	movs	r2, #0
 800435e:	601a      	str	r2, [r3, #0]
 8004360:	605a      	str	r2, [r3, #4]
 8004362:	609a      	str	r2, [r3, #8]
 8004364:	60da      	str	r2, [r3, #12]
 8004366:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a12      	ldr	r2, [pc, #72]	; (80043b8 <HAL_TIM_MspPostInit+0x68>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d11e      	bne.n	80043b0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	60bb      	str	r3, [r7, #8]
 8004376:	4b11      	ldr	r3, [pc, #68]	; (80043bc <HAL_TIM_MspPostInit+0x6c>)
 8004378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800437a:	4a10      	ldr	r2, [pc, #64]	; (80043bc <HAL_TIM_MspPostInit+0x6c>)
 800437c:	f043 0301 	orr.w	r3, r3, #1
 8004380:	6313      	str	r3, [r2, #48]	; 0x30
 8004382:	4b0e      	ldr	r3, [pc, #56]	; (80043bc <HAL_TIM_MspPostInit+0x6c>)
 8004384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	60bb      	str	r3, [r7, #8]
 800438c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800438e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004392:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004394:	2302      	movs	r3, #2
 8004396:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004398:	2300      	movs	r3, #0
 800439a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800439c:	2300      	movs	r3, #0
 800439e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80043a0:	2301      	movs	r3, #1
 80043a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043a4:	f107 030c 	add.w	r3, r7, #12
 80043a8:	4619      	mov	r1, r3
 80043aa:	4805      	ldr	r0, [pc, #20]	; (80043c0 <HAL_TIM_MspPostInit+0x70>)
 80043ac:	f001 fb5a 	bl	8005a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80043b0:	bf00      	nop
 80043b2:	3720      	adds	r7, #32
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	40010000 	.word	0x40010000
 80043bc:	40023800 	.word	0x40023800
 80043c0:	40020000 	.word	0x40020000

080043c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b08c      	sub	sp, #48	; 0x30
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043cc:	f107 031c 	add.w	r3, r7, #28
 80043d0:	2200      	movs	r2, #0
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	605a      	str	r2, [r3, #4]
 80043d6:	609a      	str	r2, [r3, #8]
 80043d8:	60da      	str	r2, [r3, #12]
 80043da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a5c      	ldr	r2, [pc, #368]	; (8004554 <HAL_UART_MspInit+0x190>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d14b      	bne.n	800447e <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80043e6:	2300      	movs	r3, #0
 80043e8:	61bb      	str	r3, [r7, #24]
 80043ea:	4b5b      	ldr	r3, [pc, #364]	; (8004558 <HAL_UART_MspInit+0x194>)
 80043ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ee:	4a5a      	ldr	r2, [pc, #360]	; (8004558 <HAL_UART_MspInit+0x194>)
 80043f0:	f043 0310 	orr.w	r3, r3, #16
 80043f4:	6453      	str	r3, [r2, #68]	; 0x44
 80043f6:	4b58      	ldr	r3, [pc, #352]	; (8004558 <HAL_UART_MspInit+0x194>)
 80043f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043fa:	f003 0310 	and.w	r3, r3, #16
 80043fe:	61bb      	str	r3, [r7, #24]
 8004400:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004402:	2300      	movs	r3, #0
 8004404:	617b      	str	r3, [r7, #20]
 8004406:	4b54      	ldr	r3, [pc, #336]	; (8004558 <HAL_UART_MspInit+0x194>)
 8004408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800440a:	4a53      	ldr	r2, [pc, #332]	; (8004558 <HAL_UART_MspInit+0x194>)
 800440c:	f043 0301 	orr.w	r3, r3, #1
 8004410:	6313      	str	r3, [r2, #48]	; 0x30
 8004412:	4b51      	ldr	r3, [pc, #324]	; (8004558 <HAL_UART_MspInit+0x194>)
 8004414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	617b      	str	r3, [r7, #20]
 800441c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800441e:	2300      	movs	r3, #0
 8004420:	613b      	str	r3, [r7, #16]
 8004422:	4b4d      	ldr	r3, [pc, #308]	; (8004558 <HAL_UART_MspInit+0x194>)
 8004424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004426:	4a4c      	ldr	r2, [pc, #304]	; (8004558 <HAL_UART_MspInit+0x194>)
 8004428:	f043 0302 	orr.w	r3, r3, #2
 800442c:	6313      	str	r3, [r2, #48]	; 0x30
 800442e:	4b4a      	ldr	r3, [pc, #296]	; (8004558 <HAL_UART_MspInit+0x194>)
 8004430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	613b      	str	r3, [r7, #16]
 8004438:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800443a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800443e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004440:	2302      	movs	r3, #2
 8004442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004444:	2300      	movs	r3, #0
 8004446:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004448:	2303      	movs	r3, #3
 800444a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800444c:	2307      	movs	r3, #7
 800444e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004450:	f107 031c 	add.w	r3, r7, #28
 8004454:	4619      	mov	r1, r3
 8004456:	4841      	ldr	r0, [pc, #260]	; (800455c <HAL_UART_MspInit+0x198>)
 8004458:	f001 fb04 	bl	8005a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800445c:	2380      	movs	r3, #128	; 0x80
 800445e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004460:	2302      	movs	r3, #2
 8004462:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004464:	2300      	movs	r3, #0
 8004466:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004468:	2303      	movs	r3, #3
 800446a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800446c:	2307      	movs	r3, #7
 800446e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004470:	f107 031c 	add.w	r3, r7, #28
 8004474:	4619      	mov	r1, r3
 8004476:	483a      	ldr	r0, [pc, #232]	; (8004560 <HAL_UART_MspInit+0x19c>)
 8004478:	f001 faf4 	bl	8005a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800447c:	e066      	b.n	800454c <HAL_UART_MspInit+0x188>
  else if(huart->Instance==USART2)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a38      	ldr	r2, [pc, #224]	; (8004564 <HAL_UART_MspInit+0x1a0>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d161      	bne.n	800454c <HAL_UART_MspInit+0x188>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004488:	2300      	movs	r3, #0
 800448a:	60fb      	str	r3, [r7, #12]
 800448c:	4b32      	ldr	r3, [pc, #200]	; (8004558 <HAL_UART_MspInit+0x194>)
 800448e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004490:	4a31      	ldr	r2, [pc, #196]	; (8004558 <HAL_UART_MspInit+0x194>)
 8004492:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004496:	6413      	str	r3, [r2, #64]	; 0x40
 8004498:	4b2f      	ldr	r3, [pc, #188]	; (8004558 <HAL_UART_MspInit+0x194>)
 800449a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a0:	60fb      	str	r3, [r7, #12]
 80044a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044a4:	2300      	movs	r3, #0
 80044a6:	60bb      	str	r3, [r7, #8]
 80044a8:	4b2b      	ldr	r3, [pc, #172]	; (8004558 <HAL_UART_MspInit+0x194>)
 80044aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ac:	4a2a      	ldr	r2, [pc, #168]	; (8004558 <HAL_UART_MspInit+0x194>)
 80044ae:	f043 0301 	orr.w	r3, r3, #1
 80044b2:	6313      	str	r3, [r2, #48]	; 0x30
 80044b4:	4b28      	ldr	r3, [pc, #160]	; (8004558 <HAL_UART_MspInit+0x194>)
 80044b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b8:	f003 0301 	and.w	r3, r3, #1
 80044bc:	60bb      	str	r3, [r7, #8]
 80044be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80044c0:	230c      	movs	r3, #12
 80044c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c4:	2302      	movs	r3, #2
 80044c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c8:	2300      	movs	r3, #0
 80044ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044cc:	2303      	movs	r3, #3
 80044ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80044d0:	2307      	movs	r3, #7
 80044d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044d4:	f107 031c 	add.w	r3, r7, #28
 80044d8:	4619      	mov	r1, r3
 80044da:	4820      	ldr	r0, [pc, #128]	; (800455c <HAL_UART_MspInit+0x198>)
 80044dc:	f001 fac2 	bl	8005a64 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80044e0:	4b21      	ldr	r3, [pc, #132]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 80044e2:	4a22      	ldr	r2, [pc, #136]	; (800456c <HAL_UART_MspInit+0x1a8>)
 80044e4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80044e6:	4b20      	ldr	r3, [pc, #128]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 80044e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044ec:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80044ee:	4b1e      	ldr	r3, [pc, #120]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 80044f0:	2240      	movs	r2, #64	; 0x40
 80044f2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044f4:	4b1c      	ldr	r3, [pc, #112]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80044fa:	4b1b      	ldr	r3, [pc, #108]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 80044fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004500:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004502:	4b19      	ldr	r3, [pc, #100]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 8004504:	2200      	movs	r2, #0
 8004506:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004508:	4b17      	ldr	r3, [pc, #92]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 800450a:	2200      	movs	r2, #0
 800450c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800450e:	4b16      	ldr	r3, [pc, #88]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 8004510:	2200      	movs	r2, #0
 8004512:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004514:	4b14      	ldr	r3, [pc, #80]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 8004516:	2200      	movs	r2, #0
 8004518:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800451a:	4b13      	ldr	r3, [pc, #76]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 800451c:	2200      	movs	r2, #0
 800451e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004520:	4811      	ldr	r0, [pc, #68]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 8004522:	f000 fe83 	bl	800522c <HAL_DMA_Init>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d001      	beq.n	8004530 <HAL_UART_MspInit+0x16c>
      Error_Handler();
 800452c:	f7ff fd7a 	bl	8004024 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4a0d      	ldr	r2, [pc, #52]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 8004534:	635a      	str	r2, [r3, #52]	; 0x34
 8004536:	4a0c      	ldr	r2, [pc, #48]	; (8004568 <HAL_UART_MspInit+0x1a4>)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800453c:	2200      	movs	r2, #0
 800453e:	2100      	movs	r1, #0
 8004540:	2026      	movs	r0, #38	; 0x26
 8004542:	f000 fe3c 	bl	80051be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004546:	2026      	movs	r0, #38	; 0x26
 8004548:	f000 fe55 	bl	80051f6 <HAL_NVIC_EnableIRQ>
}
 800454c:	bf00      	nop
 800454e:	3730      	adds	r7, #48	; 0x30
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	40011000 	.word	0x40011000
 8004558:	40023800 	.word	0x40023800
 800455c:	40020000 	.word	0x40020000
 8004560:	40020400 	.word	0x40020400
 8004564:	40004400 	.word	0x40004400
 8004568:	200006d0 	.word	0x200006d0
 800456c:	400260a0 	.word	0x400260a0

08004570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004570:	b480      	push	{r7}
 8004572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004574:	e7fe      	b.n	8004574 <NMI_Handler+0x4>

08004576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004576:	b480      	push	{r7}
 8004578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800457a:	e7fe      	b.n	800457a <HardFault_Handler+0x4>

0800457c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004580:	e7fe      	b.n	8004580 <MemManage_Handler+0x4>

08004582 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004582:	b480      	push	{r7}
 8004584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004586:	e7fe      	b.n	8004586 <BusFault_Handler+0x4>

08004588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004588:	b480      	push	{r7}
 800458a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800458c:	e7fe      	b.n	800458c <UsageFault_Handler+0x4>

0800458e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800458e:	b480      	push	{r7}
 8004590:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004592:	bf00      	nop
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800459c:	b480      	push	{r7}
 800459e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80045a0:	bf00      	nop
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr

080045aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80045aa:	b480      	push	{r7}
 80045ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80045ae:	bf00      	nop
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045bc:	f000 f8de 	bl	800477c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045c0:	bf00      	nop
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80045c8:	2004      	movs	r0, #4
 80045ca:	f001 fc01 	bl	8005dd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80045ce:	bf00      	nop
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80045d6:	2008      	movs	r0, #8
 80045d8:	f001 fbfa 	bl	8005dd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80045dc:	bf00      	nop
 80045de:	bd80      	pop	{r7, pc}

080045e0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80045e4:	4802      	ldr	r0, [pc, #8]	; (80045f0 <DMA1_Stream6_IRQHandler+0x10>)
 80045e6:	f000 ffb9 	bl	800555c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80045ea:	bf00      	nop
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	200006d0 	.word	0x200006d0

080045f4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80045f8:	4803      	ldr	r0, [pc, #12]	; (8004608 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80045fa:	f005 f9a3 	bl	8009944 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80045fe:	4803      	ldr	r0, [pc, #12]	; (800460c <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8004600:	f005 f9a0 	bl	8009944 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004604:	bf00      	nop
 8004606:	bd80      	pop	{r7, pc}
 8004608:	200003cc 	.word	0x200003cc
 800460c:	20000534 	.word	0x20000534

08004610 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004614:	4802      	ldr	r0, [pc, #8]	; (8004620 <I2C1_EV_IRQHandler+0x10>)
 8004616:	f002 f85b 	bl	80066d0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800461a:	bf00      	nop
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	20000378 	.word	0x20000378

08004624 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004628:	4802      	ldr	r0, [pc, #8]	; (8004634 <I2C1_ER_IRQHandler+0x10>)
 800462a:	f002 f9c2 	bl	80069b2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800462e:	bf00      	nop
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	20000378 	.word	0x20000378

08004638 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800463c:	4802      	ldr	r0, [pc, #8]	; (8004648 <USART2_IRQHandler+0x10>)
 800463e:	f006 fb31 	bl	800aca4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004642:	bf00      	nop
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	2000065c 	.word	0x2000065c

0800464c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004650:	4802      	ldr	r0, [pc, #8]	; (800465c <DMA2_Stream0_IRQHandler+0x10>)
 8004652:	f000 ff83 	bl	800555c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004656:	bf00      	nop
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	20000318 	.word	0x20000318

08004660 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004664:	4b06      	ldr	r3, [pc, #24]	; (8004680 <SystemInit+0x20>)
 8004666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800466a:	4a05      	ldr	r2, [pc, #20]	; (8004680 <SystemInit+0x20>)
 800466c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004670:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004674:	bf00      	nop
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	e000ed00 	.word	0xe000ed00

08004684 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack    		 /* set stack pointer */
 8004684:	f8df d034 	ldr.w	sp, [pc, #52]	; 80046bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004688:	480d      	ldr	r0, [pc, #52]	; (80046c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800468a:	490e      	ldr	r1, [pc, #56]	; (80046c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800468c:	4a0e      	ldr	r2, [pc, #56]	; (80046c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800468e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004690:	e002      	b.n	8004698 <LoopCopyDataInit>

08004692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004696:	3304      	adds	r3, #4

08004698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800469a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800469c:	d3f9      	bcc.n	8004692 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800469e:	4a0b      	ldr	r2, [pc, #44]	; (80046cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80046a0:	4c0b      	ldr	r4, [pc, #44]	; (80046d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80046a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80046a4:	e001      	b.n	80046aa <LoopFillZerobss>

080046a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80046a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80046a8:	3204      	adds	r2, #4

080046aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80046aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80046ac:	d3fb      	bcc.n	80046a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80046ae:	f7ff ffd7 	bl	8004660 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80046b2:	f007 fb43 	bl	800bd3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80046b6:	f7fc ff43 	bl	8001540 <main>
  bx  lr    
 80046ba:	4770      	bx	lr
   ldr   sp, =_estack    		 /* set stack pointer */
 80046bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80046c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046c4:	200002b0 	.word	0x200002b0
  ldr r2, =_sidata
 80046c8:	0800c220 	.word	0x0800c220
  ldr r2, =_sbss
 80046cc:	200002b0 	.word	0x200002b0
  ldr r4, =_ebss
 80046d0:	20000e5c 	.word	0x20000e5c

080046d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80046d4:	e7fe      	b.n	80046d4 <ADC_IRQHandler>
	...

080046d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80046dc:	4b0e      	ldr	r3, [pc, #56]	; (8004718 <HAL_Init+0x40>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a0d      	ldr	r2, [pc, #52]	; (8004718 <HAL_Init+0x40>)
 80046e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80046e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80046e8:	4b0b      	ldr	r3, [pc, #44]	; (8004718 <HAL_Init+0x40>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a0a      	ldr	r2, [pc, #40]	; (8004718 <HAL_Init+0x40>)
 80046ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80046f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046f4:	4b08      	ldr	r3, [pc, #32]	; (8004718 <HAL_Init+0x40>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a07      	ldr	r2, [pc, #28]	; (8004718 <HAL_Init+0x40>)
 80046fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004700:	2003      	movs	r0, #3
 8004702:	f000 fd51 	bl	80051a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004706:	2000      	movs	r0, #0
 8004708:	f000 f808 	bl	800471c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800470c:	f7ff fc90 	bl	8004030 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	40023c00 	.word	0x40023c00

0800471c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004724:	4b12      	ldr	r3, [pc, #72]	; (8004770 <HAL_InitTick+0x54>)
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	4b12      	ldr	r3, [pc, #72]	; (8004774 <HAL_InitTick+0x58>)
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	4619      	mov	r1, r3
 800472e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004732:	fbb3 f3f1 	udiv	r3, r3, r1
 8004736:	fbb2 f3f3 	udiv	r3, r2, r3
 800473a:	4618      	mov	r0, r3
 800473c:	f000 fd69 	bl	8005212 <HAL_SYSTICK_Config>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e00e      	b.n	8004768 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2b0f      	cmp	r3, #15
 800474e:	d80a      	bhi.n	8004766 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004750:	2200      	movs	r2, #0
 8004752:	6879      	ldr	r1, [r7, #4]
 8004754:	f04f 30ff 	mov.w	r0, #4294967295
 8004758:	f000 fd31 	bl	80051be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800475c:	4a06      	ldr	r2, [pc, #24]	; (8004778 <HAL_InitTick+0x5c>)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004762:	2300      	movs	r3, #0
 8004764:	e000      	b.n	8004768 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
}
 8004768:	4618      	mov	r0, r3
 800476a:	3708      	adds	r7, #8
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	20000240 	.word	0x20000240
 8004774:	20000248 	.word	0x20000248
 8004778:	20000244 	.word	0x20000244

0800477c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800477c:	b480      	push	{r7}
 800477e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004780:	4b06      	ldr	r3, [pc, #24]	; (800479c <HAL_IncTick+0x20>)
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	461a      	mov	r2, r3
 8004786:	4b06      	ldr	r3, [pc, #24]	; (80047a0 <HAL_IncTick+0x24>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4413      	add	r3, r2
 800478c:	4a04      	ldr	r2, [pc, #16]	; (80047a0 <HAL_IncTick+0x24>)
 800478e:	6013      	str	r3, [r2, #0]
}
 8004790:	bf00      	nop
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	20000248 	.word	0x20000248
 80047a0:	20000e58 	.word	0x20000e58

080047a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  return uwTick;
 80047a8:	4b03      	ldr	r3, [pc, #12]	; (80047b8 <HAL_GetTick+0x14>)
 80047aa:	681b      	ldr	r3, [r3, #0]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop
 80047b8:	20000e58 	.word	0x20000e58

080047bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80047c4:	f7ff ffee 	bl	80047a4 <HAL_GetTick>
 80047c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d4:	d005      	beq.n	80047e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80047d6:	4b0a      	ldr	r3, [pc, #40]	; (8004800 <HAL_Delay+0x44>)
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	461a      	mov	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4413      	add	r3, r2
 80047e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80047e2:	bf00      	nop
 80047e4:	f7ff ffde 	bl	80047a4 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	68fa      	ldr	r2, [r7, #12]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d8f7      	bhi.n	80047e4 <HAL_Delay+0x28>
  {
  }
}
 80047f4:	bf00      	nop
 80047f6:	bf00      	nop
 80047f8:	3710      	adds	r7, #16
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	20000248 	.word	0x20000248

08004804 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800480c:	2300      	movs	r3, #0
 800480e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e033      	b.n	8004882 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	2b00      	cmp	r3, #0
 8004820:	d109      	bne.n	8004836 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7ff fc2c 	bl	8004080 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	f003 0310 	and.w	r3, r3, #16
 800483e:	2b00      	cmp	r3, #0
 8004840:	d118      	bne.n	8004874 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004846:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800484a:	f023 0302 	bic.w	r3, r3, #2
 800484e:	f043 0202 	orr.w	r2, r3, #2
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 fa58 	bl	8004d0c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	f023 0303 	bic.w	r3, r3, #3
 800486a:	f043 0201 	orr.w	r2, r3, #1
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	641a      	str	r2, [r3, #64]	; 0x40
 8004872:	e001      	b.n	8004878 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004880:	7bfb      	ldrb	r3, [r7, #15]
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
	...

0800488c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af00      	add	r7, sp, #0
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004898:	2300      	movs	r3, #0
 800489a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d101      	bne.n	80048aa <HAL_ADC_Start_DMA+0x1e>
 80048a6:	2302      	movs	r3, #2
 80048a8:	e0ce      	b.n	8004a48 <HAL_ADC_Start_DMA+0x1bc>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d018      	beq.n	80048f2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689a      	ldr	r2, [r3, #8]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0201 	orr.w	r2, r2, #1
 80048ce:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80048d0:	4b5f      	ldr	r3, [pc, #380]	; (8004a50 <HAL_ADC_Start_DMA+0x1c4>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a5f      	ldr	r2, [pc, #380]	; (8004a54 <HAL_ADC_Start_DMA+0x1c8>)
 80048d6:	fba2 2303 	umull	r2, r3, r2, r3
 80048da:	0c9a      	lsrs	r2, r3, #18
 80048dc:	4613      	mov	r3, r2
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	4413      	add	r3, r2
 80048e2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80048e4:	e002      	b.n	80048ec <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	3b01      	subs	r3, #1
 80048ea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1f9      	bne.n	80048e6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004900:	d107      	bne.n	8004912 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004910:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	f003 0301 	and.w	r3, r3, #1
 800491c:	2b01      	cmp	r3, #1
 800491e:	f040 8086 	bne.w	8004a2e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004926:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800492a:	f023 0301 	bic.w	r3, r3, #1
 800492e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004940:	2b00      	cmp	r3, #0
 8004942:	d007      	beq.n	8004954 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004948:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800494c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004958:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800495c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004960:	d106      	bne.n	8004970 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004966:	f023 0206 	bic.w	r2, r3, #6
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	645a      	str	r2, [r3, #68]	; 0x44
 800496e:	e002      	b.n	8004976 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800497e:	4b36      	ldr	r3, [pc, #216]	; (8004a58 <HAL_ADC_Start_DMA+0x1cc>)
 8004980:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004986:	4a35      	ldr	r2, [pc, #212]	; (8004a5c <HAL_ADC_Start_DMA+0x1d0>)
 8004988:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498e:	4a34      	ldr	r2, [pc, #208]	; (8004a60 <HAL_ADC_Start_DMA+0x1d4>)
 8004990:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004996:	4a33      	ldr	r2, [pc, #204]	; (8004a64 <HAL_ADC_Start_DMA+0x1d8>)
 8004998:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80049a2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80049b2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	689a      	ldr	r2, [r3, #8]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049c2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	334c      	adds	r3, #76	; 0x4c
 80049ce:	4619      	mov	r1, r3
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f000 fcd8 	bl	8005388 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f003 031f 	and.w	r3, r3, #31
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10f      	bne.n	8004a04 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d129      	bne.n	8004a46 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	689a      	ldr	r2, [r3, #8]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004a00:	609a      	str	r2, [r3, #8]
 8004a02:	e020      	b.n	8004a46 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a17      	ldr	r2, [pc, #92]	; (8004a68 <HAL_ADC_Start_DMA+0x1dc>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d11b      	bne.n	8004a46 <HAL_ADC_Start_DMA+0x1ba>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d114      	bne.n	8004a46 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689a      	ldr	r2, [r3, #8]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004a2a:	609a      	str	r2, [r3, #8]
 8004a2c:	e00b      	b.n	8004a46 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a32:	f043 0210 	orr.w	r2, r3, #16
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3e:	f043 0201 	orr.w	r2, r3, #1
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004a46:	2300      	movs	r3, #0
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3718      	adds	r7, #24
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	20000240 	.word	0x20000240
 8004a54:	431bde83 	.word	0x431bde83
 8004a58:	40012300 	.word	0x40012300
 8004a5c:	08004f05 	.word	0x08004f05
 8004a60:	08004fbf 	.word	0x08004fbf
 8004a64:	08004fdb 	.word	0x08004fdb
 8004a68:	40012000 	.word	0x40012000

08004a6c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004a88:	bf00      	nop
 8004a8a:	370c      	adds	r7, #12
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004a9c:	bf00      	nop
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d101      	bne.n	8004ac4 <HAL_ADC_ConfigChannel+0x1c>
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	e113      	b.n	8004cec <HAL_ADC_ConfigChannel+0x244>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2b09      	cmp	r3, #9
 8004ad2:	d925      	bls.n	8004b20 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68d9      	ldr	r1, [r3, #12]
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	4413      	add	r3, r2
 8004ae8:	3b1e      	subs	r3, #30
 8004aea:	2207      	movs	r2, #7
 8004aec:	fa02 f303 	lsl.w	r3, r2, r3
 8004af0:	43da      	mvns	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	400a      	ands	r2, r1
 8004af8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68d9      	ldr	r1, [r3, #12]
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	689a      	ldr	r2, [r3, #8]
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	4403      	add	r3, r0
 8004b12:	3b1e      	subs	r3, #30
 8004b14:	409a      	lsls	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	60da      	str	r2, [r3, #12]
 8004b1e:	e022      	b.n	8004b66 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6919      	ldr	r1, [r3, #16]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	4613      	mov	r3, r2
 8004b30:	005b      	lsls	r3, r3, #1
 8004b32:	4413      	add	r3, r2
 8004b34:	2207      	movs	r2, #7
 8004b36:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3a:	43da      	mvns	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	400a      	ands	r2, r1
 8004b42:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6919      	ldr	r1, [r3, #16]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	689a      	ldr	r2, [r3, #8]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	4618      	mov	r0, r3
 8004b56:	4603      	mov	r3, r0
 8004b58:	005b      	lsls	r3, r3, #1
 8004b5a:	4403      	add	r3, r0
 8004b5c:	409a      	lsls	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	2b06      	cmp	r3, #6
 8004b6c:	d824      	bhi.n	8004bb8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	4613      	mov	r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4413      	add	r3, r2
 8004b7e:	3b05      	subs	r3, #5
 8004b80:	221f      	movs	r2, #31
 8004b82:	fa02 f303 	lsl.w	r3, r2, r3
 8004b86:	43da      	mvns	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	400a      	ands	r2, r1
 8004b8e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	685a      	ldr	r2, [r3, #4]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	4413      	add	r3, r2
 8004ba8:	3b05      	subs	r3, #5
 8004baa:	fa00 f203 	lsl.w	r2, r0, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	635a      	str	r2, [r3, #52]	; 0x34
 8004bb6:	e04c      	b.n	8004c52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	2b0c      	cmp	r3, #12
 8004bbe:	d824      	bhi.n	8004c0a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	4413      	add	r3, r2
 8004bd0:	3b23      	subs	r3, #35	; 0x23
 8004bd2:	221f      	movs	r2, #31
 8004bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd8:	43da      	mvns	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	400a      	ands	r2, r1
 8004be0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	4618      	mov	r0, r3
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	685a      	ldr	r2, [r3, #4]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	3b23      	subs	r3, #35	; 0x23
 8004bfc:	fa00 f203 	lsl.w	r2, r0, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	631a      	str	r2, [r3, #48]	; 0x30
 8004c08:	e023      	b.n	8004c52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	4613      	mov	r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	4413      	add	r3, r2
 8004c1a:	3b41      	subs	r3, #65	; 0x41
 8004c1c:	221f      	movs	r2, #31
 8004c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c22:	43da      	mvns	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	400a      	ands	r2, r1
 8004c2a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	4618      	mov	r0, r3
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	4413      	add	r3, r2
 8004c44:	3b41      	subs	r3, #65	; 0x41
 8004c46:	fa00 f203 	lsl.w	r2, r0, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c52:	4b29      	ldr	r3, [pc, #164]	; (8004cf8 <HAL_ADC_ConfigChannel+0x250>)
 8004c54:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a28      	ldr	r2, [pc, #160]	; (8004cfc <HAL_ADC_ConfigChannel+0x254>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d10f      	bne.n	8004c80 <HAL_ADC_ConfigChannel+0x1d8>
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2b12      	cmp	r3, #18
 8004c66:	d10b      	bne.n	8004c80 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a1d      	ldr	r2, [pc, #116]	; (8004cfc <HAL_ADC_ConfigChannel+0x254>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d12b      	bne.n	8004ce2 <HAL_ADC_ConfigChannel+0x23a>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a1c      	ldr	r2, [pc, #112]	; (8004d00 <HAL_ADC_ConfigChannel+0x258>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d003      	beq.n	8004c9c <HAL_ADC_ConfigChannel+0x1f4>
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2b11      	cmp	r3, #17
 8004c9a:	d122      	bne.n	8004ce2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a11      	ldr	r2, [pc, #68]	; (8004d00 <HAL_ADC_ConfigChannel+0x258>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d111      	bne.n	8004ce2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004cbe:	4b11      	ldr	r3, [pc, #68]	; (8004d04 <HAL_ADC_ConfigChannel+0x25c>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a11      	ldr	r2, [pc, #68]	; (8004d08 <HAL_ADC_ConfigChannel+0x260>)
 8004cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc8:	0c9a      	lsrs	r2, r3, #18
 8004cca:	4613      	mov	r3, r2
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	4413      	add	r3, r2
 8004cd0:	005b      	lsls	r3, r3, #1
 8004cd2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004cd4:	e002      	b.n	8004cdc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d1f9      	bne.n	8004cd6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3714      	adds	r7, #20
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	40012300 	.word	0x40012300
 8004cfc:	40012000 	.word	0x40012000
 8004d00:	10000012 	.word	0x10000012
 8004d04:	20000240 	.word	0x20000240
 8004d08:	431bde83 	.word	0x431bde83

08004d0c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d14:	4b79      	ldr	r3, [pc, #484]	; (8004efc <ADC_Init+0x1f0>)
 8004d16:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	6859      	ldr	r1, [r3, #4]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	021a      	lsls	r2, r3, #8
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	430a      	orrs	r2, r1
 8004d54:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004d64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	6859      	ldr	r1, [r3, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	689a      	ldr	r2, [r3, #8]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	6899      	ldr	r1, [r3, #8]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	68da      	ldr	r2, [r3, #12]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	430a      	orrs	r2, r1
 8004d98:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9e:	4a58      	ldr	r2, [pc, #352]	; (8004f00 <ADC_Init+0x1f4>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d022      	beq.n	8004dea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	689a      	ldr	r2, [r3, #8]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004db2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6899      	ldr	r1, [r3, #8]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004dd4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6899      	ldr	r1, [r3, #8]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	430a      	orrs	r2, r1
 8004de6:	609a      	str	r2, [r3, #8]
 8004de8:	e00f      	b.n	8004e0a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	689a      	ldr	r2, [r3, #8]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004df8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	689a      	ldr	r2, [r3, #8]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004e08:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	689a      	ldr	r2, [r3, #8]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f022 0202 	bic.w	r2, r2, #2
 8004e18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	6899      	ldr	r1, [r3, #8]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	7e1b      	ldrb	r3, [r3, #24]
 8004e24:	005a      	lsls	r2, r3, #1
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d01b      	beq.n	8004e70 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e46:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	685a      	ldr	r2, [r3, #4]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004e56:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6859      	ldr	r1, [r3, #4]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e62:	3b01      	subs	r3, #1
 8004e64:	035a      	lsls	r2, r3, #13
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	605a      	str	r2, [r3, #4]
 8004e6e:	e007      	b.n	8004e80 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	685a      	ldr	r2, [r3, #4]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e7e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004e8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	69db      	ldr	r3, [r3, #28]
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	051a      	lsls	r2, r3, #20
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	689a      	ldr	r2, [r3, #8]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004eb4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	6899      	ldr	r1, [r3, #8]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004ec2:	025a      	lsls	r2, r3, #9
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689a      	ldr	r2, [r3, #8]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004eda:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	6899      	ldr	r1, [r3, #8]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	029a      	lsls	r2, r3, #10
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	430a      	orrs	r2, r1
 8004eee:	609a      	str	r2, [r3, #8]
}
 8004ef0:	bf00      	nop
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr
 8004efc:	40012300 	.word	0x40012300
 8004f00:	0f000001 	.word	0x0f000001

08004f04 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f10:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f16:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d13c      	bne.n	8004f98 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f22:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d12b      	bne.n	8004f90 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d127      	bne.n	8004f90 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f46:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d006      	beq.n	8004f5c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d119      	bne.n	8004f90 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f022 0220 	bic.w	r2, r2, #32
 8004f6a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f70:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d105      	bne.n	8004f90 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f88:	f043 0201 	orr.w	r2, r3, #1
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f7ff fd6b 	bl	8004a6c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004f96:	e00e      	b.n	8004fb6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9c:	f003 0310 	and.w	r3, r3, #16
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d003      	beq.n	8004fac <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f7ff fd75 	bl	8004a94 <HAL_ADC_ErrorCallback>
}
 8004faa:	e004      	b.n	8004fb6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	4798      	blx	r3
}
 8004fb6:	bf00      	nop
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b084      	sub	sp, #16
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fca:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004fcc:	68f8      	ldr	r0, [r7, #12]
 8004fce:	f7ff fd57 	bl	8004a80 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004fd2:	bf00      	nop
 8004fd4:	3710      	adds	r7, #16
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b084      	sub	sp, #16
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2240      	movs	r2, #64	; 0x40
 8004fec:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ff2:	f043 0204 	orr.w	r2, r3, #4
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004ffa:	68f8      	ldr	r0, [r7, #12]
 8004ffc:	f7ff fd4a 	bl	8004a94 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005000:	bf00      	nop
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f003 0307 	and.w	r3, r3, #7
 8005016:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005018:	4b0c      	ldr	r3, [pc, #48]	; (800504c <__NVIC_SetPriorityGrouping+0x44>)
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005024:	4013      	ands	r3, r2
 8005026:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005030:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005038:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800503a:	4a04      	ldr	r2, [pc, #16]	; (800504c <__NVIC_SetPriorityGrouping+0x44>)
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	60d3      	str	r3, [r2, #12]
}
 8005040:	bf00      	nop
 8005042:	3714      	adds	r7, #20
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr
 800504c:	e000ed00 	.word	0xe000ed00

08005050 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005050:	b480      	push	{r7}
 8005052:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005054:	4b04      	ldr	r3, [pc, #16]	; (8005068 <__NVIC_GetPriorityGrouping+0x18>)
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	0a1b      	lsrs	r3, r3, #8
 800505a:	f003 0307 	and.w	r3, r3, #7
}
 800505e:	4618      	mov	r0, r3
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr
 8005068:	e000ed00 	.word	0xe000ed00

0800506c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	4603      	mov	r3, r0
 8005074:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800507a:	2b00      	cmp	r3, #0
 800507c:	db0b      	blt.n	8005096 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800507e:	79fb      	ldrb	r3, [r7, #7]
 8005080:	f003 021f 	and.w	r2, r3, #31
 8005084:	4907      	ldr	r1, [pc, #28]	; (80050a4 <__NVIC_EnableIRQ+0x38>)
 8005086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800508a:	095b      	lsrs	r3, r3, #5
 800508c:	2001      	movs	r0, #1
 800508e:	fa00 f202 	lsl.w	r2, r0, r2
 8005092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005096:	bf00      	nop
 8005098:	370c      	adds	r7, #12
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	e000e100 	.word	0xe000e100

080050a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	4603      	mov	r3, r0
 80050b0:	6039      	str	r1, [r7, #0]
 80050b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	db0a      	blt.n	80050d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	b2da      	uxtb	r2, r3
 80050c0:	490c      	ldr	r1, [pc, #48]	; (80050f4 <__NVIC_SetPriority+0x4c>)
 80050c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050c6:	0112      	lsls	r2, r2, #4
 80050c8:	b2d2      	uxtb	r2, r2
 80050ca:	440b      	add	r3, r1
 80050cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050d0:	e00a      	b.n	80050e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	b2da      	uxtb	r2, r3
 80050d6:	4908      	ldr	r1, [pc, #32]	; (80050f8 <__NVIC_SetPriority+0x50>)
 80050d8:	79fb      	ldrb	r3, [r7, #7]
 80050da:	f003 030f 	and.w	r3, r3, #15
 80050de:	3b04      	subs	r3, #4
 80050e0:	0112      	lsls	r2, r2, #4
 80050e2:	b2d2      	uxtb	r2, r2
 80050e4:	440b      	add	r3, r1
 80050e6:	761a      	strb	r2, [r3, #24]
}
 80050e8:	bf00      	nop
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr
 80050f4:	e000e100 	.word	0xe000e100
 80050f8:	e000ed00 	.word	0xe000ed00

080050fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b089      	sub	sp, #36	; 0x24
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f003 0307 	and.w	r3, r3, #7
 800510e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	f1c3 0307 	rsb	r3, r3, #7
 8005116:	2b04      	cmp	r3, #4
 8005118:	bf28      	it	cs
 800511a:	2304      	movcs	r3, #4
 800511c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	3304      	adds	r3, #4
 8005122:	2b06      	cmp	r3, #6
 8005124:	d902      	bls.n	800512c <NVIC_EncodePriority+0x30>
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	3b03      	subs	r3, #3
 800512a:	e000      	b.n	800512e <NVIC_EncodePriority+0x32>
 800512c:	2300      	movs	r3, #0
 800512e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005130:	f04f 32ff 	mov.w	r2, #4294967295
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	fa02 f303 	lsl.w	r3, r2, r3
 800513a:	43da      	mvns	r2, r3
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	401a      	ands	r2, r3
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005144:	f04f 31ff 	mov.w	r1, #4294967295
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	fa01 f303 	lsl.w	r3, r1, r3
 800514e:	43d9      	mvns	r1, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005154:	4313      	orrs	r3, r2
         );
}
 8005156:	4618      	mov	r0, r3
 8005158:	3724      	adds	r7, #36	; 0x24
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
	...

08005164 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	3b01      	subs	r3, #1
 8005170:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005174:	d301      	bcc.n	800517a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005176:	2301      	movs	r3, #1
 8005178:	e00f      	b.n	800519a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800517a:	4a0a      	ldr	r2, [pc, #40]	; (80051a4 <SysTick_Config+0x40>)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	3b01      	subs	r3, #1
 8005180:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005182:	210f      	movs	r1, #15
 8005184:	f04f 30ff 	mov.w	r0, #4294967295
 8005188:	f7ff ff8e 	bl	80050a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800518c:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <SysTick_Config+0x40>)
 800518e:	2200      	movs	r2, #0
 8005190:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005192:	4b04      	ldr	r3, [pc, #16]	; (80051a4 <SysTick_Config+0x40>)
 8005194:	2207      	movs	r2, #7
 8005196:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3708      	adds	r7, #8
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	e000e010 	.word	0xe000e010

080051a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b082      	sub	sp, #8
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f7ff ff29 	bl	8005008 <__NVIC_SetPriorityGrouping>
}
 80051b6:	bf00      	nop
 80051b8:	3708      	adds	r7, #8
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}

080051be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80051be:	b580      	push	{r7, lr}
 80051c0:	b086      	sub	sp, #24
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	4603      	mov	r3, r0
 80051c6:	60b9      	str	r1, [r7, #8]
 80051c8:	607a      	str	r2, [r7, #4]
 80051ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80051d0:	f7ff ff3e 	bl	8005050 <__NVIC_GetPriorityGrouping>
 80051d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	68b9      	ldr	r1, [r7, #8]
 80051da:	6978      	ldr	r0, [r7, #20]
 80051dc:	f7ff ff8e 	bl	80050fc <NVIC_EncodePriority>
 80051e0:	4602      	mov	r2, r0
 80051e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051e6:	4611      	mov	r1, r2
 80051e8:	4618      	mov	r0, r3
 80051ea:	f7ff ff5d 	bl	80050a8 <__NVIC_SetPriority>
}
 80051ee:	bf00      	nop
 80051f0:	3718      	adds	r7, #24
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b082      	sub	sp, #8
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	4603      	mov	r3, r0
 80051fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005204:	4618      	mov	r0, r3
 8005206:	f7ff ff31 	bl	800506c <__NVIC_EnableIRQ>
}
 800520a:	bf00      	nop
 800520c:	3708      	adds	r7, #8
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}

08005212 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005212:	b580      	push	{r7, lr}
 8005214:	b082      	sub	sp, #8
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7ff ffa2 	bl	8005164 <SysTick_Config>
 8005220:	4603      	mov	r3, r0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
	...

0800522c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005234:	2300      	movs	r3, #0
 8005236:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005238:	f7ff fab4 	bl	80047a4 <HAL_GetTick>
 800523c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d101      	bne.n	8005248 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e099      	b.n	800537c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2202      	movs	r2, #2
 800524c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f022 0201 	bic.w	r2, r2, #1
 8005266:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005268:	e00f      	b.n	800528a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800526a:	f7ff fa9b 	bl	80047a4 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b05      	cmp	r3, #5
 8005276:	d908      	bls.n	800528a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2220      	movs	r2, #32
 800527c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2203      	movs	r2, #3
 8005282:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e078      	b.n	800537c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0301 	and.w	r3, r3, #1
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1e8      	bne.n	800526a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80052a0:	697a      	ldr	r2, [r7, #20]
 80052a2:	4b38      	ldr	r3, [pc, #224]	; (8005384 <HAL_DMA_Init+0x158>)
 80052a4:	4013      	ands	r3, r2
 80052a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a1b      	ldr	r3, [r3, #32]
 80052d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	4313      	orrs	r3, r2
 80052da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	2b04      	cmp	r3, #4
 80052e2:	d107      	bne.n	80052f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ec:	4313      	orrs	r3, r2
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	697a      	ldr	r2, [r7, #20]
 80052fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f023 0307 	bic.w	r3, r3, #7
 800530a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005310:	697a      	ldr	r2, [r7, #20]
 8005312:	4313      	orrs	r3, r2
 8005314:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531a:	2b04      	cmp	r3, #4
 800531c:	d117      	bne.n	800534e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	4313      	orrs	r3, r2
 8005326:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532c:	2b00      	cmp	r3, #0
 800532e:	d00e      	beq.n	800534e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 fb1b 	bl	800596c <DMA_CheckFifoParam>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d008      	beq.n	800534e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2240      	movs	r2, #64	; 0x40
 8005340:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800534a:	2301      	movs	r3, #1
 800534c:	e016      	b.n	800537c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 fad2 	bl	8005900 <DMA_CalcBaseAndBitshift>
 800535c:	4603      	mov	r3, r0
 800535e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005364:	223f      	movs	r2, #63	; 0x3f
 8005366:	409a      	lsls	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2201      	movs	r2, #1
 8005376:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3718      	adds	r7, #24
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	f010803f 	.word	0xf010803f

08005388 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b086      	sub	sp, #24
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	607a      	str	r2, [r7, #4]
 8005394:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005396:	2300      	movs	r3, #0
 8005398:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800539e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d101      	bne.n	80053ae <HAL_DMA_Start_IT+0x26>
 80053aa:	2302      	movs	r3, #2
 80053ac:	e040      	b.n	8005430 <HAL_DMA_Start_IT+0xa8>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d12f      	bne.n	8005422 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2202      	movs	r2, #2
 80053c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	68b9      	ldr	r1, [r7, #8]
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 fa64 	bl	80058a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053e0:	223f      	movs	r2, #63	; 0x3f
 80053e2:	409a      	lsls	r2, r3
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f042 0216 	orr.w	r2, r2, #22
 80053f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d007      	beq.n	8005410 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f042 0208 	orr.w	r2, r2, #8
 800540e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f042 0201 	orr.w	r2, r2, #1
 800541e:	601a      	str	r2, [r3, #0]
 8005420:	e005      	b.n	800542e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800542a:	2302      	movs	r3, #2
 800542c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800542e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005430:	4618      	mov	r0, r3
 8005432:	3718      	adds	r7, #24
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005444:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005446:	f7ff f9ad 	bl	80047a4 <HAL_GetTick>
 800544a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b02      	cmp	r3, #2
 8005456:	d008      	beq.n	800546a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2280      	movs	r2, #128	; 0x80
 800545c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e052      	b.n	8005510 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 0216 	bic.w	r2, r2, #22
 8005478:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	695a      	ldr	r2, [r3, #20]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005488:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548e:	2b00      	cmp	r3, #0
 8005490:	d103      	bne.n	800549a <HAL_DMA_Abort+0x62>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005496:	2b00      	cmp	r3, #0
 8005498:	d007      	beq.n	80054aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f022 0208 	bic.w	r2, r2, #8
 80054a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f022 0201 	bic.w	r2, r2, #1
 80054b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054ba:	e013      	b.n	80054e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054bc:	f7ff f972 	bl	80047a4 <HAL_GetTick>
 80054c0:	4602      	mov	r2, r0
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	1ad3      	subs	r3, r2, r3
 80054c6:	2b05      	cmp	r3, #5
 80054c8:	d90c      	bls.n	80054e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2220      	movs	r2, #32
 80054ce:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2203      	movs	r2, #3
 80054d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e015      	b.n	8005510 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1e4      	bne.n	80054bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054f6:	223f      	movs	r2, #63	; 0x3f
 80054f8:	409a      	lsls	r2, r3
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3710      	adds	r7, #16
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005526:	b2db      	uxtb	r3, r3
 8005528:	2b02      	cmp	r3, #2
 800552a:	d004      	beq.n	8005536 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2280      	movs	r2, #128	; 0x80
 8005530:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e00c      	b.n	8005550 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2205      	movs	r2, #5
 800553a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0201 	bic.w	r2, r2, #1
 800554c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr

0800555c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005564:	2300      	movs	r3, #0
 8005566:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005568:	4b8e      	ldr	r3, [pc, #568]	; (80057a4 <HAL_DMA_IRQHandler+0x248>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a8e      	ldr	r2, [pc, #568]	; (80057a8 <HAL_DMA_IRQHandler+0x24c>)
 800556e:	fba2 2303 	umull	r2, r3, r2, r3
 8005572:	0a9b      	lsrs	r3, r3, #10
 8005574:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800557a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005586:	2208      	movs	r2, #8
 8005588:	409a      	lsls	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	4013      	ands	r3, r2
 800558e:	2b00      	cmp	r3, #0
 8005590:	d01a      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0304 	and.w	r3, r3, #4
 800559c:	2b00      	cmp	r3, #0
 800559e:	d013      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f022 0204 	bic.w	r2, r2, #4
 80055ae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055b4:	2208      	movs	r2, #8
 80055b6:	409a      	lsls	r2, r3
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055c0:	f043 0201 	orr.w	r2, r3, #1
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055cc:	2201      	movs	r2, #1
 80055ce:	409a      	lsls	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	4013      	ands	r3, r2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d012      	beq.n	80055fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00b      	beq.n	80055fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ea:	2201      	movs	r2, #1
 80055ec:	409a      	lsls	r2, r3
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055f6:	f043 0202 	orr.w	r2, r3, #2
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005602:	2204      	movs	r2, #4
 8005604:	409a      	lsls	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	4013      	ands	r3, r2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d012      	beq.n	8005634 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00b      	beq.n	8005634 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005620:	2204      	movs	r2, #4
 8005622:	409a      	lsls	r2, r3
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800562c:	f043 0204 	orr.w	r2, r3, #4
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005638:	2210      	movs	r2, #16
 800563a:	409a      	lsls	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	4013      	ands	r3, r2
 8005640:	2b00      	cmp	r3, #0
 8005642:	d043      	beq.n	80056cc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0308 	and.w	r3, r3, #8
 800564e:	2b00      	cmp	r3, #0
 8005650:	d03c      	beq.n	80056cc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005656:	2210      	movs	r2, #16
 8005658:	409a      	lsls	r2, r3
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d018      	beq.n	800569e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d108      	bne.n	800568c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567e:	2b00      	cmp	r3, #0
 8005680:	d024      	beq.n	80056cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	4798      	blx	r3
 800568a:	e01f      	b.n	80056cc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005690:	2b00      	cmp	r3, #0
 8005692:	d01b      	beq.n	80056cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	4798      	blx	r3
 800569c:	e016      	b.n	80056cc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d107      	bne.n	80056bc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f022 0208 	bic.w	r2, r2, #8
 80056ba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056d0:	2220      	movs	r2, #32
 80056d2:	409a      	lsls	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	4013      	ands	r3, r2
 80056d8:	2b00      	cmp	r3, #0
 80056da:	f000 808f 	beq.w	80057fc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0310 	and.w	r3, r3, #16
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f000 8087 	beq.w	80057fc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056f2:	2220      	movs	r2, #32
 80056f4:	409a      	lsls	r2, r3
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b05      	cmp	r3, #5
 8005704:	d136      	bne.n	8005774 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f022 0216 	bic.w	r2, r2, #22
 8005714:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	695a      	ldr	r2, [r3, #20]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005724:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572a:	2b00      	cmp	r3, #0
 800572c:	d103      	bne.n	8005736 <HAL_DMA_IRQHandler+0x1da>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005732:	2b00      	cmp	r3, #0
 8005734:	d007      	beq.n	8005746 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f022 0208 	bic.w	r2, r2, #8
 8005744:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800574a:	223f      	movs	r2, #63	; 0x3f
 800574c:	409a      	lsls	r2, r3
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2201      	movs	r2, #1
 8005756:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2200      	movs	r2, #0
 800575e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005766:	2b00      	cmp	r3, #0
 8005768:	d07e      	beq.n	8005868 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	4798      	blx	r3
        }
        return;
 8005772:	e079      	b.n	8005868 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d01d      	beq.n	80057be <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10d      	bne.n	80057ac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005794:	2b00      	cmp	r3, #0
 8005796:	d031      	beq.n	80057fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	4798      	blx	r3
 80057a0:	e02c      	b.n	80057fc <HAL_DMA_IRQHandler+0x2a0>
 80057a2:	bf00      	nop
 80057a4:	20000240 	.word	0x20000240
 80057a8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d023      	beq.n	80057fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	4798      	blx	r3
 80057bc:	e01e      	b.n	80057fc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d10f      	bne.n	80057ec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f022 0210 	bic.w	r2, r2, #16
 80057da:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d003      	beq.n	80057fc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005800:	2b00      	cmp	r3, #0
 8005802:	d032      	beq.n	800586a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	d022      	beq.n	8005856 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2205      	movs	r2, #5
 8005814:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f022 0201 	bic.w	r2, r2, #1
 8005826:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	3301      	adds	r3, #1
 800582c:	60bb      	str	r3, [r7, #8]
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	429a      	cmp	r2, r3
 8005832:	d307      	bcc.n	8005844 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0301 	and.w	r3, r3, #1
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1f2      	bne.n	8005828 <HAL_DMA_IRQHandler+0x2cc>
 8005842:	e000      	b.n	8005846 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005844:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2201      	movs	r2, #1
 800584a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800585a:	2b00      	cmp	r3, #0
 800585c:	d005      	beq.n	800586a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	4798      	blx	r3
 8005866:	e000      	b.n	800586a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005868:	bf00      	nop
    }
  }
}
 800586a:	3718      	adds	r7, #24
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800587e:	b2db      	uxtb	r3, r3
}
 8005880:	4618      	mov	r0, r3
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005898:	4618      	mov	r0, r3
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b085      	sub	sp, #20
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
 80058b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80058c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	2b40      	cmp	r3, #64	; 0x40
 80058d0:	d108      	bne.n	80058e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68ba      	ldr	r2, [r7, #8]
 80058e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80058e2:	e007      	b.n	80058f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68ba      	ldr	r2, [r7, #8]
 80058ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	60da      	str	r2, [r3, #12]
}
 80058f4:	bf00      	nop
 80058f6:	3714      	adds	r7, #20
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005900:	b480      	push	{r7}
 8005902:	b085      	sub	sp, #20
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	b2db      	uxtb	r3, r3
 800590e:	3b10      	subs	r3, #16
 8005910:	4a14      	ldr	r2, [pc, #80]	; (8005964 <DMA_CalcBaseAndBitshift+0x64>)
 8005912:	fba2 2303 	umull	r2, r3, r2, r3
 8005916:	091b      	lsrs	r3, r3, #4
 8005918:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800591a:	4a13      	ldr	r2, [pc, #76]	; (8005968 <DMA_CalcBaseAndBitshift+0x68>)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	4413      	add	r3, r2
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	461a      	mov	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2b03      	cmp	r3, #3
 800592c:	d909      	bls.n	8005942 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005936:	f023 0303 	bic.w	r3, r3, #3
 800593a:	1d1a      	adds	r2, r3, #4
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	659a      	str	r2, [r3, #88]	; 0x58
 8005940:	e007      	b.n	8005952 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800594a:	f023 0303 	bic.w	r3, r3, #3
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005956:	4618      	mov	r0, r3
 8005958:	3714      	adds	r7, #20
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	aaaaaaab 	.word	0xaaaaaaab
 8005968:	0800c204 	.word	0x0800c204

0800596c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005974:	2300      	movs	r3, #0
 8005976:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800597c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d11f      	bne.n	80059c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	2b03      	cmp	r3, #3
 800598a:	d856      	bhi.n	8005a3a <DMA_CheckFifoParam+0xce>
 800598c:	a201      	add	r2, pc, #4	; (adr r2, 8005994 <DMA_CheckFifoParam+0x28>)
 800598e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005992:	bf00      	nop
 8005994:	080059a5 	.word	0x080059a5
 8005998:	080059b7 	.word	0x080059b7
 800599c:	080059a5 	.word	0x080059a5
 80059a0:	08005a3b 	.word	0x08005a3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d046      	beq.n	8005a3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059b4:	e043      	b.n	8005a3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80059be:	d140      	bne.n	8005a42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059c4:	e03d      	b.n	8005a42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059ce:	d121      	bne.n	8005a14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	2b03      	cmp	r3, #3
 80059d4:	d837      	bhi.n	8005a46 <DMA_CheckFifoParam+0xda>
 80059d6:	a201      	add	r2, pc, #4	; (adr r2, 80059dc <DMA_CheckFifoParam+0x70>)
 80059d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059dc:	080059ed 	.word	0x080059ed
 80059e0:	080059f3 	.word	0x080059f3
 80059e4:	080059ed 	.word	0x080059ed
 80059e8:	08005a05 	.word	0x08005a05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	73fb      	strb	r3, [r7, #15]
      break;
 80059f0:	e030      	b.n	8005a54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d025      	beq.n	8005a4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a02:	e022      	b.n	8005a4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a08:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005a0c:	d11f      	bne.n	8005a4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005a12:	e01c      	b.n	8005a4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d903      	bls.n	8005a22 <DMA_CheckFifoParam+0xb6>
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	2b03      	cmp	r3, #3
 8005a1e:	d003      	beq.n	8005a28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005a20:	e018      	b.n	8005a54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	73fb      	strb	r3, [r7, #15]
      break;
 8005a26:	e015      	b.n	8005a54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00e      	beq.n	8005a52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	73fb      	strb	r3, [r7, #15]
      break;
 8005a38:	e00b      	b.n	8005a52 <DMA_CheckFifoParam+0xe6>
      break;
 8005a3a:	bf00      	nop
 8005a3c:	e00a      	b.n	8005a54 <DMA_CheckFifoParam+0xe8>
      break;
 8005a3e:	bf00      	nop
 8005a40:	e008      	b.n	8005a54 <DMA_CheckFifoParam+0xe8>
      break;
 8005a42:	bf00      	nop
 8005a44:	e006      	b.n	8005a54 <DMA_CheckFifoParam+0xe8>
      break;
 8005a46:	bf00      	nop
 8005a48:	e004      	b.n	8005a54 <DMA_CheckFifoParam+0xe8>
      break;
 8005a4a:	bf00      	nop
 8005a4c:	e002      	b.n	8005a54 <DMA_CheckFifoParam+0xe8>
      break;   
 8005a4e:	bf00      	nop
 8005a50:	e000      	b.n	8005a54 <DMA_CheckFifoParam+0xe8>
      break;
 8005a52:	bf00      	nop
    }
  } 
  
  return status; 
 8005a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3714      	adds	r7, #20
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop

08005a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b089      	sub	sp, #36	; 0x24
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005a72:	2300      	movs	r3, #0
 8005a74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005a76:	2300      	movs	r3, #0
 8005a78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	61fb      	str	r3, [r7, #28]
 8005a7e:	e159      	b.n	8005d34 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005a80:	2201      	movs	r2, #1
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	fa02 f303 	lsl.w	r3, r2, r3
 8005a88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	4013      	ands	r3, r2
 8005a92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005a94:	693a      	ldr	r2, [r7, #16]
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	f040 8148 	bne.w	8005d2e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f003 0303 	and.w	r3, r3, #3
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d005      	beq.n	8005ab6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d130      	bne.n	8005b18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	005b      	lsls	r3, r3, #1
 8005ac0:	2203      	movs	r2, #3
 8005ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac6:	43db      	mvns	r3, r3
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	4013      	ands	r3, r2
 8005acc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	68da      	ldr	r2, [r3, #12]
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	005b      	lsls	r3, r3, #1
 8005ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8005ada:	69ba      	ldr	r2, [r7, #24]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	69ba      	ldr	r2, [r7, #24]
 8005ae4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005aec:	2201      	movs	r2, #1
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	fa02 f303 	lsl.w	r3, r2, r3
 8005af4:	43db      	mvns	r3, r3
 8005af6:	69ba      	ldr	r2, [r7, #24]
 8005af8:	4013      	ands	r3, r2
 8005afa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	091b      	lsrs	r3, r3, #4
 8005b02:	f003 0201 	and.w	r2, r3, #1
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0c:	69ba      	ldr	r2, [r7, #24]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f003 0303 	and.w	r3, r3, #3
 8005b20:	2b03      	cmp	r3, #3
 8005b22:	d017      	beq.n	8005b54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	005b      	lsls	r3, r3, #1
 8005b2e:	2203      	movs	r2, #3
 8005b30:	fa02 f303 	lsl.w	r3, r2, r3
 8005b34:	43db      	mvns	r3, r3
 8005b36:	69ba      	ldr	r2, [r7, #24]
 8005b38:	4013      	ands	r3, r2
 8005b3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	689a      	ldr	r2, [r3, #8]
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	005b      	lsls	r3, r3, #1
 8005b44:	fa02 f303 	lsl.w	r3, r2, r3
 8005b48:	69ba      	ldr	r2, [r7, #24]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	69ba      	ldr	r2, [r7, #24]
 8005b52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	f003 0303 	and.w	r3, r3, #3
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d123      	bne.n	8005ba8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	08da      	lsrs	r2, r3, #3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	3208      	adds	r2, #8
 8005b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	f003 0307 	and.w	r3, r3, #7
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	220f      	movs	r2, #15
 8005b78:	fa02 f303 	lsl.w	r3, r2, r3
 8005b7c:	43db      	mvns	r3, r3
 8005b7e:	69ba      	ldr	r2, [r7, #24]
 8005b80:	4013      	ands	r3, r2
 8005b82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	691a      	ldr	r2, [r3, #16]
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	f003 0307 	and.w	r3, r3, #7
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	69ba      	ldr	r2, [r7, #24]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	08da      	lsrs	r2, r3, #3
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	3208      	adds	r2, #8
 8005ba2:	69b9      	ldr	r1, [r7, #24]
 8005ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	005b      	lsls	r3, r3, #1
 8005bb2:	2203      	movs	r2, #3
 8005bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb8:	43db      	mvns	r3, r3
 8005bba:	69ba      	ldr	r2, [r7, #24]
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	f003 0203 	and.w	r2, r3, #3
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	005b      	lsls	r3, r3, #1
 8005bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	69ba      	ldr	r2, [r7, #24]
 8005bda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 80a2 	beq.w	8005d2e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bea:	2300      	movs	r3, #0
 8005bec:	60fb      	str	r3, [r7, #12]
 8005bee:	4b57      	ldr	r3, [pc, #348]	; (8005d4c <HAL_GPIO_Init+0x2e8>)
 8005bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bf2:	4a56      	ldr	r2, [pc, #344]	; (8005d4c <HAL_GPIO_Init+0x2e8>)
 8005bf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8005bfa:	4b54      	ldr	r3, [pc, #336]	; (8005d4c <HAL_GPIO_Init+0x2e8>)
 8005bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c02:	60fb      	str	r3, [r7, #12]
 8005c04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c06:	4a52      	ldr	r2, [pc, #328]	; (8005d50 <HAL_GPIO_Init+0x2ec>)
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	089b      	lsrs	r3, r3, #2
 8005c0c:	3302      	adds	r3, #2
 8005c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	f003 0303 	and.w	r3, r3, #3
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	220f      	movs	r2, #15
 8005c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c22:	43db      	mvns	r3, r3
 8005c24:	69ba      	ldr	r2, [r7, #24]
 8005c26:	4013      	ands	r3, r2
 8005c28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a49      	ldr	r2, [pc, #292]	; (8005d54 <HAL_GPIO_Init+0x2f0>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d019      	beq.n	8005c66 <HAL_GPIO_Init+0x202>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a48      	ldr	r2, [pc, #288]	; (8005d58 <HAL_GPIO_Init+0x2f4>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d013      	beq.n	8005c62 <HAL_GPIO_Init+0x1fe>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a47      	ldr	r2, [pc, #284]	; (8005d5c <HAL_GPIO_Init+0x2f8>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d00d      	beq.n	8005c5e <HAL_GPIO_Init+0x1fa>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a46      	ldr	r2, [pc, #280]	; (8005d60 <HAL_GPIO_Init+0x2fc>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d007      	beq.n	8005c5a <HAL_GPIO_Init+0x1f6>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a45      	ldr	r2, [pc, #276]	; (8005d64 <HAL_GPIO_Init+0x300>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d101      	bne.n	8005c56 <HAL_GPIO_Init+0x1f2>
 8005c52:	2304      	movs	r3, #4
 8005c54:	e008      	b.n	8005c68 <HAL_GPIO_Init+0x204>
 8005c56:	2307      	movs	r3, #7
 8005c58:	e006      	b.n	8005c68 <HAL_GPIO_Init+0x204>
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e004      	b.n	8005c68 <HAL_GPIO_Init+0x204>
 8005c5e:	2302      	movs	r3, #2
 8005c60:	e002      	b.n	8005c68 <HAL_GPIO_Init+0x204>
 8005c62:	2301      	movs	r3, #1
 8005c64:	e000      	b.n	8005c68 <HAL_GPIO_Init+0x204>
 8005c66:	2300      	movs	r3, #0
 8005c68:	69fa      	ldr	r2, [r7, #28]
 8005c6a:	f002 0203 	and.w	r2, r2, #3
 8005c6e:	0092      	lsls	r2, r2, #2
 8005c70:	4093      	lsls	r3, r2
 8005c72:	69ba      	ldr	r2, [r7, #24]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c78:	4935      	ldr	r1, [pc, #212]	; (8005d50 <HAL_GPIO_Init+0x2ec>)
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	089b      	lsrs	r3, r3, #2
 8005c7e:	3302      	adds	r3, #2
 8005c80:	69ba      	ldr	r2, [r7, #24]
 8005c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c86:	4b38      	ldr	r3, [pc, #224]	; (8005d68 <HAL_GPIO_Init+0x304>)
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	43db      	mvns	r3, r3
 8005c90:	69ba      	ldr	r2, [r7, #24]
 8005c92:	4013      	ands	r3, r2
 8005c94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d003      	beq.n	8005caa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005ca2:	69ba      	ldr	r2, [r7, #24]
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005caa:	4a2f      	ldr	r2, [pc, #188]	; (8005d68 <HAL_GPIO_Init+0x304>)
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005cb0:	4b2d      	ldr	r3, [pc, #180]	; (8005d68 <HAL_GPIO_Init+0x304>)
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	43db      	mvns	r3, r3
 8005cba:	69ba      	ldr	r2, [r7, #24]
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d003      	beq.n	8005cd4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005ccc:	69ba      	ldr	r2, [r7, #24]
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005cd4:	4a24      	ldr	r2, [pc, #144]	; (8005d68 <HAL_GPIO_Init+0x304>)
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005cda:	4b23      	ldr	r3, [pc, #140]	; (8005d68 <HAL_GPIO_Init+0x304>)
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	43db      	mvns	r3, r3
 8005ce4:	69ba      	ldr	r2, [r7, #24]
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d003      	beq.n	8005cfe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005cf6:	69ba      	ldr	r2, [r7, #24]
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005cfe:	4a1a      	ldr	r2, [pc, #104]	; (8005d68 <HAL_GPIO_Init+0x304>)
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005d04:	4b18      	ldr	r3, [pc, #96]	; (8005d68 <HAL_GPIO_Init+0x304>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	43db      	mvns	r3, r3
 8005d0e:	69ba      	ldr	r2, [r7, #24]
 8005d10:	4013      	ands	r3, r2
 8005d12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d003      	beq.n	8005d28 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005d20:	69ba      	ldr	r2, [r7, #24]
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005d28:	4a0f      	ldr	r2, [pc, #60]	; (8005d68 <HAL_GPIO_Init+0x304>)
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	3301      	adds	r3, #1
 8005d32:	61fb      	str	r3, [r7, #28]
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	2b0f      	cmp	r3, #15
 8005d38:	f67f aea2 	bls.w	8005a80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005d3c:	bf00      	nop
 8005d3e:	bf00      	nop
 8005d40:	3724      	adds	r7, #36	; 0x24
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	40023800 	.word	0x40023800
 8005d50:	40013800 	.word	0x40013800
 8005d54:	40020000 	.word	0x40020000
 8005d58:	40020400 	.word	0x40020400
 8005d5c:	40020800 	.word	0x40020800
 8005d60:	40020c00 	.word	0x40020c00
 8005d64:	40021000 	.word	0x40021000
 8005d68:	40013c00 	.word	0x40013c00

08005d6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b085      	sub	sp, #20
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	460b      	mov	r3, r1
 8005d76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691a      	ldr	r2, [r3, #16]
 8005d7c:	887b      	ldrh	r3, [r7, #2]
 8005d7e:	4013      	ands	r3, r2
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d002      	beq.n	8005d8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005d84:	2301      	movs	r3, #1
 8005d86:	73fb      	strb	r3, [r7, #15]
 8005d88:	e001      	b.n	8005d8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3714      	adds	r7, #20
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	460b      	mov	r3, r1
 8005da6:	807b      	strh	r3, [r7, #2]
 8005da8:	4613      	mov	r3, r2
 8005daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005dac:	787b      	ldrb	r3, [r7, #1]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d003      	beq.n	8005dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005db2:	887a      	ldrh	r2, [r7, #2]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005db8:	e003      	b.n	8005dc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005dba:	887b      	ldrh	r3, [r7, #2]
 8005dbc:	041a      	lsls	r2, r3, #16
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	619a      	str	r2, [r3, #24]
}
 8005dc2:	bf00      	nop
 8005dc4:	370c      	adds	r7, #12
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
	...

08005dd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b082      	sub	sp, #8
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005dda:	4b08      	ldr	r3, [pc, #32]	; (8005dfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ddc:	695a      	ldr	r2, [r3, #20]
 8005dde:	88fb      	ldrh	r3, [r7, #6]
 8005de0:	4013      	ands	r3, r2
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d006      	beq.n	8005df4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005de6:	4a05      	ldr	r2, [pc, #20]	; (8005dfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005de8:	88fb      	ldrh	r3, [r7, #6]
 8005dea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005dec:	88fb      	ldrh	r3, [r7, #6]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7fc f944 	bl	800207c <HAL_GPIO_EXTI_Callback>
  }
}
 8005df4:	bf00      	nop
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	40013c00 	.word	0x40013c00

08005e00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b084      	sub	sp, #16
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d101      	bne.n	8005e12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e12b      	b.n	800606a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d106      	bne.n	8005e2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f7fe f9a2 	bl	8004170 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2224      	movs	r2, #36	; 0x24
 8005e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f022 0201 	bic.w	r2, r2, #1
 8005e42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005e64:	f003 f8ac 	bl	8008fc0 <HAL_RCC_GetPCLK1Freq>
 8005e68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	4a81      	ldr	r2, [pc, #516]	; (8006074 <HAL_I2C_Init+0x274>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d807      	bhi.n	8005e84 <HAL_I2C_Init+0x84>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	4a80      	ldr	r2, [pc, #512]	; (8006078 <HAL_I2C_Init+0x278>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	bf94      	ite	ls
 8005e7c:	2301      	movls	r3, #1
 8005e7e:	2300      	movhi	r3, #0
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	e006      	b.n	8005e92 <HAL_I2C_Init+0x92>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4a7d      	ldr	r2, [pc, #500]	; (800607c <HAL_I2C_Init+0x27c>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	bf94      	ite	ls
 8005e8c:	2301      	movls	r3, #1
 8005e8e:	2300      	movhi	r3, #0
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d001      	beq.n	8005e9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e0e7      	b.n	800606a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	4a78      	ldr	r2, [pc, #480]	; (8006080 <HAL_I2C_Init+0x280>)
 8005e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea2:	0c9b      	lsrs	r3, r3, #18
 8005ea4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68ba      	ldr	r2, [r7, #8]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	6a1b      	ldr	r3, [r3, #32]
 8005ec0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	4a6a      	ldr	r2, [pc, #424]	; (8006074 <HAL_I2C_Init+0x274>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d802      	bhi.n	8005ed4 <HAL_I2C_Init+0xd4>
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	3301      	adds	r3, #1
 8005ed2:	e009      	b.n	8005ee8 <HAL_I2C_Init+0xe8>
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005eda:	fb02 f303 	mul.w	r3, r2, r3
 8005ede:	4a69      	ldr	r2, [pc, #420]	; (8006084 <HAL_I2C_Init+0x284>)
 8005ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee4:	099b      	lsrs	r3, r3, #6
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	6812      	ldr	r2, [r2, #0]
 8005eec:	430b      	orrs	r3, r1
 8005eee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	69db      	ldr	r3, [r3, #28]
 8005ef6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005efa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	495c      	ldr	r1, [pc, #368]	; (8006074 <HAL_I2C_Init+0x274>)
 8005f04:	428b      	cmp	r3, r1
 8005f06:	d819      	bhi.n	8005f3c <HAL_I2C_Init+0x13c>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	1e59      	subs	r1, r3, #1
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	005b      	lsls	r3, r3, #1
 8005f12:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f16:	1c59      	adds	r1, r3, #1
 8005f18:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005f1c:	400b      	ands	r3, r1
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00a      	beq.n	8005f38 <HAL_I2C_Init+0x138>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	1e59      	subs	r1, r3, #1
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	005b      	lsls	r3, r3, #1
 8005f2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f30:	3301      	adds	r3, #1
 8005f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f36:	e051      	b.n	8005fdc <HAL_I2C_Init+0x1dc>
 8005f38:	2304      	movs	r3, #4
 8005f3a:	e04f      	b.n	8005fdc <HAL_I2C_Init+0x1dc>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d111      	bne.n	8005f68 <HAL_I2C_Init+0x168>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	1e58      	subs	r0, r3, #1
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6859      	ldr	r1, [r3, #4]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	005b      	lsls	r3, r3, #1
 8005f50:	440b      	add	r3, r1
 8005f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f56:	3301      	adds	r3, #1
 8005f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	bf0c      	ite	eq
 8005f60:	2301      	moveq	r3, #1
 8005f62:	2300      	movne	r3, #0
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	e012      	b.n	8005f8e <HAL_I2C_Init+0x18e>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	1e58      	subs	r0, r3, #1
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6859      	ldr	r1, [r3, #4]
 8005f70:	460b      	mov	r3, r1
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	440b      	add	r3, r1
 8005f76:	0099      	lsls	r1, r3, #2
 8005f78:	440b      	add	r3, r1
 8005f7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f7e:	3301      	adds	r3, #1
 8005f80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	bf0c      	ite	eq
 8005f88:	2301      	moveq	r3, #1
 8005f8a:	2300      	movne	r3, #0
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d001      	beq.n	8005f96 <HAL_I2C_Init+0x196>
 8005f92:	2301      	movs	r3, #1
 8005f94:	e022      	b.n	8005fdc <HAL_I2C_Init+0x1dc>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10e      	bne.n	8005fbc <HAL_I2C_Init+0x1bc>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	1e58      	subs	r0, r3, #1
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6859      	ldr	r1, [r3, #4]
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	005b      	lsls	r3, r3, #1
 8005faa:	440b      	add	r3, r1
 8005fac:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fba:	e00f      	b.n	8005fdc <HAL_I2C_Init+0x1dc>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	1e58      	subs	r0, r3, #1
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6859      	ldr	r1, [r3, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	440b      	add	r3, r1
 8005fca:	0099      	lsls	r1, r3, #2
 8005fcc:	440b      	add	r3, r1
 8005fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005fdc:	6879      	ldr	r1, [r7, #4]
 8005fde:	6809      	ldr	r1, [r1, #0]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	69da      	ldr	r2, [r3, #28]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a1b      	ldr	r3, [r3, #32]
 8005ff6:	431a      	orrs	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800600a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	6911      	ldr	r1, [r2, #16]
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	68d2      	ldr	r2, [r2, #12]
 8006016:	4311      	orrs	r1, r2
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	6812      	ldr	r2, [r2, #0]
 800601c:	430b      	orrs	r3, r1
 800601e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	695a      	ldr	r2, [r3, #20]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	431a      	orrs	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	430a      	orrs	r2, r1
 800603a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f042 0201 	orr.w	r2, r2, #1
 800604a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2220      	movs	r2, #32
 8006056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	000186a0 	.word	0x000186a0
 8006078:	001e847f 	.word	0x001e847f
 800607c:	003d08ff 	.word	0x003d08ff
 8006080:	431bde83 	.word	0x431bde83
 8006084:	10624dd3 	.word	0x10624dd3

08006088 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b088      	sub	sp, #32
 800608c:	af02      	add	r7, sp, #8
 800608e:	60f8      	str	r0, [r7, #12]
 8006090:	607a      	str	r2, [r7, #4]
 8006092:	461a      	mov	r2, r3
 8006094:	460b      	mov	r3, r1
 8006096:	817b      	strh	r3, [r7, #10]
 8006098:	4613      	mov	r3, r2
 800609a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800609c:	f7fe fb82 	bl	80047a4 <HAL_GetTick>
 80060a0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	2b20      	cmp	r3, #32
 80060ac:	f040 80e0 	bne.w	8006270 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	2319      	movs	r3, #25
 80060b6:	2201      	movs	r2, #1
 80060b8:	4970      	ldr	r1, [pc, #448]	; (800627c <HAL_I2C_Master_Transmit+0x1f4>)
 80060ba:	68f8      	ldr	r0, [r7, #12]
 80060bc:	f002 f8e6 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80060c6:	2302      	movs	r3, #2
 80060c8:	e0d3      	b.n	8006272 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d101      	bne.n	80060d8 <HAL_I2C_Master_Transmit+0x50>
 80060d4:	2302      	movs	r3, #2
 80060d6:	e0cc      	b.n	8006272 <HAL_I2C_Master_Transmit+0x1ea>
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d007      	beq.n	80060fe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f042 0201 	orr.w	r2, r2, #1
 80060fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800610c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2221      	movs	r2, #33	; 0x21
 8006112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2210      	movs	r2, #16
 800611a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2200      	movs	r2, #0
 8006122:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	893a      	ldrh	r2, [r7, #8]
 800612e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006134:	b29a      	uxth	r2, r3
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	4a50      	ldr	r2, [pc, #320]	; (8006280 <HAL_I2C_Master_Transmit+0x1f8>)
 800613e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006140:	8979      	ldrh	r1, [r7, #10]
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	6a3a      	ldr	r2, [r7, #32]
 8006146:	68f8      	ldr	r0, [r7, #12]
 8006148:	f001 fea8 	bl	8007e9c <I2C_MasterRequestWrite>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d001      	beq.n	8006156 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e08d      	b.n	8006272 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006156:	2300      	movs	r3, #0
 8006158:	613b      	str	r3, [r7, #16]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	613b      	str	r3, [r7, #16]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	613b      	str	r3, [r7, #16]
 800616a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800616c:	e066      	b.n	800623c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800616e:	697a      	ldr	r2, [r7, #20]
 8006170:	6a39      	ldr	r1, [r7, #32]
 8006172:	68f8      	ldr	r0, [r7, #12]
 8006174:	f002 f960 	bl	8008438 <I2C_WaitOnTXEFlagUntilTimeout>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00d      	beq.n	800619a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006182:	2b04      	cmp	r3, #4
 8006184:	d107      	bne.n	8006196 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006194:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e06b      	b.n	8006272 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619e:	781a      	ldrb	r2, [r3, #0]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061aa:	1c5a      	adds	r2, r3, #1
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	3b01      	subs	r3, #1
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061c2:	3b01      	subs	r3, #1
 80061c4:	b29a      	uxth	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	695b      	ldr	r3, [r3, #20]
 80061d0:	f003 0304 	and.w	r3, r3, #4
 80061d4:	2b04      	cmp	r3, #4
 80061d6:	d11b      	bne.n	8006210 <HAL_I2C_Master_Transmit+0x188>
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d017      	beq.n	8006210 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e4:	781a      	ldrb	r2, [r3, #0]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f0:	1c5a      	adds	r2, r3, #1
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	3b01      	subs	r3, #1
 80061fe:	b29a      	uxth	r2, r3
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006208:	3b01      	subs	r3, #1
 800620a:	b29a      	uxth	r2, r3
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006210:	697a      	ldr	r2, [r7, #20]
 8006212:	6a39      	ldr	r1, [r7, #32]
 8006214:	68f8      	ldr	r0, [r7, #12]
 8006216:	f002 f950 	bl	80084ba <I2C_WaitOnBTFFlagUntilTimeout>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00d      	beq.n	800623c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006224:	2b04      	cmp	r3, #4
 8006226:	d107      	bne.n	8006238 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006236:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e01a      	b.n	8006272 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006240:	2b00      	cmp	r3, #0
 8006242:	d194      	bne.n	800616e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006252:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2220      	movs	r2, #32
 8006258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800626c:	2300      	movs	r3, #0
 800626e:	e000      	b.n	8006272 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006270:	2302      	movs	r3, #2
  }
}
 8006272:	4618      	mov	r0, r3
 8006274:	3718      	adds	r7, #24
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	00100002 	.word	0x00100002
 8006280:	ffff0000 	.word	0xffff0000

08006284 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b08c      	sub	sp, #48	; 0x30
 8006288:	af02      	add	r7, sp, #8
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	607a      	str	r2, [r7, #4]
 800628e:	461a      	mov	r2, r3
 8006290:	460b      	mov	r3, r1
 8006292:	817b      	strh	r3, [r7, #10]
 8006294:	4613      	mov	r3, r2
 8006296:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006298:	f7fe fa84 	bl	80047a4 <HAL_GetTick>
 800629c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	2b20      	cmp	r3, #32
 80062a8:	f040 820b 	bne.w	80066c2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ae:	9300      	str	r3, [sp, #0]
 80062b0:	2319      	movs	r3, #25
 80062b2:	2201      	movs	r2, #1
 80062b4:	497c      	ldr	r1, [pc, #496]	; (80064a8 <HAL_I2C_Master_Receive+0x224>)
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f001 ffe8 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80062c2:	2302      	movs	r3, #2
 80062c4:	e1fe      	b.n	80066c4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d101      	bne.n	80062d4 <HAL_I2C_Master_Receive+0x50>
 80062d0:	2302      	movs	r3, #2
 80062d2:	e1f7      	b.n	80066c4 <HAL_I2C_Master_Receive+0x440>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0301 	and.w	r3, r3, #1
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d007      	beq.n	80062fa <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f042 0201 	orr.w	r2, r2, #1
 80062f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006308:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2222      	movs	r2, #34	; 0x22
 800630e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2210      	movs	r2, #16
 8006316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2200      	movs	r2, #0
 800631e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	893a      	ldrh	r2, [r7, #8]
 800632a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006330:	b29a      	uxth	r2, r3
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	4a5c      	ldr	r2, [pc, #368]	; (80064ac <HAL_I2C_Master_Receive+0x228>)
 800633a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800633c:	8979      	ldrh	r1, [r7, #10]
 800633e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006340:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f001 fe2c 	bl	8007fa0 <I2C_MasterRequestRead>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e1b8      	b.n	80066c4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006356:	2b00      	cmp	r3, #0
 8006358:	d113      	bne.n	8006382 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800635a:	2300      	movs	r3, #0
 800635c:	623b      	str	r3, [r7, #32]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	623b      	str	r3, [r7, #32]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	623b      	str	r3, [r7, #32]
 800636e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800637e:	601a      	str	r2, [r3, #0]
 8006380:	e18c      	b.n	800669c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006386:	2b01      	cmp	r3, #1
 8006388:	d11b      	bne.n	80063c2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006398:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800639a:	2300      	movs	r3, #0
 800639c:	61fb      	str	r3, [r7, #28]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	695b      	ldr	r3, [r3, #20]
 80063a4:	61fb      	str	r3, [r7, #28]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	699b      	ldr	r3, [r3, #24]
 80063ac:	61fb      	str	r3, [r7, #28]
 80063ae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	e16c      	b.n	800669c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	d11b      	bne.n	8006402 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063d8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063ea:	2300      	movs	r3, #0
 80063ec:	61bb      	str	r3, [r7, #24]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	695b      	ldr	r3, [r3, #20]
 80063f4:	61bb      	str	r3, [r7, #24]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	699b      	ldr	r3, [r3, #24]
 80063fc:	61bb      	str	r3, [r7, #24]
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	e14c      	b.n	800669c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006410:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006412:	2300      	movs	r3, #0
 8006414:	617b      	str	r3, [r7, #20]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	695b      	ldr	r3, [r3, #20]
 800641c:	617b      	str	r3, [r7, #20]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	617b      	str	r3, [r7, #20]
 8006426:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006428:	e138      	b.n	800669c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800642e:	2b03      	cmp	r3, #3
 8006430:	f200 80f1 	bhi.w	8006616 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006438:	2b01      	cmp	r3, #1
 800643a:	d123      	bne.n	8006484 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800643c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800643e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f002 f8ad 	bl	80085a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d001      	beq.n	8006450 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e139      	b.n	80066c4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	691a      	ldr	r2, [r3, #16]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	b2d2      	uxtb	r2, r2
 800645c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006462:	1c5a      	adds	r2, r3, #1
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800646c:	3b01      	subs	r3, #1
 800646e:	b29a      	uxth	r2, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006478:	b29b      	uxth	r3, r3
 800647a:	3b01      	subs	r3, #1
 800647c:	b29a      	uxth	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006482:	e10b      	b.n	800669c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006488:	2b02      	cmp	r3, #2
 800648a:	d14e      	bne.n	800652a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800648c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648e:	9300      	str	r3, [sp, #0]
 8006490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006492:	2200      	movs	r2, #0
 8006494:	4906      	ldr	r1, [pc, #24]	; (80064b0 <HAL_I2C_Master_Receive+0x22c>)
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f001 fef8 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d008      	beq.n	80064b4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e10e      	b.n	80066c4 <HAL_I2C_Master_Receive+0x440>
 80064a6:	bf00      	nop
 80064a8:	00100002 	.word	0x00100002
 80064ac:	ffff0000 	.word	0xffff0000
 80064b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	691a      	ldr	r2, [r3, #16]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ce:	b2d2      	uxtb	r2, r2
 80064d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d6:	1c5a      	adds	r2, r3, #1
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064e0:	3b01      	subs	r3, #1
 80064e2:	b29a      	uxth	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	3b01      	subs	r3, #1
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	691a      	ldr	r2, [r3, #16]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006500:	b2d2      	uxtb	r2, r2
 8006502:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006508:	1c5a      	adds	r2, r3, #1
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006512:	3b01      	subs	r3, #1
 8006514:	b29a      	uxth	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800651e:	b29b      	uxth	r3, r3
 8006520:	3b01      	subs	r3, #1
 8006522:	b29a      	uxth	r2, r3
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006528:	e0b8      	b.n	800669c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800652a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006530:	2200      	movs	r2, #0
 8006532:	4966      	ldr	r1, [pc, #408]	; (80066cc <HAL_I2C_Master_Receive+0x448>)
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f001 fea9 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d001      	beq.n	8006544 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e0bf      	b.n	80066c4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006552:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	691a      	ldr	r2, [r3, #16]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655e:	b2d2      	uxtb	r2, r2
 8006560:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006566:	1c5a      	adds	r2, r3, #1
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006570:	3b01      	subs	r3, #1
 8006572:	b29a      	uxth	r2, r3
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800657c:	b29b      	uxth	r3, r3
 800657e:	3b01      	subs	r3, #1
 8006580:	b29a      	uxth	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006588:	9300      	str	r3, [sp, #0]
 800658a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800658c:	2200      	movs	r2, #0
 800658e:	494f      	ldr	r1, [pc, #316]	; (80066cc <HAL_I2C_Master_Receive+0x448>)
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f001 fe7b 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d001      	beq.n	80065a0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e091      	b.n	80066c4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	691a      	ldr	r2, [r3, #16]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ba:	b2d2      	uxtb	r2, r2
 80065bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c2:	1c5a      	adds	r2, r3, #1
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065cc:	3b01      	subs	r3, #1
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d8:	b29b      	uxth	r3, r3
 80065da:	3b01      	subs	r3, #1
 80065dc:	b29a      	uxth	r2, r3
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	691a      	ldr	r2, [r3, #16]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ec:	b2d2      	uxtb	r2, r2
 80065ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f4:	1c5a      	adds	r2, r3, #1
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065fe:	3b01      	subs	r3, #1
 8006600:	b29a      	uxth	r2, r3
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800660a:	b29b      	uxth	r3, r3
 800660c:	3b01      	subs	r3, #1
 800660e:	b29a      	uxth	r2, r3
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006614:	e042      	b.n	800669c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006616:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006618:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	f001 ffc0 	bl	80085a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d001      	beq.n	800662a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e04c      	b.n	80066c4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	691a      	ldr	r2, [r3, #16]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006634:	b2d2      	uxtb	r2, r2
 8006636:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663c:	1c5a      	adds	r2, r3, #1
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006646:	3b01      	subs	r3, #1
 8006648:	b29a      	uxth	r2, r3
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006652:	b29b      	uxth	r3, r3
 8006654:	3b01      	subs	r3, #1
 8006656:	b29a      	uxth	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	f003 0304 	and.w	r3, r3, #4
 8006666:	2b04      	cmp	r3, #4
 8006668:	d118      	bne.n	800669c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	691a      	ldr	r2, [r3, #16]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006674:	b2d2      	uxtb	r2, r2
 8006676:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667c:	1c5a      	adds	r2, r3, #1
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006686:	3b01      	subs	r3, #1
 8006688:	b29a      	uxth	r2, r3
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006692:	b29b      	uxth	r3, r3
 8006694:	3b01      	subs	r3, #1
 8006696:	b29a      	uxth	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f47f aec2 	bne.w	800642a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2220      	movs	r2, #32
 80066aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80066be:	2300      	movs	r3, #0
 80066c0:	e000      	b.n	80066c4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80066c2:	2302      	movs	r3, #2
  }
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3728      	adds	r7, #40	; 0x28
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	00010004 	.word	0x00010004

080066d0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b088      	sub	sp, #32
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80066d8:	2300      	movs	r3, #0
 80066da:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066e8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066f0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066f8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80066fa:	7bfb      	ldrb	r3, [r7, #15]
 80066fc:	2b10      	cmp	r3, #16
 80066fe:	d003      	beq.n	8006708 <HAL_I2C_EV_IRQHandler+0x38>
 8006700:	7bfb      	ldrb	r3, [r7, #15]
 8006702:	2b40      	cmp	r3, #64	; 0x40
 8006704:	f040 80c1 	bne.w	800688a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	f003 0301 	and.w	r3, r3, #1
 800671e:	2b00      	cmp	r3, #0
 8006720:	d10d      	bne.n	800673e <HAL_I2C_EV_IRQHandler+0x6e>
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006728:	d003      	beq.n	8006732 <HAL_I2C_EV_IRQHandler+0x62>
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006730:	d101      	bne.n	8006736 <HAL_I2C_EV_IRQHandler+0x66>
 8006732:	2301      	movs	r3, #1
 8006734:	e000      	b.n	8006738 <HAL_I2C_EV_IRQHandler+0x68>
 8006736:	2300      	movs	r3, #0
 8006738:	2b01      	cmp	r3, #1
 800673a:	f000 8132 	beq.w	80069a2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	f003 0301 	and.w	r3, r3, #1
 8006744:	2b00      	cmp	r3, #0
 8006746:	d00c      	beq.n	8006762 <HAL_I2C_EV_IRQHandler+0x92>
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	0a5b      	lsrs	r3, r3, #9
 800674c:	f003 0301 	and.w	r3, r3, #1
 8006750:	2b00      	cmp	r3, #0
 8006752:	d006      	beq.n	8006762 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f001 ffa8 	bl	80086aa <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 fd83 	bl	8007266 <I2C_Master_SB>
 8006760:	e092      	b.n	8006888 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	08db      	lsrs	r3, r3, #3
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	d009      	beq.n	8006782 <HAL_I2C_EV_IRQHandler+0xb2>
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	0a5b      	lsrs	r3, r3, #9
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	2b00      	cmp	r3, #0
 8006778:	d003      	beq.n	8006782 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 fdf9 	bl	8007372 <I2C_Master_ADD10>
 8006780:	e082      	b.n	8006888 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	085b      	lsrs	r3, r3, #1
 8006786:	f003 0301 	and.w	r3, r3, #1
 800678a:	2b00      	cmp	r3, #0
 800678c:	d009      	beq.n	80067a2 <HAL_I2C_EV_IRQHandler+0xd2>
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	0a5b      	lsrs	r3, r3, #9
 8006792:	f003 0301 	and.w	r3, r3, #1
 8006796:	2b00      	cmp	r3, #0
 8006798:	d003      	beq.n	80067a2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 fe13 	bl	80073c6 <I2C_Master_ADDR>
 80067a0:	e072      	b.n	8006888 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80067a2:	69bb      	ldr	r3, [r7, #24]
 80067a4:	089b      	lsrs	r3, r3, #2
 80067a6:	f003 0301 	and.w	r3, r3, #1
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d03b      	beq.n	8006826 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067bc:	f000 80f3 	beq.w	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	09db      	lsrs	r3, r3, #7
 80067c4:	f003 0301 	and.w	r3, r3, #1
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d00f      	beq.n	80067ec <HAL_I2C_EV_IRQHandler+0x11c>
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	0a9b      	lsrs	r3, r3, #10
 80067d0:	f003 0301 	and.w	r3, r3, #1
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d009      	beq.n	80067ec <HAL_I2C_EV_IRQHandler+0x11c>
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	089b      	lsrs	r3, r3, #2
 80067dc:	f003 0301 	and.w	r3, r3, #1
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d103      	bne.n	80067ec <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 f9f3 	bl	8006bd0 <I2C_MasterTransmit_TXE>
 80067ea:	e04d      	b.n	8006888 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	089b      	lsrs	r3, r3, #2
 80067f0:	f003 0301 	and.w	r3, r3, #1
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f000 80d6 	beq.w	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	0a5b      	lsrs	r3, r3, #9
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	2b00      	cmp	r3, #0
 8006804:	f000 80cf 	beq.w	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006808:	7bbb      	ldrb	r3, [r7, #14]
 800680a:	2b21      	cmp	r3, #33	; 0x21
 800680c:	d103      	bne.n	8006816 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 fa7a 	bl	8006d08 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006814:	e0c7      	b.n	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8006816:	7bfb      	ldrb	r3, [r7, #15]
 8006818:	2b40      	cmp	r3, #64	; 0x40
 800681a:	f040 80c4 	bne.w	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 fae8 	bl	8006df4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006824:	e0bf      	b.n	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006830:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006834:	f000 80b7 	beq.w	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	099b      	lsrs	r3, r3, #6
 800683c:	f003 0301 	and.w	r3, r3, #1
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00f      	beq.n	8006864 <HAL_I2C_EV_IRQHandler+0x194>
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	0a9b      	lsrs	r3, r3, #10
 8006848:	f003 0301 	and.w	r3, r3, #1
 800684c:	2b00      	cmp	r3, #0
 800684e:	d009      	beq.n	8006864 <HAL_I2C_EV_IRQHandler+0x194>
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	089b      	lsrs	r3, r3, #2
 8006854:	f003 0301 	and.w	r3, r3, #1
 8006858:	2b00      	cmp	r3, #0
 800685a:	d103      	bne.n	8006864 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 fb5d 	bl	8006f1c <I2C_MasterReceive_RXNE>
 8006862:	e011      	b.n	8006888 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006864:	69fb      	ldr	r3, [r7, #28]
 8006866:	089b      	lsrs	r3, r3, #2
 8006868:	f003 0301 	and.w	r3, r3, #1
 800686c:	2b00      	cmp	r3, #0
 800686e:	f000 809a 	beq.w	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	0a5b      	lsrs	r3, r3, #9
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b00      	cmp	r3, #0
 800687c:	f000 8093 	beq.w	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 fc06 	bl	8007092 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006886:	e08e      	b.n	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006888:	e08d      	b.n	80069a6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800688e:	2b00      	cmp	r3, #0
 8006890:	d004      	beq.n	800689c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	695b      	ldr	r3, [r3, #20]
 8006898:	61fb      	str	r3, [r7, #28]
 800689a:	e007      	b.n	80068ac <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	699b      	ldr	r3, [r3, #24]
 80068a2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	695b      	ldr	r3, [r3, #20]
 80068aa:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068ac:	69fb      	ldr	r3, [r7, #28]
 80068ae:	085b      	lsrs	r3, r3, #1
 80068b0:	f003 0301 	and.w	r3, r3, #1
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d012      	beq.n	80068de <HAL_I2C_EV_IRQHandler+0x20e>
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	0a5b      	lsrs	r3, r3, #9
 80068bc:	f003 0301 	and.w	r3, r3, #1
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d00c      	beq.n	80068de <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d003      	beq.n	80068d4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	699b      	ldr	r3, [r3, #24]
 80068d2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80068d4:	69b9      	ldr	r1, [r7, #24]
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f000 ffc4 	bl	8007864 <I2C_Slave_ADDR>
 80068dc:	e066      	b.n	80069ac <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	091b      	lsrs	r3, r3, #4
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d009      	beq.n	80068fe <HAL_I2C_EV_IRQHandler+0x22e>
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	0a5b      	lsrs	r3, r3, #9
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d003      	beq.n	80068fe <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 fffe 	bl	80078f8 <I2C_Slave_STOPF>
 80068fc:	e056      	b.n	80069ac <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80068fe:	7bbb      	ldrb	r3, [r7, #14]
 8006900:	2b21      	cmp	r3, #33	; 0x21
 8006902:	d002      	beq.n	800690a <HAL_I2C_EV_IRQHandler+0x23a>
 8006904:	7bbb      	ldrb	r3, [r7, #14]
 8006906:	2b29      	cmp	r3, #41	; 0x29
 8006908:	d125      	bne.n	8006956 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	09db      	lsrs	r3, r3, #7
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00f      	beq.n	8006936 <HAL_I2C_EV_IRQHandler+0x266>
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	0a9b      	lsrs	r3, r3, #10
 800691a:	f003 0301 	and.w	r3, r3, #1
 800691e:	2b00      	cmp	r3, #0
 8006920:	d009      	beq.n	8006936 <HAL_I2C_EV_IRQHandler+0x266>
 8006922:	69fb      	ldr	r3, [r7, #28]
 8006924:	089b      	lsrs	r3, r3, #2
 8006926:	f003 0301 	and.w	r3, r3, #1
 800692a:	2b00      	cmp	r3, #0
 800692c:	d103      	bne.n	8006936 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 feda 	bl	80076e8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006934:	e039      	b.n	80069aa <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006936:	69fb      	ldr	r3, [r7, #28]
 8006938:	089b      	lsrs	r3, r3, #2
 800693a:	f003 0301 	and.w	r3, r3, #1
 800693e:	2b00      	cmp	r3, #0
 8006940:	d033      	beq.n	80069aa <HAL_I2C_EV_IRQHandler+0x2da>
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	0a5b      	lsrs	r3, r3, #9
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d02d      	beq.n	80069aa <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 ff07 	bl	8007762 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006954:	e029      	b.n	80069aa <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006956:	69fb      	ldr	r3, [r7, #28]
 8006958:	099b      	lsrs	r3, r3, #6
 800695a:	f003 0301 	and.w	r3, r3, #1
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00f      	beq.n	8006982 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	0a9b      	lsrs	r3, r3, #10
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	d009      	beq.n	8006982 <HAL_I2C_EV_IRQHandler+0x2b2>
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	089b      	lsrs	r3, r3, #2
 8006972:	f003 0301 	and.w	r3, r3, #1
 8006976:	2b00      	cmp	r3, #0
 8006978:	d103      	bne.n	8006982 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 ff12 	bl	80077a4 <I2C_SlaveReceive_RXNE>
 8006980:	e014      	b.n	80069ac <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	089b      	lsrs	r3, r3, #2
 8006986:	f003 0301 	and.w	r3, r3, #1
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00e      	beq.n	80069ac <HAL_I2C_EV_IRQHandler+0x2dc>
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	0a5b      	lsrs	r3, r3, #9
 8006992:	f003 0301 	and.w	r3, r3, #1
 8006996:	2b00      	cmp	r3, #0
 8006998:	d008      	beq.n	80069ac <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 ff40 	bl	8007820 <I2C_SlaveReceive_BTF>
 80069a0:	e004      	b.n	80069ac <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80069a2:	bf00      	nop
 80069a4:	e002      	b.n	80069ac <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069a6:	bf00      	nop
 80069a8:	e000      	b.n	80069ac <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069aa:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80069ac:	3720      	adds	r7, #32
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b08a      	sub	sp, #40	; 0x28
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	695b      	ldr	r3, [r3, #20]
 80069c0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80069ca:	2300      	movs	r3, #0
 80069cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069d4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80069d6:	6a3b      	ldr	r3, [r7, #32]
 80069d8:	0a1b      	lsrs	r3, r3, #8
 80069da:	f003 0301 	and.w	r3, r3, #1
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d00e      	beq.n	8006a00 <HAL_I2C_ER_IRQHandler+0x4e>
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	0a1b      	lsrs	r3, r3, #8
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d008      	beq.n	8006a00 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80069ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f0:	f043 0301 	orr.w	r3, r3, #1
 80069f4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80069fe:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a00:	6a3b      	ldr	r3, [r7, #32]
 8006a02:	0a5b      	lsrs	r3, r3, #9
 8006a04:	f003 0301 	and.w	r3, r3, #1
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d00e      	beq.n	8006a2a <HAL_I2C_ER_IRQHandler+0x78>
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	0a1b      	lsrs	r3, r3, #8
 8006a10:	f003 0301 	and.w	r3, r3, #1
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d008      	beq.n	8006a2a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1a:	f043 0302 	orr.w	r3, r3, #2
 8006a1e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006a28:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a2a:	6a3b      	ldr	r3, [r7, #32]
 8006a2c:	0a9b      	lsrs	r3, r3, #10
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d03f      	beq.n	8006ab6 <HAL_I2C_ER_IRQHandler+0x104>
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	0a1b      	lsrs	r3, r3, #8
 8006a3a:	f003 0301 	and.w	r3, r3, #1
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d039      	beq.n	8006ab6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006a42:	7efb      	ldrb	r3, [r7, #27]
 8006a44:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a54:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a5a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006a5c:	7ebb      	ldrb	r3, [r7, #26]
 8006a5e:	2b20      	cmp	r3, #32
 8006a60:	d112      	bne.n	8006a88 <HAL_I2C_ER_IRQHandler+0xd6>
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d10f      	bne.n	8006a88 <HAL_I2C_ER_IRQHandler+0xd6>
 8006a68:	7cfb      	ldrb	r3, [r7, #19]
 8006a6a:	2b21      	cmp	r3, #33	; 0x21
 8006a6c:	d008      	beq.n	8006a80 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006a6e:	7cfb      	ldrb	r3, [r7, #19]
 8006a70:	2b29      	cmp	r3, #41	; 0x29
 8006a72:	d005      	beq.n	8006a80 <HAL_I2C_ER_IRQHandler+0xce>
 8006a74:	7cfb      	ldrb	r3, [r7, #19]
 8006a76:	2b28      	cmp	r3, #40	; 0x28
 8006a78:	d106      	bne.n	8006a88 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2b21      	cmp	r3, #33	; 0x21
 8006a7e:	d103      	bne.n	8006a88 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f001 f869 	bl	8007b58 <I2C_Slave_AF>
 8006a86:	e016      	b.n	8006ab6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006a90:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a94:	f043 0304 	orr.w	r3, r3, #4
 8006a98:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006a9a:	7efb      	ldrb	r3, [r7, #27]
 8006a9c:	2b10      	cmp	r3, #16
 8006a9e:	d002      	beq.n	8006aa6 <HAL_I2C_ER_IRQHandler+0xf4>
 8006aa0:	7efb      	ldrb	r3, [r7, #27]
 8006aa2:	2b40      	cmp	r3, #64	; 0x40
 8006aa4:	d107      	bne.n	8006ab6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ab4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	0adb      	lsrs	r3, r3, #11
 8006aba:	f003 0301 	and.w	r3, r3, #1
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00e      	beq.n	8006ae0 <HAL_I2C_ER_IRQHandler+0x12e>
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	0a1b      	lsrs	r3, r3, #8
 8006ac6:	f003 0301 	and.w	r3, r3, #1
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d008      	beq.n	8006ae0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad0:	f043 0308 	orr.w	r3, r3, #8
 8006ad4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006ade:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d008      	beq.n	8006af8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aec:	431a      	orrs	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f001 f8a0 	bl	8007c38 <I2C_ITError>
  }
}
 8006af8:	bf00      	nop
 8006afa:	3728      	adds	r7, #40	; 0x28
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006b08:	bf00      	nop
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	460b      	mov	r3, r1
 8006b5a:	70fb      	strb	r3, [r7, #3]
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr

08006b6c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b083      	sub	sp, #12
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006b88:	bf00      	nop
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b083      	sub	sp, #12
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006bb0:	bf00      	nop
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006bc4:	bf00      	nop
 8006bc6:	370c      	adds	r7, #12
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bde:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006be6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bec:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d150      	bne.n	8006c98 <I2C_MasterTransmit_TXE+0xc8>
 8006bf6:	7bfb      	ldrb	r3, [r7, #15]
 8006bf8:	2b21      	cmp	r3, #33	; 0x21
 8006bfa:	d14d      	bne.n	8006c98 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	2b08      	cmp	r3, #8
 8006c00:	d01d      	beq.n	8006c3e <I2C_MasterTransmit_TXE+0x6e>
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	2b20      	cmp	r3, #32
 8006c06:	d01a      	beq.n	8006c3e <I2C_MasterTransmit_TXE+0x6e>
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c0e:	d016      	beq.n	8006c3e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	685a      	ldr	r2, [r3, #4]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c1e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2211      	movs	r2, #17
 8006c24:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2220      	movs	r2, #32
 8006c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f7ff ff62 	bl	8006b00 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c3c:	e060      	b.n	8006d00 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	685a      	ldr	r2, [r3, #4]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c4c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c5c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2220      	movs	r2, #32
 8006c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	2b40      	cmp	r3, #64	; 0x40
 8006c76:	d107      	bne.n	8006c88 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f7ff ff7d 	bl	8006b80 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c86:	e03b      	b.n	8006d00 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f7ff ff35 	bl	8006b00 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c96:	e033      	b.n	8006d00 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006c98:	7bfb      	ldrb	r3, [r7, #15]
 8006c9a:	2b21      	cmp	r3, #33	; 0x21
 8006c9c:	d005      	beq.n	8006caa <I2C_MasterTransmit_TXE+0xda>
 8006c9e:	7bbb      	ldrb	r3, [r7, #14]
 8006ca0:	2b40      	cmp	r3, #64	; 0x40
 8006ca2:	d12d      	bne.n	8006d00 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006ca4:	7bfb      	ldrb	r3, [r7, #15]
 8006ca6:	2b22      	cmp	r3, #34	; 0x22
 8006ca8:	d12a      	bne.n	8006d00 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d108      	bne.n	8006cc6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	685a      	ldr	r2, [r3, #4]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cc2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006cc4:	e01c      	b.n	8006d00 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	2b40      	cmp	r3, #64	; 0x40
 8006cd0:	d103      	bne.n	8006cda <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 f88e 	bl	8006df4 <I2C_MemoryTransmit_TXE_BTF>
}
 8006cd8:	e012      	b.n	8006d00 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cde:	781a      	ldrb	r2, [r3, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cea:	1c5a      	adds	r2, r3, #1
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	b29a      	uxth	r2, r3
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006cfe:	e7ff      	b.n	8006d00 <I2C_MasterTransmit_TXE+0x130>
 8006d00:	bf00      	nop
 8006d02:	3710      	adds	r7, #16
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d14:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d1c:	b2db      	uxtb	r3, r3
 8006d1e:	2b21      	cmp	r3, #33	; 0x21
 8006d20:	d164      	bne.n	8006dec <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d012      	beq.n	8006d52 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d30:	781a      	ldrb	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3c:	1c5a      	adds	r2, r3, #1
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	3b01      	subs	r3, #1
 8006d4a:	b29a      	uxth	r2, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006d50:	e04c      	b.n	8006dec <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2b08      	cmp	r3, #8
 8006d56:	d01d      	beq.n	8006d94 <I2C_MasterTransmit_BTF+0x8c>
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2b20      	cmp	r3, #32
 8006d5c:	d01a      	beq.n	8006d94 <I2C_MasterTransmit_BTF+0x8c>
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d64:	d016      	beq.n	8006d94 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	685a      	ldr	r2, [r3, #4]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d74:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2211      	movs	r2, #17
 8006d7a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2220      	movs	r2, #32
 8006d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f7ff feb7 	bl	8006b00 <HAL_I2C_MasterTxCpltCallback>
}
 8006d92:	e02b      	b.n	8006dec <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	685a      	ldr	r2, [r3, #4]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006da2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006db2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2220      	movs	r2, #32
 8006dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b40      	cmp	r3, #64	; 0x40
 8006dcc:	d107      	bne.n	8006dde <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f7ff fed2 	bl	8006b80 <HAL_I2C_MemTxCpltCallback>
}
 8006ddc:	e006      	b.n	8006dec <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7ff fe8a 	bl	8006b00 <HAL_I2C_MasterTxCpltCallback>
}
 8006dec:	bf00      	nop
 8006dee:	3710      	adds	r7, #16
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}

08006df4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e02:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d11d      	bne.n	8006e48 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d10b      	bne.n	8006e2c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e18:	b2da      	uxtb	r2, r3
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e24:	1c9a      	adds	r2, r3, #2
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006e2a:	e073      	b.n	8006f14 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	121b      	asrs	r3, r3, #8
 8006e34:	b2da      	uxtb	r2, r3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e40:	1c5a      	adds	r2, r3, #1
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006e46:	e065      	b.n	8006f14 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d10b      	bne.n	8006e68 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e60:	1c5a      	adds	r2, r3, #1
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006e66:	e055      	b.n	8006f14 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d151      	bne.n	8006f14 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006e70:	7bfb      	ldrb	r3, [r7, #15]
 8006e72:	2b22      	cmp	r3, #34	; 0x22
 8006e74:	d10d      	bne.n	8006e92 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e84:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e8a:	1c5a      	adds	r2, r3, #1
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006e90:	e040      	b.n	8006f14 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d015      	beq.n	8006ec8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006e9c:	7bfb      	ldrb	r3, [r7, #15]
 8006e9e:	2b21      	cmp	r3, #33	; 0x21
 8006ea0:	d112      	bne.n	8006ec8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea6:	781a      	ldrb	r2, [r3, #0]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb2:	1c5a      	adds	r2, r3, #1
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	3b01      	subs	r3, #1
 8006ec0:	b29a      	uxth	r2, r3
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006ec6:	e025      	b.n	8006f14 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d120      	bne.n	8006f14 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8006ed2:	7bfb      	ldrb	r3, [r7, #15]
 8006ed4:	2b21      	cmp	r3, #33	; 0x21
 8006ed6:	d11d      	bne.n	8006f14 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	685a      	ldr	r2, [r3, #4]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006ee6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ef6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2220      	movs	r2, #32
 8006f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f7ff fe36 	bl	8006b80 <HAL_I2C_MemTxCpltCallback>
}
 8006f14:	bf00      	nop
 8006f16:	3710      	adds	r7, #16
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	2b22      	cmp	r3, #34	; 0x22
 8006f2e:	f040 80ac 	bne.w	800708a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2b03      	cmp	r3, #3
 8006f3e:	d921      	bls.n	8006f84 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	691a      	ldr	r2, [r3, #16]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f4a:	b2d2      	uxtb	r2, r2
 8006f4c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f52:	1c5a      	adds	r2, r3, #1
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	3b01      	subs	r3, #1
 8006f60:	b29a      	uxth	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	2b03      	cmp	r3, #3
 8006f6e:	f040 808c 	bne.w	800708a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	685a      	ldr	r2, [r3, #4]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f80:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006f82:	e082      	b.n	800708a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d075      	beq.n	8007078 <I2C_MasterReceive_RXNE+0x15c>
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d002      	beq.n	8006f98 <I2C_MasterReceive_RXNE+0x7c>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d16f      	bne.n	8007078 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f001 facf 	bl	800853c <I2C_WaitOnSTOPRequestThroughIT>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d142      	bne.n	800702a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fb2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	685a      	ldr	r2, [r3, #4]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006fc2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	691a      	ldr	r2, [r3, #16]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fce:	b2d2      	uxtb	r2, r2
 8006fd0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd6:	1c5a      	adds	r2, r3, #1
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	3b01      	subs	r3, #1
 8006fe4:	b29a      	uxth	r2, r3
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2220      	movs	r2, #32
 8006fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b40      	cmp	r3, #64	; 0x40
 8006ffc:	d10a      	bne.n	8007014 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7ff fdc1 	bl	8006b94 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007012:	e03a      	b.n	800708a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2212      	movs	r2, #18
 8007020:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f7ff fd76 	bl	8006b14 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007028:	e02f      	b.n	800708a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	685a      	ldr	r2, [r3, #4]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007038:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	691a      	ldr	r2, [r3, #16]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007044:	b2d2      	uxtb	r2, r2
 8007046:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704c:	1c5a      	adds	r2, r3, #1
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007056:	b29b      	uxth	r3, r3
 8007058:	3b01      	subs	r3, #1
 800705a:	b29a      	uxth	r2, r3
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2220      	movs	r2, #32
 8007064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f7ff fd99 	bl	8006ba8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007076:	e008      	b.n	800708a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	685a      	ldr	r2, [r3, #4]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007086:	605a      	str	r2, [r3, #4]
}
 8007088:	e7ff      	b.n	800708a <I2C_MasterReceive_RXNE+0x16e>
 800708a:	bf00      	nop
 800708c:	3710      	adds	r7, #16
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}

08007092 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007092:	b580      	push	{r7, lr}
 8007094:	b084      	sub	sp, #16
 8007096:	af00      	add	r7, sp, #0
 8007098:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800709e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	2b04      	cmp	r3, #4
 80070a8:	d11b      	bne.n	80070e2 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	685a      	ldr	r2, [r3, #4]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070b8:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	691a      	ldr	r2, [r3, #16]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c4:	b2d2      	uxtb	r2, r2
 80070c6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070cc:	1c5a      	adds	r2, r3, #1
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	3b01      	subs	r3, #1
 80070da:	b29a      	uxth	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80070e0:	e0bd      	b.n	800725e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	2b03      	cmp	r3, #3
 80070ea:	d129      	bne.n	8007140 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	685a      	ldr	r2, [r3, #4]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070fa:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2b04      	cmp	r3, #4
 8007100:	d00a      	beq.n	8007118 <I2C_MasterReceive_BTF+0x86>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2b02      	cmp	r3, #2
 8007106:	d007      	beq.n	8007118 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007116:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	691a      	ldr	r2, [r3, #16]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007122:	b2d2      	uxtb	r2, r2
 8007124:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712a:	1c5a      	adds	r2, r3, #1
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007134:	b29b      	uxth	r3, r3
 8007136:	3b01      	subs	r3, #1
 8007138:	b29a      	uxth	r2, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800713e:	e08e      	b.n	800725e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007144:	b29b      	uxth	r3, r3
 8007146:	2b02      	cmp	r3, #2
 8007148:	d176      	bne.n	8007238 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2b01      	cmp	r3, #1
 800714e:	d002      	beq.n	8007156 <I2C_MasterReceive_BTF+0xc4>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2b10      	cmp	r3, #16
 8007154:	d108      	bne.n	8007168 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007164:	601a      	str	r2, [r3, #0]
 8007166:	e019      	b.n	800719c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2b04      	cmp	r3, #4
 800716c:	d002      	beq.n	8007174 <I2C_MasterReceive_BTF+0xe2>
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2b02      	cmp	r3, #2
 8007172:	d108      	bne.n	8007186 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007182:	601a      	str	r2, [r3, #0]
 8007184:	e00a      	b.n	800719c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2b10      	cmp	r3, #16
 800718a:	d007      	beq.n	800719c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	681a      	ldr	r2, [r3, #0]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800719a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	691a      	ldr	r2, [r3, #16]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a6:	b2d2      	uxtb	r2, r2
 80071a8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ae:	1c5a      	adds	r2, r3, #1
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	3b01      	subs	r3, #1
 80071bc:	b29a      	uxth	r2, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	691a      	ldr	r2, [r3, #16]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071cc:	b2d2      	uxtb	r2, r2
 80071ce:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d4:	1c5a      	adds	r2, r3, #1
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071de:	b29b      	uxth	r3, r3
 80071e0:	3b01      	subs	r3, #1
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	685a      	ldr	r2, [r3, #4]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80071f6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2220      	movs	r2, #32
 80071fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007206:	b2db      	uxtb	r3, r3
 8007208:	2b40      	cmp	r3, #64	; 0x40
 800720a:	d10a      	bne.n	8007222 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f7ff fcba 	bl	8006b94 <HAL_I2C_MemRxCpltCallback>
}
 8007220:	e01d      	b.n	800725e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2212      	movs	r2, #18
 800722e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f7ff fc6f 	bl	8006b14 <HAL_I2C_MasterRxCpltCallback>
}
 8007236:	e012      	b.n	800725e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	691a      	ldr	r2, [r3, #16]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007242:	b2d2      	uxtb	r2, r2
 8007244:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724a:	1c5a      	adds	r2, r3, #1
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007254:	b29b      	uxth	r3, r3
 8007256:	3b01      	subs	r3, #1
 8007258:	b29a      	uxth	r2, r3
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800725e:	bf00      	nop
 8007260:	3710      	adds	r7, #16
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}

08007266 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007266:	b480      	push	{r7}
 8007268:	b083      	sub	sp, #12
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007274:	b2db      	uxtb	r3, r3
 8007276:	2b40      	cmp	r3, #64	; 0x40
 8007278:	d117      	bne.n	80072aa <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800727e:	2b00      	cmp	r3, #0
 8007280:	d109      	bne.n	8007296 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007286:	b2db      	uxtb	r3, r3
 8007288:	461a      	mov	r2, r3
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007292:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007294:	e067      	b.n	8007366 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800729a:	b2db      	uxtb	r3, r3
 800729c:	f043 0301 	orr.w	r3, r3, #1
 80072a0:	b2da      	uxtb	r2, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	611a      	str	r2, [r3, #16]
}
 80072a8:	e05d      	b.n	8007366 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	691b      	ldr	r3, [r3, #16]
 80072ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072b2:	d133      	bne.n	800731c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	2b21      	cmp	r3, #33	; 0x21
 80072be:	d109      	bne.n	80072d4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	461a      	mov	r2, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80072d0:	611a      	str	r2, [r3, #16]
 80072d2:	e008      	b.n	80072e6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	f043 0301 	orr.w	r3, r3, #1
 80072de:	b2da      	uxtb	r2, r3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d004      	beq.n	80072f8 <I2C_Master_SB+0x92>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d108      	bne.n	800730a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d032      	beq.n	8007366 <I2C_Master_SB+0x100>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007306:	2b00      	cmp	r3, #0
 8007308:	d02d      	beq.n	8007366 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	685a      	ldr	r2, [r3, #4]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007318:	605a      	str	r2, [r3, #4]
}
 800731a:	e024      	b.n	8007366 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007320:	2b00      	cmp	r3, #0
 8007322:	d10e      	bne.n	8007342 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007328:	b29b      	uxth	r3, r3
 800732a:	11db      	asrs	r3, r3, #7
 800732c:	b2db      	uxtb	r3, r3
 800732e:	f003 0306 	and.w	r3, r3, #6
 8007332:	b2db      	uxtb	r3, r3
 8007334:	f063 030f 	orn	r3, r3, #15
 8007338:	b2da      	uxtb	r2, r3
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	611a      	str	r2, [r3, #16]
}
 8007340:	e011      	b.n	8007366 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007346:	2b01      	cmp	r3, #1
 8007348:	d10d      	bne.n	8007366 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800734e:	b29b      	uxth	r3, r3
 8007350:	11db      	asrs	r3, r3, #7
 8007352:	b2db      	uxtb	r3, r3
 8007354:	f003 0306 	and.w	r3, r3, #6
 8007358:	b2db      	uxtb	r3, r3
 800735a:	f063 030e 	orn	r3, r3, #14
 800735e:	b2da      	uxtb	r2, r3
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	611a      	str	r2, [r3, #16]
}
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr

08007372 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007372:	b480      	push	{r7}
 8007374:	b083      	sub	sp, #12
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800737e:	b2da      	uxtb	r2, r3
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800738a:	2b00      	cmp	r3, #0
 800738c:	d004      	beq.n	8007398 <I2C_Master_ADD10+0x26>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007392:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007394:	2b00      	cmp	r3, #0
 8007396:	d108      	bne.n	80073aa <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800739c:	2b00      	cmp	r3, #0
 800739e:	d00c      	beq.n	80073ba <I2C_Master_ADD10+0x48>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d007      	beq.n	80073ba <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	685a      	ldr	r2, [r3, #4]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073b8:	605a      	str	r2, [r3, #4]
  }
}
 80073ba:	bf00      	nop
 80073bc:	370c      	adds	r7, #12
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr

080073c6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80073c6:	b480      	push	{r7}
 80073c8:	b091      	sub	sp, #68	; 0x44
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073dc:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073e2:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	2b22      	cmp	r3, #34	; 0x22
 80073ee:	f040 8169 	bne.w	80076c4 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10f      	bne.n	800741a <I2C_Master_ADDR+0x54>
 80073fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80073fe:	2b40      	cmp	r3, #64	; 0x40
 8007400:	d10b      	bne.n	800741a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007402:	2300      	movs	r3, #0
 8007404:	633b      	str	r3, [r7, #48]	; 0x30
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	695b      	ldr	r3, [r3, #20]
 800740c:	633b      	str	r3, [r7, #48]	; 0x30
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	633b      	str	r3, [r7, #48]	; 0x30
 8007416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007418:	e160      	b.n	80076dc <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800741e:	2b00      	cmp	r3, #0
 8007420:	d11d      	bne.n	800745e <I2C_Master_ADDR+0x98>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800742a:	d118      	bne.n	800745e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800742c:	2300      	movs	r3, #0
 800742e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	699b      	ldr	r3, [r3, #24]
 800743e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007440:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007450:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007456:	1c5a      	adds	r2, r3, #1
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	651a      	str	r2, [r3, #80]	; 0x50
 800745c:	e13e      	b.n	80076dc <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007462:	b29b      	uxth	r3, r3
 8007464:	2b00      	cmp	r3, #0
 8007466:	d113      	bne.n	8007490 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007468:	2300      	movs	r3, #0
 800746a:	62bb      	str	r3, [r7, #40]	; 0x28
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	695b      	ldr	r3, [r3, #20]
 8007472:	62bb      	str	r3, [r7, #40]	; 0x28
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	699b      	ldr	r3, [r3, #24]
 800747a:	62bb      	str	r3, [r7, #40]	; 0x28
 800747c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	681a      	ldr	r2, [r3, #0]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800748c:	601a      	str	r2, [r3, #0]
 800748e:	e115      	b.n	80076bc <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007494:	b29b      	uxth	r3, r3
 8007496:	2b01      	cmp	r3, #1
 8007498:	f040 808a 	bne.w	80075b0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800749c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800749e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80074a2:	d137      	bne.n	8007514 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074b2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074c2:	d113      	bne.n	80074ec <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074d2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074d4:	2300      	movs	r3, #0
 80074d6:	627b      	str	r3, [r7, #36]	; 0x24
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	695b      	ldr	r3, [r3, #20]
 80074de:	627b      	str	r3, [r7, #36]	; 0x24
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	699b      	ldr	r3, [r3, #24]
 80074e6:	627b      	str	r3, [r7, #36]	; 0x24
 80074e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ea:	e0e7      	b.n	80076bc <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074ec:	2300      	movs	r3, #0
 80074ee:	623b      	str	r3, [r7, #32]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	623b      	str	r3, [r7, #32]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	623b      	str	r3, [r7, #32]
 8007500:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	681a      	ldr	r2, [r3, #0]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007510:	601a      	str	r2, [r3, #0]
 8007512:	e0d3      	b.n	80076bc <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007516:	2b08      	cmp	r3, #8
 8007518:	d02e      	beq.n	8007578 <I2C_Master_ADDR+0x1b2>
 800751a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800751c:	2b20      	cmp	r3, #32
 800751e:	d02b      	beq.n	8007578 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007522:	2b12      	cmp	r3, #18
 8007524:	d102      	bne.n	800752c <I2C_Master_ADDR+0x166>
 8007526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007528:	2b01      	cmp	r3, #1
 800752a:	d125      	bne.n	8007578 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800752c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800752e:	2b04      	cmp	r3, #4
 8007530:	d00e      	beq.n	8007550 <I2C_Master_ADDR+0x18a>
 8007532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007534:	2b02      	cmp	r3, #2
 8007536:	d00b      	beq.n	8007550 <I2C_Master_ADDR+0x18a>
 8007538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800753a:	2b10      	cmp	r3, #16
 800753c:	d008      	beq.n	8007550 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800754c:	601a      	str	r2, [r3, #0]
 800754e:	e007      	b.n	8007560 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800755e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007560:	2300      	movs	r3, #0
 8007562:	61fb      	str	r3, [r7, #28]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	61fb      	str	r3, [r7, #28]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	699b      	ldr	r3, [r3, #24]
 8007572:	61fb      	str	r3, [r7, #28]
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	e0a1      	b.n	80076bc <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007586:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007588:	2300      	movs	r3, #0
 800758a:	61bb      	str	r3, [r7, #24]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	695b      	ldr	r3, [r3, #20]
 8007592:	61bb      	str	r3, [r7, #24]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	699b      	ldr	r3, [r3, #24]
 800759a:	61bb      	str	r3, [r7, #24]
 800759c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075ac:	601a      	str	r2, [r3, #0]
 80075ae:	e085      	b.n	80076bc <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	d14d      	bne.n	8007656 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80075ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075bc:	2b04      	cmp	r3, #4
 80075be:	d016      	beq.n	80075ee <I2C_Master_ADDR+0x228>
 80075c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d013      	beq.n	80075ee <I2C_Master_ADDR+0x228>
 80075c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c8:	2b10      	cmp	r3, #16
 80075ca:	d010      	beq.n	80075ee <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075da:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075ea:	601a      	str	r2, [r3, #0]
 80075ec:	e007      	b.n	80075fe <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80075fc:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007608:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800760c:	d117      	bne.n	800763e <I2C_Master_ADDR+0x278>
 800760e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007610:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007614:	d00b      	beq.n	800762e <I2C_Master_ADDR+0x268>
 8007616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007618:	2b01      	cmp	r3, #1
 800761a:	d008      	beq.n	800762e <I2C_Master_ADDR+0x268>
 800761c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800761e:	2b08      	cmp	r3, #8
 8007620:	d005      	beq.n	800762e <I2C_Master_ADDR+0x268>
 8007622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007624:	2b10      	cmp	r3, #16
 8007626:	d002      	beq.n	800762e <I2C_Master_ADDR+0x268>
 8007628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800762a:	2b20      	cmp	r3, #32
 800762c:	d107      	bne.n	800763e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	685a      	ldr	r2, [r3, #4]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800763c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800763e:	2300      	movs	r3, #0
 8007640:	617b      	str	r3, [r7, #20]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	695b      	ldr	r3, [r3, #20]
 8007648:	617b      	str	r3, [r7, #20]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	699b      	ldr	r3, [r3, #24]
 8007650:	617b      	str	r3, [r7, #20]
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	e032      	b.n	80076bc <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007664:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007670:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007674:	d117      	bne.n	80076a6 <I2C_Master_ADDR+0x2e0>
 8007676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007678:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800767c:	d00b      	beq.n	8007696 <I2C_Master_ADDR+0x2d0>
 800767e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007680:	2b01      	cmp	r3, #1
 8007682:	d008      	beq.n	8007696 <I2C_Master_ADDR+0x2d0>
 8007684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007686:	2b08      	cmp	r3, #8
 8007688:	d005      	beq.n	8007696 <I2C_Master_ADDR+0x2d0>
 800768a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768c:	2b10      	cmp	r3, #16
 800768e:	d002      	beq.n	8007696 <I2C_Master_ADDR+0x2d0>
 8007690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007692:	2b20      	cmp	r3, #32
 8007694:	d107      	bne.n	80076a6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	685a      	ldr	r2, [r3, #4]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80076a4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076a6:	2300      	movs	r3, #0
 80076a8:	613b      	str	r3, [r7, #16]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	695b      	ldr	r3, [r3, #20]
 80076b0:	613b      	str	r3, [r7, #16]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	699b      	ldr	r3, [r3, #24]
 80076b8:	613b      	str	r3, [r7, #16]
 80076ba:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2200      	movs	r2, #0
 80076c0:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80076c2:	e00b      	b.n	80076dc <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076c4:	2300      	movs	r3, #0
 80076c6:	60fb      	str	r3, [r7, #12]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	695b      	ldr	r3, [r3, #20]
 80076ce:	60fb      	str	r3, [r7, #12]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	699b      	ldr	r3, [r3, #24]
 80076d6:	60fb      	str	r3, [r7, #12]
 80076d8:	68fb      	ldr	r3, [r7, #12]
}
 80076da:	e7ff      	b.n	80076dc <I2C_Master_ADDR+0x316>
 80076dc:	bf00      	nop
 80076de:	3744      	adds	r7, #68	; 0x44
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b084      	sub	sp, #16
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076f6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d02b      	beq.n	800775a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007706:	781a      	ldrb	r2, [r3, #0]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007712:	1c5a      	adds	r2, r3, #1
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800771c:	b29b      	uxth	r3, r3
 800771e:	3b01      	subs	r3, #1
 8007720:	b29a      	uxth	r2, r3
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800772a:	b29b      	uxth	r3, r3
 800772c:	2b00      	cmp	r3, #0
 800772e:	d114      	bne.n	800775a <I2C_SlaveTransmit_TXE+0x72>
 8007730:	7bfb      	ldrb	r3, [r7, #15]
 8007732:	2b29      	cmp	r3, #41	; 0x29
 8007734:	d111      	bne.n	800775a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	685a      	ldr	r2, [r3, #4]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007744:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2221      	movs	r2, #33	; 0x21
 800774a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2228      	movs	r2, #40	; 0x28
 8007750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f7ff f9e7 	bl	8006b28 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800775a:	bf00      	nop
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}

08007762 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007762:	b480      	push	{r7}
 8007764:	b083      	sub	sp, #12
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800776e:	b29b      	uxth	r3, r3
 8007770:	2b00      	cmp	r3, #0
 8007772:	d011      	beq.n	8007798 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007778:	781a      	ldrb	r2, [r3, #0]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007784:	1c5a      	adds	r2, r3, #1
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800778e:	b29b      	uxth	r3, r3
 8007790:	3b01      	subs	r3, #1
 8007792:	b29a      	uxth	r2, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077b2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d02c      	beq.n	8007818 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	691a      	ldr	r2, [r3, #16]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c8:	b2d2      	uxtb	r2, r2
 80077ca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d0:	1c5a      	adds	r2, r3, #1
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077da:	b29b      	uxth	r3, r3
 80077dc:	3b01      	subs	r3, #1
 80077de:	b29a      	uxth	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d114      	bne.n	8007818 <I2C_SlaveReceive_RXNE+0x74>
 80077ee:	7bfb      	ldrb	r3, [r7, #15]
 80077f0:	2b2a      	cmp	r3, #42	; 0x2a
 80077f2:	d111      	bne.n	8007818 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	685a      	ldr	r2, [r3, #4]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007802:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2222      	movs	r2, #34	; 0x22
 8007808:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2228      	movs	r2, #40	; 0x28
 800780e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f7ff f992 	bl	8006b3c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007818:	bf00      	nop
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007820:	b480      	push	{r7}
 8007822:	b083      	sub	sp, #12
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800782c:	b29b      	uxth	r3, r3
 800782e:	2b00      	cmp	r3, #0
 8007830:	d012      	beq.n	8007858 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	691a      	ldr	r2, [r3, #16]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800783c:	b2d2      	uxtb	r2, r2
 800783e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007844:	1c5a      	adds	r2, r3, #1
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800784e:	b29b      	uxth	r3, r3
 8007850:	3b01      	subs	r3, #1
 8007852:	b29a      	uxth	r2, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007858:	bf00      	nop
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b084      	sub	sp, #16
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800786e:	2300      	movs	r3, #0
 8007870:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007878:	b2db      	uxtb	r3, r3
 800787a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800787e:	2b28      	cmp	r3, #40	; 0x28
 8007880:	d127      	bne.n	80078d2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	685a      	ldr	r2, [r3, #4]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007890:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	089b      	lsrs	r3, r3, #2
 8007896:	f003 0301 	and.w	r3, r3, #1
 800789a:	2b00      	cmp	r3, #0
 800789c:	d101      	bne.n	80078a2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800789e:	2301      	movs	r3, #1
 80078a0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	09db      	lsrs	r3, r3, #7
 80078a6:	f003 0301 	and.w	r3, r3, #1
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d103      	bne.n	80078b6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	81bb      	strh	r3, [r7, #12]
 80078b4:	e002      	b.n	80078bc <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	699b      	ldr	r3, [r3, #24]
 80078ba:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2200      	movs	r2, #0
 80078c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80078c4:	89ba      	ldrh	r2, [r7, #12]
 80078c6:	7bfb      	ldrb	r3, [r7, #15]
 80078c8:	4619      	mov	r1, r3
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f7ff f940 	bl	8006b50 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80078d0:	e00e      	b.n	80078f0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078d2:	2300      	movs	r3, #0
 80078d4:	60bb      	str	r3, [r7, #8]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	695b      	ldr	r3, [r3, #20]
 80078dc:	60bb      	str	r3, [r7, #8]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	60bb      	str	r3, [r7, #8]
 80078e6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80078f0:	bf00      	nop
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007906:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007916:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007918:	2300      	movs	r3, #0
 800791a:	60bb      	str	r3, [r7, #8]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	695b      	ldr	r3, [r3, #20]
 8007922:	60bb      	str	r3, [r7, #8]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f042 0201 	orr.w	r2, r2, #1
 8007932:	601a      	str	r2, [r3, #0]
 8007934:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007944:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007950:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007954:	d172      	bne.n	8007a3c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007956:	7bfb      	ldrb	r3, [r7, #15]
 8007958:	2b22      	cmp	r3, #34	; 0x22
 800795a:	d002      	beq.n	8007962 <I2C_Slave_STOPF+0x6a>
 800795c:	7bfb      	ldrb	r3, [r7, #15]
 800795e:	2b2a      	cmp	r3, #42	; 0x2a
 8007960:	d135      	bne.n	80079ce <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	b29a      	uxth	r2, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007974:	b29b      	uxth	r3, r3
 8007976:	2b00      	cmp	r3, #0
 8007978:	d005      	beq.n	8007986 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800797e:	f043 0204 	orr.w	r2, r3, #4
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	685a      	ldr	r2, [r3, #4]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007994:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800799a:	4618      	mov	r0, r3
 800799c:	f7fd ff68 	bl	8005870 <HAL_DMA_GetState>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d049      	beq.n	8007a3a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079aa:	4a69      	ldr	r2, [pc, #420]	; (8007b50 <I2C_Slave_STOPF+0x258>)
 80079ac:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b2:	4618      	mov	r0, r3
 80079b4:	f7fd fdb0 	bl	8005518 <HAL_DMA_Abort_IT>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d03d      	beq.n	8007a3a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079c4:	687a      	ldr	r2, [r7, #4]
 80079c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80079c8:	4610      	mov	r0, r2
 80079ca:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80079cc:	e035      	b.n	8007a3a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	b29a      	uxth	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d005      	beq.n	80079f2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ea:	f043 0204 	orr.w	r2, r3, #4
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	685a      	ldr	r2, [r3, #4]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a00:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a06:	4618      	mov	r0, r3
 8007a08:	f7fd ff32 	bl	8005870 <HAL_DMA_GetState>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d014      	beq.n	8007a3c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a16:	4a4e      	ldr	r2, [pc, #312]	; (8007b50 <I2C_Slave_STOPF+0x258>)
 8007a18:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f7fd fd7a 	bl	8005518 <HAL_DMA_Abort_IT>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d008      	beq.n	8007a3c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a30:	687a      	ldr	r2, [r7, #4]
 8007a32:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a34:	4610      	mov	r0, r2
 8007a36:	4798      	blx	r3
 8007a38:	e000      	b.n	8007a3c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007a3a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d03e      	beq.n	8007ac4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	695b      	ldr	r3, [r3, #20]
 8007a4c:	f003 0304 	and.w	r3, r3, #4
 8007a50:	2b04      	cmp	r3, #4
 8007a52:	d112      	bne.n	8007a7a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	691a      	ldr	r2, [r3, #16]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a5e:	b2d2      	uxtb	r2, r2
 8007a60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a66:	1c5a      	adds	r2, r3, #1
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	3b01      	subs	r3, #1
 8007a74:	b29a      	uxth	r2, r3
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	695b      	ldr	r3, [r3, #20]
 8007a80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a84:	2b40      	cmp	r3, #64	; 0x40
 8007a86:	d112      	bne.n	8007aae <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	691a      	ldr	r2, [r3, #16]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a92:	b2d2      	uxtb	r2, r2
 8007a94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9a:	1c5a      	adds	r2, r3, #1
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d005      	beq.n	8007ac4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007abc:	f043 0204 	orr.w	r2, r3, #4
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d003      	beq.n	8007ad4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f000 f8b3 	bl	8007c38 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007ad2:	e039      	b.n	8007b48 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007ad4:	7bfb      	ldrb	r3, [r7, #15]
 8007ad6:	2b2a      	cmp	r3, #42	; 0x2a
 8007ad8:	d109      	bne.n	8007aee <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2228      	movs	r2, #40	; 0x28
 8007ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f7ff f827 	bl	8006b3c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	2b28      	cmp	r3, #40	; 0x28
 8007af8:	d111      	bne.n	8007b1e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a15      	ldr	r2, [pc, #84]	; (8007b54 <I2C_Slave_STOPF+0x25c>)
 8007afe:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2220      	movs	r2, #32
 8007b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f7ff f828 	bl	8006b6c <HAL_I2C_ListenCpltCallback>
}
 8007b1c:	e014      	b.n	8007b48 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b22:	2b22      	cmp	r3, #34	; 0x22
 8007b24:	d002      	beq.n	8007b2c <I2C_Slave_STOPF+0x234>
 8007b26:	7bfb      	ldrb	r3, [r7, #15]
 8007b28:	2b22      	cmp	r3, #34	; 0x22
 8007b2a:	d10d      	bne.n	8007b48 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2220      	movs	r2, #32
 8007b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7fe fffa 	bl	8006b3c <HAL_I2C_SlaveRxCpltCallback>
}
 8007b48:	bf00      	nop
 8007b4a:	3710      	adds	r7, #16
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}
 8007b50:	0800813d 	.word	0x0800813d
 8007b54:	ffff0000 	.word	0xffff0000

08007b58 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b66:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b6c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	2b08      	cmp	r3, #8
 8007b72:	d002      	beq.n	8007b7a <I2C_Slave_AF+0x22>
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	2b20      	cmp	r3, #32
 8007b78:	d129      	bne.n	8007bce <I2C_Slave_AF+0x76>
 8007b7a:	7bfb      	ldrb	r3, [r7, #15]
 8007b7c:	2b28      	cmp	r3, #40	; 0x28
 8007b7e:	d126      	bne.n	8007bce <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a2c      	ldr	r2, [pc, #176]	; (8007c34 <I2C_Slave_AF+0xdc>)
 8007b84:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	685a      	ldr	r2, [r3, #4]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007b94:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007b9e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007bae:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2220      	movs	r2, #32
 8007bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f7fe ffd0 	bl	8006b6c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007bcc:	e02e      	b.n	8007c2c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007bce:	7bfb      	ldrb	r3, [r7, #15]
 8007bd0:	2b21      	cmp	r3, #33	; 0x21
 8007bd2:	d126      	bne.n	8007c22 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4a17      	ldr	r2, [pc, #92]	; (8007c34 <I2C_Slave_AF+0xdc>)
 8007bd8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2221      	movs	r2, #33	; 0x21
 8007bde:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2220      	movs	r2, #32
 8007be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	685a      	ldr	r2, [r3, #4]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007bfe:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c08:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c18:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f7fe ff84 	bl	8006b28 <HAL_I2C_SlaveTxCpltCallback>
}
 8007c20:	e004      	b.n	8007c2c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c2a:	615a      	str	r2, [r3, #20]
}
 8007c2c:	bf00      	nop
 8007c2e:	3710      	adds	r7, #16
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}
 8007c34:	ffff0000 	.word	0xffff0000

08007c38 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c46:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c4e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007c50:	7bbb      	ldrb	r3, [r7, #14]
 8007c52:	2b10      	cmp	r3, #16
 8007c54:	d002      	beq.n	8007c5c <I2C_ITError+0x24>
 8007c56:	7bbb      	ldrb	r3, [r7, #14]
 8007c58:	2b40      	cmp	r3, #64	; 0x40
 8007c5a:	d10a      	bne.n	8007c72 <I2C_ITError+0x3a>
 8007c5c:	7bfb      	ldrb	r3, [r7, #15]
 8007c5e:	2b22      	cmp	r3, #34	; 0x22
 8007c60:	d107      	bne.n	8007c72 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c70:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007c72:	7bfb      	ldrb	r3, [r7, #15]
 8007c74:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007c78:	2b28      	cmp	r3, #40	; 0x28
 8007c7a:	d107      	bne.n	8007c8c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2228      	movs	r2, #40	; 0x28
 8007c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007c8a:	e015      	b.n	8007cb8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c9a:	d00a      	beq.n	8007cb2 <I2C_ITError+0x7a>
 8007c9c:	7bfb      	ldrb	r3, [r7, #15]
 8007c9e:	2b60      	cmp	r3, #96	; 0x60
 8007ca0:	d007      	beq.n	8007cb2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2220      	movs	r2, #32
 8007ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cc6:	d162      	bne.n	8007d8e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	685a      	ldr	r2, [r3, #4]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007cd6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cdc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ce0:	b2db      	uxtb	r3, r3
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d020      	beq.n	8007d28 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cea:	4a6a      	ldr	r2, [pc, #424]	; (8007e94 <I2C_ITError+0x25c>)
 8007cec:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f7fd fc10 	bl	8005518 <HAL_DMA_Abort_IT>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f000 8089 	beq.w	8007e12 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681a      	ldr	r2, [r3, #0]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f022 0201 	bic.w	r2, r2, #1
 8007d0e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2220      	movs	r2, #32
 8007d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007d22:	4610      	mov	r0, r2
 8007d24:	4798      	blx	r3
 8007d26:	e074      	b.n	8007e12 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2c:	4a59      	ldr	r2, [pc, #356]	; (8007e94 <I2C_ITError+0x25c>)
 8007d2e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d34:	4618      	mov	r0, r3
 8007d36:	f7fd fbef 	bl	8005518 <HAL_DMA_Abort_IT>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d068      	beq.n	8007e12 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	695b      	ldr	r3, [r3, #20]
 8007d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d4a:	2b40      	cmp	r3, #64	; 0x40
 8007d4c:	d10b      	bne.n	8007d66 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	691a      	ldr	r2, [r3, #16]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d58:	b2d2      	uxtb	r2, r2
 8007d5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d60:	1c5a      	adds	r2, r3, #1
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f022 0201 	bic.w	r2, r2, #1
 8007d74:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2220      	movs	r2, #32
 8007d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007d88:	4610      	mov	r0, r2
 8007d8a:	4798      	blx	r3
 8007d8c:	e041      	b.n	8007e12 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	2b60      	cmp	r3, #96	; 0x60
 8007d98:	d125      	bne.n	8007de6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2220      	movs	r2, #32
 8007d9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2200      	movs	r2, #0
 8007da6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	695b      	ldr	r3, [r3, #20]
 8007dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007db2:	2b40      	cmp	r3, #64	; 0x40
 8007db4:	d10b      	bne.n	8007dce <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	691a      	ldr	r2, [r3, #16]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc0:	b2d2      	uxtb	r2, r2
 8007dc2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc8:	1c5a      	adds	r2, r3, #1
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	681a      	ldr	r2, [r3, #0]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f022 0201 	bic.w	r2, r2, #1
 8007ddc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f7fe feec 	bl	8006bbc <HAL_I2C_AbortCpltCallback>
 8007de4:	e015      	b.n	8007e12 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	695b      	ldr	r3, [r3, #20]
 8007dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007df0:	2b40      	cmp	r3, #64	; 0x40
 8007df2:	d10b      	bne.n	8007e0c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	691a      	ldr	r2, [r3, #16]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dfe:	b2d2      	uxtb	r2, r2
 8007e00:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e06:	1c5a      	adds	r2, r3, #1
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f7fe fecb 	bl	8006ba8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e16:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	f003 0301 	and.w	r3, r3, #1
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10e      	bne.n	8007e40 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d109      	bne.n	8007e40 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d104      	bne.n	8007e40 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d007      	beq.n	8007e50 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	685a      	ldr	r2, [r3, #4]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e4e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e56:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e5c:	f003 0304 	and.w	r3, r3, #4
 8007e60:	2b04      	cmp	r3, #4
 8007e62:	d113      	bne.n	8007e8c <I2C_ITError+0x254>
 8007e64:	7bfb      	ldrb	r3, [r7, #15]
 8007e66:	2b28      	cmp	r3, #40	; 0x28
 8007e68:	d110      	bne.n	8007e8c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a0a      	ldr	r2, [pc, #40]	; (8007e98 <I2C_ITError+0x260>)
 8007e6e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2200      	movs	r2, #0
 8007e74:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2220      	movs	r2, #32
 8007e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f7fe fe70 	bl	8006b6c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007e8c:	bf00      	nop
 8007e8e:	3710      	adds	r7, #16
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	0800813d 	.word	0x0800813d
 8007e98:	ffff0000 	.word	0xffff0000

08007e9c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b088      	sub	sp, #32
 8007ea0:	af02      	add	r7, sp, #8
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	607a      	str	r2, [r7, #4]
 8007ea6:	603b      	str	r3, [r7, #0]
 8007ea8:	460b      	mov	r3, r1
 8007eaa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eb0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	2b08      	cmp	r3, #8
 8007eb6:	d006      	beq.n	8007ec6 <I2C_MasterRequestWrite+0x2a>
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d003      	beq.n	8007ec6 <I2C_MasterRequestWrite+0x2a>
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ec4:	d108      	bne.n	8007ed8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ed4:	601a      	str	r2, [r3, #0]
 8007ed6:	e00b      	b.n	8007ef0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007edc:	2b12      	cmp	r3, #18
 8007ede:	d107      	bne.n	8007ef0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007eee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	9300      	str	r3, [sp, #0]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f000 f9c5 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00d      	beq.n	8007f24 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f16:	d103      	bne.n	8007f20 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e035      	b.n	8007f90 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	691b      	ldr	r3, [r3, #16]
 8007f28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007f2c:	d108      	bne.n	8007f40 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007f2e:	897b      	ldrh	r3, [r7, #10]
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	461a      	mov	r2, r3
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007f3c:	611a      	str	r2, [r3, #16]
 8007f3e:	e01b      	b.n	8007f78 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007f40:	897b      	ldrh	r3, [r7, #10]
 8007f42:	11db      	asrs	r3, r3, #7
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	f003 0306 	and.w	r3, r3, #6
 8007f4a:	b2db      	uxtb	r3, r3
 8007f4c:	f063 030f 	orn	r3, r3, #15
 8007f50:	b2da      	uxtb	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	490e      	ldr	r1, [pc, #56]	; (8007f98 <I2C_MasterRequestWrite+0xfc>)
 8007f5e:	68f8      	ldr	r0, [r7, #12]
 8007f60:	f000 f9eb 	bl	800833a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d001      	beq.n	8007f6e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e010      	b.n	8007f90 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007f6e:	897b      	ldrh	r3, [r7, #10]
 8007f70:	b2da      	uxtb	r2, r3
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	687a      	ldr	r2, [r7, #4]
 8007f7c:	4907      	ldr	r1, [pc, #28]	; (8007f9c <I2C_MasterRequestWrite+0x100>)
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	f000 f9db 	bl	800833a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f84:	4603      	mov	r3, r0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d001      	beq.n	8007f8e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	e000      	b.n	8007f90 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007f8e:	2300      	movs	r3, #0
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3718      	adds	r7, #24
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	00010008 	.word	0x00010008
 8007f9c:	00010002 	.word	0x00010002

08007fa0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b088      	sub	sp, #32
 8007fa4:	af02      	add	r7, sp, #8
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	607a      	str	r2, [r7, #4]
 8007faa:	603b      	str	r3, [r7, #0]
 8007fac:	460b      	mov	r3, r1
 8007fae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007fc4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	2b08      	cmp	r3, #8
 8007fca:	d006      	beq.n	8007fda <I2C_MasterRequestRead+0x3a>
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d003      	beq.n	8007fda <I2C_MasterRequestRead+0x3a>
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007fd8:	d108      	bne.n	8007fec <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681a      	ldr	r2, [r3, #0]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fe8:	601a      	str	r2, [r3, #0]
 8007fea:	e00b      	b.n	8008004 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff0:	2b11      	cmp	r3, #17
 8007ff2:	d107      	bne.n	8008004 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	681a      	ldr	r2, [r3, #0]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008002:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	9300      	str	r3, [sp, #0]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2200      	movs	r2, #0
 800800c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008010:	68f8      	ldr	r0, [r7, #12]
 8008012:	f000 f93b 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 8008016:	4603      	mov	r3, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	d00d      	beq.n	8008038 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008026:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800802a:	d103      	bne.n	8008034 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008032:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008034:	2303      	movs	r3, #3
 8008036:	e079      	b.n	800812c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	691b      	ldr	r3, [r3, #16]
 800803c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008040:	d108      	bne.n	8008054 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008042:	897b      	ldrh	r3, [r7, #10]
 8008044:	b2db      	uxtb	r3, r3
 8008046:	f043 0301 	orr.w	r3, r3, #1
 800804a:	b2da      	uxtb	r2, r3
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	611a      	str	r2, [r3, #16]
 8008052:	e05f      	b.n	8008114 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008054:	897b      	ldrh	r3, [r7, #10]
 8008056:	11db      	asrs	r3, r3, #7
 8008058:	b2db      	uxtb	r3, r3
 800805a:	f003 0306 	and.w	r3, r3, #6
 800805e:	b2db      	uxtb	r3, r3
 8008060:	f063 030f 	orn	r3, r3, #15
 8008064:	b2da      	uxtb	r2, r3
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	4930      	ldr	r1, [pc, #192]	; (8008134 <I2C_MasterRequestRead+0x194>)
 8008072:	68f8      	ldr	r0, [r7, #12]
 8008074:	f000 f961 	bl	800833a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008078:	4603      	mov	r3, r0
 800807a:	2b00      	cmp	r3, #0
 800807c:	d001      	beq.n	8008082 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e054      	b.n	800812c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008082:	897b      	ldrh	r3, [r7, #10]
 8008084:	b2da      	uxtb	r2, r3
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	4929      	ldr	r1, [pc, #164]	; (8008138 <I2C_MasterRequestRead+0x198>)
 8008092:	68f8      	ldr	r0, [r7, #12]
 8008094:	f000 f951 	bl	800833a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d001      	beq.n	80080a2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800809e:	2301      	movs	r3, #1
 80080a0:	e044      	b.n	800812c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80080a2:	2300      	movs	r3, #0
 80080a4:	613b      	str	r3, [r7, #16]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	695b      	ldr	r3, [r3, #20]
 80080ac:	613b      	str	r3, [r7, #16]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	699b      	ldr	r3, [r3, #24]
 80080b4:	613b      	str	r3, [r7, #16]
 80080b6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080c6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	9300      	str	r3, [sp, #0]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80080d4:	68f8      	ldr	r0, [r7, #12]
 80080d6:	f000 f8d9 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00d      	beq.n	80080fc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080ee:	d103      	bne.n	80080f8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080f6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80080f8:	2303      	movs	r3, #3
 80080fa:	e017      	b.n	800812c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80080fc:	897b      	ldrh	r3, [r7, #10]
 80080fe:	11db      	asrs	r3, r3, #7
 8008100:	b2db      	uxtb	r3, r3
 8008102:	f003 0306 	and.w	r3, r3, #6
 8008106:	b2db      	uxtb	r3, r3
 8008108:	f063 030e 	orn	r3, r3, #14
 800810c:	b2da      	uxtb	r2, r3
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	4907      	ldr	r1, [pc, #28]	; (8008138 <I2C_MasterRequestRead+0x198>)
 800811a:	68f8      	ldr	r0, [r7, #12]
 800811c:	f000 f90d 	bl	800833a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d001      	beq.n	800812a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e000      	b.n	800812c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800812a:	2300      	movs	r3, #0
}
 800812c:	4618      	mov	r0, r3
 800812e:	3718      	adds	r7, #24
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}
 8008134:	00010008 	.word	0x00010008
 8008138:	00010002 	.word	0x00010002

0800813c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b086      	sub	sp, #24
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008144:	2300      	movs	r3, #0
 8008146:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800814c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008154:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8008156:	4b4b      	ldr	r3, [pc, #300]	; (8008284 <I2C_DMAAbort+0x148>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	08db      	lsrs	r3, r3, #3
 800815c:	4a4a      	ldr	r2, [pc, #296]	; (8008288 <I2C_DMAAbort+0x14c>)
 800815e:	fba2 2303 	umull	r2, r3, r2, r3
 8008162:	0a1a      	lsrs	r2, r3, #8
 8008164:	4613      	mov	r3, r2
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	4413      	add	r3, r2
 800816a:	00da      	lsls	r2, r3, #3
 800816c:	1ad3      	subs	r3, r2, r3
 800816e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d106      	bne.n	8008184 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800817a:	f043 0220 	orr.w	r2, r3, #32
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8008182:	e00a      	b.n	800819a <I2C_DMAAbort+0x5e>
    }
    count--;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	3b01      	subs	r3, #1
 8008188:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008194:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008198:	d0ea      	beq.n	8008170 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d003      	beq.n	80081aa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081a6:	2200      	movs	r2, #0
 80081a8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d003      	beq.n	80081ba <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b6:	2200      	movs	r2, #0
 80081b8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081c8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	2200      	movs	r2, #0
 80081ce:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d003      	beq.n	80081e0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081dc:	2200      	movs	r2, #0
 80081de:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d003      	beq.n	80081f0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ec:	2200      	movs	r2, #0
 80081ee:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f022 0201 	bic.w	r2, r2, #1
 80081fe:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008206:	b2db      	uxtb	r3, r3
 8008208:	2b60      	cmp	r3, #96	; 0x60
 800820a:	d10e      	bne.n	800822a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	2220      	movs	r2, #32
 8008210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	2200      	movs	r2, #0
 8008218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	2200      	movs	r2, #0
 8008220:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008222:	6978      	ldr	r0, [r7, #20]
 8008224:	f7fe fcca 	bl	8006bbc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008228:	e027      	b.n	800827a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800822a:	7cfb      	ldrb	r3, [r7, #19]
 800822c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008230:	2b28      	cmp	r3, #40	; 0x28
 8008232:	d117      	bne.n	8008264 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	681a      	ldr	r2, [r3, #0]
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f042 0201 	orr.w	r2, r2, #1
 8008242:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008252:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	2200      	movs	r2, #0
 8008258:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	2228      	movs	r2, #40	; 0x28
 800825e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008262:	e007      	b.n	8008274 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	2220      	movs	r2, #32
 8008268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	2200      	movs	r2, #0
 8008270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008274:	6978      	ldr	r0, [r7, #20]
 8008276:	f7fe fc97 	bl	8006ba8 <HAL_I2C_ErrorCallback>
}
 800827a:	bf00      	nop
 800827c:	3718      	adds	r7, #24
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	20000240 	.word	0x20000240
 8008288:	14f8b589 	.word	0x14f8b589

0800828c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b084      	sub	sp, #16
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	603b      	str	r3, [r7, #0]
 8008298:	4613      	mov	r3, r2
 800829a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800829c:	e025      	b.n	80082ea <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a4:	d021      	beq.n	80082ea <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082a6:	f7fc fa7d 	bl	80047a4 <HAL_GetTick>
 80082aa:	4602      	mov	r2, r0
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	1ad3      	subs	r3, r2, r3
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d302      	bcc.n	80082bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d116      	bne.n	80082ea <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2200      	movs	r2, #0
 80082c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2220      	movs	r2, #32
 80082c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2200      	movs	r2, #0
 80082ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d6:	f043 0220 	orr.w	r2, r3, #32
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082e6:	2301      	movs	r3, #1
 80082e8:	e023      	b.n	8008332 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	0c1b      	lsrs	r3, r3, #16
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d10d      	bne.n	8008310 <I2C_WaitOnFlagUntilTimeout+0x84>
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	695b      	ldr	r3, [r3, #20]
 80082fa:	43da      	mvns	r2, r3
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	4013      	ands	r3, r2
 8008300:	b29b      	uxth	r3, r3
 8008302:	2b00      	cmp	r3, #0
 8008304:	bf0c      	ite	eq
 8008306:	2301      	moveq	r3, #1
 8008308:	2300      	movne	r3, #0
 800830a:	b2db      	uxtb	r3, r3
 800830c:	461a      	mov	r2, r3
 800830e:	e00c      	b.n	800832a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	699b      	ldr	r3, [r3, #24]
 8008316:	43da      	mvns	r2, r3
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	4013      	ands	r3, r2
 800831c:	b29b      	uxth	r3, r3
 800831e:	2b00      	cmp	r3, #0
 8008320:	bf0c      	ite	eq
 8008322:	2301      	moveq	r3, #1
 8008324:	2300      	movne	r3, #0
 8008326:	b2db      	uxtb	r3, r3
 8008328:	461a      	mov	r2, r3
 800832a:	79fb      	ldrb	r3, [r7, #7]
 800832c:	429a      	cmp	r2, r3
 800832e:	d0b6      	beq.n	800829e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008330:	2300      	movs	r3, #0
}
 8008332:	4618      	mov	r0, r3
 8008334:	3710      	adds	r7, #16
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}

0800833a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800833a:	b580      	push	{r7, lr}
 800833c:	b084      	sub	sp, #16
 800833e:	af00      	add	r7, sp, #0
 8008340:	60f8      	str	r0, [r7, #12]
 8008342:	60b9      	str	r1, [r7, #8]
 8008344:	607a      	str	r2, [r7, #4]
 8008346:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008348:	e051      	b.n	80083ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	695b      	ldr	r3, [r3, #20]
 8008350:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008354:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008358:	d123      	bne.n	80083a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008368:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008372:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2200      	movs	r2, #0
 8008378:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2220      	movs	r2, #32
 800837e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2200      	movs	r2, #0
 8008386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800838e:	f043 0204 	orr.w	r2, r3, #4
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2200      	movs	r2, #0
 800839a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e046      	b.n	8008430 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083a8:	d021      	beq.n	80083ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083aa:	f7fc f9fb 	bl	80047a4 <HAL_GetTick>
 80083ae:	4602      	mov	r2, r0
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	1ad3      	subs	r3, r2, r3
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d302      	bcc.n	80083c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d116      	bne.n	80083ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	2200      	movs	r2, #0
 80083c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2220      	movs	r2, #32
 80083ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2200      	movs	r2, #0
 80083d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083da:	f043 0220 	orr.w	r2, r3, #32
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	e020      	b.n	8008430 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	0c1b      	lsrs	r3, r3, #16
 80083f2:	b2db      	uxtb	r3, r3
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d10c      	bne.n	8008412 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	695b      	ldr	r3, [r3, #20]
 80083fe:	43da      	mvns	r2, r3
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	4013      	ands	r3, r2
 8008404:	b29b      	uxth	r3, r3
 8008406:	2b00      	cmp	r3, #0
 8008408:	bf14      	ite	ne
 800840a:	2301      	movne	r3, #1
 800840c:	2300      	moveq	r3, #0
 800840e:	b2db      	uxtb	r3, r3
 8008410:	e00b      	b.n	800842a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	699b      	ldr	r3, [r3, #24]
 8008418:	43da      	mvns	r2, r3
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	4013      	ands	r3, r2
 800841e:	b29b      	uxth	r3, r3
 8008420:	2b00      	cmp	r3, #0
 8008422:	bf14      	ite	ne
 8008424:	2301      	movne	r3, #1
 8008426:	2300      	moveq	r3, #0
 8008428:	b2db      	uxtb	r3, r3
 800842a:	2b00      	cmp	r3, #0
 800842c:	d18d      	bne.n	800834a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800842e:	2300      	movs	r3, #0
}
 8008430:	4618      	mov	r0, r3
 8008432:	3710      	adds	r7, #16
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}

08008438 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	60b9      	str	r1, [r7, #8]
 8008442:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008444:	e02d      	b.n	80084a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f000 f900 	bl	800864c <I2C_IsAcknowledgeFailed>
 800844c:	4603      	mov	r3, r0
 800844e:	2b00      	cmp	r3, #0
 8008450:	d001      	beq.n	8008456 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e02d      	b.n	80084b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800845c:	d021      	beq.n	80084a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800845e:	f7fc f9a1 	bl	80047a4 <HAL_GetTick>
 8008462:	4602      	mov	r2, r0
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	1ad3      	subs	r3, r2, r3
 8008468:	68ba      	ldr	r2, [r7, #8]
 800846a:	429a      	cmp	r2, r3
 800846c:	d302      	bcc.n	8008474 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d116      	bne.n	80084a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2200      	movs	r2, #0
 8008478:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2220      	movs	r2, #32
 800847e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2200      	movs	r2, #0
 8008486:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848e:	f043 0220 	orr.w	r2, r3, #32
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2200      	movs	r2, #0
 800849a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	e007      	b.n	80084b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	695b      	ldr	r3, [r3, #20]
 80084a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084ac:	2b80      	cmp	r3, #128	; 0x80
 80084ae:	d1ca      	bne.n	8008446 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80084b0:	2300      	movs	r3, #0
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	3710      	adds	r7, #16
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bd80      	pop	{r7, pc}

080084ba <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80084ba:	b580      	push	{r7, lr}
 80084bc:	b084      	sub	sp, #16
 80084be:	af00      	add	r7, sp, #0
 80084c0:	60f8      	str	r0, [r7, #12]
 80084c2:	60b9      	str	r1, [r7, #8]
 80084c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80084c6:	e02d      	b.n	8008524 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80084c8:	68f8      	ldr	r0, [r7, #12]
 80084ca:	f000 f8bf 	bl	800864c <I2C_IsAcknowledgeFailed>
 80084ce:	4603      	mov	r3, r0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d001      	beq.n	80084d8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80084d4:	2301      	movs	r3, #1
 80084d6:	e02d      	b.n	8008534 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084de:	d021      	beq.n	8008524 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084e0:	f7fc f960 	bl	80047a4 <HAL_GetTick>
 80084e4:	4602      	mov	r2, r0
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	1ad3      	subs	r3, r2, r3
 80084ea:	68ba      	ldr	r2, [r7, #8]
 80084ec:	429a      	cmp	r2, r3
 80084ee:	d302      	bcc.n	80084f6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d116      	bne.n	8008524 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2200      	movs	r2, #0
 80084fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2220      	movs	r2, #32
 8008500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2200      	movs	r2, #0
 8008508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008510:	f043 0220 	orr.w	r2, r3, #32
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2200      	movs	r2, #0
 800851c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008520:	2301      	movs	r3, #1
 8008522:	e007      	b.n	8008534 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	695b      	ldr	r3, [r3, #20]
 800852a:	f003 0304 	and.w	r3, r3, #4
 800852e:	2b04      	cmp	r3, #4
 8008530:	d1ca      	bne.n	80084c8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008532:	2300      	movs	r3, #0
}
 8008534:	4618      	mov	r0, r3
 8008536:	3710      	adds	r7, #16
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}

0800853c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800853c:	b480      	push	{r7}
 800853e:	b085      	sub	sp, #20
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008544:	2300      	movs	r3, #0
 8008546:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008548:	4b13      	ldr	r3, [pc, #76]	; (8008598 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	08db      	lsrs	r3, r3, #3
 800854e:	4a13      	ldr	r2, [pc, #76]	; (800859c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008550:	fba2 2303 	umull	r2, r3, r2, r3
 8008554:	0a1a      	lsrs	r2, r3, #8
 8008556:	4613      	mov	r3, r2
 8008558:	009b      	lsls	r3, r3, #2
 800855a:	4413      	add	r3, r2
 800855c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	3b01      	subs	r3, #1
 8008562:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d107      	bne.n	800857a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800856e:	f043 0220 	orr.w	r2, r3, #32
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e008      	b.n	800858c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008588:	d0e9      	beq.n	800855e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800858a:	2300      	movs	r3, #0
}
 800858c:	4618      	mov	r0, r3
 800858e:	3714      	adds	r7, #20
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr
 8008598:	20000240 	.word	0x20000240
 800859c:	14f8b589 	.word	0x14f8b589

080085a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b084      	sub	sp, #16
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	60f8      	str	r0, [r7, #12]
 80085a8:	60b9      	str	r1, [r7, #8]
 80085aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80085ac:	e042      	b.n	8008634 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	695b      	ldr	r3, [r3, #20]
 80085b4:	f003 0310 	and.w	r3, r3, #16
 80085b8:	2b10      	cmp	r3, #16
 80085ba:	d119      	bne.n	80085f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f06f 0210 	mvn.w	r2, #16
 80085c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2220      	movs	r2, #32
 80085d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2200      	movs	r2, #0
 80085d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2200      	movs	r2, #0
 80085e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e029      	b.n	8008644 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085f0:	f7fc f8d8 	bl	80047a4 <HAL_GetTick>
 80085f4:	4602      	mov	r2, r0
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	1ad3      	subs	r3, r2, r3
 80085fa:	68ba      	ldr	r2, [r7, #8]
 80085fc:	429a      	cmp	r2, r3
 80085fe:	d302      	bcc.n	8008606 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d116      	bne.n	8008634 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2220      	movs	r2, #32
 8008610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	2200      	movs	r2, #0
 8008618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008620:	f043 0220 	orr.w	r2, r3, #32
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2200      	movs	r2, #0
 800862c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	e007      	b.n	8008644 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	695b      	ldr	r3, [r3, #20]
 800863a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800863e:	2b40      	cmp	r3, #64	; 0x40
 8008640:	d1b5      	bne.n	80085ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008642:	2300      	movs	r3, #0
}
 8008644:	4618      	mov	r0, r3
 8008646:	3710      	adds	r7, #16
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}

0800864c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800864c:	b480      	push	{r7}
 800864e:	b083      	sub	sp, #12
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	695b      	ldr	r3, [r3, #20]
 800865a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800865e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008662:	d11b      	bne.n	800869c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800866c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2220      	movs	r2, #32
 8008678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2200      	movs	r2, #0
 8008680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008688:	f043 0204 	orr.w	r2, r3, #4
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008698:	2301      	movs	r3, #1
 800869a:	e000      	b.n	800869e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800869c:	2300      	movs	r3, #0
}
 800869e:	4618      	mov	r0, r3
 80086a0:	370c      	adds	r7, #12
 80086a2:	46bd      	mov	sp, r7
 80086a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a8:	4770      	bx	lr

080086aa <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80086aa:	b480      	push	{r7}
 80086ac:	b083      	sub	sp, #12
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b6:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80086ba:	d103      	bne.n	80086c4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2201      	movs	r2, #1
 80086c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80086c2:	e007      	b.n	80086d4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80086cc:	d102      	bne.n	80086d4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2208      	movs	r2, #8
 80086d2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80086d4:	bf00      	nop
 80086d6:	370c      	adds	r7, #12
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr

080086e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b086      	sub	sp, #24
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d101      	bne.n	80086f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80086ee:	2301      	movs	r3, #1
 80086f0:	e267      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f003 0301 	and.w	r3, r3, #1
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d075      	beq.n	80087ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80086fe:	4b88      	ldr	r3, [pc, #544]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008700:	689b      	ldr	r3, [r3, #8]
 8008702:	f003 030c 	and.w	r3, r3, #12
 8008706:	2b04      	cmp	r3, #4
 8008708:	d00c      	beq.n	8008724 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800870a:	4b85      	ldr	r3, [pc, #532]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008712:	2b08      	cmp	r3, #8
 8008714:	d112      	bne.n	800873c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008716:	4b82      	ldr	r3, [pc, #520]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800871e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008722:	d10b      	bne.n	800873c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008724:	4b7e      	ldr	r3, [pc, #504]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800872c:	2b00      	cmp	r3, #0
 800872e:	d05b      	beq.n	80087e8 <HAL_RCC_OscConfig+0x108>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d157      	bne.n	80087e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008738:	2301      	movs	r3, #1
 800873a:	e242      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008744:	d106      	bne.n	8008754 <HAL_RCC_OscConfig+0x74>
 8008746:	4b76      	ldr	r3, [pc, #472]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a75      	ldr	r2, [pc, #468]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 800874c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008750:	6013      	str	r3, [r2, #0]
 8008752:	e01d      	b.n	8008790 <HAL_RCC_OscConfig+0xb0>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800875c:	d10c      	bne.n	8008778 <HAL_RCC_OscConfig+0x98>
 800875e:	4b70      	ldr	r3, [pc, #448]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a6f      	ldr	r2, [pc, #444]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008764:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008768:	6013      	str	r3, [r2, #0]
 800876a:	4b6d      	ldr	r3, [pc, #436]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a6c      	ldr	r2, [pc, #432]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008770:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008774:	6013      	str	r3, [r2, #0]
 8008776:	e00b      	b.n	8008790 <HAL_RCC_OscConfig+0xb0>
 8008778:	4b69      	ldr	r3, [pc, #420]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a68      	ldr	r2, [pc, #416]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 800877e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008782:	6013      	str	r3, [r2, #0]
 8008784:	4b66      	ldr	r3, [pc, #408]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a65      	ldr	r2, [pc, #404]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 800878a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800878e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d013      	beq.n	80087c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008798:	f7fc f804 	bl	80047a4 <HAL_GetTick>
 800879c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800879e:	e008      	b.n	80087b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80087a0:	f7fc f800 	bl	80047a4 <HAL_GetTick>
 80087a4:	4602      	mov	r2, r0
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	1ad3      	subs	r3, r2, r3
 80087aa:	2b64      	cmp	r3, #100	; 0x64
 80087ac:	d901      	bls.n	80087b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80087ae:	2303      	movs	r3, #3
 80087b0:	e207      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80087b2:	4b5b      	ldr	r3, [pc, #364]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d0f0      	beq.n	80087a0 <HAL_RCC_OscConfig+0xc0>
 80087be:	e014      	b.n	80087ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087c0:	f7fb fff0 	bl	80047a4 <HAL_GetTick>
 80087c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80087c6:	e008      	b.n	80087da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80087c8:	f7fb ffec 	bl	80047a4 <HAL_GetTick>
 80087cc:	4602      	mov	r2, r0
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	1ad3      	subs	r3, r2, r3
 80087d2:	2b64      	cmp	r3, #100	; 0x64
 80087d4:	d901      	bls.n	80087da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80087d6:	2303      	movs	r3, #3
 80087d8:	e1f3      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80087da:	4b51      	ldr	r3, [pc, #324]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d1f0      	bne.n	80087c8 <HAL_RCC_OscConfig+0xe8>
 80087e6:	e000      	b.n	80087ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f003 0302 	and.w	r3, r3, #2
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d063      	beq.n	80088be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80087f6:	4b4a      	ldr	r3, [pc, #296]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	f003 030c 	and.w	r3, r3, #12
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00b      	beq.n	800881a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008802:	4b47      	ldr	r3, [pc, #284]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800880a:	2b08      	cmp	r3, #8
 800880c:	d11c      	bne.n	8008848 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800880e:	4b44      	ldr	r3, [pc, #272]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008816:	2b00      	cmp	r3, #0
 8008818:	d116      	bne.n	8008848 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800881a:	4b41      	ldr	r3, [pc, #260]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 0302 	and.w	r3, r3, #2
 8008822:	2b00      	cmp	r3, #0
 8008824:	d005      	beq.n	8008832 <HAL_RCC_OscConfig+0x152>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	2b01      	cmp	r3, #1
 800882c:	d001      	beq.n	8008832 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	e1c7      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008832:	4b3b      	ldr	r3, [pc, #236]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	691b      	ldr	r3, [r3, #16]
 800883e:	00db      	lsls	r3, r3, #3
 8008840:	4937      	ldr	r1, [pc, #220]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008842:	4313      	orrs	r3, r2
 8008844:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008846:	e03a      	b.n	80088be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d020      	beq.n	8008892 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008850:	4b34      	ldr	r3, [pc, #208]	; (8008924 <HAL_RCC_OscConfig+0x244>)
 8008852:	2201      	movs	r2, #1
 8008854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008856:	f7fb ffa5 	bl	80047a4 <HAL_GetTick>
 800885a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800885c:	e008      	b.n	8008870 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800885e:	f7fb ffa1 	bl	80047a4 <HAL_GetTick>
 8008862:	4602      	mov	r2, r0
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	1ad3      	subs	r3, r2, r3
 8008868:	2b02      	cmp	r3, #2
 800886a:	d901      	bls.n	8008870 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800886c:	2303      	movs	r3, #3
 800886e:	e1a8      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008870:	4b2b      	ldr	r3, [pc, #172]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f003 0302 	and.w	r3, r3, #2
 8008878:	2b00      	cmp	r3, #0
 800887a:	d0f0      	beq.n	800885e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800887c:	4b28      	ldr	r3, [pc, #160]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	00db      	lsls	r3, r3, #3
 800888a:	4925      	ldr	r1, [pc, #148]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 800888c:	4313      	orrs	r3, r2
 800888e:	600b      	str	r3, [r1, #0]
 8008890:	e015      	b.n	80088be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008892:	4b24      	ldr	r3, [pc, #144]	; (8008924 <HAL_RCC_OscConfig+0x244>)
 8008894:	2200      	movs	r2, #0
 8008896:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008898:	f7fb ff84 	bl	80047a4 <HAL_GetTick>
 800889c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800889e:	e008      	b.n	80088b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80088a0:	f7fb ff80 	bl	80047a4 <HAL_GetTick>
 80088a4:	4602      	mov	r2, r0
 80088a6:	693b      	ldr	r3, [r7, #16]
 80088a8:	1ad3      	subs	r3, r2, r3
 80088aa:	2b02      	cmp	r3, #2
 80088ac:	d901      	bls.n	80088b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80088ae:	2303      	movs	r3, #3
 80088b0:	e187      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80088b2:	4b1b      	ldr	r3, [pc, #108]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f003 0302 	and.w	r3, r3, #2
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1f0      	bne.n	80088a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 0308 	and.w	r3, r3, #8
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d036      	beq.n	8008938 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	695b      	ldr	r3, [r3, #20]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d016      	beq.n	8008900 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80088d2:	4b15      	ldr	r3, [pc, #84]	; (8008928 <HAL_RCC_OscConfig+0x248>)
 80088d4:	2201      	movs	r2, #1
 80088d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088d8:	f7fb ff64 	bl	80047a4 <HAL_GetTick>
 80088dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80088de:	e008      	b.n	80088f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80088e0:	f7fb ff60 	bl	80047a4 <HAL_GetTick>
 80088e4:	4602      	mov	r2, r0
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	1ad3      	subs	r3, r2, r3
 80088ea:	2b02      	cmp	r3, #2
 80088ec:	d901      	bls.n	80088f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80088ee:	2303      	movs	r3, #3
 80088f0:	e167      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80088f2:	4b0b      	ldr	r3, [pc, #44]	; (8008920 <HAL_RCC_OscConfig+0x240>)
 80088f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088f6:	f003 0302 	and.w	r3, r3, #2
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d0f0      	beq.n	80088e0 <HAL_RCC_OscConfig+0x200>
 80088fe:	e01b      	b.n	8008938 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008900:	4b09      	ldr	r3, [pc, #36]	; (8008928 <HAL_RCC_OscConfig+0x248>)
 8008902:	2200      	movs	r2, #0
 8008904:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008906:	f7fb ff4d 	bl	80047a4 <HAL_GetTick>
 800890a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800890c:	e00e      	b.n	800892c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800890e:	f7fb ff49 	bl	80047a4 <HAL_GetTick>
 8008912:	4602      	mov	r2, r0
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	1ad3      	subs	r3, r2, r3
 8008918:	2b02      	cmp	r3, #2
 800891a:	d907      	bls.n	800892c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800891c:	2303      	movs	r3, #3
 800891e:	e150      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
 8008920:	40023800 	.word	0x40023800
 8008924:	42470000 	.word	0x42470000
 8008928:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800892c:	4b88      	ldr	r3, [pc, #544]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 800892e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008930:	f003 0302 	and.w	r3, r3, #2
 8008934:	2b00      	cmp	r3, #0
 8008936:	d1ea      	bne.n	800890e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f003 0304 	and.w	r3, r3, #4
 8008940:	2b00      	cmp	r3, #0
 8008942:	f000 8097 	beq.w	8008a74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008946:	2300      	movs	r3, #0
 8008948:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800894a:	4b81      	ldr	r3, [pc, #516]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 800894c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800894e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008952:	2b00      	cmp	r3, #0
 8008954:	d10f      	bne.n	8008976 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008956:	2300      	movs	r3, #0
 8008958:	60bb      	str	r3, [r7, #8]
 800895a:	4b7d      	ldr	r3, [pc, #500]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 800895c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895e:	4a7c      	ldr	r2, [pc, #496]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008964:	6413      	str	r3, [r2, #64]	; 0x40
 8008966:	4b7a      	ldr	r3, [pc, #488]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800896a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800896e:	60bb      	str	r3, [r7, #8]
 8008970:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008972:	2301      	movs	r3, #1
 8008974:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008976:	4b77      	ldr	r3, [pc, #476]	; (8008b54 <HAL_RCC_OscConfig+0x474>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800897e:	2b00      	cmp	r3, #0
 8008980:	d118      	bne.n	80089b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008982:	4b74      	ldr	r3, [pc, #464]	; (8008b54 <HAL_RCC_OscConfig+0x474>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a73      	ldr	r2, [pc, #460]	; (8008b54 <HAL_RCC_OscConfig+0x474>)
 8008988:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800898c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800898e:	f7fb ff09 	bl	80047a4 <HAL_GetTick>
 8008992:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008994:	e008      	b.n	80089a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008996:	f7fb ff05 	bl	80047a4 <HAL_GetTick>
 800899a:	4602      	mov	r2, r0
 800899c:	693b      	ldr	r3, [r7, #16]
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	2b02      	cmp	r3, #2
 80089a2:	d901      	bls.n	80089a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80089a4:	2303      	movs	r3, #3
 80089a6:	e10c      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089a8:	4b6a      	ldr	r3, [pc, #424]	; (8008b54 <HAL_RCC_OscConfig+0x474>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d0f0      	beq.n	8008996 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	689b      	ldr	r3, [r3, #8]
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d106      	bne.n	80089ca <HAL_RCC_OscConfig+0x2ea>
 80089bc:	4b64      	ldr	r3, [pc, #400]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 80089be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089c0:	4a63      	ldr	r2, [pc, #396]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 80089c2:	f043 0301 	orr.w	r3, r3, #1
 80089c6:	6713      	str	r3, [r2, #112]	; 0x70
 80089c8:	e01c      	b.n	8008a04 <HAL_RCC_OscConfig+0x324>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	689b      	ldr	r3, [r3, #8]
 80089ce:	2b05      	cmp	r3, #5
 80089d0:	d10c      	bne.n	80089ec <HAL_RCC_OscConfig+0x30c>
 80089d2:	4b5f      	ldr	r3, [pc, #380]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 80089d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089d6:	4a5e      	ldr	r2, [pc, #376]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 80089d8:	f043 0304 	orr.w	r3, r3, #4
 80089dc:	6713      	str	r3, [r2, #112]	; 0x70
 80089de:	4b5c      	ldr	r3, [pc, #368]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 80089e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089e2:	4a5b      	ldr	r2, [pc, #364]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 80089e4:	f043 0301 	orr.w	r3, r3, #1
 80089e8:	6713      	str	r3, [r2, #112]	; 0x70
 80089ea:	e00b      	b.n	8008a04 <HAL_RCC_OscConfig+0x324>
 80089ec:	4b58      	ldr	r3, [pc, #352]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 80089ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089f0:	4a57      	ldr	r2, [pc, #348]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 80089f2:	f023 0301 	bic.w	r3, r3, #1
 80089f6:	6713      	str	r3, [r2, #112]	; 0x70
 80089f8:	4b55      	ldr	r3, [pc, #340]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 80089fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089fc:	4a54      	ldr	r2, [pc, #336]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 80089fe:	f023 0304 	bic.w	r3, r3, #4
 8008a02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d015      	beq.n	8008a38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a0c:	f7fb feca 	bl	80047a4 <HAL_GetTick>
 8008a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a12:	e00a      	b.n	8008a2a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008a14:	f7fb fec6 	bl	80047a4 <HAL_GetTick>
 8008a18:	4602      	mov	r2, r0
 8008a1a:	693b      	ldr	r3, [r7, #16]
 8008a1c:	1ad3      	subs	r3, r2, r3
 8008a1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d901      	bls.n	8008a2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008a26:	2303      	movs	r3, #3
 8008a28:	e0cb      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a2a:	4b49      	ldr	r3, [pc, #292]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a2e:	f003 0302 	and.w	r3, r3, #2
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d0ee      	beq.n	8008a14 <HAL_RCC_OscConfig+0x334>
 8008a36:	e014      	b.n	8008a62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a38:	f7fb feb4 	bl	80047a4 <HAL_GetTick>
 8008a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a3e:	e00a      	b.n	8008a56 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008a40:	f7fb feb0 	bl	80047a4 <HAL_GetTick>
 8008a44:	4602      	mov	r2, r0
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	1ad3      	subs	r3, r2, r3
 8008a4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d901      	bls.n	8008a56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008a52:	2303      	movs	r3, #3
 8008a54:	e0b5      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a56:	4b3e      	ldr	r3, [pc, #248]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a5a:	f003 0302 	and.w	r3, r3, #2
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d1ee      	bne.n	8008a40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008a62:	7dfb      	ldrb	r3, [r7, #23]
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	d105      	bne.n	8008a74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008a68:	4b39      	ldr	r3, [pc, #228]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a6c:	4a38      	ldr	r2, [pc, #224]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008a6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a72:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	699b      	ldr	r3, [r3, #24]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f000 80a1 	beq.w	8008bc0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008a7e:	4b34      	ldr	r3, [pc, #208]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	f003 030c 	and.w	r3, r3, #12
 8008a86:	2b08      	cmp	r3, #8
 8008a88:	d05c      	beq.n	8008b44 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	699b      	ldr	r3, [r3, #24]
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	d141      	bne.n	8008b16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a92:	4b31      	ldr	r3, [pc, #196]	; (8008b58 <HAL_RCC_OscConfig+0x478>)
 8008a94:	2200      	movs	r2, #0
 8008a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a98:	f7fb fe84 	bl	80047a4 <HAL_GetTick>
 8008a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008a9e:	e008      	b.n	8008ab2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008aa0:	f7fb fe80 	bl	80047a4 <HAL_GetTick>
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	1ad3      	subs	r3, r2, r3
 8008aaa:	2b02      	cmp	r3, #2
 8008aac:	d901      	bls.n	8008ab2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008aae:	2303      	movs	r3, #3
 8008ab0:	e087      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008ab2:	4b27      	ldr	r3, [pc, #156]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1f0      	bne.n	8008aa0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	69da      	ldr	r2, [r3, #28]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6a1b      	ldr	r3, [r3, #32]
 8008ac6:	431a      	orrs	r2, r3
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008acc:	019b      	lsls	r3, r3, #6
 8008ace:	431a      	orrs	r2, r3
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ad4:	085b      	lsrs	r3, r3, #1
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	041b      	lsls	r3, r3, #16
 8008ada:	431a      	orrs	r2, r3
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae0:	061b      	lsls	r3, r3, #24
 8008ae2:	491b      	ldr	r1, [pc, #108]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008ae8:	4b1b      	ldr	r3, [pc, #108]	; (8008b58 <HAL_RCC_OscConfig+0x478>)
 8008aea:	2201      	movs	r2, #1
 8008aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008aee:	f7fb fe59 	bl	80047a4 <HAL_GetTick>
 8008af2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008af4:	e008      	b.n	8008b08 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008af6:	f7fb fe55 	bl	80047a4 <HAL_GetTick>
 8008afa:	4602      	mov	r2, r0
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	1ad3      	subs	r3, r2, r3
 8008b00:	2b02      	cmp	r3, #2
 8008b02:	d901      	bls.n	8008b08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008b04:	2303      	movs	r3, #3
 8008b06:	e05c      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008b08:	4b11      	ldr	r3, [pc, #68]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d0f0      	beq.n	8008af6 <HAL_RCC_OscConfig+0x416>
 8008b14:	e054      	b.n	8008bc0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b16:	4b10      	ldr	r3, [pc, #64]	; (8008b58 <HAL_RCC_OscConfig+0x478>)
 8008b18:	2200      	movs	r2, #0
 8008b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b1c:	f7fb fe42 	bl	80047a4 <HAL_GetTick>
 8008b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b22:	e008      	b.n	8008b36 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008b24:	f7fb fe3e 	bl	80047a4 <HAL_GetTick>
 8008b28:	4602      	mov	r2, r0
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	1ad3      	subs	r3, r2, r3
 8008b2e:	2b02      	cmp	r3, #2
 8008b30:	d901      	bls.n	8008b36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008b32:	2303      	movs	r3, #3
 8008b34:	e045      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b36:	4b06      	ldr	r3, [pc, #24]	; (8008b50 <HAL_RCC_OscConfig+0x470>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d1f0      	bne.n	8008b24 <HAL_RCC_OscConfig+0x444>
 8008b42:	e03d      	b.n	8008bc0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	699b      	ldr	r3, [r3, #24]
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d107      	bne.n	8008b5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	e038      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
 8008b50:	40023800 	.word	0x40023800
 8008b54:	40007000 	.word	0x40007000
 8008b58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008b5c:	4b1b      	ldr	r3, [pc, #108]	; (8008bcc <HAL_RCC_OscConfig+0x4ec>)
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	699b      	ldr	r3, [r3, #24]
 8008b66:	2b01      	cmp	r3, #1
 8008b68:	d028      	beq.n	8008bbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d121      	bne.n	8008bbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d11a      	bne.n	8008bbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008b86:	68fa      	ldr	r2, [r7, #12]
 8008b88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008b8c:	4013      	ands	r3, r2
 8008b8e:	687a      	ldr	r2, [r7, #4]
 8008b90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008b92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d111      	bne.n	8008bbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ba2:	085b      	lsrs	r3, r3, #1
 8008ba4:	3b01      	subs	r3, #1
 8008ba6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008ba8:	429a      	cmp	r2, r3
 8008baa:	d107      	bne.n	8008bbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d001      	beq.n	8008bc0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	e000      	b.n	8008bc2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008bc0:	2300      	movs	r3, #0
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3718      	adds	r7, #24
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}
 8008bca:	bf00      	nop
 8008bcc:	40023800 	.word	0x40023800

08008bd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b084      	sub	sp, #16
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d101      	bne.n	8008be4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008be0:	2301      	movs	r3, #1
 8008be2:	e0cc      	b.n	8008d7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008be4:	4b68      	ldr	r3, [pc, #416]	; (8008d88 <HAL_RCC_ClockConfig+0x1b8>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f003 0307 	and.w	r3, r3, #7
 8008bec:	683a      	ldr	r2, [r7, #0]
 8008bee:	429a      	cmp	r2, r3
 8008bf0:	d90c      	bls.n	8008c0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008bf2:	4b65      	ldr	r3, [pc, #404]	; (8008d88 <HAL_RCC_ClockConfig+0x1b8>)
 8008bf4:	683a      	ldr	r2, [r7, #0]
 8008bf6:	b2d2      	uxtb	r2, r2
 8008bf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bfa:	4b63      	ldr	r3, [pc, #396]	; (8008d88 <HAL_RCC_ClockConfig+0x1b8>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f003 0307 	and.w	r3, r3, #7
 8008c02:	683a      	ldr	r2, [r7, #0]
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d001      	beq.n	8008c0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	e0b8      	b.n	8008d7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f003 0302 	and.w	r3, r3, #2
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d020      	beq.n	8008c5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f003 0304 	and.w	r3, r3, #4
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d005      	beq.n	8008c30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008c24:	4b59      	ldr	r3, [pc, #356]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	4a58      	ldr	r2, [pc, #352]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008c2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008c2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f003 0308 	and.w	r3, r3, #8
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d005      	beq.n	8008c48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008c3c:	4b53      	ldr	r3, [pc, #332]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	4a52      	ldr	r2, [pc, #328]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008c42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008c46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c48:	4b50      	ldr	r3, [pc, #320]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008c4a:	689b      	ldr	r3, [r3, #8]
 8008c4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	494d      	ldr	r1, [pc, #308]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008c56:	4313      	orrs	r3, r2
 8008c58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f003 0301 	and.w	r3, r3, #1
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d044      	beq.n	8008cf0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	2b01      	cmp	r3, #1
 8008c6c:	d107      	bne.n	8008c7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c6e:	4b47      	ldr	r3, [pc, #284]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d119      	bne.n	8008cae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	e07f      	b.n	8008d7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	2b02      	cmp	r3, #2
 8008c84:	d003      	beq.n	8008c8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008c8a:	2b03      	cmp	r3, #3
 8008c8c:	d107      	bne.n	8008c9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c8e:	4b3f      	ldr	r3, [pc, #252]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d109      	bne.n	8008cae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	e06f      	b.n	8008d7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008c9e:	4b3b      	ldr	r3, [pc, #236]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f003 0302 	and.w	r3, r3, #2
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d101      	bne.n	8008cae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008caa:	2301      	movs	r3, #1
 8008cac:	e067      	b.n	8008d7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008cae:	4b37      	ldr	r3, [pc, #220]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	f023 0203 	bic.w	r2, r3, #3
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	4934      	ldr	r1, [pc, #208]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008cc0:	f7fb fd70 	bl	80047a4 <HAL_GetTick>
 8008cc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cc6:	e00a      	b.n	8008cde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008cc8:	f7fb fd6c 	bl	80047a4 <HAL_GetTick>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	1ad3      	subs	r3, r2, r3
 8008cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d901      	bls.n	8008cde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008cda:	2303      	movs	r3, #3
 8008cdc:	e04f      	b.n	8008d7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cde:	4b2b      	ldr	r3, [pc, #172]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008ce0:	689b      	ldr	r3, [r3, #8]
 8008ce2:	f003 020c 	and.w	r2, r3, #12
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d1eb      	bne.n	8008cc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008cf0:	4b25      	ldr	r3, [pc, #148]	; (8008d88 <HAL_RCC_ClockConfig+0x1b8>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f003 0307 	and.w	r3, r3, #7
 8008cf8:	683a      	ldr	r2, [r7, #0]
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d20c      	bcs.n	8008d18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cfe:	4b22      	ldr	r3, [pc, #136]	; (8008d88 <HAL_RCC_ClockConfig+0x1b8>)
 8008d00:	683a      	ldr	r2, [r7, #0]
 8008d02:	b2d2      	uxtb	r2, r2
 8008d04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d06:	4b20      	ldr	r3, [pc, #128]	; (8008d88 <HAL_RCC_ClockConfig+0x1b8>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f003 0307 	and.w	r3, r3, #7
 8008d0e:	683a      	ldr	r2, [r7, #0]
 8008d10:	429a      	cmp	r2, r3
 8008d12:	d001      	beq.n	8008d18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008d14:	2301      	movs	r3, #1
 8008d16:	e032      	b.n	8008d7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 0304 	and.w	r3, r3, #4
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d008      	beq.n	8008d36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008d24:	4b19      	ldr	r3, [pc, #100]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	4916      	ldr	r1, [pc, #88]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008d32:	4313      	orrs	r3, r2
 8008d34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f003 0308 	and.w	r3, r3, #8
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d009      	beq.n	8008d56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008d42:	4b12      	ldr	r3, [pc, #72]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	00db      	lsls	r3, r3, #3
 8008d50:	490e      	ldr	r1, [pc, #56]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008d52:	4313      	orrs	r3, r2
 8008d54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008d56:	f000 f821 	bl	8008d9c <HAL_RCC_GetSysClockFreq>
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	4b0b      	ldr	r3, [pc, #44]	; (8008d8c <HAL_RCC_ClockConfig+0x1bc>)
 8008d5e:	689b      	ldr	r3, [r3, #8]
 8008d60:	091b      	lsrs	r3, r3, #4
 8008d62:	f003 030f 	and.w	r3, r3, #15
 8008d66:	490a      	ldr	r1, [pc, #40]	; (8008d90 <HAL_RCC_ClockConfig+0x1c0>)
 8008d68:	5ccb      	ldrb	r3, [r1, r3]
 8008d6a:	fa22 f303 	lsr.w	r3, r2, r3
 8008d6e:	4a09      	ldr	r2, [pc, #36]	; (8008d94 <HAL_RCC_ClockConfig+0x1c4>)
 8008d70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008d72:	4b09      	ldr	r3, [pc, #36]	; (8008d98 <HAL_RCC_ClockConfig+0x1c8>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4618      	mov	r0, r3
 8008d78:	f7fb fcd0 	bl	800471c <HAL_InitTick>

  return HAL_OK;
 8008d7c:	2300      	movs	r3, #0
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3710      	adds	r7, #16
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	bf00      	nop
 8008d88:	40023c00 	.word	0x40023c00
 8008d8c:	40023800 	.word	0x40023800
 8008d90:	0800c1ec 	.word	0x0800c1ec
 8008d94:	20000240 	.word	0x20000240
 8008d98:	20000244 	.word	0x20000244

08008d9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008d9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008da0:	b094      	sub	sp, #80	; 0x50
 8008da2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008da4:	2300      	movs	r3, #0
 8008da6:	647b      	str	r3, [r7, #68]	; 0x44
 8008da8:	2300      	movs	r3, #0
 8008daa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008dac:	2300      	movs	r3, #0
 8008dae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008db0:	2300      	movs	r3, #0
 8008db2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008db4:	4b79      	ldr	r3, [pc, #484]	; (8008f9c <HAL_RCC_GetSysClockFreq+0x200>)
 8008db6:	689b      	ldr	r3, [r3, #8]
 8008db8:	f003 030c 	and.w	r3, r3, #12
 8008dbc:	2b08      	cmp	r3, #8
 8008dbe:	d00d      	beq.n	8008ddc <HAL_RCC_GetSysClockFreq+0x40>
 8008dc0:	2b08      	cmp	r3, #8
 8008dc2:	f200 80e1 	bhi.w	8008f88 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d002      	beq.n	8008dd0 <HAL_RCC_GetSysClockFreq+0x34>
 8008dca:	2b04      	cmp	r3, #4
 8008dcc:	d003      	beq.n	8008dd6 <HAL_RCC_GetSysClockFreq+0x3a>
 8008dce:	e0db      	b.n	8008f88 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008dd0:	4b73      	ldr	r3, [pc, #460]	; (8008fa0 <HAL_RCC_GetSysClockFreq+0x204>)
 8008dd2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008dd4:	e0db      	b.n	8008f8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008dd6:	4b73      	ldr	r3, [pc, #460]	; (8008fa4 <HAL_RCC_GetSysClockFreq+0x208>)
 8008dd8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008dda:	e0d8      	b.n	8008f8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008ddc:	4b6f      	ldr	r3, [pc, #444]	; (8008f9c <HAL_RCC_GetSysClockFreq+0x200>)
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008de4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008de6:	4b6d      	ldr	r3, [pc, #436]	; (8008f9c <HAL_RCC_GetSysClockFreq+0x200>)
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d063      	beq.n	8008eba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008df2:	4b6a      	ldr	r3, [pc, #424]	; (8008f9c <HAL_RCC_GetSysClockFreq+0x200>)
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	099b      	lsrs	r3, r3, #6
 8008df8:	2200      	movs	r2, #0
 8008dfa:	63bb      	str	r3, [r7, #56]	; 0x38
 8008dfc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e04:	633b      	str	r3, [r7, #48]	; 0x30
 8008e06:	2300      	movs	r3, #0
 8008e08:	637b      	str	r3, [r7, #52]	; 0x34
 8008e0a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008e0e:	4622      	mov	r2, r4
 8008e10:	462b      	mov	r3, r5
 8008e12:	f04f 0000 	mov.w	r0, #0
 8008e16:	f04f 0100 	mov.w	r1, #0
 8008e1a:	0159      	lsls	r1, r3, #5
 8008e1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008e20:	0150      	lsls	r0, r2, #5
 8008e22:	4602      	mov	r2, r0
 8008e24:	460b      	mov	r3, r1
 8008e26:	4621      	mov	r1, r4
 8008e28:	1a51      	subs	r1, r2, r1
 8008e2a:	6139      	str	r1, [r7, #16]
 8008e2c:	4629      	mov	r1, r5
 8008e2e:	eb63 0301 	sbc.w	r3, r3, r1
 8008e32:	617b      	str	r3, [r7, #20]
 8008e34:	f04f 0200 	mov.w	r2, #0
 8008e38:	f04f 0300 	mov.w	r3, #0
 8008e3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008e40:	4659      	mov	r1, fp
 8008e42:	018b      	lsls	r3, r1, #6
 8008e44:	4651      	mov	r1, sl
 8008e46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008e4a:	4651      	mov	r1, sl
 8008e4c:	018a      	lsls	r2, r1, #6
 8008e4e:	4651      	mov	r1, sl
 8008e50:	ebb2 0801 	subs.w	r8, r2, r1
 8008e54:	4659      	mov	r1, fp
 8008e56:	eb63 0901 	sbc.w	r9, r3, r1
 8008e5a:	f04f 0200 	mov.w	r2, #0
 8008e5e:	f04f 0300 	mov.w	r3, #0
 8008e62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008e6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e6e:	4690      	mov	r8, r2
 8008e70:	4699      	mov	r9, r3
 8008e72:	4623      	mov	r3, r4
 8008e74:	eb18 0303 	adds.w	r3, r8, r3
 8008e78:	60bb      	str	r3, [r7, #8]
 8008e7a:	462b      	mov	r3, r5
 8008e7c:	eb49 0303 	adc.w	r3, r9, r3
 8008e80:	60fb      	str	r3, [r7, #12]
 8008e82:	f04f 0200 	mov.w	r2, #0
 8008e86:	f04f 0300 	mov.w	r3, #0
 8008e8a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008e8e:	4629      	mov	r1, r5
 8008e90:	024b      	lsls	r3, r1, #9
 8008e92:	4621      	mov	r1, r4
 8008e94:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008e98:	4621      	mov	r1, r4
 8008e9a:	024a      	lsls	r2, r1, #9
 8008e9c:	4610      	mov	r0, r2
 8008e9e:	4619      	mov	r1, r3
 8008ea0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ea6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008ea8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008eac:	f7f7 fe70 	bl	8000b90 <__aeabi_uldivmod>
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	460b      	mov	r3, r1
 8008eb4:	4613      	mov	r3, r2
 8008eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008eb8:	e058      	b.n	8008f6c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008eba:	4b38      	ldr	r3, [pc, #224]	; (8008f9c <HAL_RCC_GetSysClockFreq+0x200>)
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	099b      	lsrs	r3, r3, #6
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	4611      	mov	r1, r2
 8008ec6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008eca:	623b      	str	r3, [r7, #32]
 8008ecc:	2300      	movs	r3, #0
 8008ece:	627b      	str	r3, [r7, #36]	; 0x24
 8008ed0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008ed4:	4642      	mov	r2, r8
 8008ed6:	464b      	mov	r3, r9
 8008ed8:	f04f 0000 	mov.w	r0, #0
 8008edc:	f04f 0100 	mov.w	r1, #0
 8008ee0:	0159      	lsls	r1, r3, #5
 8008ee2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008ee6:	0150      	lsls	r0, r2, #5
 8008ee8:	4602      	mov	r2, r0
 8008eea:	460b      	mov	r3, r1
 8008eec:	4641      	mov	r1, r8
 8008eee:	ebb2 0a01 	subs.w	sl, r2, r1
 8008ef2:	4649      	mov	r1, r9
 8008ef4:	eb63 0b01 	sbc.w	fp, r3, r1
 8008ef8:	f04f 0200 	mov.w	r2, #0
 8008efc:	f04f 0300 	mov.w	r3, #0
 8008f00:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008f04:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008f08:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008f0c:	ebb2 040a 	subs.w	r4, r2, sl
 8008f10:	eb63 050b 	sbc.w	r5, r3, fp
 8008f14:	f04f 0200 	mov.w	r2, #0
 8008f18:	f04f 0300 	mov.w	r3, #0
 8008f1c:	00eb      	lsls	r3, r5, #3
 8008f1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008f22:	00e2      	lsls	r2, r4, #3
 8008f24:	4614      	mov	r4, r2
 8008f26:	461d      	mov	r5, r3
 8008f28:	4643      	mov	r3, r8
 8008f2a:	18e3      	adds	r3, r4, r3
 8008f2c:	603b      	str	r3, [r7, #0]
 8008f2e:	464b      	mov	r3, r9
 8008f30:	eb45 0303 	adc.w	r3, r5, r3
 8008f34:	607b      	str	r3, [r7, #4]
 8008f36:	f04f 0200 	mov.w	r2, #0
 8008f3a:	f04f 0300 	mov.w	r3, #0
 8008f3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008f42:	4629      	mov	r1, r5
 8008f44:	028b      	lsls	r3, r1, #10
 8008f46:	4621      	mov	r1, r4
 8008f48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008f4c:	4621      	mov	r1, r4
 8008f4e:	028a      	lsls	r2, r1, #10
 8008f50:	4610      	mov	r0, r2
 8008f52:	4619      	mov	r1, r3
 8008f54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f56:	2200      	movs	r2, #0
 8008f58:	61bb      	str	r3, [r7, #24]
 8008f5a:	61fa      	str	r2, [r7, #28]
 8008f5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f60:	f7f7 fe16 	bl	8000b90 <__aeabi_uldivmod>
 8008f64:	4602      	mov	r2, r0
 8008f66:	460b      	mov	r3, r1
 8008f68:	4613      	mov	r3, r2
 8008f6a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008f6c:	4b0b      	ldr	r3, [pc, #44]	; (8008f9c <HAL_RCC_GetSysClockFreq+0x200>)
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	0c1b      	lsrs	r3, r3, #16
 8008f72:	f003 0303 	and.w	r3, r3, #3
 8008f76:	3301      	adds	r3, #1
 8008f78:	005b      	lsls	r3, r3, #1
 8008f7a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008f7c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008f7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f84:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008f86:	e002      	b.n	8008f8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008f88:	4b05      	ldr	r3, [pc, #20]	; (8008fa0 <HAL_RCC_GetSysClockFreq+0x204>)
 8008f8a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008f8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008f8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3750      	adds	r7, #80	; 0x50
 8008f94:	46bd      	mov	sp, r7
 8008f96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f9a:	bf00      	nop
 8008f9c:	40023800 	.word	0x40023800
 8008fa0:	00f42400 	.word	0x00f42400
 8008fa4:	007a1200 	.word	0x007a1200

08008fa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008fac:	4b03      	ldr	r3, [pc, #12]	; (8008fbc <HAL_RCC_GetHCLKFreq+0x14>)
 8008fae:	681b      	ldr	r3, [r3, #0]
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr
 8008fba:	bf00      	nop
 8008fbc:	20000240 	.word	0x20000240

08008fc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008fc4:	f7ff fff0 	bl	8008fa8 <HAL_RCC_GetHCLKFreq>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	4b05      	ldr	r3, [pc, #20]	; (8008fe0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	0a9b      	lsrs	r3, r3, #10
 8008fd0:	f003 0307 	and.w	r3, r3, #7
 8008fd4:	4903      	ldr	r1, [pc, #12]	; (8008fe4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008fd6:	5ccb      	ldrb	r3, [r1, r3]
 8008fd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	bd80      	pop	{r7, pc}
 8008fe0:	40023800 	.word	0x40023800
 8008fe4:	0800c1fc 	.word	0x0800c1fc

08008fe8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008fec:	f7ff ffdc 	bl	8008fa8 <HAL_RCC_GetHCLKFreq>
 8008ff0:	4602      	mov	r2, r0
 8008ff2:	4b05      	ldr	r3, [pc, #20]	; (8009008 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	0b5b      	lsrs	r3, r3, #13
 8008ff8:	f003 0307 	and.w	r3, r3, #7
 8008ffc:	4903      	ldr	r1, [pc, #12]	; (800900c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008ffe:	5ccb      	ldrb	r3, [r1, r3]
 8009000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009004:	4618      	mov	r0, r3
 8009006:	bd80      	pop	{r7, pc}
 8009008:	40023800 	.word	0x40023800
 800900c:	0800c1fc 	.word	0x0800c1fc

08009010 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b082      	sub	sp, #8
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d101      	bne.n	8009022 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800901e:	2301      	movs	r3, #1
 8009020:	e04c      	b.n	80090bc <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009028:	b2db      	uxtb	r3, r3
 800902a:	2b00      	cmp	r3, #0
 800902c:	d111      	bne.n	8009052 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2200      	movs	r2, #0
 8009032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f001 faaa 	bl	800a590 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009040:	2b00      	cmp	r3, #0
 8009042:	d102      	bne.n	800904a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	4a1f      	ldr	r2, [pc, #124]	; (80090c4 <HAL_TIM_Base_Init+0xb4>)
 8009048:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2202      	movs	r2, #2
 8009056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	3304      	adds	r3, #4
 8009062:	4619      	mov	r1, r3
 8009064:	4610      	mov	r0, r2
 8009066:	f001 f861 	bl	800a12c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2201      	movs	r2, #1
 800906e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2201      	movs	r2, #1
 8009076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2201      	movs	r2, #1
 800907e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2201      	movs	r2, #1
 8009086:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2201      	movs	r2, #1
 800908e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2201      	movs	r2, #1
 8009096:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2201      	movs	r2, #1
 800909e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2201      	movs	r2, #1
 80090a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2201      	movs	r2, #1
 80090ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2201      	movs	r2, #1
 80090b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80090ba:	2300      	movs	r3, #0
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3708      	adds	r7, #8
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}
 80090c4:	08004301 	.word	0x08004301

080090c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b085      	sub	sp, #20
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	2b01      	cmp	r3, #1
 80090da:	d001      	beq.n	80090e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80090dc:	2301      	movs	r3, #1
 80090de:	e03c      	b.n	800915a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2202      	movs	r2, #2
 80090e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a1e      	ldr	r2, [pc, #120]	; (8009168 <HAL_TIM_Base_Start+0xa0>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d018      	beq.n	8009124 <HAL_TIM_Base_Start+0x5c>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090fa:	d013      	beq.n	8009124 <HAL_TIM_Base_Start+0x5c>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a1a      	ldr	r2, [pc, #104]	; (800916c <HAL_TIM_Base_Start+0xa4>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d00e      	beq.n	8009124 <HAL_TIM_Base_Start+0x5c>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a19      	ldr	r2, [pc, #100]	; (8009170 <HAL_TIM_Base_Start+0xa8>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d009      	beq.n	8009124 <HAL_TIM_Base_Start+0x5c>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a17      	ldr	r2, [pc, #92]	; (8009174 <HAL_TIM_Base_Start+0xac>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d004      	beq.n	8009124 <HAL_TIM_Base_Start+0x5c>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	4a16      	ldr	r2, [pc, #88]	; (8009178 <HAL_TIM_Base_Start+0xb0>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d111      	bne.n	8009148 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	689b      	ldr	r3, [r3, #8]
 800912a:	f003 0307 	and.w	r3, r3, #7
 800912e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2b06      	cmp	r3, #6
 8009134:	d010      	beq.n	8009158 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	681a      	ldr	r2, [r3, #0]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	f042 0201 	orr.w	r2, r2, #1
 8009144:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009146:	e007      	b.n	8009158 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	681a      	ldr	r2, [r3, #0]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f042 0201 	orr.w	r2, r2, #1
 8009156:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	3714      	adds	r7, #20
 800915e:	46bd      	mov	sp, r7
 8009160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009164:	4770      	bx	lr
 8009166:	bf00      	nop
 8009168:	40010000 	.word	0x40010000
 800916c:	40000400 	.word	0x40000400
 8009170:	40000800 	.word	0x40000800
 8009174:	40000c00 	.word	0x40000c00
 8009178:	40014000 	.word	0x40014000

0800917c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800917c:	b480      	push	{r7}
 800917e:	b085      	sub	sp, #20
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800918a:	b2db      	uxtb	r3, r3
 800918c:	2b01      	cmp	r3, #1
 800918e:	d001      	beq.n	8009194 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009190:	2301      	movs	r3, #1
 8009192:	e044      	b.n	800921e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2202      	movs	r2, #2
 8009198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	68da      	ldr	r2, [r3, #12]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f042 0201 	orr.w	r2, r2, #1
 80091aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a1e      	ldr	r2, [pc, #120]	; (800922c <HAL_TIM_Base_Start_IT+0xb0>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d018      	beq.n	80091e8 <HAL_TIM_Base_Start_IT+0x6c>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091be:	d013      	beq.n	80091e8 <HAL_TIM_Base_Start_IT+0x6c>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a1a      	ldr	r2, [pc, #104]	; (8009230 <HAL_TIM_Base_Start_IT+0xb4>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d00e      	beq.n	80091e8 <HAL_TIM_Base_Start_IT+0x6c>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a19      	ldr	r2, [pc, #100]	; (8009234 <HAL_TIM_Base_Start_IT+0xb8>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d009      	beq.n	80091e8 <HAL_TIM_Base_Start_IT+0x6c>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a17      	ldr	r2, [pc, #92]	; (8009238 <HAL_TIM_Base_Start_IT+0xbc>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d004      	beq.n	80091e8 <HAL_TIM_Base_Start_IT+0x6c>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a16      	ldr	r2, [pc, #88]	; (800923c <HAL_TIM_Base_Start_IT+0xc0>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d111      	bne.n	800920c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	f003 0307 	and.w	r3, r3, #7
 80091f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2b06      	cmp	r3, #6
 80091f8:	d010      	beq.n	800921c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	681a      	ldr	r2, [r3, #0]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f042 0201 	orr.w	r2, r2, #1
 8009208:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800920a:	e007      	b.n	800921c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f042 0201 	orr.w	r2, r2, #1
 800921a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800921c:	2300      	movs	r3, #0
}
 800921e:	4618      	mov	r0, r3
 8009220:	3714      	adds	r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	40010000 	.word	0x40010000
 8009230:	40000400 	.word	0x40000400
 8009234:	40000800 	.word	0x40000800
 8009238:	40000c00 	.word	0x40000c00
 800923c:	40014000 	.word	0x40014000

08009240 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b082      	sub	sp, #8
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d101      	bne.n	8009252 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800924e:	2301      	movs	r3, #1
 8009250:	e04c      	b.n	80092ec <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009258:	b2db      	uxtb	r3, r3
 800925a:	2b00      	cmp	r3, #0
 800925c:	d111      	bne.n	8009282 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f001 f992 	bl	800a590 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009270:	2b00      	cmp	r3, #0
 8009272:	d102      	bne.n	800927a <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	4a1f      	ldr	r2, [pc, #124]	; (80092f4 <HAL_TIM_OC_Init+0xb4>)
 8009278:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2202      	movs	r2, #2
 8009286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681a      	ldr	r2, [r3, #0]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	3304      	adds	r3, #4
 8009292:	4619      	mov	r1, r3
 8009294:	4610      	mov	r0, r2
 8009296:	f000 ff49 	bl	800a12c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2201      	movs	r2, #1
 800929e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2201      	movs	r2, #1
 80092a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2201      	movs	r2, #1
 80092ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2201      	movs	r2, #1
 80092b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2201      	movs	r2, #1
 80092be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2201      	movs	r2, #1
 80092c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2201      	movs	r2, #1
 80092ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2201      	movs	r2, #1
 80092d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2201      	movs	r2, #1
 80092de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2201      	movs	r2, #1
 80092e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3708      	adds	r7, #8
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}
 80092f4:	080092f9 	.word	0x080092f9

080092f8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8009300:	bf00      	nop
 8009302:	370c      	adds	r7, #12
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b082      	sub	sp, #8
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d101      	bne.n	800931e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800931a:	2301      	movs	r3, #1
 800931c:	e04c      	b.n	80093b8 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009324:	b2db      	uxtb	r3, r3
 8009326:	2b00      	cmp	r3, #0
 8009328:	d111      	bne.n	800934e <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f001 f92c 	bl	800a590 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800933c:	2b00      	cmp	r3, #0
 800933e:	d102      	bne.n	8009346 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	4a1f      	ldr	r2, [pc, #124]	; (80093c0 <HAL_TIM_PWM_Init+0xb4>)
 8009344:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2202      	movs	r2, #2
 8009352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681a      	ldr	r2, [r3, #0]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	3304      	adds	r3, #4
 800935e:	4619      	mov	r1, r3
 8009360:	4610      	mov	r0, r2
 8009362:	f000 fee3 	bl	800a12c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2201      	movs	r2, #1
 800936a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2201      	movs	r2, #1
 8009372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2201      	movs	r2, #1
 800937a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2201      	movs	r2, #1
 8009382:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2201      	movs	r2, #1
 800938a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2201      	movs	r2, #1
 8009392:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2201      	movs	r2, #1
 800939a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2201      	movs	r2, #1
 80093a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2201      	movs	r2, #1
 80093aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2201      	movs	r2, #1
 80093b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80093b6:	2300      	movs	r3, #0
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3708      	adds	r7, #8
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}
 80093c0:	08004221 	.word	0x08004221

080093c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b084      	sub	sp, #16
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d109      	bne.n	80093e8 <HAL_TIM_PWM_Start+0x24>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	2b01      	cmp	r3, #1
 80093de:	bf14      	ite	ne
 80093e0:	2301      	movne	r3, #1
 80093e2:	2300      	moveq	r3, #0
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	e022      	b.n	800942e <HAL_TIM_PWM_Start+0x6a>
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	2b04      	cmp	r3, #4
 80093ec:	d109      	bne.n	8009402 <HAL_TIM_PWM_Start+0x3e>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80093f4:	b2db      	uxtb	r3, r3
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	bf14      	ite	ne
 80093fa:	2301      	movne	r3, #1
 80093fc:	2300      	moveq	r3, #0
 80093fe:	b2db      	uxtb	r3, r3
 8009400:	e015      	b.n	800942e <HAL_TIM_PWM_Start+0x6a>
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	2b08      	cmp	r3, #8
 8009406:	d109      	bne.n	800941c <HAL_TIM_PWM_Start+0x58>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800940e:	b2db      	uxtb	r3, r3
 8009410:	2b01      	cmp	r3, #1
 8009412:	bf14      	ite	ne
 8009414:	2301      	movne	r3, #1
 8009416:	2300      	moveq	r3, #0
 8009418:	b2db      	uxtb	r3, r3
 800941a:	e008      	b.n	800942e <HAL_TIM_PWM_Start+0x6a>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009422:	b2db      	uxtb	r3, r3
 8009424:	2b01      	cmp	r3, #1
 8009426:	bf14      	ite	ne
 8009428:	2301      	movne	r3, #1
 800942a:	2300      	moveq	r3, #0
 800942c:	b2db      	uxtb	r3, r3
 800942e:	2b00      	cmp	r3, #0
 8009430:	d001      	beq.n	8009436 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	e068      	b.n	8009508 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d104      	bne.n	8009446 <HAL_TIM_PWM_Start+0x82>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2202      	movs	r2, #2
 8009440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009444:	e013      	b.n	800946e <HAL_TIM_PWM_Start+0xaa>
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	2b04      	cmp	r3, #4
 800944a:	d104      	bne.n	8009456 <HAL_TIM_PWM_Start+0x92>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2202      	movs	r2, #2
 8009450:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009454:	e00b      	b.n	800946e <HAL_TIM_PWM_Start+0xaa>
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	2b08      	cmp	r3, #8
 800945a:	d104      	bne.n	8009466 <HAL_TIM_PWM_Start+0xa2>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2202      	movs	r2, #2
 8009460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009464:	e003      	b.n	800946e <HAL_TIM_PWM_Start+0xaa>
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2202      	movs	r2, #2
 800946a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	2201      	movs	r2, #1
 8009474:	6839      	ldr	r1, [r7, #0]
 8009476:	4618      	mov	r0, r3
 8009478:	f001 f864 	bl	800a544 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a23      	ldr	r2, [pc, #140]	; (8009510 <HAL_TIM_PWM_Start+0x14c>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d107      	bne.n	8009496 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009494:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a1d      	ldr	r2, [pc, #116]	; (8009510 <HAL_TIM_PWM_Start+0x14c>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d018      	beq.n	80094d2 <HAL_TIM_PWM_Start+0x10e>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094a8:	d013      	beq.n	80094d2 <HAL_TIM_PWM_Start+0x10e>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a19      	ldr	r2, [pc, #100]	; (8009514 <HAL_TIM_PWM_Start+0x150>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d00e      	beq.n	80094d2 <HAL_TIM_PWM_Start+0x10e>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a17      	ldr	r2, [pc, #92]	; (8009518 <HAL_TIM_PWM_Start+0x154>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d009      	beq.n	80094d2 <HAL_TIM_PWM_Start+0x10e>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a16      	ldr	r2, [pc, #88]	; (800951c <HAL_TIM_PWM_Start+0x158>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d004      	beq.n	80094d2 <HAL_TIM_PWM_Start+0x10e>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a14      	ldr	r2, [pc, #80]	; (8009520 <HAL_TIM_PWM_Start+0x15c>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d111      	bne.n	80094f6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	f003 0307 	and.w	r3, r3, #7
 80094dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2b06      	cmp	r3, #6
 80094e2:	d010      	beq.n	8009506 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681a      	ldr	r2, [r3, #0]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f042 0201 	orr.w	r2, r2, #1
 80094f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094f4:	e007      	b.n	8009506 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f042 0201 	orr.w	r2, r2, #1
 8009504:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009506:	2300      	movs	r3, #0
}
 8009508:	4618      	mov	r0, r3
 800950a:	3710      	adds	r7, #16
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}
 8009510:	40010000 	.word	0x40010000
 8009514:	40000400 	.word	0x40000400
 8009518:	40000800 	.word	0x40000800
 800951c:	40000c00 	.word	0x40000c00
 8009520:	40014000 	.word	0x40014000

08009524 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b082      	sub	sp, #8
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
 800952c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d101      	bne.n	8009538 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8009534:	2301      	movs	r3, #1
 8009536:	e04c      	b.n	80095d2 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800953e:	b2db      	uxtb	r3, r3
 8009540:	2b00      	cmp	r3, #0
 8009542:	d111      	bne.n	8009568 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2200      	movs	r2, #0
 8009548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f001 f81f 	bl	800a590 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009556:	2b00      	cmp	r3, #0
 8009558:	d102      	bne.n	8009560 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	4a1f      	ldr	r2, [pc, #124]	; (80095dc <HAL_TIM_OnePulse_Init+0xb8>)
 800955e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2202      	movs	r2, #2
 800956c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681a      	ldr	r2, [r3, #0]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	3304      	adds	r3, #4
 8009578:	4619      	mov	r1, r3
 800957a:	4610      	mov	r0, r2
 800957c:	f000 fdd6 	bl	800a12c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	681a      	ldr	r2, [r3, #0]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f022 0208 	bic.w	r2, r2, #8
 800958e:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	6819      	ldr	r1, [r3, #0]
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	683a      	ldr	r2, [r7, #0]
 800959c:	430a      	orrs	r2, r1
 800959e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2201      	movs	r2, #1
 80095a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2201      	movs	r2, #1
 80095ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2201      	movs	r2, #1
 80095b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2201      	movs	r2, #1
 80095c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2201      	movs	r2, #1
 80095cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80095d0:	2300      	movs	r3, #0
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3708      	adds	r7, #8
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	080095e1 	.word	0x080095e1

080095e0 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80095e8:	bf00      	nop
 80095ea:	370c      	adds	r7, #12
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b084      	sub	sp, #16
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009604:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800960c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009614:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800961c:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800961e:	7bfb      	ldrb	r3, [r7, #15]
 8009620:	2b01      	cmp	r3, #1
 8009622:	d108      	bne.n	8009636 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009624:	7bbb      	ldrb	r3, [r7, #14]
 8009626:	2b01      	cmp	r3, #1
 8009628:	d105      	bne.n	8009636 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800962a:	7b7b      	ldrb	r3, [r7, #13]
 800962c:	2b01      	cmp	r3, #1
 800962e:	d102      	bne.n	8009636 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009630:	7b3b      	ldrb	r3, [r7, #12]
 8009632:	2b01      	cmp	r3, #1
 8009634:	d001      	beq.n	800963a <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	e03b      	b.n	80096b2 <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2202      	movs	r2, #2
 800963e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2202      	movs	r2, #2
 8009646:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2202      	movs	r2, #2
 800964e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2202      	movs	r2, #2
 8009656:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	68da      	ldr	r2, [r3, #12]
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f042 0202 	orr.w	r2, r2, #2
 8009668:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	68da      	ldr	r2, [r3, #12]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f042 0204 	orr.w	r2, r2, #4
 8009678:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	2201      	movs	r2, #1
 8009680:	2100      	movs	r1, #0
 8009682:	4618      	mov	r0, r3
 8009684:	f000 ff5e 	bl	800a544 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	2201      	movs	r2, #1
 800968e:	2104      	movs	r1, #4
 8009690:	4618      	mov	r0, r3
 8009692:	f000 ff57 	bl	800a544 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a08      	ldr	r2, [pc, #32]	; (80096bc <HAL_TIM_OnePulse_Start_IT+0xc8>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d107      	bne.n	80096b0 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80096ae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3710      	adds	r7, #16
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	40010000 	.word	0x40010000

080096c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b086      	sub	sp, #24
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d101      	bne.n	80096d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e0a2      	b.n	800981a <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d111      	bne.n	8009704 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2200      	movs	r2, #0
 80096e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f000 ff51 	bl	800a590 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d102      	bne.n	80096fc <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4a4a      	ldr	r2, [pc, #296]	; (8009824 <HAL_TIM_Encoder_Init+0x164>)
 80096fa:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2202      	movs	r2, #2
 8009708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	6812      	ldr	r2, [r2, #0]
 8009716:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800971a:	f023 0307 	bic.w	r3, r3, #7
 800971e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	3304      	adds	r3, #4
 8009728:	4619      	mov	r1, r3
 800972a:	4610      	mov	r0, r2
 800972c:	f000 fcfe 	bl	800a12c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	699b      	ldr	r3, [r3, #24]
 800973e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	6a1b      	ldr	r3, [r3, #32]
 8009746:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	697a      	ldr	r2, [r7, #20]
 800974e:	4313      	orrs	r3, r2
 8009750:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009758:	f023 0303 	bic.w	r3, r3, #3
 800975c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	689a      	ldr	r2, [r3, #8]
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	699b      	ldr	r3, [r3, #24]
 8009766:	021b      	lsls	r3, r3, #8
 8009768:	4313      	orrs	r3, r2
 800976a:	693a      	ldr	r2, [r7, #16]
 800976c:	4313      	orrs	r3, r2
 800976e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009770:	693b      	ldr	r3, [r7, #16]
 8009772:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009776:	f023 030c 	bic.w	r3, r3, #12
 800977a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009782:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009786:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	68da      	ldr	r2, [r3, #12]
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	69db      	ldr	r3, [r3, #28]
 8009790:	021b      	lsls	r3, r3, #8
 8009792:	4313      	orrs	r3, r2
 8009794:	693a      	ldr	r2, [r7, #16]
 8009796:	4313      	orrs	r3, r2
 8009798:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	691b      	ldr	r3, [r3, #16]
 800979e:	011a      	lsls	r2, r3, #4
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	6a1b      	ldr	r3, [r3, #32]
 80097a4:	031b      	lsls	r3, r3, #12
 80097a6:	4313      	orrs	r3, r2
 80097a8:	693a      	ldr	r2, [r7, #16]
 80097aa:	4313      	orrs	r3, r2
 80097ac:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80097b4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80097bc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	685a      	ldr	r2, [r3, #4]
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	695b      	ldr	r3, [r3, #20]
 80097c6:	011b      	lsls	r3, r3, #4
 80097c8:	4313      	orrs	r3, r2
 80097ca:	68fa      	ldr	r2, [r7, #12]
 80097cc:	4313      	orrs	r3, r2
 80097ce:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	697a      	ldr	r2, [r7, #20]
 80097d6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	693a      	ldr	r2, [r7, #16]
 80097de:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68fa      	ldr	r2, [r7, #12]
 80097e6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2201      	movs	r2, #1
 80097ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2201      	movs	r2, #1
 80097f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2201      	movs	r2, #1
 80097fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2201      	movs	r2, #1
 800980c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2201      	movs	r2, #1
 8009814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009818:	2300      	movs	r3, #0
}
 800981a:	4618      	mov	r0, r3
 800981c:	3718      	adds	r7, #24
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}
 8009822:	bf00      	nop
 8009824:	08004271 	.word	0x08004271

08009828 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b084      	sub	sp, #16
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009838:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009840:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009848:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009850:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d110      	bne.n	800987a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009858:	7bfb      	ldrb	r3, [r7, #15]
 800985a:	2b01      	cmp	r3, #1
 800985c:	d102      	bne.n	8009864 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800985e:	7b7b      	ldrb	r3, [r7, #13]
 8009860:	2b01      	cmp	r3, #1
 8009862:	d001      	beq.n	8009868 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009864:	2301      	movs	r3, #1
 8009866:	e069      	b.n	800993c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2202      	movs	r2, #2
 800986c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2202      	movs	r2, #2
 8009874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009878:	e031      	b.n	80098de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	2b04      	cmp	r3, #4
 800987e:	d110      	bne.n	80098a2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009880:	7bbb      	ldrb	r3, [r7, #14]
 8009882:	2b01      	cmp	r3, #1
 8009884:	d102      	bne.n	800988c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009886:	7b3b      	ldrb	r3, [r7, #12]
 8009888:	2b01      	cmp	r3, #1
 800988a:	d001      	beq.n	8009890 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	e055      	b.n	800993c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2202      	movs	r2, #2
 8009894:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2202      	movs	r2, #2
 800989c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80098a0:	e01d      	b.n	80098de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098a2:	7bfb      	ldrb	r3, [r7, #15]
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d108      	bne.n	80098ba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80098a8:	7bbb      	ldrb	r3, [r7, #14]
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d105      	bne.n	80098ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098ae:	7b7b      	ldrb	r3, [r7, #13]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d102      	bne.n	80098ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80098b4:	7b3b      	ldrb	r3, [r7, #12]
 80098b6:	2b01      	cmp	r3, #1
 80098b8:	d001      	beq.n	80098be <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80098ba:	2301      	movs	r3, #1
 80098bc:	e03e      	b.n	800993c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2202      	movs	r2, #2
 80098c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2202      	movs	r2, #2
 80098ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2202      	movs	r2, #2
 80098d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2202      	movs	r2, #2
 80098da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d003      	beq.n	80098ec <HAL_TIM_Encoder_Start+0xc4>
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	2b04      	cmp	r3, #4
 80098e8:	d008      	beq.n	80098fc <HAL_TIM_Encoder_Start+0xd4>
 80098ea:	e00f      	b.n	800990c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	2201      	movs	r2, #1
 80098f2:	2100      	movs	r1, #0
 80098f4:	4618      	mov	r0, r3
 80098f6:	f000 fe25 	bl	800a544 <TIM_CCxChannelCmd>
      break;
 80098fa:	e016      	b.n	800992a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	2201      	movs	r2, #1
 8009902:	2104      	movs	r1, #4
 8009904:	4618      	mov	r0, r3
 8009906:	f000 fe1d 	bl	800a544 <TIM_CCxChannelCmd>
      break;
 800990a:	e00e      	b.n	800992a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	2201      	movs	r2, #1
 8009912:	2100      	movs	r1, #0
 8009914:	4618      	mov	r0, r3
 8009916:	f000 fe15 	bl	800a544 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2201      	movs	r2, #1
 8009920:	2104      	movs	r1, #4
 8009922:	4618      	mov	r0, r3
 8009924:	f000 fe0e 	bl	800a544 <TIM_CCxChannelCmd>
      break;
 8009928:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	681a      	ldr	r2, [r3, #0]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f042 0201 	orr.w	r2, r2, #1
 8009938:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800993a:	2300      	movs	r3, #0
}
 800993c:	4618      	mov	r0, r3
 800993e:	3710      	adds	r7, #16
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b082      	sub	sp, #8
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	691b      	ldr	r3, [r3, #16]
 8009952:	f003 0302 	and.w	r3, r3, #2
 8009956:	2b02      	cmp	r3, #2
 8009958:	d128      	bne.n	80099ac <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	68db      	ldr	r3, [r3, #12]
 8009960:	f003 0302 	and.w	r3, r3, #2
 8009964:	2b02      	cmp	r3, #2
 8009966:	d121      	bne.n	80099ac <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f06f 0202 	mvn.w	r2, #2
 8009970:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2201      	movs	r2, #1
 8009976:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	699b      	ldr	r3, [r3, #24]
 800997e:	f003 0303 	and.w	r3, r3, #3
 8009982:	2b00      	cmp	r3, #0
 8009984:	d005      	beq.n	8009992 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	4798      	blx	r3
 8009990:	e009      	b.n	80099a6 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	691b      	ldr	r3, [r3, #16]
 80099b2:	f003 0304 	and.w	r3, r3, #4
 80099b6:	2b04      	cmp	r3, #4
 80099b8:	d128      	bne.n	8009a0c <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	68db      	ldr	r3, [r3, #12]
 80099c0:	f003 0304 	and.w	r3, r3, #4
 80099c4:	2b04      	cmp	r3, #4
 80099c6:	d121      	bne.n	8009a0c <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f06f 0204 	mvn.w	r2, #4
 80099d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2202      	movs	r2, #2
 80099d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	699b      	ldr	r3, [r3, #24]
 80099de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d005      	beq.n	80099f2 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	4798      	blx	r3
 80099f0:	e009      	b.n	8009a06 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	691b      	ldr	r3, [r3, #16]
 8009a12:	f003 0308 	and.w	r3, r3, #8
 8009a16:	2b08      	cmp	r3, #8
 8009a18:	d128      	bne.n	8009a6c <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	68db      	ldr	r3, [r3, #12]
 8009a20:	f003 0308 	and.w	r3, r3, #8
 8009a24:	2b08      	cmp	r3, #8
 8009a26:	d121      	bne.n	8009a6c <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f06f 0208 	mvn.w	r2, #8
 8009a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2204      	movs	r2, #4
 8009a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	69db      	ldr	r3, [r3, #28]
 8009a3e:	f003 0303 	and.w	r3, r3, #3
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d005      	beq.n	8009a52 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	4798      	blx	r3
 8009a50:	e009      	b.n	8009a66 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	691b      	ldr	r3, [r3, #16]
 8009a72:	f003 0310 	and.w	r3, r3, #16
 8009a76:	2b10      	cmp	r3, #16
 8009a78:	d128      	bne.n	8009acc <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	68db      	ldr	r3, [r3, #12]
 8009a80:	f003 0310 	and.w	r3, r3, #16
 8009a84:	2b10      	cmp	r3, #16
 8009a86:	d121      	bne.n	8009acc <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f06f 0210 	mvn.w	r2, #16
 8009a90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2208      	movs	r2, #8
 8009a96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	69db      	ldr	r3, [r3, #28]
 8009a9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d005      	beq.n	8009ab2 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	4798      	blx	r3
 8009ab0:	e009      	b.n	8009ac6 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	691b      	ldr	r3, [r3, #16]
 8009ad2:	f003 0301 	and.w	r3, r3, #1
 8009ad6:	2b01      	cmp	r3, #1
 8009ad8:	d110      	bne.n	8009afc <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	68db      	ldr	r3, [r3, #12]
 8009ae0:	f003 0301 	and.w	r3, r3, #1
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d109      	bne.n	8009afc <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f06f 0201 	mvn.w	r2, #1
 8009af0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	691b      	ldr	r3, [r3, #16]
 8009b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b06:	2b80      	cmp	r3, #128	; 0x80
 8009b08:	d110      	bne.n	8009b2c <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	68db      	ldr	r3, [r3, #12]
 8009b10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b14:	2b80      	cmp	r3, #128	; 0x80
 8009b16:	d109      	bne.n	8009b2c <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	691b      	ldr	r3, [r3, #16]
 8009b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b36:	2b40      	cmp	r3, #64	; 0x40
 8009b38:	d110      	bne.n	8009b5c <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	68db      	ldr	r3, [r3, #12]
 8009b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b44:	2b40      	cmp	r3, #64	; 0x40
 8009b46:	d109      	bne.n	8009b5c <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	691b      	ldr	r3, [r3, #16]
 8009b62:	f003 0320 	and.w	r3, r3, #32
 8009b66:	2b20      	cmp	r3, #32
 8009b68:	d110      	bne.n	8009b8c <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	68db      	ldr	r3, [r3, #12]
 8009b70:	f003 0320 	and.w	r3, r3, #32
 8009b74:	2b20      	cmp	r3, #32
 8009b76:	d109      	bne.n	8009b8c <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f06f 0220 	mvn.w	r2, #32
 8009b80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009b8c:	bf00      	nop
 8009b8e:	3708      	adds	r7, #8
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b086      	sub	sp, #24
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	60f8      	str	r0, [r7, #12]
 8009b9c:	60b9      	str	r1, [r7, #8]
 8009b9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009baa:	2b01      	cmp	r3, #1
 8009bac:	d101      	bne.n	8009bb2 <HAL_TIM_OC_ConfigChannel+0x1e>
 8009bae:	2302      	movs	r3, #2
 8009bb0:	e048      	b.n	8009c44 <HAL_TIM_OC_ConfigChannel+0xb0>
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2b0c      	cmp	r3, #12
 8009bbe:	d839      	bhi.n	8009c34 <HAL_TIM_OC_ConfigChannel+0xa0>
 8009bc0:	a201      	add	r2, pc, #4	; (adr r2, 8009bc8 <HAL_TIM_OC_ConfigChannel+0x34>)
 8009bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bc6:	bf00      	nop
 8009bc8:	08009bfd 	.word	0x08009bfd
 8009bcc:	08009c35 	.word	0x08009c35
 8009bd0:	08009c35 	.word	0x08009c35
 8009bd4:	08009c35 	.word	0x08009c35
 8009bd8:	08009c0b 	.word	0x08009c0b
 8009bdc:	08009c35 	.word	0x08009c35
 8009be0:	08009c35 	.word	0x08009c35
 8009be4:	08009c35 	.word	0x08009c35
 8009be8:	08009c19 	.word	0x08009c19
 8009bec:	08009c35 	.word	0x08009c35
 8009bf0:	08009c35 	.word	0x08009c35
 8009bf4:	08009c35 	.word	0x08009c35
 8009bf8:	08009c27 	.word	0x08009c27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	68b9      	ldr	r1, [r7, #8]
 8009c02:	4618      	mov	r0, r3
 8009c04:	f000 fb12 	bl	800a22c <TIM_OC1_SetConfig>
      break;
 8009c08:	e017      	b.n	8009c3a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	68b9      	ldr	r1, [r7, #8]
 8009c10:	4618      	mov	r0, r3
 8009c12:	f000 fb71 	bl	800a2f8 <TIM_OC2_SetConfig>
      break;
 8009c16:	e010      	b.n	8009c3a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	68b9      	ldr	r1, [r7, #8]
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f000 fbd6 	bl	800a3d0 <TIM_OC3_SetConfig>
      break;
 8009c24:	e009      	b.n	8009c3a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	68b9      	ldr	r1, [r7, #8]
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	f000 fc39 	bl	800a4a4 <TIM_OC4_SetConfig>
      break;
 8009c32:	e002      	b.n	8009c3a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8009c34:	2301      	movs	r3, #1
 8009c36:	75fb      	strb	r3, [r7, #23]
      break;
 8009c38:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009c42:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3718      	adds	r7, #24
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}

08009c4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b086      	sub	sp, #24
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	60f8      	str	r0, [r7, #12]
 8009c54:	60b9      	str	r1, [r7, #8]
 8009c56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c62:	2b01      	cmp	r3, #1
 8009c64:	d101      	bne.n	8009c6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009c66:	2302      	movs	r3, #2
 8009c68:	e0ae      	b.n	8009dc8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2b0c      	cmp	r3, #12
 8009c76:	f200 809f 	bhi.w	8009db8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009c7a:	a201      	add	r2, pc, #4	; (adr r2, 8009c80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c80:	08009cb5 	.word	0x08009cb5
 8009c84:	08009db9 	.word	0x08009db9
 8009c88:	08009db9 	.word	0x08009db9
 8009c8c:	08009db9 	.word	0x08009db9
 8009c90:	08009cf5 	.word	0x08009cf5
 8009c94:	08009db9 	.word	0x08009db9
 8009c98:	08009db9 	.word	0x08009db9
 8009c9c:	08009db9 	.word	0x08009db9
 8009ca0:	08009d37 	.word	0x08009d37
 8009ca4:	08009db9 	.word	0x08009db9
 8009ca8:	08009db9 	.word	0x08009db9
 8009cac:	08009db9 	.word	0x08009db9
 8009cb0:	08009d77 	.word	0x08009d77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	68b9      	ldr	r1, [r7, #8]
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f000 fab6 	bl	800a22c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	699a      	ldr	r2, [r3, #24]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f042 0208 	orr.w	r2, r2, #8
 8009cce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	699a      	ldr	r2, [r3, #24]
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f022 0204 	bic.w	r2, r2, #4
 8009cde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	6999      	ldr	r1, [r3, #24]
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	691a      	ldr	r2, [r3, #16]
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	430a      	orrs	r2, r1
 8009cf0:	619a      	str	r2, [r3, #24]
      break;
 8009cf2:	e064      	b.n	8009dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	68b9      	ldr	r1, [r7, #8]
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f000 fafc 	bl	800a2f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	699a      	ldr	r2, [r3, #24]
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009d0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	699a      	ldr	r2, [r3, #24]
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	6999      	ldr	r1, [r3, #24]
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	691b      	ldr	r3, [r3, #16]
 8009d2a:	021a      	lsls	r2, r3, #8
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	430a      	orrs	r2, r1
 8009d32:	619a      	str	r2, [r3, #24]
      break;
 8009d34:	e043      	b.n	8009dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68b9      	ldr	r1, [r7, #8]
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f000 fb47 	bl	800a3d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	69da      	ldr	r2, [r3, #28]
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f042 0208 	orr.w	r2, r2, #8
 8009d50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	69da      	ldr	r2, [r3, #28]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f022 0204 	bic.w	r2, r2, #4
 8009d60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	69d9      	ldr	r1, [r3, #28]
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	691a      	ldr	r2, [r3, #16]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	430a      	orrs	r2, r1
 8009d72:	61da      	str	r2, [r3, #28]
      break;
 8009d74:	e023      	b.n	8009dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68b9      	ldr	r1, [r7, #8]
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f000 fb91 	bl	800a4a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	69da      	ldr	r2, [r3, #28]
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009d90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	69da      	ldr	r2, [r3, #28]
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009da0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	69d9      	ldr	r1, [r3, #28]
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	691b      	ldr	r3, [r3, #16]
 8009dac:	021a      	lsls	r2, r3, #8
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	430a      	orrs	r2, r1
 8009db4:	61da      	str	r2, [r3, #28]
      break;
 8009db6:	e002      	b.n	8009dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009db8:	2301      	movs	r3, #1
 8009dba:	75fb      	strb	r3, [r7, #23]
      break;
 8009dbc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3718      	adds	r7, #24
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}

08009dd0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009dd0:	b480      	push	{r7}
 8009dd2:	b083      	sub	sp, #12
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009dd8:	bf00      	nop
 8009dda:	370c      	adds	r7, #12
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr

08009de4 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009de4:	b480      	push	{r7}
 8009de6:	b083      	sub	sp, #12
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8009dec:	bf00      	nop
 8009dee:	370c      	adds	r7, #12
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr

08009df8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b083      	sub	sp, #12
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e00:	bf00      	nop
 8009e02:	370c      	adds	r7, #12
 8009e04:	46bd      	mov	sp, r7
 8009e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0a:	4770      	bx	lr

08009e0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b083      	sub	sp, #12
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e14:	bf00      	nop
 8009e16:	370c      	adds	r7, #12
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1e:	4770      	bx	lr

08009e20 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b083      	sub	sp, #12
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8009e28:	bf00      	nop
 8009e2a:	370c      	adds	r7, #12
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b083      	sub	sp, #12
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e3c:	bf00      	nop
 8009e3e:	370c      	adds	r7, #12
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr

08009e48 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8009e50:	bf00      	nop
 8009e52:	370c      	adds	r7, #12
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b083      	sub	sp, #12
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e64:	bf00      	nop
 8009e66:	370c      	adds	r7, #12
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr

08009e70 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009e70:	b480      	push	{r7}
 8009e72:	b083      	sub	sp, #12
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8009e78:	bf00      	nop
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr

08009e84 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b083      	sub	sp, #12
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009e8c:	bf00      	nop
 8009e8e:	370c      	adds	r7, #12
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr

08009e98 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b087      	sub	sp, #28
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	60f8      	str	r0, [r7, #12]
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	607a      	str	r2, [r7, #4]
 8009ea4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d101      	bne.n	8009eb4 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	e135      	b.n	800a120 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009eba:	2b01      	cmp	r3, #1
 8009ebc:	d101      	bne.n	8009ec2 <HAL_TIM_RegisterCallback+0x2a>
 8009ebe:	2302      	movs	r3, #2
 8009ec0:	e12e      	b.n	800a120 <HAL_TIM_RegisterCallback+0x288>
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	2201      	movs	r2, #1
 8009ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	f040 80ba 	bne.w	800a04c <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 8009ed8:	7afb      	ldrb	r3, [r7, #11]
 8009eda:	2b1a      	cmp	r3, #26
 8009edc:	f200 80b3 	bhi.w	800a046 <HAL_TIM_RegisterCallback+0x1ae>
 8009ee0:	a201      	add	r2, pc, #4	; (adr r2, 8009ee8 <HAL_TIM_RegisterCallback+0x50>)
 8009ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ee6:	bf00      	nop
 8009ee8:	08009f55 	.word	0x08009f55
 8009eec:	08009f5d 	.word	0x08009f5d
 8009ef0:	08009f65 	.word	0x08009f65
 8009ef4:	08009f6d 	.word	0x08009f6d
 8009ef8:	08009f75 	.word	0x08009f75
 8009efc:	08009f7d 	.word	0x08009f7d
 8009f00:	08009f85 	.word	0x08009f85
 8009f04:	08009f8d 	.word	0x08009f8d
 8009f08:	08009f95 	.word	0x08009f95
 8009f0c:	08009f9d 	.word	0x08009f9d
 8009f10:	08009fa5 	.word	0x08009fa5
 8009f14:	08009fad 	.word	0x08009fad
 8009f18:	08009fb5 	.word	0x08009fb5
 8009f1c:	08009fbd 	.word	0x08009fbd
 8009f20:	08009fc5 	.word	0x08009fc5
 8009f24:	08009fcf 	.word	0x08009fcf
 8009f28:	08009fd9 	.word	0x08009fd9
 8009f2c:	08009fe3 	.word	0x08009fe3
 8009f30:	08009fed 	.word	0x08009fed
 8009f34:	08009ff7 	.word	0x08009ff7
 8009f38:	0800a001 	.word	0x0800a001
 8009f3c:	0800a00b 	.word	0x0800a00b
 8009f40:	0800a015 	.word	0x0800a015
 8009f44:	0800a01f 	.word	0x0800a01f
 8009f48:	0800a029 	.word	0x0800a029
 8009f4c:	0800a033 	.word	0x0800a033
 8009f50:	0800a03d 	.word	0x0800a03d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8009f5a:	e0dc      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8009f62:	e0d8      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8009f6a:	e0d4      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	687a      	ldr	r2, [r7, #4]
 8009f70:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8009f72:	e0d0      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8009f7a:	e0cc      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	687a      	ldr	r2, [r7, #4]
 8009f80:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8009f82:	e0c8      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8009f8a:	e0c4      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	687a      	ldr	r2, [r7, #4]
 8009f90:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8009f92:	e0c0      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8009f9a:	e0bc      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	687a      	ldr	r2, [r7, #4]
 8009fa0:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009fa2:	e0b8      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009faa:	e0b4      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	687a      	ldr	r2, [r7, #4]
 8009fb0:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8009fb2:	e0b0      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	687a      	ldr	r2, [r7, #4]
 8009fb8:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8009fba:	e0ac      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8009fc2:	e0a8      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	687a      	ldr	r2, [r7, #4]
 8009fc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8009fcc:	e0a3      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	687a      	ldr	r2, [r7, #4]
 8009fd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 8009fd6:	e09e      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	687a      	ldr	r2, [r7, #4]
 8009fdc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 8009fe0:	e099      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	687a      	ldr	r2, [r7, #4]
 8009fe6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 8009fea:	e094      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	687a      	ldr	r2, [r7, #4]
 8009ff0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 8009ff4:	e08f      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 8009ffe:	e08a      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 800a008:	e085      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	687a      	ldr	r2, [r7, #4]
 800a00e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 800a012:	e080      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	687a      	ldr	r2, [r7, #4]
 800a018:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 800a01c:	e07b      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 800a026:	e076      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	687a      	ldr	r2, [r7, #4]
 800a02c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 800a030:	e071      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	687a      	ldr	r2, [r7, #4]
 800a036:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 800a03a:	e06c      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	687a      	ldr	r2, [r7, #4]
 800a040:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 800a044:	e067      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800a046:	2301      	movs	r3, #1
 800a048:	75fb      	strb	r3, [r7, #23]
        break;
 800a04a:	e064      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a052:	b2db      	uxtb	r3, r3
 800a054:	2b00      	cmp	r3, #0
 800a056:	d15c      	bne.n	800a112 <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 800a058:	7afb      	ldrb	r3, [r7, #11]
 800a05a:	2b0d      	cmp	r3, #13
 800a05c:	d856      	bhi.n	800a10c <HAL_TIM_RegisterCallback+0x274>
 800a05e:	a201      	add	r2, pc, #4	; (adr r2, 800a064 <HAL_TIM_RegisterCallback+0x1cc>)
 800a060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a064:	0800a09d 	.word	0x0800a09d
 800a068:	0800a0a5 	.word	0x0800a0a5
 800a06c:	0800a0ad 	.word	0x0800a0ad
 800a070:	0800a0b5 	.word	0x0800a0b5
 800a074:	0800a0bd 	.word	0x0800a0bd
 800a078:	0800a0c5 	.word	0x0800a0c5
 800a07c:	0800a0cd 	.word	0x0800a0cd
 800a080:	0800a0d5 	.word	0x0800a0d5
 800a084:	0800a0dd 	.word	0x0800a0dd
 800a088:	0800a0e5 	.word	0x0800a0e5
 800a08c:	0800a0ed 	.word	0x0800a0ed
 800a090:	0800a0f5 	.word	0x0800a0f5
 800a094:	0800a0fd 	.word	0x0800a0fd
 800a098:	0800a105 	.word	0x0800a105
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	687a      	ldr	r2, [r7, #4]
 800a0a0:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800a0a2:	e038      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	687a      	ldr	r2, [r7, #4]
 800a0a8:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800a0aa:	e034      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	687a      	ldr	r2, [r7, #4]
 800a0b0:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800a0b2:	e030      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	687a      	ldr	r2, [r7, #4]
 800a0b8:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800a0ba:	e02c      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a0c2:	e028      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	687a      	ldr	r2, [r7, #4]
 800a0c8:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a0ca:	e024      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	687a      	ldr	r2, [r7, #4]
 800a0d0:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a0d2:	e020      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	687a      	ldr	r2, [r7, #4]
 800a0d8:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800a0da:	e01c      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	687a      	ldr	r2, [r7, #4]
 800a0e0:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800a0e2:	e018      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a0ea:	e014      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	687a      	ldr	r2, [r7, #4]
 800a0f0:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a0f2:	e010      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	687a      	ldr	r2, [r7, #4]
 800a0f8:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800a0fa:	e00c      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	687a      	ldr	r2, [r7, #4]
 800a100:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800a102:	e008      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	687a      	ldr	r2, [r7, #4]
 800a108:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800a10a:	e004      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800a10c:	2301      	movs	r3, #1
 800a10e:	75fb      	strb	r3, [r7, #23]
        break;
 800a110:	e001      	b.n	800a116 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800a112:	2301      	movs	r3, #1
 800a114:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	2200      	movs	r2, #0
 800a11a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a11e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a120:	4618      	mov	r0, r3
 800a122:	371c      	adds	r7, #28
 800a124:	46bd      	mov	sp, r7
 800a126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12a:	4770      	bx	lr

0800a12c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b085      	sub	sp, #20
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
 800a134:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	4a34      	ldr	r2, [pc, #208]	; (800a210 <TIM_Base_SetConfig+0xe4>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d00f      	beq.n	800a164 <TIM_Base_SetConfig+0x38>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a14a:	d00b      	beq.n	800a164 <TIM_Base_SetConfig+0x38>
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	4a31      	ldr	r2, [pc, #196]	; (800a214 <TIM_Base_SetConfig+0xe8>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d007      	beq.n	800a164 <TIM_Base_SetConfig+0x38>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	4a30      	ldr	r2, [pc, #192]	; (800a218 <TIM_Base_SetConfig+0xec>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d003      	beq.n	800a164 <TIM_Base_SetConfig+0x38>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	4a2f      	ldr	r2, [pc, #188]	; (800a21c <TIM_Base_SetConfig+0xf0>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d108      	bne.n	800a176 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a16a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	68fa      	ldr	r2, [r7, #12]
 800a172:	4313      	orrs	r3, r2
 800a174:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	4a25      	ldr	r2, [pc, #148]	; (800a210 <TIM_Base_SetConfig+0xe4>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d01b      	beq.n	800a1b6 <TIM_Base_SetConfig+0x8a>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a184:	d017      	beq.n	800a1b6 <TIM_Base_SetConfig+0x8a>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	4a22      	ldr	r2, [pc, #136]	; (800a214 <TIM_Base_SetConfig+0xe8>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d013      	beq.n	800a1b6 <TIM_Base_SetConfig+0x8a>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	4a21      	ldr	r2, [pc, #132]	; (800a218 <TIM_Base_SetConfig+0xec>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d00f      	beq.n	800a1b6 <TIM_Base_SetConfig+0x8a>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	4a20      	ldr	r2, [pc, #128]	; (800a21c <TIM_Base_SetConfig+0xf0>)
 800a19a:	4293      	cmp	r3, r2
 800a19c:	d00b      	beq.n	800a1b6 <TIM_Base_SetConfig+0x8a>
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	4a1f      	ldr	r2, [pc, #124]	; (800a220 <TIM_Base_SetConfig+0xf4>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d007      	beq.n	800a1b6 <TIM_Base_SetConfig+0x8a>
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	4a1e      	ldr	r2, [pc, #120]	; (800a224 <TIM_Base_SetConfig+0xf8>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d003      	beq.n	800a1b6 <TIM_Base_SetConfig+0x8a>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	4a1d      	ldr	r2, [pc, #116]	; (800a228 <TIM_Base_SetConfig+0xfc>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d108      	bne.n	800a1c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a1bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	68db      	ldr	r3, [r3, #12]
 800a1c2:	68fa      	ldr	r2, [r7, #12]
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	695b      	ldr	r3, [r3, #20]
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	68fa      	ldr	r2, [r7, #12]
 800a1da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	689a      	ldr	r2, [r3, #8]
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	681a      	ldr	r2, [r3, #0]
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	4a08      	ldr	r2, [pc, #32]	; (800a210 <TIM_Base_SetConfig+0xe4>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d103      	bne.n	800a1fc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	691a      	ldr	r2, [r3, #16]
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2201      	movs	r2, #1
 800a200:	615a      	str	r2, [r3, #20]
}
 800a202:	bf00      	nop
 800a204:	3714      	adds	r7, #20
 800a206:	46bd      	mov	sp, r7
 800a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20c:	4770      	bx	lr
 800a20e:	bf00      	nop
 800a210:	40010000 	.word	0x40010000
 800a214:	40000400 	.word	0x40000400
 800a218:	40000800 	.word	0x40000800
 800a21c:	40000c00 	.word	0x40000c00
 800a220:	40014000 	.word	0x40014000
 800a224:	40014400 	.word	0x40014400
 800a228:	40014800 	.word	0x40014800

0800a22c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a22c:	b480      	push	{r7}
 800a22e:	b087      	sub	sp, #28
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	6a1b      	ldr	r3, [r3, #32]
 800a23a:	f023 0201 	bic.w	r2, r3, #1
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6a1b      	ldr	r3, [r3, #32]
 800a246:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	699b      	ldr	r3, [r3, #24]
 800a252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a25a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f023 0303 	bic.w	r3, r3, #3
 800a262:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	68fa      	ldr	r2, [r7, #12]
 800a26a:	4313      	orrs	r3, r2
 800a26c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	f023 0302 	bic.w	r3, r3, #2
 800a274:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	689b      	ldr	r3, [r3, #8]
 800a27a:	697a      	ldr	r2, [r7, #20]
 800a27c:	4313      	orrs	r3, r2
 800a27e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	4a1c      	ldr	r2, [pc, #112]	; (800a2f4 <TIM_OC1_SetConfig+0xc8>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d10c      	bne.n	800a2a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a288:	697b      	ldr	r3, [r7, #20]
 800a28a:	f023 0308 	bic.w	r3, r3, #8
 800a28e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	68db      	ldr	r3, [r3, #12]
 800a294:	697a      	ldr	r2, [r7, #20]
 800a296:	4313      	orrs	r3, r2
 800a298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	f023 0304 	bic.w	r3, r3, #4
 800a2a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	4a13      	ldr	r2, [pc, #76]	; (800a2f4 <TIM_OC1_SetConfig+0xc8>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d111      	bne.n	800a2ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a2b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a2b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	695b      	ldr	r3, [r3, #20]
 800a2be:	693a      	ldr	r2, [r7, #16]
 800a2c0:	4313      	orrs	r3, r2
 800a2c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	699b      	ldr	r3, [r3, #24]
 800a2c8:	693a      	ldr	r2, [r7, #16]
 800a2ca:	4313      	orrs	r3, r2
 800a2cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	693a      	ldr	r2, [r7, #16]
 800a2d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	68fa      	ldr	r2, [r7, #12]
 800a2d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	685a      	ldr	r2, [r3, #4]
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	697a      	ldr	r2, [r7, #20]
 800a2e6:	621a      	str	r2, [r3, #32]
}
 800a2e8:	bf00      	nop
 800a2ea:	371c      	adds	r7, #28
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f2:	4770      	bx	lr
 800a2f4:	40010000 	.word	0x40010000

0800a2f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b087      	sub	sp, #28
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
 800a300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6a1b      	ldr	r3, [r3, #32]
 800a306:	f023 0210 	bic.w	r2, r3, #16
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6a1b      	ldr	r3, [r3, #32]
 800a312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	699b      	ldr	r3, [r3, #24]
 800a31e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a32e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	021b      	lsls	r3, r3, #8
 800a336:	68fa      	ldr	r2, [r7, #12]
 800a338:	4313      	orrs	r3, r2
 800a33a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	f023 0320 	bic.w	r3, r3, #32
 800a342:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	011b      	lsls	r3, r3, #4
 800a34a:	697a      	ldr	r2, [r7, #20]
 800a34c:	4313      	orrs	r3, r2
 800a34e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a1e      	ldr	r2, [pc, #120]	; (800a3cc <TIM_OC2_SetConfig+0xd4>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d10d      	bne.n	800a374 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a35e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	011b      	lsls	r3, r3, #4
 800a366:	697a      	ldr	r2, [r7, #20]
 800a368:	4313      	orrs	r3, r2
 800a36a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a36c:	697b      	ldr	r3, [r7, #20]
 800a36e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a372:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	4a15      	ldr	r2, [pc, #84]	; (800a3cc <TIM_OC2_SetConfig+0xd4>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d113      	bne.n	800a3a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a382:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a38a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	695b      	ldr	r3, [r3, #20]
 800a390:	009b      	lsls	r3, r3, #2
 800a392:	693a      	ldr	r2, [r7, #16]
 800a394:	4313      	orrs	r3, r2
 800a396:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	699b      	ldr	r3, [r3, #24]
 800a39c:	009b      	lsls	r3, r3, #2
 800a39e:	693a      	ldr	r2, [r7, #16]
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	693a      	ldr	r2, [r7, #16]
 800a3a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	68fa      	ldr	r2, [r7, #12]
 800a3ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	685a      	ldr	r2, [r3, #4]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	697a      	ldr	r2, [r7, #20]
 800a3bc:	621a      	str	r2, [r3, #32]
}
 800a3be:	bf00      	nop
 800a3c0:	371c      	adds	r7, #28
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr
 800a3ca:	bf00      	nop
 800a3cc:	40010000 	.word	0x40010000

0800a3d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b087      	sub	sp, #28
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6a1b      	ldr	r3, [r3, #32]
 800a3de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6a1b      	ldr	r3, [r3, #32]
 800a3ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	685b      	ldr	r3, [r3, #4]
 800a3f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	69db      	ldr	r3, [r3, #28]
 800a3f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f023 0303 	bic.w	r3, r3, #3
 800a406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	4313      	orrs	r3, r2
 800a410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	689b      	ldr	r3, [r3, #8]
 800a41e:	021b      	lsls	r3, r3, #8
 800a420:	697a      	ldr	r2, [r7, #20]
 800a422:	4313      	orrs	r3, r2
 800a424:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	4a1d      	ldr	r2, [pc, #116]	; (800a4a0 <TIM_OC3_SetConfig+0xd0>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d10d      	bne.n	800a44a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a434:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	021b      	lsls	r3, r3, #8
 800a43c:	697a      	ldr	r2, [r7, #20]
 800a43e:	4313      	orrs	r3, r2
 800a440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a14      	ldr	r2, [pc, #80]	; (800a4a0 <TIM_OC3_SetConfig+0xd0>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d113      	bne.n	800a47a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a452:	693b      	ldr	r3, [r7, #16]
 800a454:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a458:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a460:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	695b      	ldr	r3, [r3, #20]
 800a466:	011b      	lsls	r3, r3, #4
 800a468:	693a      	ldr	r2, [r7, #16]
 800a46a:	4313      	orrs	r3, r2
 800a46c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	699b      	ldr	r3, [r3, #24]
 800a472:	011b      	lsls	r3, r3, #4
 800a474:	693a      	ldr	r2, [r7, #16]
 800a476:	4313      	orrs	r3, r2
 800a478:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	693a      	ldr	r2, [r7, #16]
 800a47e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	68fa      	ldr	r2, [r7, #12]
 800a484:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	685a      	ldr	r2, [r3, #4]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	697a      	ldr	r2, [r7, #20]
 800a492:	621a      	str	r2, [r3, #32]
}
 800a494:	bf00      	nop
 800a496:	371c      	adds	r7, #28
 800a498:	46bd      	mov	sp, r7
 800a49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49e:	4770      	bx	lr
 800a4a0:	40010000 	.word	0x40010000

0800a4a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b087      	sub	sp, #28
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6a1b      	ldr	r3, [r3, #32]
 800a4b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6a1b      	ldr	r3, [r3, #32]
 800a4be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	69db      	ldr	r3, [r3, #28]
 800a4ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a4d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	021b      	lsls	r3, r3, #8
 800a4e2:	68fa      	ldr	r2, [r7, #12]
 800a4e4:	4313      	orrs	r3, r2
 800a4e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a4e8:	693b      	ldr	r3, [r7, #16]
 800a4ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a4ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	689b      	ldr	r3, [r3, #8]
 800a4f4:	031b      	lsls	r3, r3, #12
 800a4f6:	693a      	ldr	r2, [r7, #16]
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	4a10      	ldr	r2, [pc, #64]	; (800a540 <TIM_OC4_SetConfig+0x9c>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d109      	bne.n	800a518 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a50a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	695b      	ldr	r3, [r3, #20]
 800a510:	019b      	lsls	r3, r3, #6
 800a512:	697a      	ldr	r2, [r7, #20]
 800a514:	4313      	orrs	r3, r2
 800a516:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	697a      	ldr	r2, [r7, #20]
 800a51c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	68fa      	ldr	r2, [r7, #12]
 800a522:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	685a      	ldr	r2, [r3, #4]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	693a      	ldr	r2, [r7, #16]
 800a530:	621a      	str	r2, [r3, #32]
}
 800a532:	bf00      	nop
 800a534:	371c      	adds	r7, #28
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr
 800a53e:	bf00      	nop
 800a540:	40010000 	.word	0x40010000

0800a544 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a544:	b480      	push	{r7}
 800a546:	b087      	sub	sp, #28
 800a548:	af00      	add	r7, sp, #0
 800a54a:	60f8      	str	r0, [r7, #12]
 800a54c:	60b9      	str	r1, [r7, #8]
 800a54e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	f003 031f 	and.w	r3, r3, #31
 800a556:	2201      	movs	r2, #1
 800a558:	fa02 f303 	lsl.w	r3, r2, r3
 800a55c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	6a1a      	ldr	r2, [r3, #32]
 800a562:	697b      	ldr	r3, [r7, #20]
 800a564:	43db      	mvns	r3, r3
 800a566:	401a      	ands	r2, r3
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	6a1a      	ldr	r2, [r3, #32]
 800a570:	68bb      	ldr	r3, [r7, #8]
 800a572:	f003 031f 	and.w	r3, r3, #31
 800a576:	6879      	ldr	r1, [r7, #4]
 800a578:	fa01 f303 	lsl.w	r3, r1, r3
 800a57c:	431a      	orrs	r2, r3
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	621a      	str	r2, [r3, #32]
}
 800a582:	bf00      	nop
 800a584:	371c      	adds	r7, #28
 800a586:	46bd      	mov	sp, r7
 800a588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58c:	4770      	bx	lr
	...

0800a590 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800a590:	b480      	push	{r7}
 800a592:	b083      	sub	sp, #12
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	4a1c      	ldr	r2, [pc, #112]	; (800a60c <TIM_ResetCallback+0x7c>)
 800a59c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	4a1b      	ldr	r2, [pc, #108]	; (800a610 <TIM_ResetCallback+0x80>)
 800a5a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	4a1a      	ldr	r2, [pc, #104]	; (800a614 <TIM_ResetCallback+0x84>)
 800a5ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	4a19      	ldr	r2, [pc, #100]	; (800a618 <TIM_ResetCallback+0x88>)
 800a5b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	4a18      	ldr	r2, [pc, #96]	; (800a61c <TIM_ResetCallback+0x8c>)
 800a5bc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	4a17      	ldr	r2, [pc, #92]	; (800a620 <TIM_ResetCallback+0x90>)
 800a5c4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	4a16      	ldr	r2, [pc, #88]	; (800a624 <TIM_ResetCallback+0x94>)
 800a5cc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	4a15      	ldr	r2, [pc, #84]	; (800a628 <TIM_ResetCallback+0x98>)
 800a5d4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	4a14      	ldr	r2, [pc, #80]	; (800a62c <TIM_ResetCallback+0x9c>)
 800a5dc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	4a13      	ldr	r2, [pc, #76]	; (800a630 <TIM_ResetCallback+0xa0>)
 800a5e4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	4a12      	ldr	r2, [pc, #72]	; (800a634 <TIM_ResetCallback+0xa4>)
 800a5ec:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	4a11      	ldr	r2, [pc, #68]	; (800a638 <TIM_ResetCallback+0xa8>)
 800a5f4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	4a10      	ldr	r2, [pc, #64]	; (800a63c <TIM_ResetCallback+0xac>)
 800a5fc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800a600:	bf00      	nop
 800a602:	370c      	adds	r7, #12
 800a604:	46bd      	mov	sp, r7
 800a606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60a:	4770      	bx	lr
 800a60c:	08009dd1 	.word	0x08009dd1
 800a610:	08009de5 	.word	0x08009de5
 800a614:	08009e5d 	.word	0x08009e5d
 800a618:	08009e71 	.word	0x08009e71
 800a61c:	08009e0d 	.word	0x08009e0d
 800a620:	08009e21 	.word	0x08009e21
 800a624:	08009df9 	.word	0x08009df9
 800a628:	08009e35 	.word	0x08009e35
 800a62c:	08009e49 	.word	0x08009e49
 800a630:	08009e85 	.word	0x08009e85
 800a634:	0800a7c1 	.word	0x0800a7c1
 800a638:	0800a7d5 	.word	0x0800a7d5
 800a63c:	0800a7e9 	.word	0x0800a7e9

0800a640 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a640:	b480      	push	{r7}
 800a642:	b085      	sub	sp, #20
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a650:	2b01      	cmp	r3, #1
 800a652:	d101      	bne.n	800a658 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a654:	2302      	movs	r3, #2
 800a656:	e050      	b.n	800a6fa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2201      	movs	r2, #1
 800a65c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2202      	movs	r2, #2
 800a664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	685b      	ldr	r3, [r3, #4]
 800a66e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	689b      	ldr	r3, [r3, #8]
 800a676:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a67e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	68fa      	ldr	r2, [r7, #12]
 800a686:	4313      	orrs	r3, r2
 800a688:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	68fa      	ldr	r2, [r7, #12]
 800a690:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	4a1c      	ldr	r2, [pc, #112]	; (800a708 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a698:	4293      	cmp	r3, r2
 800a69a:	d018      	beq.n	800a6ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6a4:	d013      	beq.n	800a6ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4a18      	ldr	r2, [pc, #96]	; (800a70c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d00e      	beq.n	800a6ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4a16      	ldr	r2, [pc, #88]	; (800a710 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	d009      	beq.n	800a6ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	4a15      	ldr	r2, [pc, #84]	; (800a714 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d004      	beq.n	800a6ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4a13      	ldr	r2, [pc, #76]	; (800a718 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d10c      	bne.n	800a6e8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a6d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	685b      	ldr	r3, [r3, #4]
 800a6da:	68ba      	ldr	r2, [r7, #8]
 800a6dc:	4313      	orrs	r3, r2
 800a6de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	68ba      	ldr	r2, [r7, #8]
 800a6e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a6f8:	2300      	movs	r3, #0
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3714      	adds	r7, #20
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr
 800a706:	bf00      	nop
 800a708:	40010000 	.word	0x40010000
 800a70c:	40000400 	.word	0x40000400
 800a710:	40000800 	.word	0x40000800
 800a714:	40000c00 	.word	0x40000c00
 800a718:	40014000 	.word	0x40014000

0800a71c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b085      	sub	sp, #20
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
 800a724:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a726:	2300      	movs	r3, #0
 800a728:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a730:	2b01      	cmp	r3, #1
 800a732:	d101      	bne.n	800a738 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a734:	2302      	movs	r3, #2
 800a736:	e03d      	b.n	800a7b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2201      	movs	r2, #1
 800a73c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	68db      	ldr	r3, [r3, #12]
 800a74a:	4313      	orrs	r3, r2
 800a74c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	689b      	ldr	r3, [r3, #8]
 800a758:	4313      	orrs	r3, r2
 800a75a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	4313      	orrs	r3, r2
 800a768:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4313      	orrs	r3, r2
 800a776:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	691b      	ldr	r3, [r3, #16]
 800a782:	4313      	orrs	r3, r2
 800a784:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	695b      	ldr	r3, [r3, #20]
 800a790:	4313      	orrs	r3, r2
 800a792:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	69db      	ldr	r3, [r3, #28]
 800a79e:	4313      	orrs	r3, r2
 800a7a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	68fa      	ldr	r2, [r7, #12]
 800a7a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a7b2:	2300      	movs	r3, #0
}
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	3714      	adds	r7, #20
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7be:	4770      	bx	lr

0800a7c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b083      	sub	sp, #12
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a7c8:	bf00      	nop
 800a7ca:	370c      	adds	r7, #12
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b083      	sub	sp, #12
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800a7dc:	bf00      	nop
 800a7de:	370c      	adds	r7, #12
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr

0800a7e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b083      	sub	sp, #12
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a7f0:	bf00      	nop
 800a7f2:	370c      	adds	r7, #12
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d101      	bne.n	800a80e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a80a:	2301      	movs	r3, #1
 800a80c:	e04a      	b.n	800a8a4 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a814:	b2db      	uxtb	r3, r3
 800a816:	2b00      	cmp	r3, #0
 800a818:	d111      	bne.n	800a83e <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2200      	movs	r2, #0
 800a81e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 fd2c 	bl	800b280 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d102      	bne.n	800a836 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	4a1e      	ldr	r2, [pc, #120]	; (800a8ac <HAL_UART_Init+0xb0>)
 800a834:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2224      	movs	r2, #36	; 0x24
 800a842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	68da      	ldr	r2, [r3, #12]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a854:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f000 fff6 	bl	800b848 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	691a      	ldr	r2, [r3, #16]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a86a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	695a      	ldr	r2, [r3, #20]
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a87a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	68da      	ldr	r2, [r3, #12]
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a88a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2200      	movs	r2, #0
 800a890:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2220      	movs	r2, #32
 800a896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2220      	movs	r2, #32
 800a89e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a8a2:	2300      	movs	r3, #0
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3708      	adds	r7, #8
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}
 800a8ac:	080043c5 	.word	0x080043c5

0800a8b0 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b087      	sub	sp, #28
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	60f8      	str	r0, [r7, #12]
 800a8b8:	460b      	mov	r3, r1
 800a8ba:	607a      	str	r2, [r7, #4]
 800a8bc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d107      	bne.n	800a8d8 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8cc:	f043 0220 	orr.w	r2, r3, #32
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800a8d4:	2301      	movs	r3, #1
 800a8d6:	e08c      	b.n	800a9f2 <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8de:	2b01      	cmp	r3, #1
 800a8e0:	d101      	bne.n	800a8e6 <HAL_UART_RegisterCallback+0x36>
 800a8e2:	2302      	movs	r3, #2
 800a8e4:	e085      	b.n	800a9f2 <HAL_UART_RegisterCallback+0x142>
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2201      	movs	r2, #1
 800a8ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	2b20      	cmp	r3, #32
 800a8f8:	d151      	bne.n	800a99e <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 800a8fa:	7afb      	ldrb	r3, [r7, #11]
 800a8fc:	2b0c      	cmp	r3, #12
 800a8fe:	d845      	bhi.n	800a98c <HAL_UART_RegisterCallback+0xdc>
 800a900:	a201      	add	r2, pc, #4	; (adr r2, 800a908 <HAL_UART_RegisterCallback+0x58>)
 800a902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a906:	bf00      	nop
 800a908:	0800a93d 	.word	0x0800a93d
 800a90c:	0800a945 	.word	0x0800a945
 800a910:	0800a94d 	.word	0x0800a94d
 800a914:	0800a955 	.word	0x0800a955
 800a918:	0800a95d 	.word	0x0800a95d
 800a91c:	0800a965 	.word	0x0800a965
 800a920:	0800a96d 	.word	0x0800a96d
 800a924:	0800a975 	.word	0x0800a975
 800a928:	0800a98d 	.word	0x0800a98d
 800a92c:	0800a98d 	.word	0x0800a98d
 800a930:	0800a98d 	.word	0x0800a98d
 800a934:	0800a97d 	.word	0x0800a97d
 800a938:	0800a985 	.word	0x0800a985
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	687a      	ldr	r2, [r7, #4]
 800a940:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 800a942:	e051      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	687a      	ldr	r2, [r7, #4]
 800a948:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800a94a:	e04d      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800a952:	e049      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800a95a:	e045      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	687a      	ldr	r2, [r7, #4]
 800a960:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800a962:	e041      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	687a      	ldr	r2, [r7, #4]
 800a968:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a96a:	e03d      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a972:	e039      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	687a      	ldr	r2, [r7, #4]
 800a978:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a97a:	e035      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a982:	e031      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a98a:	e02d      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a990:	f043 0220 	orr.w	r2, r3, #32
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800a998:	2301      	movs	r3, #1
 800a99a:	75fb      	strb	r3, [r7, #23]
        break;
 800a99c:	e024      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a9a4:	b2db      	uxtb	r3, r3
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d116      	bne.n	800a9d8 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 800a9aa:	7afb      	ldrb	r3, [r7, #11]
 800a9ac:	2b0b      	cmp	r3, #11
 800a9ae:	d002      	beq.n	800a9b6 <HAL_UART_RegisterCallback+0x106>
 800a9b0:	2b0c      	cmp	r3, #12
 800a9b2:	d004      	beq.n	800a9be <HAL_UART_RegisterCallback+0x10e>
 800a9b4:	e007      	b.n	800a9c6 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	687a      	ldr	r2, [r7, #4]
 800a9ba:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a9bc:	e014      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	687a      	ldr	r2, [r7, #4]
 800a9c2:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a9c4:	e010      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9ca:	f043 0220 	orr.w	r2, r3, #32
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800a9d2:	2301      	movs	r3, #1
 800a9d4:	75fb      	strb	r3, [r7, #23]
        break;
 800a9d6:	e007      	b.n	800a9e8 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9dc:	f043 0220 	orr.w	r2, r3, #32
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a9f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	371c      	adds	r7, #28
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fc:	4770      	bx	lr
 800a9fe:	bf00      	nop

0800aa00 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b084      	sub	sp, #16
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	60f8      	str	r0, [r7, #12]
 800aa08:	60b9      	str	r1, [r7, #8]
 800aa0a:	4613      	mov	r3, r2
 800aa0c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aa14:	b2db      	uxtb	r3, r3
 800aa16:	2b20      	cmp	r3, #32
 800aa18:	d11d      	bne.n	800aa56 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d002      	beq.n	800aa26 <HAL_UART_Receive_IT+0x26>
 800aa20:	88fb      	ldrh	r3, [r7, #6]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d101      	bne.n	800aa2a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800aa26:	2301      	movs	r3, #1
 800aa28:	e016      	b.n	800aa58 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa30:	2b01      	cmp	r3, #1
 800aa32:	d101      	bne.n	800aa38 <HAL_UART_Receive_IT+0x38>
 800aa34:	2302      	movs	r3, #2
 800aa36:	e00f      	b.n	800aa58 <HAL_UART_Receive_IT+0x58>
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	2200      	movs	r2, #0
 800aa44:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aa46:	88fb      	ldrh	r3, [r7, #6]
 800aa48:	461a      	mov	r2, r3
 800aa4a:	68b9      	ldr	r1, [r7, #8]
 800aa4c:	68f8      	ldr	r0, [r7, #12]
 800aa4e:	f000 fcf7 	bl	800b440 <UART_Start_Receive_IT>
 800aa52:	4603      	mov	r3, r0
 800aa54:	e000      	b.n	800aa58 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800aa56:	2302      	movs	r3, #2
  }
}
 800aa58:	4618      	mov	r0, r3
 800aa5a:	3710      	adds	r7, #16
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}

0800aa60 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b08c      	sub	sp, #48	; 0x30
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	60f8      	str	r0, [r7, #12]
 800aa68:	60b9      	str	r1, [r7, #8]
 800aa6a:	4613      	mov	r3, r2
 800aa6c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa74:	b2db      	uxtb	r3, r3
 800aa76:	2b20      	cmp	r3, #32
 800aa78:	d165      	bne.n	800ab46 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d002      	beq.n	800aa86 <HAL_UART_Transmit_DMA+0x26>
 800aa80:	88fb      	ldrh	r3, [r7, #6]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d101      	bne.n	800aa8a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800aa86:	2301      	movs	r3, #1
 800aa88:	e05e      	b.n	800ab48 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d101      	bne.n	800aa98 <HAL_UART_Transmit_DMA+0x38>
 800aa94:	2302      	movs	r3, #2
 800aa96:	e057      	b.n	800ab48 <HAL_UART_Transmit_DMA+0xe8>
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800aaa0:	68ba      	ldr	r2, [r7, #8]
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	88fa      	ldrh	r2, [r7, #6]
 800aaaa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	88fa      	ldrh	r2, [r7, #6]
 800aab0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	2200      	movs	r2, #0
 800aab6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	2221      	movs	r2, #33	; 0x21
 800aabc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aac4:	4a22      	ldr	r2, [pc, #136]	; (800ab50 <HAL_UART_Transmit_DMA+0xf0>)
 800aac6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aacc:	4a21      	ldr	r2, [pc, #132]	; (800ab54 <HAL_UART_Transmit_DMA+0xf4>)
 800aace:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aad4:	4a20      	ldr	r2, [pc, #128]	; (800ab58 <HAL_UART_Transmit_DMA+0xf8>)
 800aad6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aadc:	2200      	movs	r2, #0
 800aade:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800aae0:	f107 0308 	add.w	r3, r7, #8
 800aae4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800aaea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaec:	6819      	ldr	r1, [r3, #0]
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	3304      	adds	r3, #4
 800aaf4:	461a      	mov	r2, r3
 800aaf6:	88fb      	ldrh	r3, [r7, #6]
 800aaf8:	f7fa fc46 	bl	8005388 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ab04:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	3314      	adds	r3, #20
 800ab14:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab16:	69bb      	ldr	r3, [r7, #24]
 800ab18:	e853 3f00 	ldrex	r3, [r3]
 800ab1c:	617b      	str	r3, [r7, #20]
   return(result);
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab24:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	3314      	adds	r3, #20
 800ab2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab2e:	627a      	str	r2, [r7, #36]	; 0x24
 800ab30:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab32:	6a39      	ldr	r1, [r7, #32]
 800ab34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab36:	e841 2300 	strex	r3, r2, [r1]
 800ab3a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab3c:	69fb      	ldr	r3, [r7, #28]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d1e5      	bne.n	800ab0e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800ab42:	2300      	movs	r3, #0
 800ab44:	e000      	b.n	800ab48 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800ab46:	2302      	movs	r3, #2
  }
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	3730      	adds	r7, #48	; 0x30
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	bd80      	pop	{r7, pc}
 800ab50:	0800b2f1 	.word	0x0800b2f1
 800ab54:	0800b38d 	.word	0x0800b38d
 800ab58:	0800b3ab 	.word	0x0800b3ab

0800ab5c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b09a      	sub	sp, #104	; 0x68
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	330c      	adds	r3, #12
 800ab6a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab6e:	e853 3f00 	ldrex	r3, [r3]
 800ab72:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800ab74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ab76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab7a:	667b      	str	r3, [r7, #100]	; 0x64
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	330c      	adds	r3, #12
 800ab82:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ab84:	657a      	str	r2, [r7, #84]	; 0x54
 800ab86:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab88:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ab8a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ab8c:	e841 2300 	strex	r3, r2, [r1]
 800ab90:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ab92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d1e5      	bne.n	800ab64 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	3314      	adds	r3, #20
 800ab9e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aba2:	e853 3f00 	ldrex	r3, [r3]
 800aba6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abaa:	f023 0301 	bic.w	r3, r3, #1
 800abae:	663b      	str	r3, [r7, #96]	; 0x60
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	3314      	adds	r3, #20
 800abb6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800abb8:	643a      	str	r2, [r7, #64]	; 0x40
 800abba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abbc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800abbe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800abc0:	e841 2300 	strex	r3, r2, [r1]
 800abc4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800abc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d1e5      	bne.n	800ab98 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	d119      	bne.n	800ac08 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	330c      	adds	r3, #12
 800abda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abdc:	6a3b      	ldr	r3, [r7, #32]
 800abde:	e853 3f00 	ldrex	r3, [r3]
 800abe2:	61fb      	str	r3, [r7, #28]
   return(result);
 800abe4:	69fb      	ldr	r3, [r7, #28]
 800abe6:	f023 0310 	bic.w	r3, r3, #16
 800abea:	65fb      	str	r3, [r7, #92]	; 0x5c
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	330c      	adds	r3, #12
 800abf2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800abf4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800abf6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abf8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800abfa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abfc:	e841 2300 	strex	r3, r2, [r1]
 800ac00:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ac02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d1e5      	bne.n	800abd4 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	695b      	ldr	r3, [r3, #20]
 800ac0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac12:	2b40      	cmp	r3, #64	; 0x40
 800ac14:	d136      	bne.n	800ac84 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	3314      	adds	r3, #20
 800ac1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	e853 3f00 	ldrex	r3, [r3]
 800ac24:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac2c:	65bb      	str	r3, [r7, #88]	; 0x58
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	3314      	adds	r3, #20
 800ac34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ac36:	61ba      	str	r2, [r7, #24]
 800ac38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac3a:	6979      	ldr	r1, [r7, #20]
 800ac3c:	69ba      	ldr	r2, [r7, #24]
 800ac3e:	e841 2300 	strex	r3, r2, [r1]
 800ac42:	613b      	str	r3, [r7, #16]
   return(result);
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d1e5      	bne.n	800ac16 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d018      	beq.n	800ac84 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac56:	2200      	movs	r2, #0
 800ac58:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac5e:	4618      	mov	r0, r3
 800ac60:	f7fa fbea 	bl	8005438 <HAL_DMA_Abort>
 800ac64:	4603      	mov	r3, r0
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d00c      	beq.n	800ac84 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7fa fe0c 	bl	800588c <HAL_DMA_GetError>
 800ac74:	4603      	mov	r3, r0
 800ac76:	2b20      	cmp	r3, #32
 800ac78:	d104      	bne.n	800ac84 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2210      	movs	r2, #16
 800ac7e:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800ac80:	2303      	movs	r3, #3
 800ac82:	e00a      	b.n	800ac9a <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2200      	movs	r2, #0
 800ac88:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2220      	movs	r2, #32
 800ac8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2200      	movs	r2, #0
 800ac96:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800ac98:	2300      	movs	r3, #0
}
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	3768      	adds	r7, #104	; 0x68
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}
	...

0800aca4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b0ba      	sub	sp, #232	; 0xe8
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	68db      	ldr	r3, [r3, #12]
 800acbc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	695b      	ldr	r3, [r3, #20]
 800acc6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800acca:	2300      	movs	r3, #0
 800accc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800acd0:	2300      	movs	r3, #0
 800acd2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800acd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800acda:	f003 030f 	and.w	r3, r3, #15
 800acde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800ace2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d10f      	bne.n	800ad0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800acea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800acee:	f003 0320 	and.w	r3, r3, #32
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d009      	beq.n	800ad0a <HAL_UART_IRQHandler+0x66>
 800acf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800acfa:	f003 0320 	and.w	r3, r3, #32
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d003      	beq.n	800ad0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 fce3 	bl	800b6ce <UART_Receive_IT>
      return;
 800ad08:	e25b      	b.n	800b1c2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ad0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	f000 80e1 	beq.w	800aed6 <HAL_UART_IRQHandler+0x232>
 800ad14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ad18:	f003 0301 	and.w	r3, r3, #1
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d106      	bne.n	800ad2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ad20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad24:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	f000 80d4 	beq.w	800aed6 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ad2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad32:	f003 0301 	and.w	r3, r3, #1
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d00b      	beq.n	800ad52 <HAL_UART_IRQHandler+0xae>
 800ad3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d005      	beq.n	800ad52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad4a:	f043 0201 	orr.w	r2, r3, #1
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad56:	f003 0304 	and.w	r3, r3, #4
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d00b      	beq.n	800ad76 <HAL_UART_IRQHandler+0xd2>
 800ad5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ad62:	f003 0301 	and.w	r3, r3, #1
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d005      	beq.n	800ad76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad6e:	f043 0202 	orr.w	r2, r3, #2
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad7a:	f003 0302 	and.w	r3, r3, #2
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d00b      	beq.n	800ad9a <HAL_UART_IRQHandler+0xf6>
 800ad82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ad86:	f003 0301 	and.w	r3, r3, #1
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d005      	beq.n	800ad9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad92:	f043 0204 	orr.w	r2, r3, #4
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ad9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad9e:	f003 0308 	and.w	r3, r3, #8
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d011      	beq.n	800adca <HAL_UART_IRQHandler+0x126>
 800ada6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800adaa:	f003 0320 	and.w	r3, r3, #32
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d105      	bne.n	800adbe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800adb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800adb6:	f003 0301 	and.w	r3, r3, #1
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d005      	beq.n	800adca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adc2:	f043 0208 	orr.w	r2, r3, #8
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adce:	2b00      	cmp	r3, #0
 800add0:	f000 81f2 	beq.w	800b1b8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800add4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800add8:	f003 0320 	and.w	r3, r3, #32
 800addc:	2b00      	cmp	r3, #0
 800adde:	d008      	beq.n	800adf2 <HAL_UART_IRQHandler+0x14e>
 800ade0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ade4:	f003 0320 	and.w	r3, r3, #32
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d002      	beq.n	800adf2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f000 fc6e 	bl	800b6ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	695b      	ldr	r3, [r3, #20]
 800adf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adfc:	2b40      	cmp	r3, #64	; 0x40
 800adfe:	bf0c      	ite	eq
 800ae00:	2301      	moveq	r3, #1
 800ae02:	2300      	movne	r3, #0
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae0e:	f003 0308 	and.w	r3, r3, #8
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d103      	bne.n	800ae1e <HAL_UART_IRQHandler+0x17a>
 800ae16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d051      	beq.n	800aec2 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae1e:	6878      	ldr	r0, [r7, #4]
 800ae20:	f000 fb74 	bl	800b50c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	695b      	ldr	r3, [r3, #20]
 800ae2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae2e:	2b40      	cmp	r3, #64	; 0x40
 800ae30:	d142      	bne.n	800aeb8 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	3314      	adds	r3, #20
 800ae38:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ae40:	e853 3f00 	ldrex	r3, [r3]
 800ae44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ae48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ae4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	3314      	adds	r3, #20
 800ae5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800ae5e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800ae62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800ae6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ae6e:	e841 2300 	strex	r3, r2, [r1]
 800ae72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800ae76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d1d9      	bne.n	800ae32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d013      	beq.n	800aeae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae8a:	4a7f      	ldr	r2, [pc, #508]	; (800b088 <HAL_UART_IRQHandler+0x3e4>)
 800ae8c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae92:	4618      	mov	r0, r3
 800ae94:	f7fa fb40 	bl	8005518 <HAL_DMA_Abort_IT>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d019      	beq.n	800aed2 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aea2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800aea8:	4610      	mov	r0, r2
 800aeaa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aeac:	e011      	b.n	800aed2 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aeb6:	e00c      	b.n	800aed2 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aebc:	6878      	ldr	r0, [r7, #4]
 800aebe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aec0:	e007      	b.n	800aed2 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2200      	movs	r2, #0
 800aece:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800aed0:	e172      	b.n	800b1b8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aed2:	bf00      	nop
    return;
 800aed4:	e170      	b.n	800b1b8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeda:	2b01      	cmp	r3, #1
 800aedc:	f040 814c 	bne.w	800b178 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800aee0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aee4:	f003 0310 	and.w	r3, r3, #16
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	f000 8145 	beq.w	800b178 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800aeee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aef2:	f003 0310 	and.w	r3, r3, #16
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	f000 813e 	beq.w	800b178 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800aefc:	2300      	movs	r3, #0
 800aefe:	60bb      	str	r3, [r7, #8]
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	60bb      	str	r3, [r7, #8]
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	685b      	ldr	r3, [r3, #4]
 800af0e:	60bb      	str	r3, [r7, #8]
 800af10:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	695b      	ldr	r3, [r3, #20]
 800af18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af1c:	2b40      	cmp	r3, #64	; 0x40
 800af1e:	f040 80b5 	bne.w	800b08c <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800af2e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800af32:	2b00      	cmp	r3, #0
 800af34:	f000 8142 	beq.w	800b1bc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800af3c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800af40:	429a      	cmp	r2, r3
 800af42:	f080 813b 	bcs.w	800b1bc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800af4c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af52:	69db      	ldr	r3, [r3, #28]
 800af54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af58:	f000 8088 	beq.w	800b06c <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	330c      	adds	r3, #12
 800af62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800af6a:	e853 3f00 	ldrex	r3, [r3]
 800af6e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800af72:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800af76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af7a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	330c      	adds	r3, #12
 800af84:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800af88:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800af8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af90:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800af94:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800af98:	e841 2300 	strex	r3, r2, [r1]
 800af9c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800afa0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d1d9      	bne.n	800af5c <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	3314      	adds	r3, #20
 800afae:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800afb2:	e853 3f00 	ldrex	r3, [r3]
 800afb6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800afb8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800afba:	f023 0301 	bic.w	r3, r3, #1
 800afbe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	3314      	adds	r3, #20
 800afc8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800afcc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800afd0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afd2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800afd4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800afd8:	e841 2300 	strex	r3, r2, [r1]
 800afdc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800afde:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d1e1      	bne.n	800afa8 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	3314      	adds	r3, #20
 800afea:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800afee:	e853 3f00 	ldrex	r3, [r3]
 800aff2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800aff4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aff6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800affa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	3314      	adds	r3, #20
 800b004:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b008:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b00a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b00c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b00e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b010:	e841 2300 	strex	r3, r2, [r1]
 800b014:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b016:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d1e3      	bne.n	800afe4 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2220      	movs	r2, #32
 800b020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2200      	movs	r2, #0
 800b028:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	330c      	adds	r3, #12
 800b030:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b032:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b034:	e853 3f00 	ldrex	r3, [r3]
 800b038:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b03a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b03c:	f023 0310 	bic.w	r3, r3, #16
 800b040:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	330c      	adds	r3, #12
 800b04a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b04e:	65ba      	str	r2, [r7, #88]	; 0x58
 800b050:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b052:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b054:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b056:	e841 2300 	strex	r3, r2, [r1]
 800b05a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b05c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d1e3      	bne.n	800b02a <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b066:	4618      	mov	r0, r3
 800b068:	f7fa f9e6 	bl	8005438 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b070:	687a      	ldr	r2, [r7, #4]
 800b072:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800b074:	687a      	ldr	r2, [r7, #4]
 800b076:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800b078:	b292      	uxth	r2, r2
 800b07a:	1a8a      	subs	r2, r1, r2
 800b07c:	b292      	uxth	r2, r2
 800b07e:	4611      	mov	r1, r2
 800b080:	6878      	ldr	r0, [r7, #4]
 800b082:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b084:	e09a      	b.n	800b1bc <HAL_UART_IRQHandler+0x518>
 800b086:	bf00      	nop
 800b088:	0800b5d3 	.word	0x0800b5d3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b094:	b29b      	uxth	r3, r3
 800b096:	1ad3      	subs	r3, r2, r3
 800b098:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	f000 808c 	beq.w	800b1c0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800b0a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	f000 8087 	beq.w	800b1c0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	330c      	adds	r3, #12
 800b0b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0bc:	e853 3f00 	ldrex	r3, [r3]
 800b0c0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b0c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b0c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	330c      	adds	r3, #12
 800b0d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b0d6:	647a      	str	r2, [r7, #68]	; 0x44
 800b0d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b0dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b0de:	e841 2300 	strex	r3, r2, [r1]
 800b0e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b0e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d1e3      	bne.n	800b0b2 <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	3314      	adds	r3, #20
 800b0f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0f4:	e853 3f00 	ldrex	r3, [r3]
 800b0f8:	623b      	str	r3, [r7, #32]
   return(result);
 800b0fa:	6a3b      	ldr	r3, [r7, #32]
 800b0fc:	f023 0301 	bic.w	r3, r3, #1
 800b100:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	3314      	adds	r3, #20
 800b10a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b10e:	633a      	str	r2, [r7, #48]	; 0x30
 800b110:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b112:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b114:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b116:	e841 2300 	strex	r3, r2, [r1]
 800b11a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b11c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d1e3      	bne.n	800b0ea <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2220      	movs	r2, #32
 800b126:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2200      	movs	r2, #0
 800b12e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	330c      	adds	r3, #12
 800b136:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b138:	693b      	ldr	r3, [r7, #16]
 800b13a:	e853 3f00 	ldrex	r3, [r3]
 800b13e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f023 0310 	bic.w	r3, r3, #16
 800b146:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	330c      	adds	r3, #12
 800b150:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b154:	61fa      	str	r2, [r7, #28]
 800b156:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b158:	69b9      	ldr	r1, [r7, #24]
 800b15a:	69fa      	ldr	r2, [r7, #28]
 800b15c:	e841 2300 	strex	r3, r2, [r1]
 800b160:	617b      	str	r3, [r7, #20]
   return(result);
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d1e3      	bne.n	800b130 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b16c:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800b170:	4611      	mov	r1, r2
 800b172:	6878      	ldr	r0, [r7, #4]
 800b174:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b176:	e023      	b.n	800b1c0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b17c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b180:	2b00      	cmp	r3, #0
 800b182:	d009      	beq.n	800b198 <HAL_UART_IRQHandler+0x4f4>
 800b184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d003      	beq.n	800b198 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f000 fa33 	bl	800b5fc <UART_Transmit_IT>
    return;
 800b196:	e014      	b.n	800b1c2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b19c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d00e      	beq.n	800b1c2 <HAL_UART_IRQHandler+0x51e>
 800b1a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b1a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d008      	beq.n	800b1c2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 fa73 	bl	800b69c <UART_EndTransmit_IT>
    return;
 800b1b6:	e004      	b.n	800b1c2 <HAL_UART_IRQHandler+0x51e>
    return;
 800b1b8:	bf00      	nop
 800b1ba:	e002      	b.n	800b1c2 <HAL_UART_IRQHandler+0x51e>
      return;
 800b1bc:	bf00      	nop
 800b1be:	e000      	b.n	800b1c2 <HAL_UART_IRQHandler+0x51e>
      return;
 800b1c0:	bf00      	nop
  }
}
 800b1c2:	37e8      	adds	r7, #232	; 0xe8
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}

0800b1c8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b083      	sub	sp, #12
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b1d0:	bf00      	nop
 800b1d2:	370c      	adds	r7, #12
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1da:	4770      	bx	lr

0800b1dc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b1dc:	b480      	push	{r7}
 800b1de:	b083      	sub	sp, #12
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b1e4:	bf00      	nop
 800b1e6:	370c      	adds	r7, #12
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ee:	4770      	bx	lr

0800b1f0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b083      	sub	sp, #12
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b1f8:	bf00      	nop
 800b1fa:	370c      	adds	r7, #12
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr

0800b204 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b204:	b480      	push	{r7}
 800b206:	b083      	sub	sp, #12
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b20c:	bf00      	nop
 800b20e:	370c      	adds	r7, #12
 800b210:	46bd      	mov	sp, r7
 800b212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b216:	4770      	bx	lr

0800b218 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b218:	b480      	push	{r7}
 800b21a:	b083      	sub	sp, #12
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b220:	bf00      	nop
 800b222:	370c      	adds	r7, #12
 800b224:	46bd      	mov	sp, r7
 800b226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22a:	4770      	bx	lr

0800b22c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800b22c:	b480      	push	{r7}
 800b22e:	b083      	sub	sp, #12
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800b234:	bf00      	nop
 800b236:	370c      	adds	r7, #12
 800b238:	46bd      	mov	sp, r7
 800b23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23e:	4770      	bx	lr

0800b240 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800b240:	b480      	push	{r7}
 800b242:	b083      	sub	sp, #12
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800b248:	bf00      	nop
 800b24a:	370c      	adds	r7, #12
 800b24c:	46bd      	mov	sp, r7
 800b24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b252:	4770      	bx	lr

0800b254 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800b254:	b480      	push	{r7}
 800b256:	b083      	sub	sp, #12
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800b25c:	bf00      	nop
 800b25e:	370c      	adds	r7, #12
 800b260:	46bd      	mov	sp, r7
 800b262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b266:	4770      	bx	lr

0800b268 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b268:	b480      	push	{r7}
 800b26a:	b083      	sub	sp, #12
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
 800b270:	460b      	mov	r3, r1
 800b272:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b274:	bf00      	nop
 800b276:	370c      	adds	r7, #12
 800b278:	46bd      	mov	sp, r7
 800b27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27e:	4770      	bx	lr

0800b280 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800b280:	b480      	push	{r7}
 800b282:	b083      	sub	sp, #12
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	4a10      	ldr	r2, [pc, #64]	; (800b2cc <UART_InitCallbacksToDefault+0x4c>)
 800b28c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	4a0f      	ldr	r2, [pc, #60]	; (800b2d0 <UART_InitCallbacksToDefault+0x50>)
 800b292:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	4a0f      	ldr	r2, [pc, #60]	; (800b2d4 <UART_InitCallbacksToDefault+0x54>)
 800b298:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	4a0e      	ldr	r2, [pc, #56]	; (800b2d8 <UART_InitCallbacksToDefault+0x58>)
 800b29e:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	4a0e      	ldr	r2, [pc, #56]	; (800b2dc <UART_InitCallbacksToDefault+0x5c>)
 800b2a4:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	4a0d      	ldr	r2, [pc, #52]	; (800b2e0 <UART_InitCallbacksToDefault+0x60>)
 800b2aa:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	4a0d      	ldr	r2, [pc, #52]	; (800b2e4 <UART_InitCallbacksToDefault+0x64>)
 800b2b0:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	4a0c      	ldr	r2, [pc, #48]	; (800b2e8 <UART_InitCallbacksToDefault+0x68>)
 800b2b6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	4a0c      	ldr	r2, [pc, #48]	; (800b2ec <UART_InitCallbacksToDefault+0x6c>)
 800b2bc:	669a      	str	r2, [r3, #104]	; 0x68

}
 800b2be:	bf00      	nop
 800b2c0:	370c      	adds	r7, #12
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c8:	4770      	bx	lr
 800b2ca:	bf00      	nop
 800b2cc:	0800b1dd 	.word	0x0800b1dd
 800b2d0:	0800b1c9 	.word	0x0800b1c9
 800b2d4:	0800b205 	.word	0x0800b205
 800b2d8:	0800b1f1 	.word	0x0800b1f1
 800b2dc:	0800b219 	.word	0x0800b219
 800b2e0:	0800b22d 	.word	0x0800b22d
 800b2e4:	0800b241 	.word	0x0800b241
 800b2e8:	0800b255 	.word	0x0800b255
 800b2ec:	0800b269 	.word	0x0800b269

0800b2f0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b090      	sub	sp, #64	; 0x40
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d137      	bne.n	800b37c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800b30c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b30e:	2200      	movs	r2, #0
 800b310:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	3314      	adds	r3, #20
 800b318:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b31c:	e853 3f00 	ldrex	r3, [r3]
 800b320:	623b      	str	r3, [r7, #32]
   return(result);
 800b322:	6a3b      	ldr	r3, [r7, #32]
 800b324:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b328:	63bb      	str	r3, [r7, #56]	; 0x38
 800b32a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	3314      	adds	r3, #20
 800b330:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b332:	633a      	str	r2, [r7, #48]	; 0x30
 800b334:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b336:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b33a:	e841 2300 	strex	r3, r2, [r1]
 800b33e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b342:	2b00      	cmp	r3, #0
 800b344:	d1e5      	bne.n	800b312 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b346:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	330c      	adds	r3, #12
 800b34c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	e853 3f00 	ldrex	r3, [r3]
 800b354:	60fb      	str	r3, [r7, #12]
   return(result);
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b35c:	637b      	str	r3, [r7, #52]	; 0x34
 800b35e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	330c      	adds	r3, #12
 800b364:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b366:	61fa      	str	r2, [r7, #28]
 800b368:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b36a:	69b9      	ldr	r1, [r7, #24]
 800b36c:	69fa      	ldr	r2, [r7, #28]
 800b36e:	e841 2300 	strex	r3, r2, [r1]
 800b372:	617b      	str	r3, [r7, #20]
   return(result);
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d1e5      	bne.n	800b346 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b37a:	e003      	b.n	800b384 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800b37c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b37e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b380:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b382:	4798      	blx	r3
}
 800b384:	bf00      	nop
 800b386:	3740      	adds	r7, #64	; 0x40
 800b388:	46bd      	mov	sp, r7
 800b38a:	bd80      	pop	{r7, pc}

0800b38c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b084      	sub	sp, #16
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b398:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b39e:	68f8      	ldr	r0, [r7, #12]
 800b3a0:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b3a2:	bf00      	nop
 800b3a4:	3710      	adds	r7, #16
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}

0800b3aa <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b3aa:	b580      	push	{r7, lr}
 800b3ac:	b084      	sub	sp, #16
 800b3ae:	af00      	add	r7, sp, #0
 800b3b0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3ba:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b3bc:	68bb      	ldr	r3, [r7, #8]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	695b      	ldr	r3, [r3, #20]
 800b3c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3c6:	2b80      	cmp	r3, #128	; 0x80
 800b3c8:	bf0c      	ite	eq
 800b3ca:	2301      	moveq	r3, #1
 800b3cc:	2300      	movne	r3, #0
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	2b21      	cmp	r3, #33	; 0x21
 800b3dc:	d108      	bne.n	800b3f0 <UART_DMAError+0x46>
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d005      	beq.n	800b3f0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b3ea:	68b8      	ldr	r0, [r7, #8]
 800b3ec:	f000 f866 	bl	800b4bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	695b      	ldr	r3, [r3, #20]
 800b3f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3fa:	2b40      	cmp	r3, #64	; 0x40
 800b3fc:	bf0c      	ite	eq
 800b3fe:	2301      	moveq	r3, #1
 800b400:	2300      	movne	r3, #0
 800b402:	b2db      	uxtb	r3, r3
 800b404:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b40c:	b2db      	uxtb	r3, r3
 800b40e:	2b22      	cmp	r3, #34	; 0x22
 800b410:	d108      	bne.n	800b424 <UART_DMAError+0x7a>
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d005      	beq.n	800b424 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	2200      	movs	r2, #0
 800b41c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b41e:	68b8      	ldr	r0, [r7, #8]
 800b420:	f000 f874 	bl	800b50c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b428:	f043 0210 	orr.w	r2, r3, #16
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b434:	68b8      	ldr	r0, [r7, #8]
 800b436:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b438:	bf00      	nop
 800b43a:	3710      	adds	r7, #16
 800b43c:	46bd      	mov	sp, r7
 800b43e:	bd80      	pop	{r7, pc}

0800b440 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b440:	b480      	push	{r7}
 800b442:	b085      	sub	sp, #20
 800b444:	af00      	add	r7, sp, #0
 800b446:	60f8      	str	r0, [r7, #12]
 800b448:	60b9      	str	r1, [r7, #8]
 800b44a:	4613      	mov	r3, r2
 800b44c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	68ba      	ldr	r2, [r7, #8]
 800b452:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	88fa      	ldrh	r2, [r7, #6]
 800b458:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	88fa      	ldrh	r2, [r7, #6]
 800b45e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	2200      	movs	r2, #0
 800b464:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2222      	movs	r2, #34	; 0x22
 800b46a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	2200      	movs	r2, #0
 800b472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	691b      	ldr	r3, [r3, #16]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d007      	beq.n	800b48e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	68da      	ldr	r2, [r3, #12]
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b48c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	695a      	ldr	r2, [r3, #20]
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f042 0201 	orr.w	r2, r2, #1
 800b49c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	68da      	ldr	r2, [r3, #12]
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f042 0220 	orr.w	r2, r2, #32
 800b4ac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b4ae:	2300      	movs	r3, #0
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3714      	adds	r7, #20
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ba:	4770      	bx	lr

0800b4bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b089      	sub	sp, #36	; 0x24
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	330c      	adds	r3, #12
 800b4ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	e853 3f00 	ldrex	r3, [r3]
 800b4d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b4da:	61fb      	str	r3, [r7, #28]
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	330c      	adds	r3, #12
 800b4e2:	69fa      	ldr	r2, [r7, #28]
 800b4e4:	61ba      	str	r2, [r7, #24]
 800b4e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4e8:	6979      	ldr	r1, [r7, #20]
 800b4ea:	69ba      	ldr	r2, [r7, #24]
 800b4ec:	e841 2300 	strex	r3, r2, [r1]
 800b4f0:	613b      	str	r3, [r7, #16]
   return(result);
 800b4f2:	693b      	ldr	r3, [r7, #16]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d1e5      	bne.n	800b4c4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2220      	movs	r2, #32
 800b4fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800b500:	bf00      	nop
 800b502:	3724      	adds	r7, #36	; 0x24
 800b504:	46bd      	mov	sp, r7
 800b506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50a:	4770      	bx	lr

0800b50c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b50c:	b480      	push	{r7}
 800b50e:	b095      	sub	sp, #84	; 0x54
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	330c      	adds	r3, #12
 800b51a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b51c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b51e:	e853 3f00 	ldrex	r3, [r3]
 800b522:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b526:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b52a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	330c      	adds	r3, #12
 800b532:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b534:	643a      	str	r2, [r7, #64]	; 0x40
 800b536:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b538:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b53a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b53c:	e841 2300 	strex	r3, r2, [r1]
 800b540:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b544:	2b00      	cmp	r3, #0
 800b546:	d1e5      	bne.n	800b514 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	3314      	adds	r3, #20
 800b54e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b550:	6a3b      	ldr	r3, [r7, #32]
 800b552:	e853 3f00 	ldrex	r3, [r3]
 800b556:	61fb      	str	r3, [r7, #28]
   return(result);
 800b558:	69fb      	ldr	r3, [r7, #28]
 800b55a:	f023 0301 	bic.w	r3, r3, #1
 800b55e:	64bb      	str	r3, [r7, #72]	; 0x48
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	3314      	adds	r3, #20
 800b566:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b568:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b56a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b56c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b56e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b570:	e841 2300 	strex	r3, r2, [r1]
 800b574:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d1e5      	bne.n	800b548 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b580:	2b01      	cmp	r3, #1
 800b582:	d119      	bne.n	800b5b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	330c      	adds	r3, #12
 800b58a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	e853 3f00 	ldrex	r3, [r3]
 800b592:	60bb      	str	r3, [r7, #8]
   return(result);
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	f023 0310 	bic.w	r3, r3, #16
 800b59a:	647b      	str	r3, [r7, #68]	; 0x44
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	330c      	adds	r3, #12
 800b5a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b5a4:	61ba      	str	r2, [r7, #24]
 800b5a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5a8:	6979      	ldr	r1, [r7, #20]
 800b5aa:	69ba      	ldr	r2, [r7, #24]
 800b5ac:	e841 2300 	strex	r3, r2, [r1]
 800b5b0:	613b      	str	r3, [r7, #16]
   return(result);
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d1e5      	bne.n	800b584 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2220      	movs	r2, #32
 800b5bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b5c6:	bf00      	nop
 800b5c8:	3754      	adds	r7, #84	; 0x54
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d0:	4770      	bx	lr

0800b5d2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b5d2:	b580      	push	{r7, lr}
 800b5d4:	b084      	sub	sp, #16
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5f0:	68f8      	ldr	r0, [r7, #12]
 800b5f2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b5f4:	bf00      	nop
 800b5f6:	3710      	adds	r7, #16
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b5fc:	b480      	push	{r7}
 800b5fe:	b085      	sub	sp, #20
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b60a:	b2db      	uxtb	r3, r3
 800b60c:	2b21      	cmp	r3, #33	; 0x21
 800b60e:	d13e      	bne.n	800b68e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	689b      	ldr	r3, [r3, #8]
 800b614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b618:	d114      	bne.n	800b644 <UART_Transmit_IT+0x48>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	691b      	ldr	r3, [r3, #16]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d110      	bne.n	800b644 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6a1b      	ldr	r3, [r3, #32]
 800b626:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	881b      	ldrh	r3, [r3, #0]
 800b62c:	461a      	mov	r2, r3
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b636:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6a1b      	ldr	r3, [r3, #32]
 800b63c:	1c9a      	adds	r2, r3, #2
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	621a      	str	r2, [r3, #32]
 800b642:	e008      	b.n	800b656 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6a1b      	ldr	r3, [r3, #32]
 800b648:	1c59      	adds	r1, r3, #1
 800b64a:	687a      	ldr	r2, [r7, #4]
 800b64c:	6211      	str	r1, [r2, #32]
 800b64e:	781a      	ldrb	r2, [r3, #0]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b65a:	b29b      	uxth	r3, r3
 800b65c:	3b01      	subs	r3, #1
 800b65e:	b29b      	uxth	r3, r3
 800b660:	687a      	ldr	r2, [r7, #4]
 800b662:	4619      	mov	r1, r3
 800b664:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b666:	2b00      	cmp	r3, #0
 800b668:	d10f      	bne.n	800b68a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	68da      	ldr	r2, [r3, #12]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b678:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	68da      	ldr	r2, [r3, #12]
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b688:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b68a:	2300      	movs	r3, #0
 800b68c:	e000      	b.n	800b690 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b68e:	2302      	movs	r3, #2
  }
}
 800b690:	4618      	mov	r0, r3
 800b692:	3714      	adds	r7, #20
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b082      	sub	sp, #8
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	68da      	ldr	r2, [r3, #12]
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b6b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2220      	movs	r2, #32
 800b6b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6c0:	6878      	ldr	r0, [r7, #4]
 800b6c2:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b6c4:	2300      	movs	r3, #0
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3708      	adds	r7, #8
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}

0800b6ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b6ce:	b580      	push	{r7, lr}
 800b6d0:	b08c      	sub	sp, #48	; 0x30
 800b6d2:	af00      	add	r7, sp, #0
 800b6d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b6dc:	b2db      	uxtb	r3, r3
 800b6de:	2b22      	cmp	r3, #34	; 0x22
 800b6e0:	f040 80ad 	bne.w	800b83e <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	689b      	ldr	r3, [r3, #8]
 800b6e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6ec:	d117      	bne.n	800b71e <UART_Receive_IT+0x50>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	691b      	ldr	r3, [r3, #16]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d113      	bne.n	800b71e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6fe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	b29b      	uxth	r3, r3
 800b708:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b70c:	b29a      	uxth	r2, r3
 800b70e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b710:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b716:	1c9a      	adds	r2, r3, #2
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	629a      	str	r2, [r3, #40]	; 0x28
 800b71c:	e026      	b.n	800b76c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b722:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b724:	2300      	movs	r3, #0
 800b726:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	689b      	ldr	r3, [r3, #8]
 800b72c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b730:	d007      	beq.n	800b742 <UART_Receive_IT+0x74>
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	689b      	ldr	r3, [r3, #8]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d10a      	bne.n	800b750 <UART_Receive_IT+0x82>
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	691b      	ldr	r3, [r3, #16]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d106      	bne.n	800b750 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	685b      	ldr	r3, [r3, #4]
 800b748:	b2da      	uxtb	r2, r3
 800b74a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b74c:	701a      	strb	r2, [r3, #0]
 800b74e:	e008      	b.n	800b762 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	685b      	ldr	r3, [r3, #4]
 800b756:	b2db      	uxtb	r3, r3
 800b758:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b75c:	b2da      	uxtb	r2, r3
 800b75e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b760:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b766:	1c5a      	adds	r2, r3, #1
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b770:	b29b      	uxth	r3, r3
 800b772:	3b01      	subs	r3, #1
 800b774:	b29b      	uxth	r3, r3
 800b776:	687a      	ldr	r2, [r7, #4]
 800b778:	4619      	mov	r1, r3
 800b77a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d15c      	bne.n	800b83a <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	68da      	ldr	r2, [r3, #12]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f022 0220 	bic.w	r2, r2, #32
 800b78e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	68da      	ldr	r2, [r3, #12]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b79e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	695a      	ldr	r2, [r3, #20]
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f022 0201 	bic.w	r2, r2, #1
 800b7ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2220      	movs	r2, #32
 800b7b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7bc:	2b01      	cmp	r3, #1
 800b7be:	d136      	bne.n	800b82e <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	330c      	adds	r3, #12
 800b7cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7ce:	697b      	ldr	r3, [r7, #20]
 800b7d0:	e853 3f00 	ldrex	r3, [r3]
 800b7d4:	613b      	str	r3, [r7, #16]
   return(result);
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	f023 0310 	bic.w	r3, r3, #16
 800b7dc:	627b      	str	r3, [r7, #36]	; 0x24
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	330c      	adds	r3, #12
 800b7e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b7e6:	623a      	str	r2, [r7, #32]
 800b7e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ea:	69f9      	ldr	r1, [r7, #28]
 800b7ec:	6a3a      	ldr	r2, [r7, #32]
 800b7ee:	e841 2300 	strex	r3, r2, [r1]
 800b7f2:	61bb      	str	r3, [r7, #24]
   return(result);
 800b7f4:	69bb      	ldr	r3, [r7, #24]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d1e5      	bne.n	800b7c6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	f003 0310 	and.w	r3, r3, #16
 800b804:	2b10      	cmp	r3, #16
 800b806:	d10a      	bne.n	800b81e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b808:	2300      	movs	r3, #0
 800b80a:	60fb      	str	r3, [r7, #12]
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	60fb      	str	r3, [r7, #12]
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	685b      	ldr	r3, [r3, #4]
 800b81a:	60fb      	str	r3, [r7, #12]
 800b81c:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b822:	687a      	ldr	r2, [r7, #4]
 800b824:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800b826:	4611      	mov	r1, r2
 800b828:	6878      	ldr	r0, [r7, #4]
 800b82a:	4798      	blx	r3
 800b82c:	e003      	b.n	800b836 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b836:	2300      	movs	r3, #0
 800b838:	e002      	b.n	800b840 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800b83a:	2300      	movs	r3, #0
 800b83c:	e000      	b.n	800b840 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800b83e:	2302      	movs	r3, #2
  }
}
 800b840:	4618      	mov	r0, r3
 800b842:	3730      	adds	r7, #48	; 0x30
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}

0800b848 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b84c:	b0c0      	sub	sp, #256	; 0x100
 800b84e:	af00      	add	r7, sp, #0
 800b850:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	691b      	ldr	r3, [r3, #16]
 800b85c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b864:	68d9      	ldr	r1, [r3, #12]
 800b866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b86a:	681a      	ldr	r2, [r3, #0]
 800b86c:	ea40 0301 	orr.w	r3, r0, r1
 800b870:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b876:	689a      	ldr	r2, [r3, #8]
 800b878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b87c:	691b      	ldr	r3, [r3, #16]
 800b87e:	431a      	orrs	r2, r3
 800b880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b884:	695b      	ldr	r3, [r3, #20]
 800b886:	431a      	orrs	r2, r3
 800b888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b88c:	69db      	ldr	r3, [r3, #28]
 800b88e:	4313      	orrs	r3, r2
 800b890:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	68db      	ldr	r3, [r3, #12]
 800b89c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b8a0:	f021 010c 	bic.w	r1, r1, #12
 800b8a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8a8:	681a      	ldr	r2, [r3, #0]
 800b8aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b8ae:	430b      	orrs	r3, r1
 800b8b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b8b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	695b      	ldr	r3, [r3, #20]
 800b8ba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b8be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8c2:	6999      	ldr	r1, [r3, #24]
 800b8c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8c8:	681a      	ldr	r2, [r3, #0]
 800b8ca:	ea40 0301 	orr.w	r3, r0, r1
 800b8ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b8d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8d4:	681a      	ldr	r2, [r3, #0]
 800b8d6:	4b8f      	ldr	r3, [pc, #572]	; (800bb14 <UART_SetConfig+0x2cc>)
 800b8d8:	429a      	cmp	r2, r3
 800b8da:	d005      	beq.n	800b8e8 <UART_SetConfig+0xa0>
 800b8dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8e0:	681a      	ldr	r2, [r3, #0]
 800b8e2:	4b8d      	ldr	r3, [pc, #564]	; (800bb18 <UART_SetConfig+0x2d0>)
 800b8e4:	429a      	cmp	r2, r3
 800b8e6:	d104      	bne.n	800b8f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b8e8:	f7fd fb7e 	bl	8008fe8 <HAL_RCC_GetPCLK2Freq>
 800b8ec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b8f0:	e003      	b.n	800b8fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b8f2:	f7fd fb65 	bl	8008fc0 <HAL_RCC_GetPCLK1Freq>
 800b8f6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b8fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8fe:	69db      	ldr	r3, [r3, #28]
 800b900:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b904:	f040 810c 	bne.w	800bb20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b908:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b90c:	2200      	movs	r2, #0
 800b90e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b912:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b916:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b91a:	4622      	mov	r2, r4
 800b91c:	462b      	mov	r3, r5
 800b91e:	1891      	adds	r1, r2, r2
 800b920:	65b9      	str	r1, [r7, #88]	; 0x58
 800b922:	415b      	adcs	r3, r3
 800b924:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b926:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b92a:	4621      	mov	r1, r4
 800b92c:	eb12 0801 	adds.w	r8, r2, r1
 800b930:	4629      	mov	r1, r5
 800b932:	eb43 0901 	adc.w	r9, r3, r1
 800b936:	f04f 0200 	mov.w	r2, #0
 800b93a:	f04f 0300 	mov.w	r3, #0
 800b93e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b942:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b946:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b94a:	4690      	mov	r8, r2
 800b94c:	4699      	mov	r9, r3
 800b94e:	4623      	mov	r3, r4
 800b950:	eb18 0303 	adds.w	r3, r8, r3
 800b954:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b958:	462b      	mov	r3, r5
 800b95a:	eb49 0303 	adc.w	r3, r9, r3
 800b95e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b966:	685b      	ldr	r3, [r3, #4]
 800b968:	2200      	movs	r2, #0
 800b96a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b96e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b972:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b976:	460b      	mov	r3, r1
 800b978:	18db      	adds	r3, r3, r3
 800b97a:	653b      	str	r3, [r7, #80]	; 0x50
 800b97c:	4613      	mov	r3, r2
 800b97e:	eb42 0303 	adc.w	r3, r2, r3
 800b982:	657b      	str	r3, [r7, #84]	; 0x54
 800b984:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b988:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b98c:	f7f5 f900 	bl	8000b90 <__aeabi_uldivmod>
 800b990:	4602      	mov	r2, r0
 800b992:	460b      	mov	r3, r1
 800b994:	4b61      	ldr	r3, [pc, #388]	; (800bb1c <UART_SetConfig+0x2d4>)
 800b996:	fba3 2302 	umull	r2, r3, r3, r2
 800b99a:	095b      	lsrs	r3, r3, #5
 800b99c:	011c      	lsls	r4, r3, #4
 800b99e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b9a8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b9ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b9b0:	4642      	mov	r2, r8
 800b9b2:	464b      	mov	r3, r9
 800b9b4:	1891      	adds	r1, r2, r2
 800b9b6:	64b9      	str	r1, [r7, #72]	; 0x48
 800b9b8:	415b      	adcs	r3, r3
 800b9ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b9bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b9c0:	4641      	mov	r1, r8
 800b9c2:	eb12 0a01 	adds.w	sl, r2, r1
 800b9c6:	4649      	mov	r1, r9
 800b9c8:	eb43 0b01 	adc.w	fp, r3, r1
 800b9cc:	f04f 0200 	mov.w	r2, #0
 800b9d0:	f04f 0300 	mov.w	r3, #0
 800b9d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b9d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b9dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b9e0:	4692      	mov	sl, r2
 800b9e2:	469b      	mov	fp, r3
 800b9e4:	4643      	mov	r3, r8
 800b9e6:	eb1a 0303 	adds.w	r3, sl, r3
 800b9ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b9ee:	464b      	mov	r3, r9
 800b9f0:	eb4b 0303 	adc.w	r3, fp, r3
 800b9f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b9f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9fc:	685b      	ldr	r3, [r3, #4]
 800b9fe:	2200      	movs	r2, #0
 800ba00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ba04:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800ba08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ba0c:	460b      	mov	r3, r1
 800ba0e:	18db      	adds	r3, r3, r3
 800ba10:	643b      	str	r3, [r7, #64]	; 0x40
 800ba12:	4613      	mov	r3, r2
 800ba14:	eb42 0303 	adc.w	r3, r2, r3
 800ba18:	647b      	str	r3, [r7, #68]	; 0x44
 800ba1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ba1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800ba22:	f7f5 f8b5 	bl	8000b90 <__aeabi_uldivmod>
 800ba26:	4602      	mov	r2, r0
 800ba28:	460b      	mov	r3, r1
 800ba2a:	4611      	mov	r1, r2
 800ba2c:	4b3b      	ldr	r3, [pc, #236]	; (800bb1c <UART_SetConfig+0x2d4>)
 800ba2e:	fba3 2301 	umull	r2, r3, r3, r1
 800ba32:	095b      	lsrs	r3, r3, #5
 800ba34:	2264      	movs	r2, #100	; 0x64
 800ba36:	fb02 f303 	mul.w	r3, r2, r3
 800ba3a:	1acb      	subs	r3, r1, r3
 800ba3c:	00db      	lsls	r3, r3, #3
 800ba3e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800ba42:	4b36      	ldr	r3, [pc, #216]	; (800bb1c <UART_SetConfig+0x2d4>)
 800ba44:	fba3 2302 	umull	r2, r3, r3, r2
 800ba48:	095b      	lsrs	r3, r3, #5
 800ba4a:	005b      	lsls	r3, r3, #1
 800ba4c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ba50:	441c      	add	r4, r3
 800ba52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ba56:	2200      	movs	r2, #0
 800ba58:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ba5c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800ba60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800ba64:	4642      	mov	r2, r8
 800ba66:	464b      	mov	r3, r9
 800ba68:	1891      	adds	r1, r2, r2
 800ba6a:	63b9      	str	r1, [r7, #56]	; 0x38
 800ba6c:	415b      	adcs	r3, r3
 800ba6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ba74:	4641      	mov	r1, r8
 800ba76:	1851      	adds	r1, r2, r1
 800ba78:	6339      	str	r1, [r7, #48]	; 0x30
 800ba7a:	4649      	mov	r1, r9
 800ba7c:	414b      	adcs	r3, r1
 800ba7e:	637b      	str	r3, [r7, #52]	; 0x34
 800ba80:	f04f 0200 	mov.w	r2, #0
 800ba84:	f04f 0300 	mov.w	r3, #0
 800ba88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800ba8c:	4659      	mov	r1, fp
 800ba8e:	00cb      	lsls	r3, r1, #3
 800ba90:	4651      	mov	r1, sl
 800ba92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ba96:	4651      	mov	r1, sl
 800ba98:	00ca      	lsls	r2, r1, #3
 800ba9a:	4610      	mov	r0, r2
 800ba9c:	4619      	mov	r1, r3
 800ba9e:	4603      	mov	r3, r0
 800baa0:	4642      	mov	r2, r8
 800baa2:	189b      	adds	r3, r3, r2
 800baa4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800baa8:	464b      	mov	r3, r9
 800baaa:	460a      	mov	r2, r1
 800baac:	eb42 0303 	adc.w	r3, r2, r3
 800bab0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bab8:	685b      	ldr	r3, [r3, #4]
 800baba:	2200      	movs	r2, #0
 800babc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800bac0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800bac4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800bac8:	460b      	mov	r3, r1
 800baca:	18db      	adds	r3, r3, r3
 800bacc:	62bb      	str	r3, [r7, #40]	; 0x28
 800bace:	4613      	mov	r3, r2
 800bad0:	eb42 0303 	adc.w	r3, r2, r3
 800bad4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bad6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bada:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800bade:	f7f5 f857 	bl	8000b90 <__aeabi_uldivmod>
 800bae2:	4602      	mov	r2, r0
 800bae4:	460b      	mov	r3, r1
 800bae6:	4b0d      	ldr	r3, [pc, #52]	; (800bb1c <UART_SetConfig+0x2d4>)
 800bae8:	fba3 1302 	umull	r1, r3, r3, r2
 800baec:	095b      	lsrs	r3, r3, #5
 800baee:	2164      	movs	r1, #100	; 0x64
 800baf0:	fb01 f303 	mul.w	r3, r1, r3
 800baf4:	1ad3      	subs	r3, r2, r3
 800baf6:	00db      	lsls	r3, r3, #3
 800baf8:	3332      	adds	r3, #50	; 0x32
 800bafa:	4a08      	ldr	r2, [pc, #32]	; (800bb1c <UART_SetConfig+0x2d4>)
 800bafc:	fba2 2303 	umull	r2, r3, r2, r3
 800bb00:	095b      	lsrs	r3, r3, #5
 800bb02:	f003 0207 	and.w	r2, r3, #7
 800bb06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	4422      	add	r2, r4
 800bb0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800bb10:	e105      	b.n	800bd1e <UART_SetConfig+0x4d6>
 800bb12:	bf00      	nop
 800bb14:	40011000 	.word	0x40011000
 800bb18:	40011400 	.word	0x40011400
 800bb1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bb20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bb24:	2200      	movs	r2, #0
 800bb26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800bb2a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800bb2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800bb32:	4642      	mov	r2, r8
 800bb34:	464b      	mov	r3, r9
 800bb36:	1891      	adds	r1, r2, r2
 800bb38:	6239      	str	r1, [r7, #32]
 800bb3a:	415b      	adcs	r3, r3
 800bb3c:	627b      	str	r3, [r7, #36]	; 0x24
 800bb3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bb42:	4641      	mov	r1, r8
 800bb44:	1854      	adds	r4, r2, r1
 800bb46:	4649      	mov	r1, r9
 800bb48:	eb43 0501 	adc.w	r5, r3, r1
 800bb4c:	f04f 0200 	mov.w	r2, #0
 800bb50:	f04f 0300 	mov.w	r3, #0
 800bb54:	00eb      	lsls	r3, r5, #3
 800bb56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bb5a:	00e2      	lsls	r2, r4, #3
 800bb5c:	4614      	mov	r4, r2
 800bb5e:	461d      	mov	r5, r3
 800bb60:	4643      	mov	r3, r8
 800bb62:	18e3      	adds	r3, r4, r3
 800bb64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800bb68:	464b      	mov	r3, r9
 800bb6a:	eb45 0303 	adc.w	r3, r5, r3
 800bb6e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bb72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb76:	685b      	ldr	r3, [r3, #4]
 800bb78:	2200      	movs	r2, #0
 800bb7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bb7e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bb82:	f04f 0200 	mov.w	r2, #0
 800bb86:	f04f 0300 	mov.w	r3, #0
 800bb8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800bb8e:	4629      	mov	r1, r5
 800bb90:	008b      	lsls	r3, r1, #2
 800bb92:	4621      	mov	r1, r4
 800bb94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bb98:	4621      	mov	r1, r4
 800bb9a:	008a      	lsls	r2, r1, #2
 800bb9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800bba0:	f7f4 fff6 	bl	8000b90 <__aeabi_uldivmod>
 800bba4:	4602      	mov	r2, r0
 800bba6:	460b      	mov	r3, r1
 800bba8:	4b60      	ldr	r3, [pc, #384]	; (800bd2c <UART_SetConfig+0x4e4>)
 800bbaa:	fba3 2302 	umull	r2, r3, r3, r2
 800bbae:	095b      	lsrs	r3, r3, #5
 800bbb0:	011c      	lsls	r4, r3, #4
 800bbb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bbbc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800bbc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800bbc4:	4642      	mov	r2, r8
 800bbc6:	464b      	mov	r3, r9
 800bbc8:	1891      	adds	r1, r2, r2
 800bbca:	61b9      	str	r1, [r7, #24]
 800bbcc:	415b      	adcs	r3, r3
 800bbce:	61fb      	str	r3, [r7, #28]
 800bbd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bbd4:	4641      	mov	r1, r8
 800bbd6:	1851      	adds	r1, r2, r1
 800bbd8:	6139      	str	r1, [r7, #16]
 800bbda:	4649      	mov	r1, r9
 800bbdc:	414b      	adcs	r3, r1
 800bbde:	617b      	str	r3, [r7, #20]
 800bbe0:	f04f 0200 	mov.w	r2, #0
 800bbe4:	f04f 0300 	mov.w	r3, #0
 800bbe8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bbec:	4659      	mov	r1, fp
 800bbee:	00cb      	lsls	r3, r1, #3
 800bbf0:	4651      	mov	r1, sl
 800bbf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bbf6:	4651      	mov	r1, sl
 800bbf8:	00ca      	lsls	r2, r1, #3
 800bbfa:	4610      	mov	r0, r2
 800bbfc:	4619      	mov	r1, r3
 800bbfe:	4603      	mov	r3, r0
 800bc00:	4642      	mov	r2, r8
 800bc02:	189b      	adds	r3, r3, r2
 800bc04:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bc08:	464b      	mov	r3, r9
 800bc0a:	460a      	mov	r2, r1
 800bc0c:	eb42 0303 	adc.w	r3, r2, r3
 800bc10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bc14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc18:	685b      	ldr	r3, [r3, #4]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	67bb      	str	r3, [r7, #120]	; 0x78
 800bc1e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bc20:	f04f 0200 	mov.w	r2, #0
 800bc24:	f04f 0300 	mov.w	r3, #0
 800bc28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800bc2c:	4649      	mov	r1, r9
 800bc2e:	008b      	lsls	r3, r1, #2
 800bc30:	4641      	mov	r1, r8
 800bc32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bc36:	4641      	mov	r1, r8
 800bc38:	008a      	lsls	r2, r1, #2
 800bc3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800bc3e:	f7f4 ffa7 	bl	8000b90 <__aeabi_uldivmod>
 800bc42:	4602      	mov	r2, r0
 800bc44:	460b      	mov	r3, r1
 800bc46:	4b39      	ldr	r3, [pc, #228]	; (800bd2c <UART_SetConfig+0x4e4>)
 800bc48:	fba3 1302 	umull	r1, r3, r3, r2
 800bc4c:	095b      	lsrs	r3, r3, #5
 800bc4e:	2164      	movs	r1, #100	; 0x64
 800bc50:	fb01 f303 	mul.w	r3, r1, r3
 800bc54:	1ad3      	subs	r3, r2, r3
 800bc56:	011b      	lsls	r3, r3, #4
 800bc58:	3332      	adds	r3, #50	; 0x32
 800bc5a:	4a34      	ldr	r2, [pc, #208]	; (800bd2c <UART_SetConfig+0x4e4>)
 800bc5c:	fba2 2303 	umull	r2, r3, r2, r3
 800bc60:	095b      	lsrs	r3, r3, #5
 800bc62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bc66:	441c      	add	r4, r3
 800bc68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	673b      	str	r3, [r7, #112]	; 0x70
 800bc70:	677a      	str	r2, [r7, #116]	; 0x74
 800bc72:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800bc76:	4642      	mov	r2, r8
 800bc78:	464b      	mov	r3, r9
 800bc7a:	1891      	adds	r1, r2, r2
 800bc7c:	60b9      	str	r1, [r7, #8]
 800bc7e:	415b      	adcs	r3, r3
 800bc80:	60fb      	str	r3, [r7, #12]
 800bc82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bc86:	4641      	mov	r1, r8
 800bc88:	1851      	adds	r1, r2, r1
 800bc8a:	6039      	str	r1, [r7, #0]
 800bc8c:	4649      	mov	r1, r9
 800bc8e:	414b      	adcs	r3, r1
 800bc90:	607b      	str	r3, [r7, #4]
 800bc92:	f04f 0200 	mov.w	r2, #0
 800bc96:	f04f 0300 	mov.w	r3, #0
 800bc9a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bc9e:	4659      	mov	r1, fp
 800bca0:	00cb      	lsls	r3, r1, #3
 800bca2:	4651      	mov	r1, sl
 800bca4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bca8:	4651      	mov	r1, sl
 800bcaa:	00ca      	lsls	r2, r1, #3
 800bcac:	4610      	mov	r0, r2
 800bcae:	4619      	mov	r1, r3
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	4642      	mov	r2, r8
 800bcb4:	189b      	adds	r3, r3, r2
 800bcb6:	66bb      	str	r3, [r7, #104]	; 0x68
 800bcb8:	464b      	mov	r3, r9
 800bcba:	460a      	mov	r2, r1
 800bcbc:	eb42 0303 	adc.w	r3, r2, r3
 800bcc0:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bcc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bcc6:	685b      	ldr	r3, [r3, #4]
 800bcc8:	2200      	movs	r2, #0
 800bcca:	663b      	str	r3, [r7, #96]	; 0x60
 800bccc:	667a      	str	r2, [r7, #100]	; 0x64
 800bcce:	f04f 0200 	mov.w	r2, #0
 800bcd2:	f04f 0300 	mov.w	r3, #0
 800bcd6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bcda:	4649      	mov	r1, r9
 800bcdc:	008b      	lsls	r3, r1, #2
 800bcde:	4641      	mov	r1, r8
 800bce0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bce4:	4641      	mov	r1, r8
 800bce6:	008a      	lsls	r2, r1, #2
 800bce8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800bcec:	f7f4 ff50 	bl	8000b90 <__aeabi_uldivmod>
 800bcf0:	4602      	mov	r2, r0
 800bcf2:	460b      	mov	r3, r1
 800bcf4:	4b0d      	ldr	r3, [pc, #52]	; (800bd2c <UART_SetConfig+0x4e4>)
 800bcf6:	fba3 1302 	umull	r1, r3, r3, r2
 800bcfa:	095b      	lsrs	r3, r3, #5
 800bcfc:	2164      	movs	r1, #100	; 0x64
 800bcfe:	fb01 f303 	mul.w	r3, r1, r3
 800bd02:	1ad3      	subs	r3, r2, r3
 800bd04:	011b      	lsls	r3, r3, #4
 800bd06:	3332      	adds	r3, #50	; 0x32
 800bd08:	4a08      	ldr	r2, [pc, #32]	; (800bd2c <UART_SetConfig+0x4e4>)
 800bd0a:	fba2 2303 	umull	r2, r3, r2, r3
 800bd0e:	095b      	lsrs	r3, r3, #5
 800bd10:	f003 020f 	and.w	r2, r3, #15
 800bd14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	4422      	add	r2, r4
 800bd1c:	609a      	str	r2, [r3, #8]
}
 800bd1e:	bf00      	nop
 800bd20:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bd24:	46bd      	mov	sp, r7
 800bd26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bd2a:	bf00      	nop
 800bd2c:	51eb851f 	.word	0x51eb851f

0800bd30 <__errno>:
 800bd30:	4b01      	ldr	r3, [pc, #4]	; (800bd38 <__errno+0x8>)
 800bd32:	6818      	ldr	r0, [r3, #0]
 800bd34:	4770      	bx	lr
 800bd36:	bf00      	nop
 800bd38:	2000024c 	.word	0x2000024c

0800bd3c <__libc_init_array>:
 800bd3c:	b570      	push	{r4, r5, r6, lr}
 800bd3e:	4d0d      	ldr	r5, [pc, #52]	; (800bd74 <__libc_init_array+0x38>)
 800bd40:	4c0d      	ldr	r4, [pc, #52]	; (800bd78 <__libc_init_array+0x3c>)
 800bd42:	1b64      	subs	r4, r4, r5
 800bd44:	10a4      	asrs	r4, r4, #2
 800bd46:	2600      	movs	r6, #0
 800bd48:	42a6      	cmp	r6, r4
 800bd4a:	d109      	bne.n	800bd60 <__libc_init_array+0x24>
 800bd4c:	4d0b      	ldr	r5, [pc, #44]	; (800bd7c <__libc_init_array+0x40>)
 800bd4e:	4c0c      	ldr	r4, [pc, #48]	; (800bd80 <__libc_init_array+0x44>)
 800bd50:	f000 fa40 	bl	800c1d4 <_init>
 800bd54:	1b64      	subs	r4, r4, r5
 800bd56:	10a4      	asrs	r4, r4, #2
 800bd58:	2600      	movs	r6, #0
 800bd5a:	42a6      	cmp	r6, r4
 800bd5c:	d105      	bne.n	800bd6a <__libc_init_array+0x2e>
 800bd5e:	bd70      	pop	{r4, r5, r6, pc}
 800bd60:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd64:	4798      	blx	r3
 800bd66:	3601      	adds	r6, #1
 800bd68:	e7ee      	b.n	800bd48 <__libc_init_array+0xc>
 800bd6a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd6e:	4798      	blx	r3
 800bd70:	3601      	adds	r6, #1
 800bd72:	e7f2      	b.n	800bd5a <__libc_init_array+0x1e>
 800bd74:	0800c218 	.word	0x0800c218
 800bd78:	0800c218 	.word	0x0800c218
 800bd7c:	0800c218 	.word	0x0800c218
 800bd80:	0800c21c 	.word	0x0800c21c

0800bd84 <memcpy>:
 800bd84:	440a      	add	r2, r1
 800bd86:	4291      	cmp	r1, r2
 800bd88:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd8c:	d100      	bne.n	800bd90 <memcpy+0xc>
 800bd8e:	4770      	bx	lr
 800bd90:	b510      	push	{r4, lr}
 800bd92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd96:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd9a:	4291      	cmp	r1, r2
 800bd9c:	d1f9      	bne.n	800bd92 <memcpy+0xe>
 800bd9e:	bd10      	pop	{r4, pc}

0800bda0 <memset>:
 800bda0:	4402      	add	r2, r0
 800bda2:	4603      	mov	r3, r0
 800bda4:	4293      	cmp	r3, r2
 800bda6:	d100      	bne.n	800bdaa <memset+0xa>
 800bda8:	4770      	bx	lr
 800bdaa:	f803 1b01 	strb.w	r1, [r3], #1
 800bdae:	e7f9      	b.n	800bda4 <memset+0x4>

0800bdb0 <sqrt>:
 800bdb0:	b538      	push	{r3, r4, r5, lr}
 800bdb2:	ed2d 8b02 	vpush	{d8}
 800bdb6:	ec55 4b10 	vmov	r4, r5, d0
 800bdba:	f000 f851 	bl	800be60 <__ieee754_sqrt>
 800bdbe:	4622      	mov	r2, r4
 800bdc0:	462b      	mov	r3, r5
 800bdc2:	4620      	mov	r0, r4
 800bdc4:	4629      	mov	r1, r5
 800bdc6:	eeb0 8a40 	vmov.f32	s16, s0
 800bdca:	eef0 8a60 	vmov.f32	s17, s1
 800bdce:	f7f4 fe59 	bl	8000a84 <__aeabi_dcmpun>
 800bdd2:	b990      	cbnz	r0, 800bdfa <sqrt+0x4a>
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	4620      	mov	r0, r4
 800bdda:	4629      	mov	r1, r5
 800bddc:	f7f4 fe2a 	bl	8000a34 <__aeabi_dcmplt>
 800bde0:	b158      	cbz	r0, 800bdfa <sqrt+0x4a>
 800bde2:	f7ff ffa5 	bl	800bd30 <__errno>
 800bde6:	2321      	movs	r3, #33	; 0x21
 800bde8:	6003      	str	r3, [r0, #0]
 800bdea:	2200      	movs	r2, #0
 800bdec:	2300      	movs	r3, #0
 800bdee:	4610      	mov	r0, r2
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	f7f4 fcd7 	bl	80007a4 <__aeabi_ddiv>
 800bdf6:	ec41 0b18 	vmov	d8, r0, r1
 800bdfa:	eeb0 0a48 	vmov.f32	s0, s16
 800bdfe:	eef0 0a68 	vmov.f32	s1, s17
 800be02:	ecbd 8b02 	vpop	{d8}
 800be06:	bd38      	pop	{r3, r4, r5, pc}

0800be08 <acosf>:
 800be08:	b508      	push	{r3, lr}
 800be0a:	ed2d 8b02 	vpush	{d8}
 800be0e:	eeb0 8a40 	vmov.f32	s16, s0
 800be12:	f000 f8d7 	bl	800bfc4 <__ieee754_acosf>
 800be16:	eeb4 8a48 	vcmp.f32	s16, s16
 800be1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be1e:	eef0 8a40 	vmov.f32	s17, s0
 800be22:	d615      	bvs.n	800be50 <acosf+0x48>
 800be24:	eeb0 0a48 	vmov.f32	s0, s16
 800be28:	f000 f9c7 	bl	800c1ba <fabsf>
 800be2c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800be30:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800be34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be38:	dd0a      	ble.n	800be50 <acosf+0x48>
 800be3a:	f7ff ff79 	bl	800bd30 <__errno>
 800be3e:	ecbd 8b02 	vpop	{d8}
 800be42:	2321      	movs	r3, #33	; 0x21
 800be44:	6003      	str	r3, [r0, #0]
 800be46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800be4a:	4804      	ldr	r0, [pc, #16]	; (800be5c <acosf+0x54>)
 800be4c:	f000 b9bc 	b.w	800c1c8 <nanf>
 800be50:	eeb0 0a68 	vmov.f32	s0, s17
 800be54:	ecbd 8b02 	vpop	{d8}
 800be58:	bd08      	pop	{r3, pc}
 800be5a:	bf00      	nop
 800be5c:	0800c20c 	.word	0x0800c20c

0800be60 <__ieee754_sqrt>:
 800be60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be64:	ec55 4b10 	vmov	r4, r5, d0
 800be68:	4e55      	ldr	r6, [pc, #340]	; (800bfc0 <__ieee754_sqrt+0x160>)
 800be6a:	43ae      	bics	r6, r5
 800be6c:	ee10 0a10 	vmov	r0, s0
 800be70:	ee10 3a10 	vmov	r3, s0
 800be74:	462a      	mov	r2, r5
 800be76:	4629      	mov	r1, r5
 800be78:	d110      	bne.n	800be9c <__ieee754_sqrt+0x3c>
 800be7a:	ee10 2a10 	vmov	r2, s0
 800be7e:	462b      	mov	r3, r5
 800be80:	f7f4 fb66 	bl	8000550 <__aeabi_dmul>
 800be84:	4602      	mov	r2, r0
 800be86:	460b      	mov	r3, r1
 800be88:	4620      	mov	r0, r4
 800be8a:	4629      	mov	r1, r5
 800be8c:	f7f4 f9aa 	bl	80001e4 <__adddf3>
 800be90:	4604      	mov	r4, r0
 800be92:	460d      	mov	r5, r1
 800be94:	ec45 4b10 	vmov	d0, r4, r5
 800be98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be9c:	2d00      	cmp	r5, #0
 800be9e:	dc10      	bgt.n	800bec2 <__ieee754_sqrt+0x62>
 800bea0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bea4:	4330      	orrs	r0, r6
 800bea6:	d0f5      	beq.n	800be94 <__ieee754_sqrt+0x34>
 800bea8:	b15d      	cbz	r5, 800bec2 <__ieee754_sqrt+0x62>
 800beaa:	ee10 2a10 	vmov	r2, s0
 800beae:	462b      	mov	r3, r5
 800beb0:	ee10 0a10 	vmov	r0, s0
 800beb4:	f7f4 f994 	bl	80001e0 <__aeabi_dsub>
 800beb8:	4602      	mov	r2, r0
 800beba:	460b      	mov	r3, r1
 800bebc:	f7f4 fc72 	bl	80007a4 <__aeabi_ddiv>
 800bec0:	e7e6      	b.n	800be90 <__ieee754_sqrt+0x30>
 800bec2:	1512      	asrs	r2, r2, #20
 800bec4:	d074      	beq.n	800bfb0 <__ieee754_sqrt+0x150>
 800bec6:	07d4      	lsls	r4, r2, #31
 800bec8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800becc:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800bed0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bed4:	bf5e      	ittt	pl
 800bed6:	0fda      	lsrpl	r2, r3, #31
 800bed8:	005b      	lslpl	r3, r3, #1
 800beda:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800bede:	2400      	movs	r4, #0
 800bee0:	0fda      	lsrs	r2, r3, #31
 800bee2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800bee6:	107f      	asrs	r7, r7, #1
 800bee8:	005b      	lsls	r3, r3, #1
 800beea:	2516      	movs	r5, #22
 800beec:	4620      	mov	r0, r4
 800beee:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800bef2:	1886      	adds	r6, r0, r2
 800bef4:	428e      	cmp	r6, r1
 800bef6:	bfde      	ittt	le
 800bef8:	1b89      	suble	r1, r1, r6
 800befa:	18b0      	addle	r0, r6, r2
 800befc:	18a4      	addle	r4, r4, r2
 800befe:	0049      	lsls	r1, r1, #1
 800bf00:	3d01      	subs	r5, #1
 800bf02:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800bf06:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800bf0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bf0e:	d1f0      	bne.n	800bef2 <__ieee754_sqrt+0x92>
 800bf10:	462a      	mov	r2, r5
 800bf12:	f04f 0e20 	mov.w	lr, #32
 800bf16:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bf1a:	4281      	cmp	r1, r0
 800bf1c:	eb06 0c05 	add.w	ip, r6, r5
 800bf20:	dc02      	bgt.n	800bf28 <__ieee754_sqrt+0xc8>
 800bf22:	d113      	bne.n	800bf4c <__ieee754_sqrt+0xec>
 800bf24:	459c      	cmp	ip, r3
 800bf26:	d811      	bhi.n	800bf4c <__ieee754_sqrt+0xec>
 800bf28:	f1bc 0f00 	cmp.w	ip, #0
 800bf2c:	eb0c 0506 	add.w	r5, ip, r6
 800bf30:	da43      	bge.n	800bfba <__ieee754_sqrt+0x15a>
 800bf32:	2d00      	cmp	r5, #0
 800bf34:	db41      	blt.n	800bfba <__ieee754_sqrt+0x15a>
 800bf36:	f100 0801 	add.w	r8, r0, #1
 800bf3a:	1a09      	subs	r1, r1, r0
 800bf3c:	459c      	cmp	ip, r3
 800bf3e:	bf88      	it	hi
 800bf40:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800bf44:	eba3 030c 	sub.w	r3, r3, ip
 800bf48:	4432      	add	r2, r6
 800bf4a:	4640      	mov	r0, r8
 800bf4c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800bf50:	f1be 0e01 	subs.w	lr, lr, #1
 800bf54:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800bf58:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bf5c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bf60:	d1db      	bne.n	800bf1a <__ieee754_sqrt+0xba>
 800bf62:	430b      	orrs	r3, r1
 800bf64:	d006      	beq.n	800bf74 <__ieee754_sqrt+0x114>
 800bf66:	1c50      	adds	r0, r2, #1
 800bf68:	bf13      	iteet	ne
 800bf6a:	3201      	addne	r2, #1
 800bf6c:	3401      	addeq	r4, #1
 800bf6e:	4672      	moveq	r2, lr
 800bf70:	f022 0201 	bicne.w	r2, r2, #1
 800bf74:	1063      	asrs	r3, r4, #1
 800bf76:	0852      	lsrs	r2, r2, #1
 800bf78:	07e1      	lsls	r1, r4, #31
 800bf7a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800bf7e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800bf82:	bf48      	it	mi
 800bf84:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800bf88:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800bf8c:	4614      	mov	r4, r2
 800bf8e:	e781      	b.n	800be94 <__ieee754_sqrt+0x34>
 800bf90:	0ad9      	lsrs	r1, r3, #11
 800bf92:	3815      	subs	r0, #21
 800bf94:	055b      	lsls	r3, r3, #21
 800bf96:	2900      	cmp	r1, #0
 800bf98:	d0fa      	beq.n	800bf90 <__ieee754_sqrt+0x130>
 800bf9a:	02cd      	lsls	r5, r1, #11
 800bf9c:	d50a      	bpl.n	800bfb4 <__ieee754_sqrt+0x154>
 800bf9e:	f1c2 0420 	rsb	r4, r2, #32
 800bfa2:	fa23 f404 	lsr.w	r4, r3, r4
 800bfa6:	1e55      	subs	r5, r2, #1
 800bfa8:	4093      	lsls	r3, r2
 800bfaa:	4321      	orrs	r1, r4
 800bfac:	1b42      	subs	r2, r0, r5
 800bfae:	e78a      	b.n	800bec6 <__ieee754_sqrt+0x66>
 800bfb0:	4610      	mov	r0, r2
 800bfb2:	e7f0      	b.n	800bf96 <__ieee754_sqrt+0x136>
 800bfb4:	0049      	lsls	r1, r1, #1
 800bfb6:	3201      	adds	r2, #1
 800bfb8:	e7ef      	b.n	800bf9a <__ieee754_sqrt+0x13a>
 800bfba:	4680      	mov	r8, r0
 800bfbc:	e7bd      	b.n	800bf3a <__ieee754_sqrt+0xda>
 800bfbe:	bf00      	nop
 800bfc0:	7ff00000 	.word	0x7ff00000

0800bfc4 <__ieee754_acosf>:
 800bfc4:	b508      	push	{r3, lr}
 800bfc6:	ee10 3a10 	vmov	r3, s0
 800bfca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800bfce:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800bfd2:	ed2d 8b0c 	vpush	{d8-d13}
 800bfd6:	d10a      	bne.n	800bfee <__ieee754_acosf+0x2a>
 800bfd8:	ed9f 0a65 	vldr	s0, [pc, #404]	; 800c170 <__ieee754_acosf+0x1ac>
 800bfdc:	ed9f 8a65 	vldr	s16, [pc, #404]	; 800c174 <__ieee754_acosf+0x1b0>
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	bfd8      	it	le
 800bfe4:	eeb0 0a48 	vmovle.f32	s0, s16
 800bfe8:	ecbd 8b0c 	vpop	{d8-d13}
 800bfec:	bd08      	pop	{r3, pc}
 800bfee:	dd04      	ble.n	800bffa <__ieee754_acosf+0x36>
 800bff0:	ee30 8a40 	vsub.f32	s16, s0, s0
 800bff4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800bff8:	e7f6      	b.n	800bfe8 <__ieee754_acosf+0x24>
 800bffa:	f1b2 5f7c 	cmp.w	r2, #1056964608	; 0x3f000000
 800bffe:	da3c      	bge.n	800c07a <__ieee754_acosf+0xb6>
 800c000:	f1b2 5f0c 	cmp.w	r2, #587202560	; 0x23000000
 800c004:	f340 80b1 	ble.w	800c16a <__ieee754_acosf+0x1a6>
 800c008:	ee60 7a00 	vmul.f32	s15, s0, s0
 800c00c:	eddf 6a5a 	vldr	s13, [pc, #360]	; 800c178 <__ieee754_acosf+0x1b4>
 800c010:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 800c17c <__ieee754_acosf+0x1b8>
 800c014:	ed9f 6a5a 	vldr	s12, [pc, #360]	; 800c180 <__ieee754_acosf+0x1bc>
 800c018:	ed9f 8a5a 	vldr	s16, [pc, #360]	; 800c184 <__ieee754_acosf+0x1c0>
 800c01c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800c020:	eddf 6a59 	vldr	s13, [pc, #356]	; 800c188 <__ieee754_acosf+0x1c4>
 800c024:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c028:	ed9f 7a58 	vldr	s14, [pc, #352]	; 800c18c <__ieee754_acosf+0x1c8>
 800c02c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c030:	eddf 6a57 	vldr	s13, [pc, #348]	; 800c190 <__ieee754_acosf+0x1cc>
 800c034:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c038:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800c194 <__ieee754_acosf+0x1d0>
 800c03c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c040:	eddf 6a55 	vldr	s13, [pc, #340]	; 800c198 <__ieee754_acosf+0x1d4>
 800c044:	eea7 6aa6 	vfma.f32	s12, s15, s13
 800c048:	eddf 6a54 	vldr	s13, [pc, #336]	; 800c19c <__ieee754_acosf+0x1d8>
 800c04c:	eee6 6a27 	vfma.f32	s13, s12, s15
 800c050:	ed9f 6a53 	vldr	s12, [pc, #332]	; 800c1a0 <__ieee754_acosf+0x1dc>
 800c054:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800c058:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c05c:	eee6 6a27 	vfma.f32	s13, s12, s15
 800c060:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c064:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c068:	eea0 8a67 	vfms.f32	s16, s0, s15
 800c06c:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800c1a4 <__ieee754_acosf+0x1e0>
 800c070:	ee30 0a48 	vsub.f32	s0, s0, s16
 800c074:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c078:	e7b6      	b.n	800bfe8 <__ieee754_acosf+0x24>
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	eddf da3e 	vldr	s27, [pc, #248]	; 800c178 <__ieee754_acosf+0x1b4>
 800c080:	eddf ca3e 	vldr	s25, [pc, #248]	; 800c17c <__ieee754_acosf+0x1b8>
 800c084:	ed9f ca40 	vldr	s24, [pc, #256]	; 800c188 <__ieee754_acosf+0x1c4>
 800c088:	eddf ba40 	vldr	s23, [pc, #256]	; 800c18c <__ieee754_acosf+0x1c8>
 800c08c:	ed9f ba40 	vldr	s22, [pc, #256]	; 800c190 <__ieee754_acosf+0x1cc>
 800c090:	eddf 8a40 	vldr	s17, [pc, #256]	; 800c194 <__ieee754_acosf+0x1d0>
 800c094:	ed9f da40 	vldr	s26, [pc, #256]	; 800c198 <__ieee754_acosf+0x1d4>
 800c098:	eddf aa39 	vldr	s21, [pc, #228]	; 800c180 <__ieee754_acosf+0x1bc>
 800c09c:	ed9f aa3f 	vldr	s20, [pc, #252]	; 800c19c <__ieee754_acosf+0x1d8>
 800c0a0:	eddf 9a3f 	vldr	s19, [pc, #252]	; 800c1a0 <__ieee754_acosf+0x1dc>
 800c0a4:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 800c0a8:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c0ac:	da28      	bge.n	800c100 <__ieee754_acosf+0x13c>
 800c0ae:	ee30 0a09 	vadd.f32	s0, s0, s18
 800c0b2:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c0b6:	eee0 ca2d 	vfma.f32	s25, s0, s27
 800c0ba:	eee0 aa0d 	vfma.f32	s21, s0, s26
 800c0be:	eeac ca80 	vfma.f32	s24, s25, s0
 800c0c2:	eeaa aa80 	vfma.f32	s20, s21, s0
 800c0c6:	eeec ba00 	vfma.f32	s23, s24, s0
 800c0ca:	eeea 9a00 	vfma.f32	s19, s20, s0
 800c0ce:	eeab ba80 	vfma.f32	s22, s23, s0
 800c0d2:	eea9 9a80 	vfma.f32	s18, s19, s0
 800c0d6:	eeeb 8a00 	vfma.f32	s17, s22, s0
 800c0da:	ee68 8a80 	vmul.f32	s17, s17, s0
 800c0de:	f000 f869 	bl	800c1b4 <__ieee754_sqrtf>
 800c0e2:	ee88 7a89 	vdiv.f32	s14, s17, s18
 800c0e6:	eddf 7a30 	vldr	s15, [pc, #192]	; 800c1a8 <__ieee754_acosf+0x1e4>
 800c0ea:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c0ee:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800c0f2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c0f6:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 800c1ac <__ieee754_acosf+0x1e8>
 800c0fa:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c0fe:	e773      	b.n	800bfe8 <__ieee754_acosf+0x24>
 800c100:	ee39 8a40 	vsub.f32	s16, s18, s0
 800c104:	ee28 8a27 	vmul.f32	s16, s16, s15
 800c108:	eeb0 0a48 	vmov.f32	s0, s16
 800c10c:	f000 f852 	bl	800c1b4 <__ieee754_sqrtf>
 800c110:	eee8 ca2d 	vfma.f32	s25, s16, s27
 800c114:	eee8 aa0d 	vfma.f32	s21, s16, s26
 800c118:	eeac ca88 	vfma.f32	s24, s25, s16
 800c11c:	eeaa aa88 	vfma.f32	s20, s21, s16
 800c120:	eeec ba08 	vfma.f32	s23, s24, s16
 800c124:	ee10 3a10 	vmov	r3, s0
 800c128:	eeab ba88 	vfma.f32	s22, s23, s16
 800c12c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c130:	f023 030f 	bic.w	r3, r3, #15
 800c134:	eeea 9a08 	vfma.f32	s19, s20, s16
 800c138:	ee07 3a90 	vmov	s15, r3
 800c13c:	eeeb 8a08 	vfma.f32	s17, s22, s16
 800c140:	eeb0 6a48 	vmov.f32	s12, s16
 800c144:	eea7 6ae7 	vfms.f32	s12, s15, s15
 800c148:	eea9 9a88 	vfma.f32	s18, s19, s16
 800c14c:	ee70 6a27 	vadd.f32	s13, s0, s15
 800c150:	ee68 8a88 	vmul.f32	s17, s17, s16
 800c154:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800c158:	eec8 6a89 	vdiv.f32	s13, s17, s18
 800c15c:	eea0 7a26 	vfma.f32	s14, s0, s13
 800c160:	ee37 0a87 	vadd.f32	s0, s15, s14
 800c164:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c168:	e73e      	b.n	800bfe8 <__ieee754_acosf+0x24>
 800c16a:	ed9f 0a11 	vldr	s0, [pc, #68]	; 800c1b0 <__ieee754_acosf+0x1ec>
 800c16e:	e73b      	b.n	800bfe8 <__ieee754_acosf+0x24>
 800c170:	00000000 	.word	0x00000000
 800c174:	40490fdb 	.word	0x40490fdb
 800c178:	3811ef08 	.word	0x3811ef08
 800c17c:	3a4f7f04 	.word	0x3a4f7f04
 800c180:	bf303361 	.word	0xbf303361
 800c184:	33a22168 	.word	0x33a22168
 800c188:	bd241146 	.word	0xbd241146
 800c18c:	3e4e0aa8 	.word	0x3e4e0aa8
 800c190:	bea6b090 	.word	0xbea6b090
 800c194:	3e2aaaab 	.word	0x3e2aaaab
 800c198:	3d9dc62e 	.word	0x3d9dc62e
 800c19c:	4001572d 	.word	0x4001572d
 800c1a0:	c019d139 	.word	0xc019d139
 800c1a4:	3fc90fda 	.word	0x3fc90fda
 800c1a8:	b3a22168 	.word	0xb3a22168
 800c1ac:	40490fda 	.word	0x40490fda
 800c1b0:	3fc90fdb 	.word	0x3fc90fdb

0800c1b4 <__ieee754_sqrtf>:
 800c1b4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c1b8:	4770      	bx	lr

0800c1ba <fabsf>:
 800c1ba:	ee10 3a10 	vmov	r3, s0
 800c1be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c1c2:	ee00 3a10 	vmov	s0, r3
 800c1c6:	4770      	bx	lr

0800c1c8 <nanf>:
 800c1c8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c1d0 <nanf+0x8>
 800c1cc:	4770      	bx	lr
 800c1ce:	bf00      	nop
 800c1d0:	7fc00000 	.word	0x7fc00000

0800c1d4 <_init>:
 800c1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1d6:	bf00      	nop
 800c1d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1da:	bc08      	pop	{r3}
 800c1dc:	469e      	mov	lr, r3
 800c1de:	4770      	bx	lr

0800c1e0 <_fini>:
 800c1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1e2:	bf00      	nop
 800c1e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1e6:	bc08      	pop	{r3}
 800c1e8:	469e      	mov	lr, r3
 800c1ea:	4770      	bx	lr
