
Application_F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08004400  08004400  00004400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000261c  0800450c  0800450c  0000450c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08006b28  08006b28  00006b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ba8  08006ba8  0001006c  2**0
                  CONTENTS
  4 .ARM          00000000  08006ba8  08006ba8  0001006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006ba8  08006ba8  0001006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ba8  08006ba8  00006ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bac  08006bac  00006bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006bb0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  2000006c  08006c1c  0001006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08006c1c  0001026c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010095  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006c07  00000000  00000000  000100d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000014e5  00000000  00000000  00016cdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006c8  00000000  00000000  000181c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000051f  00000000  00000000  00018890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000177ee  00000000  00000000  00018daf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007b1c  00000000  00000000  0003059d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00083aa0  00000000  00000000  000380b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000219c  00000000  00000000  000bbb5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  000bdcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800450c <__do_global_dtors_aux>:
 800450c:	b510      	push	{r4, lr}
 800450e:	4c05      	ldr	r4, [pc, #20]	; (8004524 <__do_global_dtors_aux+0x18>)
 8004510:	7823      	ldrb	r3, [r4, #0]
 8004512:	b933      	cbnz	r3, 8004522 <__do_global_dtors_aux+0x16>
 8004514:	4b04      	ldr	r3, [pc, #16]	; (8004528 <__do_global_dtors_aux+0x1c>)
 8004516:	b113      	cbz	r3, 800451e <__do_global_dtors_aux+0x12>
 8004518:	4804      	ldr	r0, [pc, #16]	; (800452c <__do_global_dtors_aux+0x20>)
 800451a:	f3af 8000 	nop.w
 800451e:	2301      	movs	r3, #1
 8004520:	7023      	strb	r3, [r4, #0]
 8004522:	bd10      	pop	{r4, pc}
 8004524:	2000006c 	.word	0x2000006c
 8004528:	00000000 	.word	0x00000000
 800452c:	08006b10 	.word	0x08006b10

08004530 <frame_dummy>:
 8004530:	b508      	push	{r3, lr}
 8004532:	4b03      	ldr	r3, [pc, #12]	; (8004540 <frame_dummy+0x10>)
 8004534:	b11b      	cbz	r3, 800453e <frame_dummy+0xe>
 8004536:	4903      	ldr	r1, [pc, #12]	; (8004544 <frame_dummy+0x14>)
 8004538:	4803      	ldr	r0, [pc, #12]	; (8004548 <frame_dummy+0x18>)
 800453a:	f3af 8000 	nop.w
 800453e:	bd08      	pop	{r3, pc}
 8004540:	00000000 	.word	0x00000000
 8004544:	20000070 	.word	0x20000070
 8004548:	08006b10 	.word	0x08006b10

0800454c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004550:	f000 fab2 	bl	8004ab8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004554:	f000 f820 	bl	8004598 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004558:	f000 f8ae 	bl	80046b8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800455c:	f000 f858 	bl	8004610 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8004560:	f000 f880 	bl	8004664 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Application v%d:%d Started!!!\n", APP_Version[0], APP_Version[1]);
 8004564:	4b09      	ldr	r3, [pc, #36]	; (800458c <main+0x40>)
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	4619      	mov	r1, r3
 800456a:	4b08      	ldr	r3, [pc, #32]	; (800458c <main+0x40>)
 800456c:	785b      	ldrb	r3, [r3, #1]
 800456e:	461a      	mov	r2, r3
 8004570:	4807      	ldr	r0, [pc, #28]	; (8004590 <main+0x44>)
 8004572:	f001 fc51 	bl	8005e18 <iprintf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8004576:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800457a:	4806      	ldr	r0, [pc, #24]	; (8004594 <main+0x48>)
 800457c:	f000 fda2 	bl	80050c4 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8004580:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004584:	f000 fafa 	bl	8004b7c <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8004588:	e7f5      	b.n	8004576 <main+0x2a>
 800458a:	bf00      	nop
 800458c:	20000000 	.word	0x20000000
 8004590:	08006b28 	.word	0x08006b28
 8004594:	40011000 	.word	0x40011000

08004598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b090      	sub	sp, #64	; 0x40
 800459c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800459e:	f107 0318 	add.w	r3, r7, #24
 80045a2:	2228      	movs	r2, #40	; 0x28
 80045a4:	2100      	movs	r1, #0
 80045a6:	4618      	mov	r0, r3
 80045a8:	f001 fc8b 	bl	8005ec2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80045ac:	1d3b      	adds	r3, r7, #4
 80045ae:	2200      	movs	r2, #0
 80045b0:	601a      	str	r2, [r3, #0]
 80045b2:	605a      	str	r2, [r3, #4]
 80045b4:	609a      	str	r2, [r3, #8]
 80045b6:	60da      	str	r2, [r3, #12]
 80045b8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80045ba:	2302      	movs	r3, #2
 80045bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80045be:	2301      	movs	r3, #1
 80045c0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80045c2:	2310      	movs	r3, #16
 80045c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80045c6:	2300      	movs	r3, #0
 80045c8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045ca:	f107 0318 	add.w	r3, r7, #24
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 fd92 	bl	80050f8 <HAL_RCC_OscConfig>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <SystemClock_Config+0x46>
  {
    Error_Handler();
 80045da:	f000 f8cb 	bl	8004774 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045de:	230f      	movs	r3, #15
 80045e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80045e2:	2300      	movs	r3, #0
 80045e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045e6:	2300      	movs	r3, #0
 80045e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80045ea:	2300      	movs	r3, #0
 80045ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80045ee:	2300      	movs	r3, #0
 80045f0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80045f2:	1d3b      	adds	r3, r7, #4
 80045f4:	2100      	movs	r1, #0
 80045f6:	4618      	mov	r0, r3
 80045f8:	f001 f800 	bl	80055fc <HAL_RCC_ClockConfig>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8004602:	f000 f8b7 	bl	8004774 <Error_Handler>
  }
}
 8004606:	bf00      	nop
 8004608:	3740      	adds	r7, #64	; 0x40
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
	...

08004610 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004614:	4b11      	ldr	r3, [pc, #68]	; (800465c <MX_USART1_UART_Init+0x4c>)
 8004616:	4a12      	ldr	r2, [pc, #72]	; (8004660 <MX_USART1_UART_Init+0x50>)
 8004618:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800461a:	4b10      	ldr	r3, [pc, #64]	; (800465c <MX_USART1_UART_Init+0x4c>)
 800461c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004620:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004622:	4b0e      	ldr	r3, [pc, #56]	; (800465c <MX_USART1_UART_Init+0x4c>)
 8004624:	2200      	movs	r2, #0
 8004626:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004628:	4b0c      	ldr	r3, [pc, #48]	; (800465c <MX_USART1_UART_Init+0x4c>)
 800462a:	2200      	movs	r2, #0
 800462c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800462e:	4b0b      	ldr	r3, [pc, #44]	; (800465c <MX_USART1_UART_Init+0x4c>)
 8004630:	2200      	movs	r2, #0
 8004632:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004634:	4b09      	ldr	r3, [pc, #36]	; (800465c <MX_USART1_UART_Init+0x4c>)
 8004636:	220c      	movs	r2, #12
 8004638:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800463a:	4b08      	ldr	r3, [pc, #32]	; (800465c <MX_USART1_UART_Init+0x4c>)
 800463c:	2200      	movs	r2, #0
 800463e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004640:	4b06      	ldr	r3, [pc, #24]	; (800465c <MX_USART1_UART_Init+0x4c>)
 8004642:	2200      	movs	r2, #0
 8004644:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004646:	4805      	ldr	r0, [pc, #20]	; (800465c <MX_USART1_UART_Init+0x4c>)
 8004648:	f001 f966 	bl	8005918 <HAL_UART_Init>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004652:	f000 f88f 	bl	8004774 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004656:	bf00      	nop
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	20000088 	.word	0x20000088
 8004660:	40013800 	.word	0x40013800

08004664 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004668:	4b11      	ldr	r3, [pc, #68]	; (80046b0 <MX_USART3_UART_Init+0x4c>)
 800466a:	4a12      	ldr	r2, [pc, #72]	; (80046b4 <MX_USART3_UART_Init+0x50>)
 800466c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800466e:	4b10      	ldr	r3, [pc, #64]	; (80046b0 <MX_USART3_UART_Init+0x4c>)
 8004670:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004674:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004676:	4b0e      	ldr	r3, [pc, #56]	; (80046b0 <MX_USART3_UART_Init+0x4c>)
 8004678:	2200      	movs	r2, #0
 800467a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800467c:	4b0c      	ldr	r3, [pc, #48]	; (80046b0 <MX_USART3_UART_Init+0x4c>)
 800467e:	2200      	movs	r2, #0
 8004680:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004682:	4b0b      	ldr	r3, [pc, #44]	; (80046b0 <MX_USART3_UART_Init+0x4c>)
 8004684:	2200      	movs	r2, #0
 8004686:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004688:	4b09      	ldr	r3, [pc, #36]	; (80046b0 <MX_USART3_UART_Init+0x4c>)
 800468a:	220c      	movs	r2, #12
 800468c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800468e:	4b08      	ldr	r3, [pc, #32]	; (80046b0 <MX_USART3_UART_Init+0x4c>)
 8004690:	2200      	movs	r2, #0
 8004692:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004694:	4b06      	ldr	r3, [pc, #24]	; (80046b0 <MX_USART3_UART_Init+0x4c>)
 8004696:	2200      	movs	r2, #0
 8004698:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800469a:	4805      	ldr	r0, [pc, #20]	; (80046b0 <MX_USART3_UART_Init+0x4c>)
 800469c:	f001 f93c 	bl	8005918 <HAL_UART_Init>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80046a6:	f000 f865 	bl	8004774 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80046aa:	bf00      	nop
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	200000d0 	.word	0x200000d0
 80046b4:	40004800 	.word	0x40004800

080046b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b088      	sub	sp, #32
 80046bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046be:	f107 0310 	add.w	r3, r7, #16
 80046c2:	2200      	movs	r2, #0
 80046c4:	601a      	str	r2, [r3, #0]
 80046c6:	605a      	str	r2, [r3, #4]
 80046c8:	609a      	str	r2, [r3, #8]
 80046ca:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80046cc:	4b1e      	ldr	r3, [pc, #120]	; (8004748 <MX_GPIO_Init+0x90>)
 80046ce:	699b      	ldr	r3, [r3, #24]
 80046d0:	4a1d      	ldr	r2, [pc, #116]	; (8004748 <MX_GPIO_Init+0x90>)
 80046d2:	f043 0310 	orr.w	r3, r3, #16
 80046d6:	6193      	str	r3, [r2, #24]
 80046d8:	4b1b      	ldr	r3, [pc, #108]	; (8004748 <MX_GPIO_Init+0x90>)
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	f003 0310 	and.w	r3, r3, #16
 80046e0:	60fb      	str	r3, [r7, #12]
 80046e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046e4:	4b18      	ldr	r3, [pc, #96]	; (8004748 <MX_GPIO_Init+0x90>)
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	4a17      	ldr	r2, [pc, #92]	; (8004748 <MX_GPIO_Init+0x90>)
 80046ea:	f043 0308 	orr.w	r3, r3, #8
 80046ee:	6193      	str	r3, [r2, #24]
 80046f0:	4b15      	ldr	r3, [pc, #84]	; (8004748 <MX_GPIO_Init+0x90>)
 80046f2:	699b      	ldr	r3, [r3, #24]
 80046f4:	f003 0308 	and.w	r3, r3, #8
 80046f8:	60bb      	str	r3, [r7, #8]
 80046fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80046fc:	4b12      	ldr	r3, [pc, #72]	; (8004748 <MX_GPIO_Init+0x90>)
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	4a11      	ldr	r2, [pc, #68]	; (8004748 <MX_GPIO_Init+0x90>)
 8004702:	f043 0304 	orr.w	r3, r3, #4
 8004706:	6193      	str	r3, [r2, #24]
 8004708:	4b0f      	ldr	r3, [pc, #60]	; (8004748 <MX_GPIO_Init+0x90>)
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	607b      	str	r3, [r7, #4]
 8004712:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8004714:	2200      	movs	r2, #0
 8004716:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800471a:	480c      	ldr	r0, [pc, #48]	; (800474c <MX_GPIO_Init+0x94>)
 800471c:	f000 fcba 	bl	8005094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004720:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004724:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004726:	2301      	movs	r3, #1
 8004728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800472a:	2300      	movs	r3, #0
 800472c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800472e:	2302      	movs	r3, #2
 8004730:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004732:	f107 0310 	add.w	r3, r7, #16
 8004736:	4619      	mov	r1, r3
 8004738:	4804      	ldr	r0, [pc, #16]	; (800474c <MX_GPIO_Init+0x94>)
 800473a:	f000 fb27 	bl	8004d8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800473e:	bf00      	nop
 8004740:	3720      	adds	r7, #32
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	40021000 	.word	0x40021000
 800474c:	40011000 	.word	0x40011000

08004750 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8004758:	1d39      	adds	r1, r7, #4
 800475a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800475e:	2201      	movs	r2, #1
 8004760:	4803      	ldr	r0, [pc, #12]	; (8004770 <__io_putchar+0x20>)
 8004762:	f001 f929 	bl	80059b8 <HAL_UART_Transmit>

  return ch;
 8004766:	687b      	ldr	r3, [r7, #4]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3708      	adds	r7, #8
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	20000088 	.word	0x20000088

08004774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004774:	b480      	push	{r7}
 8004776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004778:	b672      	cpsid	i
}
 800477a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800477c:	e7fe      	b.n	800477c <Error_Handler+0x8>
	...

08004780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004786:	4b0e      	ldr	r3, [pc, #56]	; (80047c0 <HAL_MspInit+0x40>)
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	4a0d      	ldr	r2, [pc, #52]	; (80047c0 <HAL_MspInit+0x40>)
 800478c:	f043 0301 	orr.w	r3, r3, #1
 8004790:	6193      	str	r3, [r2, #24]
 8004792:	4b0b      	ldr	r3, [pc, #44]	; (80047c0 <HAL_MspInit+0x40>)
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	607b      	str	r3, [r7, #4]
 800479c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800479e:	4b08      	ldr	r3, [pc, #32]	; (80047c0 <HAL_MspInit+0x40>)
 80047a0:	69db      	ldr	r3, [r3, #28]
 80047a2:	4a07      	ldr	r2, [pc, #28]	; (80047c0 <HAL_MspInit+0x40>)
 80047a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047a8:	61d3      	str	r3, [r2, #28]
 80047aa:	4b05      	ldr	r3, [pc, #20]	; (80047c0 <HAL_MspInit+0x40>)
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047b2:	603b      	str	r3, [r7, #0]
 80047b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047b6:	bf00      	nop
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bc80      	pop	{r7}
 80047be:	4770      	bx	lr
 80047c0:	40021000 	.word	0x40021000

080047c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b08a      	sub	sp, #40	; 0x28
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047cc:	f107 0318 	add.w	r3, r7, #24
 80047d0:	2200      	movs	r2, #0
 80047d2:	601a      	str	r2, [r3, #0]
 80047d4:	605a      	str	r2, [r3, #4]
 80047d6:	609a      	str	r2, [r3, #8]
 80047d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a38      	ldr	r2, [pc, #224]	; (80048c0 <HAL_UART_MspInit+0xfc>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d132      	bne.n	800484a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80047e4:	4b37      	ldr	r3, [pc, #220]	; (80048c4 <HAL_UART_MspInit+0x100>)
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	4a36      	ldr	r2, [pc, #216]	; (80048c4 <HAL_UART_MspInit+0x100>)
 80047ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047ee:	6193      	str	r3, [r2, #24]
 80047f0:	4b34      	ldr	r3, [pc, #208]	; (80048c4 <HAL_UART_MspInit+0x100>)
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047f8:	617b      	str	r3, [r7, #20]
 80047fa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047fc:	4b31      	ldr	r3, [pc, #196]	; (80048c4 <HAL_UART_MspInit+0x100>)
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	4a30      	ldr	r2, [pc, #192]	; (80048c4 <HAL_UART_MspInit+0x100>)
 8004802:	f043 0304 	orr.w	r3, r3, #4
 8004806:	6193      	str	r3, [r2, #24]
 8004808:	4b2e      	ldr	r3, [pc, #184]	; (80048c4 <HAL_UART_MspInit+0x100>)
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	f003 0304 	and.w	r3, r3, #4
 8004810:	613b      	str	r3, [r7, #16]
 8004812:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004814:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004818:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800481a:	2302      	movs	r3, #2
 800481c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800481e:	2303      	movs	r3, #3
 8004820:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004822:	f107 0318 	add.w	r3, r7, #24
 8004826:	4619      	mov	r1, r3
 8004828:	4827      	ldr	r0, [pc, #156]	; (80048c8 <HAL_UART_MspInit+0x104>)
 800482a:	f000 faaf 	bl	8004d8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800482e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004832:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004834:	2300      	movs	r3, #0
 8004836:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004838:	2300      	movs	r3, #0
 800483a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800483c:	f107 0318 	add.w	r3, r7, #24
 8004840:	4619      	mov	r1, r3
 8004842:	4821      	ldr	r0, [pc, #132]	; (80048c8 <HAL_UART_MspInit+0x104>)
 8004844:	f000 faa2 	bl	8004d8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004848:	e036      	b.n	80048b8 <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a1f      	ldr	r2, [pc, #124]	; (80048cc <HAL_UART_MspInit+0x108>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d131      	bne.n	80048b8 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004854:	4b1b      	ldr	r3, [pc, #108]	; (80048c4 <HAL_UART_MspInit+0x100>)
 8004856:	69db      	ldr	r3, [r3, #28]
 8004858:	4a1a      	ldr	r2, [pc, #104]	; (80048c4 <HAL_UART_MspInit+0x100>)
 800485a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800485e:	61d3      	str	r3, [r2, #28]
 8004860:	4b18      	ldr	r3, [pc, #96]	; (80048c4 <HAL_UART_MspInit+0x100>)
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004868:	60fb      	str	r3, [r7, #12]
 800486a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800486c:	4b15      	ldr	r3, [pc, #84]	; (80048c4 <HAL_UART_MspInit+0x100>)
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	4a14      	ldr	r2, [pc, #80]	; (80048c4 <HAL_UART_MspInit+0x100>)
 8004872:	f043 0308 	orr.w	r3, r3, #8
 8004876:	6193      	str	r3, [r2, #24]
 8004878:	4b12      	ldr	r3, [pc, #72]	; (80048c4 <HAL_UART_MspInit+0x100>)
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	f003 0308 	and.w	r3, r3, #8
 8004880:	60bb      	str	r3, [r7, #8]
 8004882:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004884:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800488a:	2302      	movs	r3, #2
 800488c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800488e:	2303      	movs	r3, #3
 8004890:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004892:	f107 0318 	add.w	r3, r7, #24
 8004896:	4619      	mov	r1, r3
 8004898:	480d      	ldr	r0, [pc, #52]	; (80048d0 <HAL_UART_MspInit+0x10c>)
 800489a:	f000 fa77 	bl	8004d8c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800489e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80048a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048a4:	2300      	movs	r3, #0
 80048a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ac:	f107 0318 	add.w	r3, r7, #24
 80048b0:	4619      	mov	r1, r3
 80048b2:	4807      	ldr	r0, [pc, #28]	; (80048d0 <HAL_UART_MspInit+0x10c>)
 80048b4:	f000 fa6a 	bl	8004d8c <HAL_GPIO_Init>
}
 80048b8:	bf00      	nop
 80048ba:	3728      	adds	r7, #40	; 0x28
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	40013800 	.word	0x40013800
 80048c4:	40021000 	.word	0x40021000
 80048c8:	40010800 	.word	0x40010800
 80048cc:	40004800 	.word	0x40004800
 80048d0:	40010c00 	.word	0x40010c00

080048d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80048d8:	e7fe      	b.n	80048d8 <NMI_Handler+0x4>

080048da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048da:	b480      	push	{r7}
 80048dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048de:	e7fe      	b.n	80048de <HardFault_Handler+0x4>

080048e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048e0:	b480      	push	{r7}
 80048e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048e4:	e7fe      	b.n	80048e4 <MemManage_Handler+0x4>

080048e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048e6:	b480      	push	{r7}
 80048e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048ea:	e7fe      	b.n	80048ea <BusFault_Handler+0x4>

080048ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048ec:	b480      	push	{r7}
 80048ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048f0:	e7fe      	b.n	80048f0 <UsageFault_Handler+0x4>

080048f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80048f2:	b480      	push	{r7}
 80048f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80048f6:	bf00      	nop
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bc80      	pop	{r7}
 80048fc:	4770      	bx	lr

080048fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80048fe:	b480      	push	{r7}
 8004900:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004902:	bf00      	nop
 8004904:	46bd      	mov	sp, r7
 8004906:	bc80      	pop	{r7}
 8004908:	4770      	bx	lr

0800490a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800490a:	b480      	push	{r7}
 800490c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800490e:	bf00      	nop
 8004910:	46bd      	mov	sp, r7
 8004912:	bc80      	pop	{r7}
 8004914:	4770      	bx	lr

08004916 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800491a:	f000 f913 	bl	8004b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800491e:	bf00      	nop
 8004920:	bd80      	pop	{r7, pc}

08004922 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004922:	b580      	push	{r7, lr}
 8004924:	b086      	sub	sp, #24
 8004926:	af00      	add	r7, sp, #0
 8004928:	60f8      	str	r0, [r7, #12]
 800492a:	60b9      	str	r1, [r7, #8]
 800492c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800492e:	2300      	movs	r3, #0
 8004930:	617b      	str	r3, [r7, #20]
 8004932:	e00a      	b.n	800494a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004934:	f3af 8000 	nop.w
 8004938:	4601      	mov	r1, r0
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	1c5a      	adds	r2, r3, #1
 800493e:	60ba      	str	r2, [r7, #8]
 8004940:	b2ca      	uxtb	r2, r1
 8004942:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	3301      	adds	r3, #1
 8004948:	617b      	str	r3, [r7, #20]
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	429a      	cmp	r2, r3
 8004950:	dbf0      	blt.n	8004934 <_read+0x12>
  }

  return len;
 8004952:	687b      	ldr	r3, [r7, #4]
}
 8004954:	4618      	mov	r0, r3
 8004956:	3718      	adds	r7, #24
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004968:	2300      	movs	r3, #0
 800496a:	617b      	str	r3, [r7, #20]
 800496c:	e009      	b.n	8004982 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	60ba      	str	r2, [r7, #8]
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	4618      	mov	r0, r3
 8004978:	f7ff feea 	bl	8004750 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	3301      	adds	r3, #1
 8004980:	617b      	str	r3, [r7, #20]
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	429a      	cmp	r2, r3
 8004988:	dbf1      	blt.n	800496e <_write+0x12>
  }
  return len;
 800498a:	687b      	ldr	r3, [r7, #4]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3718      	adds	r7, #24
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <_close>:

int _close(int file)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800499c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bc80      	pop	{r7}
 80049a8:	4770      	bx	lr

080049aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80049aa:	b480      	push	{r7}
 80049ac:	b083      	sub	sp, #12
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
 80049b2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049ba:	605a      	str	r2, [r3, #4]
  return 0;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bc80      	pop	{r7}
 80049c6:	4770      	bx	lr

080049c8 <_isatty>:

int _isatty(int file)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80049d0:	2301      	movs	r3, #1
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bc80      	pop	{r7}
 80049da:	4770      	bx	lr

080049dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3714      	adds	r7, #20
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bc80      	pop	{r7}
 80049f2:	4770      	bx	lr

080049f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80049fc:	4a14      	ldr	r2, [pc, #80]	; (8004a50 <_sbrk+0x5c>)
 80049fe:	4b15      	ldr	r3, [pc, #84]	; (8004a54 <_sbrk+0x60>)
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004a08:	4b13      	ldr	r3, [pc, #76]	; (8004a58 <_sbrk+0x64>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d102      	bne.n	8004a16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004a10:	4b11      	ldr	r3, [pc, #68]	; (8004a58 <_sbrk+0x64>)
 8004a12:	4a12      	ldr	r2, [pc, #72]	; (8004a5c <_sbrk+0x68>)
 8004a14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004a16:	4b10      	ldr	r3, [pc, #64]	; (8004a58 <_sbrk+0x64>)
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d207      	bcs.n	8004a34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004a24:	f001 fa9c 	bl	8005f60 <__errno>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	220c      	movs	r2, #12
 8004a2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004a2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a32:	e009      	b.n	8004a48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004a34:	4b08      	ldr	r3, [pc, #32]	; (8004a58 <_sbrk+0x64>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004a3a:	4b07      	ldr	r3, [pc, #28]	; (8004a58 <_sbrk+0x64>)
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4413      	add	r3, r2
 8004a42:	4a05      	ldr	r2, [pc, #20]	; (8004a58 <_sbrk+0x64>)
 8004a44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004a46:	68fb      	ldr	r3, [r7, #12]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3718      	adds	r7, #24
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	20005000 	.word	0x20005000
 8004a54:	00000400 	.word	0x00000400
 8004a58:	20000118 	.word	0x20000118
 8004a5c:	20000270 	.word	0x20000270

08004a60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004a60:	b480      	push	{r7}
 8004a62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004a64:	bf00      	nop
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bc80      	pop	{r7}
 8004a6a:	4770      	bx	lr

08004a6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004a6c:	f7ff fff8 	bl	8004a60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004a70:	480b      	ldr	r0, [pc, #44]	; (8004aa0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004a72:	490c      	ldr	r1, [pc, #48]	; (8004aa4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004a74:	4a0c      	ldr	r2, [pc, #48]	; (8004aa8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004a76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004a78:	e002      	b.n	8004a80 <LoopCopyDataInit>

08004a7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004a7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004a7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004a7e:	3304      	adds	r3, #4

08004a80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004a80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004a82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004a84:	d3f9      	bcc.n	8004a7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004a86:	4a09      	ldr	r2, [pc, #36]	; (8004aac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004a88:	4c09      	ldr	r4, [pc, #36]	; (8004ab0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004a8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004a8c:	e001      	b.n	8004a92 <LoopFillZerobss>

08004a8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004a8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004a90:	3204      	adds	r2, #4

08004a92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004a92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004a94:	d3fb      	bcc.n	8004a8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004a96:	f001 fa69 	bl	8005f6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004a9a:	f7ff fd57 	bl	800454c <main>
  bx lr
 8004a9e:	4770      	bx	lr
  ldr r0, =_sdata
 8004aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004aa4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8004aa8:	08006bb0 	.word	0x08006bb0
  ldr r2, =_sbss
 8004aac:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8004ab0:	2000026c 	.word	0x2000026c

08004ab4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004ab4:	e7fe      	b.n	8004ab4 <ADC1_2_IRQHandler>
	...

08004ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004abc:	4b08      	ldr	r3, [pc, #32]	; (8004ae0 <HAL_Init+0x28>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a07      	ldr	r2, [pc, #28]	; (8004ae0 <HAL_Init+0x28>)
 8004ac2:	f043 0310 	orr.w	r3, r3, #16
 8004ac6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ac8:	2003      	movs	r0, #3
 8004aca:	f000 f92b 	bl	8004d24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ace:	200f      	movs	r0, #15
 8004ad0:	f000 f808 	bl	8004ae4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ad4:	f7ff fe54 	bl	8004780 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	40022000 	.word	0x40022000

08004ae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004aec:	4b12      	ldr	r3, [pc, #72]	; (8004b38 <HAL_InitTick+0x54>)
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	4b12      	ldr	r3, [pc, #72]	; (8004b3c <HAL_InitTick+0x58>)
 8004af2:	781b      	ldrb	r3, [r3, #0]
 8004af4:	4619      	mov	r1, r3
 8004af6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004afa:	fbb3 f3f1 	udiv	r3, r3, r1
 8004afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b02:	4618      	mov	r0, r3
 8004b04:	f000 f935 	bl	8004d72 <HAL_SYSTICK_Config>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e00e      	b.n	8004b30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b0f      	cmp	r3, #15
 8004b16:	d80a      	bhi.n	8004b2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b18:	2200      	movs	r2, #0
 8004b1a:	6879      	ldr	r1, [r7, #4]
 8004b1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b20:	f000 f90b 	bl	8004d3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004b24:	4a06      	ldr	r2, [pc, #24]	; (8004b40 <HAL_InitTick+0x5c>)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	e000      	b.n	8004b30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	20000004 	.word	0x20000004
 8004b3c:	2000000c 	.word	0x2000000c
 8004b40:	20000008 	.word	0x20000008

08004b44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004b48:	4b05      	ldr	r3, [pc, #20]	; (8004b60 <HAL_IncTick+0x1c>)
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	4b05      	ldr	r3, [pc, #20]	; (8004b64 <HAL_IncTick+0x20>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4413      	add	r3, r2
 8004b54:	4a03      	ldr	r2, [pc, #12]	; (8004b64 <HAL_IncTick+0x20>)
 8004b56:	6013      	str	r3, [r2, #0]
}
 8004b58:	bf00      	nop
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bc80      	pop	{r7}
 8004b5e:	4770      	bx	lr
 8004b60:	2000000c 	.word	0x2000000c
 8004b64:	2000011c 	.word	0x2000011c

08004b68 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	af00      	add	r7, sp, #0
  return uwTick;
 8004b6c:	4b02      	ldr	r3, [pc, #8]	; (8004b78 <HAL_GetTick+0x10>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bc80      	pop	{r7}
 8004b76:	4770      	bx	lr
 8004b78:	2000011c 	.word	0x2000011c

08004b7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b84:	f7ff fff0 	bl	8004b68 <HAL_GetTick>
 8004b88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b94:	d005      	beq.n	8004ba2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b96:	4b0a      	ldr	r3, [pc, #40]	; (8004bc0 <HAL_Delay+0x44>)
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004ba2:	bf00      	nop
 8004ba4:	f7ff ffe0 	bl	8004b68 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d8f7      	bhi.n	8004ba4 <HAL_Delay+0x28>
  {
  }
}
 8004bb4:	bf00      	nop
 8004bb6:	bf00      	nop
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	2000000c 	.word	0x2000000c

08004bc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f003 0307 	and.w	r3, r3, #7
 8004bd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004bd4:	4b0c      	ldr	r3, [pc, #48]	; (8004c08 <__NVIC_SetPriorityGrouping+0x44>)
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004be0:	4013      	ands	r3, r2
 8004be2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004bec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004bf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004bf6:	4a04      	ldr	r2, [pc, #16]	; (8004c08 <__NVIC_SetPriorityGrouping+0x44>)
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	60d3      	str	r3, [r2, #12]
}
 8004bfc:	bf00      	nop
 8004bfe:	3714      	adds	r7, #20
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bc80      	pop	{r7}
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	e000ed00 	.word	0xe000ed00

08004c0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c10:	4b04      	ldr	r3, [pc, #16]	; (8004c24 <__NVIC_GetPriorityGrouping+0x18>)
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	0a1b      	lsrs	r3, r3, #8
 8004c16:	f003 0307 	and.w	r3, r3, #7
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bc80      	pop	{r7}
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	e000ed00 	.word	0xe000ed00

08004c28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	4603      	mov	r3, r0
 8004c30:	6039      	str	r1, [r7, #0]
 8004c32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	db0a      	blt.n	8004c52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	490c      	ldr	r1, [pc, #48]	; (8004c74 <__NVIC_SetPriority+0x4c>)
 8004c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c46:	0112      	lsls	r2, r2, #4
 8004c48:	b2d2      	uxtb	r2, r2
 8004c4a:	440b      	add	r3, r1
 8004c4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c50:	e00a      	b.n	8004c68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	b2da      	uxtb	r2, r3
 8004c56:	4908      	ldr	r1, [pc, #32]	; (8004c78 <__NVIC_SetPriority+0x50>)
 8004c58:	79fb      	ldrb	r3, [r7, #7]
 8004c5a:	f003 030f 	and.w	r3, r3, #15
 8004c5e:	3b04      	subs	r3, #4
 8004c60:	0112      	lsls	r2, r2, #4
 8004c62:	b2d2      	uxtb	r2, r2
 8004c64:	440b      	add	r3, r1
 8004c66:	761a      	strb	r2, [r3, #24]
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bc80      	pop	{r7}
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	e000e100 	.word	0xe000e100
 8004c78:	e000ed00 	.word	0xe000ed00

08004c7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b089      	sub	sp, #36	; 0x24
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f003 0307 	and.w	r3, r3, #7
 8004c8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	f1c3 0307 	rsb	r3, r3, #7
 8004c96:	2b04      	cmp	r3, #4
 8004c98:	bf28      	it	cs
 8004c9a:	2304      	movcs	r3, #4
 8004c9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	3304      	adds	r3, #4
 8004ca2:	2b06      	cmp	r3, #6
 8004ca4:	d902      	bls.n	8004cac <NVIC_EncodePriority+0x30>
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	3b03      	subs	r3, #3
 8004caa:	e000      	b.n	8004cae <NVIC_EncodePriority+0x32>
 8004cac:	2300      	movs	r3, #0
 8004cae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	43da      	mvns	r2, r3
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	401a      	ands	r2, r3
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004cc4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	fa01 f303 	lsl.w	r3, r1, r3
 8004cce:	43d9      	mvns	r1, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cd4:	4313      	orrs	r3, r2
         );
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3724      	adds	r7, #36	; 0x24
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bc80      	pop	{r7}
 8004cde:	4770      	bx	lr

08004ce0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	3b01      	subs	r3, #1
 8004cec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004cf0:	d301      	bcc.n	8004cf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e00f      	b.n	8004d16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cf6:	4a0a      	ldr	r2, [pc, #40]	; (8004d20 <SysTick_Config+0x40>)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cfe:	210f      	movs	r1, #15
 8004d00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d04:	f7ff ff90 	bl	8004c28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d08:	4b05      	ldr	r3, [pc, #20]	; (8004d20 <SysTick_Config+0x40>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d0e:	4b04      	ldr	r3, [pc, #16]	; (8004d20 <SysTick_Config+0x40>)
 8004d10:	2207      	movs	r2, #7
 8004d12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	e000e010 	.word	0xe000e010

08004d24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f7ff ff49 	bl	8004bc4 <__NVIC_SetPriorityGrouping>
}
 8004d32:	bf00      	nop
 8004d34:	3708      	adds	r7, #8
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b086      	sub	sp, #24
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	4603      	mov	r3, r0
 8004d42:	60b9      	str	r1, [r7, #8]
 8004d44:	607a      	str	r2, [r7, #4]
 8004d46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004d4c:	f7ff ff5e 	bl	8004c0c <__NVIC_GetPriorityGrouping>
 8004d50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	68b9      	ldr	r1, [r7, #8]
 8004d56:	6978      	ldr	r0, [r7, #20]
 8004d58:	f7ff ff90 	bl	8004c7c <NVIC_EncodePriority>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d62:	4611      	mov	r1, r2
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7ff ff5f 	bl	8004c28 <__NVIC_SetPriority>
}
 8004d6a:	bf00      	nop
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b082      	sub	sp, #8
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f7ff ffb0 	bl	8004ce0 <SysTick_Config>
 8004d80:	4603      	mov	r3, r0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3708      	adds	r7, #8
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
	...

08004d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b08b      	sub	sp, #44	; 0x2c
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004d96:	2300      	movs	r3, #0
 8004d98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d9e:	e169      	b.n	8005074 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004da0:	2201      	movs	r2, #1
 8004da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da4:	fa02 f303 	lsl.w	r3, r2, r3
 8004da8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	69fa      	ldr	r2, [r7, #28]
 8004db0:	4013      	ands	r3, r2
 8004db2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	f040 8158 	bne.w	800506e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	4a9a      	ldr	r2, [pc, #616]	; (800502c <HAL_GPIO_Init+0x2a0>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d05e      	beq.n	8004e86 <HAL_GPIO_Init+0xfa>
 8004dc8:	4a98      	ldr	r2, [pc, #608]	; (800502c <HAL_GPIO_Init+0x2a0>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d875      	bhi.n	8004eba <HAL_GPIO_Init+0x12e>
 8004dce:	4a98      	ldr	r2, [pc, #608]	; (8005030 <HAL_GPIO_Init+0x2a4>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d058      	beq.n	8004e86 <HAL_GPIO_Init+0xfa>
 8004dd4:	4a96      	ldr	r2, [pc, #600]	; (8005030 <HAL_GPIO_Init+0x2a4>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d86f      	bhi.n	8004eba <HAL_GPIO_Init+0x12e>
 8004dda:	4a96      	ldr	r2, [pc, #600]	; (8005034 <HAL_GPIO_Init+0x2a8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d052      	beq.n	8004e86 <HAL_GPIO_Init+0xfa>
 8004de0:	4a94      	ldr	r2, [pc, #592]	; (8005034 <HAL_GPIO_Init+0x2a8>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d869      	bhi.n	8004eba <HAL_GPIO_Init+0x12e>
 8004de6:	4a94      	ldr	r2, [pc, #592]	; (8005038 <HAL_GPIO_Init+0x2ac>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d04c      	beq.n	8004e86 <HAL_GPIO_Init+0xfa>
 8004dec:	4a92      	ldr	r2, [pc, #584]	; (8005038 <HAL_GPIO_Init+0x2ac>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d863      	bhi.n	8004eba <HAL_GPIO_Init+0x12e>
 8004df2:	4a92      	ldr	r2, [pc, #584]	; (800503c <HAL_GPIO_Init+0x2b0>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d046      	beq.n	8004e86 <HAL_GPIO_Init+0xfa>
 8004df8:	4a90      	ldr	r2, [pc, #576]	; (800503c <HAL_GPIO_Init+0x2b0>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d85d      	bhi.n	8004eba <HAL_GPIO_Init+0x12e>
 8004dfe:	2b12      	cmp	r3, #18
 8004e00:	d82a      	bhi.n	8004e58 <HAL_GPIO_Init+0xcc>
 8004e02:	2b12      	cmp	r3, #18
 8004e04:	d859      	bhi.n	8004eba <HAL_GPIO_Init+0x12e>
 8004e06:	a201      	add	r2, pc, #4	; (adr r2, 8004e0c <HAL_GPIO_Init+0x80>)
 8004e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e0c:	08004e87 	.word	0x08004e87
 8004e10:	08004e61 	.word	0x08004e61
 8004e14:	08004e73 	.word	0x08004e73
 8004e18:	08004eb5 	.word	0x08004eb5
 8004e1c:	08004ebb 	.word	0x08004ebb
 8004e20:	08004ebb 	.word	0x08004ebb
 8004e24:	08004ebb 	.word	0x08004ebb
 8004e28:	08004ebb 	.word	0x08004ebb
 8004e2c:	08004ebb 	.word	0x08004ebb
 8004e30:	08004ebb 	.word	0x08004ebb
 8004e34:	08004ebb 	.word	0x08004ebb
 8004e38:	08004ebb 	.word	0x08004ebb
 8004e3c:	08004ebb 	.word	0x08004ebb
 8004e40:	08004ebb 	.word	0x08004ebb
 8004e44:	08004ebb 	.word	0x08004ebb
 8004e48:	08004ebb 	.word	0x08004ebb
 8004e4c:	08004ebb 	.word	0x08004ebb
 8004e50:	08004e69 	.word	0x08004e69
 8004e54:	08004e7d 	.word	0x08004e7d
 8004e58:	4a79      	ldr	r2, [pc, #484]	; (8005040 <HAL_GPIO_Init+0x2b4>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d013      	beq.n	8004e86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004e5e:	e02c      	b.n	8004eba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	623b      	str	r3, [r7, #32]
          break;
 8004e66:	e029      	b.n	8004ebc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	3304      	adds	r3, #4
 8004e6e:	623b      	str	r3, [r7, #32]
          break;
 8004e70:	e024      	b.n	8004ebc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	3308      	adds	r3, #8
 8004e78:	623b      	str	r3, [r7, #32]
          break;
 8004e7a:	e01f      	b.n	8004ebc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	330c      	adds	r3, #12
 8004e82:	623b      	str	r3, [r7, #32]
          break;
 8004e84:	e01a      	b.n	8004ebc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d102      	bne.n	8004e94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004e8e:	2304      	movs	r3, #4
 8004e90:	623b      	str	r3, [r7, #32]
          break;
 8004e92:	e013      	b.n	8004ebc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d105      	bne.n	8004ea8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004e9c:	2308      	movs	r3, #8
 8004e9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	69fa      	ldr	r2, [r7, #28]
 8004ea4:	611a      	str	r2, [r3, #16]
          break;
 8004ea6:	e009      	b.n	8004ebc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004ea8:	2308      	movs	r3, #8
 8004eaa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	69fa      	ldr	r2, [r7, #28]
 8004eb0:	615a      	str	r2, [r3, #20]
          break;
 8004eb2:	e003      	b.n	8004ebc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	623b      	str	r3, [r7, #32]
          break;
 8004eb8:	e000      	b.n	8004ebc <HAL_GPIO_Init+0x130>
          break;
 8004eba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	2bff      	cmp	r3, #255	; 0xff
 8004ec0:	d801      	bhi.n	8004ec6 <HAL_GPIO_Init+0x13a>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	e001      	b.n	8004eca <HAL_GPIO_Init+0x13e>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	3304      	adds	r3, #4
 8004eca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	2bff      	cmp	r3, #255	; 0xff
 8004ed0:	d802      	bhi.n	8004ed8 <HAL_GPIO_Init+0x14c>
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	e002      	b.n	8004ede <HAL_GPIO_Init+0x152>
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eda:	3b08      	subs	r3, #8
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	210f      	movs	r1, #15
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8004eec:	43db      	mvns	r3, r3
 8004eee:	401a      	ands	r2, r3
 8004ef0:	6a39      	ldr	r1, [r7, #32]
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f000 80b1 	beq.w	800506e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004f0c:	4b4d      	ldr	r3, [pc, #308]	; (8005044 <HAL_GPIO_Init+0x2b8>)
 8004f0e:	699b      	ldr	r3, [r3, #24]
 8004f10:	4a4c      	ldr	r2, [pc, #304]	; (8005044 <HAL_GPIO_Init+0x2b8>)
 8004f12:	f043 0301 	orr.w	r3, r3, #1
 8004f16:	6193      	str	r3, [r2, #24]
 8004f18:	4b4a      	ldr	r3, [pc, #296]	; (8005044 <HAL_GPIO_Init+0x2b8>)
 8004f1a:	699b      	ldr	r3, [r3, #24]
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	60bb      	str	r3, [r7, #8]
 8004f22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004f24:	4a48      	ldr	r2, [pc, #288]	; (8005048 <HAL_GPIO_Init+0x2bc>)
 8004f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f28:	089b      	lsrs	r3, r3, #2
 8004f2a:	3302      	adds	r3, #2
 8004f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f34:	f003 0303 	and.w	r3, r3, #3
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	220f      	movs	r2, #15
 8004f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f40:	43db      	mvns	r3, r3
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	4013      	ands	r3, r2
 8004f46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a40      	ldr	r2, [pc, #256]	; (800504c <HAL_GPIO_Init+0x2c0>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d013      	beq.n	8004f78 <HAL_GPIO_Init+0x1ec>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a3f      	ldr	r2, [pc, #252]	; (8005050 <HAL_GPIO_Init+0x2c4>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d00d      	beq.n	8004f74 <HAL_GPIO_Init+0x1e8>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a3e      	ldr	r2, [pc, #248]	; (8005054 <HAL_GPIO_Init+0x2c8>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d007      	beq.n	8004f70 <HAL_GPIO_Init+0x1e4>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a3d      	ldr	r2, [pc, #244]	; (8005058 <HAL_GPIO_Init+0x2cc>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d101      	bne.n	8004f6c <HAL_GPIO_Init+0x1e0>
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e006      	b.n	8004f7a <HAL_GPIO_Init+0x1ee>
 8004f6c:	2304      	movs	r3, #4
 8004f6e:	e004      	b.n	8004f7a <HAL_GPIO_Init+0x1ee>
 8004f70:	2302      	movs	r3, #2
 8004f72:	e002      	b.n	8004f7a <HAL_GPIO_Init+0x1ee>
 8004f74:	2301      	movs	r3, #1
 8004f76:	e000      	b.n	8004f7a <HAL_GPIO_Init+0x1ee>
 8004f78:	2300      	movs	r3, #0
 8004f7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f7c:	f002 0203 	and.w	r2, r2, #3
 8004f80:	0092      	lsls	r2, r2, #2
 8004f82:	4093      	lsls	r3, r2
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004f8a:	492f      	ldr	r1, [pc, #188]	; (8005048 <HAL_GPIO_Init+0x2bc>)
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8e:	089b      	lsrs	r3, r3, #2
 8004f90:	3302      	adds	r3, #2
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d006      	beq.n	8004fb2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004fa4:	4b2d      	ldr	r3, [pc, #180]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	492c      	ldr	r1, [pc, #176]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	608b      	str	r3, [r1, #8]
 8004fb0:	e006      	b.n	8004fc0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004fb2:	4b2a      	ldr	r3, [pc, #168]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8004fb4:	689a      	ldr	r2, [r3, #8]
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	43db      	mvns	r3, r3
 8004fba:	4928      	ldr	r1, [pc, #160]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d006      	beq.n	8004fda <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004fcc:	4b23      	ldr	r3, [pc, #140]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8004fce:	68da      	ldr	r2, [r3, #12]
 8004fd0:	4922      	ldr	r1, [pc, #136]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	60cb      	str	r3, [r1, #12]
 8004fd8:	e006      	b.n	8004fe8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004fda:	4b20      	ldr	r3, [pc, #128]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	43db      	mvns	r3, r3
 8004fe2:	491e      	ldr	r1, [pc, #120]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d006      	beq.n	8005002 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004ff4:	4b19      	ldr	r3, [pc, #100]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	4918      	ldr	r1, [pc, #96]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	604b      	str	r3, [r1, #4]
 8005000:	e006      	b.n	8005010 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005002:	4b16      	ldr	r3, [pc, #88]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8005004:	685a      	ldr	r2, [r3, #4]
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	43db      	mvns	r3, r3
 800500a:	4914      	ldr	r1, [pc, #80]	; (800505c <HAL_GPIO_Init+0x2d0>)
 800500c:	4013      	ands	r3, r2
 800500e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d021      	beq.n	8005060 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800501c:	4b0f      	ldr	r3, [pc, #60]	; (800505c <HAL_GPIO_Init+0x2d0>)
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	490e      	ldr	r1, [pc, #56]	; (800505c <HAL_GPIO_Init+0x2d0>)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	4313      	orrs	r3, r2
 8005026:	600b      	str	r3, [r1, #0]
 8005028:	e021      	b.n	800506e <HAL_GPIO_Init+0x2e2>
 800502a:	bf00      	nop
 800502c:	10320000 	.word	0x10320000
 8005030:	10310000 	.word	0x10310000
 8005034:	10220000 	.word	0x10220000
 8005038:	10210000 	.word	0x10210000
 800503c:	10120000 	.word	0x10120000
 8005040:	10110000 	.word	0x10110000
 8005044:	40021000 	.word	0x40021000
 8005048:	40010000 	.word	0x40010000
 800504c:	40010800 	.word	0x40010800
 8005050:	40010c00 	.word	0x40010c00
 8005054:	40011000 	.word	0x40011000
 8005058:	40011400 	.word	0x40011400
 800505c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005060:	4b0b      	ldr	r3, [pc, #44]	; (8005090 <HAL_GPIO_Init+0x304>)
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	43db      	mvns	r3, r3
 8005068:	4909      	ldr	r1, [pc, #36]	; (8005090 <HAL_GPIO_Init+0x304>)
 800506a:	4013      	ands	r3, r2
 800506c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800506e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005070:	3301      	adds	r3, #1
 8005072:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507a:	fa22 f303 	lsr.w	r3, r2, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	f47f ae8e 	bne.w	8004da0 <HAL_GPIO_Init+0x14>
  }
}
 8005084:	bf00      	nop
 8005086:	bf00      	nop
 8005088:	372c      	adds	r7, #44	; 0x2c
 800508a:	46bd      	mov	sp, r7
 800508c:	bc80      	pop	{r7}
 800508e:	4770      	bx	lr
 8005090:	40010400 	.word	0x40010400

08005094 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	460b      	mov	r3, r1
 800509e:	807b      	strh	r3, [r7, #2]
 80050a0:	4613      	mov	r3, r2
 80050a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80050a4:	787b      	ldrb	r3, [r7, #1]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d003      	beq.n	80050b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050aa:	887a      	ldrh	r2, [r7, #2]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80050b0:	e003      	b.n	80050ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80050b2:	887b      	ldrh	r3, [r7, #2]
 80050b4:	041a      	lsls	r2, r3, #16
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	611a      	str	r2, [r3, #16]
}
 80050ba:	bf00      	nop
 80050bc:	370c      	adds	r7, #12
 80050be:	46bd      	mov	sp, r7
 80050c0:	bc80      	pop	{r7}
 80050c2:	4770      	bx	lr

080050c4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	460b      	mov	r3, r1
 80050ce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80050d6:	887a      	ldrh	r2, [r7, #2]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4013      	ands	r3, r2
 80050dc:	041a      	lsls	r2, r3, #16
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	43d9      	mvns	r1, r3
 80050e2:	887b      	ldrh	r3, [r7, #2]
 80050e4:	400b      	ands	r3, r1
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	611a      	str	r2, [r3, #16]
}
 80050ec:	bf00      	nop
 80050ee:	3714      	adds	r7, #20
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bc80      	pop	{r7}
 80050f4:	4770      	bx	lr
	...

080050f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d101      	bne.n	800510a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e272      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0301 	and.w	r3, r3, #1
 8005112:	2b00      	cmp	r3, #0
 8005114:	f000 8087 	beq.w	8005226 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005118:	4b92      	ldr	r3, [pc, #584]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f003 030c 	and.w	r3, r3, #12
 8005120:	2b04      	cmp	r3, #4
 8005122:	d00c      	beq.n	800513e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005124:	4b8f      	ldr	r3, [pc, #572]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f003 030c 	and.w	r3, r3, #12
 800512c:	2b08      	cmp	r3, #8
 800512e:	d112      	bne.n	8005156 <HAL_RCC_OscConfig+0x5e>
 8005130:	4b8c      	ldr	r3, [pc, #560]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800513c:	d10b      	bne.n	8005156 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800513e:	4b89      	ldr	r3, [pc, #548]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d06c      	beq.n	8005224 <HAL_RCC_OscConfig+0x12c>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d168      	bne.n	8005224 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e24c      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800515e:	d106      	bne.n	800516e <HAL_RCC_OscConfig+0x76>
 8005160:	4b80      	ldr	r3, [pc, #512]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a7f      	ldr	r2, [pc, #508]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005166:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800516a:	6013      	str	r3, [r2, #0]
 800516c:	e02e      	b.n	80051cc <HAL_RCC_OscConfig+0xd4>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10c      	bne.n	8005190 <HAL_RCC_OscConfig+0x98>
 8005176:	4b7b      	ldr	r3, [pc, #492]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a7a      	ldr	r2, [pc, #488]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 800517c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005180:	6013      	str	r3, [r2, #0]
 8005182:	4b78      	ldr	r3, [pc, #480]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a77      	ldr	r2, [pc, #476]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005188:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800518c:	6013      	str	r3, [r2, #0]
 800518e:	e01d      	b.n	80051cc <HAL_RCC_OscConfig+0xd4>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005198:	d10c      	bne.n	80051b4 <HAL_RCC_OscConfig+0xbc>
 800519a:	4b72      	ldr	r3, [pc, #456]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a71      	ldr	r2, [pc, #452]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80051a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051a4:	6013      	str	r3, [r2, #0]
 80051a6:	4b6f      	ldr	r3, [pc, #444]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a6e      	ldr	r2, [pc, #440]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80051ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051b0:	6013      	str	r3, [r2, #0]
 80051b2:	e00b      	b.n	80051cc <HAL_RCC_OscConfig+0xd4>
 80051b4:	4b6b      	ldr	r3, [pc, #428]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a6a      	ldr	r2, [pc, #424]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80051ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051be:	6013      	str	r3, [r2, #0]
 80051c0:	4b68      	ldr	r3, [pc, #416]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a67      	ldr	r2, [pc, #412]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80051c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d013      	beq.n	80051fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051d4:	f7ff fcc8 	bl	8004b68 <HAL_GetTick>
 80051d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051da:	e008      	b.n	80051ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051dc:	f7ff fcc4 	bl	8004b68 <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	2b64      	cmp	r3, #100	; 0x64
 80051e8:	d901      	bls.n	80051ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e200      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ee:	4b5d      	ldr	r3, [pc, #372]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d0f0      	beq.n	80051dc <HAL_RCC_OscConfig+0xe4>
 80051fa:	e014      	b.n	8005226 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051fc:	f7ff fcb4 	bl	8004b68 <HAL_GetTick>
 8005200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005202:	e008      	b.n	8005216 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005204:	f7ff fcb0 	bl	8004b68 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b64      	cmp	r3, #100	; 0x64
 8005210:	d901      	bls.n	8005216 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e1ec      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005216:	4b53      	ldr	r3, [pc, #332]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1f0      	bne.n	8005204 <HAL_RCC_OscConfig+0x10c>
 8005222:	e000      	b.n	8005226 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005224:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d063      	beq.n	80052fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005232:	4b4c      	ldr	r3, [pc, #304]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	f003 030c 	and.w	r3, r3, #12
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00b      	beq.n	8005256 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800523e:	4b49      	ldr	r3, [pc, #292]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f003 030c 	and.w	r3, r3, #12
 8005246:	2b08      	cmp	r3, #8
 8005248:	d11c      	bne.n	8005284 <HAL_RCC_OscConfig+0x18c>
 800524a:	4b46      	ldr	r3, [pc, #280]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d116      	bne.n	8005284 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005256:	4b43      	ldr	r3, [pc, #268]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d005      	beq.n	800526e <HAL_RCC_OscConfig+0x176>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	2b01      	cmp	r3, #1
 8005268:	d001      	beq.n	800526e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e1c0      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800526e:	4b3d      	ldr	r3, [pc, #244]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	00db      	lsls	r3, r3, #3
 800527c:	4939      	ldr	r1, [pc, #228]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 800527e:	4313      	orrs	r3, r2
 8005280:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005282:	e03a      	b.n	80052fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d020      	beq.n	80052ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800528c:	4b36      	ldr	r3, [pc, #216]	; (8005368 <HAL_RCC_OscConfig+0x270>)
 800528e:	2201      	movs	r2, #1
 8005290:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005292:	f7ff fc69 	bl	8004b68 <HAL_GetTick>
 8005296:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005298:	e008      	b.n	80052ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800529a:	f7ff fc65 	bl	8004b68 <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	2b02      	cmp	r3, #2
 80052a6:	d901      	bls.n	80052ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80052a8:	2303      	movs	r3, #3
 80052aa:	e1a1      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ac:	4b2d      	ldr	r3, [pc, #180]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d0f0      	beq.n	800529a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052b8:	4b2a      	ldr	r3, [pc, #168]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	695b      	ldr	r3, [r3, #20]
 80052c4:	00db      	lsls	r3, r3, #3
 80052c6:	4927      	ldr	r1, [pc, #156]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	600b      	str	r3, [r1, #0]
 80052cc:	e015      	b.n	80052fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052ce:	4b26      	ldr	r3, [pc, #152]	; (8005368 <HAL_RCC_OscConfig+0x270>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d4:	f7ff fc48 	bl	8004b68 <HAL_GetTick>
 80052d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052da:	e008      	b.n	80052ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052dc:	f7ff fc44 	bl	8004b68 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e180      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ee:	4b1d      	ldr	r3, [pc, #116]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d1f0      	bne.n	80052dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0308 	and.w	r3, r3, #8
 8005302:	2b00      	cmp	r3, #0
 8005304:	d03a      	beq.n	800537c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d019      	beq.n	8005342 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800530e:	4b17      	ldr	r3, [pc, #92]	; (800536c <HAL_RCC_OscConfig+0x274>)
 8005310:	2201      	movs	r2, #1
 8005312:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005314:	f7ff fc28 	bl	8004b68 <HAL_GetTick>
 8005318:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800531a:	e008      	b.n	800532e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800531c:	f7ff fc24 	bl	8004b68 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	2b02      	cmp	r3, #2
 8005328:	d901      	bls.n	800532e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e160      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800532e:	4b0d      	ldr	r3, [pc, #52]	; (8005364 <HAL_RCC_OscConfig+0x26c>)
 8005330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005332:	f003 0302 	and.w	r3, r3, #2
 8005336:	2b00      	cmp	r3, #0
 8005338:	d0f0      	beq.n	800531c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800533a:	2001      	movs	r0, #1
 800533c:	f000 face 	bl	80058dc <RCC_Delay>
 8005340:	e01c      	b.n	800537c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005342:	4b0a      	ldr	r3, [pc, #40]	; (800536c <HAL_RCC_OscConfig+0x274>)
 8005344:	2200      	movs	r2, #0
 8005346:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005348:	f7ff fc0e 	bl	8004b68 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800534e:	e00f      	b.n	8005370 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005350:	f7ff fc0a 	bl	8004b68 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	2b02      	cmp	r3, #2
 800535c:	d908      	bls.n	8005370 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e146      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
 8005362:	bf00      	nop
 8005364:	40021000 	.word	0x40021000
 8005368:	42420000 	.word	0x42420000
 800536c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005370:	4b92      	ldr	r3, [pc, #584]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005374:	f003 0302 	and.w	r3, r3, #2
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1e9      	bne.n	8005350 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0304 	and.w	r3, r3, #4
 8005384:	2b00      	cmp	r3, #0
 8005386:	f000 80a6 	beq.w	80054d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800538a:	2300      	movs	r3, #0
 800538c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800538e:	4b8b      	ldr	r3, [pc, #556]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d10d      	bne.n	80053b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800539a:	4b88      	ldr	r3, [pc, #544]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	4a87      	ldr	r2, [pc, #540]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 80053a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053a4:	61d3      	str	r3, [r2, #28]
 80053a6:	4b85      	ldr	r3, [pc, #532]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053ae:	60bb      	str	r3, [r7, #8]
 80053b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053b2:	2301      	movs	r3, #1
 80053b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053b6:	4b82      	ldr	r3, [pc, #520]	; (80055c0 <HAL_RCC_OscConfig+0x4c8>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d118      	bne.n	80053f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053c2:	4b7f      	ldr	r3, [pc, #508]	; (80055c0 <HAL_RCC_OscConfig+0x4c8>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a7e      	ldr	r2, [pc, #504]	; (80055c0 <HAL_RCC_OscConfig+0x4c8>)
 80053c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053ce:	f7ff fbcb 	bl	8004b68 <HAL_GetTick>
 80053d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053d4:	e008      	b.n	80053e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053d6:	f7ff fbc7 	bl	8004b68 <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	2b64      	cmp	r3, #100	; 0x64
 80053e2:	d901      	bls.n	80053e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e103      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053e8:	4b75      	ldr	r3, [pc, #468]	; (80055c0 <HAL_RCC_OscConfig+0x4c8>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d0f0      	beq.n	80053d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d106      	bne.n	800540a <HAL_RCC_OscConfig+0x312>
 80053fc:	4b6f      	ldr	r3, [pc, #444]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 80053fe:	6a1b      	ldr	r3, [r3, #32]
 8005400:	4a6e      	ldr	r2, [pc, #440]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005402:	f043 0301 	orr.w	r3, r3, #1
 8005406:	6213      	str	r3, [r2, #32]
 8005408:	e02d      	b.n	8005466 <HAL_RCC_OscConfig+0x36e>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10c      	bne.n	800542c <HAL_RCC_OscConfig+0x334>
 8005412:	4b6a      	ldr	r3, [pc, #424]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	4a69      	ldr	r2, [pc, #420]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005418:	f023 0301 	bic.w	r3, r3, #1
 800541c:	6213      	str	r3, [r2, #32]
 800541e:	4b67      	ldr	r3, [pc, #412]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	4a66      	ldr	r2, [pc, #408]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005424:	f023 0304 	bic.w	r3, r3, #4
 8005428:	6213      	str	r3, [r2, #32]
 800542a:	e01c      	b.n	8005466 <HAL_RCC_OscConfig+0x36e>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	2b05      	cmp	r3, #5
 8005432:	d10c      	bne.n	800544e <HAL_RCC_OscConfig+0x356>
 8005434:	4b61      	ldr	r3, [pc, #388]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	4a60      	ldr	r2, [pc, #384]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 800543a:	f043 0304 	orr.w	r3, r3, #4
 800543e:	6213      	str	r3, [r2, #32]
 8005440:	4b5e      	ldr	r3, [pc, #376]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	4a5d      	ldr	r2, [pc, #372]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005446:	f043 0301 	orr.w	r3, r3, #1
 800544a:	6213      	str	r3, [r2, #32]
 800544c:	e00b      	b.n	8005466 <HAL_RCC_OscConfig+0x36e>
 800544e:	4b5b      	ldr	r3, [pc, #364]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005450:	6a1b      	ldr	r3, [r3, #32]
 8005452:	4a5a      	ldr	r2, [pc, #360]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005454:	f023 0301 	bic.w	r3, r3, #1
 8005458:	6213      	str	r3, [r2, #32]
 800545a:	4b58      	ldr	r3, [pc, #352]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 800545c:	6a1b      	ldr	r3, [r3, #32]
 800545e:	4a57      	ldr	r2, [pc, #348]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005460:	f023 0304 	bic.w	r3, r3, #4
 8005464:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d015      	beq.n	800549a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800546e:	f7ff fb7b 	bl	8004b68 <HAL_GetTick>
 8005472:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005474:	e00a      	b.n	800548c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005476:	f7ff fb77 	bl	8004b68 <HAL_GetTick>
 800547a:	4602      	mov	r2, r0
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	1ad3      	subs	r3, r2, r3
 8005480:	f241 3288 	movw	r2, #5000	; 0x1388
 8005484:	4293      	cmp	r3, r2
 8005486:	d901      	bls.n	800548c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005488:	2303      	movs	r3, #3
 800548a:	e0b1      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800548c:	4b4b      	ldr	r3, [pc, #300]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	f003 0302 	and.w	r3, r3, #2
 8005494:	2b00      	cmp	r3, #0
 8005496:	d0ee      	beq.n	8005476 <HAL_RCC_OscConfig+0x37e>
 8005498:	e014      	b.n	80054c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800549a:	f7ff fb65 	bl	8004b68 <HAL_GetTick>
 800549e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054a0:	e00a      	b.n	80054b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054a2:	f7ff fb61 	bl	8004b68 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e09b      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054b8:	4b40      	ldr	r3, [pc, #256]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 80054ba:	6a1b      	ldr	r3, [r3, #32]
 80054bc:	f003 0302 	and.w	r3, r3, #2
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d1ee      	bne.n	80054a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80054c4:	7dfb      	ldrb	r3, [r7, #23]
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	d105      	bne.n	80054d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054ca:	4b3c      	ldr	r3, [pc, #240]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 80054cc:	69db      	ldr	r3, [r3, #28]
 80054ce:	4a3b      	ldr	r2, [pc, #236]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 80054d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	69db      	ldr	r3, [r3, #28]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f000 8087 	beq.w	80055ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054e0:	4b36      	ldr	r3, [pc, #216]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f003 030c 	and.w	r3, r3, #12
 80054e8:	2b08      	cmp	r3, #8
 80054ea:	d061      	beq.n	80055b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	69db      	ldr	r3, [r3, #28]
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d146      	bne.n	8005582 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054f4:	4b33      	ldr	r3, [pc, #204]	; (80055c4 <HAL_RCC_OscConfig+0x4cc>)
 80054f6:	2200      	movs	r2, #0
 80054f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054fa:	f7ff fb35 	bl	8004b68 <HAL_GetTick>
 80054fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005500:	e008      	b.n	8005514 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005502:	f7ff fb31 	bl	8004b68 <HAL_GetTick>
 8005506:	4602      	mov	r2, r0
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	1ad3      	subs	r3, r2, r3
 800550c:	2b02      	cmp	r3, #2
 800550e:	d901      	bls.n	8005514 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005510:	2303      	movs	r3, #3
 8005512:	e06d      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005514:	4b29      	ldr	r3, [pc, #164]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d1f0      	bne.n	8005502 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a1b      	ldr	r3, [r3, #32]
 8005524:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005528:	d108      	bne.n	800553c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800552a:	4b24      	ldr	r3, [pc, #144]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	4921      	ldr	r1, [pc, #132]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005538:	4313      	orrs	r3, r2
 800553a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800553c:	4b1f      	ldr	r3, [pc, #124]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a19      	ldr	r1, [r3, #32]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554c:	430b      	orrs	r3, r1
 800554e:	491b      	ldr	r1, [pc, #108]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005550:	4313      	orrs	r3, r2
 8005552:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005554:	4b1b      	ldr	r3, [pc, #108]	; (80055c4 <HAL_RCC_OscConfig+0x4cc>)
 8005556:	2201      	movs	r2, #1
 8005558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800555a:	f7ff fb05 	bl	8004b68 <HAL_GetTick>
 800555e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005560:	e008      	b.n	8005574 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005562:	f7ff fb01 	bl	8004b68 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	2b02      	cmp	r3, #2
 800556e:	d901      	bls.n	8005574 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	e03d      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005574:	4b11      	ldr	r3, [pc, #68]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800557c:	2b00      	cmp	r3, #0
 800557e:	d0f0      	beq.n	8005562 <HAL_RCC_OscConfig+0x46a>
 8005580:	e035      	b.n	80055ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005582:	4b10      	ldr	r3, [pc, #64]	; (80055c4 <HAL_RCC_OscConfig+0x4cc>)
 8005584:	2200      	movs	r2, #0
 8005586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005588:	f7ff faee 	bl	8004b68 <HAL_GetTick>
 800558c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800558e:	e008      	b.n	80055a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005590:	f7ff faea 	bl	8004b68 <HAL_GetTick>
 8005594:	4602      	mov	r2, r0
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	2b02      	cmp	r3, #2
 800559c:	d901      	bls.n	80055a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e026      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055a2:	4b06      	ldr	r3, [pc, #24]	; (80055bc <HAL_RCC_OscConfig+0x4c4>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1f0      	bne.n	8005590 <HAL_RCC_OscConfig+0x498>
 80055ae:	e01e      	b.n	80055ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	69db      	ldr	r3, [r3, #28]
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d107      	bne.n	80055c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e019      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
 80055bc:	40021000 	.word	0x40021000
 80055c0:	40007000 	.word	0x40007000
 80055c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80055c8:	4b0b      	ldr	r3, [pc, #44]	; (80055f8 <HAL_RCC_OscConfig+0x500>)
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a1b      	ldr	r3, [r3, #32]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d106      	bne.n	80055ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d001      	beq.n	80055ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e000      	b.n	80055f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3718      	adds	r7, #24
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	40021000 	.word	0x40021000

080055fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d101      	bne.n	8005610 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e0d0      	b.n	80057b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005610:	4b6a      	ldr	r3, [pc, #424]	; (80057bc <HAL_RCC_ClockConfig+0x1c0>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0307 	and.w	r3, r3, #7
 8005618:	683a      	ldr	r2, [r7, #0]
 800561a:	429a      	cmp	r2, r3
 800561c:	d910      	bls.n	8005640 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800561e:	4b67      	ldr	r3, [pc, #412]	; (80057bc <HAL_RCC_ClockConfig+0x1c0>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f023 0207 	bic.w	r2, r3, #7
 8005626:	4965      	ldr	r1, [pc, #404]	; (80057bc <HAL_RCC_ClockConfig+0x1c0>)
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	4313      	orrs	r3, r2
 800562c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800562e:	4b63      	ldr	r3, [pc, #396]	; (80057bc <HAL_RCC_ClockConfig+0x1c0>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0307 	and.w	r3, r3, #7
 8005636:	683a      	ldr	r2, [r7, #0]
 8005638:	429a      	cmp	r2, r3
 800563a:	d001      	beq.n	8005640 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e0b8      	b.n	80057b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0302 	and.w	r3, r3, #2
 8005648:	2b00      	cmp	r3, #0
 800564a:	d020      	beq.n	800568e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0304 	and.w	r3, r3, #4
 8005654:	2b00      	cmp	r3, #0
 8005656:	d005      	beq.n	8005664 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005658:	4b59      	ldr	r3, [pc, #356]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	4a58      	ldr	r2, [pc, #352]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 800565e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005662:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0308 	and.w	r3, r3, #8
 800566c:	2b00      	cmp	r3, #0
 800566e:	d005      	beq.n	800567c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005670:	4b53      	ldr	r3, [pc, #332]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	4a52      	ldr	r2, [pc, #328]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005676:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800567a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800567c:	4b50      	ldr	r3, [pc, #320]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	494d      	ldr	r1, [pc, #308]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 800568a:	4313      	orrs	r3, r2
 800568c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b00      	cmp	r3, #0
 8005698:	d040      	beq.n	800571c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d107      	bne.n	80056b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056a2:	4b47      	ldr	r3, [pc, #284]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d115      	bne.n	80056da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e07f      	b.n	80057b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d107      	bne.n	80056ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056ba:	4b41      	ldr	r3, [pc, #260]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d109      	bne.n	80056da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e073      	b.n	80057b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ca:	4b3d      	ldr	r3, [pc, #244]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d101      	bne.n	80056da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e06b      	b.n	80057b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056da:	4b39      	ldr	r3, [pc, #228]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	f023 0203 	bic.w	r2, r3, #3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	4936      	ldr	r1, [pc, #216]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056ec:	f7ff fa3c 	bl	8004b68 <HAL_GetTick>
 80056f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056f2:	e00a      	b.n	800570a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056f4:	f7ff fa38 	bl	8004b68 <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005702:	4293      	cmp	r3, r2
 8005704:	d901      	bls.n	800570a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e053      	b.n	80057b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800570a:	4b2d      	ldr	r3, [pc, #180]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	f003 020c 	and.w	r2, r3, #12
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	429a      	cmp	r2, r3
 800571a:	d1eb      	bne.n	80056f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800571c:	4b27      	ldr	r3, [pc, #156]	; (80057bc <HAL_RCC_ClockConfig+0x1c0>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0307 	and.w	r3, r3, #7
 8005724:	683a      	ldr	r2, [r7, #0]
 8005726:	429a      	cmp	r2, r3
 8005728:	d210      	bcs.n	800574c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800572a:	4b24      	ldr	r3, [pc, #144]	; (80057bc <HAL_RCC_ClockConfig+0x1c0>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f023 0207 	bic.w	r2, r3, #7
 8005732:	4922      	ldr	r1, [pc, #136]	; (80057bc <HAL_RCC_ClockConfig+0x1c0>)
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	4313      	orrs	r3, r2
 8005738:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800573a:	4b20      	ldr	r3, [pc, #128]	; (80057bc <HAL_RCC_ClockConfig+0x1c0>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0307 	and.w	r3, r3, #7
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	429a      	cmp	r2, r3
 8005746:	d001      	beq.n	800574c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e032      	b.n	80057b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0304 	and.w	r3, r3, #4
 8005754:	2b00      	cmp	r3, #0
 8005756:	d008      	beq.n	800576a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005758:	4b19      	ldr	r3, [pc, #100]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	4916      	ldr	r1, [pc, #88]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005766:	4313      	orrs	r3, r2
 8005768:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0308 	and.w	r3, r3, #8
 8005772:	2b00      	cmp	r3, #0
 8005774:	d009      	beq.n	800578a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005776:	4b12      	ldr	r3, [pc, #72]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	00db      	lsls	r3, r3, #3
 8005784:	490e      	ldr	r1, [pc, #56]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005786:	4313      	orrs	r3, r2
 8005788:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800578a:	f000 f821 	bl	80057d0 <HAL_RCC_GetSysClockFreq>
 800578e:	4602      	mov	r2, r0
 8005790:	4b0b      	ldr	r3, [pc, #44]	; (80057c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	091b      	lsrs	r3, r3, #4
 8005796:	f003 030f 	and.w	r3, r3, #15
 800579a:	490a      	ldr	r1, [pc, #40]	; (80057c4 <HAL_RCC_ClockConfig+0x1c8>)
 800579c:	5ccb      	ldrb	r3, [r1, r3]
 800579e:	fa22 f303 	lsr.w	r3, r2, r3
 80057a2:	4a09      	ldr	r2, [pc, #36]	; (80057c8 <HAL_RCC_ClockConfig+0x1cc>)
 80057a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80057a6:	4b09      	ldr	r3, [pc, #36]	; (80057cc <HAL_RCC_ClockConfig+0x1d0>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7ff f99a 	bl	8004ae4 <HAL_InitTick>

  return HAL_OK;
 80057b0:	2300      	movs	r3, #0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3710      	adds	r7, #16
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	40022000 	.word	0x40022000
 80057c0:	40021000 	.word	0x40021000
 80057c4:	08006b48 	.word	0x08006b48
 80057c8:	20000004 	.word	0x20000004
 80057cc:	20000008 	.word	0x20000008

080057d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b087      	sub	sp, #28
 80057d4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80057d6:	2300      	movs	r3, #0
 80057d8:	60fb      	str	r3, [r7, #12]
 80057da:	2300      	movs	r3, #0
 80057dc:	60bb      	str	r3, [r7, #8]
 80057de:	2300      	movs	r3, #0
 80057e0:	617b      	str	r3, [r7, #20]
 80057e2:	2300      	movs	r3, #0
 80057e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80057e6:	2300      	movs	r3, #0
 80057e8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80057ea:	4b1e      	ldr	r3, [pc, #120]	; (8005864 <HAL_RCC_GetSysClockFreq+0x94>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f003 030c 	and.w	r3, r3, #12
 80057f6:	2b04      	cmp	r3, #4
 80057f8:	d002      	beq.n	8005800 <HAL_RCC_GetSysClockFreq+0x30>
 80057fa:	2b08      	cmp	r3, #8
 80057fc:	d003      	beq.n	8005806 <HAL_RCC_GetSysClockFreq+0x36>
 80057fe:	e027      	b.n	8005850 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005800:	4b19      	ldr	r3, [pc, #100]	; (8005868 <HAL_RCC_GetSysClockFreq+0x98>)
 8005802:	613b      	str	r3, [r7, #16]
      break;
 8005804:	e027      	b.n	8005856 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	0c9b      	lsrs	r3, r3, #18
 800580a:	f003 030f 	and.w	r3, r3, #15
 800580e:	4a17      	ldr	r2, [pc, #92]	; (800586c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005810:	5cd3      	ldrb	r3, [r2, r3]
 8005812:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d010      	beq.n	8005840 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800581e:	4b11      	ldr	r3, [pc, #68]	; (8005864 <HAL_RCC_GetSysClockFreq+0x94>)
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	0c5b      	lsrs	r3, r3, #17
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	4a11      	ldr	r2, [pc, #68]	; (8005870 <HAL_RCC_GetSysClockFreq+0xa0>)
 800582a:	5cd3      	ldrb	r3, [r2, r3]
 800582c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a0d      	ldr	r2, [pc, #52]	; (8005868 <HAL_RCC_GetSysClockFreq+0x98>)
 8005832:	fb03 f202 	mul.w	r2, r3, r2
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	fbb2 f3f3 	udiv	r3, r2, r3
 800583c:	617b      	str	r3, [r7, #20]
 800583e:	e004      	b.n	800584a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4a0c      	ldr	r2, [pc, #48]	; (8005874 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005844:	fb02 f303 	mul.w	r3, r2, r3
 8005848:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	613b      	str	r3, [r7, #16]
      break;
 800584e:	e002      	b.n	8005856 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005850:	4b05      	ldr	r3, [pc, #20]	; (8005868 <HAL_RCC_GetSysClockFreq+0x98>)
 8005852:	613b      	str	r3, [r7, #16]
      break;
 8005854:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005856:	693b      	ldr	r3, [r7, #16]
}
 8005858:	4618      	mov	r0, r3
 800585a:	371c      	adds	r7, #28
 800585c:	46bd      	mov	sp, r7
 800585e:	bc80      	pop	{r7}
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	40021000 	.word	0x40021000
 8005868:	007a1200 	.word	0x007a1200
 800586c:	08006b60 	.word	0x08006b60
 8005870:	08006b70 	.word	0x08006b70
 8005874:	003d0900 	.word	0x003d0900

08005878 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005878:	b480      	push	{r7}
 800587a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800587c:	4b02      	ldr	r3, [pc, #8]	; (8005888 <HAL_RCC_GetHCLKFreq+0x10>)
 800587e:	681b      	ldr	r3, [r3, #0]
}
 8005880:	4618      	mov	r0, r3
 8005882:	46bd      	mov	sp, r7
 8005884:	bc80      	pop	{r7}
 8005886:	4770      	bx	lr
 8005888:	20000004 	.word	0x20000004

0800588c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005890:	f7ff fff2 	bl	8005878 <HAL_RCC_GetHCLKFreq>
 8005894:	4602      	mov	r2, r0
 8005896:	4b05      	ldr	r3, [pc, #20]	; (80058ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	0a1b      	lsrs	r3, r3, #8
 800589c:	f003 0307 	and.w	r3, r3, #7
 80058a0:	4903      	ldr	r1, [pc, #12]	; (80058b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058a2:	5ccb      	ldrb	r3, [r1, r3]
 80058a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	40021000 	.word	0x40021000
 80058b0:	08006b58 	.word	0x08006b58

080058b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058b8:	f7ff ffde 	bl	8005878 <HAL_RCC_GetHCLKFreq>
 80058bc:	4602      	mov	r2, r0
 80058be:	4b05      	ldr	r3, [pc, #20]	; (80058d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	0adb      	lsrs	r3, r3, #11
 80058c4:	f003 0307 	and.w	r3, r3, #7
 80058c8:	4903      	ldr	r1, [pc, #12]	; (80058d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058ca:	5ccb      	ldrb	r3, [r1, r3]
 80058cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	40021000 	.word	0x40021000
 80058d8:	08006b58 	.word	0x08006b58

080058dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80058e4:	4b0a      	ldr	r3, [pc, #40]	; (8005910 <RCC_Delay+0x34>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a0a      	ldr	r2, [pc, #40]	; (8005914 <RCC_Delay+0x38>)
 80058ea:	fba2 2303 	umull	r2, r3, r2, r3
 80058ee:	0a5b      	lsrs	r3, r3, #9
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	fb02 f303 	mul.w	r3, r2, r3
 80058f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80058f8:	bf00      	nop
  }
  while (Delay --);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	1e5a      	subs	r2, r3, #1
 80058fe:	60fa      	str	r2, [r7, #12]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1f9      	bne.n	80058f8 <RCC_Delay+0x1c>
}
 8005904:	bf00      	nop
 8005906:	bf00      	nop
 8005908:	3714      	adds	r7, #20
 800590a:	46bd      	mov	sp, r7
 800590c:	bc80      	pop	{r7}
 800590e:	4770      	bx	lr
 8005910:	20000004 	.word	0x20000004
 8005914:	10624dd3 	.word	0x10624dd3

08005918 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d101      	bne.n	800592a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e042      	b.n	80059b0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b00      	cmp	r3, #0
 8005934:	d106      	bne.n	8005944 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7fe ff40 	bl	80047c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2224      	movs	r2, #36	; 0x24
 8005948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68da      	ldr	r2, [r3, #12]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800595a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 f91d 	bl	8005b9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	691a      	ldr	r2, [r3, #16]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005970:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	695a      	ldr	r2, [r3, #20]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005980:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68da      	ldr	r2, [r3, #12]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005990:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2220      	movs	r2, #32
 800599c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2220      	movs	r2, #32
 80059a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b08a      	sub	sp, #40	; 0x28
 80059bc:	af02      	add	r7, sp, #8
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	603b      	str	r3, [r7, #0]
 80059c4:	4613      	mov	r3, r2
 80059c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	2b20      	cmp	r3, #32
 80059d6:	d16d      	bne.n	8005ab4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d002      	beq.n	80059e4 <HAL_UART_Transmit+0x2c>
 80059de:	88fb      	ldrh	r3, [r7, #6]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d101      	bne.n	80059e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e066      	b.n	8005ab6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2200      	movs	r2, #0
 80059ec:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2221      	movs	r2, #33	; 0x21
 80059f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059f6:	f7ff f8b7 	bl	8004b68 <HAL_GetTick>
 80059fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	88fa      	ldrh	r2, [r7, #6]
 8005a00:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	88fa      	ldrh	r2, [r7, #6]
 8005a06:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a10:	d108      	bne.n	8005a24 <HAL_UART_Transmit+0x6c>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d104      	bne.n	8005a24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	61bb      	str	r3, [r7, #24]
 8005a22:	e003      	b.n	8005a2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005a2c:	e02a      	b.n	8005a84 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	9300      	str	r3, [sp, #0]
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	2200      	movs	r2, #0
 8005a36:	2180      	movs	r1, #128	; 0x80
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	f000 f840 	bl	8005abe <UART_WaitOnFlagUntilTimeout>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d001      	beq.n	8005a48 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e036      	b.n	8005ab6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10b      	bne.n	8005a66 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	881b      	ldrh	r3, [r3, #0]
 8005a52:	461a      	mov	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	3302      	adds	r3, #2
 8005a62:	61bb      	str	r3, [r7, #24]
 8005a64:	e007      	b.n	8005a76 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	781a      	ldrb	r2, [r3, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	3301      	adds	r3, #1
 8005a74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	3b01      	subs	r3, #1
 8005a7e:	b29a      	uxth	r2, r3
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d1cf      	bne.n	8005a2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	2200      	movs	r2, #0
 8005a96:	2140      	movs	r1, #64	; 0x40
 8005a98:	68f8      	ldr	r0, [r7, #12]
 8005a9a:	f000 f810 	bl	8005abe <UART_WaitOnFlagUntilTimeout>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d001      	beq.n	8005aa8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e006      	b.n	8005ab6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	e000      	b.n	8005ab6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005ab4:	2302      	movs	r3, #2
  }
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3720      	adds	r7, #32
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}

08005abe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b090      	sub	sp, #64	; 0x40
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	60f8      	str	r0, [r7, #12]
 8005ac6:	60b9      	str	r1, [r7, #8]
 8005ac8:	603b      	str	r3, [r7, #0]
 8005aca:	4613      	mov	r3, r2
 8005acc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ace:	e050      	b.n	8005b72 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ad0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ad6:	d04c      	beq.n	8005b72 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ad8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d007      	beq.n	8005aee <UART_WaitOnFlagUntilTimeout+0x30>
 8005ade:	f7ff f843 	bl	8004b68 <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d241      	bcs.n	8005b72 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	330c      	adds	r3, #12
 8005af4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005af8:	e853 3f00 	ldrex	r3, [r3]
 8005afc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005b04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	330c      	adds	r3, #12
 8005b0c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b0e:	637a      	str	r2, [r7, #52]	; 0x34
 8005b10:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1e5      	bne.n	8005aee <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	3314      	adds	r3, #20
 8005b28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	e853 3f00 	ldrex	r3, [r3]
 8005b30:	613b      	str	r3, [r7, #16]
   return(result);
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	f023 0301 	bic.w	r3, r3, #1
 8005b38:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	3314      	adds	r3, #20
 8005b40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b42:	623a      	str	r2, [r7, #32]
 8005b44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b46:	69f9      	ldr	r1, [r7, #28]
 8005b48:	6a3a      	ldr	r2, [r7, #32]
 8005b4a:	e841 2300 	strex	r3, r2, [r1]
 8005b4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1e5      	bne.n	8005b22 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2220      	movs	r2, #32
 8005b5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2220      	movs	r2, #32
 8005b62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e00f      	b.n	8005b92 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	bf0c      	ite	eq
 8005b82:	2301      	moveq	r3, #1
 8005b84:	2300      	movne	r3, #0
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	461a      	mov	r2, r3
 8005b8a:	79fb      	ldrb	r3, [r7, #7]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d09f      	beq.n	8005ad0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3740      	adds	r7, #64	; 0x40
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
	...

08005b9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	68da      	ldr	r2, [r3, #12]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	689a      	ldr	r2, [r3, #8]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005bd6:	f023 030c 	bic.w	r3, r3, #12
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	6812      	ldr	r2, [r2, #0]
 8005bde:	68b9      	ldr	r1, [r7, #8]
 8005be0:	430b      	orrs	r3, r1
 8005be2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	699a      	ldr	r2, [r3, #24]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a2c      	ldr	r2, [pc, #176]	; (8005cb0 <UART_SetConfig+0x114>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d103      	bne.n	8005c0c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005c04:	f7ff fe56 	bl	80058b4 <HAL_RCC_GetPCLK2Freq>
 8005c08:	60f8      	str	r0, [r7, #12]
 8005c0a:	e002      	b.n	8005c12 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005c0c:	f7ff fe3e 	bl	800588c <HAL_RCC_GetPCLK1Freq>
 8005c10:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	4613      	mov	r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4413      	add	r3, r2
 8005c1a:	009a      	lsls	r2, r3, #2
 8005c1c:	441a      	add	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c28:	4a22      	ldr	r2, [pc, #136]	; (8005cb4 <UART_SetConfig+0x118>)
 8005c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c2e:	095b      	lsrs	r3, r3, #5
 8005c30:	0119      	lsls	r1, r3, #4
 8005c32:	68fa      	ldr	r2, [r7, #12]
 8005c34:	4613      	mov	r3, r2
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	4413      	add	r3, r2
 8005c3a:	009a      	lsls	r2, r3, #2
 8005c3c:	441a      	add	r2, r3
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c48:	4b1a      	ldr	r3, [pc, #104]	; (8005cb4 <UART_SetConfig+0x118>)
 8005c4a:	fba3 0302 	umull	r0, r3, r3, r2
 8005c4e:	095b      	lsrs	r3, r3, #5
 8005c50:	2064      	movs	r0, #100	; 0x64
 8005c52:	fb00 f303 	mul.w	r3, r0, r3
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	011b      	lsls	r3, r3, #4
 8005c5a:	3332      	adds	r3, #50	; 0x32
 8005c5c:	4a15      	ldr	r2, [pc, #84]	; (8005cb4 <UART_SetConfig+0x118>)
 8005c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c62:	095b      	lsrs	r3, r3, #5
 8005c64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c68:	4419      	add	r1, r3
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	4413      	add	r3, r2
 8005c72:	009a      	lsls	r2, r3, #2
 8005c74:	441a      	add	r2, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c80:	4b0c      	ldr	r3, [pc, #48]	; (8005cb4 <UART_SetConfig+0x118>)
 8005c82:	fba3 0302 	umull	r0, r3, r3, r2
 8005c86:	095b      	lsrs	r3, r3, #5
 8005c88:	2064      	movs	r0, #100	; 0x64
 8005c8a:	fb00 f303 	mul.w	r3, r0, r3
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	011b      	lsls	r3, r3, #4
 8005c92:	3332      	adds	r3, #50	; 0x32
 8005c94:	4a07      	ldr	r2, [pc, #28]	; (8005cb4 <UART_SetConfig+0x118>)
 8005c96:	fba2 2303 	umull	r2, r3, r2, r3
 8005c9a:	095b      	lsrs	r3, r3, #5
 8005c9c:	f003 020f 	and.w	r2, r3, #15
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	440a      	add	r2, r1
 8005ca6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005ca8:	bf00      	nop
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	40013800 	.word	0x40013800
 8005cb4:	51eb851f 	.word	0x51eb851f

08005cb8 <std>:
 8005cb8:	2300      	movs	r3, #0
 8005cba:	b510      	push	{r4, lr}
 8005cbc:	4604      	mov	r4, r0
 8005cbe:	e9c0 3300 	strd	r3, r3, [r0]
 8005cc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005cc6:	6083      	str	r3, [r0, #8]
 8005cc8:	8181      	strh	r1, [r0, #12]
 8005cca:	6643      	str	r3, [r0, #100]	; 0x64
 8005ccc:	81c2      	strh	r2, [r0, #14]
 8005cce:	6183      	str	r3, [r0, #24]
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	2208      	movs	r2, #8
 8005cd4:	305c      	adds	r0, #92	; 0x5c
 8005cd6:	f000 f8f4 	bl	8005ec2 <memset>
 8005cda:	4b05      	ldr	r3, [pc, #20]	; (8005cf0 <std+0x38>)
 8005cdc:	6224      	str	r4, [r4, #32]
 8005cde:	6263      	str	r3, [r4, #36]	; 0x24
 8005ce0:	4b04      	ldr	r3, [pc, #16]	; (8005cf4 <std+0x3c>)
 8005ce2:	62a3      	str	r3, [r4, #40]	; 0x28
 8005ce4:	4b04      	ldr	r3, [pc, #16]	; (8005cf8 <std+0x40>)
 8005ce6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005ce8:	4b04      	ldr	r3, [pc, #16]	; (8005cfc <std+0x44>)
 8005cea:	6323      	str	r3, [r4, #48]	; 0x30
 8005cec:	bd10      	pop	{r4, pc}
 8005cee:	bf00      	nop
 8005cf0:	08005e3d 	.word	0x08005e3d
 8005cf4:	08005e5f 	.word	0x08005e5f
 8005cf8:	08005e97 	.word	0x08005e97
 8005cfc:	08005ebb 	.word	0x08005ebb

08005d00 <stdio_exit_handler>:
 8005d00:	4a02      	ldr	r2, [pc, #8]	; (8005d0c <stdio_exit_handler+0xc>)
 8005d02:	4903      	ldr	r1, [pc, #12]	; (8005d10 <stdio_exit_handler+0x10>)
 8005d04:	4803      	ldr	r0, [pc, #12]	; (8005d14 <stdio_exit_handler+0x14>)
 8005d06:	f000 b869 	b.w	8005ddc <_fwalk_sglue>
 8005d0a:	bf00      	nop
 8005d0c:	20000010 	.word	0x20000010
 8005d10:	08006851 	.word	0x08006851
 8005d14:	2000001c 	.word	0x2000001c

08005d18 <cleanup_stdio>:
 8005d18:	6841      	ldr	r1, [r0, #4]
 8005d1a:	4b0c      	ldr	r3, [pc, #48]	; (8005d4c <cleanup_stdio+0x34>)
 8005d1c:	b510      	push	{r4, lr}
 8005d1e:	4299      	cmp	r1, r3
 8005d20:	4604      	mov	r4, r0
 8005d22:	d001      	beq.n	8005d28 <cleanup_stdio+0x10>
 8005d24:	f000 fd94 	bl	8006850 <_fflush_r>
 8005d28:	68a1      	ldr	r1, [r4, #8]
 8005d2a:	4b09      	ldr	r3, [pc, #36]	; (8005d50 <cleanup_stdio+0x38>)
 8005d2c:	4299      	cmp	r1, r3
 8005d2e:	d002      	beq.n	8005d36 <cleanup_stdio+0x1e>
 8005d30:	4620      	mov	r0, r4
 8005d32:	f000 fd8d 	bl	8006850 <_fflush_r>
 8005d36:	68e1      	ldr	r1, [r4, #12]
 8005d38:	4b06      	ldr	r3, [pc, #24]	; (8005d54 <cleanup_stdio+0x3c>)
 8005d3a:	4299      	cmp	r1, r3
 8005d3c:	d004      	beq.n	8005d48 <cleanup_stdio+0x30>
 8005d3e:	4620      	mov	r0, r4
 8005d40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d44:	f000 bd84 	b.w	8006850 <_fflush_r>
 8005d48:	bd10      	pop	{r4, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20000120 	.word	0x20000120
 8005d50:	20000188 	.word	0x20000188
 8005d54:	200001f0 	.word	0x200001f0

08005d58 <global_stdio_init.part.0>:
 8005d58:	b510      	push	{r4, lr}
 8005d5a:	4b0b      	ldr	r3, [pc, #44]	; (8005d88 <global_stdio_init.part.0+0x30>)
 8005d5c:	4c0b      	ldr	r4, [pc, #44]	; (8005d8c <global_stdio_init.part.0+0x34>)
 8005d5e:	4a0c      	ldr	r2, [pc, #48]	; (8005d90 <global_stdio_init.part.0+0x38>)
 8005d60:	4620      	mov	r0, r4
 8005d62:	601a      	str	r2, [r3, #0]
 8005d64:	2104      	movs	r1, #4
 8005d66:	2200      	movs	r2, #0
 8005d68:	f7ff ffa6 	bl	8005cb8 <std>
 8005d6c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005d70:	2201      	movs	r2, #1
 8005d72:	2109      	movs	r1, #9
 8005d74:	f7ff ffa0 	bl	8005cb8 <std>
 8005d78:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005d7c:	2202      	movs	r2, #2
 8005d7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d82:	2112      	movs	r1, #18
 8005d84:	f7ff bf98 	b.w	8005cb8 <std>
 8005d88:	20000258 	.word	0x20000258
 8005d8c:	20000120 	.word	0x20000120
 8005d90:	08005d01 	.word	0x08005d01

08005d94 <__sfp_lock_acquire>:
 8005d94:	4801      	ldr	r0, [pc, #4]	; (8005d9c <__sfp_lock_acquire+0x8>)
 8005d96:	f000 b90d 	b.w	8005fb4 <__retarget_lock_acquire_recursive>
 8005d9a:	bf00      	nop
 8005d9c:	20000261 	.word	0x20000261

08005da0 <__sfp_lock_release>:
 8005da0:	4801      	ldr	r0, [pc, #4]	; (8005da8 <__sfp_lock_release+0x8>)
 8005da2:	f000 b908 	b.w	8005fb6 <__retarget_lock_release_recursive>
 8005da6:	bf00      	nop
 8005da8:	20000261 	.word	0x20000261

08005dac <__sinit>:
 8005dac:	b510      	push	{r4, lr}
 8005dae:	4604      	mov	r4, r0
 8005db0:	f7ff fff0 	bl	8005d94 <__sfp_lock_acquire>
 8005db4:	6a23      	ldr	r3, [r4, #32]
 8005db6:	b11b      	cbz	r3, 8005dc0 <__sinit+0x14>
 8005db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dbc:	f7ff bff0 	b.w	8005da0 <__sfp_lock_release>
 8005dc0:	4b04      	ldr	r3, [pc, #16]	; (8005dd4 <__sinit+0x28>)
 8005dc2:	6223      	str	r3, [r4, #32]
 8005dc4:	4b04      	ldr	r3, [pc, #16]	; (8005dd8 <__sinit+0x2c>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1f5      	bne.n	8005db8 <__sinit+0xc>
 8005dcc:	f7ff ffc4 	bl	8005d58 <global_stdio_init.part.0>
 8005dd0:	e7f2      	b.n	8005db8 <__sinit+0xc>
 8005dd2:	bf00      	nop
 8005dd4:	08005d19 	.word	0x08005d19
 8005dd8:	20000258 	.word	0x20000258

08005ddc <_fwalk_sglue>:
 8005ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005de0:	4607      	mov	r7, r0
 8005de2:	4688      	mov	r8, r1
 8005de4:	4614      	mov	r4, r2
 8005de6:	2600      	movs	r6, #0
 8005de8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005dec:	f1b9 0901 	subs.w	r9, r9, #1
 8005df0:	d505      	bpl.n	8005dfe <_fwalk_sglue+0x22>
 8005df2:	6824      	ldr	r4, [r4, #0]
 8005df4:	2c00      	cmp	r4, #0
 8005df6:	d1f7      	bne.n	8005de8 <_fwalk_sglue+0xc>
 8005df8:	4630      	mov	r0, r6
 8005dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dfe:	89ab      	ldrh	r3, [r5, #12]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d907      	bls.n	8005e14 <_fwalk_sglue+0x38>
 8005e04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e08:	3301      	adds	r3, #1
 8005e0a:	d003      	beq.n	8005e14 <_fwalk_sglue+0x38>
 8005e0c:	4629      	mov	r1, r5
 8005e0e:	4638      	mov	r0, r7
 8005e10:	47c0      	blx	r8
 8005e12:	4306      	orrs	r6, r0
 8005e14:	3568      	adds	r5, #104	; 0x68
 8005e16:	e7e9      	b.n	8005dec <_fwalk_sglue+0x10>

08005e18 <iprintf>:
 8005e18:	b40f      	push	{r0, r1, r2, r3}
 8005e1a:	b507      	push	{r0, r1, r2, lr}
 8005e1c:	4906      	ldr	r1, [pc, #24]	; (8005e38 <iprintf+0x20>)
 8005e1e:	ab04      	add	r3, sp, #16
 8005e20:	6808      	ldr	r0, [r1, #0]
 8005e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e26:	6881      	ldr	r1, [r0, #8]
 8005e28:	9301      	str	r3, [sp, #4]
 8005e2a:	f000 f9e1 	bl	80061f0 <_vfiprintf_r>
 8005e2e:	b003      	add	sp, #12
 8005e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e34:	b004      	add	sp, #16
 8005e36:	4770      	bx	lr
 8005e38:	20000068 	.word	0x20000068

08005e3c <__sread>:
 8005e3c:	b510      	push	{r4, lr}
 8005e3e:	460c      	mov	r4, r1
 8005e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e44:	f000 f868 	bl	8005f18 <_read_r>
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	bfab      	itete	ge
 8005e4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005e4e:	89a3      	ldrhlt	r3, [r4, #12]
 8005e50:	181b      	addge	r3, r3, r0
 8005e52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e56:	bfac      	ite	ge
 8005e58:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e5a:	81a3      	strhlt	r3, [r4, #12]
 8005e5c:	bd10      	pop	{r4, pc}

08005e5e <__swrite>:
 8005e5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e62:	461f      	mov	r7, r3
 8005e64:	898b      	ldrh	r3, [r1, #12]
 8005e66:	4605      	mov	r5, r0
 8005e68:	05db      	lsls	r3, r3, #23
 8005e6a:	460c      	mov	r4, r1
 8005e6c:	4616      	mov	r6, r2
 8005e6e:	d505      	bpl.n	8005e7c <__swrite+0x1e>
 8005e70:	2302      	movs	r3, #2
 8005e72:	2200      	movs	r2, #0
 8005e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e78:	f000 f83c 	bl	8005ef4 <_lseek_r>
 8005e7c:	89a3      	ldrh	r3, [r4, #12]
 8005e7e:	4632      	mov	r2, r6
 8005e80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e84:	81a3      	strh	r3, [r4, #12]
 8005e86:	4628      	mov	r0, r5
 8005e88:	463b      	mov	r3, r7
 8005e8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e92:	f000 b853 	b.w	8005f3c <_write_r>

08005e96 <__sseek>:
 8005e96:	b510      	push	{r4, lr}
 8005e98:	460c      	mov	r4, r1
 8005e9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e9e:	f000 f829 	bl	8005ef4 <_lseek_r>
 8005ea2:	1c43      	adds	r3, r0, #1
 8005ea4:	89a3      	ldrh	r3, [r4, #12]
 8005ea6:	bf15      	itete	ne
 8005ea8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005eaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005eae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005eb2:	81a3      	strheq	r3, [r4, #12]
 8005eb4:	bf18      	it	ne
 8005eb6:	81a3      	strhne	r3, [r4, #12]
 8005eb8:	bd10      	pop	{r4, pc}

08005eba <__sclose>:
 8005eba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ebe:	f000 b809 	b.w	8005ed4 <_close_r>

08005ec2 <memset>:
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	4402      	add	r2, r0
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d100      	bne.n	8005ecc <memset+0xa>
 8005eca:	4770      	bx	lr
 8005ecc:	f803 1b01 	strb.w	r1, [r3], #1
 8005ed0:	e7f9      	b.n	8005ec6 <memset+0x4>
	...

08005ed4 <_close_r>:
 8005ed4:	b538      	push	{r3, r4, r5, lr}
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	4d05      	ldr	r5, [pc, #20]	; (8005ef0 <_close_r+0x1c>)
 8005eda:	4604      	mov	r4, r0
 8005edc:	4608      	mov	r0, r1
 8005ede:	602b      	str	r3, [r5, #0]
 8005ee0:	f7fe fd58 	bl	8004994 <_close>
 8005ee4:	1c43      	adds	r3, r0, #1
 8005ee6:	d102      	bne.n	8005eee <_close_r+0x1a>
 8005ee8:	682b      	ldr	r3, [r5, #0]
 8005eea:	b103      	cbz	r3, 8005eee <_close_r+0x1a>
 8005eec:	6023      	str	r3, [r4, #0]
 8005eee:	bd38      	pop	{r3, r4, r5, pc}
 8005ef0:	2000025c 	.word	0x2000025c

08005ef4 <_lseek_r>:
 8005ef4:	b538      	push	{r3, r4, r5, lr}
 8005ef6:	4604      	mov	r4, r0
 8005ef8:	4608      	mov	r0, r1
 8005efa:	4611      	mov	r1, r2
 8005efc:	2200      	movs	r2, #0
 8005efe:	4d05      	ldr	r5, [pc, #20]	; (8005f14 <_lseek_r+0x20>)
 8005f00:	602a      	str	r2, [r5, #0]
 8005f02:	461a      	mov	r2, r3
 8005f04:	f7fe fd6a 	bl	80049dc <_lseek>
 8005f08:	1c43      	adds	r3, r0, #1
 8005f0a:	d102      	bne.n	8005f12 <_lseek_r+0x1e>
 8005f0c:	682b      	ldr	r3, [r5, #0]
 8005f0e:	b103      	cbz	r3, 8005f12 <_lseek_r+0x1e>
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	bd38      	pop	{r3, r4, r5, pc}
 8005f14:	2000025c 	.word	0x2000025c

08005f18 <_read_r>:
 8005f18:	b538      	push	{r3, r4, r5, lr}
 8005f1a:	4604      	mov	r4, r0
 8005f1c:	4608      	mov	r0, r1
 8005f1e:	4611      	mov	r1, r2
 8005f20:	2200      	movs	r2, #0
 8005f22:	4d05      	ldr	r5, [pc, #20]	; (8005f38 <_read_r+0x20>)
 8005f24:	602a      	str	r2, [r5, #0]
 8005f26:	461a      	mov	r2, r3
 8005f28:	f7fe fcfb 	bl	8004922 <_read>
 8005f2c:	1c43      	adds	r3, r0, #1
 8005f2e:	d102      	bne.n	8005f36 <_read_r+0x1e>
 8005f30:	682b      	ldr	r3, [r5, #0]
 8005f32:	b103      	cbz	r3, 8005f36 <_read_r+0x1e>
 8005f34:	6023      	str	r3, [r4, #0]
 8005f36:	bd38      	pop	{r3, r4, r5, pc}
 8005f38:	2000025c 	.word	0x2000025c

08005f3c <_write_r>:
 8005f3c:	b538      	push	{r3, r4, r5, lr}
 8005f3e:	4604      	mov	r4, r0
 8005f40:	4608      	mov	r0, r1
 8005f42:	4611      	mov	r1, r2
 8005f44:	2200      	movs	r2, #0
 8005f46:	4d05      	ldr	r5, [pc, #20]	; (8005f5c <_write_r+0x20>)
 8005f48:	602a      	str	r2, [r5, #0]
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	f7fe fd06 	bl	800495c <_write>
 8005f50:	1c43      	adds	r3, r0, #1
 8005f52:	d102      	bne.n	8005f5a <_write_r+0x1e>
 8005f54:	682b      	ldr	r3, [r5, #0]
 8005f56:	b103      	cbz	r3, 8005f5a <_write_r+0x1e>
 8005f58:	6023      	str	r3, [r4, #0]
 8005f5a:	bd38      	pop	{r3, r4, r5, pc}
 8005f5c:	2000025c 	.word	0x2000025c

08005f60 <__errno>:
 8005f60:	4b01      	ldr	r3, [pc, #4]	; (8005f68 <__errno+0x8>)
 8005f62:	6818      	ldr	r0, [r3, #0]
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	20000068 	.word	0x20000068

08005f6c <__libc_init_array>:
 8005f6c:	b570      	push	{r4, r5, r6, lr}
 8005f6e:	2600      	movs	r6, #0
 8005f70:	4d0c      	ldr	r5, [pc, #48]	; (8005fa4 <__libc_init_array+0x38>)
 8005f72:	4c0d      	ldr	r4, [pc, #52]	; (8005fa8 <__libc_init_array+0x3c>)
 8005f74:	1b64      	subs	r4, r4, r5
 8005f76:	10a4      	asrs	r4, r4, #2
 8005f78:	42a6      	cmp	r6, r4
 8005f7a:	d109      	bne.n	8005f90 <__libc_init_array+0x24>
 8005f7c:	f000 fdc8 	bl	8006b10 <_init>
 8005f80:	2600      	movs	r6, #0
 8005f82:	4d0a      	ldr	r5, [pc, #40]	; (8005fac <__libc_init_array+0x40>)
 8005f84:	4c0a      	ldr	r4, [pc, #40]	; (8005fb0 <__libc_init_array+0x44>)
 8005f86:	1b64      	subs	r4, r4, r5
 8005f88:	10a4      	asrs	r4, r4, #2
 8005f8a:	42a6      	cmp	r6, r4
 8005f8c:	d105      	bne.n	8005f9a <__libc_init_array+0x2e>
 8005f8e:	bd70      	pop	{r4, r5, r6, pc}
 8005f90:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f94:	4798      	blx	r3
 8005f96:	3601      	adds	r6, #1
 8005f98:	e7ee      	b.n	8005f78 <__libc_init_array+0xc>
 8005f9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f9e:	4798      	blx	r3
 8005fa0:	3601      	adds	r6, #1
 8005fa2:	e7f2      	b.n	8005f8a <__libc_init_array+0x1e>
 8005fa4:	08006ba8 	.word	0x08006ba8
 8005fa8:	08006ba8 	.word	0x08006ba8
 8005fac:	08006ba8 	.word	0x08006ba8
 8005fb0:	08006bac 	.word	0x08006bac

08005fb4 <__retarget_lock_acquire_recursive>:
 8005fb4:	4770      	bx	lr

08005fb6 <__retarget_lock_release_recursive>:
 8005fb6:	4770      	bx	lr

08005fb8 <_free_r>:
 8005fb8:	b538      	push	{r3, r4, r5, lr}
 8005fba:	4605      	mov	r5, r0
 8005fbc:	2900      	cmp	r1, #0
 8005fbe:	d040      	beq.n	8006042 <_free_r+0x8a>
 8005fc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fc4:	1f0c      	subs	r4, r1, #4
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	bfb8      	it	lt
 8005fca:	18e4      	addlt	r4, r4, r3
 8005fcc:	f000 f8dc 	bl	8006188 <__malloc_lock>
 8005fd0:	4a1c      	ldr	r2, [pc, #112]	; (8006044 <_free_r+0x8c>)
 8005fd2:	6813      	ldr	r3, [r2, #0]
 8005fd4:	b933      	cbnz	r3, 8005fe4 <_free_r+0x2c>
 8005fd6:	6063      	str	r3, [r4, #4]
 8005fd8:	6014      	str	r4, [r2, #0]
 8005fda:	4628      	mov	r0, r5
 8005fdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fe0:	f000 b8d8 	b.w	8006194 <__malloc_unlock>
 8005fe4:	42a3      	cmp	r3, r4
 8005fe6:	d908      	bls.n	8005ffa <_free_r+0x42>
 8005fe8:	6820      	ldr	r0, [r4, #0]
 8005fea:	1821      	adds	r1, r4, r0
 8005fec:	428b      	cmp	r3, r1
 8005fee:	bf01      	itttt	eq
 8005ff0:	6819      	ldreq	r1, [r3, #0]
 8005ff2:	685b      	ldreq	r3, [r3, #4]
 8005ff4:	1809      	addeq	r1, r1, r0
 8005ff6:	6021      	streq	r1, [r4, #0]
 8005ff8:	e7ed      	b.n	8005fd6 <_free_r+0x1e>
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	b10b      	cbz	r3, 8006004 <_free_r+0x4c>
 8006000:	42a3      	cmp	r3, r4
 8006002:	d9fa      	bls.n	8005ffa <_free_r+0x42>
 8006004:	6811      	ldr	r1, [r2, #0]
 8006006:	1850      	adds	r0, r2, r1
 8006008:	42a0      	cmp	r0, r4
 800600a:	d10b      	bne.n	8006024 <_free_r+0x6c>
 800600c:	6820      	ldr	r0, [r4, #0]
 800600e:	4401      	add	r1, r0
 8006010:	1850      	adds	r0, r2, r1
 8006012:	4283      	cmp	r3, r0
 8006014:	6011      	str	r1, [r2, #0]
 8006016:	d1e0      	bne.n	8005fda <_free_r+0x22>
 8006018:	6818      	ldr	r0, [r3, #0]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	4408      	add	r0, r1
 800601e:	6010      	str	r0, [r2, #0]
 8006020:	6053      	str	r3, [r2, #4]
 8006022:	e7da      	b.n	8005fda <_free_r+0x22>
 8006024:	d902      	bls.n	800602c <_free_r+0x74>
 8006026:	230c      	movs	r3, #12
 8006028:	602b      	str	r3, [r5, #0]
 800602a:	e7d6      	b.n	8005fda <_free_r+0x22>
 800602c:	6820      	ldr	r0, [r4, #0]
 800602e:	1821      	adds	r1, r4, r0
 8006030:	428b      	cmp	r3, r1
 8006032:	bf01      	itttt	eq
 8006034:	6819      	ldreq	r1, [r3, #0]
 8006036:	685b      	ldreq	r3, [r3, #4]
 8006038:	1809      	addeq	r1, r1, r0
 800603a:	6021      	streq	r1, [r4, #0]
 800603c:	6063      	str	r3, [r4, #4]
 800603e:	6054      	str	r4, [r2, #4]
 8006040:	e7cb      	b.n	8005fda <_free_r+0x22>
 8006042:	bd38      	pop	{r3, r4, r5, pc}
 8006044:	20000264 	.word	0x20000264

08006048 <sbrk_aligned>:
 8006048:	b570      	push	{r4, r5, r6, lr}
 800604a:	4e0e      	ldr	r6, [pc, #56]	; (8006084 <sbrk_aligned+0x3c>)
 800604c:	460c      	mov	r4, r1
 800604e:	6831      	ldr	r1, [r6, #0]
 8006050:	4605      	mov	r5, r0
 8006052:	b911      	cbnz	r1, 800605a <sbrk_aligned+0x12>
 8006054:	f000 fcba 	bl	80069cc <_sbrk_r>
 8006058:	6030      	str	r0, [r6, #0]
 800605a:	4621      	mov	r1, r4
 800605c:	4628      	mov	r0, r5
 800605e:	f000 fcb5 	bl	80069cc <_sbrk_r>
 8006062:	1c43      	adds	r3, r0, #1
 8006064:	d00a      	beq.n	800607c <sbrk_aligned+0x34>
 8006066:	1cc4      	adds	r4, r0, #3
 8006068:	f024 0403 	bic.w	r4, r4, #3
 800606c:	42a0      	cmp	r0, r4
 800606e:	d007      	beq.n	8006080 <sbrk_aligned+0x38>
 8006070:	1a21      	subs	r1, r4, r0
 8006072:	4628      	mov	r0, r5
 8006074:	f000 fcaa 	bl	80069cc <_sbrk_r>
 8006078:	3001      	adds	r0, #1
 800607a:	d101      	bne.n	8006080 <sbrk_aligned+0x38>
 800607c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006080:	4620      	mov	r0, r4
 8006082:	bd70      	pop	{r4, r5, r6, pc}
 8006084:	20000268 	.word	0x20000268

08006088 <_malloc_r>:
 8006088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800608c:	1ccd      	adds	r5, r1, #3
 800608e:	f025 0503 	bic.w	r5, r5, #3
 8006092:	3508      	adds	r5, #8
 8006094:	2d0c      	cmp	r5, #12
 8006096:	bf38      	it	cc
 8006098:	250c      	movcc	r5, #12
 800609a:	2d00      	cmp	r5, #0
 800609c:	4607      	mov	r7, r0
 800609e:	db01      	blt.n	80060a4 <_malloc_r+0x1c>
 80060a0:	42a9      	cmp	r1, r5
 80060a2:	d905      	bls.n	80060b0 <_malloc_r+0x28>
 80060a4:	230c      	movs	r3, #12
 80060a6:	2600      	movs	r6, #0
 80060a8:	603b      	str	r3, [r7, #0]
 80060aa:	4630      	mov	r0, r6
 80060ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006184 <_malloc_r+0xfc>
 80060b4:	f000 f868 	bl	8006188 <__malloc_lock>
 80060b8:	f8d8 3000 	ldr.w	r3, [r8]
 80060bc:	461c      	mov	r4, r3
 80060be:	bb5c      	cbnz	r4, 8006118 <_malloc_r+0x90>
 80060c0:	4629      	mov	r1, r5
 80060c2:	4638      	mov	r0, r7
 80060c4:	f7ff ffc0 	bl	8006048 <sbrk_aligned>
 80060c8:	1c43      	adds	r3, r0, #1
 80060ca:	4604      	mov	r4, r0
 80060cc:	d155      	bne.n	800617a <_malloc_r+0xf2>
 80060ce:	f8d8 4000 	ldr.w	r4, [r8]
 80060d2:	4626      	mov	r6, r4
 80060d4:	2e00      	cmp	r6, #0
 80060d6:	d145      	bne.n	8006164 <_malloc_r+0xdc>
 80060d8:	2c00      	cmp	r4, #0
 80060da:	d048      	beq.n	800616e <_malloc_r+0xe6>
 80060dc:	6823      	ldr	r3, [r4, #0]
 80060de:	4631      	mov	r1, r6
 80060e0:	4638      	mov	r0, r7
 80060e2:	eb04 0903 	add.w	r9, r4, r3
 80060e6:	f000 fc71 	bl	80069cc <_sbrk_r>
 80060ea:	4581      	cmp	r9, r0
 80060ec:	d13f      	bne.n	800616e <_malloc_r+0xe6>
 80060ee:	6821      	ldr	r1, [r4, #0]
 80060f0:	4638      	mov	r0, r7
 80060f2:	1a6d      	subs	r5, r5, r1
 80060f4:	4629      	mov	r1, r5
 80060f6:	f7ff ffa7 	bl	8006048 <sbrk_aligned>
 80060fa:	3001      	adds	r0, #1
 80060fc:	d037      	beq.n	800616e <_malloc_r+0xe6>
 80060fe:	6823      	ldr	r3, [r4, #0]
 8006100:	442b      	add	r3, r5
 8006102:	6023      	str	r3, [r4, #0]
 8006104:	f8d8 3000 	ldr.w	r3, [r8]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d038      	beq.n	800617e <_malloc_r+0xf6>
 800610c:	685a      	ldr	r2, [r3, #4]
 800610e:	42a2      	cmp	r2, r4
 8006110:	d12b      	bne.n	800616a <_malloc_r+0xe2>
 8006112:	2200      	movs	r2, #0
 8006114:	605a      	str	r2, [r3, #4]
 8006116:	e00f      	b.n	8006138 <_malloc_r+0xb0>
 8006118:	6822      	ldr	r2, [r4, #0]
 800611a:	1b52      	subs	r2, r2, r5
 800611c:	d41f      	bmi.n	800615e <_malloc_r+0xd6>
 800611e:	2a0b      	cmp	r2, #11
 8006120:	d917      	bls.n	8006152 <_malloc_r+0xca>
 8006122:	1961      	adds	r1, r4, r5
 8006124:	42a3      	cmp	r3, r4
 8006126:	6025      	str	r5, [r4, #0]
 8006128:	bf18      	it	ne
 800612a:	6059      	strne	r1, [r3, #4]
 800612c:	6863      	ldr	r3, [r4, #4]
 800612e:	bf08      	it	eq
 8006130:	f8c8 1000 	streq.w	r1, [r8]
 8006134:	5162      	str	r2, [r4, r5]
 8006136:	604b      	str	r3, [r1, #4]
 8006138:	4638      	mov	r0, r7
 800613a:	f104 060b 	add.w	r6, r4, #11
 800613e:	f000 f829 	bl	8006194 <__malloc_unlock>
 8006142:	f026 0607 	bic.w	r6, r6, #7
 8006146:	1d23      	adds	r3, r4, #4
 8006148:	1af2      	subs	r2, r6, r3
 800614a:	d0ae      	beq.n	80060aa <_malloc_r+0x22>
 800614c:	1b9b      	subs	r3, r3, r6
 800614e:	50a3      	str	r3, [r4, r2]
 8006150:	e7ab      	b.n	80060aa <_malloc_r+0x22>
 8006152:	42a3      	cmp	r3, r4
 8006154:	6862      	ldr	r2, [r4, #4]
 8006156:	d1dd      	bne.n	8006114 <_malloc_r+0x8c>
 8006158:	f8c8 2000 	str.w	r2, [r8]
 800615c:	e7ec      	b.n	8006138 <_malloc_r+0xb0>
 800615e:	4623      	mov	r3, r4
 8006160:	6864      	ldr	r4, [r4, #4]
 8006162:	e7ac      	b.n	80060be <_malloc_r+0x36>
 8006164:	4634      	mov	r4, r6
 8006166:	6876      	ldr	r6, [r6, #4]
 8006168:	e7b4      	b.n	80060d4 <_malloc_r+0x4c>
 800616a:	4613      	mov	r3, r2
 800616c:	e7cc      	b.n	8006108 <_malloc_r+0x80>
 800616e:	230c      	movs	r3, #12
 8006170:	4638      	mov	r0, r7
 8006172:	603b      	str	r3, [r7, #0]
 8006174:	f000 f80e 	bl	8006194 <__malloc_unlock>
 8006178:	e797      	b.n	80060aa <_malloc_r+0x22>
 800617a:	6025      	str	r5, [r4, #0]
 800617c:	e7dc      	b.n	8006138 <_malloc_r+0xb0>
 800617e:	605b      	str	r3, [r3, #4]
 8006180:	deff      	udf	#255	; 0xff
 8006182:	bf00      	nop
 8006184:	20000264 	.word	0x20000264

08006188 <__malloc_lock>:
 8006188:	4801      	ldr	r0, [pc, #4]	; (8006190 <__malloc_lock+0x8>)
 800618a:	f7ff bf13 	b.w	8005fb4 <__retarget_lock_acquire_recursive>
 800618e:	bf00      	nop
 8006190:	20000260 	.word	0x20000260

08006194 <__malloc_unlock>:
 8006194:	4801      	ldr	r0, [pc, #4]	; (800619c <__malloc_unlock+0x8>)
 8006196:	f7ff bf0e 	b.w	8005fb6 <__retarget_lock_release_recursive>
 800619a:	bf00      	nop
 800619c:	20000260 	.word	0x20000260

080061a0 <__sfputc_r>:
 80061a0:	6893      	ldr	r3, [r2, #8]
 80061a2:	b410      	push	{r4}
 80061a4:	3b01      	subs	r3, #1
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	6093      	str	r3, [r2, #8]
 80061aa:	da07      	bge.n	80061bc <__sfputc_r+0x1c>
 80061ac:	6994      	ldr	r4, [r2, #24]
 80061ae:	42a3      	cmp	r3, r4
 80061b0:	db01      	blt.n	80061b6 <__sfputc_r+0x16>
 80061b2:	290a      	cmp	r1, #10
 80061b4:	d102      	bne.n	80061bc <__sfputc_r+0x1c>
 80061b6:	bc10      	pop	{r4}
 80061b8:	f000 bb72 	b.w	80068a0 <__swbuf_r>
 80061bc:	6813      	ldr	r3, [r2, #0]
 80061be:	1c58      	adds	r0, r3, #1
 80061c0:	6010      	str	r0, [r2, #0]
 80061c2:	7019      	strb	r1, [r3, #0]
 80061c4:	4608      	mov	r0, r1
 80061c6:	bc10      	pop	{r4}
 80061c8:	4770      	bx	lr

080061ca <__sfputs_r>:
 80061ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061cc:	4606      	mov	r6, r0
 80061ce:	460f      	mov	r7, r1
 80061d0:	4614      	mov	r4, r2
 80061d2:	18d5      	adds	r5, r2, r3
 80061d4:	42ac      	cmp	r4, r5
 80061d6:	d101      	bne.n	80061dc <__sfputs_r+0x12>
 80061d8:	2000      	movs	r0, #0
 80061da:	e007      	b.n	80061ec <__sfputs_r+0x22>
 80061dc:	463a      	mov	r2, r7
 80061de:	4630      	mov	r0, r6
 80061e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061e4:	f7ff ffdc 	bl	80061a0 <__sfputc_r>
 80061e8:	1c43      	adds	r3, r0, #1
 80061ea:	d1f3      	bne.n	80061d4 <__sfputs_r+0xa>
 80061ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080061f0 <_vfiprintf_r>:
 80061f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f4:	460d      	mov	r5, r1
 80061f6:	4614      	mov	r4, r2
 80061f8:	4698      	mov	r8, r3
 80061fa:	4606      	mov	r6, r0
 80061fc:	b09d      	sub	sp, #116	; 0x74
 80061fe:	b118      	cbz	r0, 8006208 <_vfiprintf_r+0x18>
 8006200:	6a03      	ldr	r3, [r0, #32]
 8006202:	b90b      	cbnz	r3, 8006208 <_vfiprintf_r+0x18>
 8006204:	f7ff fdd2 	bl	8005dac <__sinit>
 8006208:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800620a:	07d9      	lsls	r1, r3, #31
 800620c:	d405      	bmi.n	800621a <_vfiprintf_r+0x2a>
 800620e:	89ab      	ldrh	r3, [r5, #12]
 8006210:	059a      	lsls	r2, r3, #22
 8006212:	d402      	bmi.n	800621a <_vfiprintf_r+0x2a>
 8006214:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006216:	f7ff fecd 	bl	8005fb4 <__retarget_lock_acquire_recursive>
 800621a:	89ab      	ldrh	r3, [r5, #12]
 800621c:	071b      	lsls	r3, r3, #28
 800621e:	d501      	bpl.n	8006224 <_vfiprintf_r+0x34>
 8006220:	692b      	ldr	r3, [r5, #16]
 8006222:	b99b      	cbnz	r3, 800624c <_vfiprintf_r+0x5c>
 8006224:	4629      	mov	r1, r5
 8006226:	4630      	mov	r0, r6
 8006228:	f000 fb78 	bl	800691c <__swsetup_r>
 800622c:	b170      	cbz	r0, 800624c <_vfiprintf_r+0x5c>
 800622e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006230:	07dc      	lsls	r4, r3, #31
 8006232:	d504      	bpl.n	800623e <_vfiprintf_r+0x4e>
 8006234:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006238:	b01d      	add	sp, #116	; 0x74
 800623a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800623e:	89ab      	ldrh	r3, [r5, #12]
 8006240:	0598      	lsls	r0, r3, #22
 8006242:	d4f7      	bmi.n	8006234 <_vfiprintf_r+0x44>
 8006244:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006246:	f7ff feb6 	bl	8005fb6 <__retarget_lock_release_recursive>
 800624a:	e7f3      	b.n	8006234 <_vfiprintf_r+0x44>
 800624c:	2300      	movs	r3, #0
 800624e:	9309      	str	r3, [sp, #36]	; 0x24
 8006250:	2320      	movs	r3, #32
 8006252:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006256:	2330      	movs	r3, #48	; 0x30
 8006258:	f04f 0901 	mov.w	r9, #1
 800625c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006260:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8006410 <_vfiprintf_r+0x220>
 8006264:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006268:	4623      	mov	r3, r4
 800626a:	469a      	mov	sl, r3
 800626c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006270:	b10a      	cbz	r2, 8006276 <_vfiprintf_r+0x86>
 8006272:	2a25      	cmp	r2, #37	; 0x25
 8006274:	d1f9      	bne.n	800626a <_vfiprintf_r+0x7a>
 8006276:	ebba 0b04 	subs.w	fp, sl, r4
 800627a:	d00b      	beq.n	8006294 <_vfiprintf_r+0xa4>
 800627c:	465b      	mov	r3, fp
 800627e:	4622      	mov	r2, r4
 8006280:	4629      	mov	r1, r5
 8006282:	4630      	mov	r0, r6
 8006284:	f7ff ffa1 	bl	80061ca <__sfputs_r>
 8006288:	3001      	adds	r0, #1
 800628a:	f000 80a9 	beq.w	80063e0 <_vfiprintf_r+0x1f0>
 800628e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006290:	445a      	add	r2, fp
 8006292:	9209      	str	r2, [sp, #36]	; 0x24
 8006294:	f89a 3000 	ldrb.w	r3, [sl]
 8006298:	2b00      	cmp	r3, #0
 800629a:	f000 80a1 	beq.w	80063e0 <_vfiprintf_r+0x1f0>
 800629e:	2300      	movs	r3, #0
 80062a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062a8:	f10a 0a01 	add.w	sl, sl, #1
 80062ac:	9304      	str	r3, [sp, #16]
 80062ae:	9307      	str	r3, [sp, #28]
 80062b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062b4:	931a      	str	r3, [sp, #104]	; 0x68
 80062b6:	4654      	mov	r4, sl
 80062b8:	2205      	movs	r2, #5
 80062ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062be:	4854      	ldr	r0, [pc, #336]	; (8006410 <_vfiprintf_r+0x220>)
 80062c0:	f000 fb94 	bl	80069ec <memchr>
 80062c4:	9a04      	ldr	r2, [sp, #16]
 80062c6:	b9d8      	cbnz	r0, 8006300 <_vfiprintf_r+0x110>
 80062c8:	06d1      	lsls	r1, r2, #27
 80062ca:	bf44      	itt	mi
 80062cc:	2320      	movmi	r3, #32
 80062ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062d2:	0713      	lsls	r3, r2, #28
 80062d4:	bf44      	itt	mi
 80062d6:	232b      	movmi	r3, #43	; 0x2b
 80062d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062dc:	f89a 3000 	ldrb.w	r3, [sl]
 80062e0:	2b2a      	cmp	r3, #42	; 0x2a
 80062e2:	d015      	beq.n	8006310 <_vfiprintf_r+0x120>
 80062e4:	4654      	mov	r4, sl
 80062e6:	2000      	movs	r0, #0
 80062e8:	f04f 0c0a 	mov.w	ip, #10
 80062ec:	9a07      	ldr	r2, [sp, #28]
 80062ee:	4621      	mov	r1, r4
 80062f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062f4:	3b30      	subs	r3, #48	; 0x30
 80062f6:	2b09      	cmp	r3, #9
 80062f8:	d94d      	bls.n	8006396 <_vfiprintf_r+0x1a6>
 80062fa:	b1b0      	cbz	r0, 800632a <_vfiprintf_r+0x13a>
 80062fc:	9207      	str	r2, [sp, #28]
 80062fe:	e014      	b.n	800632a <_vfiprintf_r+0x13a>
 8006300:	eba0 0308 	sub.w	r3, r0, r8
 8006304:	fa09 f303 	lsl.w	r3, r9, r3
 8006308:	4313      	orrs	r3, r2
 800630a:	46a2      	mov	sl, r4
 800630c:	9304      	str	r3, [sp, #16]
 800630e:	e7d2      	b.n	80062b6 <_vfiprintf_r+0xc6>
 8006310:	9b03      	ldr	r3, [sp, #12]
 8006312:	1d19      	adds	r1, r3, #4
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	9103      	str	r1, [sp, #12]
 8006318:	2b00      	cmp	r3, #0
 800631a:	bfbb      	ittet	lt
 800631c:	425b      	neglt	r3, r3
 800631e:	f042 0202 	orrlt.w	r2, r2, #2
 8006322:	9307      	strge	r3, [sp, #28]
 8006324:	9307      	strlt	r3, [sp, #28]
 8006326:	bfb8      	it	lt
 8006328:	9204      	strlt	r2, [sp, #16]
 800632a:	7823      	ldrb	r3, [r4, #0]
 800632c:	2b2e      	cmp	r3, #46	; 0x2e
 800632e:	d10c      	bne.n	800634a <_vfiprintf_r+0x15a>
 8006330:	7863      	ldrb	r3, [r4, #1]
 8006332:	2b2a      	cmp	r3, #42	; 0x2a
 8006334:	d134      	bne.n	80063a0 <_vfiprintf_r+0x1b0>
 8006336:	9b03      	ldr	r3, [sp, #12]
 8006338:	3402      	adds	r4, #2
 800633a:	1d1a      	adds	r2, r3, #4
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	9203      	str	r2, [sp, #12]
 8006340:	2b00      	cmp	r3, #0
 8006342:	bfb8      	it	lt
 8006344:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006348:	9305      	str	r3, [sp, #20]
 800634a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006414 <_vfiprintf_r+0x224>
 800634e:	2203      	movs	r2, #3
 8006350:	4650      	mov	r0, sl
 8006352:	7821      	ldrb	r1, [r4, #0]
 8006354:	f000 fb4a 	bl	80069ec <memchr>
 8006358:	b138      	cbz	r0, 800636a <_vfiprintf_r+0x17a>
 800635a:	2240      	movs	r2, #64	; 0x40
 800635c:	9b04      	ldr	r3, [sp, #16]
 800635e:	eba0 000a 	sub.w	r0, r0, sl
 8006362:	4082      	lsls	r2, r0
 8006364:	4313      	orrs	r3, r2
 8006366:	3401      	adds	r4, #1
 8006368:	9304      	str	r3, [sp, #16]
 800636a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800636e:	2206      	movs	r2, #6
 8006370:	4829      	ldr	r0, [pc, #164]	; (8006418 <_vfiprintf_r+0x228>)
 8006372:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006376:	f000 fb39 	bl	80069ec <memchr>
 800637a:	2800      	cmp	r0, #0
 800637c:	d03f      	beq.n	80063fe <_vfiprintf_r+0x20e>
 800637e:	4b27      	ldr	r3, [pc, #156]	; (800641c <_vfiprintf_r+0x22c>)
 8006380:	bb1b      	cbnz	r3, 80063ca <_vfiprintf_r+0x1da>
 8006382:	9b03      	ldr	r3, [sp, #12]
 8006384:	3307      	adds	r3, #7
 8006386:	f023 0307 	bic.w	r3, r3, #7
 800638a:	3308      	adds	r3, #8
 800638c:	9303      	str	r3, [sp, #12]
 800638e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006390:	443b      	add	r3, r7
 8006392:	9309      	str	r3, [sp, #36]	; 0x24
 8006394:	e768      	b.n	8006268 <_vfiprintf_r+0x78>
 8006396:	460c      	mov	r4, r1
 8006398:	2001      	movs	r0, #1
 800639a:	fb0c 3202 	mla	r2, ip, r2, r3
 800639e:	e7a6      	b.n	80062ee <_vfiprintf_r+0xfe>
 80063a0:	2300      	movs	r3, #0
 80063a2:	f04f 0c0a 	mov.w	ip, #10
 80063a6:	4619      	mov	r1, r3
 80063a8:	3401      	adds	r4, #1
 80063aa:	9305      	str	r3, [sp, #20]
 80063ac:	4620      	mov	r0, r4
 80063ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063b2:	3a30      	subs	r2, #48	; 0x30
 80063b4:	2a09      	cmp	r2, #9
 80063b6:	d903      	bls.n	80063c0 <_vfiprintf_r+0x1d0>
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d0c6      	beq.n	800634a <_vfiprintf_r+0x15a>
 80063bc:	9105      	str	r1, [sp, #20]
 80063be:	e7c4      	b.n	800634a <_vfiprintf_r+0x15a>
 80063c0:	4604      	mov	r4, r0
 80063c2:	2301      	movs	r3, #1
 80063c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80063c8:	e7f0      	b.n	80063ac <_vfiprintf_r+0x1bc>
 80063ca:	ab03      	add	r3, sp, #12
 80063cc:	9300      	str	r3, [sp, #0]
 80063ce:	462a      	mov	r2, r5
 80063d0:	4630      	mov	r0, r6
 80063d2:	4b13      	ldr	r3, [pc, #76]	; (8006420 <_vfiprintf_r+0x230>)
 80063d4:	a904      	add	r1, sp, #16
 80063d6:	f3af 8000 	nop.w
 80063da:	4607      	mov	r7, r0
 80063dc:	1c78      	adds	r0, r7, #1
 80063de:	d1d6      	bne.n	800638e <_vfiprintf_r+0x19e>
 80063e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063e2:	07d9      	lsls	r1, r3, #31
 80063e4:	d405      	bmi.n	80063f2 <_vfiprintf_r+0x202>
 80063e6:	89ab      	ldrh	r3, [r5, #12]
 80063e8:	059a      	lsls	r2, r3, #22
 80063ea:	d402      	bmi.n	80063f2 <_vfiprintf_r+0x202>
 80063ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063ee:	f7ff fde2 	bl	8005fb6 <__retarget_lock_release_recursive>
 80063f2:	89ab      	ldrh	r3, [r5, #12]
 80063f4:	065b      	lsls	r3, r3, #25
 80063f6:	f53f af1d 	bmi.w	8006234 <_vfiprintf_r+0x44>
 80063fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063fc:	e71c      	b.n	8006238 <_vfiprintf_r+0x48>
 80063fe:	ab03      	add	r3, sp, #12
 8006400:	9300      	str	r3, [sp, #0]
 8006402:	462a      	mov	r2, r5
 8006404:	4630      	mov	r0, r6
 8006406:	4b06      	ldr	r3, [pc, #24]	; (8006420 <_vfiprintf_r+0x230>)
 8006408:	a904      	add	r1, sp, #16
 800640a:	f000 f87d 	bl	8006508 <_printf_i>
 800640e:	e7e4      	b.n	80063da <_vfiprintf_r+0x1ea>
 8006410:	08006b72 	.word	0x08006b72
 8006414:	08006b78 	.word	0x08006b78
 8006418:	08006b7c 	.word	0x08006b7c
 800641c:	00000000 	.word	0x00000000
 8006420:	080061cb 	.word	0x080061cb

08006424 <_printf_common>:
 8006424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006428:	4616      	mov	r6, r2
 800642a:	4699      	mov	r9, r3
 800642c:	688a      	ldr	r2, [r1, #8]
 800642e:	690b      	ldr	r3, [r1, #16]
 8006430:	4607      	mov	r7, r0
 8006432:	4293      	cmp	r3, r2
 8006434:	bfb8      	it	lt
 8006436:	4613      	movlt	r3, r2
 8006438:	6033      	str	r3, [r6, #0]
 800643a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800643e:	460c      	mov	r4, r1
 8006440:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006444:	b10a      	cbz	r2, 800644a <_printf_common+0x26>
 8006446:	3301      	adds	r3, #1
 8006448:	6033      	str	r3, [r6, #0]
 800644a:	6823      	ldr	r3, [r4, #0]
 800644c:	0699      	lsls	r1, r3, #26
 800644e:	bf42      	ittt	mi
 8006450:	6833      	ldrmi	r3, [r6, #0]
 8006452:	3302      	addmi	r3, #2
 8006454:	6033      	strmi	r3, [r6, #0]
 8006456:	6825      	ldr	r5, [r4, #0]
 8006458:	f015 0506 	ands.w	r5, r5, #6
 800645c:	d106      	bne.n	800646c <_printf_common+0x48>
 800645e:	f104 0a19 	add.w	sl, r4, #25
 8006462:	68e3      	ldr	r3, [r4, #12]
 8006464:	6832      	ldr	r2, [r6, #0]
 8006466:	1a9b      	subs	r3, r3, r2
 8006468:	42ab      	cmp	r3, r5
 800646a:	dc2b      	bgt.n	80064c4 <_printf_common+0xa0>
 800646c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006470:	1e13      	subs	r3, r2, #0
 8006472:	6822      	ldr	r2, [r4, #0]
 8006474:	bf18      	it	ne
 8006476:	2301      	movne	r3, #1
 8006478:	0692      	lsls	r2, r2, #26
 800647a:	d430      	bmi.n	80064de <_printf_common+0xba>
 800647c:	4649      	mov	r1, r9
 800647e:	4638      	mov	r0, r7
 8006480:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006484:	47c0      	blx	r8
 8006486:	3001      	adds	r0, #1
 8006488:	d023      	beq.n	80064d2 <_printf_common+0xae>
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	6922      	ldr	r2, [r4, #16]
 800648e:	f003 0306 	and.w	r3, r3, #6
 8006492:	2b04      	cmp	r3, #4
 8006494:	bf14      	ite	ne
 8006496:	2500      	movne	r5, #0
 8006498:	6833      	ldreq	r3, [r6, #0]
 800649a:	f04f 0600 	mov.w	r6, #0
 800649e:	bf08      	it	eq
 80064a0:	68e5      	ldreq	r5, [r4, #12]
 80064a2:	f104 041a 	add.w	r4, r4, #26
 80064a6:	bf08      	it	eq
 80064a8:	1aed      	subeq	r5, r5, r3
 80064aa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80064ae:	bf08      	it	eq
 80064b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064b4:	4293      	cmp	r3, r2
 80064b6:	bfc4      	itt	gt
 80064b8:	1a9b      	subgt	r3, r3, r2
 80064ba:	18ed      	addgt	r5, r5, r3
 80064bc:	42b5      	cmp	r5, r6
 80064be:	d11a      	bne.n	80064f6 <_printf_common+0xd2>
 80064c0:	2000      	movs	r0, #0
 80064c2:	e008      	b.n	80064d6 <_printf_common+0xb2>
 80064c4:	2301      	movs	r3, #1
 80064c6:	4652      	mov	r2, sl
 80064c8:	4649      	mov	r1, r9
 80064ca:	4638      	mov	r0, r7
 80064cc:	47c0      	blx	r8
 80064ce:	3001      	adds	r0, #1
 80064d0:	d103      	bne.n	80064da <_printf_common+0xb6>
 80064d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064da:	3501      	adds	r5, #1
 80064dc:	e7c1      	b.n	8006462 <_printf_common+0x3e>
 80064de:	2030      	movs	r0, #48	; 0x30
 80064e0:	18e1      	adds	r1, r4, r3
 80064e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80064e6:	1c5a      	adds	r2, r3, #1
 80064e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80064ec:	4422      	add	r2, r4
 80064ee:	3302      	adds	r3, #2
 80064f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80064f4:	e7c2      	b.n	800647c <_printf_common+0x58>
 80064f6:	2301      	movs	r3, #1
 80064f8:	4622      	mov	r2, r4
 80064fa:	4649      	mov	r1, r9
 80064fc:	4638      	mov	r0, r7
 80064fe:	47c0      	blx	r8
 8006500:	3001      	adds	r0, #1
 8006502:	d0e6      	beq.n	80064d2 <_printf_common+0xae>
 8006504:	3601      	adds	r6, #1
 8006506:	e7d9      	b.n	80064bc <_printf_common+0x98>

08006508 <_printf_i>:
 8006508:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800650c:	7e0f      	ldrb	r7, [r1, #24]
 800650e:	4691      	mov	r9, r2
 8006510:	2f78      	cmp	r7, #120	; 0x78
 8006512:	4680      	mov	r8, r0
 8006514:	460c      	mov	r4, r1
 8006516:	469a      	mov	sl, r3
 8006518:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800651a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800651e:	d807      	bhi.n	8006530 <_printf_i+0x28>
 8006520:	2f62      	cmp	r7, #98	; 0x62
 8006522:	d80a      	bhi.n	800653a <_printf_i+0x32>
 8006524:	2f00      	cmp	r7, #0
 8006526:	f000 80d5 	beq.w	80066d4 <_printf_i+0x1cc>
 800652a:	2f58      	cmp	r7, #88	; 0x58
 800652c:	f000 80c1 	beq.w	80066b2 <_printf_i+0x1aa>
 8006530:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006534:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006538:	e03a      	b.n	80065b0 <_printf_i+0xa8>
 800653a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800653e:	2b15      	cmp	r3, #21
 8006540:	d8f6      	bhi.n	8006530 <_printf_i+0x28>
 8006542:	a101      	add	r1, pc, #4	; (adr r1, 8006548 <_printf_i+0x40>)
 8006544:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006548:	080065a1 	.word	0x080065a1
 800654c:	080065b5 	.word	0x080065b5
 8006550:	08006531 	.word	0x08006531
 8006554:	08006531 	.word	0x08006531
 8006558:	08006531 	.word	0x08006531
 800655c:	08006531 	.word	0x08006531
 8006560:	080065b5 	.word	0x080065b5
 8006564:	08006531 	.word	0x08006531
 8006568:	08006531 	.word	0x08006531
 800656c:	08006531 	.word	0x08006531
 8006570:	08006531 	.word	0x08006531
 8006574:	080066bb 	.word	0x080066bb
 8006578:	080065e1 	.word	0x080065e1
 800657c:	08006675 	.word	0x08006675
 8006580:	08006531 	.word	0x08006531
 8006584:	08006531 	.word	0x08006531
 8006588:	080066dd 	.word	0x080066dd
 800658c:	08006531 	.word	0x08006531
 8006590:	080065e1 	.word	0x080065e1
 8006594:	08006531 	.word	0x08006531
 8006598:	08006531 	.word	0x08006531
 800659c:	0800667d 	.word	0x0800667d
 80065a0:	682b      	ldr	r3, [r5, #0]
 80065a2:	1d1a      	adds	r2, r3, #4
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	602a      	str	r2, [r5, #0]
 80065a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065b0:	2301      	movs	r3, #1
 80065b2:	e0a0      	b.n	80066f6 <_printf_i+0x1ee>
 80065b4:	6820      	ldr	r0, [r4, #0]
 80065b6:	682b      	ldr	r3, [r5, #0]
 80065b8:	0607      	lsls	r7, r0, #24
 80065ba:	f103 0104 	add.w	r1, r3, #4
 80065be:	6029      	str	r1, [r5, #0]
 80065c0:	d501      	bpl.n	80065c6 <_printf_i+0xbe>
 80065c2:	681e      	ldr	r6, [r3, #0]
 80065c4:	e003      	b.n	80065ce <_printf_i+0xc6>
 80065c6:	0646      	lsls	r6, r0, #25
 80065c8:	d5fb      	bpl.n	80065c2 <_printf_i+0xba>
 80065ca:	f9b3 6000 	ldrsh.w	r6, [r3]
 80065ce:	2e00      	cmp	r6, #0
 80065d0:	da03      	bge.n	80065da <_printf_i+0xd2>
 80065d2:	232d      	movs	r3, #45	; 0x2d
 80065d4:	4276      	negs	r6, r6
 80065d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065da:	230a      	movs	r3, #10
 80065dc:	4859      	ldr	r0, [pc, #356]	; (8006744 <_printf_i+0x23c>)
 80065de:	e012      	b.n	8006606 <_printf_i+0xfe>
 80065e0:	682b      	ldr	r3, [r5, #0]
 80065e2:	6820      	ldr	r0, [r4, #0]
 80065e4:	1d19      	adds	r1, r3, #4
 80065e6:	6029      	str	r1, [r5, #0]
 80065e8:	0605      	lsls	r5, r0, #24
 80065ea:	d501      	bpl.n	80065f0 <_printf_i+0xe8>
 80065ec:	681e      	ldr	r6, [r3, #0]
 80065ee:	e002      	b.n	80065f6 <_printf_i+0xee>
 80065f0:	0641      	lsls	r1, r0, #25
 80065f2:	d5fb      	bpl.n	80065ec <_printf_i+0xe4>
 80065f4:	881e      	ldrh	r6, [r3, #0]
 80065f6:	2f6f      	cmp	r7, #111	; 0x6f
 80065f8:	bf0c      	ite	eq
 80065fa:	2308      	moveq	r3, #8
 80065fc:	230a      	movne	r3, #10
 80065fe:	4851      	ldr	r0, [pc, #324]	; (8006744 <_printf_i+0x23c>)
 8006600:	2100      	movs	r1, #0
 8006602:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006606:	6865      	ldr	r5, [r4, #4]
 8006608:	2d00      	cmp	r5, #0
 800660a:	bfa8      	it	ge
 800660c:	6821      	ldrge	r1, [r4, #0]
 800660e:	60a5      	str	r5, [r4, #8]
 8006610:	bfa4      	itt	ge
 8006612:	f021 0104 	bicge.w	r1, r1, #4
 8006616:	6021      	strge	r1, [r4, #0]
 8006618:	b90e      	cbnz	r6, 800661e <_printf_i+0x116>
 800661a:	2d00      	cmp	r5, #0
 800661c:	d04b      	beq.n	80066b6 <_printf_i+0x1ae>
 800661e:	4615      	mov	r5, r2
 8006620:	fbb6 f1f3 	udiv	r1, r6, r3
 8006624:	fb03 6711 	mls	r7, r3, r1, r6
 8006628:	5dc7      	ldrb	r7, [r0, r7]
 800662a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800662e:	4637      	mov	r7, r6
 8006630:	42bb      	cmp	r3, r7
 8006632:	460e      	mov	r6, r1
 8006634:	d9f4      	bls.n	8006620 <_printf_i+0x118>
 8006636:	2b08      	cmp	r3, #8
 8006638:	d10b      	bne.n	8006652 <_printf_i+0x14a>
 800663a:	6823      	ldr	r3, [r4, #0]
 800663c:	07de      	lsls	r6, r3, #31
 800663e:	d508      	bpl.n	8006652 <_printf_i+0x14a>
 8006640:	6923      	ldr	r3, [r4, #16]
 8006642:	6861      	ldr	r1, [r4, #4]
 8006644:	4299      	cmp	r1, r3
 8006646:	bfde      	ittt	le
 8006648:	2330      	movle	r3, #48	; 0x30
 800664a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800664e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006652:	1b52      	subs	r2, r2, r5
 8006654:	6122      	str	r2, [r4, #16]
 8006656:	464b      	mov	r3, r9
 8006658:	4621      	mov	r1, r4
 800665a:	4640      	mov	r0, r8
 800665c:	f8cd a000 	str.w	sl, [sp]
 8006660:	aa03      	add	r2, sp, #12
 8006662:	f7ff fedf 	bl	8006424 <_printf_common>
 8006666:	3001      	adds	r0, #1
 8006668:	d14a      	bne.n	8006700 <_printf_i+0x1f8>
 800666a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800666e:	b004      	add	sp, #16
 8006670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006674:	6823      	ldr	r3, [r4, #0]
 8006676:	f043 0320 	orr.w	r3, r3, #32
 800667a:	6023      	str	r3, [r4, #0]
 800667c:	2778      	movs	r7, #120	; 0x78
 800667e:	4832      	ldr	r0, [pc, #200]	; (8006748 <_printf_i+0x240>)
 8006680:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006684:	6823      	ldr	r3, [r4, #0]
 8006686:	6829      	ldr	r1, [r5, #0]
 8006688:	061f      	lsls	r7, r3, #24
 800668a:	f851 6b04 	ldr.w	r6, [r1], #4
 800668e:	d402      	bmi.n	8006696 <_printf_i+0x18e>
 8006690:	065f      	lsls	r7, r3, #25
 8006692:	bf48      	it	mi
 8006694:	b2b6      	uxthmi	r6, r6
 8006696:	07df      	lsls	r7, r3, #31
 8006698:	bf48      	it	mi
 800669a:	f043 0320 	orrmi.w	r3, r3, #32
 800669e:	6029      	str	r1, [r5, #0]
 80066a0:	bf48      	it	mi
 80066a2:	6023      	strmi	r3, [r4, #0]
 80066a4:	b91e      	cbnz	r6, 80066ae <_printf_i+0x1a6>
 80066a6:	6823      	ldr	r3, [r4, #0]
 80066a8:	f023 0320 	bic.w	r3, r3, #32
 80066ac:	6023      	str	r3, [r4, #0]
 80066ae:	2310      	movs	r3, #16
 80066b0:	e7a6      	b.n	8006600 <_printf_i+0xf8>
 80066b2:	4824      	ldr	r0, [pc, #144]	; (8006744 <_printf_i+0x23c>)
 80066b4:	e7e4      	b.n	8006680 <_printf_i+0x178>
 80066b6:	4615      	mov	r5, r2
 80066b8:	e7bd      	b.n	8006636 <_printf_i+0x12e>
 80066ba:	682b      	ldr	r3, [r5, #0]
 80066bc:	6826      	ldr	r6, [r4, #0]
 80066be:	1d18      	adds	r0, r3, #4
 80066c0:	6961      	ldr	r1, [r4, #20]
 80066c2:	6028      	str	r0, [r5, #0]
 80066c4:	0635      	lsls	r5, r6, #24
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	d501      	bpl.n	80066ce <_printf_i+0x1c6>
 80066ca:	6019      	str	r1, [r3, #0]
 80066cc:	e002      	b.n	80066d4 <_printf_i+0x1cc>
 80066ce:	0670      	lsls	r0, r6, #25
 80066d0:	d5fb      	bpl.n	80066ca <_printf_i+0x1c2>
 80066d2:	8019      	strh	r1, [r3, #0]
 80066d4:	2300      	movs	r3, #0
 80066d6:	4615      	mov	r5, r2
 80066d8:	6123      	str	r3, [r4, #16]
 80066da:	e7bc      	b.n	8006656 <_printf_i+0x14e>
 80066dc:	682b      	ldr	r3, [r5, #0]
 80066de:	2100      	movs	r1, #0
 80066e0:	1d1a      	adds	r2, r3, #4
 80066e2:	602a      	str	r2, [r5, #0]
 80066e4:	681d      	ldr	r5, [r3, #0]
 80066e6:	6862      	ldr	r2, [r4, #4]
 80066e8:	4628      	mov	r0, r5
 80066ea:	f000 f97f 	bl	80069ec <memchr>
 80066ee:	b108      	cbz	r0, 80066f4 <_printf_i+0x1ec>
 80066f0:	1b40      	subs	r0, r0, r5
 80066f2:	6060      	str	r0, [r4, #4]
 80066f4:	6863      	ldr	r3, [r4, #4]
 80066f6:	6123      	str	r3, [r4, #16]
 80066f8:	2300      	movs	r3, #0
 80066fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066fe:	e7aa      	b.n	8006656 <_printf_i+0x14e>
 8006700:	462a      	mov	r2, r5
 8006702:	4649      	mov	r1, r9
 8006704:	4640      	mov	r0, r8
 8006706:	6923      	ldr	r3, [r4, #16]
 8006708:	47d0      	blx	sl
 800670a:	3001      	adds	r0, #1
 800670c:	d0ad      	beq.n	800666a <_printf_i+0x162>
 800670e:	6823      	ldr	r3, [r4, #0]
 8006710:	079b      	lsls	r3, r3, #30
 8006712:	d413      	bmi.n	800673c <_printf_i+0x234>
 8006714:	68e0      	ldr	r0, [r4, #12]
 8006716:	9b03      	ldr	r3, [sp, #12]
 8006718:	4298      	cmp	r0, r3
 800671a:	bfb8      	it	lt
 800671c:	4618      	movlt	r0, r3
 800671e:	e7a6      	b.n	800666e <_printf_i+0x166>
 8006720:	2301      	movs	r3, #1
 8006722:	4632      	mov	r2, r6
 8006724:	4649      	mov	r1, r9
 8006726:	4640      	mov	r0, r8
 8006728:	47d0      	blx	sl
 800672a:	3001      	adds	r0, #1
 800672c:	d09d      	beq.n	800666a <_printf_i+0x162>
 800672e:	3501      	adds	r5, #1
 8006730:	68e3      	ldr	r3, [r4, #12]
 8006732:	9903      	ldr	r1, [sp, #12]
 8006734:	1a5b      	subs	r3, r3, r1
 8006736:	42ab      	cmp	r3, r5
 8006738:	dcf2      	bgt.n	8006720 <_printf_i+0x218>
 800673a:	e7eb      	b.n	8006714 <_printf_i+0x20c>
 800673c:	2500      	movs	r5, #0
 800673e:	f104 0619 	add.w	r6, r4, #25
 8006742:	e7f5      	b.n	8006730 <_printf_i+0x228>
 8006744:	08006b83 	.word	0x08006b83
 8006748:	08006b94 	.word	0x08006b94

0800674c <__sflush_r>:
 800674c:	898a      	ldrh	r2, [r1, #12]
 800674e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006750:	4605      	mov	r5, r0
 8006752:	0710      	lsls	r0, r2, #28
 8006754:	460c      	mov	r4, r1
 8006756:	d457      	bmi.n	8006808 <__sflush_r+0xbc>
 8006758:	684b      	ldr	r3, [r1, #4]
 800675a:	2b00      	cmp	r3, #0
 800675c:	dc04      	bgt.n	8006768 <__sflush_r+0x1c>
 800675e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006760:	2b00      	cmp	r3, #0
 8006762:	dc01      	bgt.n	8006768 <__sflush_r+0x1c>
 8006764:	2000      	movs	r0, #0
 8006766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006768:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800676a:	2e00      	cmp	r6, #0
 800676c:	d0fa      	beq.n	8006764 <__sflush_r+0x18>
 800676e:	2300      	movs	r3, #0
 8006770:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006774:	682f      	ldr	r7, [r5, #0]
 8006776:	6a21      	ldr	r1, [r4, #32]
 8006778:	602b      	str	r3, [r5, #0]
 800677a:	d032      	beq.n	80067e2 <__sflush_r+0x96>
 800677c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800677e:	89a3      	ldrh	r3, [r4, #12]
 8006780:	075a      	lsls	r2, r3, #29
 8006782:	d505      	bpl.n	8006790 <__sflush_r+0x44>
 8006784:	6863      	ldr	r3, [r4, #4]
 8006786:	1ac0      	subs	r0, r0, r3
 8006788:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800678a:	b10b      	cbz	r3, 8006790 <__sflush_r+0x44>
 800678c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800678e:	1ac0      	subs	r0, r0, r3
 8006790:	2300      	movs	r3, #0
 8006792:	4602      	mov	r2, r0
 8006794:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006796:	4628      	mov	r0, r5
 8006798:	6a21      	ldr	r1, [r4, #32]
 800679a:	47b0      	blx	r6
 800679c:	1c43      	adds	r3, r0, #1
 800679e:	89a3      	ldrh	r3, [r4, #12]
 80067a0:	d106      	bne.n	80067b0 <__sflush_r+0x64>
 80067a2:	6829      	ldr	r1, [r5, #0]
 80067a4:	291d      	cmp	r1, #29
 80067a6:	d82b      	bhi.n	8006800 <__sflush_r+0xb4>
 80067a8:	4a28      	ldr	r2, [pc, #160]	; (800684c <__sflush_r+0x100>)
 80067aa:	410a      	asrs	r2, r1
 80067ac:	07d6      	lsls	r6, r2, #31
 80067ae:	d427      	bmi.n	8006800 <__sflush_r+0xb4>
 80067b0:	2200      	movs	r2, #0
 80067b2:	6062      	str	r2, [r4, #4]
 80067b4:	6922      	ldr	r2, [r4, #16]
 80067b6:	04d9      	lsls	r1, r3, #19
 80067b8:	6022      	str	r2, [r4, #0]
 80067ba:	d504      	bpl.n	80067c6 <__sflush_r+0x7a>
 80067bc:	1c42      	adds	r2, r0, #1
 80067be:	d101      	bne.n	80067c4 <__sflush_r+0x78>
 80067c0:	682b      	ldr	r3, [r5, #0]
 80067c2:	b903      	cbnz	r3, 80067c6 <__sflush_r+0x7a>
 80067c4:	6560      	str	r0, [r4, #84]	; 0x54
 80067c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067c8:	602f      	str	r7, [r5, #0]
 80067ca:	2900      	cmp	r1, #0
 80067cc:	d0ca      	beq.n	8006764 <__sflush_r+0x18>
 80067ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067d2:	4299      	cmp	r1, r3
 80067d4:	d002      	beq.n	80067dc <__sflush_r+0x90>
 80067d6:	4628      	mov	r0, r5
 80067d8:	f7ff fbee 	bl	8005fb8 <_free_r>
 80067dc:	2000      	movs	r0, #0
 80067de:	6360      	str	r0, [r4, #52]	; 0x34
 80067e0:	e7c1      	b.n	8006766 <__sflush_r+0x1a>
 80067e2:	2301      	movs	r3, #1
 80067e4:	4628      	mov	r0, r5
 80067e6:	47b0      	blx	r6
 80067e8:	1c41      	adds	r1, r0, #1
 80067ea:	d1c8      	bne.n	800677e <__sflush_r+0x32>
 80067ec:	682b      	ldr	r3, [r5, #0]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d0c5      	beq.n	800677e <__sflush_r+0x32>
 80067f2:	2b1d      	cmp	r3, #29
 80067f4:	d001      	beq.n	80067fa <__sflush_r+0xae>
 80067f6:	2b16      	cmp	r3, #22
 80067f8:	d101      	bne.n	80067fe <__sflush_r+0xb2>
 80067fa:	602f      	str	r7, [r5, #0]
 80067fc:	e7b2      	b.n	8006764 <__sflush_r+0x18>
 80067fe:	89a3      	ldrh	r3, [r4, #12]
 8006800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006804:	81a3      	strh	r3, [r4, #12]
 8006806:	e7ae      	b.n	8006766 <__sflush_r+0x1a>
 8006808:	690f      	ldr	r7, [r1, #16]
 800680a:	2f00      	cmp	r7, #0
 800680c:	d0aa      	beq.n	8006764 <__sflush_r+0x18>
 800680e:	0793      	lsls	r3, r2, #30
 8006810:	bf18      	it	ne
 8006812:	2300      	movne	r3, #0
 8006814:	680e      	ldr	r6, [r1, #0]
 8006816:	bf08      	it	eq
 8006818:	694b      	ldreq	r3, [r1, #20]
 800681a:	1bf6      	subs	r6, r6, r7
 800681c:	600f      	str	r7, [r1, #0]
 800681e:	608b      	str	r3, [r1, #8]
 8006820:	2e00      	cmp	r6, #0
 8006822:	dd9f      	ble.n	8006764 <__sflush_r+0x18>
 8006824:	4633      	mov	r3, r6
 8006826:	463a      	mov	r2, r7
 8006828:	4628      	mov	r0, r5
 800682a:	6a21      	ldr	r1, [r4, #32]
 800682c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006830:	47e0      	blx	ip
 8006832:	2800      	cmp	r0, #0
 8006834:	dc06      	bgt.n	8006844 <__sflush_r+0xf8>
 8006836:	89a3      	ldrh	r3, [r4, #12]
 8006838:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800683c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006840:	81a3      	strh	r3, [r4, #12]
 8006842:	e790      	b.n	8006766 <__sflush_r+0x1a>
 8006844:	4407      	add	r7, r0
 8006846:	1a36      	subs	r6, r6, r0
 8006848:	e7ea      	b.n	8006820 <__sflush_r+0xd4>
 800684a:	bf00      	nop
 800684c:	dfbffffe 	.word	0xdfbffffe

08006850 <_fflush_r>:
 8006850:	b538      	push	{r3, r4, r5, lr}
 8006852:	690b      	ldr	r3, [r1, #16]
 8006854:	4605      	mov	r5, r0
 8006856:	460c      	mov	r4, r1
 8006858:	b913      	cbnz	r3, 8006860 <_fflush_r+0x10>
 800685a:	2500      	movs	r5, #0
 800685c:	4628      	mov	r0, r5
 800685e:	bd38      	pop	{r3, r4, r5, pc}
 8006860:	b118      	cbz	r0, 800686a <_fflush_r+0x1a>
 8006862:	6a03      	ldr	r3, [r0, #32]
 8006864:	b90b      	cbnz	r3, 800686a <_fflush_r+0x1a>
 8006866:	f7ff faa1 	bl	8005dac <__sinit>
 800686a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d0f3      	beq.n	800685a <_fflush_r+0xa>
 8006872:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006874:	07d0      	lsls	r0, r2, #31
 8006876:	d404      	bmi.n	8006882 <_fflush_r+0x32>
 8006878:	0599      	lsls	r1, r3, #22
 800687a:	d402      	bmi.n	8006882 <_fflush_r+0x32>
 800687c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800687e:	f7ff fb99 	bl	8005fb4 <__retarget_lock_acquire_recursive>
 8006882:	4628      	mov	r0, r5
 8006884:	4621      	mov	r1, r4
 8006886:	f7ff ff61 	bl	800674c <__sflush_r>
 800688a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800688c:	4605      	mov	r5, r0
 800688e:	07da      	lsls	r2, r3, #31
 8006890:	d4e4      	bmi.n	800685c <_fflush_r+0xc>
 8006892:	89a3      	ldrh	r3, [r4, #12]
 8006894:	059b      	lsls	r3, r3, #22
 8006896:	d4e1      	bmi.n	800685c <_fflush_r+0xc>
 8006898:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800689a:	f7ff fb8c 	bl	8005fb6 <__retarget_lock_release_recursive>
 800689e:	e7dd      	b.n	800685c <_fflush_r+0xc>

080068a0 <__swbuf_r>:
 80068a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068a2:	460e      	mov	r6, r1
 80068a4:	4614      	mov	r4, r2
 80068a6:	4605      	mov	r5, r0
 80068a8:	b118      	cbz	r0, 80068b2 <__swbuf_r+0x12>
 80068aa:	6a03      	ldr	r3, [r0, #32]
 80068ac:	b90b      	cbnz	r3, 80068b2 <__swbuf_r+0x12>
 80068ae:	f7ff fa7d 	bl	8005dac <__sinit>
 80068b2:	69a3      	ldr	r3, [r4, #24]
 80068b4:	60a3      	str	r3, [r4, #8]
 80068b6:	89a3      	ldrh	r3, [r4, #12]
 80068b8:	071a      	lsls	r2, r3, #28
 80068ba:	d525      	bpl.n	8006908 <__swbuf_r+0x68>
 80068bc:	6923      	ldr	r3, [r4, #16]
 80068be:	b31b      	cbz	r3, 8006908 <__swbuf_r+0x68>
 80068c0:	6823      	ldr	r3, [r4, #0]
 80068c2:	6922      	ldr	r2, [r4, #16]
 80068c4:	b2f6      	uxtb	r6, r6
 80068c6:	1a98      	subs	r0, r3, r2
 80068c8:	6963      	ldr	r3, [r4, #20]
 80068ca:	4637      	mov	r7, r6
 80068cc:	4283      	cmp	r3, r0
 80068ce:	dc04      	bgt.n	80068da <__swbuf_r+0x3a>
 80068d0:	4621      	mov	r1, r4
 80068d2:	4628      	mov	r0, r5
 80068d4:	f7ff ffbc 	bl	8006850 <_fflush_r>
 80068d8:	b9e0      	cbnz	r0, 8006914 <__swbuf_r+0x74>
 80068da:	68a3      	ldr	r3, [r4, #8]
 80068dc:	3b01      	subs	r3, #1
 80068de:	60a3      	str	r3, [r4, #8]
 80068e0:	6823      	ldr	r3, [r4, #0]
 80068e2:	1c5a      	adds	r2, r3, #1
 80068e4:	6022      	str	r2, [r4, #0]
 80068e6:	701e      	strb	r6, [r3, #0]
 80068e8:	6962      	ldr	r2, [r4, #20]
 80068ea:	1c43      	adds	r3, r0, #1
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d004      	beq.n	80068fa <__swbuf_r+0x5a>
 80068f0:	89a3      	ldrh	r3, [r4, #12]
 80068f2:	07db      	lsls	r3, r3, #31
 80068f4:	d506      	bpl.n	8006904 <__swbuf_r+0x64>
 80068f6:	2e0a      	cmp	r6, #10
 80068f8:	d104      	bne.n	8006904 <__swbuf_r+0x64>
 80068fa:	4621      	mov	r1, r4
 80068fc:	4628      	mov	r0, r5
 80068fe:	f7ff ffa7 	bl	8006850 <_fflush_r>
 8006902:	b938      	cbnz	r0, 8006914 <__swbuf_r+0x74>
 8006904:	4638      	mov	r0, r7
 8006906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006908:	4621      	mov	r1, r4
 800690a:	4628      	mov	r0, r5
 800690c:	f000 f806 	bl	800691c <__swsetup_r>
 8006910:	2800      	cmp	r0, #0
 8006912:	d0d5      	beq.n	80068c0 <__swbuf_r+0x20>
 8006914:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006918:	e7f4      	b.n	8006904 <__swbuf_r+0x64>
	...

0800691c <__swsetup_r>:
 800691c:	b538      	push	{r3, r4, r5, lr}
 800691e:	4b2a      	ldr	r3, [pc, #168]	; (80069c8 <__swsetup_r+0xac>)
 8006920:	4605      	mov	r5, r0
 8006922:	6818      	ldr	r0, [r3, #0]
 8006924:	460c      	mov	r4, r1
 8006926:	b118      	cbz	r0, 8006930 <__swsetup_r+0x14>
 8006928:	6a03      	ldr	r3, [r0, #32]
 800692a:	b90b      	cbnz	r3, 8006930 <__swsetup_r+0x14>
 800692c:	f7ff fa3e 	bl	8005dac <__sinit>
 8006930:	89a3      	ldrh	r3, [r4, #12]
 8006932:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006936:	0718      	lsls	r0, r3, #28
 8006938:	d422      	bmi.n	8006980 <__swsetup_r+0x64>
 800693a:	06d9      	lsls	r1, r3, #27
 800693c:	d407      	bmi.n	800694e <__swsetup_r+0x32>
 800693e:	2309      	movs	r3, #9
 8006940:	602b      	str	r3, [r5, #0]
 8006942:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006946:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800694a:	81a3      	strh	r3, [r4, #12]
 800694c:	e034      	b.n	80069b8 <__swsetup_r+0x9c>
 800694e:	0758      	lsls	r0, r3, #29
 8006950:	d512      	bpl.n	8006978 <__swsetup_r+0x5c>
 8006952:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006954:	b141      	cbz	r1, 8006968 <__swsetup_r+0x4c>
 8006956:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800695a:	4299      	cmp	r1, r3
 800695c:	d002      	beq.n	8006964 <__swsetup_r+0x48>
 800695e:	4628      	mov	r0, r5
 8006960:	f7ff fb2a 	bl	8005fb8 <_free_r>
 8006964:	2300      	movs	r3, #0
 8006966:	6363      	str	r3, [r4, #52]	; 0x34
 8006968:	89a3      	ldrh	r3, [r4, #12]
 800696a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800696e:	81a3      	strh	r3, [r4, #12]
 8006970:	2300      	movs	r3, #0
 8006972:	6063      	str	r3, [r4, #4]
 8006974:	6923      	ldr	r3, [r4, #16]
 8006976:	6023      	str	r3, [r4, #0]
 8006978:	89a3      	ldrh	r3, [r4, #12]
 800697a:	f043 0308 	orr.w	r3, r3, #8
 800697e:	81a3      	strh	r3, [r4, #12]
 8006980:	6923      	ldr	r3, [r4, #16]
 8006982:	b94b      	cbnz	r3, 8006998 <__swsetup_r+0x7c>
 8006984:	89a3      	ldrh	r3, [r4, #12]
 8006986:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800698a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800698e:	d003      	beq.n	8006998 <__swsetup_r+0x7c>
 8006990:	4621      	mov	r1, r4
 8006992:	4628      	mov	r0, r5
 8006994:	f000 f85d 	bl	8006a52 <__smakebuf_r>
 8006998:	89a0      	ldrh	r0, [r4, #12]
 800699a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800699e:	f010 0301 	ands.w	r3, r0, #1
 80069a2:	d00a      	beq.n	80069ba <__swsetup_r+0x9e>
 80069a4:	2300      	movs	r3, #0
 80069a6:	60a3      	str	r3, [r4, #8]
 80069a8:	6963      	ldr	r3, [r4, #20]
 80069aa:	425b      	negs	r3, r3
 80069ac:	61a3      	str	r3, [r4, #24]
 80069ae:	6923      	ldr	r3, [r4, #16]
 80069b0:	b943      	cbnz	r3, 80069c4 <__swsetup_r+0xa8>
 80069b2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80069b6:	d1c4      	bne.n	8006942 <__swsetup_r+0x26>
 80069b8:	bd38      	pop	{r3, r4, r5, pc}
 80069ba:	0781      	lsls	r1, r0, #30
 80069bc:	bf58      	it	pl
 80069be:	6963      	ldrpl	r3, [r4, #20]
 80069c0:	60a3      	str	r3, [r4, #8]
 80069c2:	e7f4      	b.n	80069ae <__swsetup_r+0x92>
 80069c4:	2000      	movs	r0, #0
 80069c6:	e7f7      	b.n	80069b8 <__swsetup_r+0x9c>
 80069c8:	20000068 	.word	0x20000068

080069cc <_sbrk_r>:
 80069cc:	b538      	push	{r3, r4, r5, lr}
 80069ce:	2300      	movs	r3, #0
 80069d0:	4d05      	ldr	r5, [pc, #20]	; (80069e8 <_sbrk_r+0x1c>)
 80069d2:	4604      	mov	r4, r0
 80069d4:	4608      	mov	r0, r1
 80069d6:	602b      	str	r3, [r5, #0]
 80069d8:	f7fe f80c 	bl	80049f4 <_sbrk>
 80069dc:	1c43      	adds	r3, r0, #1
 80069de:	d102      	bne.n	80069e6 <_sbrk_r+0x1a>
 80069e0:	682b      	ldr	r3, [r5, #0]
 80069e2:	b103      	cbz	r3, 80069e6 <_sbrk_r+0x1a>
 80069e4:	6023      	str	r3, [r4, #0]
 80069e6:	bd38      	pop	{r3, r4, r5, pc}
 80069e8:	2000025c 	.word	0x2000025c

080069ec <memchr>:
 80069ec:	4603      	mov	r3, r0
 80069ee:	b510      	push	{r4, lr}
 80069f0:	b2c9      	uxtb	r1, r1
 80069f2:	4402      	add	r2, r0
 80069f4:	4293      	cmp	r3, r2
 80069f6:	4618      	mov	r0, r3
 80069f8:	d101      	bne.n	80069fe <memchr+0x12>
 80069fa:	2000      	movs	r0, #0
 80069fc:	e003      	b.n	8006a06 <memchr+0x1a>
 80069fe:	7804      	ldrb	r4, [r0, #0]
 8006a00:	3301      	adds	r3, #1
 8006a02:	428c      	cmp	r4, r1
 8006a04:	d1f6      	bne.n	80069f4 <memchr+0x8>
 8006a06:	bd10      	pop	{r4, pc}

08006a08 <__swhatbuf_r>:
 8006a08:	b570      	push	{r4, r5, r6, lr}
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a10:	4615      	mov	r5, r2
 8006a12:	2900      	cmp	r1, #0
 8006a14:	461e      	mov	r6, r3
 8006a16:	b096      	sub	sp, #88	; 0x58
 8006a18:	da0c      	bge.n	8006a34 <__swhatbuf_r+0x2c>
 8006a1a:	89a3      	ldrh	r3, [r4, #12]
 8006a1c:	2100      	movs	r1, #0
 8006a1e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006a22:	bf0c      	ite	eq
 8006a24:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006a28:	2340      	movne	r3, #64	; 0x40
 8006a2a:	2000      	movs	r0, #0
 8006a2c:	6031      	str	r1, [r6, #0]
 8006a2e:	602b      	str	r3, [r5, #0]
 8006a30:	b016      	add	sp, #88	; 0x58
 8006a32:	bd70      	pop	{r4, r5, r6, pc}
 8006a34:	466a      	mov	r2, sp
 8006a36:	f000 f849 	bl	8006acc <_fstat_r>
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	dbed      	blt.n	8006a1a <__swhatbuf_r+0x12>
 8006a3e:	9901      	ldr	r1, [sp, #4]
 8006a40:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006a44:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006a48:	4259      	negs	r1, r3
 8006a4a:	4159      	adcs	r1, r3
 8006a4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a50:	e7eb      	b.n	8006a2a <__swhatbuf_r+0x22>

08006a52 <__smakebuf_r>:
 8006a52:	898b      	ldrh	r3, [r1, #12]
 8006a54:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006a56:	079d      	lsls	r5, r3, #30
 8006a58:	4606      	mov	r6, r0
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	d507      	bpl.n	8006a6e <__smakebuf_r+0x1c>
 8006a5e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a62:	6023      	str	r3, [r4, #0]
 8006a64:	6123      	str	r3, [r4, #16]
 8006a66:	2301      	movs	r3, #1
 8006a68:	6163      	str	r3, [r4, #20]
 8006a6a:	b002      	add	sp, #8
 8006a6c:	bd70      	pop	{r4, r5, r6, pc}
 8006a6e:	466a      	mov	r2, sp
 8006a70:	ab01      	add	r3, sp, #4
 8006a72:	f7ff ffc9 	bl	8006a08 <__swhatbuf_r>
 8006a76:	9900      	ldr	r1, [sp, #0]
 8006a78:	4605      	mov	r5, r0
 8006a7a:	4630      	mov	r0, r6
 8006a7c:	f7ff fb04 	bl	8006088 <_malloc_r>
 8006a80:	b948      	cbnz	r0, 8006a96 <__smakebuf_r+0x44>
 8006a82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a86:	059a      	lsls	r2, r3, #22
 8006a88:	d4ef      	bmi.n	8006a6a <__smakebuf_r+0x18>
 8006a8a:	f023 0303 	bic.w	r3, r3, #3
 8006a8e:	f043 0302 	orr.w	r3, r3, #2
 8006a92:	81a3      	strh	r3, [r4, #12]
 8006a94:	e7e3      	b.n	8006a5e <__smakebuf_r+0xc>
 8006a96:	89a3      	ldrh	r3, [r4, #12]
 8006a98:	6020      	str	r0, [r4, #0]
 8006a9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a9e:	81a3      	strh	r3, [r4, #12]
 8006aa0:	9b00      	ldr	r3, [sp, #0]
 8006aa2:	6120      	str	r0, [r4, #16]
 8006aa4:	6163      	str	r3, [r4, #20]
 8006aa6:	9b01      	ldr	r3, [sp, #4]
 8006aa8:	b15b      	cbz	r3, 8006ac2 <__smakebuf_r+0x70>
 8006aaa:	4630      	mov	r0, r6
 8006aac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ab0:	f000 f81e 	bl	8006af0 <_isatty_r>
 8006ab4:	b128      	cbz	r0, 8006ac2 <__smakebuf_r+0x70>
 8006ab6:	89a3      	ldrh	r3, [r4, #12]
 8006ab8:	f023 0303 	bic.w	r3, r3, #3
 8006abc:	f043 0301 	orr.w	r3, r3, #1
 8006ac0:	81a3      	strh	r3, [r4, #12]
 8006ac2:	89a3      	ldrh	r3, [r4, #12]
 8006ac4:	431d      	orrs	r5, r3
 8006ac6:	81a5      	strh	r5, [r4, #12]
 8006ac8:	e7cf      	b.n	8006a6a <__smakebuf_r+0x18>
	...

08006acc <_fstat_r>:
 8006acc:	b538      	push	{r3, r4, r5, lr}
 8006ace:	2300      	movs	r3, #0
 8006ad0:	4d06      	ldr	r5, [pc, #24]	; (8006aec <_fstat_r+0x20>)
 8006ad2:	4604      	mov	r4, r0
 8006ad4:	4608      	mov	r0, r1
 8006ad6:	4611      	mov	r1, r2
 8006ad8:	602b      	str	r3, [r5, #0]
 8006ada:	f7fd ff66 	bl	80049aa <_fstat>
 8006ade:	1c43      	adds	r3, r0, #1
 8006ae0:	d102      	bne.n	8006ae8 <_fstat_r+0x1c>
 8006ae2:	682b      	ldr	r3, [r5, #0]
 8006ae4:	b103      	cbz	r3, 8006ae8 <_fstat_r+0x1c>
 8006ae6:	6023      	str	r3, [r4, #0]
 8006ae8:	bd38      	pop	{r3, r4, r5, pc}
 8006aea:	bf00      	nop
 8006aec:	2000025c 	.word	0x2000025c

08006af0 <_isatty_r>:
 8006af0:	b538      	push	{r3, r4, r5, lr}
 8006af2:	2300      	movs	r3, #0
 8006af4:	4d05      	ldr	r5, [pc, #20]	; (8006b0c <_isatty_r+0x1c>)
 8006af6:	4604      	mov	r4, r0
 8006af8:	4608      	mov	r0, r1
 8006afa:	602b      	str	r3, [r5, #0]
 8006afc:	f7fd ff64 	bl	80049c8 <_isatty>
 8006b00:	1c43      	adds	r3, r0, #1
 8006b02:	d102      	bne.n	8006b0a <_isatty_r+0x1a>
 8006b04:	682b      	ldr	r3, [r5, #0]
 8006b06:	b103      	cbz	r3, 8006b0a <_isatty_r+0x1a>
 8006b08:	6023      	str	r3, [r4, #0]
 8006b0a:	bd38      	pop	{r3, r4, r5, pc}
 8006b0c:	2000025c 	.word	0x2000025c

08006b10 <_init>:
 8006b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b12:	bf00      	nop
 8006b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b16:	bc08      	pop	{r3}
 8006b18:	469e      	mov	lr, r3
 8006b1a:	4770      	bx	lr

08006b1c <_fini>:
 8006b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b1e:	bf00      	nop
 8006b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b22:	bc08      	pop	{r3}
 8006b24:	469e      	mov	lr, r3
 8006b26:	4770      	bx	lr
