[
  {
    "id": "ac508953-3b5e-4a03-9adc-07f49d4652a6",
    "human_readable_id": 0,
    "title": "apb",
    "type": "MODULE",
    "description": "Verilog module apb is defined in line 2",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v:2:2.",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7ce3537a-db41-4d62-9847-b0c9953e3637",
    "human_readable_id": 1,
    "title": "PCLK",
    "type": "PORT",
    "description": "Verilog port 'PCLK' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 3 to line 3. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also a sensitive signal within an always block in module 'apb'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#3:3",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e3cb9bd3-163a-4f86-b051-6204c5063a37",
    "human_readable_id": 3,
    "title": "PRESETn",
    "type": "PORT",
    "description": "Verilog port 'PRESETn' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 4 to line 4. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#4:4",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2f01efb0-8018-4177-86be-0dcd1fb33800",
    "human_readable_id": 5,
    "title": "PSELx",
    "type": "PORT",
    "description": "Verilog port 'PSELx' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 5 to line 5. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#5:5",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e6979da4-870e-43c3-917d-65f203eaf373",
    "human_readable_id": 7,
    "title": "PWRITE",
    "type": "PORT",
    "description": "Verilog port 'PWRITE' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 6 to line 6. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#6:6",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7747d71c-0c33-4562-9aff-a094b9c9dc15",
    "human_readable_id": 9,
    "title": "PENABLE",
    "type": "PORT",
    "description": "Verilog port 'PENABLE' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 7 to line 7. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#7:7",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "309734d8-e18d-4ee4-9d75-e1899f03b992",
    "human_readable_id": 11,
    "title": "PADDR",
    "type": "PORT",
    "description": "Verilog port 'PADDR' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 8 to line 8. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#8:8",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "63e82bb3-2650-49f8-9a84-3e4032c1444a",
    "human_readable_id": 13,
    "title": "PWDATA",
    "type": "PORT",
    "description": "Verilog port 'PWDATA' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 9 to line 9. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#9:9",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "27535ff2-c396-4c1f-a429-d26c62fd5b81",
    "human_readable_id": 15,
    "title": "READ_DATA_ON_RX",
    "type": "PORT",
    "description": "Verilog port 'READ_DATA_ON_RX' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 10 to line 10. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#10:10",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "79a81a93-0657-4bbe-87be-2f34745ced05",
    "human_readable_id": 17,
    "title": "ERROR",
    "type": "PORT",
    "description": "Verilog port 'ERROR' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 11 to line 11. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: PSLVERR = ERROR' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 30 to line 30.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#11:11",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "41d17cc9-fd7d-46a3-a790-d2526d43d652",
    "human_readable_id": 19,
    "title": "TX_EMPTY",
    "type": "PORT",
    "description": "Verilog port 'TX_EMPTY' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 12 to line 12. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: INT_TX = TX_EMPTY' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 31 to line 31.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#12:12",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a5297f97-3cbd-40b0-9f30-2977a891f2bd",
    "human_readable_id": 21,
    "title": "RX_EMPTY",
    "type": "PORT",
    "description": "Verilog port 'RX_EMPTY' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 13 to line 13. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: INT_RX = RX_EMPTY' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 32 to line 32.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#13:13",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ada4cd64-887d-4b85-9046-7e13f82a6d85",
    "human_readable_id": 23,
    "title": "PRDATA",
    "type": "PORT",
    "description": "Verilog port 'PRDATA' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 14 to line 14. Its direction is 'output'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 29 to line 29.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#14:14",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0b905cad-73dc-441a-9192-87c3dd8a3e47",
    "human_readable_id": 25,
    "title": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "PORT",
    "description": "Verilog port 'INTERNAL_I2C_REGISTER_CONFIG' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 15 to line 15. Its direction is 'output'. Its bit-width is from MSB 13 to LSB 0. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#15:15",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "3857d039-1bab-4b8d-91b0-679e1b4dc7f5",
    "human_readable_id": 27,
    "title": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "PORT",
    "description": "Verilog port 'INTERNAL_I2C_REGISTER_TIMEOUT' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 16 to line 16. Its direction is 'output'. Its bit-width is from MSB 13 to LSB 0. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#16:16",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "eac51fa9-525c-4d24-b88f-f79b4de831f8",
    "human_readable_id": 29,
    "title": "WRITE_DATA_ON_TX",
    "type": "PORT",
    "description": "Verilog port 'WRITE_DATA_ON_TX' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 17 to line 17. Its direction is 'output'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 28 to line 28.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#17:17",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "4ffa4b03-3a46-4e0d-b0db-0fefba799338",
    "human_readable_id": 31,
    "title": "WR_ENA",
    "type": "PORT",
    "description": "Verilog port 'WR_ENA' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 18 to line 18. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 25 to line 25.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#18:18",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "f22458fa-5e2e-477a-bf00-1ad0c95c7089",
    "human_readable_id": 33,
    "title": "RD_ENA",
    "type": "PORT",
    "description": "Verilog port 'RD_ENA' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 19 to line 19. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 26 to line 26.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#19:19",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7bc5e97b-d120-4fe1-ba09-f296c1987032",
    "human_readable_id": 35,
    "title": "PREADY",
    "type": "PORT",
    "description": "Verilog port 'PREADY' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 20 to line 20. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 27 to line 27.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#20:20",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "44356a3a-9204-48a5-960c-311d6c6a234d",
    "human_readable_id": 37,
    "title": "PSLVERR",
    "type": "PORT",
    "description": "Verilog port 'PSLVERR' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 21 to line 21. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PSLVERR = ERROR' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 30 to line 30.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#21:21",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "20c7e521-92da-4e1f-876b-3b474d1374e7",
    "human_readable_id": 39,
    "title": "INT_RX",
    "type": "PORT",
    "description": "Verilog port 'INT_RX' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 22 to line 22. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: INT_RX = RX_EMPTY' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 32 to line 32.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#22:22",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "799234d8-357d-4a0e-8a1f-08971e419bfd",
    "human_readable_id": 41,
    "title": "INT_TX",
    "type": "PORT",
    "description": "Verilog port 'INT_TX' is defined within module 'apb' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v'  from line 23 to line 23. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: INT_TX = TX_EMPTY' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 31 to line 31.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#23:23",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c8720b79-6e6a-4c6f-903a-e27e7ed93ab9",
    "human_readable_id": 43,
    "title": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "REGISTER",
    "description": "Verilog **register** 'INTERNAL_I2C_REGISTER_CONFIG' is defined within module 'apb'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 15 to line 15. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'apb'. It is also  as the left-hand side within an always block at line 52 in module 'apb'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#15:15",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "65f13e84-0801-46ab-a23d-362931dc944a",
    "human_readable_id": 45,
    "title": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "REGISTER",
    "description": "Verilog **register** 'INTERNAL_I2C_REGISTER_TIMEOUT' is defined within module 'apb'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 16 to line 16. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'apb'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#16:16",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b2e754ca-cc12-4221-b109-0d743c687e27",
    "human_readable_id": 47,
    "title": "Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 25 to line 25. The **left-hand side (LHS)** is 'WR_ENA' and the **right-hand side (RHS)** is '(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#25:25",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "30f4487f-a4d2-4bdd-a8c4-b56781f3fb15",
    "human_readable_id": 48,
    "title": "(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v from line 25 to line 25.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#25:25#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1dcbc1f2-dd22-4171-8405-553c69f82777",
    "human_readable_id": 53,
    "title": "Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 26 to line 26. The **left-hand side (LHS)** is 'RD_ENA' and the **right-hand side (RHS)** is '(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#26:26",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ffef0829-2293-4da7-ab95-3b27c642dcee",
    "human_readable_id": 54,
    "title": "(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v from line 26 to line 26.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#26:26#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b75f3b01-b7c3-4460-8fbf-00cc1ee2e59e",
    "human_readable_id": 59,
    "title": "Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 27 to line 27. The **left-hand side (LHS)** is 'PREADY' and the **right-hand side (RHS)** is '((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#27:27",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "98aea1f1-7b61-488f-8fba-ca2eaa4269a7",
    "human_readable_id": 60,
    "title": "((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v from line 27 to line 27.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#27:27#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b7aa29ba-83f3-44d8-9d91-855a0795fc58",
    "human_readable_id": 65,
    "title": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 28 to line 28. The **left-hand side (LHS)** is 'WRITE_DATA_ON_TX' and the **right-hand side (RHS)** is '((PADDR == 32'd0))? PWDATA:PWDATA'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#28:28",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "010d660a-8167-45e0-8b6c-205bdc28b5a0",
    "human_readable_id": 66,
    "title": "((PADDR == 32'd0))? PWDATA:PWDATA",
    "type": "RHS_ASSIGN",
    "description": "An signal '((PADDR == 32'd0))? PWDATA:PWDATA' in module 'apb'. It is right hand side in assignment Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v from line 28 to line 28.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#28:28#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "65cb3e70-2430-4da0-b48c-25dd3f7e3701",
    "human_readable_id": 71,
    "title": "Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 29 to line 29. The **left-hand side (LHS)** is 'PRDATA' and the **right-hand side (RHS)** is '((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#29:29",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9c439538-d4bd-4e0a-98dc-1286c7baeab8",
    "human_readable_id": 72,
    "title": "((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "type": "RHS_ASSIGN",
    "description": "An signal '((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX' in module 'apb'. It is right hand side in assignment Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v from line 29 to line 29.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#29:29#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7ede1d3b-ffc1-4f53-849b-dd7fe5e9d979",
    "human_readable_id": 77,
    "title": "Assign: PSLVERR = ERROR",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 30 to line 30. The **left-hand side (LHS)** is 'PSLVERR' and the **right-hand side (RHS)** is 'ERROR'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#30:30",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9d1577f8-28ec-4309-b304-7d20e4ca24c1",
    "human_readable_id": 82,
    "title": "Assign: INT_TX = TX_EMPTY",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 31 to line 31. The **left-hand side (LHS)** is 'INT_TX' and the **right-hand side (RHS)** is 'TX_EMPTY'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#31:31",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "fcd3d0ac-0e8f-4f09-9bda-1fba6ddcf591",
    "human_readable_id": 87,
    "title": "Assign: INT_RX = RX_EMPTY",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' from line 32 to line 32. The **left-hand side (LHS)** is 'INT_RX' and the **right-hand side (RHS)** is 'RX_EMPTY'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#32:32",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a4048c9e-c888-4b49-907b-2304c7dfec60",
    "human_readable_id": 92,
    "title": "Always Block (sequential) @ (posedge PCLK)",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (sequential logic) in module 'apb' from file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v' lines 33-52. It is sensitive to: posedge PCLK. Its AST node type is 'Always'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#33:52",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "95217057-a162-41c4-9da6-888ab31ddc37",
    "human_readable_id": 96,
    "title": "14'd0",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 37 in apb in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block at line 38 in module 'apb'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#RHS_ALWAYS_INTERNAL_I2C_REGISTER_CONFIG",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d44614cc-a33a-4321-8349-01d06105f2e5",
    "human_readable_id": 98,
    "title": "PWDATA[13:0]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 44 in apb in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block at line 48 in module 'apb'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\apb.v#RHS_ALWAYS_INTERNAL_I2C_REGISTER_CONFIG",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c10b8f69-5b23-48f8-8f51-13495ae1f047",
    "human_readable_id": 104,
    "title": "fifo",
    "type": "MODULE",
    "description": "Verilog module fifo is defined in line 2",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v:2:2.",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "add85113-3051-4bf8-91c8-cac0fa9ba58e",
    "human_readable_id": 105,
    "title": "clock",
    "type": "PORT",
    "description": "Verilog port 'clock' is defined within module 'fifo' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v'  from line 8 to line 8. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also a sensitive signal within an always block in module 'fifo'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#8:8",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "51fbd456-5600-46fd-b343-8a5b16510d13",
    "human_readable_id": 107,
    "title": "reset",
    "type": "PORT",
    "description": "Verilog port 'reset' is defined within module 'fifo' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v'  from line 8 to line 8. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#8:8",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "f7c4a059-6f77-45aa-ae68-c08cdcd74844",
    "human_readable_id": 109,
    "title": "wr_en",
    "type": "PORT",
    "description": "Verilog port 'wr_en' is defined within module 'fifo' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v'  from line 8 to line 8. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#8:8",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "bb1fa11b-f363-4af9-bce0-fb7e43c8b684",
    "human_readable_id": 111,
    "title": "rd_en",
    "type": "PORT",
    "description": "Verilog port 'rd_en' is defined within module 'fifo' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v'  from line 8 to line 8. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#8:8",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c2fc5baf-0888-4746-90cf-e7759a908665",
    "human_readable_id": 113,
    "title": "data_in",
    "type": "PORT",
    "description": "Verilog port 'data_in' is defined within module 'fifo' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v'  from line 9 to line 9. Its direction is 'input'. Its bit-width is from MSB (DWIDTH - 1) to LSB 0. Its AST node type is 'Input'. It is also  as the left-hand side within an always block at line 28 in module 'fifo'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#9:9",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c83b0698-210c-4354-a5d1-7fa780614ecc",
    "human_readable_id": 115,
    "title": "f_full",
    "type": "PORT",
    "description": "Verilog port 'f_full' is defined within module 'fifo' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v'  from line 10 to line 10. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: f_full = ((counter == 4'd15))? 1'b1:1'b0' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 61 to line 61.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#10:10",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "f3ee3d3d-b5f2-4625-a77a-b3929bf05e4b",
    "human_readable_id": 117,
    "title": "f_empty",
    "type": "PORT",
    "description": "Verilog port 'f_empty' is defined within module 'fifo' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v'  from line 10 to line 10. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: f_empty = ((counter == 4'd0))? 1'b1:1'b0' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 62 to line 62.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#10:10",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ae6cd026-daf3-4771-8777-73ec953e2264",
    "human_readable_id": 119,
    "title": "data_out",
    "type": "PORT",
    "description": "Verilog port 'data_out' is defined within module 'fifo' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v'  from line 11 to line 11. Its direction is 'output'. Its bit-width is from MSB (DWIDTH - 1) to LSB 0. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: data_out = mem[rd_ptr]' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 68 to line 68.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#11:11",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "287d05e4-a6ff-4e73-b716-00f150988d32",
    "human_readable_id": 121,
    "title": "wr",
    "type": "WIRE",
    "description": "Verilog **wire** 'wr' is defined within module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 17 to line 17. Its **bit-width** is from MSB (AWIDTH - 1) to LSB 0. It is an **unsigned** wire. Its **AST node type** is 'Wire'. It is also left hand side in assignment 'Assign: wr = ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 63 to line 63. It is also  as the left-hand side within an always block at line 29 in module 'fifo'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#17:17",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "bb21b226-8604-4bc0-a7df-67c4b6c44493",
    "human_readable_id": 123,
    "title": "rd",
    "type": "WIRE",
    "description": "Verilog **wire** 'rd' is defined within module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 18 to line 18. Its **bit-width** is from MSB (AWIDTH - 1) to LSB 0. It is an **unsigned** wire. Its **AST node type** is 'Wire'. It is also left hand side in assignment 'Assign: rd = ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 64 to line 64. It is also  as the left-hand side within an always block at line 40 in module 'fifo'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#18:18",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7bd23605-5fb0-454c-a1f4-0d249fc81b2a",
    "human_readable_id": 125,
    "title": "w_counter",
    "type": "WIRE",
    "description": "Verilog **wire** 'w_counter' is defined within module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 19 to line 19. Its **bit-width** is from MSB (AWIDTH - 1) to LSB 0. It is an **unsigned** wire. Its **AST node type** is 'Wire'. It is also left hand side in assignment 'Assign: w_counter = (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 65 to line 67. It is also  as the left-hand side within an always block at line 53 in module 'fifo'. It is also  as the left-hand side within an always block at line 57 in module 'fifo'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#19:19",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "aa9d7780-6520-42d9-8bd2-2fba7cfb6e19",
    "human_readable_id": 127,
    "title": "mem",
    "type": "REGISTER",
    "description": "Verilog **register** 'mem' is defined within module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 13 to line 13. Its **bit-width** is from MSB (DWIDTH - 1) to LSB 0. It is an **unsigned** register. It has **dimensions**: [{'msb': '0', 'lsb': '((2**AWIDTH) - 1)'}]. Its **AST node type** is 'Reg'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#13:13",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "edf7ff96-c4b1-4ac2-99bf-2f0a7886836c",
    "human_readable_id": 129,
    "title": "wr_ptr",
    "type": "REGISTER",
    "description": "Verilog **register** 'wr_ptr' is defined within module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 14 to line 14. Its **bit-width** is from MSB (AWIDTH - 1) to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'fifo'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#14:14",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "822b42fc-5727-4197-8056-dd43e539f400",
    "human_readable_id": 131,
    "title": "rd_ptr",
    "type": "REGISTER",
    "description": "Verilog **register** 'rd_ptr' is defined within module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 15 to line 15. Its **bit-width** is from MSB (AWIDTH - 1) to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'fifo'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#15:15",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "4b90bd65-b806-4642-8215-0c75e1e61743",
    "human_readable_id": 133,
    "title": "counter",
    "type": "REGISTER",
    "description": "Verilog **register** 'counter' is defined within module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 16 to line 16. Its **bit-width** is from MSB (AWIDTH - 1) to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'fifo'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#16:16",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9a1ff0e2-7fd0-4661-8f1e-1dcf0c85b0e4",
    "human_readable_id": 135,
    "title": "Assign: f_full = ((counter == 4'd15))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 61 to line 61. The **left-hand side (LHS)** is 'f_full' and the **right-hand side (RHS)** is '((counter == 4'd15))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#61:61",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "36893c49-047d-469f-9e6a-35b8f0651dfc",
    "human_readable_id": 136,
    "title": "((counter == 4'd15))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '((counter == 4'd15))? 1'b1:1'b0' in module 'fifo'. It is right hand side in assignment Assign: f_full = ((counter == 4'd15))? 1'b1:1'b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 61 to line 61.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#61:61#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "bb424232-3fbf-4b1c-9ee9-61492e873cfd",
    "human_readable_id": 141,
    "title": "Assign: f_empty = ((counter == 4'd0))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 62 to line 62. The **left-hand side (LHS)** is 'f_empty' and the **right-hand side (RHS)** is '((counter == 4'd0))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#62:62",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "14d854b7-f1fc-4da4-bfe8-697a6d52e93a",
    "human_readable_id": 142,
    "title": "((counter == 4'd0))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '((counter == 4'd0))? 1'b1:1'b0' in module 'fifo'. It is right hand side in assignment Assign: f_empty = ((counter == 4'd0))? 1'b1:1'b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 62 to line 62.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#62:62#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "06466d52-c285-4bc0-81f7-799f12e640a1",
    "human_readable_id": 147,
    "title": "Assign: wr = ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 63 to line 63. The **left-hand side (LHS)** is 'wr' and the **right-hand side (RHS)** is '((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#63:63",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e579975b-cd92-4519-bee7-33ba0810dcf4",
    "human_readable_id": 148,
    "title": "((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)",
    "type": "RHS_ASSIGN",
    "description": "An signal '((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0)' in module 'fifo'. It is right hand side in assignment Assign: wr = ((wr_en && !f_full))? (wr_ptr + 4'd1):(wr_ptr + 4'd0) in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 63 to line 63.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#63:63#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "4fad5fa2-088b-4efb-bb62-ced116e0acf8",
    "human_readable_id": 153,
    "title": "Assign: rd = ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 64 to line 64. The **left-hand side (LHS)** is 'rd' and the **right-hand side (RHS)** is '((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#64:64",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6ce04f32-8f0e-4e08-acec-ac488603bdce",
    "human_readable_id": 154,
    "title": "((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)",
    "type": "RHS_ASSIGN",
    "description": "An signal '((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0)' in module 'fifo'. It is right hand side in assignment Assign: rd = ((rd_en && !f_empty))? (rd_ptr + 4'd1):(rd_ptr + 4'd0) in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 64 to line 64.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#64:64#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "093dc86d-2bce-4cc1-ba98-32473d0772be",
    "human_readable_id": 159,
    "title": "Assign: w_counter = (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 65 to line 67. The **left-hand side (LHS)** is 'w_counter' and the **right-hand side (RHS)** is '(((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#65:67",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b660bbdc-f994-4630-917a-3d8af4461c7f",
    "human_readable_id": 160,
    "title": "(((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0)' in module 'fifo'. It is right hand side in assignment Assign: w_counter = (((rd_en && !f_empty) && !wr_en))? (counter - 4'd1):(((wr_en && !f_full) && !rd_en))? (counter + 4'd1):(w_counter + 4'd0) in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 65 to line 67.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#65:67#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "42556c20-c4e6-4077-b6a5-f3402c96b151",
    "human_readable_id": 165,
    "title": "Assign: data_out = mem[rd_ptr]",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'fifo'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' from line 68 to line 68. The **left-hand side (LHS)** is 'data_out' and the **right-hand side (RHS)** is 'mem[rd_ptr]'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#68:68",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "25e746d0-15a0-42b7-82a3-e0bc90d4b3e0",
    "human_readable_id": 166,
    "title": "mem[rd_ptr]",
    "type": "RHS_ASSIGN",
    "description": "An signal 'mem[rd_ptr]' in module 'fifo'. It is right hand side in assignment Assign: data_out = mem[rd_ptr] in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 68 to line 68.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#68:68#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6605f5be-e58e-4e45-a305-3c27596667a7",
    "human_readable_id": 171,
    "title": "Always Block (sequential) @ (posedge clock)",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (sequential logic) in module 'fifo' from file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' lines 20-29. It is sensitive to: posedge clock. Its AST node type is 'Always'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#20:29",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "bfc33523-11b7-4b1b-b4fb-e4c356c93cbe",
    "human_readable_id": 175,
    "title": "{AWIDTH{{1'b0}}}",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 24 in fifo in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 20 to line 29 It is also  as the left-hand side within an always block at line 36 in module 'fifo'. It is also  as the left-hand side within an always block at line 47 in module 'fifo'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#RHS_ALWAYS_wr_ptr",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ac6c27ab-49e6-42e2-9578-93bb73126f33",
    "human_readable_id": 178,
    "title": "mem[wr_ptr]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in fifo in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v from line 20 to line 29",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#LHS_ALWAYS_mem[wr_ptr]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "23862897-fcd8-49f3-a3cb-5d4d7714adcf",
    "human_readable_id": 181,
    "title": "Always Block (sequential) @ (posedge clock)",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (sequential logic) in module 'fifo' from file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' lines 32-40. It is sensitive to: posedge clock. Its AST node type is 'Always'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#32:40",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c706b2af-84bb-4e8d-8a87-6ca72e797440",
    "human_readable_id": 187,
    "title": "Always Block (sequential) @ (posedge clock)",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (sequential logic) in module 'fifo' from file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v' lines 43-57. It is sensitive to: posedge clock. Its AST node type is 'Always'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\fifo.v#43:57",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6e7db46d-b0e5-4f95-80e2-2f0198bcd428",
    "human_readable_id": 194,
    "title": "i2c",
    "type": "MODULE",
    "description": "Verilog module i2c is defined in line 2",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v:2:2.",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "166356f0-0b91-4710-a942-010cc0c664bf",
    "human_readable_id": 195,
    "title": "PCLK",
    "type": "PORT",
    "description": "Verilog port 'PCLK' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 3 to line 3. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#3:3",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1701240f-72a4-413a-b93b-d66742ace2b6",
    "human_readable_id": 197,
    "title": "PRESETn",
    "type": "PORT",
    "description": "Verilog port 'PRESETn' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 4 to line 4. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#4:4",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c58a98f0-7523-4fb5-be8b-501d7d83439f",
    "human_readable_id": 199,
    "title": "PADDR",
    "type": "PORT",
    "description": "Verilog port 'PADDR' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 5 to line 5. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#5:5",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9fa11a49-534c-404c-b0f6-a9035255d6c1",
    "human_readable_id": 201,
    "title": "PWDATA",
    "type": "PORT",
    "description": "Verilog port 'PWDATA' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 6 to line 6. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#6:6",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "f227ec37-6fd3-433d-9a97-e0a836e01fbc",
    "human_readable_id": 203,
    "title": "PWRITE",
    "type": "PORT",
    "description": "Verilog port 'PWRITE' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 7 to line 7. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#7:7",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a36c609e-8c07-4b2c-a814-7fac2018dc84",
    "human_readable_id": 205,
    "title": "PSELx",
    "type": "PORT",
    "description": "Verilog port 'PSELx' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 8 to line 8. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#8:8",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "08d07b59-21a8-4ee4-ba77-353f5aa6ec8b",
    "human_readable_id": 207,
    "title": "PENABLE",
    "type": "PORT",
    "description": "Verilog port 'PENABLE' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 9 to line 9. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#9:9",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "fbdf9a24-81a5-4b69-87d2-b7189752dbdc",
    "human_readable_id": 209,
    "title": "PREADY",
    "type": "PORT",
    "description": "Verilog port 'PREADY' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 10 to line 10. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#10:10",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5785c34c-1a3b-4acb-b7b6-be7810f1342e",
    "human_readable_id": 211,
    "title": "PSLVERR",
    "type": "PORT",
    "description": "Verilog port 'PSLVERR' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 11 to line 11. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#11:11",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9c4be9fd-4de9-4e2f-a143-e155a2b7f1a4",
    "human_readable_id": 213,
    "title": "INT_RX",
    "type": "PORT",
    "description": "Verilog port 'INT_RX' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 12 to line 12. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#12:12",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ba4d502b-e473-4e65-a969-7d72cc22a1c3",
    "human_readable_id": 215,
    "title": "INT_TX",
    "type": "PORT",
    "description": "Verilog port 'INT_TX' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 13 to line 13. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#13:13",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "60bcfbbb-80aa-4a16-bc05-6c231f1b6f52",
    "human_readable_id": 217,
    "title": "PRDATA",
    "type": "PORT",
    "description": "Verilog port 'PRDATA' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 14 to line 14. Its direction is 'output'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#14:14",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "522ca4fe-a133-4b23-901e-c76b91d43e56",
    "human_readable_id": 219,
    "title": "SDA_ENABLE",
    "type": "PORT",
    "description": "Verilog port 'SDA_ENABLE' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 15 to line 15. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#15:15",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1aac44fb-95ba-46f6-a105-068f3502fd1c",
    "human_readable_id": 221,
    "title": "SCL_ENABLE",
    "type": "PORT",
    "description": "Verilog port 'SCL_ENABLE' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 16 to line 16. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#16:16",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7cd108d8-01d1-48df-b700-59b1c83141b3",
    "human_readable_id": 223,
    "title": "SDA",
    "type": "PORT",
    "description": "Verilog port 'SDA' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 17 to line 17. Its direction is 'inout'. It is a 1-bit signal. Its AST node type is 'Inout'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#17:17",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "da0ace0c-a931-4379-bee3-3f7cf27cc413",
    "human_readable_id": 225,
    "title": "SCL",
    "type": "PORT",
    "description": "Verilog port 'SCL' is defined within module 'i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v'  from line 18 to line 18. Its direction is 'inout'. It is a 1-bit signal. Its AST node type is 'Inout'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#18:18",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "181a5626-a1f9-4d9c-9579-3119fc62730a",
    "human_readable_id": 227,
    "title": "RESET_N",
    "type": "WIRE",
    "description": "Verilog **wire** 'RESET_N' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 20 to line 20. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'. It is also left hand side in assignment 'Assign: RESET_N = ((PRESETn == 0))? 1'b1:1'b0' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 21 to line 21.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#20:20",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6d11fa3d-83df-41b3-83ac-5475b78dc638",
    "human_readable_id": 229,
    "title": "TX_RD_EN",
    "type": "WIRE",
    "description": "Verilog **wire** 'TX_RD_EN' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 22 to line 22. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#22:22",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "adcef79b-8098-45f2-8b5f-ca72b0843b85",
    "human_readable_id": 231,
    "title": "TX_F_EMPTY",
    "type": "WIRE",
    "description": "Verilog **wire** 'TX_F_EMPTY' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 23 to line 23. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#23:23",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "315a7143-5f3b-4ca9-abb7-b923dca97368",
    "human_readable_id": 233,
    "title": "TX_F_FULL",
    "type": "WIRE",
    "description": "Verilog **wire** 'TX_F_FULL' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 24 to line 24. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'. It is also left hand side in assignment 'Assign: TX_F_FULL = w_full' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 50 to line 50.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#24:24",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "43502a29-96ea-4fae-8d02-2ce852de0fd4",
    "human_readable_id": 235,
    "title": "TX_DATA_IN",
    "type": "WIRE",
    "description": "Verilog **wire** 'TX_DATA_IN' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 25 to line 25. Its **bit-width** is from MSB 31 to LSB 0. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#25:25",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "3dfe68cf-1986-4ea3-a292-fddaa48de68b",
    "human_readable_id": 237,
    "title": "TX_DATA_OUT",
    "type": "WIRE",
    "description": "Verilog **wire** 'TX_DATA_OUT' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 26 to line 26. Its **bit-width** is from MSB 31 to LSB 0. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#26:26",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d9921c1b-bfa5-42c4-bb0f-8fdec9aed255",
    "human_readable_id": 239,
    "title": "TX_WRITE_ENA",
    "type": "WIRE",
    "description": "Verilog **wire** 'TX_WRITE_ENA' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 27 to line 27. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#27:27",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "86028b77-a0a2-44a8-bb6e-8268de106d35",
    "human_readable_id": 241,
    "title": "RX_RD_EN",
    "type": "WIRE",
    "description": "Verilog **wire** 'RX_RD_EN' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 28 to line 28. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#28:28",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b395b68d-6284-496a-87c3-0788028188a3",
    "human_readable_id": 243,
    "title": "RX_F_EMPTY",
    "type": "WIRE",
    "description": "Verilog **wire** 'RX_F_EMPTY' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 29 to line 29. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#29:29",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "50e377ac-a56b-49aa-bca4-87d24f5b683e",
    "human_readable_id": 245,
    "title": "RX_F_FULL",
    "type": "WIRE",
    "description": "Verilog **wire** 'RX_F_FULL' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 30 to line 30. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#30:30",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "81f89dc4-5802-4ef7-a13d-a6cb22f1d617",
    "human_readable_id": 247,
    "title": "RX_DATA_IN",
    "type": "WIRE",
    "description": "Verilog **wire** 'RX_DATA_IN' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 31 to line 31. Its **bit-width** is from MSB 31 to LSB 0. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#31:31",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ccc60740-2641-43c2-801f-2b1d7cf694ae",
    "human_readable_id": 249,
    "title": "RX_DATA_OUT",
    "type": "WIRE",
    "description": "Verilog **wire** 'RX_DATA_OUT' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 32 to line 32. Its **bit-width** is from MSB 31 to LSB 0. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#32:32",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "dab8248d-fc0a-444e-9dd0-7418f133452d",
    "human_readable_id": 251,
    "title": "RX_WRITE_ENA",
    "type": "WIRE",
    "description": "Verilog **wire** 'RX_WRITE_ENA' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 33 to line 33. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#33:33",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6783ee68-45e6-4cda-884e-b5fd41a7db41",
    "human_readable_id": 253,
    "title": "REGISTER_CONFIG",
    "type": "WIRE",
    "description": "Verilog **wire** 'REGISTER_CONFIG' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 34 to line 34. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#34:34",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "8a4952cc-c06e-4467-9a34-fd70630d84d7",
    "human_readable_id": 255,
    "title": "TIMEOUT_CONFIG",
    "type": "WIRE",
    "description": "Verilog **wire** 'TIMEOUT_CONFIG' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 35 to line 35. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#35:35",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c2a3c45f-7d2c-4bfd-8209-3e679a347184",
    "human_readable_id": 257,
    "title": "error",
    "type": "WIRE",
    "description": "Verilog **wire** 'error' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 36 to line 36. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#36:36",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "cc463604-ee59-4042-a0aa-02c15172daa2",
    "human_readable_id": 259,
    "title": "tx_empty",
    "type": "WIRE",
    "description": "Verilog **wire** 'tx_empty' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 37 to line 37. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#37:37",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e3c32f66-936c-4169-b084-5ee6b432b229",
    "human_readable_id": 261,
    "title": "rx_empty",
    "type": "WIRE",
    "description": "Verilog **wire** 'rx_empty' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 38 to line 38. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#38:38",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5f4ffd35-e997-44ac-8174-b8b4d2a5e9ad",
    "human_readable_id": 263,
    "title": "w_full",
    "type": "WIRE",
    "description": "Verilog **wire** 'w_full' is defined within module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 39 to line 39. It is a **1-bit** signal. It is an **unsigned** wire. Its **AST node type** is 'Wire'. It is also right hand side in assignment 'Assign: TX_F_FULL = w_full' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 50 to line 50.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#39:39",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1b8b42ca-c683-4839-a04f-78b8dd3ea31e",
    "human_readable_id": 265,
    "title": "Assign: RESET_N = ((PRESETn == 0))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 21 to line 21. The **left-hand side (LHS)** is 'RESET_N' and the **right-hand side (RHS)** is '((PRESETn == 0))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#21:21",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "59390338-360d-4756-986e-0459151103de",
    "human_readable_id": 266,
    "title": "((PRESETn == 0))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '((PRESETn == 0))? 1'b1:1'b0' in module 'i2c'. It is right hand side in assignment Assign: RESET_N = ((PRESETn == 0))? 1'b1:1'b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v from line 21 to line 21.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#21:21#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "3efe5869-d972-4751-b55f-9541772600d0",
    "human_readable_id": 271,
    "title": "Assign: TX_F_FULL = w_full",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v' from line 50 to line 50. The **left-hand side (LHS)** is 'TX_F_FULL' and the **right-hand side (RHS)** is 'w_full'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\i2c.v#50:50",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "074f89b4-c8f3-44c6-8e29-1a6c76eda287",
    "human_readable_id": 276,
    "title": "module_i2c",
    "type": "MODULE",
    "description": "Verilog module module_i2c is defined in line 2",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v:2:2.",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c3fd26c0-eb76-42a2-a570-4b63ebec1e73",
    "human_readable_id": 277,
    "title": "PCLK",
    "type": "PORT",
    "description": "Verilog port 'PCLK' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 7 to line 7. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also a sensitive signal within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#7:7",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "172022c5-9ccc-42b4-b15b-3b14031c3d60",
    "human_readable_id": 279,
    "title": "PRESETn",
    "type": "PORT",
    "description": "Verilog port 'PRESETn' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 8 to line 8. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#8:8",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ede4edfc-d21f-4db3-87e3-70a9d41d8a93",
    "human_readable_id": 281,
    "title": "fifo_tx_f_full",
    "type": "PORT",
    "description": "Verilog port 'fifo_tx_f_full' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 9 to line 9. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#9:9",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "3afbee51-f53d-4981-b897-55f285815512",
    "human_readable_id": 283,
    "title": "fifo_tx_f_empty",
    "type": "PORT",
    "description": "Verilog port 'fifo_tx_f_empty' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 10 to line 10. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#10:10",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1a8d131d-1ae7-4ddf-89ba-a5c4d5e7f049",
    "human_readable_id": 285,
    "title": "fifo_tx_data_out",
    "type": "PORT",
    "description": "Verilog port 'fifo_tx_data_out' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 11 to line 11. Its direction is 'input'. Its bit-width is from MSB (DWIDTH - 1) to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#11:11",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "3dfb07c3-0fcf-4484-8cee-c5d4657bdc65",
    "human_readable_id": 287,
    "title": "fifo_rx_f_full",
    "type": "PORT",
    "description": "Verilog port 'fifo_rx_f_full' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 12 to line 12. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#12:12",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "8eae01ee-ea1a-43b5-b49b-c4843e5e585c",
    "human_readable_id": 289,
    "title": "fifo_rx_f_empty",
    "type": "PORT",
    "description": "Verilog port 'fifo_rx_f_empty' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 13 to line 13. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#13:13",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "593cd336-83f0-4b40-a0d2-feef4874adec",
    "human_readable_id": 291,
    "title": "fifo_rx_wr_en",
    "type": "PORT",
    "description": "Verilog port 'fifo_rx_wr_en' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 14 to line 14. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#14:14",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "99a7f810-44b4-46f2-961a-a586b2aa7e15",
    "human_readable_id": 293,
    "title": "fifo_rx_data_in",
    "type": "PORT",
    "description": "Verilog port 'fifo_rx_data_in' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 15 to line 15. Its direction is 'output'. Its bit-width is from MSB (DWIDTH - 1) to LSB 0. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#15:15",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "30ff8014-cdb1-4ba2-9164-a445cc84a6c5",
    "human_readable_id": 295,
    "title": "DATA_CONFIG_REG",
    "type": "PORT",
    "description": "Verilog port 'DATA_CONFIG_REG' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 16 to line 16. Its direction is 'input'. Its bit-width is from MSB (AWIDTH - 1) to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#16:16",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5e4c8d35-1446-4b02-80bb-0ad564a80f51",
    "human_readable_id": 297,
    "title": "TIMEOUT_TX",
    "type": "PORT",
    "description": "Verilog port 'TIMEOUT_TX' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 17 to line 17. Its direction is 'input'. Its bit-width is from MSB (AWIDTH - 1) to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#17:17",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "84459b89-88ba-4fa4-a01c-5765c3b044d3",
    "human_readable_id": 299,
    "title": "fifo_tx_rd_en",
    "type": "PORT",
    "description": "Verilog port 'fifo_tx_rd_en' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 18 to line 18. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#18:18",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e2f1d7c3-6b17-419e-862c-e7d97e8e0587",
    "human_readable_id": 301,
    "title": "TX_EMPTY",
    "type": "PORT",
    "description": "Verilog port 'TX_EMPTY' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 19 to line 19. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: TX_EMPTY = ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 27 to line 27.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#19:19",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "44e2c756-2185-419f-afa3-653e77044cfc",
    "human_readable_id": 303,
    "title": "RX_EMPTY",
    "type": "PORT",
    "description": "Verilog port 'RX_EMPTY' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 20 to line 20. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: RX_EMPTY = ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 28 to line 28.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#20:20",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "313823a3-3ffb-4841-a92b-32a705a75a20",
    "human_readable_id": 305,
    "title": "ERROR",
    "type": "PORT",
    "description": "Verilog port 'ERROR' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 21 to line 21. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: ERROR = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 84 to line 84.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#21:21",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "607c798d-879a-4457-9a37-4dcd88817850",
    "human_readable_id": 307,
    "title": "ENABLE_SDA",
    "type": "PORT",
    "description": "Verilog port 'ENABLE_SDA' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 22 to line 22. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 1666 to line 1673.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#22:22",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7fb02bd1-0cc3-4b6f-9d6f-175486bb3665",
    "human_readable_id": 309,
    "title": "ENABLE_SCL",
    "type": "PORT",
    "description": "Verilog port 'ENABLE_SCL' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 23 to line 23. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 1674 to line 1681.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#23:23",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ef140f75-87a5-4d13-b6fb-57b20415104d",
    "human_readable_id": 311,
    "title": "SDA",
    "type": "PORT",
    "description": "Verilog port 'SDA' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 24 to line 24. Its direction is 'inout'. It is a 1-bit signal. Its AST node type is 'Inout'. It is also left hand side in assignment 'Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 82 to line 82. It is also  as the left-hand side within an always block at line 855 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1079 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1303 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1527 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2190 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2213 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2229 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2244 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2259 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2274 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2289 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2304 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2319 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2334 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2360 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2375 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2390 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2405 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2420 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2435 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2450 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2465 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2491 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2506 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2521 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2536 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2551 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2566 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2581 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2596 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2622 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2637 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2652 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2667 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2682 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2697 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2712 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2727 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#24:24",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "93e34262-6721-485b-a525-b0e1774f5417",
    "human_readable_id": 313,
    "title": "SCL",
    "type": "PORT",
    "description": "Verilog port 'SCL' is defined within module 'module_i2c' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v'  from line 25 to line 25. Its direction is 'inout'. It is a 1-bit signal. Its AST node type is 'Inout'. It is also left hand side in assignment 'Assign: SCL = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX' in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 83 to line 83. It is also  as the left-hand side within an always block at line 2191 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2214 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#25:25",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5e9e3f90-6d7e-454a-8463-1d5d30fa0fa0",
    "human_readable_id": 315,
    "title": "fifo_rx_wr_en",
    "type": "REGISTER",
    "description": "Verilog **register** 'fifo_rx_wr_en' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 14 to line 14. It is a **1-bit** signal. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#14:14",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "098f9b88-44e4-4c5c-a4ad-4f6689c8076e",
    "human_readable_id": 317,
    "title": "fifo_rx_data_in",
    "type": "REGISTER",
    "description": "Verilog **register** 'fifo_rx_data_in' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 15 to line 15. Its **bit-width** is from MSB (DWIDTH - 1) to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#15:15",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2c28e821-9431-4f38-ac91-94b3338630ca",
    "human_readable_id": 319,
    "title": "fifo_tx_rd_en",
    "type": "REGISTER",
    "description": "Verilog **register** 'fifo_tx_rd_en' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 18 to line 18. It is a **1-bit** signal. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#18:18",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c46d7c65-0391-4f7a-9f65-7bbe8a54bf49",
    "human_readable_id": 321,
    "title": "count_tx",
    "type": "REGISTER",
    "description": "Verilog **register** 'count_tx' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 29 to line 29. Its **bit-width** is from MSB 1 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#29:29",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "19a8a5da-e3c6-40ac-95e9-d4963ac520e0",
    "human_readable_id": 323,
    "title": "count_rx",
    "type": "REGISTER",
    "description": "Verilog **register** 'count_rx' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 30 to line 30. Its **bit-width** is from MSB 1 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#30:30",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7942ed62-ff38-4387-93ab-736b266d046a",
    "human_readable_id": 325,
    "title": "count_send_data",
    "type": "REGISTER",
    "description": "Verilog **register** 'count_send_data' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 31 to line 31. Its **bit-width** is from MSB 11 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#31:31",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a6899a3f-0ecf-4945-9393-2d4c11b49c81",
    "human_readable_id": 327,
    "title": "count_receive_data",
    "type": "REGISTER",
    "description": "Verilog **register** 'count_receive_data' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 32 to line 32. Its **bit-width** is from MSB 11 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2198 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#32:32",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c8019e9e-45b4-495e-bada-85d4e1707429",
    "human_readable_id": 329,
    "title": "count_timeout",
    "type": "REGISTER",
    "description": "Verilog **register** 'count_timeout' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 33 to line 33. Its **bit-width** is from MSB 11 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#33:33",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b130f9eb-dc41-4de6-ba63-c85d38fde821",
    "human_readable_id": 331,
    "title": "BR_CLK_O",
    "type": "REGISTER",
    "description": "Verilog **register** 'BR_CLK_O' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 34 to line 34. It is a **1-bit** signal. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#34:34",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e4ca818f-55ae-49ed-b53d-be22f8b63132",
    "human_readable_id": 333,
    "title": "SDA_OUT",
    "type": "REGISTER",
    "description": "Verilog **register** 'SDA_OUT' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 35 to line 35. It is a **1-bit** signal. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#35:35",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "13f54a47-4175-4271-a3e3-b7b74ca669cc",
    "human_readable_id": 335,
    "title": "BR_CLK_O_RX",
    "type": "REGISTER",
    "description": "Verilog **register** 'BR_CLK_O_RX' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 36 to line 36. It is a **1-bit** signal. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2197 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#36:36",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c8934979-4073-451c-8287-3ef12b5863bb",
    "human_readable_id": 337,
    "title": "SDA_OUT_RX",
    "type": "REGISTER",
    "description": "Verilog **register** 'SDA_OUT_RX' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 37 to line 37. It is a **1-bit** signal. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2196 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#37:37",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "519e1cbc-cd76-42a6-ae0d-03c09f995730",
    "human_readable_id": 339,
    "title": "RESPONSE",
    "type": "REGISTER",
    "description": "Verilog **register** 'RESPONSE' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 38 to line 38. It is a **1-bit** signal. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#38:38",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "8d7c3435-0002-4b61-8167-82ebb01de4be",
    "human_readable_id": 341,
    "title": "state_tx",
    "type": "REGISTER",
    "description": "Verilog **register** 'state_tx' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 80 to line 80. Its **bit-width** is from MSB 5 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also  as the left-hand side within an always block at line 87 in module 'module_i2c'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#80:80",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "19dbbd24-e187-4e09-99ae-e3eacb6edcc7",
    "human_readable_id": 343,
    "title": "next_state_tx",
    "type": "REGISTER",
    "description": "Verilog **register** 'next_state_tx' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 81 to line 81. Its **bit-width** is from MSB 5 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'. It is also  as the left-hand side within an always block at line 610 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#81:81",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7f49fe84-95e2-4bfb-b4b6-44507d9cd22b",
    "human_readable_id": 345,
    "title": "state_rx",
    "type": "REGISTER",
    "description": "Verilog **register** 'state_rx' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 1664 to line 1664. Its **bit-width** is from MSB 5 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also  as the left-hand side within an always block at line 1684 in module 'module_i2c'. It is also driven as the left-hand side within an always block in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1664:1664",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "12aeb61f-06e9-44d3-98d2-d417b79182b2",
    "human_readable_id": 347,
    "title": "next_state_rx",
    "type": "REGISTER",
    "description": "Verilog **register** 'next_state_rx' is defined within module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 1665 to line 1665. Its **bit-width** is from MSB 5 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2184 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1665:1665",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "79c52ade-eec6-4a2a-a662-b302f0d6a78d",
    "human_readable_id": 349,
    "title": "Assign: TX_EMPTY = ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 27 to line 27. The **left-hand side (LHS)** is 'TX_EMPTY' and the **right-hand side (RHS)** is '((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#27:27",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "597db4b8-8d3f-417b-adec-a8e70de4744f",
    "human_readable_id": 350,
    "title": "((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0' in module 'module_i2c'. It is right hand side in assignment Assign: TX_EMPTY = ((fifo_tx_f_empty == 1'b1))? 1'b1:1'b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 27 to line 27.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#27:27#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "18553ef7-d545-4738-a175-9e0c279acf6c",
    "human_readable_id": 355,
    "title": "Assign: RX_EMPTY = ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 28 to line 28. The **left-hand side (LHS)** is 'RX_EMPTY' and the **right-hand side (RHS)** is '((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#28:28",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "52ef76c6-2d74-4b4d-b0ed-a2e8dae5bffc",
    "human_readable_id": 356,
    "title": "((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0' in module 'module_i2c'. It is right hand side in assignment Assign: RX_EMPTY = ((fifo_rx_f_empty == 1'b1))? 1'b1:1'b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 28 to line 28.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#28:28#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e1600849-6f89-42ce-b2a8-1eb519170dd5",
    "human_readable_id": 361,
    "title": "Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 82 to line 82. The **left-hand side (LHS)** is 'SDA' and the **right-hand side (RHS)** is '(((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#82:82",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "8957a9cb-25a6-41da-be42-aa3f1f34bf61",
    "human_readable_id": 362,
    "title": "(((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX' in module 'module_i2c'. It is right hand side in assignment Assign: SDA = (((((((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)) & (state_tx != RESPONSE_CIN)) & (state_tx != RESPONSE_ADDRESS)) & (state_tx != RESPONSE_DATA0_1)) & (state_tx != RESPONSE_DATA1_1)))? SDA_OUT:SDA_OUT_RX in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 82 to line 82.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#82:82#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "296ffff1-6366-41e4-941b-6197be904c72",
    "human_readable_id": 367,
    "title": "Assign: SCL = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 83 to line 83. The **left-hand side (LHS)** is 'SCL' and the **right-hand side (RHS)** is '(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#83:83",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "58fc6d43-6522-48e0-8cdf-58d67e9a85e9",
    "human_readable_id": 368,
    "title": "(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX' in module 'module_i2c'. It is right hand side in assignment Assign: SCL = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b0)))? BR_CLK_O:BR_CLK_O_RX in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 83 to line 83.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#83:83#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5406d6bf-2388-4211-97ff-b5b07d2e46ba",
    "human_readable_id": 373,
    "title": "Assign: ERROR = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 84 to line 84. The **left-hand side (LHS)** is 'ERROR' and the **right-hand side (RHS)** is '(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#84:84",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "18993318-6143-4296-ad15-64cdb81c8fae",
    "human_readable_id": 374,
    "title": "(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0' in module 'module_i2c'. It is right hand side in assignment Assign: ERROR = (((DATA_CONFIG_REG[0] == 1'b1) & (DATA_CONFIG_REG[1] == 1'b1)))? 1'b1:1'b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 84 to line 84.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#84:84#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "f902847e-1869-4fd5-acb7-83e7ae9ef945",
    "human_readable_id": 379,
    "title": "Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 1666 to line 1673. The **left-hand side (LHS)** is 'ENABLE_SDA' and the **right-hand side (RHS)** is '(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1666:1673",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "853dcbe9-03c6-4265-bfe1-257394ddfcbd",
    "human_readable_id": 380,
    "title": "(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1' in module 'module_i2c'. It is right hand side in assignment Assign: ENABLE_SDA = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b0:1'b1 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 1666 to line 1673.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1666:1673#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "3344b1d5-ace2-406b-bda4-84f329310a4c",
    "human_readable_id": 385,
    "title": "Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'module_i2c'  in file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' from line 1674 to line 1681. The **left-hand side (LHS)** is 'ENABLE_SCL' and the **right-hand side (RHS)** is '(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1674:1681",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7d8e27ba-e0c4-48a8-86d5-4aa318da55d1",
    "human_readable_id": 386,
    "title": "(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0' in module 'module_i2c'. It is right hand side in assignment Assign: ENABLE_SCL = (((((state_rx == RESPONSE_CIN) || (state_rx == RESPONSE_ADDRESS)) || (state_rx == RESPONSE_DATA0_1)) || (state_rx == RESPONSE_DATA1_1)))? 1'b1:(((((state_tx == RESPONSE_CIN) || (state_tx == RESPONSE_ADDRESS)) || (state_tx == RESPONSE_DATA0_1)) || (state_tx == RESPONSE_DATA1_1)))? 1'b1:1'b0 in file c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 1674 to line 1681.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1674:1681#RHS",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "577c7d7a-72da-4df0-b32b-83e93c9edc12",
    "human_readable_id": 391,
    "title": "Always Block (combinational) @ ()",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (combinational logic) in module 'module_i2c' from file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' lines 85-592. It is sensitive to: . Its AST node type is 'Always'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#85:592",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "42ed3325-6f40-4efd-8163-ba604e0a6e55",
    "human_readable_id": 395,
    "title": "IDLE",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 93 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 97 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 587 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 592 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 601 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1690 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1694 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1713 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2162 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2167 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2176 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d1202d30-0bdf-4eee-826b-c6ab1c0d8683",
    "human_readable_id": 398,
    "title": "START",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 101 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 108 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1698 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1705 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d9b28480-8cef-4f62-8d04-0de4cfa0f039",
    "human_readable_id": 401,
    "title": "CONTROLIN_1",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 112 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 119 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 563 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1709 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1720 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "83131e95-0ae9-45cd-a1ee-fe5155251b17",
    "human_readable_id": 404,
    "title": "CONTROLIN_2",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 123 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 130 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1724 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1731 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "602816b2-0182-4399-a1d6-e5045f761e90",
    "human_readable_id": 407,
    "title": "CONTROLIN_3",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 134 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 141 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1735 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1742 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "04598cce-9787-45d8-96bf-bdb29470d395",
    "human_readable_id": 410,
    "title": "CONTROLIN_4",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 145 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 152 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1746 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1753 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "346ada3a-5ee3-4b5c-9dd3-88b7c41403b2",
    "human_readable_id": 413,
    "title": "CONTROLIN_5",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 156 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 163 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1757 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1764 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "560c8ab9-2b72-4c1a-9330-8f2180b7a598",
    "human_readable_id": 416,
    "title": "CONTROLIN_6",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 167 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 174 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1768 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1775 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "dbcc3191-25ff-4091-95b8-c776351e3062",
    "human_readable_id": 419,
    "title": "CONTROLIN_7",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 178 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 185 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1779 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1786 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d313d175-673c-4a5a-92d2-40bbf635cdde",
    "human_readable_id": 422,
    "title": "CONTROLIN_8",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 189 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 196 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1790 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1797 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "36471f19-76da-4be7-8661-84aa225b2c3d",
    "human_readable_id": 425,
    "title": "RESPONSE_CIN",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 200 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 207 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1801 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1808 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9d522b80-76fa-4f03-807d-6b8598e48481",
    "human_readable_id": 428,
    "title": "DELAY_BYTES",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 211 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 314 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 417 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 520 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 531 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1812 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1915 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2018 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2121 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2132 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0a6bd29c-21da-4a31-92b0-91db8f64144f",
    "human_readable_id": 430,
    "title": "NACK",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 215 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 318 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 421 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 524 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 557 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1816 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1919 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2022 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2125 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "92ef9a2a-183a-4a64-817f-ba3cdda48aa7",
    "human_readable_id": 432,
    "title": "ADDRESS_1",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 222 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 537 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 567 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1823 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2138 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "fe5d25ff-c150-40c3-a113-d76bd7e06347",
    "human_readable_id": 434,
    "title": "ADDRESS_2",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 226 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 233 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1827 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1834 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "dfe27cbd-495c-4c1b-a123-ea00963047ec",
    "human_readable_id": 437,
    "title": "ADDRESS_3",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 237 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 244 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1838 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1845 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c78a2d8c-98f9-4114-8a27-fa78f5c63cee",
    "human_readable_id": 440,
    "title": "ADDRESS_4",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 248 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 255 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1849 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1856 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "304c46ac-e7c8-4054-8fa1-e951b84c820c",
    "human_readable_id": 443,
    "title": "ADDRESS_5",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 259 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 266 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1860 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1867 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6e90f9d1-5554-4187-a369-cdab87aaf046",
    "human_readable_id": 446,
    "title": "ADDRESS_6",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 270 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 277 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1871 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1878 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ef4f93eb-0fdf-4d3e-9aa3-4c872c1f8978",
    "human_readable_id": 449,
    "title": "ADDRESS_7",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 281 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 288 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1882 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1889 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "8c997087-1606-4ff2-9ef5-2057d18f8637",
    "human_readable_id": 452,
    "title": "ADDRESS_8",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 292 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 299 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1893 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1900 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "dead527d-ab06-41e1-ae59-b0dd733c8990",
    "human_readable_id": 455,
    "title": "RESPONSE_ADDRESS",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 303 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 310 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1904 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1911 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b2d0426f-9436-4c30-9174-e8094c19e425",
    "human_readable_id": 460,
    "title": "DATA0_1",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 325 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 541 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 571 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1926 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2142 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9fe63611-f3c6-4c80-a442-9052d6725424",
    "human_readable_id": 462,
    "title": "DATA0_2",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 329 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 336 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1930 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1937 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "322a56ad-63ba-40fa-8b26-0a43d08a1c26",
    "human_readable_id": 465,
    "title": "DATA0_3",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 340 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 347 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1941 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1948 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1a34fda1-64a6-4c5c-84cf-a86e47e21c8c",
    "human_readable_id": 468,
    "title": "DATA0_4",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 351 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 358 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1952 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1959 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7a6b30b1-b2fd-4e65-875d-d16fd344bf9e",
    "human_readable_id": 471,
    "title": "DATA0_5",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 362 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 369 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1963 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1970 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "700130c9-44c9-4382-be65-cfde7ef9b364",
    "human_readable_id": 474,
    "title": "DATA0_6",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 373 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 380 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1974 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1981 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "20e930b2-b54e-465a-949e-086e1ab435bb",
    "human_readable_id": 477,
    "title": "DATA0_7",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 384 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 391 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1985 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1992 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "da968e55-f4c7-4a17-a0de-61580bfa8df8",
    "human_readable_id": 480,
    "title": "DATA0_8",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 395 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 402 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1996 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2003 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "538c0fb8-e3ca-4e74-902f-afffd85f57c7",
    "human_readable_id": 483,
    "title": "RESPONSE_DATA0_1",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 406 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 413 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2007 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2014 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2117 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5303eb75-ab0d-4c48-a4fc-1a2c7c7ac2dc",
    "human_readable_id": 488,
    "title": "DATA1_1",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 428 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 545 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 575 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2029 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2146 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "671c0541-ccc5-443e-923b-d6fd6ae0df87",
    "human_readable_id": 490,
    "title": "DATA1_2",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 432 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 439 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2033 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2040 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "825cf559-ef45-4435-9b99-21564ec5cb60",
    "human_readable_id": 493,
    "title": "DATA1_3",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 443 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 450 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2044 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2051 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1361771a-0711-4c6d-b205-57572754052f",
    "human_readable_id": 496,
    "title": "DATA1_4",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 454 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 461 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2055 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2062 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "927dfe32-336b-4bf8-9e71-d57d93688389",
    "human_readable_id": 499,
    "title": "DATA1_5",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 465 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 472 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2066 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2073 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0e649342-7d53-445f-834d-400b1d67e4c5",
    "human_readable_id": 502,
    "title": "DATA1_6",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 476 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 483 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2077 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2084 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "bec9d724-9115-4157-9648-1a8af3efad80",
    "human_readable_id": 505,
    "title": "DATA1_7",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 487 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 494 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2088 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2095 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "746b030b-a505-4860-ae59-d4b0cc314c30",
    "human_readable_id": 508,
    "title": "DATA1_8",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 498 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 505 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2099 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2106 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "cd5f663f-0044-4103-a335-84a415ddbf45",
    "human_readable_id": 511,
    "title": "RESPONSE_DATA1_1",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 509 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 516 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2110 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1b5921b2-bb32-4d21-b4a8-e27e1a1853f0",
    "human_readable_id": 520,
    "title": "STOP",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 549 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 85 to line 592 It is also  as the left-hand side within an always block at line 583 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2150 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2158 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_next_state_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7499b900-5683-4d54-b7fe-5a6c5cea771b",
    "human_readable_id": 530,
    "title": "Always Block (sequential) @ (posedge PCLK)",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (sequential logic) in module 'module_i2c' from file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' lines 596-1659. It is sensitive to: posedge PCLK. Its AST node type is 'Always'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#596:1659",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "fa912cfa-7f1b-475f-87bd-7986343f65ce",
    "human_readable_id": 534,
    "title": "12'd0",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 600 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 617 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 628 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 642 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 671 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 696 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 721 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 746 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 771 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 796 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 821 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 846 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 871 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 895 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 920 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 945 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 970 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 995 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1020 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1045 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1070 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1095 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1119 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1144 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1169 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1194 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1219 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1244 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1269 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1294 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1319 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1343 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1368 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1393 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1418 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1443 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1468 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1493 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1518 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1543 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1577 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1613 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1653 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2175 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2209 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2225 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2240 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2255 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2270 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2285 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2300 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2315 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2330 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2345 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2356 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2371 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2386 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2401 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2416 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2431 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2446 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2461 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2476 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2487 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2502 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2517 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2532 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2547 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2562 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2577 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2592 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2607 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2618 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2633 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2648 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2663 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2678 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2693 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2708 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2723 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2738 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2765 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2776 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2792 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2803 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_send_data",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "43d02ed2-a7b9-4dc2-9361-83563079b233",
    "human_readable_id": 537,
    "title": "(count_send_data + 12'd1)",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 623 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 637 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 654 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 679 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 704 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 729 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 754 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 779 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 804 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 829 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 854 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 878 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 903 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 928 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 953 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 978 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1003 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1028 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1053 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1078 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1102 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1127 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1152 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1177 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1202 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1227 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1252 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1277 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1302 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1326 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1351 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1376 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1401 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1426 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1451 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1476 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1501 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1526 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1552 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1585 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1641 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_send_data",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "043bfa32-37bb-4bbc-8137-f00643d30b93",
    "human_readable_id": 620,
    "title": "12'd4095",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1659 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 2783 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_send_data",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b01b4286-9ef8-4cd1-b080-cf35fad0a737",
    "human_readable_id": 626,
    "title": "1'b1",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 602 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 618 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 629 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1592 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1648 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1544 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 605 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 619 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 630 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 662 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 687 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 712 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 737 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 762 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 787 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 812 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 837 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 862 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 886 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 911 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 936 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 961 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 986 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1011 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1036 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1061 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1086 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1110 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1135 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1160 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1185 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1210 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1235 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1260 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1285 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1310 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1334 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1359 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1384 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1409 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1434 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1459 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1484 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1509 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1534 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1600 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1608 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1638 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "32ccafdd-1db7-47ca-9527-b4f464d79729",
    "human_readable_id": 629,
    "title": "1'b0",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 624 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 847 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1071 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1295 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1519 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1554 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1588 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1596 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1644 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 603 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 614 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1549 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1582 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1658 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 638 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 658 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 666 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 683 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 691 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 708 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 716 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 733 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 741 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 758 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 766 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 783 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 791 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 808 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 816 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 833 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 841 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 858 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 866 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 882 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 890 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 907 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 915 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 932 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 940 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 957 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 965 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 982 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 990 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1007 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1015 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1032 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1040 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1057 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1065 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1082 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1090 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1106 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1114 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1131 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1139 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1156 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1164 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1181 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1189 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1206 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1214 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1231 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1239 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1256 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1264 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1281 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1289 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1306 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1314 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1330 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1338 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1355 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1363 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1380 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1388 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1405 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1413 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1430 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1438 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1455 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1463 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1480 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1488 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1505 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1513 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1530 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1538 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1553 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1604 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 606 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2177 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2178 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2778 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2782 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2180 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "00aef9e0-3378-4e29-b491-b3227e3a7536",
    "human_readable_id": 632,
    "title": "fifo_tx_data_out[0:0]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 646 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 655 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1617 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ee3c2c2f-e833-47a9-a31c-4bacadcd0b90",
    "human_readable_id": 635,
    "title": "fifo_tx_data_out[1:1]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 672 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 680 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "73d457e9-db9a-4ec1-aec3-04c4d170fef6",
    "human_readable_id": 638,
    "title": "fifo_tx_data_out[2:2]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 697 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 705 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ec0d55c3-f5ec-40e3-817f-19b3e4c42349",
    "human_readable_id": 641,
    "title": "fifo_tx_data_out[3:3]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 722 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 730 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "359dbb0b-0a2f-4786-a145-da8e536002da",
    "human_readable_id": 644,
    "title": "fifo_tx_data_out[4:4]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 747 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 755 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e5a1ae3c-9707-43c9-b4a6-145a28e22927",
    "human_readable_id": 647,
    "title": "fifo_tx_data_out[5:5]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 772 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 780 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "311f3ce7-adf3-417b-af0a-af53b20ab1ba",
    "human_readable_id": 650,
    "title": "fifo_tx_data_out[6:6]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 797 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 805 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ad42984e-54de-4339-ae0f-f8dbf96fffbd",
    "human_readable_id": 653,
    "title": "fifo_tx_data_out[7:7]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 822 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 830 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7d75e926-bd36-47f8-8183-4ca2b15acc7d",
    "human_readable_id": 657,
    "title": "fifo_tx_data_out[8:8]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 879 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1561 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1622 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5e69bded-c8df-469d-af3e-a2e66f74fe25",
    "human_readable_id": 659,
    "title": "fifo_tx_data_out[9:9]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 896 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 904 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0f77d4d9-ed97-4dfd-a1a5-eddd1311db9a",
    "human_readable_id": 662,
    "title": "fifo_tx_data_out[10:10]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 921 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 929 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b4668023-7f33-4be0-9481-2f59904fd783",
    "human_readable_id": 665,
    "title": "fifo_tx_data_out[11:11]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 946 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 954 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ee7e2e75-debe-4722-90bc-b3bb8e4e0ce5",
    "human_readable_id": 668,
    "title": "fifo_tx_data_out[12:12]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 971 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 979 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "820f905b-f3e7-4f91-a8b5-24077150031f",
    "human_readable_id": 671,
    "title": "fifo_tx_data_out[13:13]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 996 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1004 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9fef7790-5140-4b9b-a60e-6f246ac7e608",
    "human_readable_id": 674,
    "title": "fifo_tx_data_out[14:14]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1021 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1029 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "89527414-4164-4174-b087-794eeaa9f748",
    "human_readable_id": 677,
    "title": "fifo_tx_data_out[15:15]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1046 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1054 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5306f6a7-d93a-4cac-9e74-79a50678a3ef",
    "human_readable_id": 681,
    "title": "fifo_tx_data_out[16:16]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1103 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1566 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1627 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7b890344-6ebb-47b1-92ab-9c6903fb4469",
    "human_readable_id": 683,
    "title": "fifo_tx_data_out[17:17]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1120 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1128 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9e320dbb-ac66-488c-af75-515a59944c18",
    "human_readable_id": 686,
    "title": "fifo_tx_data_out[18:18]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1145 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1153 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2bd27a24-18c6-420a-8533-f7f904211802",
    "human_readable_id": 689,
    "title": "fifo_tx_data_out[19:19]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1170 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1178 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "3c55abbe-cf3f-4491-b7cc-78c34281b05c",
    "human_readable_id": 692,
    "title": "fifo_tx_data_out[20:20]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1195 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1203 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "f7a3dd63-2243-4515-a478-c112009234e3",
    "human_readable_id": 695,
    "title": "fifo_tx_data_out[21:21]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1220 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1228 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5871836a-581e-4107-82e5-3653a323f3c3",
    "human_readable_id": 698,
    "title": "fifo_tx_data_out[22:22]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1245 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1253 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "873cc957-9e21-4395-b831-0f37437d9c58",
    "human_readable_id": 701,
    "title": "fifo_tx_data_out[23:23]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1270 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1278 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "eb50685a-c1e4-4ee6-a21e-2f81cae50661",
    "human_readable_id": 705,
    "title": "fifo_tx_data_out[24:24]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1327 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1571 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1632 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2c7e785f-4475-474e-831c-dd06e87f28ee",
    "human_readable_id": 707,
    "title": "fifo_tx_data_out[25:25]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1344 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1352 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "14f5f537-8fe1-49f2-a253-9ee393966ca9",
    "human_readable_id": 710,
    "title": "fifo_tx_data_out[26:26]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1369 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1377 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "274cdec5-9966-49d3-8bbd-5a7a1aaf7ca9",
    "human_readable_id": 713,
    "title": "fifo_tx_data_out[27:27]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1394 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1402 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "16612132-688c-46ab-83cc-e2eb04f8fd18",
    "human_readable_id": 716,
    "title": "fifo_tx_data_out[28:28]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1419 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1427 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2ebc0987-ebe3-4d74-b300-d31d2e101f00",
    "human_readable_id": 719,
    "title": "fifo_tx_data_out[29:29]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1444 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1452 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b8bef0fa-6864-4c83-9a71-3f19539041e8",
    "human_readable_id": 722,
    "title": "fifo_tx_data_out[30:30]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1469 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1477 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9094eac4-6e0e-4ca2-baff-07f3301418c1",
    "human_readable_id": 725,
    "title": "fifo_tx_data_out[31:31]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1494 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1502 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_SDA_OUT",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9fc8cb85-35bb-4b32-986d-39b664288a35",
    "human_readable_id": 750,
    "title": "2'd0",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 604 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 647 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1575 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1616 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2179 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2763 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "43bc3647-dbdb-438d-a25b-8be445c6d741",
    "human_readable_id": 753,
    "title": "(count_tx + 2'd1)",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1560 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659 It is also  as the left-hand side within an always block at line 1565 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 1570 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2755 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2e299346-ca72-43ac-88a6-629cd2df9353",
    "human_readable_id": 759,
    "title": "2'd1",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1621 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "dfe2368a-4115-46f3-9c3d-c8ffe933e18d",
    "human_readable_id": 761,
    "title": "2'd2",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1626 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "09ad10ce-b6b1-4c8f-a4d2-8b15a7f03e17",
    "human_readable_id": 763,
    "title": "2'd3",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 1631 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 596 to line 1659",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_tx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e9144ce5-3f3c-41fc-91fd-5cee695339f7",
    "human_readable_id": 889,
    "title": "Always Block (combinational) @ ()",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (combinational logic) in module 'module_i2c' from file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' lines 1682-2167. It is sensitive to: . Its AST node type is 'Always'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#1682:2167",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "f25cf637-e137-4404-98d8-6053952f0691",
    "human_readable_id": 983,
    "title": "Always Block (sequential) @ (posedge PCLK)",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (sequential logic) in module 'module_i2c' from file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' lines 2171-2783. It is sensitive to: posedge PCLK. Its AST node type is 'Always'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#2171:2783",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "db08f45c-16d5-4e2a-8de9-8c77e6360eaf",
    "human_readable_id": 988,
    "title": "(count_receive_data + 12'd1)",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 2192 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783 It is also  as the left-hand side within an always block at line 2205 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2221 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2236 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2251 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2266 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2281 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2296 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2311 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2326 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2341 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2352 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2367 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2382 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2397 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2412 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2427 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2442 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2457 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2472 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2483 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2498 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2513 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2528 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2543 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2558 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2573 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2588 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2603 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2614 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2629 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2644 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2659 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2674 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2689 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2704 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2719 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2734 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2745 in module 'module_i2c'. It is also  as the left-hand side within an always block at line 2772 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_receive_data",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ada7c29b-7e58-4aaa-908d-859bf2ce469a",
    "human_readable_id": 1083,
    "title": "(count_rx + 2'd1)",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 2751 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783 It is also  as the left-hand side within an always block at line 2759 in module 'module_i2c'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_rx",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a5f4b0e0-adca-49ee-9ebb-a25332281987",
    "human_readable_id": 1092,
    "title": "fifo_rx_data_in[0]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[0]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "4cf9611b-d001-4111-a60d-a6307bfadcdb",
    "human_readable_id": 1096,
    "title": "fifo_rx_data_in[1]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[1]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "afad72c4-9c2d-417e-bcd5-a9c4d459c721",
    "human_readable_id": 1100,
    "title": "fifo_rx_data_in[2]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[2]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d8c1ee36-0833-4982-8945-7879d6b31a28",
    "human_readable_id": 1103,
    "title": "fifo_rx_data_in[3]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[3]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9dd8874b-757d-48fd-8e2f-09484ef86937",
    "human_readable_id": 1106,
    "title": "fifo_rx_data_in[4]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[4]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d461edc2-b642-4272-a2ad-7cd6026e1db7",
    "human_readable_id": 1109,
    "title": "fifo_rx_data_in[5]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[5]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "11d99342-6ae1-4e32-9e24-994f00dfa419",
    "human_readable_id": 1112,
    "title": "fifo_rx_data_in[6]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[6]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2660bc2a-99eb-4ecc-aba7-ef6d6bc2ede7",
    "human_readable_id": 1115,
    "title": "fifo_rx_data_in[7]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[7]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6df4eada-ce7e-4d2a-b433-e2dae4d12062",
    "human_readable_id": 1118,
    "title": "fifo_rx_data_in[8]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[8]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ce2b2c67-6f70-4476-ba9d-b315197ac1c5",
    "human_readable_id": 1121,
    "title": "fifo_rx_data_in[9]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[9]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c704ce9f-c6e8-48ef-a553-106471fd3140",
    "human_readable_id": 1124,
    "title": "fifo_rx_data_in[10]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[10]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "da9e7a72-ec79-441a-be91-72f7468b5e1c",
    "human_readable_id": 1127,
    "title": "fifo_rx_data_in[11]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[11]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7b2e0b38-113a-41b1-8bb7-260408de805b",
    "human_readable_id": 1130,
    "title": "fifo_rx_data_in[12]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[12]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ac30dbc6-9c07-4e5a-909a-0cafc3b3170f",
    "human_readable_id": 1133,
    "title": "fifo_rx_data_in[13]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[13]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "822a2fc3-20f1-4cad-8955-07e0352c8fd9",
    "human_readable_id": 1136,
    "title": "fifo_rx_data_in[14]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[14]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e31b3804-ea07-4b6b-8fef-20cbc66447aa",
    "human_readable_id": 1139,
    "title": "fifo_rx_data_in[15]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[15]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "57fccfb4-8e09-4ee3-82b1-ba4a8cf2c280",
    "human_readable_id": 1142,
    "title": "fifo_rx_data_in[16]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[16]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "8e5824d5-8a2b-436a-82ce-a2d765280338",
    "human_readable_id": 1145,
    "title": "fifo_rx_data_in[17]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[17]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "4d5094c2-0b71-41c1-9108-65ee2f1c6849",
    "human_readable_id": 1148,
    "title": "fifo_rx_data_in[18]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[18]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "45103c4a-162f-4b75-aed2-8970455d8063",
    "human_readable_id": 1151,
    "title": "fifo_rx_data_in[19]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[19]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "fcc9479e-b73c-4b0e-b1f8-fdfaf362ff8e",
    "human_readable_id": 1154,
    "title": "fifo_rx_data_in[20]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[20]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c567e5e4-8051-4ee8-ab5c-8699f012cb75",
    "human_readable_id": 1157,
    "title": "fifo_rx_data_in[21]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[21]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "dd836763-db85-47cb-92d5-b93174de5639",
    "human_readable_id": 1160,
    "title": "fifo_rx_data_in[22]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[22]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c2942890-15ee-437e-90d0-8c99736d4f49",
    "human_readable_id": 1163,
    "title": "fifo_rx_data_in[23]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[23]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "99d6a0f5-9728-4ad1-b040-dfb2e5617f40",
    "human_readable_id": 1166,
    "title": "fifo_rx_data_in[24]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[24]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ad2d1bdc-29aa-40ed-be47-ef47e9b4a12e",
    "human_readable_id": 1169,
    "title": "fifo_rx_data_in[25]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[25]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "4e5d7417-91f9-4895-ac91-9abea2ed43a3",
    "human_readable_id": 1172,
    "title": "fifo_rx_data_in[26]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[26]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "f89818e2-620e-4d37-9639-6e0c0231d373",
    "human_readable_id": 1175,
    "title": "fifo_rx_data_in[27]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[27]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "130bdc16-9902-47d7-ae24-154020265be6",
    "human_readable_id": 1178,
    "title": "fifo_rx_data_in[28]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[28]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9c24d05f-73ed-4b86-82ef-27468fa3374a",
    "human_readable_id": 1181,
    "title": "fifo_rx_data_in[29]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[29]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6a0ee3d3-d423-40f1-b438-e1469f454c3a",
    "human_readable_id": 1184,
    "title": "fifo_rx_data_in[30]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[30]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "430abfde-e4e6-41e3-afe7-e158af16b4b4",
    "human_readable_id": 1187,
    "title": "fifo_rx_data_in[31]",
    "type": "LHS_ALWASY",
    "description": "It is a left hand side in always block which is in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2171 to line 2783",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#LHS_ALWAYS_fifo_rx_data_in[31]",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "48d7bb3a-a161-4d7f-86be-a83ce203acea",
    "human_readable_id": 1190,
    "title": "Always Block (sequential) @ (posedge PCLK)",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (sequential logic) in module 'module_i2c' from file 'c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v' lines 2788-2803. It is sensitive to: posedge PCLK. Its AST node type is 'Always'.",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#2788:2803",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e9a004ec-8ad3-4c72-979f-43702d79cd49",
    "human_readable_id": 1195,
    "title": "(count_timeout + 12'd1)",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 2799 in module_i2c in c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v from line 2788 to line 2803",
    "text_unit_ids": "c:\\Users\\huijie\\Desktop\\graphrag\\AF_workflow\\../svtest\\pre_rtl\\module_i2c.v#RHS_ALWAYS_count_timeout",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  }
]