mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Interleave': File exists
> Benchmarks for BWA 0.7.12: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593020.MEM-Interleave.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3187.094 CPU sec, 63.808 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3756.633 CPU sec, 59.582 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3806.910 CPU sec, 60.630 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1555.810 CPU sec, 24.766 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 239.214 sec; CPU: 12346.394 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593020.MEM-Interleave.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.000 CPU sec, 25.058 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.839 CPU sec, 22.314 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.925 CPU sec, 22.328 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.527 CPU sec, 22.483 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.101 CPU sec, 22.603 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.091 CPU sec, 22.808 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.647 CPU sec, 22.788 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.738 CPU sec, 22.128 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.858 CPU sec, 22.396 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.914 CPU sec, 22.312 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.261 CPU sec, 22.638 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.216 CPU sec, 22.731 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.858 CPU sec, 23.194 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.489 CPU sec, 22.227 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.773 CPU sec, 22.176 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.543 CPU sec, 22.108 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.754 CPU sec, 22.312 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.146 CPU sec, 22.438 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.064 CPU sec, 22.402 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.235 CPU sec, 22.823 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.250 CPU sec, 22.425 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.863 CPU sec, 22.221 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.384 CPU sec, 22.585 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.528 CPU sec, 22.834 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.614 CPU sec, 23.120 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.838 CPU sec, 22.840 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.598 CPU sec, 23.097 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.150 CPU sec, 5.021 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 621.227 sec; CPU: 4889.990 sec

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      7,770,478,833 cache-misses                                                  (21.48%)
S0       16 11,832,602,852,903 cycles                    #    0.000 GHz                      (22.44%)
S0       16 11,878,402,089,167 instructions              #   62.89  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.05%)
S0       16          4,089,864 cs                                                            (100.00%)
S0       16             14,018 migrations                                                    (100.00%)
S0       16            605,754 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    910,562,866,485 idle-cycles-frontend      #  482.10% frontend cycles idle     (17.56%)
S0       16  1,465,591,429,317 idle-cycles-backend       #  775.97% backend  cycles idle     (16.52%)
S0       16  3,731,834,506,550 L1-dcache-loads                                               (22.12%)
S0       16     48,072,559,989 L1-dcache-load-misses     #   81.63% of all L1-dcache hits    (27.68%)
S0       16     50,821,772,045 L1-dcache-stores                                              (27.55%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.57%)
S0       16      7,822,124,015 L1-icache-load-misses                                         (27.73%)
S0       16     58,734,805,746 LLC-loads                                                     (11.22%)
S0       16     36,326,728,867 LLC-stores                                                    (11.14%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,770,325,581,099 dTLB-loads                                                    (16.73%)
S0       16      6,714,793,062 dTLB-load-misses          #   11.27% of all dTLB cache hits   (16.61%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,648,349,792,083 iTLB-loads                                                    (16.65%)
S0       16         28,004,715 iTLB-load-misses          #    0.07% of all iTLB cache hits   (11.08%)
S0       16  1,006,005,911,850 branch-loads                                                  (16.58%)
S0       16     69,406,768,549 branch-load-misses                                            (22.17%)
S1       16        155,342,997 cache-misses                                                  (21.67%)
S1       16     56,181,867,385 cycles                    #    0.000 GHz                      (21.83%)
S1       16     14,537,350,116 instructions              #    0.00  insns per cycle          (27.57%)
S1       16             52,620 cs                                                            (100.00%)
S1       16              1,418 migrations                                                    (100.00%)
S1       16             36,084 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    425,615,215,859 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.13%)
S1       16     18,337,586,607 idle-cycles-backend       #    0.00% backend  cycles idle     (17.05%)
S1       16      7,328,667,637 L1-dcache-loads                                               (22.69%)
S1       16        353,619,843 L1-dcache-load-misses                                         (28.25%)
S1       16        421,729,425 L1-dcache-stores                                              (28.42%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.20%)
S1       16        190,304,110 L1-icache-load-misses                                         (28.13%)
S1       16        728,637,674 LLC-loads                                                     (11.34%)
S1       16        536,404,689 LLC-stores                                                    (11.40%)
S1       16    <not supported> LLC-prefetches          
S1       16     10,302,042,678 dTLB-loads                                                    (16.75%)
S1       16            220,618 dTLB-load-misses                                              (16.21%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      4,344,932,780 iTLB-loads                                                    (16.11%)
S1       16            144,050 iTLB-load-misses                                              (10.92%)
S1       16      2,917,716,170 branch-loads                                                  (16.37%)
S1       16         32,680,722 branch-load-misses                                            (21.60%)
S2       16        316,756,334 cache-misses                                                  (21.03%)
S2       16     71,328,908,007 cycles                    #    0.000 GHz                      (21.51%)
S2       16     19,658,994,861 instructions              #    0.00  insns per cycle          (27.45%)
S2       16            110,086 cs                                                            (100.00%)
S2       16              8,120 migrations                                                    (100.00%)
S2       16             42,854 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    360,377,738,821 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.24%)
S2       16     36,978,876,197 idle-cycles-backend       #    0.00% backend  cycles idle     (16.96%)
S2       16      9,749,622,076 L1-dcache-loads                                               (23.15%)
S2       16        472,590,484 L1-dcache-load-misses                                         (27.51%)
S2       16        482,445,979 L1-dcache-stores                                              (27.20%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.92%)
S2       16        313,378,481 L1-icache-load-misses                                         (27.22%)
S2       16        771,232,706 LLC-loads                                                     (12.37%)
S2       16        373,239,436 LLC-stores                                                    (12.13%)
S2       16    <not supported> LLC-prefetches          
S2       16     11,175,118,966 dTLB-loads                                                    (17.89%)
S2       16            506,513 dTLB-load-misses                                              (16.54%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      5,539,100,178 iTLB-loads                                                    (17.05%)
S2       16            537,285 iTLB-load-misses                                              (11.03%)
S2       16      3,330,204,198 branch-loads                                                  (16.42%)
S2       16         32,147,209 branch-load-misses                                            (21.94%)
S3       16        565,826,538 cache-misses                                                  (22.06%)
S3       16    127,778,100,098 cycles                    #    0.000 GHz                      (22.55%)
S3       16     38,728,965,521 instructions              #    0.00  insns per cycle          (28.32%)
S3       16             93,089 cs                                                            (100.00%)
S3       16              3,810 migrations                                                    (100.00%)
S3       16             28,962 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    616,544,202,132 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.31%)
S3       16     46,910,476,158 idle-cycles-backend       #    0.00% backend  cycles idle     (17.01%)
S3       16     20,315,259,647 L1-dcache-loads                                               (22.52%)
S3       16        929,064,510 L1-dcache-load-misses                                         (28.09%)
S3       16      1,026,379,370 L1-dcache-stores                                              (27.68%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.52%)
S3       16        556,162,681 L1-icache-load-misses                                         (27.50%)
S3       16      1,370,654,591 LLC-loads                                                     (10.88%)
S3       16        419,369,221 LLC-stores                                                    (10.92%)
S3       16    <not supported> LLC-prefetches          
S3       16     20,700,105,931 dTLB-loads                                                    (16.82%)
S3       16            657,100 dTLB-load-misses                                              (16.91%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16     12,260,202,510 iTLB-loads                                                    (16.65%)
S3       16            157,867 iTLB-load-misses                                              (10.70%)
S3       16      7,371,967,320 branch-loads                                                  (16.10%)
S3       16        163,313,329 branch-load-misses                                            (21.71%)

     621.260957945 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593020.MEM-Interleave.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 376.161 CPU sec, 31.170 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.023 CPU sec, 23.917 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.826 CPU sec, 24.361 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.138 CPU sec, 24.106 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.051 CPU sec, 23.883 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.029 CPU sec, 24.193 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.897 CPU sec, 24.337 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 375.555 CPU sec, 23.750 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.107 CPU sec, 23.952 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.249 CPU sec, 24.295 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 378.880 CPU sec, 23.883 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.751 CPU sec, 24.016 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.278 CPU sec, 24.150 real sec
[M::mem_process_seqs] Processed 940982 reads in 233.661 CPU sec, 15.290 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 343.278 sec; CPU: 5205.565 sec

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      8,505,832,988 cache-misses                                                  (22.36%)
S0       16 12,685,644,554,438 cycles                    #    0.000 GHz                      (22.37%)
S0       16 11,854,795,101,571 instructions              #   59.19  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.12%)
S0       16          5,212,711 cs                                                            (100.00%)
S0       16             36,280 migrations                                                    (100.00%)
S0       16            728,844 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    992,910,846,739 idle-cycles-frontend      #  495.78% frontend cycles idle     (18.02%)
S0       16  1,852,783,192,139 idle-cycles-backend       #  925.13% backend  cycles idle     (17.15%)
S0       16  3,677,604,445,870 L1-dcache-loads                                               (22.68%)
S0       16     48,103,052,476 L1-dcache-load-misses     #   83.25% of all L1-dcache hits    (28.16%)
S0       16     50,976,440,814 L1-dcache-stores                                              (27.92%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.73%)
S0       16      8,526,877,335 L1-icache-load-misses                                         (26.51%)
S0       16     60,694,336,513 LLC-loads                                                     (10.95%)
S0       16     37,016,658,982 LLC-stores                                                    (10.98%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,814,691,306,454 dTLB-loads                                                    (16.45%)
S0       16      6,690,081,145 dTLB-load-misses          #   11.17% of all dTLB cache hits   (16.48%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,678,186,483,899 iTLB-loads                                                    (16.47%)
S0       16         75,337,184 iTLB-load-misses          #    0.18% of all iTLB cache hits   (10.97%)
S0       16  1,016,463,662,601 branch-loads                                                  (16.42%)
S0       16     70,161,636,856 branch-load-misses                                            (21.92%)
S1       16        107,330,699 cache-misses                                                  (21.77%)
S1       16     43,848,002,920 cycles                    #    0.000 GHz                      (22.14%)
S1       16     10,514,458,372 instructions              #    0.00  insns per cycle          (27.88%)
S1       16             34,491 cs                                                            (100.00%)
S1       16              2,548 migrations                                                    (100.00%)
S1       16             23,444 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    344,097,030,426 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.23%)
S1       16     15,212,712,377 idle-cycles-backend       #    0.00% backend  cycles idle     (17.32%)
S1       16      5,025,497,498 L1-dcache-loads                                               (23.04%)
S1       16        233,178,553 L1-dcache-load-misses                                         (28.59%)
S1       16        274,094,073 L1-dcache-stores                                              (28.40%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.09%)
S1       16        129,452,877 L1-icache-load-misses                                         (27.64%)
S1       16        568,338,705 LLC-loads                                                     (11.05%)
S1       16        306,667,509 LLC-stores                                                    (10.73%)
S1       16    <not supported> LLC-prefetches          
S1       16      5,921,201,708 dTLB-loads                                                    (15.94%)
S1       16            118,380 dTLB-load-misses                                              (16.03%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      3,530,755,782 iTLB-loads                                                    (16.70%)
S1       16             78,685 iTLB-load-misses                                              (11.30%)
S1       16      1,842,380,930 branch-loads                                                  (16.48%)
S1       16         20,433,657 branch-load-misses                                            (21.86%)
S2       16        173,873,068 cache-misses                                                  (22.67%)
S2       16     37,311,483,257 cycles                    #    0.000 GHz                      (21.37%)
S2       16     10,619,372,580 instructions              #    0.00  insns per cycle          (28.14%)
S2       16             88,723 cs                                                            (100.00%)
S2       16             11,263 migrations                                                    (100.00%)
S2       16             29,012 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    259,281,650,778 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.29%)
S2       16     16,167,593,975 idle-cycles-backend       #    0.00% backend  cycles idle     (16.69%)
S2       16      5,708,032,600 L1-dcache-loads                                               (23.34%)
S2       16        280,465,176 L1-dcache-load-misses                                         (27.66%)
S2       16        308,662,478 L1-dcache-stores                                              (26.89%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.96%)
S2       16        181,687,003 L1-icache-load-misses                                         (25.87%)
S2       16        497,651,442 LLC-loads                                                     (12.97%)
S2       16        229,147,446 LLC-stores                                                    (13.90%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,425,609,663 dTLB-loads                                                    (18.47%)
S2       16            398,869 dTLB-load-misses                                              (16.51%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,072,825,854 iTLB-loads                                                    (16.41%)
S2       16            301,004 iTLB-load-misses                                              (11.37%)
S2       16      1,915,886,245 branch-loads                                                  (16.99%)
S2       16         21,865,861 branch-load-misses                                            (22.76%)
S3       16        277,395,820 cache-misses                                                  (21.94%)
S3       16     50,685,914,582 cycles                    #    0.000 GHz                      (21.17%)
S3       16     17,741,387,334 instructions              #    0.00  insns per cycle          (26.94%)
S3       16             61,909 cs                                                            (100.00%)
S3       16              2,499 migrations                                                    (100.00%)
S3       16             20,821 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    312,676,259,108 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.93%)
S3       16     18,900,930,110 idle-cycles-backend       #    0.00% backend  cycles idle     (16.47%)
S3       16      9,791,439,020 L1-dcache-loads                                               (22.02%)
S3       16        472,570,222 L1-dcache-load-misses                                         (27.49%)
S3       16        508,781,870 L1-dcache-stores                                              (28.21%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.49%)
S3       16        269,701,185 L1-icache-load-misses                                         (27.84%)
S3       16        699,527,300 LLC-loads                                                     (11.78%)
S3       16        183,972,797 LLC-stores                                                    (11.40%)
S3       16    <not supported> LLC-prefetches          
S3       16      8,239,665,733 dTLB-loads                                                    (17.28%)
S3       16            356,502 dTLB-load-misses                                              (17.08%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      5,950,921,875 iTLB-loads                                                    (16.69%)
S3       16             84,116 iTLB-load-misses                                              (11.22%)
S3       16      3,209,369,427 branch-loads                                                  (16.45%)
S3       16         96,791,863 branch-load-misses                                            (21.70%)

     343.408126815 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593020.MEM-Interleave.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 829.022 CPU sec, 36.192 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 857.365 CPU sec, 27.186 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 867.620 CPU sec, 27.771 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 866.873 CPU sec, 27.453 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 869.330 CPU sec, 27.535 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 865.535 CPU sec, 27.416 real sec
[M::mem_process_seqs] Processed 2525154 reads in 703.266 CPU sec, 22.579 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 213.494 sec; CPU: 5880.051 sec

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      5,314,916,797 cache-misses                                                  (21.85%)
S0       16  7,291,288,768,016 cycles                    #    0.000 GHz                      (22.30%)
S0       16  6,040,339,012,573 instructions              #   26.23  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.10%)
S0       16          4,548,454 cs                                                            (100.00%)
S0       16             37,282 migrations                                                    (100.00%)
S0       16            439,072 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    861,798,953,217 idle-cycles-frontend      #  374.24% frontend cycles idle     (17.52%)
S0       16  1,319,427,806,806 idle-cycles-backend       #  572.97% backend  cycles idle     (17.67%)
S0       16  1,847,798,534,220 L1-dcache-loads                                               (23.20%)
S0       16     24,917,838,731 L1-dcache-load-misses     #   43.40% of all L1-dcache hits    (28.59%)
S0       16     26,581,659,662 L1-dcache-stores                                              (28.38%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.89%)
S0       16      5,267,360,112 L1-icache-load-misses                                         (27.51%)
S0       16     32,857,641,794 LLC-loads                                                     (11.02%)
S0       16     19,616,060,047 LLC-stores                                                    (10.98%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,964,099,441,366 dTLB-loads                                                    (16.40%)
S0       16      3,854,913,729 dTLB-load-misses          #    6.40% of all dTLB cache hits   (16.29%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,393,442,019,845 iTLB-loads                                                    (16.24%)
S0       16        101,281,826 iTLB-load-misses          #    0.24% of all iTLB cache hits   (10.74%)
S0       16    529,219,988,233 branch-loads                                                  (16.19%)
S0       16     36,346,095,196 branch-load-misses                                            (21.58%)
S1       16      4,730,495,138 cache-misses                                                  (21.89%)
S1       16  7,361,455,736,697 cycles                    #    0.000 GHz                      (22.16%)
S1       16  5,858,528,393,830 instructions              #    0.00  insns per cycle          (28.04%)
S1       16          3,976,793 cs                                                            (100.00%)
S1       16             41,532 migrations                                                    (100.00%)
S1       16            663,112 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    792,468,039,092 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.18%)
S1       16  1,417,926,136,358 idle-cycles-backend       #    0.00% backend  cycles idle     (17.15%)
S1       16  1,814,030,661,473 L1-dcache-loads                                               (22.78%)
S1       16     23,668,535,114 L1-dcache-load-misses                                         (28.29%)
S1       16     24,948,071,129 L1-dcache-stores                                              (27.93%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.94%)
S1       16      4,642,027,173 L1-icache-load-misses                                         (27.85%)
S1       16     29,767,114,359 LLC-loads                                                     (11.16%)
S1       16     18,115,589,354 LLC-stores                                                    (11.00%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,876,430,726,298 dTLB-loads                                                    (16.57%)
S1       16      3,724,977,532 dTLB-load-misses                                              (16.40%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,333,744,026,128 iTLB-loads                                                    (16.40%)
S1       16        103,449,512 iTLB-load-misses                                              (10.88%)
S1       16    503,492,503,205 branch-loads                                                  (16.24%)
S1       16     35,123,781,747 branch-load-misses                                            (21.72%)
S2       16        168,511,177 cache-misses                                                  (21.97%)
S2       16     39,910,467,617 cycles                    #    0.000 GHz                      (20.55%)
S2       16     10,671,110,231 instructions              #    0.00  insns per cycle          (27.25%)
S2       16             83,779 cs                                                            (100.00%)
S2       16             10,177 migrations                                                    (100.00%)
S2       16             15,791 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    266,638,138,438 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.79%)
S2       16     17,916,928,360 idle-cycles-backend       #    0.00% backend  cycles idle     (17.39%)
S2       16      5,390,126,257 L1-dcache-loads                                               (23.70%)
S2       16        264,641,606 L1-dcache-load-misses                                         (27.73%)
S2       16        284,451,168 L1-dcache-stores                                              (28.34%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.89%)
S2       16        168,070,697 L1-icache-load-misses                                         (26.28%)
S2       16        367,251,132 LLC-loads                                                     (12.67%)
S2       16        209,281,518 LLC-stores                                                    (13.55%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,283,044,482 dTLB-loads                                                    (18.16%)
S2       16            277,189 dTLB-load-misses                                              (17.38%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,066,456,214 iTLB-loads                                                    (15.76%)
S2       16            288,212 iTLB-load-misses                                              (10.79%)
S2       16      1,758,393,609 branch-loads                                                  (15.98%)
S2       16         21,204,408 branch-load-misses                                            (21.04%)
S3       16        213,765,993 cache-misses                                                  (20.77%)
S3       16     45,095,516,003 cycles                    #    0.000 GHz                      (20.89%)
S3       16     13,487,710,311 instructions              #    0.00  insns per cycle          (26.61%)
S3       16             47,338 cs                                                            (100.00%)
S3       16              2,676 migrations                                                    (100.00%)
S3       16             11,761 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    257,304,136,038 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.18%)
S3       16     16,901,237,622 idle-cycles-backend       #    0.00% backend  cycles idle     (16.30%)
S3       16      6,970,563,534 L1-dcache-loads                                               (21.84%)
S3       16        340,747,669 L1-dcache-load-misses                                         (27.52%)
S3       16        369,361,382 L1-dcache-stores                                              (27.95%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.51%)
S3       16        185,292,005 L1-icache-load-misses                                         (28.68%)
S3       16        510,986,913 LLC-loads                                                     (11.70%)
S3       16        159,152,852 LLC-stores                                                    (11.57%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,775,006,684 dTLB-loads                                                    (17.10%)
S3       16            289,863 dTLB-load-misses                                              (16.86%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,923,468,326 iTLB-loads                                                    (16.73%)
S3       16             80,138 iTLB-load-misses                                              (10.81%)
S3       16      3,001,897,651 branch-loads                                                  (15.89%)
S3       16         76,085,597 branch-load-misses                                            (21.06%)

     213.745326288 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593020.MEM-Interleave.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1275.089 CPU sec, 36.856 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1263.959 CPU sec, 26.878 real sec
[M::mem_process_seqs] Processed 4752476 reads in 1275.135 CPU sec, 27.371 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1258.759 CPU sec, 27.223 real sec
[M::mem_process_seqs] Processed 2525158 reads in 687.510 CPU sec, 14.889 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 163.487 sec; CPU: 5800.859 sec

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,522,838,742 cache-misses                                                  (22.17%)
S0       16  4,848,562,856,499 cycles                    #    0.000 GHz                      (22.03%)
S0       16  3,941,345,151,546 instructions              #   17.27  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.79%)
S0       16          3,044,007 cs                                                            (100.00%)
S0       16             29,267 migrations                                                    (100.00%)
S0       16            561,243 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    781,273,701,084 idle-cycles-frontend      #  342.26% frontend cycles idle     (17.99%)
S0       16    941,306,058,535 idle-cycles-backend       #  412.37% backend  cycles idle     (17.37%)
S0       16  1,193,161,786,268 L1-dcache-loads                                               (23.26%)
S0       16     15,909,434,132 L1-dcache-load-misses     #   27.93% of all L1-dcache hits    (28.77%)
S0       16     16,759,279,913 L1-dcache-stores                                              (28.66%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.22%)
S0       16      3,454,744,136 L1-icache-load-misses                                         (26.76%)
S0       16     21,474,716,413 LLC-loads                                                     (10.79%)
S0       16     12,519,489,269 LLC-stores                                                    (10.80%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,274,663,592,381 dTLB-loads                                                    (16.35%)
S0       16      2,727,216,354 dTLB-load-misses          #    4.46% of all dTLB cache hits   (16.50%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    889,356,097,233 iTLB-loads                                                    (16.58%)
S0       16        135,840,432 iTLB-load-misses          #    0.31% of all iTLB cache hits   (10.82%)
S0       16    347,441,855,713 branch-loads                                                  (15.99%)
S0       16     23,844,917,399 branch-load-misses                                            (21.38%)
S1       16      3,417,947,730 cache-misses                                                  (22.01%)
S1       16  4,868,098,986,621 cycles                    #    0.000 GHz                      (22.46%)
S1       16  4,019,465,877,234 instructions              #    0.00  insns per cycle          (28.37%)
S1       16          2,735,629 cs                                                            (100.00%)
S1       16             27,746 migrations                                                    (100.00%)
S1       16            668,293 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    766,782,881,029 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.37%)
S1       16    922,288,213,721 idle-cycles-backend       #    0.00% backend  cycles idle     (17.21%)
S1       16  1,249,395,199,576 L1-dcache-loads                                               (23.02%)
S1       16     16,602,468,596 L1-dcache-load-misses                                         (28.51%)
S1       16     17,920,229,436 L1-dcache-stores                                              (28.06%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.21%)
S1       16      3,407,773,884 L1-icache-load-misses                                         (27.86%)
S1       16     22,073,986,856 LLC-loads                                                     (10.92%)
S1       16     12,917,255,181 LLC-stores                                                    (11.04%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,328,056,112,398 dTLB-loads                                                    (16.35%)
S1       16      2,912,905,956 dTLB-load-misses                                              (16.05%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    951,275,433,221 iTLB-loads                                                    (16.00%)
S1       16        139,191,919 iTLB-load-misses                                              (10.88%)
S1       16    352,264,561,034 branch-loads                                                  (16.34%)
S1       16     24,290,531,341 branch-load-misses                                            (21.75%)
S2       16      3,552,712,907 cache-misses                                                  (21.66%)
S2       16  4,851,083,565,788 cycles                    #    0.000 GHz                      (20.66%)
S2       16  3,967,507,583,711 instructions              #    0.00  insns per cycle          (27.34%)
S2       16          2,862,677 cs                                                            (100.00%)
S2       16             32,365 migrations                                                    (100.00%)
S2       16            326,701 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    773,129,334,476 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.54%)
S2       16    927,471,532,368 idle-cycles-backend       #    0.00% backend  cycles idle     (17.47%)
S2       16  1,198,107,026,798 L1-dcache-loads                                               (24.25%)
S2       16     16,077,606,289 L1-dcache-load-misses                                         (27.68%)
S2       16     17,023,758,201 L1-dcache-stores                                              (28.51%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.31%)
S2       16      3,484,528,420 L1-icache-load-misses                                         (27.83%)
S2       16     21,338,240,144 LLC-loads                                                     (13.06%)
S2       16     12,601,648,613 LLC-stores                                                    (10.84%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,303,135,978,451 dTLB-loads                                                    (16.90%)
S2       16      2,824,080,130 dTLB-load-misses                                              (16.80%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    918,211,727,948 iTLB-loads                                                    (16.20%)
S2       16        129,825,742 iTLB-load-misses                                              (10.89%)
S2       16    340,711,027,391 branch-loads                                                  (16.37%)
S2       16     23,887,389,902 branch-load-misses                                            (22.47%)
S3       16        121,849,628 cache-misses                                                  (21.41%)
S3       16     41,383,190,831 cycles                    #    0.000 GHz                      (19.64%)
S3       16      8,651,945,075 instructions              #    0.00  insns per cycle          (26.12%)
S3       16             52,637 cs                                                            (100.00%)
S3       16              2,759 migrations                                                    (100.00%)
S3       16             23,679 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    247,758,666,706 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.50%)
S3       16     17,709,409,584 idle-cycles-backend       #    0.00% backend  cycles idle     (15.45%)
S3       16      4,687,622,787 L1-dcache-loads                                               (22.81%)
S3       16        249,461,130 L1-dcache-load-misses                                         (26.93%)
S3       16        284,780,285 L1-dcache-stores                                              (27.71%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (24.45%)
S3       16        111,245,895 L1-icache-load-misses                                         (27.02%)
S3       16        388,855,470 LLC-loads                                                     (13.45%)
S3       16        207,374,141 LLC-stores                                                    (12.32%)
S3       16    <not supported> LLC-prefetches          
S3       16      4,403,097,037 dTLB-loads                                                    (18.61%)
S3       16            206,941 dTLB-load-misses                                              (19.40%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      2,516,387,512 iTLB-loads                                                    (16.37%)
S3       16            131,414 iTLB-load-misses                                              (11.72%)
S3       16      1,750,801,397 branch-loads                                                  (16.51%)
S3       16         34,390,001 branch-load-misses                                            (22.36%)

     163.932778756 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1752.546 CPU sec, 37.445 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1704.847 CPU sec, 27.604 real sec
[M::mem_process_seqs] Processed 6336634 reads in 1705.638 CPU sec, 31.058 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 694.596 CPU sec, 11.413 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 148.456 sec; CPU: 5914.454 sec

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,185,457,665 cache-misses                                                  (22.22%)
S0       16  3,784,686,946,980 cycles                    #    0.000 GHz                      (21.98%)
S0       16  3,006,803,218,445 instructions              #   12.52  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.52%)
S0       16          2,312,148 cs                                                            (100.00%)
S0       16             21,904 migrations                                                    (100.00%)
S0       16            333,137 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    848,274,544,890 idle-cycles-frontend      #  353.32% frontend cycles idle     (16.63%)
S0       16    803,064,996,883 idle-cycles-backend       #  334.49% backend  cycles idle     (16.88%)
S0       16    936,858,123,053 L1-dcache-loads                                               (22.59%)
S0       16     12,797,933,122 L1-dcache-load-misses     #   22.10% of all L1-dcache hits    (28.41%)
S0       16     13,392,964,608 L1-dcache-stores                                              (28.77%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.71%)
S0       16      3,080,196,468 L1-icache-load-misses                                         (28.40%)
S0       16     17,917,643,443 LLC-loads                                                     (10.63%)
S0       16     10,360,721,361 LLC-stores                                                    (10.21%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,019,294,793,605 dTLB-loads                                                    (15.63%)
S0       16      2,572,668,922 dTLB-load-misses          #    4.18% of all dTLB cache hits   (16.09%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    666,669,493,648 iTLB-loads                                                    (16.81%)
S0       16        179,525,478 iTLB-load-misses          #    0.41% of all iTLB cache hits   (11.47%)
S0       16    251,405,571,800 branch-loads                                                  (17.00%)
S0       16     17,185,943,303 branch-load-misses                                            (22.38%)
S1       16      2,730,223,131 cache-misses                                                  (21.49%)
S1       16  3,851,222,868,091 cycles                    #    0.000 GHz                      (21.40%)
S1       16  3,065,724,750,322 instructions              #    0.00  insns per cycle          (27.47%)
S1       16          2,393,414 cs                                                            (100.00%)
S1       16             21,599 migrations                                                    (100.00%)
S1       16            323,312 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    827,850,038,682 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.23%)
S1       16    733,224,445,823 idle-cycles-backend       #    0.00% backend  cycles idle     (17.58%)
S1       16    900,391,872,073 L1-dcache-loads                                               (23.52%)
S1       16     11,747,274,338 L1-dcache-load-misses                                         (29.41%)
S1       16     12,349,647,318 L1-dcache-stores                                              (29.14%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.72%)
S1       16      2,585,538,201 L1-icache-load-misses                                         (28.50%)
S1       16     16,088,611,391 LLC-loads                                                     (10.85%)
S1       16      9,383,446,399 LLC-stores                                                    (10.80%)
S1       16    <not supported> LLC-prefetches          
S1       16    984,072,429,550 dTLB-loads                                                    (16.20%)
S1       16      2,564,455,066 dTLB-load-misses                                              (16.09%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    689,094,571,395 iTLB-loads                                                    (16.25%)
S1       16        182,247,106 iTLB-load-misses                                              (11.09%)
S1       16    253,396,653,493 branch-loads                                                  (16.37%)
S1       16     18,216,020,212 branch-load-misses                                            (21.50%)
S2       16      3,048,422,016 cache-misses                                                  (21.34%)
S2       16  3,819,311,808,258 cycles                    #    0.000 GHz                      (21.00%)
S2       16  3,023,099,221,711 instructions              #    0.00  insns per cycle          (28.23%)
S2       16          2,447,728 cs                                                            (100.00%)
S2       16             27,439 migrations                                                    (100.00%)
S2       16            939,259 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    835,531,139,468 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.82%)
S2       16    785,789,252,548 idle-cycles-backend       #    0.00% backend  cycles idle     (16.87%)
S2       16    933,150,095,373 L1-dcache-loads                                               (24.18%)
S2       16     12,310,276,697 L1-dcache-load-misses                                         (29.51%)
S2       16     13,175,111,835 L1-dcache-stores                                              (27.99%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.53%)
S2       16      2,911,696,900 L1-icache-load-misses                                         (27.22%)
S2       16     17,012,769,758 LLC-loads                                                     (13.21%)
S2       16      9,958,835,381 LLC-stores                                                    (13.30%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,009,353,526,493 dTLB-loads                                                    (18.46%)
S2       16      2,650,986,039 dTLB-load-misses                                              (16.17%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    742,749,994,306 iTLB-loads                                                    (15.31%)
S2       16        212,150,956 iTLB-load-misses                                              (10.24%)
S2       16    283,166,016,479 branch-loads                                                  (15.40%)
S2       16     18,848,023,510 branch-load-misses                                            (20.95%)
S3       16      2,838,588,877 cache-misses                                                  (20.87%)
S3       16  3,910,348,489,500 cycles                    #    0.000 GHz                      (20.93%)
S3       16  3,083,477,288,041 instructions              #    0.00  insns per cycle          (27.18%)
S3       16          2,467,940 cs                                                            (100.00%)
S3       16             22,520 migrations                                                    (100.00%)
S3       16            838,352 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    854,443,935,276 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.08%)
S3       16    793,471,172,474 idle-cycles-backend       #    0.00% backend  cycles idle     (16.96%)
S3       16    936,070,474,569 L1-dcache-loads                                               (22.99%)
S3       16     12,268,973,900 L1-dcache-load-misses                                         (28.04%)
S3       16     13,215,139,731 L1-dcache-stores                                              (28.15%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.21%)
S3       16      2,618,065,015 L1-icache-load-misses                                         (27.64%)
S3       16     15,660,804,072 LLC-loads                                                     (12.16%)
S3       16      9,067,242,275 LLC-stores                                                    (12.47%)
S3       16    <not supported> LLC-prefetches          
S3       16    928,446,744,285 dTLB-loads                                                    (17.99%)
S3       16      2,401,984,466 dTLB-load-misses                                              (17.50%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    677,596,226,641 iTLB-loads                                                    (16.68%)
S3       16        198,578,232 iTLB-load-misses                                              (10.52%)
S3       16    267,346,184,737 branch-loads                                                  (15.81%)
S3       16     18,717,528,631 branch-load-misses                                            (20.84%)

     148.882601802 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
