
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12

 (2 1)  (20 193)  (20 193)  Column buffer control bit: LH_colbuf_cntl_1

 (2 13)  (20 205)  (20 205)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_12



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_1_10

 (36 0)  (54 160)  (54 160)  LC_0 Logic Functioning bit
 (37 0)  (55 160)  (55 160)  LC_0 Logic Functioning bit
 (38 0)  (56 160)  (56 160)  LC_0 Logic Functioning bit
 (39 0)  (57 160)  (57 160)  LC_0 Logic Functioning bit
 (40 0)  (58 160)  (58 160)  LC_0 Logic Functioning bit
 (41 0)  (59 160)  (59 160)  LC_0 Logic Functioning bit
 (42 0)  (60 160)  (60 160)  LC_0 Logic Functioning bit
 (43 0)  (61 160)  (61 160)  LC_0 Logic Functioning bit
 (36 1)  (54 161)  (54 161)  LC_0 Logic Functioning bit
 (37 1)  (55 161)  (55 161)  LC_0 Logic Functioning bit
 (38 1)  (56 161)  (56 161)  LC_0 Logic Functioning bit
 (39 1)  (57 161)  (57 161)  LC_0 Logic Functioning bit
 (40 1)  (58 161)  (58 161)  LC_0 Logic Functioning bit
 (41 1)  (59 161)  (59 161)  LC_0 Logic Functioning bit
 (42 1)  (60 161)  (60 161)  LC_0 Logic Functioning bit
 (43 1)  (61 161)  (61 161)  LC_0 Logic Functioning bit


LogicTile_2_10

 (14 0)  (86 160)  (86 160)  routing T_2_10.lft_op_0 <X> T_2_10.lc_trk_g0_0
 (26 0)  (98 160)  (98 160)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 160)  (99 160)  routing T_2_10.lc_trk_g1_0 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 160)  (101 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (107 160)  (107 160)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.input_2_0
 (37 0)  (109 160)  (109 160)  LC_0 Logic Functioning bit
 (39 0)  (111 160)  (111 160)  LC_0 Logic Functioning bit
 (40 0)  (112 160)  (112 160)  LC_0 Logic Functioning bit
 (42 0)  (114 160)  (114 160)  LC_0 Logic Functioning bit
 (44 0)  (116 160)  (116 160)  LC_0 Logic Functioning bit
 (15 1)  (87 161)  (87 161)  routing T_2_10.lft_op_0 <X> T_2_10.lc_trk_g0_0
 (17 1)  (89 161)  (89 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (98 161)  (98 161)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 161)  (99 161)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 161)  (101 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 161)  (104 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (105 161)  (105 161)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.input_2_0
 (34 1)  (106 161)  (106 161)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.input_2_0
 (36 1)  (108 161)  (108 161)  LC_0 Logic Functioning bit
 (38 1)  (110 161)  (110 161)  LC_0 Logic Functioning bit
 (41 1)  (113 161)  (113 161)  LC_0 Logic Functioning bit
 (43 1)  (115 161)  (115 161)  LC_0 Logic Functioning bit
 (49 1)  (121 161)  (121 161)  Carry_In_Mux bit 

 (14 2)  (86 162)  (86 162)  routing T_2_10.sp4_h_l_1 <X> T_2_10.lc_trk_g0_4
 (15 2)  (87 162)  (87 162)  routing T_2_10.sp4_v_b_21 <X> T_2_10.lc_trk_g0_5
 (16 2)  (88 162)  (88 162)  routing T_2_10.sp4_v_b_21 <X> T_2_10.lc_trk_g0_5
 (17 2)  (89 162)  (89 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (93 162)  (93 162)  routing T_2_10.sp4_h_l_2 <X> T_2_10.lc_trk_g0_7
 (22 2)  (94 162)  (94 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (95 162)  (95 162)  routing T_2_10.sp4_h_l_2 <X> T_2_10.lc_trk_g0_7
 (24 2)  (96 162)  (96 162)  routing T_2_10.sp4_h_l_2 <X> T_2_10.lc_trk_g0_7
 (27 2)  (99 162)  (99 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 162)  (100 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 162)  (101 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 162)  (106 162)  routing T_2_10.lc_trk_g1_1 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 162)  (107 162)  routing T_2_10.lc_trk_g3_6 <X> T_2_10.input_2_1
 (40 2)  (112 162)  (112 162)  LC_1 Logic Functioning bit
 (41 2)  (113 162)  (113 162)  LC_1 Logic Functioning bit
 (42 2)  (114 162)  (114 162)  LC_1 Logic Functioning bit
 (43 2)  (115 162)  (115 162)  LC_1 Logic Functioning bit
 (44 2)  (116 162)  (116 162)  LC_1 Logic Functioning bit
 (15 3)  (87 163)  (87 163)  routing T_2_10.sp4_h_l_1 <X> T_2_10.lc_trk_g0_4
 (16 3)  (88 163)  (88 163)  routing T_2_10.sp4_h_l_1 <X> T_2_10.lc_trk_g0_4
 (17 3)  (89 163)  (89 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (94 163)  (94 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (95 163)  (95 163)  routing T_2_10.sp4_v_b_22 <X> T_2_10.lc_trk_g0_6
 (24 3)  (96 163)  (96 163)  routing T_2_10.sp4_v_b_22 <X> T_2_10.lc_trk_g0_6
 (32 3)  (104 163)  (104 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (105 163)  (105 163)  routing T_2_10.lc_trk_g3_6 <X> T_2_10.input_2_1
 (34 3)  (106 163)  (106 163)  routing T_2_10.lc_trk_g3_6 <X> T_2_10.input_2_1
 (35 3)  (107 163)  (107 163)  routing T_2_10.lc_trk_g3_6 <X> T_2_10.input_2_1
 (40 3)  (112 163)  (112 163)  LC_1 Logic Functioning bit
 (41 3)  (113 163)  (113 163)  LC_1 Logic Functioning bit
 (42 3)  (114 163)  (114 163)  LC_1 Logic Functioning bit
 (43 3)  (115 163)  (115 163)  LC_1 Logic Functioning bit
 (14 4)  (86 164)  (86 164)  routing T_2_10.wire_logic_cluster/lc_0/out <X> T_2_10.lc_trk_g1_0
 (15 4)  (87 164)  (87 164)  routing T_2_10.sp4_v_b_17 <X> T_2_10.lc_trk_g1_1
 (16 4)  (88 164)  (88 164)  routing T_2_10.sp4_v_b_17 <X> T_2_10.lc_trk_g1_1
 (17 4)  (89 164)  (89 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (94 164)  (94 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (95 164)  (95 164)  routing T_2_10.sp4_v_b_19 <X> T_2_10.lc_trk_g1_3
 (24 4)  (96 164)  (96 164)  routing T_2_10.sp4_v_b_19 <X> T_2_10.lc_trk_g1_3
 (25 4)  (97 164)  (97 164)  routing T_2_10.wire_logic_cluster/lc_2/out <X> T_2_10.lc_trk_g1_2
 (27 4)  (99 164)  (99 164)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 164)  (101 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (35 4)  (107 164)  (107 164)  routing T_2_10.lc_trk_g0_4 <X> T_2_10.input_2_2
 (37 4)  (109 164)  (109 164)  LC_2 Logic Functioning bit
 (39 4)  (111 164)  (111 164)  LC_2 Logic Functioning bit
 (40 4)  (112 164)  (112 164)  LC_2 Logic Functioning bit
 (42 4)  (114 164)  (114 164)  LC_2 Logic Functioning bit
 (44 4)  (116 164)  (116 164)  LC_2 Logic Functioning bit
 (17 5)  (89 165)  (89 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (94 165)  (94 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (98 165)  (98 165)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 165)  (99 165)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 165)  (101 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 165)  (102 165)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 165)  (104 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (108 165)  (108 165)  LC_2 Logic Functioning bit
 (38 5)  (110 165)  (110 165)  LC_2 Logic Functioning bit
 (41 5)  (113 165)  (113 165)  LC_2 Logic Functioning bit
 (43 5)  (115 165)  (115 165)  LC_2 Logic Functioning bit
 (17 6)  (89 166)  (89 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 166)  (90 166)  routing T_2_10.wire_logic_cluster/lc_5/out <X> T_2_10.lc_trk_g1_5
 (21 6)  (93 166)  (93 166)  routing T_2_10.sp4_v_b_15 <X> T_2_10.lc_trk_g1_7
 (22 6)  (94 166)  (94 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (95 166)  (95 166)  routing T_2_10.sp4_v_b_15 <X> T_2_10.lc_trk_g1_7
 (26 6)  (98 166)  (98 166)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 166)  (99 166)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 166)  (100 166)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 166)  (101 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (35 6)  (107 166)  (107 166)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.input_2_3
 (37 6)  (109 166)  (109 166)  LC_3 Logic Functioning bit
 (39 6)  (111 166)  (111 166)  LC_3 Logic Functioning bit
 (40 6)  (112 166)  (112 166)  LC_3 Logic Functioning bit
 (42 6)  (114 166)  (114 166)  LC_3 Logic Functioning bit
 (44 6)  (116 166)  (116 166)  LC_3 Logic Functioning bit
 (15 7)  (87 167)  (87 167)  routing T_2_10.sp4_v_t_9 <X> T_2_10.lc_trk_g1_4
 (16 7)  (88 167)  (88 167)  routing T_2_10.sp4_v_t_9 <X> T_2_10.lc_trk_g1_4
 (17 7)  (89 167)  (89 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (93 167)  (93 167)  routing T_2_10.sp4_v_b_15 <X> T_2_10.lc_trk_g1_7
 (22 7)  (94 167)  (94 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 167)  (95 167)  routing T_2_10.sp4_h_r_6 <X> T_2_10.lc_trk_g1_6
 (24 7)  (96 167)  (96 167)  routing T_2_10.sp4_h_r_6 <X> T_2_10.lc_trk_g1_6
 (25 7)  (97 167)  (97 167)  routing T_2_10.sp4_h_r_6 <X> T_2_10.lc_trk_g1_6
 (29 7)  (101 167)  (101 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 167)  (102 167)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 167)  (104 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (106 167)  (106 167)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.input_2_3
 (36 7)  (108 167)  (108 167)  LC_3 Logic Functioning bit
 (38 7)  (110 167)  (110 167)  LC_3 Logic Functioning bit
 (41 7)  (113 167)  (113 167)  LC_3 Logic Functioning bit
 (43 7)  (115 167)  (115 167)  LC_3 Logic Functioning bit
 (22 8)  (94 168)  (94 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (99 168)  (99 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 168)  (100 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 168)  (101 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 168)  (102 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 168)  (104 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 168)  (105 168)  routing T_2_10.lc_trk_g2_3 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 168)  (107 168)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.input_2_4
 (40 8)  (112 168)  (112 168)  LC_4 Logic Functioning bit
 (41 8)  (113 168)  (113 168)  LC_4 Logic Functioning bit
 (42 8)  (114 168)  (114 168)  LC_4 Logic Functioning bit
 (43 8)  (115 168)  (115 168)  LC_4 Logic Functioning bit
 (44 8)  (116 168)  (116 168)  LC_4 Logic Functioning bit
 (21 9)  (93 169)  (93 169)  routing T_2_10.sp4_r_v_b_35 <X> T_2_10.lc_trk_g2_3
 (31 9)  (103 169)  (103 169)  routing T_2_10.lc_trk_g2_3 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 169)  (104 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (107 169)  (107 169)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.input_2_4
 (40 9)  (112 169)  (112 169)  LC_4 Logic Functioning bit
 (41 9)  (113 169)  (113 169)  LC_4 Logic Functioning bit
 (42 9)  (114 169)  (114 169)  LC_4 Logic Functioning bit
 (43 9)  (115 169)  (115 169)  LC_4 Logic Functioning bit
 (27 10)  (99 170)  (99 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 170)  (101 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 170)  (102 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (35 10)  (107 170)  (107 170)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.input_2_5
 (37 10)  (109 170)  (109 170)  LC_5 Logic Functioning bit
 (39 10)  (111 170)  (111 170)  LC_5 Logic Functioning bit
 (40 10)  (112 170)  (112 170)  LC_5 Logic Functioning bit
 (42 10)  (114 170)  (114 170)  LC_5 Logic Functioning bit
 (44 10)  (116 170)  (116 170)  LC_5 Logic Functioning bit
 (27 11)  (99 171)  (99 171)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 171)  (100 171)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 171)  (101 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 171)  (104 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (106 171)  (106 171)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.input_2_5
 (35 11)  (107 171)  (107 171)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.input_2_5
 (36 11)  (108 171)  (108 171)  LC_5 Logic Functioning bit
 (38 11)  (110 171)  (110 171)  LC_5 Logic Functioning bit
 (41 11)  (113 171)  (113 171)  LC_5 Logic Functioning bit
 (43 11)  (115 171)  (115 171)  LC_5 Logic Functioning bit
 (14 12)  (86 172)  (86 172)  routing T_2_10.bnl_op_0 <X> T_2_10.lc_trk_g3_0
 (17 12)  (89 172)  (89 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 172)  (90 172)  routing T_2_10.wire_logic_cluster/lc_1/out <X> T_2_10.lc_trk_g3_1
 (21 12)  (93 172)  (93 172)  routing T_2_10.wire_logic_cluster/lc_3/out <X> T_2_10.lc_trk_g3_3
 (22 12)  (94 172)  (94 172)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (101 172)  (101 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 172)  (102 172)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (44 12)  (116 172)  (116 172)  LC_6 Logic Functioning bit
 (14 13)  (86 173)  (86 173)  routing T_2_10.bnl_op_0 <X> T_2_10.lc_trk_g3_0
 (17 13)  (89 173)  (89 173)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (30 13)  (102 173)  (102 173)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 173)  (104 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (14 14)  (86 174)  (86 174)  routing T_2_10.wire_logic_cluster/lc_4/out <X> T_2_10.lc_trk_g3_4
 (17 14)  (89 174)  (89 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (32 14)  (104 174)  (104 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 174)  (108 174)  LC_7 Logic Functioning bit
 (37 14)  (109 174)  (109 174)  LC_7 Logic Functioning bit
 (38 14)  (110 174)  (110 174)  LC_7 Logic Functioning bit
 (39 14)  (111 174)  (111 174)  LC_7 Logic Functioning bit
 (17 15)  (89 175)  (89 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (94 175)  (94 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (36 15)  (108 175)  (108 175)  LC_7 Logic Functioning bit
 (37 15)  (109 175)  (109 175)  LC_7 Logic Functioning bit
 (38 15)  (110 175)  (110 175)  LC_7 Logic Functioning bit
 (39 15)  (111 175)  (111 175)  LC_7 Logic Functioning bit
 (46 15)  (118 175)  (118 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_5_10

 (9 2)  (231 162)  (231 162)  routing T_5_10.sp4_v_b_1 <X> T_5_10.sp4_h_l_36
 (13 3)  (235 163)  (235 163)  routing T_5_10.sp4_v_b_9 <X> T_5_10.sp4_h_l_39
 (6 5)  (228 165)  (228 165)  routing T_5_10.sp4_h_l_38 <X> T_5_10.sp4_h_r_3


LogicTile_6_10

 (5 10)  (281 170)  (281 170)  routing T_6_10.sp4_v_b_6 <X> T_6_10.sp4_h_l_43


LogicTile_9_10

 (4 4)  (446 164)  (446 164)  routing T_9_10.sp4_h_l_38 <X> T_9_10.sp4_v_b_3
 (5 5)  (447 165)  (447 165)  routing T_9_10.sp4_h_l_38 <X> T_9_10.sp4_v_b_3


IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



LogicTile_1_9

 (27 0)  (45 144)  (45 144)  routing T_1_9.lc_trk_g1_0 <X> T_1_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 144)  (47 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 144)  (50 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (55 144)  (55 144)  LC_0 Logic Functioning bit
 (39 0)  (57 144)  (57 144)  LC_0 Logic Functioning bit
 (41 0)  (59 144)  (59 144)  LC_0 Logic Functioning bit
 (43 0)  (61 144)  (61 144)  LC_0 Logic Functioning bit
 (45 0)  (63 144)  (63 144)  LC_0 Logic Functioning bit
 (37 1)  (55 145)  (55 145)  LC_0 Logic Functioning bit
 (39 1)  (57 145)  (57 145)  LC_0 Logic Functioning bit
 (41 1)  (59 145)  (59 145)  LC_0 Logic Functioning bit
 (43 1)  (61 145)  (61 145)  LC_0 Logic Functioning bit
 (49 1)  (67 145)  (67 145)  Carry_In_Mux bit 

 (2 2)  (20 146)  (20 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 147)  (18 147)  routing T_1_9.glb_netwk_1 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (14 4)  (32 148)  (32 148)  routing T_1_9.wire_logic_cluster/lc_0/out <X> T_1_9.lc_trk_g1_0
 (17 5)  (35 149)  (35 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (0 14)  (18 158)  (18 158)  routing T_1_9.glb_netwk_6 <X> T_1_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 158)  (19 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 159)  (18 159)  routing T_1_9.glb_netwk_6 <X> T_1_9.wire_logic_cluster/lc_7/s_r


LogicTile_2_9

 (14 0)  (86 144)  (86 144)  routing T_2_9.sp4_h_l_5 <X> T_2_9.lc_trk_g0_0
 (15 0)  (87 144)  (87 144)  routing T_2_9.sp4_h_l_4 <X> T_2_9.lc_trk_g0_1
 (16 0)  (88 144)  (88 144)  routing T_2_9.sp4_h_l_4 <X> T_2_9.lc_trk_g0_1
 (17 0)  (89 144)  (89 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (90 144)  (90 144)  routing T_2_9.sp4_h_l_4 <X> T_2_9.lc_trk_g0_1
 (21 0)  (93 144)  (93 144)  routing T_2_9.wire_logic_cluster/lc_3/out <X> T_2_9.lc_trk_g0_3
 (22 0)  (94 144)  (94 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (98 144)  (98 144)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 144)  (99 144)  routing T_2_9.lc_trk_g1_0 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 144)  (101 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (107 144)  (107 144)  routing T_2_9.lc_trk_g2_4 <X> T_2_9.input_2_0
 (37 0)  (109 144)  (109 144)  LC_0 Logic Functioning bit
 (39 0)  (111 144)  (111 144)  LC_0 Logic Functioning bit
 (40 0)  (112 144)  (112 144)  LC_0 Logic Functioning bit
 (42 0)  (114 144)  (114 144)  LC_0 Logic Functioning bit
 (44 0)  (116 144)  (116 144)  LC_0 Logic Functioning bit
 (14 1)  (86 145)  (86 145)  routing T_2_9.sp4_h_l_5 <X> T_2_9.lc_trk_g0_0
 (15 1)  (87 145)  (87 145)  routing T_2_9.sp4_h_l_5 <X> T_2_9.lc_trk_g0_0
 (16 1)  (88 145)  (88 145)  routing T_2_9.sp4_h_l_5 <X> T_2_9.lc_trk_g0_0
 (17 1)  (89 145)  (89 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (90 145)  (90 145)  routing T_2_9.sp4_h_l_4 <X> T_2_9.lc_trk_g0_1
 (26 1)  (98 145)  (98 145)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 145)  (99 145)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 145)  (101 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 145)  (104 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (105 145)  (105 145)  routing T_2_9.lc_trk_g2_4 <X> T_2_9.input_2_0
 (36 1)  (108 145)  (108 145)  LC_0 Logic Functioning bit
 (38 1)  (110 145)  (110 145)  LC_0 Logic Functioning bit
 (41 1)  (113 145)  (113 145)  LC_0 Logic Functioning bit
 (43 1)  (115 145)  (115 145)  LC_0 Logic Functioning bit
 (14 2)  (86 146)  (86 146)  routing T_2_9.sp4_h_l_1 <X> T_2_9.lc_trk_g0_4
 (15 2)  (87 146)  (87 146)  routing T_2_9.sp4_v_b_21 <X> T_2_9.lc_trk_g0_5
 (16 2)  (88 146)  (88 146)  routing T_2_9.sp4_v_b_21 <X> T_2_9.lc_trk_g0_5
 (17 2)  (89 146)  (89 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (94 146)  (94 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (95 146)  (95 146)  routing T_2_9.sp4_v_b_23 <X> T_2_9.lc_trk_g0_7
 (24 2)  (96 146)  (96 146)  routing T_2_9.sp4_v_b_23 <X> T_2_9.lc_trk_g0_7
 (25 2)  (97 146)  (97 146)  routing T_2_9.sp4_h_r_14 <X> T_2_9.lc_trk_g0_6
 (27 2)  (99 146)  (99 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 146)  (100 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 146)  (101 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 146)  (104 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 146)  (106 146)  routing T_2_9.lc_trk_g1_1 <X> T_2_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 146)  (107 146)  routing T_2_9.lc_trk_g3_6 <X> T_2_9.input_2_1
 (40 2)  (112 146)  (112 146)  LC_1 Logic Functioning bit
 (41 2)  (113 146)  (113 146)  LC_1 Logic Functioning bit
 (42 2)  (114 146)  (114 146)  LC_1 Logic Functioning bit
 (43 2)  (115 146)  (115 146)  LC_1 Logic Functioning bit
 (44 2)  (116 146)  (116 146)  LC_1 Logic Functioning bit
 (15 3)  (87 147)  (87 147)  routing T_2_9.sp4_h_l_1 <X> T_2_9.lc_trk_g0_4
 (16 3)  (88 147)  (88 147)  routing T_2_9.sp4_h_l_1 <X> T_2_9.lc_trk_g0_4
 (17 3)  (89 147)  (89 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (94 147)  (94 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (95 147)  (95 147)  routing T_2_9.sp4_h_r_14 <X> T_2_9.lc_trk_g0_6
 (24 3)  (96 147)  (96 147)  routing T_2_9.sp4_h_r_14 <X> T_2_9.lc_trk_g0_6
 (32 3)  (104 147)  (104 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (105 147)  (105 147)  routing T_2_9.lc_trk_g3_6 <X> T_2_9.input_2_1
 (34 3)  (106 147)  (106 147)  routing T_2_9.lc_trk_g3_6 <X> T_2_9.input_2_1
 (35 3)  (107 147)  (107 147)  routing T_2_9.lc_trk_g3_6 <X> T_2_9.input_2_1
 (40 3)  (112 147)  (112 147)  LC_1 Logic Functioning bit
 (41 3)  (113 147)  (113 147)  LC_1 Logic Functioning bit
 (42 3)  (114 147)  (114 147)  LC_1 Logic Functioning bit
 (43 3)  (115 147)  (115 147)  LC_1 Logic Functioning bit
 (14 4)  (86 148)  (86 148)  routing T_2_9.wire_logic_cluster/lc_0/out <X> T_2_9.lc_trk_g1_0
 (15 4)  (87 148)  (87 148)  routing T_2_9.sp4_v_b_17 <X> T_2_9.lc_trk_g1_1
 (16 4)  (88 148)  (88 148)  routing T_2_9.sp4_v_b_17 <X> T_2_9.lc_trk_g1_1
 (17 4)  (89 148)  (89 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (94 148)  (94 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (95 148)  (95 148)  routing T_2_9.sp4_v_b_19 <X> T_2_9.lc_trk_g1_3
 (24 4)  (96 148)  (96 148)  routing T_2_9.sp4_v_b_19 <X> T_2_9.lc_trk_g1_3
 (25 4)  (97 148)  (97 148)  routing T_2_9.wire_logic_cluster/lc_2/out <X> T_2_9.lc_trk_g1_2
 (27 4)  (99 148)  (99 148)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 148)  (101 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (35 4)  (107 148)  (107 148)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.input_2_2
 (37 4)  (109 148)  (109 148)  LC_2 Logic Functioning bit
 (39 4)  (111 148)  (111 148)  LC_2 Logic Functioning bit
 (40 4)  (112 148)  (112 148)  LC_2 Logic Functioning bit
 (42 4)  (114 148)  (114 148)  LC_2 Logic Functioning bit
 (44 4)  (116 148)  (116 148)  LC_2 Logic Functioning bit
 (17 5)  (89 149)  (89 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (94 149)  (94 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (98 149)  (98 149)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 149)  (99 149)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 149)  (101 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 149)  (102 149)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 149)  (104 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (108 149)  (108 149)  LC_2 Logic Functioning bit
 (38 5)  (110 149)  (110 149)  LC_2 Logic Functioning bit
 (41 5)  (113 149)  (113 149)  LC_2 Logic Functioning bit
 (43 5)  (115 149)  (115 149)  LC_2 Logic Functioning bit
 (17 6)  (89 150)  (89 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 150)  (90 150)  routing T_2_9.wire_logic_cluster/lc_5/out <X> T_2_9.lc_trk_g1_5
 (21 6)  (93 150)  (93 150)  routing T_2_9.sp4_v_b_15 <X> T_2_9.lc_trk_g1_7
 (22 6)  (94 150)  (94 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (95 150)  (95 150)  routing T_2_9.sp4_v_b_15 <X> T_2_9.lc_trk_g1_7
 (25 6)  (97 150)  (97 150)  routing T_2_9.wire_logic_cluster/lc_6/out <X> T_2_9.lc_trk_g1_6
 (26 6)  (98 150)  (98 150)  routing T_2_9.lc_trk_g0_5 <X> T_2_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 150)  (101 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 150)  (102 150)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (37 6)  (109 150)  (109 150)  LC_3 Logic Functioning bit
 (39 6)  (111 150)  (111 150)  LC_3 Logic Functioning bit
 (40 6)  (112 150)  (112 150)  LC_3 Logic Functioning bit
 (42 6)  (114 150)  (114 150)  LC_3 Logic Functioning bit
 (44 6)  (116 150)  (116 150)  LC_3 Logic Functioning bit
 (21 7)  (93 151)  (93 151)  routing T_2_9.sp4_v_b_15 <X> T_2_9.lc_trk_g1_7
 (22 7)  (94 151)  (94 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (101 151)  (101 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 151)  (102 151)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 151)  (104 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 151)  (107 151)  routing T_2_9.lc_trk_g0_3 <X> T_2_9.input_2_3
 (36 7)  (108 151)  (108 151)  LC_3 Logic Functioning bit
 (38 7)  (110 151)  (110 151)  LC_3 Logic Functioning bit
 (41 7)  (113 151)  (113 151)  LC_3 Logic Functioning bit
 (43 7)  (115 151)  (115 151)  LC_3 Logic Functioning bit
 (17 8)  (89 152)  (89 152)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (90 152)  (90 152)  routing T_2_9.bnl_op_1 <X> T_2_9.lc_trk_g2_1
 (27 8)  (99 152)  (99 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 152)  (100 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 152)  (101 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 152)  (102 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 152)  (103 152)  routing T_2_9.lc_trk_g0_7 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 152)  (104 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (112 152)  (112 152)  LC_4 Logic Functioning bit
 (41 8)  (113 152)  (113 152)  LC_4 Logic Functioning bit
 (42 8)  (114 152)  (114 152)  LC_4 Logic Functioning bit
 (43 8)  (115 152)  (115 152)  LC_4 Logic Functioning bit
 (44 8)  (116 152)  (116 152)  LC_4 Logic Functioning bit
 (18 9)  (90 153)  (90 153)  routing T_2_9.bnl_op_1 <X> T_2_9.lc_trk_g2_1
 (31 9)  (103 153)  (103 153)  routing T_2_9.lc_trk_g0_7 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 153)  (104 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (40 9)  (112 153)  (112 153)  LC_4 Logic Functioning bit
 (41 9)  (113 153)  (113 153)  LC_4 Logic Functioning bit
 (42 9)  (114 153)  (114 153)  LC_4 Logic Functioning bit
 (43 9)  (115 153)  (115 153)  LC_4 Logic Functioning bit
 (21 10)  (93 154)  (93 154)  routing T_2_9.wire_logic_cluster/lc_7/out <X> T_2_9.lc_trk_g2_7
 (22 10)  (94 154)  (94 154)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (99 154)  (99 154)  routing T_2_9.lc_trk_g1_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 154)  (101 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 154)  (102 154)  routing T_2_9.lc_trk_g1_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (37 10)  (109 154)  (109 154)  LC_5 Logic Functioning bit
 (39 10)  (111 154)  (111 154)  LC_5 Logic Functioning bit
 (40 10)  (112 154)  (112 154)  LC_5 Logic Functioning bit
 (42 10)  (114 154)  (114 154)  LC_5 Logic Functioning bit
 (44 10)  (116 154)  (116 154)  LC_5 Logic Functioning bit
 (17 11)  (89 155)  (89 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (99 155)  (99 155)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 155)  (100 155)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 155)  (101 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 155)  (104 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (108 155)  (108 155)  LC_5 Logic Functioning bit
 (38 11)  (110 155)  (110 155)  LC_5 Logic Functioning bit
 (41 11)  (113 155)  (113 155)  LC_5 Logic Functioning bit
 (43 11)  (115 155)  (115 155)  LC_5 Logic Functioning bit
 (14 12)  (86 156)  (86 156)  routing T_2_9.bnl_op_0 <X> T_2_9.lc_trk_g3_0
 (17 12)  (89 156)  (89 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 156)  (90 156)  routing T_2_9.wire_logic_cluster/lc_1/out <X> T_2_9.lc_trk_g3_1
 (22 12)  (94 156)  (94 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (97 156)  (97 156)  routing T_2_9.bnl_op_2 <X> T_2_9.lc_trk_g3_2
 (27 12)  (99 156)  (99 156)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 156)  (101 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 156)  (102 156)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 156)  (104 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 156)  (105 156)  routing T_2_9.lc_trk_g2_1 <X> T_2_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 156)  (107 156)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.input_2_6
 (40 12)  (112 156)  (112 156)  LC_6 Logic Functioning bit
 (41 12)  (113 156)  (113 156)  LC_6 Logic Functioning bit
 (42 12)  (114 156)  (114 156)  LC_6 Logic Functioning bit
 (43 12)  (115 156)  (115 156)  LC_6 Logic Functioning bit
 (44 12)  (116 156)  (116 156)  LC_6 Logic Functioning bit
 (14 13)  (86 157)  (86 157)  routing T_2_9.bnl_op_0 <X> T_2_9.lc_trk_g3_0
 (17 13)  (89 157)  (89 157)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (94 157)  (94 157)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (97 157)  (97 157)  routing T_2_9.bnl_op_2 <X> T_2_9.lc_trk_g3_2
 (30 13)  (102 157)  (102 157)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 157)  (104 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (105 157)  (105 157)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.input_2_6
 (34 13)  (106 157)  (106 157)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.input_2_6
 (35 13)  (107 157)  (107 157)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.input_2_6
 (40 13)  (112 157)  (112 157)  LC_6 Logic Functioning bit
 (41 13)  (113 157)  (113 157)  LC_6 Logic Functioning bit
 (42 13)  (114 157)  (114 157)  LC_6 Logic Functioning bit
 (43 13)  (115 157)  (115 157)  LC_6 Logic Functioning bit
 (14 14)  (86 158)  (86 158)  routing T_2_9.wire_logic_cluster/lc_4/out <X> T_2_9.lc_trk_g3_4
 (22 14)  (94 158)  (94 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (99 158)  (99 158)  routing T_2_9.lc_trk_g3_3 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 158)  (100 158)  routing T_2_9.lc_trk_g3_3 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 158)  (101 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (35 14)  (107 158)  (107 158)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.input_2_7
 (37 14)  (109 158)  (109 158)  LC_7 Logic Functioning bit
 (39 14)  (111 158)  (111 158)  LC_7 Logic Functioning bit
 (40 14)  (112 158)  (112 158)  LC_7 Logic Functioning bit
 (42 14)  (114 158)  (114 158)  LC_7 Logic Functioning bit
 (44 14)  (116 158)  (116 158)  LC_7 Logic Functioning bit
 (17 15)  (89 159)  (89 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (94 159)  (94 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (98 159)  (98 159)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 159)  (99 159)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 159)  (100 159)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 159)  (101 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 159)  (102 159)  routing T_2_9.lc_trk_g3_3 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 159)  (104 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 159)  (105 159)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.input_2_7
 (35 15)  (107 159)  (107 159)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.input_2_7
 (36 15)  (108 159)  (108 159)  LC_7 Logic Functioning bit
 (38 15)  (110 159)  (110 159)  LC_7 Logic Functioning bit
 (41 15)  (113 159)  (113 159)  LC_7 Logic Functioning bit
 (43 15)  (115 159)  (115 159)  LC_7 Logic Functioning bit


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_5_9

 (9 2)  (231 146)  (231 146)  routing T_5_9.sp4_v_b_1 <X> T_5_9.sp4_h_l_36
 (5 6)  (227 150)  (227 150)  routing T_5_9.sp4_v_b_3 <X> T_5_9.sp4_h_l_38
 (8 6)  (230 150)  (230 150)  routing T_5_9.sp4_v_t_47 <X> T_5_9.sp4_h_l_41
 (9 6)  (231 150)  (231 150)  routing T_5_9.sp4_v_t_47 <X> T_5_9.sp4_h_l_41
 (10 6)  (232 150)  (232 150)  routing T_5_9.sp4_v_t_47 <X> T_5_9.sp4_h_l_41
 (12 6)  (234 150)  (234 150)  routing T_5_9.sp4_v_b_5 <X> T_5_9.sp4_h_l_40
 (8 15)  (230 159)  (230 159)  routing T_5_9.sp4_v_b_7 <X> T_5_9.sp4_v_t_47
 (10 15)  (232 159)  (232 159)  routing T_5_9.sp4_v_b_7 <X> T_5_9.sp4_v_t_47


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 133)  (3 133)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (15 5)  (2 133)  (2 133)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit
 (4 14)  (13 142)  (13 142)  routing T_0_8.span4_horz_6 <X> T_0_8.lc_trk_g1_6
 (6 15)  (11 143)  (11 143)  routing T_0_8.span4_horz_6 <X> T_0_8.lc_trk_g1_6
 (7 15)  (10 143)  (10 143)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_6 lc_trk_g1_6


LogicTile_1_8

 (27 0)  (45 128)  (45 128)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 128)  (46 128)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 128)  (47 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 128)  (50 128)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 128)  (54 128)  LC_0 Logic Functioning bit
 (37 0)  (55 128)  (55 128)  LC_0 Logic Functioning bit
 (38 0)  (56 128)  (56 128)  LC_0 Logic Functioning bit
 (39 0)  (57 128)  (57 128)  LC_0 Logic Functioning bit
 (44 0)  (62 128)  (62 128)  LC_0 Logic Functioning bit
 (45 0)  (63 128)  (63 128)  LC_0 Logic Functioning bit
 (40 1)  (58 129)  (58 129)  LC_0 Logic Functioning bit
 (41 1)  (59 129)  (59 129)  LC_0 Logic Functioning bit
 (42 1)  (60 129)  (60 129)  LC_0 Logic Functioning bit
 (43 1)  (61 129)  (61 129)  LC_0 Logic Functioning bit
 (49 1)  (67 129)  (67 129)  Carry_In_Mux bit 

 (2 2)  (20 130)  (20 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (45 130)  (45 130)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 130)  (46 130)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 130)  (47 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 130)  (50 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 130)  (54 130)  LC_1 Logic Functioning bit
 (37 2)  (55 130)  (55 130)  LC_1 Logic Functioning bit
 (38 2)  (56 130)  (56 130)  LC_1 Logic Functioning bit
 (39 2)  (57 130)  (57 130)  LC_1 Logic Functioning bit
 (44 2)  (62 130)  (62 130)  LC_1 Logic Functioning bit
 (45 2)  (63 130)  (63 130)  LC_1 Logic Functioning bit
 (0 3)  (18 131)  (18 131)  routing T_1_8.glb_netwk_1 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (40 3)  (58 131)  (58 131)  LC_1 Logic Functioning bit
 (41 3)  (59 131)  (59 131)  LC_1 Logic Functioning bit
 (42 3)  (60 131)  (60 131)  LC_1 Logic Functioning bit
 (43 3)  (61 131)  (61 131)  LC_1 Logic Functioning bit
 (21 4)  (39 132)  (39 132)  routing T_1_8.wire_logic_cluster/lc_3/out <X> T_1_8.lc_trk_g1_3
 (22 4)  (40 132)  (40 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 132)  (43 132)  routing T_1_8.wire_logic_cluster/lc_2/out <X> T_1_8.lc_trk_g1_2
 (27 4)  (45 132)  (45 132)  routing T_1_8.lc_trk_g1_2 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 132)  (47 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 132)  (50 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 132)  (54 132)  LC_2 Logic Functioning bit
 (37 4)  (55 132)  (55 132)  LC_2 Logic Functioning bit
 (38 4)  (56 132)  (56 132)  LC_2 Logic Functioning bit
 (39 4)  (57 132)  (57 132)  LC_2 Logic Functioning bit
 (44 4)  (62 132)  (62 132)  LC_2 Logic Functioning bit
 (45 4)  (63 132)  (63 132)  LC_2 Logic Functioning bit
 (22 5)  (40 133)  (40 133)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 133)  (48 133)  routing T_1_8.lc_trk_g1_2 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 133)  (58 133)  LC_2 Logic Functioning bit
 (41 5)  (59 133)  (59 133)  LC_2 Logic Functioning bit
 (42 5)  (60 133)  (60 133)  LC_2 Logic Functioning bit
 (43 5)  (61 133)  (61 133)  LC_2 Logic Functioning bit
 (17 6)  (35 134)  (35 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 134)  (36 134)  routing T_1_8.wire_logic_cluster/lc_5/out <X> T_1_8.lc_trk_g1_5
 (25 6)  (43 134)  (43 134)  routing T_1_8.wire_logic_cluster/lc_6/out <X> T_1_8.lc_trk_g1_6
 (27 6)  (45 134)  (45 134)  routing T_1_8.lc_trk_g1_3 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 134)  (47 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 134)  (50 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 134)  (54 134)  LC_3 Logic Functioning bit
 (37 6)  (55 134)  (55 134)  LC_3 Logic Functioning bit
 (38 6)  (56 134)  (56 134)  LC_3 Logic Functioning bit
 (39 6)  (57 134)  (57 134)  LC_3 Logic Functioning bit
 (44 6)  (62 134)  (62 134)  LC_3 Logic Functioning bit
 (45 6)  (63 134)  (63 134)  LC_3 Logic Functioning bit
 (22 7)  (40 135)  (40 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 135)  (48 135)  routing T_1_8.lc_trk_g1_3 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 135)  (58 135)  LC_3 Logic Functioning bit
 (41 7)  (59 135)  (59 135)  LC_3 Logic Functioning bit
 (42 7)  (60 135)  (60 135)  LC_3 Logic Functioning bit
 (43 7)  (61 135)  (61 135)  LC_3 Logic Functioning bit
 (53 7)  (71 135)  (71 135)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (45 136)  (45 136)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 136)  (46 136)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 136)  (47 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 136)  (48 136)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 136)  (50 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 136)  (54 136)  LC_4 Logic Functioning bit
 (37 8)  (55 136)  (55 136)  LC_4 Logic Functioning bit
 (38 8)  (56 136)  (56 136)  LC_4 Logic Functioning bit
 (39 8)  (57 136)  (57 136)  LC_4 Logic Functioning bit
 (44 8)  (62 136)  (62 136)  LC_4 Logic Functioning bit
 (45 8)  (63 136)  (63 136)  LC_4 Logic Functioning bit
 (40 9)  (58 137)  (58 137)  LC_4 Logic Functioning bit
 (41 9)  (59 137)  (59 137)  LC_4 Logic Functioning bit
 (42 9)  (60 137)  (60 137)  LC_4 Logic Functioning bit
 (43 9)  (61 137)  (61 137)  LC_4 Logic Functioning bit
 (53 9)  (71 137)  (71 137)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (45 138)  (45 138)  routing T_1_8.lc_trk_g1_5 <X> T_1_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 138)  (47 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 138)  (48 138)  routing T_1_8.lc_trk_g1_5 <X> T_1_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 138)  (50 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 138)  (54 138)  LC_5 Logic Functioning bit
 (37 10)  (55 138)  (55 138)  LC_5 Logic Functioning bit
 (38 10)  (56 138)  (56 138)  LC_5 Logic Functioning bit
 (39 10)  (57 138)  (57 138)  LC_5 Logic Functioning bit
 (44 10)  (62 138)  (62 138)  LC_5 Logic Functioning bit
 (45 10)  (63 138)  (63 138)  LC_5 Logic Functioning bit
 (40 11)  (58 139)  (58 139)  LC_5 Logic Functioning bit
 (41 11)  (59 139)  (59 139)  LC_5 Logic Functioning bit
 (42 11)  (60 139)  (60 139)  LC_5 Logic Functioning bit
 (43 11)  (61 139)  (61 139)  LC_5 Logic Functioning bit
 (53 11)  (71 139)  (71 139)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (32 140)  (32 140)  routing T_1_8.wire_logic_cluster/lc_0/out <X> T_1_8.lc_trk_g3_0
 (17 12)  (35 140)  (35 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 140)  (36 140)  routing T_1_8.wire_logic_cluster/lc_1/out <X> T_1_8.lc_trk_g3_1
 (27 12)  (45 140)  (45 140)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 140)  (47 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 140)  (48 140)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 140)  (50 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 140)  (54 140)  LC_6 Logic Functioning bit
 (37 12)  (55 140)  (55 140)  LC_6 Logic Functioning bit
 (38 12)  (56 140)  (56 140)  LC_6 Logic Functioning bit
 (39 12)  (57 140)  (57 140)  LC_6 Logic Functioning bit
 (44 12)  (62 140)  (62 140)  LC_6 Logic Functioning bit
 (45 12)  (63 140)  (63 140)  LC_6 Logic Functioning bit
 (17 13)  (35 141)  (35 141)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (48 141)  (48 141)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 141)  (58 141)  LC_6 Logic Functioning bit
 (41 13)  (59 141)  (59 141)  LC_6 Logic Functioning bit
 (42 13)  (60 141)  (60 141)  LC_6 Logic Functioning bit
 (43 13)  (61 141)  (61 141)  LC_6 Logic Functioning bit
 (53 13)  (71 141)  (71 141)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (18 142)  (18 142)  routing T_1_8.glb_netwk_6 <X> T_1_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 142)  (19 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 142)  (32 142)  routing T_1_8.wire_logic_cluster/lc_4/out <X> T_1_8.lc_trk_g3_4
 (21 14)  (39 142)  (39 142)  routing T_1_8.wire_logic_cluster/lc_7/out <X> T_1_8.lc_trk_g3_7
 (22 14)  (40 142)  (40 142)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 142)  (45 142)  routing T_1_8.lc_trk_g3_7 <X> T_1_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 142)  (46 142)  routing T_1_8.lc_trk_g3_7 <X> T_1_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 142)  (47 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 142)  (48 142)  routing T_1_8.lc_trk_g3_7 <X> T_1_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 142)  (50 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 142)  (54 142)  LC_7 Logic Functioning bit
 (37 14)  (55 142)  (55 142)  LC_7 Logic Functioning bit
 (38 14)  (56 142)  (56 142)  LC_7 Logic Functioning bit
 (39 14)  (57 142)  (57 142)  LC_7 Logic Functioning bit
 (44 14)  (62 142)  (62 142)  LC_7 Logic Functioning bit
 (45 14)  (63 142)  (63 142)  LC_7 Logic Functioning bit
 (46 14)  (64 142)  (64 142)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (18 143)  (18 143)  routing T_1_8.glb_netwk_6 <X> T_1_8.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 143)  (35 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 143)  (48 143)  routing T_1_8.lc_trk_g3_7 <X> T_1_8.wire_logic_cluster/lc_7/in_1
 (40 15)  (58 143)  (58 143)  LC_7 Logic Functioning bit
 (41 15)  (59 143)  (59 143)  LC_7 Logic Functioning bit
 (42 15)  (60 143)  (60 143)  LC_7 Logic Functioning bit
 (43 15)  (61 143)  (61 143)  LC_7 Logic Functioning bit


LogicTile_2_8

 (15 0)  (87 128)  (87 128)  routing T_2_8.lft_op_1 <X> T_2_8.lc_trk_g0_1
 (17 0)  (89 128)  (89 128)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 128)  (90 128)  routing T_2_8.lft_op_1 <X> T_2_8.lc_trk_g0_1
 (21 0)  (93 128)  (93 128)  routing T_2_8.lft_op_3 <X> T_2_8.lc_trk_g0_3
 (22 0)  (94 128)  (94 128)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 128)  (96 128)  routing T_2_8.lft_op_3 <X> T_2_8.lc_trk_g0_3
 (14 2)  (86 130)  (86 130)  routing T_2_8.lft_op_4 <X> T_2_8.lc_trk_g0_4
 (25 2)  (97 130)  (97 130)  routing T_2_8.lft_op_6 <X> T_2_8.lc_trk_g0_6
 (27 2)  (99 130)  (99 130)  routing T_2_8.lc_trk_g1_7 <X> T_2_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 130)  (101 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 130)  (102 130)  routing T_2_8.lc_trk_g1_7 <X> T_2_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 130)  (103 130)  routing T_2_8.lc_trk_g0_6 <X> T_2_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 130)  (104 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 130)  (108 130)  LC_1 Logic Functioning bit
 (38 2)  (110 130)  (110 130)  LC_1 Logic Functioning bit
 (15 3)  (87 131)  (87 131)  routing T_2_8.lft_op_4 <X> T_2_8.lc_trk_g0_4
 (17 3)  (89 131)  (89 131)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (94 131)  (94 131)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 131)  (96 131)  routing T_2_8.lft_op_6 <X> T_2_8.lc_trk_g0_6
 (30 3)  (102 131)  (102 131)  routing T_2_8.lc_trk_g1_7 <X> T_2_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 131)  (103 131)  routing T_2_8.lc_trk_g0_6 <X> T_2_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 131)  (108 131)  LC_1 Logic Functioning bit
 (38 3)  (110 131)  (110 131)  LC_1 Logic Functioning bit
 (14 4)  (86 132)  (86 132)  routing T_2_8.lft_op_0 <X> T_2_8.lc_trk_g1_0
 (25 4)  (97 132)  (97 132)  routing T_2_8.lft_op_2 <X> T_2_8.lc_trk_g1_2
 (15 5)  (87 133)  (87 133)  routing T_2_8.lft_op_0 <X> T_2_8.lc_trk_g1_0
 (17 5)  (89 133)  (89 133)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (94 133)  (94 133)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 133)  (96 133)  routing T_2_8.lft_op_2 <X> T_2_8.lc_trk_g1_2
 (15 6)  (87 134)  (87 134)  routing T_2_8.lft_op_5 <X> T_2_8.lc_trk_g1_5
 (17 6)  (89 134)  (89 134)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (90 134)  (90 134)  routing T_2_8.lft_op_5 <X> T_2_8.lc_trk_g1_5
 (21 6)  (93 134)  (93 134)  routing T_2_8.lft_op_7 <X> T_2_8.lc_trk_g1_7
 (22 6)  (94 134)  (94 134)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (96 134)  (96 134)  routing T_2_8.lft_op_7 <X> T_2_8.lc_trk_g1_7
 (25 10)  (97 138)  (97 138)  routing T_2_8.bnl_op_6 <X> T_2_8.lc_trk_g2_6
 (27 10)  (99 138)  (99 138)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 138)  (100 138)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 138)  (101 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 138)  (102 138)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 138)  (103 138)  routing T_2_8.lc_trk_g2_6 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 138)  (104 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 138)  (105 138)  routing T_2_8.lc_trk_g2_6 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (39 10)  (111 138)  (111 138)  LC_5 Logic Functioning bit
 (40 10)  (112 138)  (112 138)  LC_5 Logic Functioning bit
 (22 11)  (94 139)  (94 139)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (97 139)  (97 139)  routing T_2_8.bnl_op_6 <X> T_2_8.lc_trk_g2_6
 (27 11)  (99 139)  (99 139)  routing T_2_8.lc_trk_g1_0 <X> T_2_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 139)  (101 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 139)  (102 139)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 139)  (103 139)  routing T_2_8.lc_trk_g2_6 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 139)  (104 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (41 11)  (113 139)  (113 139)  LC_5 Logic Functioning bit
 (17 12)  (89 140)  (89 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 140)  (90 140)  routing T_2_8.wire_logic_cluster/lc_1/out <X> T_2_8.lc_trk_g3_1
 (26 12)  (98 140)  (98 140)  routing T_2_8.lc_trk_g0_4 <X> T_2_8.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 140)  (101 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 140)  (104 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 140)  (106 140)  routing T_2_8.lc_trk_g1_2 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 140)  (108 140)  LC_6 Logic Functioning bit
 (38 12)  (110 140)  (110 140)  LC_6 Logic Functioning bit
 (41 12)  (113 140)  (113 140)  LC_6 Logic Functioning bit
 (43 12)  (115 140)  (115 140)  LC_6 Logic Functioning bit
 (50 12)  (122 140)  (122 140)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (86 141)  (86 141)  routing T_2_8.tnl_op_0 <X> T_2_8.lc_trk_g3_0
 (15 13)  (87 141)  (87 141)  routing T_2_8.tnl_op_0 <X> T_2_8.lc_trk_g3_0
 (17 13)  (89 141)  (89 141)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (29 13)  (101 141)  (101 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 141)  (102 141)  routing T_2_8.lc_trk_g0_3 <X> T_2_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 141)  (103 141)  routing T_2_8.lc_trk_g1_2 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (39 13)  (111 141)  (111 141)  LC_6 Logic Functioning bit
 (21 14)  (93 142)  (93 142)  routing T_2_8.bnl_op_7 <X> T_2_8.lc_trk_g3_7
 (22 14)  (94 142)  (94 142)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (99 142)  (99 142)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 142)  (101 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 142)  (102 142)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 142)  (104 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 142)  (105 142)  routing T_2_8.lc_trk_g3_1 <X> T_2_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 142)  (106 142)  routing T_2_8.lc_trk_g3_1 <X> T_2_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 142)  (108 142)  LC_7 Logic Functioning bit
 (38 14)  (110 142)  (110 142)  LC_7 Logic Functioning bit
 (46 14)  (118 142)  (118 142)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (122 142)  (122 142)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (93 143)  (93 143)  routing T_2_8.bnl_op_7 <X> T_2_8.lc_trk_g3_7
 (27 15)  (99 143)  (99 143)  routing T_2_8.lc_trk_g3_0 <X> T_2_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 143)  (100 143)  routing T_2_8.lc_trk_g3_0 <X> T_2_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 143)  (101 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (109 143)  (109 143)  LC_7 Logic Functioning bit


RAM_Tile_3_8

 (11 14)  (137 142)  (137 142)  routing T_3_8.sp4_h_l_43 <X> T_3_8.sp4_v_t_46


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (27 0)  (45 112)  (45 112)  routing T_1_7.lc_trk_g1_4 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 112)  (47 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 112)  (48 112)  routing T_1_7.lc_trk_g1_4 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (35 0)  (53 112)  (53 112)  routing T_1_7.lc_trk_g0_6 <X> T_1_7.input_2_0
 (44 0)  (62 112)  (62 112)  LC_0 Logic Functioning bit
 (32 1)  (50 113)  (50 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (53 113)  (53 113)  routing T_1_7.lc_trk_g0_6 <X> T_1_7.input_2_0
 (2 2)  (20 114)  (20 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (45 114)  (45 114)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 114)  (46 114)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 114)  (47 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 114)  (50 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 114)  (54 114)  LC_1 Logic Functioning bit
 (37 2)  (55 114)  (55 114)  LC_1 Logic Functioning bit
 (38 2)  (56 114)  (56 114)  LC_1 Logic Functioning bit
 (39 2)  (57 114)  (57 114)  LC_1 Logic Functioning bit
 (44 2)  (62 114)  (62 114)  LC_1 Logic Functioning bit
 (45 2)  (63 114)  (63 114)  LC_1 Logic Functioning bit
 (0 3)  (18 115)  (18 115)  routing T_1_7.glb_netwk_1 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (22 3)  (40 115)  (40 115)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 115)  (42 115)  routing T_1_7.bot_op_6 <X> T_1_7.lc_trk_g0_6
 (40 3)  (58 115)  (58 115)  LC_1 Logic Functioning bit
 (41 3)  (59 115)  (59 115)  LC_1 Logic Functioning bit
 (42 3)  (60 115)  (60 115)  LC_1 Logic Functioning bit
 (43 3)  (61 115)  (61 115)  LC_1 Logic Functioning bit
 (21 4)  (39 116)  (39 116)  routing T_1_7.wire_logic_cluster/lc_3/out <X> T_1_7.lc_trk_g1_3
 (22 4)  (40 116)  (40 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 116)  (43 116)  routing T_1_7.wire_logic_cluster/lc_2/out <X> T_1_7.lc_trk_g1_2
 (27 4)  (45 116)  (45 116)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 116)  (47 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 116)  (50 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 116)  (54 116)  LC_2 Logic Functioning bit
 (37 4)  (55 116)  (55 116)  LC_2 Logic Functioning bit
 (38 4)  (56 116)  (56 116)  LC_2 Logic Functioning bit
 (39 4)  (57 116)  (57 116)  LC_2 Logic Functioning bit
 (44 4)  (62 116)  (62 116)  LC_2 Logic Functioning bit
 (45 4)  (63 116)  (63 116)  LC_2 Logic Functioning bit
 (22 5)  (40 117)  (40 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 117)  (48 117)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 117)  (58 117)  LC_2 Logic Functioning bit
 (41 5)  (59 117)  (59 117)  LC_2 Logic Functioning bit
 (42 5)  (60 117)  (60 117)  LC_2 Logic Functioning bit
 (43 5)  (61 117)  (61 117)  LC_2 Logic Functioning bit
 (17 6)  (35 118)  (35 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 118)  (36 118)  routing T_1_7.wire_logic_cluster/lc_5/out <X> T_1_7.lc_trk_g1_5
 (25 6)  (43 118)  (43 118)  routing T_1_7.wire_logic_cluster/lc_6/out <X> T_1_7.lc_trk_g1_6
 (27 6)  (45 118)  (45 118)  routing T_1_7.lc_trk_g1_3 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 118)  (47 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 118)  (50 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 118)  (54 118)  LC_3 Logic Functioning bit
 (37 6)  (55 118)  (55 118)  LC_3 Logic Functioning bit
 (38 6)  (56 118)  (56 118)  LC_3 Logic Functioning bit
 (39 6)  (57 118)  (57 118)  LC_3 Logic Functioning bit
 (44 6)  (62 118)  (62 118)  LC_3 Logic Functioning bit
 (45 6)  (63 118)  (63 118)  LC_3 Logic Functioning bit
 (15 7)  (33 119)  (33 119)  routing T_1_7.bot_op_4 <X> T_1_7.lc_trk_g1_4
 (17 7)  (35 119)  (35 119)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (40 119)  (40 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 119)  (48 119)  routing T_1_7.lc_trk_g1_3 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 119)  (58 119)  LC_3 Logic Functioning bit
 (41 7)  (59 119)  (59 119)  LC_3 Logic Functioning bit
 (42 7)  (60 119)  (60 119)  LC_3 Logic Functioning bit
 (43 7)  (61 119)  (61 119)  LC_3 Logic Functioning bit
 (53 7)  (71 119)  (71 119)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (45 120)  (45 120)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 120)  (46 120)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 120)  (47 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 120)  (48 120)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 120)  (50 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 120)  (54 120)  LC_4 Logic Functioning bit
 (37 8)  (55 120)  (55 120)  LC_4 Logic Functioning bit
 (38 8)  (56 120)  (56 120)  LC_4 Logic Functioning bit
 (39 8)  (57 120)  (57 120)  LC_4 Logic Functioning bit
 (44 8)  (62 120)  (62 120)  LC_4 Logic Functioning bit
 (45 8)  (63 120)  (63 120)  LC_4 Logic Functioning bit
 (40 9)  (58 121)  (58 121)  LC_4 Logic Functioning bit
 (41 9)  (59 121)  (59 121)  LC_4 Logic Functioning bit
 (42 9)  (60 121)  (60 121)  LC_4 Logic Functioning bit
 (43 9)  (61 121)  (61 121)  LC_4 Logic Functioning bit
 (53 9)  (71 121)  (71 121)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (45 122)  (45 122)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 122)  (47 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 122)  (48 122)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 122)  (50 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 122)  (54 122)  LC_5 Logic Functioning bit
 (37 10)  (55 122)  (55 122)  LC_5 Logic Functioning bit
 (38 10)  (56 122)  (56 122)  LC_5 Logic Functioning bit
 (39 10)  (57 122)  (57 122)  LC_5 Logic Functioning bit
 (44 10)  (62 122)  (62 122)  LC_5 Logic Functioning bit
 (45 10)  (63 122)  (63 122)  LC_5 Logic Functioning bit
 (40 11)  (58 123)  (58 123)  LC_5 Logic Functioning bit
 (41 11)  (59 123)  (59 123)  LC_5 Logic Functioning bit
 (42 11)  (60 123)  (60 123)  LC_5 Logic Functioning bit
 (43 11)  (61 123)  (61 123)  LC_5 Logic Functioning bit
 (53 11)  (71 123)  (71 123)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (35 124)  (35 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 124)  (36 124)  routing T_1_7.wire_logic_cluster/lc_1/out <X> T_1_7.lc_trk_g3_1
 (27 12)  (45 124)  (45 124)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 124)  (47 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 124)  (48 124)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 124)  (50 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 124)  (54 124)  LC_6 Logic Functioning bit
 (37 12)  (55 124)  (55 124)  LC_6 Logic Functioning bit
 (38 12)  (56 124)  (56 124)  LC_6 Logic Functioning bit
 (39 12)  (57 124)  (57 124)  LC_6 Logic Functioning bit
 (44 12)  (62 124)  (62 124)  LC_6 Logic Functioning bit
 (45 12)  (63 124)  (63 124)  LC_6 Logic Functioning bit
 (30 13)  (48 125)  (48 125)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 125)  (58 125)  LC_6 Logic Functioning bit
 (41 13)  (59 125)  (59 125)  LC_6 Logic Functioning bit
 (42 13)  (60 125)  (60 125)  LC_6 Logic Functioning bit
 (43 13)  (61 125)  (61 125)  LC_6 Logic Functioning bit
 (53 13)  (71 125)  (71 125)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (18 126)  (18 126)  routing T_1_7.glb_netwk_6 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 126)  (19 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 126)  (32 126)  routing T_1_7.wire_logic_cluster/lc_4/out <X> T_1_7.lc_trk_g3_4
 (21 14)  (39 126)  (39 126)  routing T_1_7.wire_logic_cluster/lc_7/out <X> T_1_7.lc_trk_g3_7
 (22 14)  (40 126)  (40 126)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 126)  (45 126)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 126)  (46 126)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 126)  (47 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 126)  (48 126)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 126)  (50 126)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 126)  (54 126)  LC_7 Logic Functioning bit
 (37 14)  (55 126)  (55 126)  LC_7 Logic Functioning bit
 (38 14)  (56 126)  (56 126)  LC_7 Logic Functioning bit
 (39 14)  (57 126)  (57 126)  LC_7 Logic Functioning bit
 (44 14)  (62 126)  (62 126)  LC_7 Logic Functioning bit
 (45 14)  (63 126)  (63 126)  LC_7 Logic Functioning bit
 (0 15)  (18 127)  (18 127)  routing T_1_7.glb_netwk_6 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 127)  (35 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 127)  (48 127)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (40 15)  (58 127)  (58 127)  LC_7 Logic Functioning bit
 (41 15)  (59 127)  (59 127)  LC_7 Logic Functioning bit
 (42 15)  (60 127)  (60 127)  LC_7 Logic Functioning bit
 (43 15)  (61 127)  (61 127)  LC_7 Logic Functioning bit
 (53 15)  (71 127)  (71 127)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_7

 (4 14)  (76 126)  (76 126)  routing T_2_7.sp4_h_r_3 <X> T_2_7.sp4_v_t_44
 (6 14)  (78 126)  (78 126)  routing T_2_7.sp4_h_r_3 <X> T_2_7.sp4_v_t_44
 (11 14)  (83 126)  (83 126)  routing T_2_7.sp4_h_r_5 <X> T_2_7.sp4_v_t_46
 (13 14)  (85 126)  (85 126)  routing T_2_7.sp4_h_r_5 <X> T_2_7.sp4_v_t_46
 (5 15)  (77 127)  (77 127)  routing T_2_7.sp4_h_r_3 <X> T_2_7.sp4_v_t_44
 (12 15)  (84 127)  (84 127)  routing T_2_7.sp4_h_r_5 <X> T_2_7.sp4_v_t_46


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control

 (13 10)  (139 122)  (139 122)  routing T_3_7.sp4_h_r_8 <X> T_3_7.sp4_v_t_45
 (4 11)  (130 123)  (130 123)  routing T_3_7.sp4_h_r_10 <X> T_3_7.sp4_h_l_43
 (6 11)  (132 123)  (132 123)  routing T_3_7.sp4_h_r_10 <X> T_3_7.sp4_h_l_43
 (12 11)  (138 123)  (138 123)  routing T_3_7.sp4_h_r_8 <X> T_3_7.sp4_v_t_45
 (11 14)  (137 126)  (137 126)  routing T_3_7.sp4_h_l_43 <X> T_3_7.sp4_v_t_46


LogicTile_5_7

 (16 0)  (238 112)  (238 112)  routing T_5_7.sp4_v_b_9 <X> T_5_7.lc_trk_g0_1
 (17 0)  (239 112)  (239 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (240 112)  (240 112)  routing T_5_7.sp4_v_b_9 <X> T_5_7.lc_trk_g0_1
 (27 0)  (249 112)  (249 112)  routing T_5_7.lc_trk_g1_0 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 112)  (251 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 112)  (254 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (257 112)  (257 112)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_0
 (36 0)  (258 112)  (258 112)  LC_0 Logic Functioning bit
 (39 0)  (261 112)  (261 112)  LC_0 Logic Functioning bit
 (41 0)  (263 112)  (263 112)  LC_0 Logic Functioning bit
 (42 0)  (264 112)  (264 112)  LC_0 Logic Functioning bit
 (44 0)  (266 112)  (266 112)  LC_0 Logic Functioning bit
 (45 0)  (267 112)  (267 112)  LC_0 Logic Functioning bit
 (48 0)  (270 112)  (270 112)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (275 112)  (275 112)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (18 1)  (240 113)  (240 113)  routing T_5_7.sp4_v_b_9 <X> T_5_7.lc_trk_g0_1
 (22 1)  (244 113)  (244 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (245 113)  (245 113)  routing T_5_7.sp4_v_b_18 <X> T_5_7.lc_trk_g0_2
 (24 1)  (246 113)  (246 113)  routing T_5_7.sp4_v_b_18 <X> T_5_7.lc_trk_g0_2
 (32 1)  (254 113)  (254 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (255 113)  (255 113)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_0
 (34 1)  (256 113)  (256 113)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_0
 (35 1)  (257 113)  (257 113)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.input_2_0
 (36 1)  (258 113)  (258 113)  LC_0 Logic Functioning bit
 (39 1)  (261 113)  (261 113)  LC_0 Logic Functioning bit
 (41 1)  (263 113)  (263 113)  LC_0 Logic Functioning bit
 (42 1)  (264 113)  (264 113)  LC_0 Logic Functioning bit
 (47 1)  (269 113)  (269 113)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (271 113)  (271 113)  Carry_In_Mux bit 

 (2 2)  (224 114)  (224 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (243 114)  (243 114)  routing T_5_7.bnr_op_7 <X> T_5_7.lc_trk_g0_7
 (22 2)  (244 114)  (244 114)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (249 114)  (249 114)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 114)  (250 114)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 114)  (251 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 114)  (254 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (257 114)  (257 114)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.input_2_1
 (36 2)  (258 114)  (258 114)  LC_1 Logic Functioning bit
 (39 2)  (261 114)  (261 114)  LC_1 Logic Functioning bit
 (41 2)  (263 114)  (263 114)  LC_1 Logic Functioning bit
 (42 2)  (264 114)  (264 114)  LC_1 Logic Functioning bit
 (44 2)  (266 114)  (266 114)  LC_1 Logic Functioning bit
 (45 2)  (267 114)  (267 114)  LC_1 Logic Functioning bit
 (48 2)  (270 114)  (270 114)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (222 115)  (222 115)  routing T_5_7.glb_netwk_1 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (21 3)  (243 115)  (243 115)  routing T_5_7.bnr_op_7 <X> T_5_7.lc_trk_g0_7
 (32 3)  (254 115)  (254 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (257 115)  (257 115)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.input_2_1
 (36 3)  (258 115)  (258 115)  LC_1 Logic Functioning bit
 (39 3)  (261 115)  (261 115)  LC_1 Logic Functioning bit
 (41 3)  (263 115)  (263 115)  LC_1 Logic Functioning bit
 (42 3)  (264 115)  (264 115)  LC_1 Logic Functioning bit
 (47 3)  (269 115)  (269 115)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (236 116)  (236 116)  routing T_5_7.wire_logic_cluster/lc_0/out <X> T_5_7.lc_trk_g1_0
 (21 4)  (243 116)  (243 116)  routing T_5_7.wire_logic_cluster/lc_3/out <X> T_5_7.lc_trk_g1_3
 (22 4)  (244 116)  (244 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (249 116)  (249 116)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 116)  (250 116)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 116)  (251 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 116)  (254 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (257 116)  (257 116)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.input_2_2
 (36 4)  (258 116)  (258 116)  LC_2 Logic Functioning bit
 (39 4)  (261 116)  (261 116)  LC_2 Logic Functioning bit
 (41 4)  (263 116)  (263 116)  LC_2 Logic Functioning bit
 (42 4)  (264 116)  (264 116)  LC_2 Logic Functioning bit
 (44 4)  (266 116)  (266 116)  LC_2 Logic Functioning bit
 (45 4)  (267 116)  (267 116)  LC_2 Logic Functioning bit
 (53 4)  (275 116)  (275 116)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (239 117)  (239 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (30 5)  (252 117)  (252 117)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 117)  (254 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (256 117)  (256 117)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.input_2_2
 (35 5)  (257 117)  (257 117)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.input_2_2
 (36 5)  (258 117)  (258 117)  LC_2 Logic Functioning bit
 (39 5)  (261 117)  (261 117)  LC_2 Logic Functioning bit
 (41 5)  (263 117)  (263 117)  LC_2 Logic Functioning bit
 (42 5)  (264 117)  (264 117)  LC_2 Logic Functioning bit
 (51 5)  (273 117)  (273 117)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (236 118)  (236 118)  routing T_5_7.wire_logic_cluster/lc_4/out <X> T_5_7.lc_trk_g1_4
 (16 6)  (238 118)  (238 118)  routing T_5_7.sp4_v_b_5 <X> T_5_7.lc_trk_g1_5
 (17 6)  (239 118)  (239 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (240 118)  (240 118)  routing T_5_7.sp4_v_b_5 <X> T_5_7.lc_trk_g1_5
 (21 6)  (243 118)  (243 118)  routing T_5_7.wire_logic_cluster/lc_7/out <X> T_5_7.lc_trk_g1_7
 (22 6)  (244 118)  (244 118)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (249 118)  (249 118)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 118)  (251 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 118)  (254 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (257 118)  (257 118)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_3
 (36 6)  (258 118)  (258 118)  LC_3 Logic Functioning bit
 (39 6)  (261 118)  (261 118)  LC_3 Logic Functioning bit
 (41 6)  (263 118)  (263 118)  LC_3 Logic Functioning bit
 (42 6)  (264 118)  (264 118)  LC_3 Logic Functioning bit
 (44 6)  (266 118)  (266 118)  LC_3 Logic Functioning bit
 (45 6)  (267 118)  (267 118)  LC_3 Logic Functioning bit
 (17 7)  (239 119)  (239 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (252 119)  (252 119)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 119)  (254 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (255 119)  (255 119)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_3
 (34 7)  (256 119)  (256 119)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_3
 (35 7)  (257 119)  (257 119)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_3
 (36 7)  (258 119)  (258 119)  LC_3 Logic Functioning bit
 (39 7)  (261 119)  (261 119)  LC_3 Logic Functioning bit
 (41 7)  (263 119)  (263 119)  LC_3 Logic Functioning bit
 (42 7)  (264 119)  (264 119)  LC_3 Logic Functioning bit
 (47 7)  (269 119)  (269 119)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (249 120)  (249 120)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 120)  (251 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 120)  (252 120)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 120)  (254 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (257 120)  (257 120)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.input_2_4
 (36 8)  (258 120)  (258 120)  LC_4 Logic Functioning bit
 (39 8)  (261 120)  (261 120)  LC_4 Logic Functioning bit
 (41 8)  (263 120)  (263 120)  LC_4 Logic Functioning bit
 (42 8)  (264 120)  (264 120)  LC_4 Logic Functioning bit
 (44 8)  (266 120)  (266 120)  LC_4 Logic Functioning bit
 (45 8)  (267 120)  (267 120)  LC_4 Logic Functioning bit
 (32 9)  (254 121)  (254 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (256 121)  (256 121)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.input_2_4
 (36 9)  (258 121)  (258 121)  LC_4 Logic Functioning bit
 (39 9)  (261 121)  (261 121)  LC_4 Logic Functioning bit
 (41 9)  (263 121)  (263 121)  LC_4 Logic Functioning bit
 (42 9)  (264 121)  (264 121)  LC_4 Logic Functioning bit
 (47 9)  (269 121)  (269 121)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (52 9)  (274 121)  (274 121)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (25 10)  (247 122)  (247 122)  routing T_5_7.wire_logic_cluster/lc_6/out <X> T_5_7.lc_trk_g2_6
 (27 10)  (249 122)  (249 122)  routing T_5_7.lc_trk_g3_5 <X> T_5_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (250 122)  (250 122)  routing T_5_7.lc_trk_g3_5 <X> T_5_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 122)  (251 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 122)  (252 122)  routing T_5_7.lc_trk_g3_5 <X> T_5_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 122)  (254 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (258 122)  (258 122)  LC_5 Logic Functioning bit
 (39 10)  (261 122)  (261 122)  LC_5 Logic Functioning bit
 (41 10)  (263 122)  (263 122)  LC_5 Logic Functioning bit
 (42 10)  (264 122)  (264 122)  LC_5 Logic Functioning bit
 (44 10)  (266 122)  (266 122)  LC_5 Logic Functioning bit
 (45 10)  (267 122)  (267 122)  LC_5 Logic Functioning bit
 (53 10)  (275 122)  (275 122)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (244 123)  (244 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (254 123)  (254 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (258 123)  (258 123)  LC_5 Logic Functioning bit
 (39 11)  (261 123)  (261 123)  LC_5 Logic Functioning bit
 (41 11)  (263 123)  (263 123)  LC_5 Logic Functioning bit
 (42 11)  (264 123)  (264 123)  LC_5 Logic Functioning bit
 (52 11)  (274 123)  (274 123)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (275 123)  (275 123)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (239 124)  (239 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (240 124)  (240 124)  routing T_5_7.wire_logic_cluster/lc_1/out <X> T_5_7.lc_trk_g3_1
 (25 12)  (247 124)  (247 124)  routing T_5_7.wire_logic_cluster/lc_2/out <X> T_5_7.lc_trk_g3_2
 (26 12)  (248 124)  (248 124)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (249 124)  (249 124)  routing T_5_7.lc_trk_g3_0 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (250 124)  (250 124)  routing T_5_7.lc_trk_g3_0 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 124)  (251 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 124)  (254 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (258 124)  (258 124)  LC_6 Logic Functioning bit
 (37 12)  (259 124)  (259 124)  LC_6 Logic Functioning bit
 (39 12)  (261 124)  (261 124)  LC_6 Logic Functioning bit
 (41 12)  (263 124)  (263 124)  LC_6 Logic Functioning bit
 (45 12)  (267 124)  (267 124)  LC_6 Logic Functioning bit
 (51 12)  (273 124)  (273 124)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (239 125)  (239 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (244 125)  (244 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (248 125)  (248 125)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 125)  (250 125)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 125)  (251 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (254 125)  (254 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (257 125)  (257 125)  routing T_5_7.lc_trk_g0_2 <X> T_5_7.input_2_6
 (38 13)  (260 125)  (260 125)  LC_6 Logic Functioning bit
 (40 13)  (262 125)  (262 125)  LC_6 Logic Functioning bit
 (42 13)  (264 125)  (264 125)  LC_6 Logic Functioning bit
 (43 13)  (265 125)  (265 125)  LC_6 Logic Functioning bit
 (52 13)  (274 125)  (274 125)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (239 126)  (239 126)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (240 126)  (240 126)  routing T_5_7.wire_logic_cluster/lc_5/out <X> T_5_7.lc_trk_g3_5
 (21 14)  (243 126)  (243 126)  routing T_5_7.bnl_op_7 <X> T_5_7.lc_trk_g3_7
 (22 14)  (244 126)  (244 126)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (247 126)  (247 126)  routing T_5_7.rgt_op_6 <X> T_5_7.lc_trk_g3_6
 (32 14)  (254 126)  (254 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (258 126)  (258 126)  LC_7 Logic Functioning bit
 (38 14)  (260 126)  (260 126)  LC_7 Logic Functioning bit
 (21 15)  (243 127)  (243 127)  routing T_5_7.bnl_op_7 <X> T_5_7.lc_trk_g3_7
 (22 15)  (244 127)  (244 127)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (246 127)  (246 127)  routing T_5_7.rgt_op_6 <X> T_5_7.lc_trk_g3_6
 (27 15)  (249 127)  (249 127)  routing T_5_7.lc_trk_g3_0 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 127)  (250 127)  routing T_5_7.lc_trk_g3_0 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 127)  (251 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 127)  (253 127)  routing T_5_7.lc_trk_g0_2 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (37 15)  (259 127)  (259 127)  LC_7 Logic Functioning bit
 (39 15)  (261 127)  (261 127)  LC_7 Logic Functioning bit


LogicTile_6_7

 (22 4)  (298 116)  (298 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (299 116)  (299 116)  routing T_6_7.sp4_v_b_19 <X> T_6_7.lc_trk_g1_3
 (24 4)  (300 116)  (300 116)  routing T_6_7.sp4_v_b_19 <X> T_6_7.lc_trk_g1_3
 (15 5)  (291 117)  (291 117)  routing T_6_7.sp4_v_t_5 <X> T_6_7.lc_trk_g1_0
 (16 5)  (292 117)  (292 117)  routing T_6_7.sp4_v_t_5 <X> T_6_7.lc_trk_g1_0
 (17 5)  (293 117)  (293 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 12)  (303 124)  (303 124)  routing T_6_7.lc_trk_g1_0 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 124)  (305 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (36 12)  (312 124)  (312 124)  LC_6 Logic Functioning bit
 (38 12)  (314 124)  (314 124)  LC_6 Logic Functioning bit
 (41 12)  (317 124)  (317 124)  LC_6 Logic Functioning bit
 (43 12)  (319 124)  (319 124)  LC_6 Logic Functioning bit
 (26 13)  (302 125)  (302 125)  routing T_6_7.lc_trk_g1_3 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (303 125)  (303 125)  routing T_6_7.lc_trk_g1_3 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 125)  (305 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_1_6

 (2 2)  (20 98)  (20 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 99)  (18 99)  routing T_1_6.glb_netwk_1 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (14 6)  (32 102)  (32 102)  routing T_1_6.wire_logic_cluster/lc_4/out <X> T_1_6.lc_trk_g1_4
 (17 7)  (35 103)  (35 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (45 104)  (45 104)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 104)  (46 104)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 104)  (47 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 104)  (48 104)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 104)  (49 104)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 104)  (50 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 104)  (52 104)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 104)  (54 104)  LC_4 Logic Functioning bit
 (39 8)  (57 104)  (57 104)  LC_4 Logic Functioning bit
 (41 8)  (59 104)  (59 104)  LC_4 Logic Functioning bit
 (42 8)  (60 104)  (60 104)  LC_4 Logic Functioning bit
 (45 8)  (63 104)  (63 104)  LC_4 Logic Functioning bit
 (30 9)  (48 105)  (48 105)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 105)  (54 105)  LC_4 Logic Functioning bit
 (39 9)  (57 105)  (57 105)  LC_4 Logic Functioning bit
 (41 9)  (59 105)  (59 105)  LC_4 Logic Functioning bit
 (42 9)  (60 105)  (60 105)  LC_4 Logic Functioning bit
 (31 12)  (49 108)  (49 108)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 108)  (50 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 108)  (51 108)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 108)  (52 108)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 108)  (58 108)  LC_6 Logic Functioning bit
 (41 12)  (59 108)  (59 108)  LC_6 Logic Functioning bit
 (42 12)  (60 108)  (60 108)  LC_6 Logic Functioning bit
 (43 12)  (61 108)  (61 108)  LC_6 Logic Functioning bit
 (45 12)  (63 108)  (63 108)  LC_6 Logic Functioning bit
 (31 13)  (49 109)  (49 109)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (40 13)  (58 109)  (58 109)  LC_6 Logic Functioning bit
 (41 13)  (59 109)  (59 109)  LC_6 Logic Functioning bit
 (42 13)  (60 109)  (60 109)  LC_6 Logic Functioning bit
 (43 13)  (61 109)  (61 109)  LC_6 Logic Functioning bit
 (0 14)  (18 110)  (18 110)  routing T_1_6.glb_netwk_6 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 110)  (19 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (43 110)  (43 110)  routing T_1_6.wire_logic_cluster/lc_6/out <X> T_1_6.lc_trk_g3_6
 (0 15)  (18 111)  (18 111)  routing T_1_6.glb_netwk_6 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 111)  (40 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_3_6

 (8 3)  (134 99)  (134 99)  routing T_3_6.sp4_h_r_1 <X> T_3_6.sp4_v_t_36
 (9 3)  (135 99)  (135 99)  routing T_3_6.sp4_h_r_1 <X> T_3_6.sp4_v_t_36
 (4 10)  (130 106)  (130 106)  routing T_3_6.sp4_h_r_6 <X> T_3_6.sp4_v_t_43
 (4 11)  (130 107)  (130 107)  routing T_3_6.sp4_h_r_10 <X> T_3_6.sp4_h_l_43
 (5 11)  (131 107)  (131 107)  routing T_3_6.sp4_h_r_6 <X> T_3_6.sp4_v_t_43
 (6 11)  (132 107)  (132 107)  routing T_3_6.sp4_h_r_10 <X> T_3_6.sp4_h_l_43
 (11 14)  (137 110)  (137 110)  routing T_3_6.sp4_h_l_43 <X> T_3_6.sp4_v_t_46
 (8 15)  (134 111)  (134 111)  routing T_3_6.sp4_h_r_4 <X> T_3_6.sp4_v_t_47
 (9 15)  (135 111)  (135 111)  routing T_3_6.sp4_h_r_4 <X> T_3_6.sp4_v_t_47
 (10 15)  (136 111)  (136 111)  routing T_3_6.sp4_h_r_4 <X> T_3_6.sp4_v_t_47


LogicTile_4_6

 (17 2)  (185 98)  (185 98)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (186 98)  (186 98)  routing T_4_6.wire_logic_cluster/lc_5/out <X> T_4_6.lc_trk_g0_5
 (26 2)  (194 98)  (194 98)  routing T_4_6.lc_trk_g0_5 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (29 2)  (197 98)  (197 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 98)  (198 98)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 98)  (200 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 98)  (202 98)  routing T_4_6.lc_trk_g1_1 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 98)  (204 98)  LC_1 Logic Functioning bit
 (37 2)  (205 98)  (205 98)  LC_1 Logic Functioning bit
 (38 2)  (206 98)  (206 98)  LC_1 Logic Functioning bit
 (39 2)  (207 98)  (207 98)  LC_1 Logic Functioning bit
 (22 3)  (190 99)  (190 99)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (192 99)  (192 99)  routing T_4_6.bot_op_6 <X> T_4_6.lc_trk_g0_6
 (29 3)  (197 99)  (197 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 99)  (198 99)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (200 99)  (200 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (201 99)  (201 99)  routing T_4_6.lc_trk_g2_1 <X> T_4_6.input_2_1
 (36 3)  (204 99)  (204 99)  LC_1 Logic Functioning bit
 (38 3)  (206 99)  (206 99)  LC_1 Logic Functioning bit
 (17 4)  (185 100)  (185 100)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (186 100)  (186 100)  routing T_4_6.bnr_op_1 <X> T_4_6.lc_trk_g1_1
 (18 5)  (186 101)  (186 101)  routing T_4_6.bnr_op_1 <X> T_4_6.lc_trk_g1_1
 (22 7)  (190 103)  (190 103)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (192 103)  (192 103)  routing T_4_6.bot_op_6 <X> T_4_6.lc_trk_g1_6
 (15 8)  (183 104)  (183 104)  routing T_4_6.rgt_op_1 <X> T_4_6.lc_trk_g2_1
 (17 8)  (185 104)  (185 104)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (186 104)  (186 104)  routing T_4_6.rgt_op_1 <X> T_4_6.lc_trk_g2_1
 (29 8)  (197 104)  (197 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 104)  (198 104)  routing T_4_6.lc_trk_g0_5 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (199 104)  (199 104)  routing T_4_6.lc_trk_g2_5 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 104)  (200 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 104)  (201 104)  routing T_4_6.lc_trk_g2_5 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (35 8)  (203 104)  (203 104)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.input_2_4
 (36 8)  (204 104)  (204 104)  LC_4 Logic Functioning bit
 (43 8)  (211 104)  (211 104)  LC_4 Logic Functioning bit
 (22 9)  (190 105)  (190 105)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (192 105)  (192 105)  routing T_4_6.tnr_op_2 <X> T_4_6.lc_trk_g2_2
 (27 9)  (195 105)  (195 105)  routing T_4_6.lc_trk_g1_1 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 105)  (197 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (200 105)  (200 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (203 105)  (203 105)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.input_2_4
 (37 9)  (205 105)  (205 105)  LC_4 Logic Functioning bit
 (39 9)  (207 105)  (207 105)  LC_4 Logic Functioning bit
 (40 9)  (208 105)  (208 105)  LC_4 Logic Functioning bit
 (42 9)  (210 105)  (210 105)  LC_4 Logic Functioning bit
 (15 10)  (183 106)  (183 106)  routing T_4_6.rgt_op_5 <X> T_4_6.lc_trk_g2_5
 (17 10)  (185 106)  (185 106)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (186 106)  (186 106)  routing T_4_6.rgt_op_5 <X> T_4_6.lc_trk_g2_5
 (22 10)  (190 106)  (190 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (194 106)  (194 106)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (27 10)  (195 106)  (195 106)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 106)  (196 106)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 106)  (197 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 106)  (200 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 106)  (201 106)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 106)  (204 106)  LC_5 Logic Functioning bit
 (38 10)  (206 106)  (206 106)  LC_5 Logic Functioning bit
 (26 11)  (194 107)  (194 107)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 107)  (196 107)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 107)  (197 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 107)  (198 107)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 107)  (199 107)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (22 12)  (190 108)  (190 108)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (192 108)  (192 108)  routing T_4_6.tnr_op_3 <X> T_4_6.lc_trk_g3_3
 (27 12)  (195 108)  (195 108)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 108)  (197 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 108)  (198 108)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (199 108)  (199 108)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 108)  (200 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 108)  (201 108)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 108)  (202 108)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 108)  (204 108)  LC_6 Logic Functioning bit
 (38 12)  (206 108)  (206 108)  LC_6 Logic Functioning bit
 (41 12)  (209 108)  (209 108)  LC_6 Logic Functioning bit
 (43 12)  (211 108)  (211 108)  LC_6 Logic Functioning bit
 (50 12)  (218 108)  (218 108)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (183 109)  (183 109)  routing T_4_6.tnr_op_0 <X> T_4_6.lc_trk_g3_0
 (17 13)  (185 109)  (185 109)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (27 13)  (195 109)  (195 109)  routing T_4_6.lc_trk_g1_1 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 109)  (197 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 109)  (198 109)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (39 13)  (207 109)  (207 109)  LC_6 Logic Functioning bit
 (40 13)  (208 109)  (208 109)  LC_6 Logic Functioning bit
 (53 13)  (221 109)  (221 109)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (182 110)  (182 110)  routing T_4_6.rgt_op_4 <X> T_4_6.lc_trk_g3_4
 (26 14)  (194 110)  (194 110)  routing T_4_6.lc_trk_g0_5 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (29 14)  (197 110)  (197 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 110)  (198 110)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 110)  (200 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 110)  (202 110)  routing T_4_6.lc_trk_g1_1 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 110)  (204 110)  LC_7 Logic Functioning bit
 (37 14)  (205 110)  (205 110)  LC_7 Logic Functioning bit
 (38 14)  (206 110)  (206 110)  LC_7 Logic Functioning bit
 (39 14)  (207 110)  (207 110)  LC_7 Logic Functioning bit
 (15 15)  (183 111)  (183 111)  routing T_4_6.rgt_op_4 <X> T_4_6.lc_trk_g3_4
 (17 15)  (185 111)  (185 111)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (29 15)  (197 111)  (197 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 111)  (198 111)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (32 15)  (200 111)  (200 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (201 111)  (201 111)  routing T_4_6.lc_trk_g3_0 <X> T_4_6.input_2_7
 (34 15)  (202 111)  (202 111)  routing T_4_6.lc_trk_g3_0 <X> T_4_6.input_2_7
 (36 15)  (204 111)  (204 111)  LC_7 Logic Functioning bit
 (38 15)  (206 111)  (206 111)  LC_7 Logic Functioning bit


LogicTile_5_6

 (15 0)  (237 96)  (237 96)  routing T_5_6.lft_op_1 <X> T_5_6.lc_trk_g0_1
 (17 0)  (239 96)  (239 96)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (240 96)  (240 96)  routing T_5_6.lft_op_1 <X> T_5_6.lc_trk_g0_1
 (25 0)  (247 96)  (247 96)  routing T_5_6.wire_logic_cluster/lc_2/out <X> T_5_6.lc_trk_g0_2
 (27 0)  (249 96)  (249 96)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 96)  (250 96)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 96)  (251 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (257 96)  (257 96)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.input_2_0
 (44 0)  (266 96)  (266 96)  LC_0 Logic Functioning bit
 (22 1)  (244 97)  (244 97)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (252 97)  (252 97)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 97)  (254 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (257 97)  (257 97)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.input_2_0
 (2 2)  (224 98)  (224 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (17 2)  (239 98)  (239 98)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (240 98)  (240 98)  routing T_5_6.bnr_op_5 <X> T_5_6.lc_trk_g0_5
 (22 2)  (244 98)  (244 98)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (246 98)  (246 98)  routing T_5_6.bot_op_7 <X> T_5_6.lc_trk_g0_7
 (27 2)  (249 98)  (249 98)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 98)  (250 98)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 98)  (251 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 98)  (254 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (258 98)  (258 98)  LC_1 Logic Functioning bit
 (39 2)  (261 98)  (261 98)  LC_1 Logic Functioning bit
 (41 2)  (263 98)  (263 98)  LC_1 Logic Functioning bit
 (42 2)  (264 98)  (264 98)  LC_1 Logic Functioning bit
 (44 2)  (266 98)  (266 98)  LC_1 Logic Functioning bit
 (45 2)  (267 98)  (267 98)  LC_1 Logic Functioning bit
 (0 3)  (222 99)  (222 99)  routing T_5_6.glb_netwk_1 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (18 3)  (240 99)  (240 99)  routing T_5_6.bnr_op_5 <X> T_5_6.lc_trk_g0_5
 (22 3)  (244 99)  (244 99)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (246 99)  (246 99)  routing T_5_6.bot_op_6 <X> T_5_6.lc_trk_g0_6
 (32 3)  (254 99)  (254 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (258 99)  (258 99)  LC_1 Logic Functioning bit
 (39 3)  (261 99)  (261 99)  LC_1 Logic Functioning bit
 (41 3)  (263 99)  (263 99)  LC_1 Logic Functioning bit
 (42 3)  (264 99)  (264 99)  LC_1 Logic Functioning bit
 (47 3)  (269 99)  (269 99)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (243 100)  (243 100)  routing T_5_6.wire_logic_cluster/lc_3/out <X> T_5_6.lc_trk_g1_3
 (22 4)  (244 100)  (244 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (250 100)  (250 100)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 100)  (251 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 100)  (252 100)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 100)  (254 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (258 100)  (258 100)  LC_2 Logic Functioning bit
 (39 4)  (261 100)  (261 100)  LC_2 Logic Functioning bit
 (41 4)  (263 100)  (263 100)  LC_2 Logic Functioning bit
 (42 4)  (264 100)  (264 100)  LC_2 Logic Functioning bit
 (44 4)  (266 100)  (266 100)  LC_2 Logic Functioning bit
 (45 4)  (267 100)  (267 100)  LC_2 Logic Functioning bit
 (30 5)  (252 101)  (252 101)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 101)  (254 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (257 101)  (257 101)  routing T_5_6.lc_trk_g0_2 <X> T_5_6.input_2_2
 (36 5)  (258 101)  (258 101)  LC_2 Logic Functioning bit
 (39 5)  (261 101)  (261 101)  LC_2 Logic Functioning bit
 (41 5)  (263 101)  (263 101)  LC_2 Logic Functioning bit
 (42 5)  (264 101)  (264 101)  LC_2 Logic Functioning bit
 (51 5)  (273 101)  (273 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (236 102)  (236 102)  routing T_5_6.lft_op_4 <X> T_5_6.lc_trk_g1_4
 (17 6)  (239 102)  (239 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 102)  (240 102)  routing T_5_6.wire_logic_cluster/lc_5/out <X> T_5_6.lc_trk_g1_5
 (21 6)  (243 102)  (243 102)  routing T_5_6.wire_logic_cluster/lc_7/out <X> T_5_6.lc_trk_g1_7
 (22 6)  (244 102)  (244 102)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (249 102)  (249 102)  routing T_5_6.lc_trk_g1_3 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 102)  (251 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 102)  (254 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (257 102)  (257 102)  routing T_5_6.lc_trk_g0_5 <X> T_5_6.input_2_3
 (36 6)  (258 102)  (258 102)  LC_3 Logic Functioning bit
 (39 6)  (261 102)  (261 102)  LC_3 Logic Functioning bit
 (41 6)  (263 102)  (263 102)  LC_3 Logic Functioning bit
 (42 6)  (264 102)  (264 102)  LC_3 Logic Functioning bit
 (44 6)  (266 102)  (266 102)  LC_3 Logic Functioning bit
 (45 6)  (267 102)  (267 102)  LC_3 Logic Functioning bit
 (15 7)  (237 103)  (237 103)  routing T_5_6.lft_op_4 <X> T_5_6.lc_trk_g1_4
 (17 7)  (239 103)  (239 103)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (30 7)  (252 103)  (252 103)  routing T_5_6.lc_trk_g1_3 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 103)  (254 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (258 103)  (258 103)  LC_3 Logic Functioning bit
 (39 7)  (261 103)  (261 103)  LC_3 Logic Functioning bit
 (41 7)  (263 103)  (263 103)  LC_3 Logic Functioning bit
 (42 7)  (264 103)  (264 103)  LC_3 Logic Functioning bit
 (51 7)  (273 103)  (273 103)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (239 104)  (239 104)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (240 104)  (240 104)  routing T_5_6.bnl_op_1 <X> T_5_6.lc_trk_g2_1
 (27 8)  (249 104)  (249 104)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 104)  (250 104)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 104)  (251 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 104)  (252 104)  routing T_5_6.lc_trk_g3_4 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 104)  (254 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (257 104)  (257 104)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.input_2_4
 (36 8)  (258 104)  (258 104)  LC_4 Logic Functioning bit
 (39 8)  (261 104)  (261 104)  LC_4 Logic Functioning bit
 (41 8)  (263 104)  (263 104)  LC_4 Logic Functioning bit
 (42 8)  (264 104)  (264 104)  LC_4 Logic Functioning bit
 (44 8)  (266 104)  (266 104)  LC_4 Logic Functioning bit
 (45 8)  (267 104)  (267 104)  LC_4 Logic Functioning bit
 (51 8)  (273 104)  (273 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (240 105)  (240 105)  routing T_5_6.bnl_op_1 <X> T_5_6.lc_trk_g2_1
 (32 9)  (254 105)  (254 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (255 105)  (255 105)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.input_2_4
 (34 9)  (256 105)  (256 105)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.input_2_4
 (36 9)  (258 105)  (258 105)  LC_4 Logic Functioning bit
 (39 9)  (261 105)  (261 105)  LC_4 Logic Functioning bit
 (41 9)  (263 105)  (263 105)  LC_4 Logic Functioning bit
 (42 9)  (264 105)  (264 105)  LC_4 Logic Functioning bit
 (21 10)  (243 106)  (243 106)  routing T_5_6.bnl_op_7 <X> T_5_6.lc_trk_g2_7
 (22 10)  (244 106)  (244 106)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (247 106)  (247 106)  routing T_5_6.wire_logic_cluster/lc_6/out <X> T_5_6.lc_trk_g2_6
 (27 10)  (249 106)  (249 106)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 106)  (251 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 106)  (252 106)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 106)  (254 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (257 106)  (257 106)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.input_2_5
 (36 10)  (258 106)  (258 106)  LC_5 Logic Functioning bit
 (39 10)  (261 106)  (261 106)  LC_5 Logic Functioning bit
 (41 10)  (263 106)  (263 106)  LC_5 Logic Functioning bit
 (42 10)  (264 106)  (264 106)  LC_5 Logic Functioning bit
 (44 10)  (266 106)  (266 106)  LC_5 Logic Functioning bit
 (45 10)  (267 106)  (267 106)  LC_5 Logic Functioning bit
 (51 10)  (273 106)  (273 106)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (243 107)  (243 107)  routing T_5_6.bnl_op_7 <X> T_5_6.lc_trk_g2_7
 (22 11)  (244 107)  (244 107)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (254 107)  (254 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (256 107)  (256 107)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.input_2_5
 (36 11)  (258 107)  (258 107)  LC_5 Logic Functioning bit
 (39 11)  (261 107)  (261 107)  LC_5 Logic Functioning bit
 (41 11)  (263 107)  (263 107)  LC_5 Logic Functioning bit
 (42 11)  (264 107)  (264 107)  LC_5 Logic Functioning bit
 (17 12)  (239 108)  (239 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (240 108)  (240 108)  routing T_5_6.wire_logic_cluster/lc_1/out <X> T_5_6.lc_trk_g3_1
 (25 12)  (247 108)  (247 108)  routing T_5_6.rgt_op_2 <X> T_5_6.lc_trk_g3_2
 (28 12)  (250 108)  (250 108)  routing T_5_6.lc_trk_g2_1 <X> T_5_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 108)  (251 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 108)  (254 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (257 108)  (257 108)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.input_2_6
 (36 12)  (258 108)  (258 108)  LC_6 Logic Functioning bit
 (39 12)  (261 108)  (261 108)  LC_6 Logic Functioning bit
 (41 12)  (263 108)  (263 108)  LC_6 Logic Functioning bit
 (42 12)  (264 108)  (264 108)  LC_6 Logic Functioning bit
 (44 12)  (266 108)  (266 108)  LC_6 Logic Functioning bit
 (45 12)  (267 108)  (267 108)  LC_6 Logic Functioning bit
 (46 12)  (268 108)  (268 108)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (244 109)  (244 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (246 109)  (246 109)  routing T_5_6.rgt_op_2 <X> T_5_6.lc_trk_g3_2
 (32 13)  (254 109)  (254 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (255 109)  (255 109)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.input_2_6
 (35 13)  (257 109)  (257 109)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.input_2_6
 (36 13)  (258 109)  (258 109)  LC_6 Logic Functioning bit
 (39 13)  (261 109)  (261 109)  LC_6 Logic Functioning bit
 (41 13)  (263 109)  (263 109)  LC_6 Logic Functioning bit
 (42 13)  (264 109)  (264 109)  LC_6 Logic Functioning bit
 (14 14)  (236 110)  (236 110)  routing T_5_6.wire_logic_cluster/lc_4/out <X> T_5_6.lc_trk_g3_4
 (15 14)  (237 110)  (237 110)  routing T_5_6.sp4_v_t_32 <X> T_5_6.lc_trk_g3_5
 (16 14)  (238 110)  (238 110)  routing T_5_6.sp4_v_t_32 <X> T_5_6.lc_trk_g3_5
 (17 14)  (239 110)  (239 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (249 110)  (249 110)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 110)  (251 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 110)  (252 110)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 110)  (254 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (257 110)  (257 110)  routing T_5_6.lc_trk_g0_7 <X> T_5_6.input_2_7
 (36 14)  (258 110)  (258 110)  LC_7 Logic Functioning bit
 (39 14)  (261 110)  (261 110)  LC_7 Logic Functioning bit
 (41 14)  (263 110)  (263 110)  LC_7 Logic Functioning bit
 (42 14)  (264 110)  (264 110)  LC_7 Logic Functioning bit
 (44 14)  (266 110)  (266 110)  LC_7 Logic Functioning bit
 (45 14)  (267 110)  (267 110)  LC_7 Logic Functioning bit
 (46 14)  (268 110)  (268 110)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (239 111)  (239 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (252 111)  (252 111)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (32 15)  (254 111)  (254 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (257 111)  (257 111)  routing T_5_6.lc_trk_g0_7 <X> T_5_6.input_2_7
 (36 15)  (258 111)  (258 111)  LC_7 Logic Functioning bit
 (39 15)  (261 111)  (261 111)  LC_7 Logic Functioning bit
 (41 15)  (263 111)  (263 111)  LC_7 Logic Functioning bit
 (42 15)  (264 111)  (264 111)  LC_7 Logic Functioning bit


LogicTile_6_6

 (21 0)  (297 96)  (297 96)  routing T_6_6.lft_op_3 <X> T_6_6.lc_trk_g0_3
 (22 0)  (298 96)  (298 96)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (300 96)  (300 96)  routing T_6_6.lft_op_3 <X> T_6_6.lc_trk_g0_3
 (25 0)  (301 96)  (301 96)  routing T_6_6.wire_logic_cluster/lc_2/out <X> T_6_6.lc_trk_g0_2
 (28 0)  (304 96)  (304 96)  routing T_6_6.lc_trk_g2_1 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 96)  (305 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 96)  (308 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (311 96)  (311 96)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.input_2_0
 (40 0)  (316 96)  (316 96)  LC_0 Logic Functioning bit
 (22 1)  (298 97)  (298 97)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (302 97)  (302 97)  routing T_6_6.lc_trk_g0_2 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 97)  (305 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (307 97)  (307 97)  routing T_6_6.lc_trk_g0_3 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 97)  (308 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (310 97)  (310 97)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.input_2_0
 (35 1)  (311 97)  (311 97)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.input_2_0
 (2 2)  (278 98)  (278 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (291 98)  (291 98)  routing T_6_6.lft_op_5 <X> T_6_6.lc_trk_g0_5
 (17 2)  (293 98)  (293 98)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (294 98)  (294 98)  routing T_6_6.lft_op_5 <X> T_6_6.lc_trk_g0_5
 (27 2)  (303 98)  (303 98)  routing T_6_6.lc_trk_g1_1 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 98)  (305 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 98)  (308 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 98)  (309 98)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 98)  (310 98)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (311 98)  (311 98)  routing T_6_6.lc_trk_g0_5 <X> T_6_6.input_2_1
 (40 2)  (316 98)  (316 98)  LC_1 Logic Functioning bit
 (0 3)  (276 99)  (276 99)  routing T_6_6.glb_netwk_1 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (15 3)  (291 99)  (291 99)  routing T_6_6.bot_op_4 <X> T_6_6.lc_trk_g0_4
 (17 3)  (293 99)  (293 99)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (303 99)  (303 99)  routing T_6_6.lc_trk_g3_0 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 99)  (304 99)  routing T_6_6.lc_trk_g3_0 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 99)  (305 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 99)  (307 99)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 99)  (308 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (15 4)  (291 100)  (291 100)  routing T_6_6.lft_op_1 <X> T_6_6.lc_trk_g1_1
 (17 4)  (293 100)  (293 100)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (294 100)  (294 100)  routing T_6_6.lft_op_1 <X> T_6_6.lc_trk_g1_1
 (26 4)  (302 100)  (302 100)  routing T_6_6.lc_trk_g0_4 <X> T_6_6.wire_logic_cluster/lc_2/in_0
 (28 4)  (304 100)  (304 100)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 100)  (305 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 100)  (306 100)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 100)  (308 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 100)  (309 100)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 100)  (310 100)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (40 4)  (316 100)  (316 100)  LC_2 Logic Functioning bit
 (41 4)  (317 100)  (317 100)  LC_2 Logic Functioning bit
 (42 4)  (318 100)  (318 100)  LC_2 Logic Functioning bit
 (43 4)  (319 100)  (319 100)  LC_2 Logic Functioning bit
 (45 4)  (321 100)  (321 100)  LC_2 Logic Functioning bit
 (29 5)  (305 101)  (305 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 101)  (307 101)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (312 101)  (312 101)  LC_2 Logic Functioning bit
 (38 5)  (314 101)  (314 101)  LC_2 Logic Functioning bit
 (40 5)  (316 101)  (316 101)  LC_2 Logic Functioning bit
 (42 5)  (318 101)  (318 101)  LC_2 Logic Functioning bit
 (47 5)  (323 101)  (323 101)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (297 102)  (297 102)  routing T_6_6.lft_op_7 <X> T_6_6.lc_trk_g1_7
 (22 6)  (298 102)  (298 102)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (300 102)  (300 102)  routing T_6_6.lft_op_7 <X> T_6_6.lc_trk_g1_7
 (27 6)  (303 102)  (303 102)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 102)  (304 102)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 102)  (305 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (308 102)  (308 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 102)  (309 102)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 102)  (312 102)  LC_3 Logic Functioning bit
 (38 6)  (314 102)  (314 102)  LC_3 Logic Functioning bit
 (28 7)  (304 103)  (304 103)  routing T_6_6.lc_trk_g2_1 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 103)  (305 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 103)  (306 103)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (307 103)  (307 103)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (15 8)  (291 104)  (291 104)  routing T_6_6.tnl_op_1 <X> T_6_6.lc_trk_g2_1
 (17 8)  (293 104)  (293 104)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (302 104)  (302 104)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 104)  (303 104)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 104)  (304 104)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 104)  (305 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 104)  (306 104)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 104)  (307 104)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 104)  (308 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 104)  (309 104)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 104)  (310 104)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (40 8)  (316 104)  (316 104)  LC_4 Logic Functioning bit
 (42 8)  (318 104)  (318 104)  LC_4 Logic Functioning bit
 (18 9)  (294 105)  (294 105)  routing T_6_6.tnl_op_1 <X> T_6_6.lc_trk_g2_1
 (22 9)  (298 105)  (298 105)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (300 105)  (300 105)  routing T_6_6.tnl_op_2 <X> T_6_6.lc_trk_g2_2
 (25 9)  (301 105)  (301 105)  routing T_6_6.tnl_op_2 <X> T_6_6.lc_trk_g2_2
 (26 9)  (302 105)  (302 105)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 105)  (304 105)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 105)  (305 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 105)  (307 105)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (17 10)  (293 106)  (293 106)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (294 106)  (294 106)  routing T_6_6.bnl_op_5 <X> T_6_6.lc_trk_g2_5
 (25 10)  (301 106)  (301 106)  routing T_6_6.sp4_v_b_38 <X> T_6_6.lc_trk_g2_6
 (18 11)  (294 107)  (294 107)  routing T_6_6.bnl_op_5 <X> T_6_6.lc_trk_g2_5
 (22 11)  (298 107)  (298 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (299 107)  (299 107)  routing T_6_6.sp4_v_b_38 <X> T_6_6.lc_trk_g2_6
 (25 11)  (301 107)  (301 107)  routing T_6_6.sp4_v_b_38 <X> T_6_6.lc_trk_g2_6
 (14 12)  (290 108)  (290 108)  routing T_6_6.sp4_v_t_21 <X> T_6_6.lc_trk_g3_0
 (22 12)  (298 108)  (298 108)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (300 108)  (300 108)  routing T_6_6.tnl_op_3 <X> T_6_6.lc_trk_g3_3
 (25 12)  (301 108)  (301 108)  routing T_6_6.wire_logic_cluster/lc_2/out <X> T_6_6.lc_trk_g3_2
 (14 13)  (290 109)  (290 109)  routing T_6_6.sp4_v_t_21 <X> T_6_6.lc_trk_g3_0
 (16 13)  (292 109)  (292 109)  routing T_6_6.sp4_v_t_21 <X> T_6_6.lc_trk_g3_0
 (17 13)  (293 109)  (293 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (297 109)  (297 109)  routing T_6_6.tnl_op_3 <X> T_6_6.lc_trk_g3_3
 (22 13)  (298 109)  (298 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 14)  (302 110)  (302 110)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (29 14)  (305 110)  (305 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 110)  (306 110)  routing T_6_6.lc_trk_g0_4 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (36 14)  (312 110)  (312 110)  LC_7 Logic Functioning bit
 (38 14)  (314 110)  (314 110)  LC_7 Logic Functioning bit
 (41 14)  (317 110)  (317 110)  LC_7 Logic Functioning bit
 (43 14)  (319 110)  (319 110)  LC_7 Logic Functioning bit
 (14 15)  (290 111)  (290 111)  routing T_6_6.tnl_op_4 <X> T_6_6.lc_trk_g3_4
 (15 15)  (291 111)  (291 111)  routing T_6_6.tnl_op_4 <X> T_6_6.lc_trk_g3_4
 (17 15)  (293 111)  (293 111)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (298 111)  (298 111)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (300 111)  (300 111)  routing T_6_6.tnl_op_6 <X> T_6_6.lc_trk_g3_6
 (25 15)  (301 111)  (301 111)  routing T_6_6.tnl_op_6 <X> T_6_6.lc_trk_g3_6
 (28 15)  (304 111)  (304 111)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 111)  (305 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0


LogicTile_9_6

 (6 8)  (448 104)  (448 104)  routing T_9_6.sp4_v_t_38 <X> T_9_6.sp4_v_b_6
 (5 9)  (447 105)  (447 105)  routing T_9_6.sp4_v_t_38 <X> T_9_6.sp4_v_b_6


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (2 1)  (20 81)  (20 81)  Column buffer control bit: LH_colbuf_cntl_1

 (2 13)  (20 93)  (20 93)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5

 (15 2)  (183 82)  (183 82)  routing T_4_5.top_op_5 <X> T_4_5.lc_trk_g0_5
 (17 2)  (185 82)  (185 82)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (194 82)  (194 82)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (195 82)  (195 82)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 82)  (196 82)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 82)  (197 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 82)  (199 82)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 82)  (200 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 82)  (201 82)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (35 2)  (203 82)  (203 82)  routing T_4_5.lc_trk_g0_5 <X> T_4_5.input_2_1
 (36 2)  (204 82)  (204 82)  LC_1 Logic Functioning bit
 (38 2)  (206 82)  (206 82)  LC_1 Logic Functioning bit
 (41 2)  (209 82)  (209 82)  LC_1 Logic Functioning bit
 (43 2)  (211 82)  (211 82)  LC_1 Logic Functioning bit
 (18 3)  (186 83)  (186 83)  routing T_4_5.top_op_5 <X> T_4_5.lc_trk_g0_5
 (26 3)  (194 83)  (194 83)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 83)  (195 83)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 83)  (197 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 83)  (199 83)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 83)  (200 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (38 3)  (206 83)  (206 83)  LC_1 Logic Functioning bit
 (41 3)  (209 83)  (209 83)  LC_1 Logic Functioning bit
 (14 5)  (182 85)  (182 85)  routing T_4_5.sp4_r_v_b_24 <X> T_4_5.lc_trk_g1_0
 (17 5)  (185 85)  (185 85)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (25 6)  (193 86)  (193 86)  routing T_4_5.wire_logic_cluster/lc_6/out <X> T_4_5.lc_trk_g1_6
 (22 7)  (190 87)  (190 87)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (22 9)  (190 89)  (190 89)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (192 89)  (192 89)  routing T_4_5.tnr_op_2 <X> T_4_5.lc_trk_g2_2
 (22 11)  (190 91)  (190 91)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (192 91)  (192 91)  routing T_4_5.tnr_op_6 <X> T_4_5.lc_trk_g2_6
 (14 12)  (182 92)  (182 92)  routing T_4_5.rgt_op_0 <X> T_4_5.lc_trk_g3_0
 (15 12)  (183 92)  (183 92)  routing T_4_5.rgt_op_1 <X> T_4_5.lc_trk_g3_1
 (17 12)  (185 92)  (185 92)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (186 92)  (186 92)  routing T_4_5.rgt_op_1 <X> T_4_5.lc_trk_g3_1
 (21 12)  (189 92)  (189 92)  routing T_4_5.rgt_op_3 <X> T_4_5.lc_trk_g3_3
 (22 12)  (190 92)  (190 92)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (192 92)  (192 92)  routing T_4_5.rgt_op_3 <X> T_4_5.lc_trk_g3_3
 (26 12)  (194 92)  (194 92)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 92)  (195 92)  routing T_4_5.lc_trk_g1_0 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 92)  (197 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 92)  (200 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 92)  (201 92)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 92)  (202 92)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (37 12)  (205 92)  (205 92)  LC_6 Logic Functioning bit
 (39 12)  (207 92)  (207 92)  LC_6 Logic Functioning bit
 (40 12)  (208 92)  (208 92)  LC_6 Logic Functioning bit
 (42 12)  (210 92)  (210 92)  LC_6 Logic Functioning bit
 (15 13)  (183 93)  (183 93)  routing T_4_5.rgt_op_0 <X> T_4_5.lc_trk_g3_0
 (17 13)  (185 93)  (185 93)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (194 93)  (194 93)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (195 93)  (195 93)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 93)  (196 93)  routing T_4_5.lc_trk_g3_7 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 93)  (197 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (200 93)  (200 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (201 93)  (201 93)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.input_2_6
 (34 13)  (202 93)  (202 93)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.input_2_6
 (35 13)  (203 93)  (203 93)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.input_2_6
 (37 13)  (205 93)  (205 93)  LC_6 Logic Functioning bit
 (22 14)  (190 94)  (190 94)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (192 94)  (192 94)  routing T_4_5.tnr_op_7 <X> T_4_5.lc_trk_g3_7
 (26 14)  (194 94)  (194 94)  routing T_4_5.lc_trk_g0_5 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 94)  (195 94)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (196 94)  (196 94)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 94)  (197 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (200 94)  (200 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 94)  (201 94)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 94)  (204 94)  LC_7 Logic Functioning bit
 (43 14)  (211 94)  (211 94)  LC_7 Logic Functioning bit
 (50 14)  (218 94)  (218 94)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (197 95)  (197 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (199 95)  (199 95)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (36 15)  (204 95)  (204 95)  LC_7 Logic Functioning bit
 (38 15)  (206 95)  (206 95)  LC_7 Logic Functioning bit
 (41 15)  (209 95)  (209 95)  LC_7 Logic Functioning bit
 (43 15)  (211 95)  (211 95)  LC_7 Logic Functioning bit


LogicTile_5_5

 (14 0)  (236 80)  (236 80)  routing T_5_5.bnr_op_0 <X> T_5_5.lc_trk_g0_0
 (22 0)  (244 80)  (244 80)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (246 80)  (246 80)  routing T_5_5.bot_op_3 <X> T_5_5.lc_trk_g0_3
 (27 0)  (249 80)  (249 80)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 80)  (250 80)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 80)  (251 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 80)  (254 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (256 80)  (256 80)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 80)  (257 80)  routing T_5_5.lc_trk_g1_5 <X> T_5_5.input_2_0
 (37 0)  (259 80)  (259 80)  LC_0 Logic Functioning bit
 (38 0)  (260 80)  (260 80)  LC_0 Logic Functioning bit
 (39 0)  (261 80)  (261 80)  LC_0 Logic Functioning bit
 (40 0)  (262 80)  (262 80)  LC_0 Logic Functioning bit
 (41 0)  (263 80)  (263 80)  LC_0 Logic Functioning bit
 (42 0)  (264 80)  (264 80)  LC_0 Logic Functioning bit
 (43 0)  (265 80)  (265 80)  LC_0 Logic Functioning bit
 (2 1)  (224 81)  (224 81)  Column buffer control bit: LH_colbuf_cntl_1

 (14 1)  (236 81)  (236 81)  routing T_5_5.bnr_op_0 <X> T_5_5.lc_trk_g0_0
 (17 1)  (239 81)  (239 81)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (27 1)  (249 81)  (249 81)  routing T_5_5.lc_trk_g1_1 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 81)  (251 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 81)  (252 81)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (253 81)  (253 81)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 81)  (254 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (256 81)  (256 81)  routing T_5_5.lc_trk_g1_5 <X> T_5_5.input_2_0
 (36 1)  (258 81)  (258 81)  LC_0 Logic Functioning bit
 (37 1)  (259 81)  (259 81)  LC_0 Logic Functioning bit
 (38 1)  (260 81)  (260 81)  LC_0 Logic Functioning bit
 (39 1)  (261 81)  (261 81)  LC_0 Logic Functioning bit
 (40 1)  (262 81)  (262 81)  LC_0 Logic Functioning bit
 (41 1)  (263 81)  (263 81)  LC_0 Logic Functioning bit
 (42 1)  (264 81)  (264 81)  LC_0 Logic Functioning bit
 (43 1)  (265 81)  (265 81)  LC_0 Logic Functioning bit
 (15 2)  (237 82)  (237 82)  routing T_5_5.top_op_5 <X> T_5_5.lc_trk_g0_5
 (17 2)  (239 82)  (239 82)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (244 82)  (244 82)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (246 82)  (246 82)  routing T_5_5.top_op_7 <X> T_5_5.lc_trk_g0_7
 (27 2)  (249 82)  (249 82)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 82)  (250 82)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 82)  (251 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (253 82)  (253 82)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 82)  (254 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 82)  (255 82)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (38 2)  (260 82)  (260 82)  LC_1 Logic Functioning bit
 (18 3)  (240 83)  (240 83)  routing T_5_5.top_op_5 <X> T_5_5.lc_trk_g0_5
 (21 3)  (243 83)  (243 83)  routing T_5_5.top_op_7 <X> T_5_5.lc_trk_g0_7
 (22 3)  (244 83)  (244 83)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (246 83)  (246 83)  routing T_5_5.top_op_6 <X> T_5_5.lc_trk_g0_6
 (25 3)  (247 83)  (247 83)  routing T_5_5.top_op_6 <X> T_5_5.lc_trk_g0_6
 (26 3)  (248 83)  (248 83)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 83)  (251 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 83)  (252 83)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 83)  (254 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (255 83)  (255 83)  routing T_5_5.lc_trk_g2_1 <X> T_5_5.input_2_1
 (14 4)  (236 84)  (236 84)  routing T_5_5.wire_logic_cluster/lc_0/out <X> T_5_5.lc_trk_g1_0
 (15 4)  (237 84)  (237 84)  routing T_5_5.top_op_1 <X> T_5_5.lc_trk_g1_1
 (17 4)  (239 84)  (239 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (244 84)  (244 84)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (246 84)  (246 84)  routing T_5_5.top_op_3 <X> T_5_5.lc_trk_g1_3
 (29 4)  (251 84)  (251 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 84)  (253 84)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 84)  (254 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 84)  (255 84)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 84)  (258 84)  LC_2 Logic Functioning bit
 (37 4)  (259 84)  (259 84)  LC_2 Logic Functioning bit
 (38 4)  (260 84)  (260 84)  LC_2 Logic Functioning bit
 (39 4)  (261 84)  (261 84)  LC_2 Logic Functioning bit
 (40 4)  (262 84)  (262 84)  LC_2 Logic Functioning bit
 (42 4)  (264 84)  (264 84)  LC_2 Logic Functioning bit
 (17 5)  (239 85)  (239 85)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (240 85)  (240 85)  routing T_5_5.top_op_1 <X> T_5_5.lc_trk_g1_1
 (21 5)  (243 85)  (243 85)  routing T_5_5.top_op_3 <X> T_5_5.lc_trk_g1_3
 (22 5)  (244 85)  (244 85)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (246 85)  (246 85)  routing T_5_5.top_op_2 <X> T_5_5.lc_trk_g1_2
 (25 5)  (247 85)  (247 85)  routing T_5_5.top_op_2 <X> T_5_5.lc_trk_g1_2
 (30 5)  (252 85)  (252 85)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (36 5)  (258 85)  (258 85)  LC_2 Logic Functioning bit
 (37 5)  (259 85)  (259 85)  LC_2 Logic Functioning bit
 (38 5)  (260 85)  (260 85)  LC_2 Logic Functioning bit
 (39 5)  (261 85)  (261 85)  LC_2 Logic Functioning bit
 (40 5)  (262 85)  (262 85)  LC_2 Logic Functioning bit
 (42 5)  (264 85)  (264 85)  LC_2 Logic Functioning bit
 (15 6)  (237 86)  (237 86)  routing T_5_5.top_op_5 <X> T_5_5.lc_trk_g1_5
 (17 6)  (239 86)  (239 86)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (248 86)  (248 86)  routing T_5_5.lc_trk_g0_5 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 86)  (249 86)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 86)  (251 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 86)  (253 86)  routing T_5_5.lc_trk_g0_6 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (257 86)  (257 86)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.input_2_3
 (40 6)  (262 86)  (262 86)  LC_3 Logic Functioning bit
 (42 6)  (264 86)  (264 86)  LC_3 Logic Functioning bit
 (14 7)  (236 87)  (236 87)  routing T_5_5.top_op_4 <X> T_5_5.lc_trk_g1_4
 (15 7)  (237 87)  (237 87)  routing T_5_5.top_op_4 <X> T_5_5.lc_trk_g1_4
 (17 7)  (239 87)  (239 87)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (240 87)  (240 87)  routing T_5_5.top_op_5 <X> T_5_5.lc_trk_g1_5
 (29 7)  (251 87)  (251 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 87)  (252 87)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (253 87)  (253 87)  routing T_5_5.lc_trk_g0_6 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 87)  (254 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (256 87)  (256 87)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.input_2_3
 (40 7)  (262 87)  (262 87)  LC_3 Logic Functioning bit
 (41 7)  (263 87)  (263 87)  LC_3 Logic Functioning bit
 (43 7)  (265 87)  (265 87)  LC_3 Logic Functioning bit
 (15 8)  (237 88)  (237 88)  routing T_5_5.sp4_h_r_33 <X> T_5_5.lc_trk_g2_1
 (16 8)  (238 88)  (238 88)  routing T_5_5.sp4_h_r_33 <X> T_5_5.lc_trk_g2_1
 (17 8)  (239 88)  (239 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (240 88)  (240 88)  routing T_5_5.sp4_h_r_33 <X> T_5_5.lc_trk_g2_1
 (22 8)  (244 88)  (244 88)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (246 88)  (246 88)  routing T_5_5.tnr_op_3 <X> T_5_5.lc_trk_g2_3
 (25 8)  (247 88)  (247 88)  routing T_5_5.wire_logic_cluster/lc_2/out <X> T_5_5.lc_trk_g2_2
 (29 8)  (251 88)  (251 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 88)  (252 88)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 88)  (254 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (256 88)  (256 88)  routing T_5_5.lc_trk_g1_0 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (37 8)  (259 88)  (259 88)  LC_4 Logic Functioning bit
 (39 8)  (261 88)  (261 88)  LC_4 Logic Functioning bit
 (40 8)  (262 88)  (262 88)  LC_4 Logic Functioning bit
 (42 8)  (264 88)  (264 88)  LC_4 Logic Functioning bit
 (50 8)  (272 88)  (272 88)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (244 89)  (244 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (249 89)  (249 89)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 89)  (250 89)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 89)  (251 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 89)  (252 89)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (36 9)  (258 89)  (258 89)  LC_4 Logic Functioning bit
 (17 10)  (239 90)  (239 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (251 90)  (251 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 90)  (254 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 90)  (255 90)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 90)  (258 90)  LC_5 Logic Functioning bit
 (37 10)  (259 90)  (259 90)  LC_5 Logic Functioning bit
 (38 10)  (260 90)  (260 90)  LC_5 Logic Functioning bit
 (39 10)  (261 90)  (261 90)  LC_5 Logic Functioning bit
 (41 10)  (263 90)  (263 90)  LC_5 Logic Functioning bit
 (43 10)  (265 90)  (265 90)  LC_5 Logic Functioning bit
 (50 10)  (272 90)  (272 90)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (273 90)  (273 90)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (237 91)  (237 91)  routing T_5_5.tnr_op_4 <X> T_5_5.lc_trk_g2_4
 (17 11)  (239 91)  (239 91)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (240 91)  (240 91)  routing T_5_5.sp4_r_v_b_37 <X> T_5_5.lc_trk_g2_5
 (26 11)  (248 91)  (248 91)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 91)  (250 91)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 91)  (251 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 91)  (253 91)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (258 91)  (258 91)  LC_5 Logic Functioning bit
 (37 11)  (259 91)  (259 91)  LC_5 Logic Functioning bit
 (38 11)  (260 91)  (260 91)  LC_5 Logic Functioning bit
 (39 11)  (261 91)  (261 91)  LC_5 Logic Functioning bit
 (40 11)  (262 91)  (262 91)  LC_5 Logic Functioning bit
 (41 11)  (263 91)  (263 91)  LC_5 Logic Functioning bit
 (43 11)  (265 91)  (265 91)  LC_5 Logic Functioning bit
 (53 11)  (275 91)  (275 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (239 92)  (239 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (243 92)  (243 92)  routing T_5_5.sp4_v_t_14 <X> T_5_5.lc_trk_g3_3
 (22 12)  (244 92)  (244 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (245 92)  (245 92)  routing T_5_5.sp4_v_t_14 <X> T_5_5.lc_trk_g3_3
 (27 12)  (249 92)  (249 92)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (250 92)  (250 92)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 92)  (251 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 92)  (253 92)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 92)  (254 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 92)  (255 92)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 92)  (256 92)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 92)  (258 92)  LC_6 Logic Functioning bit
 (37 12)  (259 92)  (259 92)  LC_6 Logic Functioning bit
 (38 12)  (260 92)  (260 92)  LC_6 Logic Functioning bit
 (39 12)  (261 92)  (261 92)  LC_6 Logic Functioning bit
 (40 12)  (262 92)  (262 92)  LC_6 Logic Functioning bit
 (41 12)  (263 92)  (263 92)  LC_6 Logic Functioning bit
 (50 12)  (272 92)  (272 92)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (240 93)  (240 93)  routing T_5_5.sp4_r_v_b_41 <X> T_5_5.lc_trk_g3_1
 (22 13)  (244 93)  (244 93)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (246 93)  (246 93)  routing T_5_5.tnr_op_2 <X> T_5_5.lc_trk_g3_2
 (30 13)  (252 93)  (252 93)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (36 13)  (258 93)  (258 93)  LC_6 Logic Functioning bit
 (37 13)  (259 93)  (259 93)  LC_6 Logic Functioning bit
 (38 13)  (260 93)  (260 93)  LC_6 Logic Functioning bit
 (39 13)  (261 93)  (261 93)  LC_6 Logic Functioning bit
 (40 13)  (262 93)  (262 93)  LC_6 Logic Functioning bit
 (41 13)  (263 93)  (263 93)  LC_6 Logic Functioning bit
 (14 14)  (236 94)  (236 94)  routing T_5_5.rgt_op_4 <X> T_5_5.lc_trk_g3_4
 (17 14)  (239 94)  (239 94)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (240 94)  (240 94)  routing T_5_5.wire_logic_cluster/lc_5/out <X> T_5_5.lc_trk_g3_5
 (26 14)  (248 94)  (248 94)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (31 14)  (253 94)  (253 94)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 94)  (254 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 94)  (255 94)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 94)  (256 94)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 94)  (258 94)  LC_7 Logic Functioning bit
 (38 14)  (260 94)  (260 94)  LC_7 Logic Functioning bit
 (15 15)  (237 95)  (237 95)  routing T_5_5.rgt_op_4 <X> T_5_5.lc_trk_g3_4
 (17 15)  (239 95)  (239 95)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (249 95)  (249 95)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 95)  (250 95)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 95)  (251 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (259 95)  (259 95)  LC_7 Logic Functioning bit
 (39 15)  (261 95)  (261 95)  LC_7 Logic Functioning bit


LogicTile_6_5

 (25 0)  (301 80)  (301 80)  routing T_6_5.bnr_op_2 <X> T_6_5.lc_trk_g0_2
 (2 1)  (278 81)  (278 81)  Column buffer control bit: LH_colbuf_cntl_1

 (22 1)  (298 81)  (298 81)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (301 81)  (301 81)  routing T_6_5.bnr_op_2 <X> T_6_5.lc_trk_g0_2
 (21 2)  (297 82)  (297 82)  routing T_6_5.bnr_op_7 <X> T_6_5.lc_trk_g0_7
 (22 2)  (298 82)  (298 82)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (14 3)  (290 83)  (290 83)  routing T_6_5.top_op_4 <X> T_6_5.lc_trk_g0_4
 (15 3)  (291 83)  (291 83)  routing T_6_5.top_op_4 <X> T_6_5.lc_trk_g0_4
 (17 3)  (293 83)  (293 83)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (297 83)  (297 83)  routing T_6_5.bnr_op_7 <X> T_6_5.lc_trk_g0_7
 (15 4)  (291 84)  (291 84)  routing T_6_5.top_op_1 <X> T_6_5.lc_trk_g1_1
 (17 4)  (293 84)  (293 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (304 84)  (304 84)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 84)  (305 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 84)  (307 84)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 84)  (308 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 84)  (309 84)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 84)  (310 84)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 84)  (311 84)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.input_2_2
 (40 4)  (316 84)  (316 84)  LC_2 Logic Functioning bit
 (14 5)  (290 85)  (290 85)  routing T_6_5.top_op_0 <X> T_6_5.lc_trk_g1_0
 (15 5)  (291 85)  (291 85)  routing T_6_5.top_op_0 <X> T_6_5.lc_trk_g1_0
 (17 5)  (293 85)  (293 85)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (294 85)  (294 85)  routing T_6_5.top_op_1 <X> T_6_5.lc_trk_g1_1
 (26 5)  (302 85)  (302 85)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 85)  (304 85)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 85)  (305 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 85)  (307 85)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 85)  (308 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (309 85)  (309 85)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.input_2_2
 (15 6)  (291 86)  (291 86)  routing T_6_5.lft_op_5 <X> T_6_5.lc_trk_g1_5
 (17 6)  (293 86)  (293 86)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (294 86)  (294 86)  routing T_6_5.lft_op_5 <X> T_6_5.lc_trk_g1_5
 (29 6)  (305 86)  (305 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 86)  (306 86)  routing T_6_5.lc_trk_g0_4 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 86)  (308 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 86)  (310 86)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 86)  (312 86)  LC_3 Logic Functioning bit
 (50 6)  (326 86)  (326 86)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (303 87)  (303 87)  routing T_6_5.lc_trk_g1_0 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 87)  (305 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (15 8)  (291 88)  (291 88)  routing T_6_5.sp4_v_t_28 <X> T_6_5.lc_trk_g2_1
 (16 8)  (292 88)  (292 88)  routing T_6_5.sp4_v_t_28 <X> T_6_5.lc_trk_g2_1
 (17 8)  (293 88)  (293 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (297 88)  (297 88)  routing T_6_5.bnl_op_3 <X> T_6_5.lc_trk_g2_3
 (22 8)  (298 88)  (298 88)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (29 8)  (305 88)  (305 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 88)  (306 88)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 88)  (308 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 88)  (309 88)  routing T_6_5.lc_trk_g2_3 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (50 8)  (326 88)  (326 88)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (327 88)  (327 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (297 89)  (297 89)  routing T_6_5.bnl_op_3 <X> T_6_5.lc_trk_g2_3
 (22 9)  (298 89)  (298 89)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (300 89)  (300 89)  routing T_6_5.tnl_op_2 <X> T_6_5.lc_trk_g2_2
 (25 9)  (301 89)  (301 89)  routing T_6_5.tnl_op_2 <X> T_6_5.lc_trk_g2_2
 (26 9)  (302 89)  (302 89)  routing T_6_5.lc_trk_g0_2 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 89)  (305 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 89)  (306 89)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 89)  (307 89)  routing T_6_5.lc_trk_g2_3 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (38 9)  (314 89)  (314 89)  LC_4 Logic Functioning bit
 (31 10)  (307 90)  (307 90)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (310 90)  (310 90)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 90)  (312 90)  LC_5 Logic Functioning bit
 (37 10)  (313 90)  (313 90)  LC_5 Logic Functioning bit
 (50 10)  (326 90)  (326 90)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (290 91)  (290 91)  routing T_6_5.tnl_op_4 <X> T_6_5.lc_trk_g2_4
 (15 11)  (291 91)  (291 91)  routing T_6_5.tnl_op_4 <X> T_6_5.lc_trk_g2_4
 (17 11)  (293 91)  (293 91)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (36 11)  (312 91)  (312 91)  LC_5 Logic Functioning bit
 (37 11)  (313 91)  (313 91)  LC_5 Logic Functioning bit
 (22 15)  (298 95)  (298 95)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (300 95)  (300 95)  routing T_6_5.tnl_op_6 <X> T_6_5.lc_trk_g3_6
 (25 15)  (301 95)  (301 95)  routing T_6_5.tnl_op_6 <X> T_6_5.lc_trk_g3_6


LogicTile_7_5

 (5 14)  (339 94)  (339 94)  routing T_7_5.sp4_v_b_9 <X> T_7_5.sp4_h_l_44


LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4

 (2 1)  (20 65)  (20 65)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_2_4

 (14 0)  (86 64)  (86 64)  routing T_2_4.sp4_h_r_8 <X> T_2_4.lc_trk_g0_0
 (15 0)  (87 64)  (87 64)  routing T_2_4.sp4_h_l_4 <X> T_2_4.lc_trk_g0_1
 (16 0)  (88 64)  (88 64)  routing T_2_4.sp4_h_l_4 <X> T_2_4.lc_trk_g0_1
 (17 0)  (89 64)  (89 64)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (90 64)  (90 64)  routing T_2_4.sp4_h_l_4 <X> T_2_4.lc_trk_g0_1
 (25 0)  (97 64)  (97 64)  routing T_2_4.sp4_h_r_10 <X> T_2_4.lc_trk_g0_2
 (15 1)  (87 65)  (87 65)  routing T_2_4.sp4_h_r_8 <X> T_2_4.lc_trk_g0_0
 (16 1)  (88 65)  (88 65)  routing T_2_4.sp4_h_r_8 <X> T_2_4.lc_trk_g0_0
 (17 1)  (89 65)  (89 65)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (90 65)  (90 65)  routing T_2_4.sp4_h_l_4 <X> T_2_4.lc_trk_g0_1
 (22 1)  (94 65)  (94 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (95 65)  (95 65)  routing T_2_4.sp4_h_r_10 <X> T_2_4.lc_trk_g0_2
 (24 1)  (96 65)  (96 65)  routing T_2_4.sp4_h_r_10 <X> T_2_4.lc_trk_g0_2
 (29 2)  (101 66)  (101 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (35 2)  (107 66)  (107 66)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_1
 (36 2)  (108 66)  (108 66)  LC_1 Logic Functioning bit
 (43 2)  (115 66)  (115 66)  LC_1 Logic Functioning bit
 (27 3)  (99 67)  (99 67)  routing T_2_4.lc_trk_g1_0 <X> T_2_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 67)  (101 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 67)  (102 67)  routing T_2_4.lc_trk_g0_2 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 67)  (104 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (106 67)  (106 67)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_1
 (35 3)  (107 67)  (107 67)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_1
 (11 4)  (83 68)  (83 68)  routing T_2_4.sp4_h_r_0 <X> T_2_4.sp4_v_b_5
 (16 4)  (88 68)  (88 68)  routing T_2_4.sp4_v_b_9 <X> T_2_4.lc_trk_g1_1
 (17 4)  (89 68)  (89 68)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (90 68)  (90 68)  routing T_2_4.sp4_v_b_9 <X> T_2_4.lc_trk_g1_1
 (28 4)  (100 68)  (100 68)  routing T_2_4.lc_trk_g2_3 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 68)  (103 68)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 68)  (106 68)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 68)  (109 68)  LC_2 Logic Functioning bit
 (38 4)  (110 68)  (110 68)  LC_2 Logic Functioning bit
 (39 4)  (111 68)  (111 68)  LC_2 Logic Functioning bit
 (40 4)  (112 68)  (112 68)  LC_2 Logic Functioning bit
 (41 4)  (113 68)  (113 68)  LC_2 Logic Functioning bit
 (42 4)  (114 68)  (114 68)  LC_2 Logic Functioning bit
 (50 4)  (122 68)  (122 68)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (88 69)  (88 69)  routing T_2_4.sp12_h_r_8 <X> T_2_4.lc_trk_g1_0
 (17 5)  (89 69)  (89 69)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (90 69)  (90 69)  routing T_2_4.sp4_v_b_9 <X> T_2_4.lc_trk_g1_1
 (27 5)  (99 69)  (99 69)  routing T_2_4.lc_trk_g1_1 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 69)  (101 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 69)  (102 69)  routing T_2_4.lc_trk_g2_3 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 69)  (108 69)  LC_2 Logic Functioning bit
 (37 5)  (109 69)  (109 69)  LC_2 Logic Functioning bit
 (38 5)  (110 69)  (110 69)  LC_2 Logic Functioning bit
 (39 5)  (111 69)  (111 69)  LC_2 Logic Functioning bit
 (40 5)  (112 69)  (112 69)  LC_2 Logic Functioning bit
 (41 5)  (113 69)  (113 69)  LC_2 Logic Functioning bit
 (43 5)  (115 69)  (115 69)  LC_2 Logic Functioning bit
 (25 6)  (97 70)  (97 70)  routing T_2_4.sp4_h_r_14 <X> T_2_4.lc_trk_g1_6
 (27 6)  (99 70)  (99 70)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 70)  (100 70)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 70)  (101 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 70)  (103 70)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 70)  (104 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 70)  (105 70)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 70)  (109 70)  LC_3 Logic Functioning bit
 (38 6)  (110 70)  (110 70)  LC_3 Logic Functioning bit
 (39 6)  (111 70)  (111 70)  LC_3 Logic Functioning bit
 (40 6)  (112 70)  (112 70)  LC_3 Logic Functioning bit
 (41 6)  (113 70)  (113 70)  LC_3 Logic Functioning bit
 (42 6)  (114 70)  (114 70)  LC_3 Logic Functioning bit
 (43 6)  (115 70)  (115 70)  LC_3 Logic Functioning bit
 (46 6)  (118 70)  (118 70)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (122 70)  (122 70)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (86 71)  (86 71)  routing T_2_4.sp4_h_r_4 <X> T_2_4.lc_trk_g1_4
 (15 7)  (87 71)  (87 71)  routing T_2_4.sp4_h_r_4 <X> T_2_4.lc_trk_g1_4
 (16 7)  (88 71)  (88 71)  routing T_2_4.sp4_h_r_4 <X> T_2_4.lc_trk_g1_4
 (17 7)  (89 71)  (89 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (94 71)  (94 71)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (95 71)  (95 71)  routing T_2_4.sp4_h_r_14 <X> T_2_4.lc_trk_g1_6
 (24 7)  (96 71)  (96 71)  routing T_2_4.sp4_h_r_14 <X> T_2_4.lc_trk_g1_6
 (29 7)  (101 71)  (101 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 71)  (103 71)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 71)  (108 71)  LC_3 Logic Functioning bit
 (38 7)  (110 71)  (110 71)  LC_3 Logic Functioning bit
 (39 7)  (111 71)  (111 71)  LC_3 Logic Functioning bit
 (40 7)  (112 71)  (112 71)  LC_3 Logic Functioning bit
 (41 7)  (113 71)  (113 71)  LC_3 Logic Functioning bit
 (43 7)  (115 71)  (115 71)  LC_3 Logic Functioning bit
 (22 8)  (94 72)  (94 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (95 72)  (95 72)  routing T_2_4.sp4_v_t_30 <X> T_2_4.lc_trk_g2_3
 (24 8)  (96 72)  (96 72)  routing T_2_4.sp4_v_t_30 <X> T_2_4.lc_trk_g2_3
 (25 8)  (97 72)  (97 72)  routing T_2_4.wire_logic_cluster/lc_2/out <X> T_2_4.lc_trk_g2_2
 (22 9)  (94 73)  (94 73)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (16 10)  (88 74)  (88 74)  routing T_2_4.sp4_v_b_37 <X> T_2_4.lc_trk_g2_5
 (17 10)  (89 74)  (89 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (90 74)  (90 74)  routing T_2_4.sp4_v_b_37 <X> T_2_4.lc_trk_g2_5
 (22 10)  (94 74)  (94 74)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (95 74)  (95 74)  routing T_2_4.sp12_v_b_23 <X> T_2_4.lc_trk_g2_7
 (25 10)  (97 74)  (97 74)  routing T_2_4.sp4_h_r_46 <X> T_2_4.lc_trk_g2_6
 (26 10)  (98 74)  (98 74)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (32 10)  (104 74)  (104 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (109 74)  (109 74)  LC_5 Logic Functioning bit
 (38 10)  (110 74)  (110 74)  LC_5 Logic Functioning bit
 (39 10)  (111 74)  (111 74)  LC_5 Logic Functioning bit
 (40 10)  (112 74)  (112 74)  LC_5 Logic Functioning bit
 (41 10)  (113 74)  (113 74)  LC_5 Logic Functioning bit
 (42 10)  (114 74)  (114 74)  LC_5 Logic Functioning bit
 (43 10)  (115 74)  (115 74)  LC_5 Logic Functioning bit
 (18 11)  (90 75)  (90 75)  routing T_2_4.sp4_v_b_37 <X> T_2_4.lc_trk_g2_5
 (21 11)  (93 75)  (93 75)  routing T_2_4.sp12_v_b_23 <X> T_2_4.lc_trk_g2_7
 (22 11)  (94 75)  (94 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (95 75)  (95 75)  routing T_2_4.sp4_h_r_46 <X> T_2_4.lc_trk_g2_6
 (24 11)  (96 75)  (96 75)  routing T_2_4.sp4_h_r_46 <X> T_2_4.lc_trk_g2_6
 (25 11)  (97 75)  (97 75)  routing T_2_4.sp4_h_r_46 <X> T_2_4.lc_trk_g2_6
 (26 11)  (98 75)  (98 75)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 75)  (99 75)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 75)  (101 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 75)  (103 75)  routing T_2_4.lc_trk_g0_2 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 75)  (104 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (106 75)  (106 75)  routing T_2_4.lc_trk_g1_0 <X> T_2_4.input_2_5
 (36 11)  (108 75)  (108 75)  LC_5 Logic Functioning bit
 (38 11)  (110 75)  (110 75)  LC_5 Logic Functioning bit
 (39 11)  (111 75)  (111 75)  LC_5 Logic Functioning bit
 (40 11)  (112 75)  (112 75)  LC_5 Logic Functioning bit
 (41 11)  (113 75)  (113 75)  LC_5 Logic Functioning bit
 (42 11)  (114 75)  (114 75)  LC_5 Logic Functioning bit
 (43 11)  (115 75)  (115 75)  LC_5 Logic Functioning bit
 (17 12)  (89 76)  (89 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 76)  (90 76)  routing T_2_4.wire_logic_cluster/lc_1/out <X> T_2_4.lc_trk_g3_1
 (28 12)  (100 76)  (100 76)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 76)  (101 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 76)  (102 76)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 76)  (103 76)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 76)  (104 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 76)  (105 76)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 76)  (108 76)  LC_6 Logic Functioning bit
 (37 12)  (109 76)  (109 76)  LC_6 Logic Functioning bit
 (39 12)  (111 76)  (111 76)  LC_6 Logic Functioning bit
 (40 12)  (112 76)  (112 76)  LC_6 Logic Functioning bit
 (42 12)  (114 76)  (114 76)  LC_6 Logic Functioning bit
 (43 12)  (115 76)  (115 76)  LC_6 Logic Functioning bit
 (50 12)  (122 76)  (122 76)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (80 77)  (80 77)  routing T_2_4.sp4_h_r_10 <X> T_2_4.sp4_v_b_10
 (29 13)  (101 77)  (101 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 77)  (102 77)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 77)  (108 77)  LC_6 Logic Functioning bit
 (37 13)  (109 77)  (109 77)  LC_6 Logic Functioning bit
 (41 13)  (113 77)  (113 77)  LC_6 Logic Functioning bit
 (42 13)  (114 77)  (114 77)  LC_6 Logic Functioning bit
 (43 13)  (115 77)  (115 77)  LC_6 Logic Functioning bit
 (29 14)  (101 78)  (101 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 78)  (104 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 78)  (105 78)  routing T_2_4.lc_trk_g2_2 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 78)  (108 78)  LC_7 Logic Functioning bit
 (47 14)  (119 78)  (119 78)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (122 78)  (122 78)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (101 79)  (101 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 79)  (103 79)  routing T_2_4.lc_trk_g2_2 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (37 15)  (109 79)  (109 79)  LC_7 Logic Functioning bit


RAM_Tile_3_4

 (11 0)  (137 64)  (137 64)  routing T_3_4.sp4_h_r_9 <X> T_3_4.sp4_v_b_2
 (12 5)  (138 69)  (138 69)  routing T_3_4.sp4_h_r_5 <X> T_3_4.sp4_v_b_5
 (12 13)  (138 77)  (138 77)  routing T_3_4.sp4_h_r_11 <X> T_3_4.sp4_v_b_11
 (11 15)  (137 79)  (137 79)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_46
 (13 15)  (139 79)  (139 79)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_46


LogicTile_4_4

 (15 0)  (183 64)  (183 64)  routing T_4_4.bot_op_1 <X> T_4_4.lc_trk_g0_1
 (17 0)  (185 64)  (185 64)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (195 64)  (195 64)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 64)  (197 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 64)  (200 64)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (204 64)  (204 64)  LC_0 Logic Functioning bit
 (39 0)  (207 64)  (207 64)  LC_0 Logic Functioning bit
 (41 0)  (209 64)  (209 64)  LC_0 Logic Functioning bit
 (42 0)  (210 64)  (210 64)  LC_0 Logic Functioning bit
 (44 0)  (212 64)  (212 64)  LC_0 Logic Functioning bit
 (45 0)  (213 64)  (213 64)  LC_0 Logic Functioning bit
 (46 0)  (214 64)  (214 64)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (2 1)  (170 65)  (170 65)  Column buffer control bit: LH_colbuf_cntl_1

 (22 1)  (190 65)  (190 65)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (191 65)  (191 65)  routing T_4_4.sp12_h_r_10 <X> T_4_4.lc_trk_g0_2
 (32 1)  (200 65)  (200 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (203 65)  (203 65)  routing T_4_4.lc_trk_g0_2 <X> T_4_4.input_2_0
 (36 1)  (204 65)  (204 65)  LC_0 Logic Functioning bit
 (39 1)  (207 65)  (207 65)  LC_0 Logic Functioning bit
 (41 1)  (209 65)  (209 65)  LC_0 Logic Functioning bit
 (42 1)  (210 65)  (210 65)  LC_0 Logic Functioning bit
 (47 1)  (215 65)  (215 65)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (217 65)  (217 65)  Carry_In_Mux bit 

 (2 2)  (170 66)  (170 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (195 66)  (195 66)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 66)  (196 66)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 66)  (197 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 66)  (200 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (204 66)  (204 66)  LC_1 Logic Functioning bit
 (39 2)  (207 66)  (207 66)  LC_1 Logic Functioning bit
 (41 2)  (209 66)  (209 66)  LC_1 Logic Functioning bit
 (42 2)  (210 66)  (210 66)  LC_1 Logic Functioning bit
 (44 2)  (212 66)  (212 66)  LC_1 Logic Functioning bit
 (45 2)  (213 66)  (213 66)  LC_1 Logic Functioning bit
 (0 3)  (168 67)  (168 67)  routing T_4_4.glb_netwk_1 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (22 3)  (190 67)  (190 67)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (192 67)  (192 67)  routing T_4_4.bot_op_6 <X> T_4_4.lc_trk_g0_6
 (32 3)  (200 67)  (200 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (201 67)  (201 67)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.input_2_1
 (34 3)  (202 67)  (202 67)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.input_2_1
 (35 3)  (203 67)  (203 67)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.input_2_1
 (36 3)  (204 67)  (204 67)  LC_1 Logic Functioning bit
 (39 3)  (207 67)  (207 67)  LC_1 Logic Functioning bit
 (41 3)  (209 67)  (209 67)  LC_1 Logic Functioning bit
 (42 3)  (210 67)  (210 67)  LC_1 Logic Functioning bit
 (47 3)  (215 67)  (215 67)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (182 68)  (182 68)  routing T_4_4.wire_logic_cluster/lc_0/out <X> T_4_4.lc_trk_g1_0
 (17 4)  (185 68)  (185 68)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (189 68)  (189 68)  routing T_4_4.wire_logic_cluster/lc_3/out <X> T_4_4.lc_trk_g1_3
 (22 4)  (190 68)  (190 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (195 68)  (195 68)  routing T_4_4.lc_trk_g1_4 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 68)  (197 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 68)  (198 68)  routing T_4_4.lc_trk_g1_4 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (200 68)  (200 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (203 68)  (203 68)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.input_2_2
 (36 4)  (204 68)  (204 68)  LC_2 Logic Functioning bit
 (39 4)  (207 68)  (207 68)  LC_2 Logic Functioning bit
 (41 4)  (209 68)  (209 68)  LC_2 Logic Functioning bit
 (42 4)  (210 68)  (210 68)  LC_2 Logic Functioning bit
 (44 4)  (212 68)  (212 68)  LC_2 Logic Functioning bit
 (45 4)  (213 68)  (213 68)  LC_2 Logic Functioning bit
 (46 4)  (214 68)  (214 68)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (215 68)  (215 68)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (185 69)  (185 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (32 5)  (200 69)  (200 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (201 69)  (201 69)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.input_2_2
 (34 5)  (202 69)  (202 69)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.input_2_2
 (35 5)  (203 69)  (203 69)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.input_2_2
 (36 5)  (204 69)  (204 69)  LC_2 Logic Functioning bit
 (39 5)  (207 69)  (207 69)  LC_2 Logic Functioning bit
 (41 5)  (209 69)  (209 69)  LC_2 Logic Functioning bit
 (42 5)  (210 69)  (210 69)  LC_2 Logic Functioning bit
 (17 6)  (185 70)  (185 70)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (186 70)  (186 70)  routing T_4_4.bnr_op_5 <X> T_4_4.lc_trk_g1_5
 (22 6)  (190 70)  (190 70)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (192 70)  (192 70)  routing T_4_4.bot_op_7 <X> T_4_4.lc_trk_g1_7
 (25 6)  (193 70)  (193 70)  routing T_4_4.bnr_op_6 <X> T_4_4.lc_trk_g1_6
 (27 6)  (195 70)  (195 70)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 70)  (197 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 70)  (200 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (203 70)  (203 70)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.input_2_3
 (36 6)  (204 70)  (204 70)  LC_3 Logic Functioning bit
 (39 6)  (207 70)  (207 70)  LC_3 Logic Functioning bit
 (41 6)  (209 70)  (209 70)  LC_3 Logic Functioning bit
 (42 6)  (210 70)  (210 70)  LC_3 Logic Functioning bit
 (44 6)  (212 70)  (212 70)  LC_3 Logic Functioning bit
 (45 6)  (213 70)  (213 70)  LC_3 Logic Functioning bit
 (46 6)  (214 70)  (214 70)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (16 7)  (184 71)  (184 71)  routing T_4_4.sp12_h_r_12 <X> T_4_4.lc_trk_g1_4
 (17 7)  (185 71)  (185 71)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (186 71)  (186 71)  routing T_4_4.bnr_op_5 <X> T_4_4.lc_trk_g1_5
 (22 7)  (190 71)  (190 71)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (193 71)  (193 71)  routing T_4_4.bnr_op_6 <X> T_4_4.lc_trk_g1_6
 (30 7)  (198 71)  (198 71)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_3/in_1
 (32 7)  (200 71)  (200 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (201 71)  (201 71)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.input_2_3
 (36 7)  (204 71)  (204 71)  LC_3 Logic Functioning bit
 (39 7)  (207 71)  (207 71)  LC_3 Logic Functioning bit
 (41 7)  (209 71)  (209 71)  LC_3 Logic Functioning bit
 (42 7)  (210 71)  (210 71)  LC_3 Logic Functioning bit
 (47 7)  (215 71)  (215 71)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (16 8)  (184 72)  (184 72)  routing T_4_4.sp4_v_t_12 <X> T_4_4.lc_trk_g2_1
 (17 8)  (185 72)  (185 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (186 72)  (186 72)  routing T_4_4.sp4_v_t_12 <X> T_4_4.lc_trk_g2_1
 (26 8)  (194 72)  (194 72)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 72)  (195 72)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 72)  (196 72)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 72)  (197 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 72)  (198 72)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 72)  (200 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (203 72)  (203 72)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.input_2_4
 (36 8)  (204 72)  (204 72)  LC_4 Logic Functioning bit
 (37 8)  (205 72)  (205 72)  LC_4 Logic Functioning bit
 (39 8)  (207 72)  (207 72)  LC_4 Logic Functioning bit
 (41 8)  (209 72)  (209 72)  LC_4 Logic Functioning bit
 (45 8)  (213 72)  (213 72)  LC_4 Logic Functioning bit
 (46 8)  (214 72)  (214 72)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (194 73)  (194 73)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 73)  (196 73)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 73)  (197 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (200 73)  (200 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (202 73)  (202 73)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.input_2_4
 (39 9)  (207 73)  (207 73)  LC_4 Logic Functioning bit
 (41 9)  (209 73)  (209 73)  LC_4 Logic Functioning bit
 (42 9)  (210 73)  (210 73)  LC_4 Logic Functioning bit
 (43 9)  (211 73)  (211 73)  LC_4 Logic Functioning bit
 (15 10)  (183 74)  (183 74)  routing T_4_4.rgt_op_5 <X> T_4_4.lc_trk_g2_5
 (17 10)  (185 74)  (185 74)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (186 74)  (186 74)  routing T_4_4.rgt_op_5 <X> T_4_4.lc_trk_g2_5
 (25 10)  (193 74)  (193 74)  routing T_4_4.sp4_h_r_46 <X> T_4_4.lc_trk_g2_6
 (26 10)  (194 74)  (194 74)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_5/in_0
 (28 10)  (196 74)  (196 74)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 74)  (197 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 74)  (198 74)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 74)  (199 74)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 74)  (200 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 74)  (202 74)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 74)  (204 74)  LC_5 Logic Functioning bit
 (37 10)  (205 74)  (205 74)  LC_5 Logic Functioning bit
 (38 10)  (206 74)  (206 74)  LC_5 Logic Functioning bit
 (39 10)  (207 74)  (207 74)  LC_5 Logic Functioning bit
 (40 10)  (208 74)  (208 74)  LC_5 Logic Functioning bit
 (42 10)  (210 74)  (210 74)  LC_5 Logic Functioning bit
 (22 11)  (190 75)  (190 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (191 75)  (191 75)  routing T_4_4.sp4_h_r_46 <X> T_4_4.lc_trk_g2_6
 (24 11)  (192 75)  (192 75)  routing T_4_4.sp4_h_r_46 <X> T_4_4.lc_trk_g2_6
 (25 11)  (193 75)  (193 75)  routing T_4_4.sp4_h_r_46 <X> T_4_4.lc_trk_g2_6
 (26 11)  (194 75)  (194 75)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 75)  (195 75)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 75)  (197 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 75)  (198 75)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_5/in_1
 (36 11)  (204 75)  (204 75)  LC_5 Logic Functioning bit
 (37 11)  (205 75)  (205 75)  LC_5 Logic Functioning bit
 (38 11)  (206 75)  (206 75)  LC_5 Logic Functioning bit
 (39 11)  (207 75)  (207 75)  LC_5 Logic Functioning bit
 (40 11)  (208 75)  (208 75)  LC_5 Logic Functioning bit
 (42 11)  (210 75)  (210 75)  LC_5 Logic Functioning bit
 (17 12)  (185 76)  (185 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 76)  (186 76)  routing T_4_4.wire_logic_cluster/lc_1/out <X> T_4_4.lc_trk_g3_1
 (21 12)  (189 76)  (189 76)  routing T_4_4.sp4_v_t_14 <X> T_4_4.lc_trk_g3_3
 (22 12)  (190 76)  (190 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (191 76)  (191 76)  routing T_4_4.sp4_v_t_14 <X> T_4_4.lc_trk_g3_3
 (25 12)  (193 76)  (193 76)  routing T_4_4.rgt_op_2 <X> T_4_4.lc_trk_g3_2
 (29 12)  (197 76)  (197 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 76)  (200 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 76)  (201 76)  routing T_4_4.lc_trk_g2_1 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (39 12)  (207 76)  (207 76)  LC_6 Logic Functioning bit
 (40 12)  (208 76)  (208 76)  LC_6 Logic Functioning bit
 (41 12)  (209 76)  (209 76)  LC_6 Logic Functioning bit
 (46 12)  (214 76)  (214 76)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (190 77)  (190 77)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (192 77)  (192 77)  routing T_4_4.rgt_op_2 <X> T_4_4.lc_trk_g3_2
 (27 13)  (195 77)  (195 77)  routing T_4_4.lc_trk_g1_1 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 77)  (197 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (200 77)  (200 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (201 77)  (201 77)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.input_2_6
 (34 13)  (202 77)  (202 77)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.input_2_6
 (35 13)  (203 77)  (203 77)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.input_2_6
 (38 13)  (206 77)  (206 77)  LC_6 Logic Functioning bit
 (39 13)  (207 77)  (207 77)  LC_6 Logic Functioning bit
 (40 13)  (208 77)  (208 77)  LC_6 Logic Functioning bit
 (41 13)  (209 77)  (209 77)  LC_6 Logic Functioning bit
 (14 14)  (182 78)  (182 78)  routing T_4_4.wire_logic_cluster/lc_4/out <X> T_4_4.lc_trk_g3_4
 (21 14)  (189 78)  (189 78)  routing T_4_4.rgt_op_7 <X> T_4_4.lc_trk_g3_7
 (22 14)  (190 78)  (190 78)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (192 78)  (192 78)  routing T_4_4.rgt_op_7 <X> T_4_4.lc_trk_g3_7
 (29 14)  (197 78)  (197 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 78)  (198 78)  routing T_4_4.lc_trk_g0_6 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 78)  (199 78)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 78)  (200 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 78)  (202 78)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (205 78)  (205 78)  LC_7 Logic Functioning bit
 (39 14)  (207 78)  (207 78)  LC_7 Logic Functioning bit
 (40 14)  (208 78)  (208 78)  LC_7 Logic Functioning bit
 (42 14)  (210 78)  (210 78)  LC_7 Logic Functioning bit
 (17 15)  (185 79)  (185 79)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (195 79)  (195 79)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 79)  (197 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 79)  (198 79)  routing T_4_4.lc_trk_g0_6 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (199 79)  (199 79)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (41 15)  (209 79)  (209 79)  LC_7 Logic Functioning bit
 (43 15)  (211 79)  (211 79)  LC_7 Logic Functioning bit
 (46 15)  (214 79)  (214 79)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_5_4

 (12 0)  (234 64)  (234 64)  routing T_5_4.sp4_h_l_46 <X> T_5_4.sp4_h_r_2
 (21 0)  (243 64)  (243 64)  routing T_5_4.lft_op_3 <X> T_5_4.lc_trk_g0_3
 (22 0)  (244 64)  (244 64)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (246 64)  (246 64)  routing T_5_4.lft_op_3 <X> T_5_4.lc_trk_g0_3
 (25 0)  (247 64)  (247 64)  routing T_5_4.lft_op_2 <X> T_5_4.lc_trk_g0_2
 (27 0)  (249 64)  (249 64)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 64)  (251 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 64)  (253 64)  routing T_5_4.lc_trk_g0_5 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 64)  (254 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (258 64)  (258 64)  LC_0 Logic Functioning bit
 (38 0)  (260 64)  (260 64)  LC_0 Logic Functioning bit
 (2 1)  (224 65)  (224 65)  Column buffer control bit: LH_colbuf_cntl_1

 (13 1)  (235 65)  (235 65)  routing T_5_4.sp4_h_l_46 <X> T_5_4.sp4_h_r_2
 (22 1)  (244 65)  (244 65)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (246 65)  (246 65)  routing T_5_4.lft_op_2 <X> T_5_4.lc_trk_g0_2
 (30 1)  (252 65)  (252 65)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (36 1)  (258 65)  (258 65)  LC_0 Logic Functioning bit
 (38 1)  (260 65)  (260 65)  LC_0 Logic Functioning bit
 (2 2)  (224 66)  (224 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (237 66)  (237 66)  routing T_5_4.bot_op_5 <X> T_5_4.lc_trk_g0_5
 (17 2)  (239 66)  (239 66)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (251 66)  (251 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 66)  (254 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 66)  (256 66)  routing T_5_4.lc_trk_g1_1 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 66)  (257 66)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.input_2_1
 (40 2)  (262 66)  (262 66)  LC_1 Logic Functioning bit
 (0 3)  (222 67)  (222 67)  routing T_5_4.glb_netwk_1 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (26 3)  (248 67)  (248 67)  routing T_5_4.lc_trk_g0_3 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 67)  (251 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 67)  (252 67)  routing T_5_4.lc_trk_g0_2 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 67)  (254 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (256 67)  (256 67)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.input_2_1
 (11 4)  (233 68)  (233 68)  routing T_5_4.sp4_h_l_46 <X> T_5_4.sp4_v_b_5
 (13 4)  (235 68)  (235 68)  routing T_5_4.sp4_h_l_46 <X> T_5_4.sp4_v_b_5
 (15 4)  (237 68)  (237 68)  routing T_5_4.lft_op_1 <X> T_5_4.lc_trk_g1_1
 (17 4)  (239 68)  (239 68)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (240 68)  (240 68)  routing T_5_4.lft_op_1 <X> T_5_4.lc_trk_g1_1
 (21 4)  (243 68)  (243 68)  routing T_5_4.wire_logic_cluster/lc_3/out <X> T_5_4.lc_trk_g1_3
 (22 4)  (244 68)  (244 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (249 68)  (249 68)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 68)  (251 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 68)  (253 68)  routing T_5_4.lc_trk_g0_5 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 68)  (254 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (258 68)  (258 68)  LC_2 Logic Functioning bit
 (38 4)  (260 68)  (260 68)  LC_2 Logic Functioning bit
 (12 5)  (234 69)  (234 69)  routing T_5_4.sp4_h_l_46 <X> T_5_4.sp4_v_b_5
 (22 5)  (244 69)  (244 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (245 69)  (245 69)  routing T_5_4.sp4_h_r_2 <X> T_5_4.lc_trk_g1_2
 (24 5)  (246 69)  (246 69)  routing T_5_4.sp4_h_r_2 <X> T_5_4.lc_trk_g1_2
 (25 5)  (247 69)  (247 69)  routing T_5_4.sp4_h_r_2 <X> T_5_4.lc_trk_g1_2
 (30 5)  (252 69)  (252 69)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (36 5)  (258 69)  (258 69)  LC_2 Logic Functioning bit
 (38 5)  (260 69)  (260 69)  LC_2 Logic Functioning bit
 (10 6)  (232 70)  (232 70)  routing T_5_4.sp4_v_b_11 <X> T_5_4.sp4_h_l_41
 (14 6)  (236 70)  (236 70)  routing T_5_4.lft_op_4 <X> T_5_4.lc_trk_g1_4
 (15 6)  (237 70)  (237 70)  routing T_5_4.top_op_5 <X> T_5_4.lc_trk_g1_5
 (17 6)  (239 70)  (239 70)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (32 6)  (254 70)  (254 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 70)  (256 70)  routing T_5_4.lc_trk_g1_3 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (40 6)  (262 70)  (262 70)  LC_3 Logic Functioning bit
 (41 6)  (263 70)  (263 70)  LC_3 Logic Functioning bit
 (42 6)  (264 70)  (264 70)  LC_3 Logic Functioning bit
 (43 6)  (265 70)  (265 70)  LC_3 Logic Functioning bit
 (45 6)  (267 70)  (267 70)  LC_3 Logic Functioning bit
 (47 6)  (269 70)  (269 70)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (273 70)  (273 70)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (237 71)  (237 71)  routing T_5_4.lft_op_4 <X> T_5_4.lc_trk_g1_4
 (17 7)  (239 71)  (239 71)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (240 71)  (240 71)  routing T_5_4.top_op_5 <X> T_5_4.lc_trk_g1_5
 (31 7)  (253 71)  (253 71)  routing T_5_4.lc_trk_g1_3 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (40 7)  (262 71)  (262 71)  LC_3 Logic Functioning bit
 (41 7)  (263 71)  (263 71)  LC_3 Logic Functioning bit
 (42 7)  (264 71)  (264 71)  LC_3 Logic Functioning bit
 (43 7)  (265 71)  (265 71)  LC_3 Logic Functioning bit
 (26 8)  (248 72)  (248 72)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 72)  (249 72)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 72)  (250 72)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 72)  (251 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 72)  (252 72)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (36 8)  (258 72)  (258 72)  LC_4 Logic Functioning bit
 (38 8)  (260 72)  (260 72)  LC_4 Logic Functioning bit
 (41 8)  (263 72)  (263 72)  LC_4 Logic Functioning bit
 (43 8)  (265 72)  (265 72)  LC_4 Logic Functioning bit
 (51 8)  (273 72)  (273 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (249 73)  (249 73)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 73)  (251 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (35 10)  (257 74)  (257 74)  routing T_5_4.lc_trk_g0_5 <X> T_5_4.input_2_5
 (36 10)  (258 74)  (258 74)  LC_5 Logic Functioning bit
 (43 10)  (265 74)  (265 74)  LC_5 Logic Functioning bit
 (26 11)  (248 75)  (248 75)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 75)  (249 75)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 75)  (251 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (254 75)  (254 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (259 75)  (259 75)  LC_5 Logic Functioning bit
 (42 11)  (264 75)  (264 75)  LC_5 Logic Functioning bit
 (26 12)  (248 76)  (248 76)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (249 76)  (249 76)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (250 76)  (250 76)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 76)  (251 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 76)  (252 76)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (36 12)  (258 76)  (258 76)  LC_6 Logic Functioning bit
 (38 12)  (260 76)  (260 76)  LC_6 Logic Functioning bit
 (41 12)  (263 76)  (263 76)  LC_6 Logic Functioning bit
 (43 12)  (265 76)  (265 76)  LC_6 Logic Functioning bit
 (51 12)  (273 76)  (273 76)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (249 77)  (249 77)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 77)  (251 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (35 14)  (257 78)  (257 78)  routing T_5_4.lc_trk_g0_5 <X> T_5_4.input_2_7
 (36 14)  (258 78)  (258 78)  LC_7 Logic Functioning bit
 (43 14)  (265 78)  (265 78)  LC_7 Logic Functioning bit
 (15 15)  (237 79)  (237 79)  routing T_5_4.tnr_op_4 <X> T_5_4.lc_trk_g3_4
 (17 15)  (239 79)  (239 79)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (248 79)  (248 79)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 79)  (249 79)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 79)  (251 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (254 79)  (254 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (259 79)  (259 79)  LC_7 Logic Functioning bit
 (42 15)  (264 79)  (264 79)  LC_7 Logic Functioning bit


LogicTile_6_4

 (27 0)  (303 64)  (303 64)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 64)  (304 64)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 64)  (305 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 64)  (306 64)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (307 64)  (307 64)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 64)  (308 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 64)  (309 64)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 64)  (310 64)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 64)  (312 64)  LC_0 Logic Functioning bit
 (37 0)  (313 64)  (313 64)  LC_0 Logic Functioning bit
 (38 0)  (314 64)  (314 64)  LC_0 Logic Functioning bit
 (39 0)  (315 64)  (315 64)  LC_0 Logic Functioning bit
 (40 0)  (316 64)  (316 64)  LC_0 Logic Functioning bit
 (41 0)  (317 64)  (317 64)  LC_0 Logic Functioning bit
 (42 0)  (318 64)  (318 64)  LC_0 Logic Functioning bit
 (43 0)  (319 64)  (319 64)  LC_0 Logic Functioning bit
 (2 1)  (278 65)  (278 65)  Column buffer control bit: LH_colbuf_cntl_1

 (15 1)  (291 65)  (291 65)  routing T_6_4.bot_op_0 <X> T_6_4.lc_trk_g0_0
 (17 1)  (293 65)  (293 65)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (298 65)  (298 65)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (300 65)  (300 65)  routing T_6_4.bot_op_2 <X> T_6_4.lc_trk_g0_2
 (26 1)  (302 65)  (302 65)  routing T_6_4.lc_trk_g0_2 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 65)  (305 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 65)  (306 65)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 65)  (308 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (312 65)  (312 65)  LC_0 Logic Functioning bit
 (37 1)  (313 65)  (313 65)  LC_0 Logic Functioning bit
 (38 1)  (314 65)  (314 65)  LC_0 Logic Functioning bit
 (39 1)  (315 65)  (315 65)  LC_0 Logic Functioning bit
 (41 1)  (317 65)  (317 65)  LC_0 Logic Functioning bit
 (42 1)  (318 65)  (318 65)  LC_0 Logic Functioning bit
 (43 1)  (319 65)  (319 65)  LC_0 Logic Functioning bit
 (15 15)  (291 79)  (291 79)  routing T_6_4.sp4_v_t_33 <X> T_6_4.lc_trk_g3_4
 (16 15)  (292 79)  (292 79)  routing T_6_4.sp4_v_t_33 <X> T_6_4.lc_trk_g3_4
 (17 15)  (293 79)  (293 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (298 79)  (298 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (299 79)  (299 79)  routing T_6_4.sp4_v_b_46 <X> T_6_4.lc_trk_g3_6
 (24 15)  (300 79)  (300 79)  routing T_6_4.sp4_v_b_46 <X> T_6_4.lc_trk_g3_6


LogicTile_7_4

 (2 1)  (336 65)  (336 65)  Column buffer control bit: LH_colbuf_cntl_1

 (22 1)  (356 65)  (356 65)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (357 65)  (357 65)  routing T_7_4.sp12_h_l_17 <X> T_7_4.lc_trk_g0_2
 (25 1)  (359 65)  (359 65)  routing T_7_4.sp12_h_l_17 <X> T_7_4.lc_trk_g0_2
 (2 2)  (336 66)  (336 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (334 67)  (334 67)  routing T_7_4.glb_netwk_1 <X> T_7_4.wire_logic_cluster/lc_7/clk
 (1 4)  (335 68)  (335 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (365 68)  (365 68)  routing T_7_4.lc_trk_g2_7 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 68)  (366 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 68)  (367 68)  routing T_7_4.lc_trk_g2_7 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 68)  (370 68)  LC_2 Logic Functioning bit
 (37 4)  (371 68)  (371 68)  LC_2 Logic Functioning bit
 (38 4)  (372 68)  (372 68)  LC_2 Logic Functioning bit
 (39 4)  (373 68)  (373 68)  LC_2 Logic Functioning bit
 (45 4)  (379 68)  (379 68)  LC_2 Logic Functioning bit
 (1 5)  (335 69)  (335 69)  routing T_7_4.lc_trk_g0_2 <X> T_7_4.wire_logic_cluster/lc_7/cen
 (31 5)  (365 69)  (365 69)  routing T_7_4.lc_trk_g2_7 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (36 5)  (370 69)  (370 69)  LC_2 Logic Functioning bit
 (37 5)  (371 69)  (371 69)  LC_2 Logic Functioning bit
 (38 5)  (372 69)  (372 69)  LC_2 Logic Functioning bit
 (39 5)  (373 69)  (373 69)  LC_2 Logic Functioning bit
 (21 10)  (355 74)  (355 74)  routing T_7_4.wire_logic_cluster/lc_7/out <X> T_7_4.lc_trk_g2_7
 (22 10)  (356 74)  (356 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 14)  (349 78)  (349 78)  routing T_7_4.sp4_h_l_16 <X> T_7_4.lc_trk_g3_5
 (16 14)  (350 78)  (350 78)  routing T_7_4.sp4_h_l_16 <X> T_7_4.lc_trk_g3_5
 (17 14)  (351 78)  (351 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (365 78)  (365 78)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 78)  (366 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 78)  (367 78)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 78)  (368 78)  routing T_7_4.lc_trk_g3_5 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (370 78)  (370 78)  LC_7 Logic Functioning bit
 (37 14)  (371 78)  (371 78)  LC_7 Logic Functioning bit
 (38 14)  (372 78)  (372 78)  LC_7 Logic Functioning bit
 (39 14)  (373 78)  (373 78)  LC_7 Logic Functioning bit
 (45 14)  (379 78)  (379 78)  LC_7 Logic Functioning bit
 (18 15)  (352 79)  (352 79)  routing T_7_4.sp4_h_l_16 <X> T_7_4.lc_trk_g3_5
 (36 15)  (370 79)  (370 79)  LC_7 Logic Functioning bit
 (37 15)  (371 79)  (371 79)  LC_7 Logic Functioning bit
 (38 15)  (372 79)  (372 79)  LC_7 Logic Functioning bit
 (39 15)  (373 79)  (373 79)  LC_7 Logic Functioning bit


LogicTile_8_4



LogicTile_9_4

 (12 6)  (454 70)  (454 70)  routing T_9_4.sp4_v_b_5 <X> T_9_4.sp4_h_l_40


RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



LogicTile_1_3

 (27 0)  (45 48)  (45 48)  routing T_1_3.lc_trk_g1_0 <X> T_1_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 48)  (47 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 48)  (50 48)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (55 48)  (55 48)  LC_0 Logic Functioning bit
 (39 0)  (57 48)  (57 48)  LC_0 Logic Functioning bit
 (41 0)  (59 48)  (59 48)  LC_0 Logic Functioning bit
 (43 0)  (61 48)  (61 48)  LC_0 Logic Functioning bit
 (45 0)  (63 48)  (63 48)  LC_0 Logic Functioning bit
 (37 1)  (55 49)  (55 49)  LC_0 Logic Functioning bit
 (39 1)  (57 49)  (57 49)  LC_0 Logic Functioning bit
 (41 1)  (59 49)  (59 49)  LC_0 Logic Functioning bit
 (43 1)  (61 49)  (61 49)  LC_0 Logic Functioning bit
 (49 1)  (67 49)  (67 49)  Carry_In_Mux bit 

 (2 2)  (20 50)  (20 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 51)  (18 51)  routing T_1_3.glb_netwk_1 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (14 4)  (32 52)  (32 52)  routing T_1_3.wire_logic_cluster/lc_0/out <X> T_1_3.lc_trk_g1_0
 (17 5)  (35 53)  (35 53)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0


LogicTile_2_3

 (11 0)  (83 48)  (83 48)  routing T_2_3.sp4_h_r_9 <X> T_2_3.sp4_v_b_2
 (14 0)  (86 48)  (86 48)  routing T_2_3.sp12_h_r_0 <X> T_2_3.lc_trk_g0_0
 (22 0)  (94 48)  (94 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (95 48)  (95 48)  routing T_2_3.sp4_h_r_3 <X> T_2_3.lc_trk_g0_3
 (24 0)  (96 48)  (96 48)  routing T_2_3.sp4_h_r_3 <X> T_2_3.lc_trk_g0_3
 (26 0)  (98 48)  (98 48)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 48)  (99 48)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 48)  (100 48)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 48)  (101 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 48)  (102 48)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 48)  (104 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 48)  (108 48)  LC_0 Logic Functioning bit
 (47 0)  (119 48)  (119 48)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (86 49)  (86 49)  routing T_2_3.sp12_h_r_0 <X> T_2_3.lc_trk_g0_0
 (15 1)  (87 49)  (87 49)  routing T_2_3.sp12_h_r_0 <X> T_2_3.lc_trk_g0_0
 (17 1)  (89 49)  (89 49)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (93 49)  (93 49)  routing T_2_3.sp4_h_r_3 <X> T_2_3.lc_trk_g0_3
 (22 1)  (94 49)  (94 49)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (96 49)  (96 49)  routing T_2_3.top_op_2 <X> T_2_3.lc_trk_g0_2
 (25 1)  (97 49)  (97 49)  routing T_2_3.top_op_2 <X> T_2_3.lc_trk_g0_2
 (26 1)  (98 49)  (98 49)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 49)  (101 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 49)  (102 49)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 49)  (103 49)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 49)  (104 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (107 49)  (107 49)  routing T_2_3.lc_trk_g0_2 <X> T_2_3.input_2_0
 (37 1)  (109 49)  (109 49)  LC_0 Logic Functioning bit
 (4 2)  (76 50)  (76 50)  routing T_2_3.sp4_h_r_6 <X> T_2_3.sp4_v_t_37
 (6 2)  (78 50)  (78 50)  routing T_2_3.sp4_h_r_6 <X> T_2_3.sp4_v_t_37
 (13 2)  (85 50)  (85 50)  routing T_2_3.sp4_h_r_2 <X> T_2_3.sp4_v_t_39
 (29 2)  (101 50)  (101 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 50)  (103 50)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 50)  (104 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 50)  (108 50)  LC_1 Logic Functioning bit
 (38 2)  (110 50)  (110 50)  LC_1 Logic Functioning bit
 (46 2)  (118 50)  (118 50)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (77 51)  (77 51)  routing T_2_3.sp4_h_r_6 <X> T_2_3.sp4_v_t_37
 (12 3)  (84 51)  (84 51)  routing T_2_3.sp4_h_r_2 <X> T_2_3.sp4_v_t_39
 (22 3)  (94 51)  (94 51)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 51)  (96 51)  routing T_2_3.top_op_6 <X> T_2_3.lc_trk_g0_6
 (25 3)  (97 51)  (97 51)  routing T_2_3.top_op_6 <X> T_2_3.lc_trk_g0_6
 (26 3)  (98 51)  (98 51)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 51)  (101 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 51)  (102 51)  routing T_2_3.lc_trk_g0_2 <X> T_2_3.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 51)  (103 51)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 51)  (104 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (105 51)  (105 51)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.input_2_1
 (34 3)  (106 51)  (106 51)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.input_2_1
 (4 4)  (76 52)  (76 52)  routing T_2_3.sp4_h_l_38 <X> T_2_3.sp4_v_b_3
 (11 4)  (83 52)  (83 52)  routing T_2_3.sp4_v_t_39 <X> T_2_3.sp4_v_b_5
 (22 4)  (94 52)  (94 52)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (96 52)  (96 52)  routing T_2_3.top_op_3 <X> T_2_3.lc_trk_g1_3
 (27 4)  (99 52)  (99 52)  routing T_2_3.lc_trk_g1_2 <X> T_2_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 52)  (101 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 52)  (103 52)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 52)  (104 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 52)  (106 52)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 52)  (108 52)  LC_2 Logic Functioning bit
 (38 4)  (110 52)  (110 52)  LC_2 Logic Functioning bit
 (5 5)  (77 53)  (77 53)  routing T_2_3.sp4_h_l_38 <X> T_2_3.sp4_v_b_3
 (8 5)  (80 53)  (80 53)  routing T_2_3.sp4_h_r_4 <X> T_2_3.sp4_v_b_4
 (12 5)  (84 53)  (84 53)  routing T_2_3.sp4_v_t_39 <X> T_2_3.sp4_v_b_5
 (14 5)  (86 53)  (86 53)  routing T_2_3.sp4_h_r_0 <X> T_2_3.lc_trk_g1_0
 (15 5)  (87 53)  (87 53)  routing T_2_3.sp4_h_r_0 <X> T_2_3.lc_trk_g1_0
 (16 5)  (88 53)  (88 53)  routing T_2_3.sp4_h_r_0 <X> T_2_3.lc_trk_g1_0
 (17 5)  (89 53)  (89 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (93 53)  (93 53)  routing T_2_3.top_op_3 <X> T_2_3.lc_trk_g1_3
 (22 5)  (94 53)  (94 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (95 53)  (95 53)  routing T_2_3.sp4_h_r_2 <X> T_2_3.lc_trk_g1_2
 (24 5)  (96 53)  (96 53)  routing T_2_3.sp4_h_r_2 <X> T_2_3.lc_trk_g1_2
 (25 5)  (97 53)  (97 53)  routing T_2_3.sp4_h_r_2 <X> T_2_3.lc_trk_g1_2
 (29 5)  (101 53)  (101 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 53)  (102 53)  routing T_2_3.lc_trk_g1_2 <X> T_2_3.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 53)  (103 53)  routing T_2_3.lc_trk_g1_6 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 53)  (108 53)  LC_2 Logic Functioning bit
 (37 5)  (109 53)  (109 53)  LC_2 Logic Functioning bit
 (38 5)  (110 53)  (110 53)  LC_2 Logic Functioning bit
 (39 5)  (111 53)  (111 53)  LC_2 Logic Functioning bit
 (48 5)  (120 53)  (120 53)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (75 54)  (75 54)  routing T_2_3.sp12_h_r_0 <X> T_2_3.sp12_v_t_23
 (5 6)  (77 54)  (77 54)  routing T_2_3.sp4_h_r_0 <X> T_2_3.sp4_h_l_38
 (22 6)  (94 54)  (94 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (95 54)  (95 54)  routing T_2_3.sp4_h_r_7 <X> T_2_3.lc_trk_g1_7
 (24 6)  (96 54)  (96 54)  routing T_2_3.sp4_h_r_7 <X> T_2_3.lc_trk_g1_7
 (26 6)  (98 54)  (98 54)  routing T_2_3.lc_trk_g1_4 <X> T_2_3.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 54)  (101 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 54)  (102 54)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 54)  (104 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 54)  (108 54)  LC_3 Logic Functioning bit
 (46 6)  (118 54)  (118 54)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (75 55)  (75 55)  routing T_2_3.sp12_h_r_0 <X> T_2_3.sp12_v_t_23
 (4 7)  (76 55)  (76 55)  routing T_2_3.sp4_h_r_0 <X> T_2_3.sp4_h_l_38
 (14 7)  (86 55)  (86 55)  routing T_2_3.sp4_h_r_4 <X> T_2_3.lc_trk_g1_4
 (15 7)  (87 55)  (87 55)  routing T_2_3.sp4_h_r_4 <X> T_2_3.lc_trk_g1_4
 (16 7)  (88 55)  (88 55)  routing T_2_3.sp4_h_r_4 <X> T_2_3.lc_trk_g1_4
 (17 7)  (89 55)  (89 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (93 55)  (93 55)  routing T_2_3.sp4_h_r_7 <X> T_2_3.lc_trk_g1_7
 (22 7)  (94 55)  (94 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 55)  (95 55)  routing T_2_3.sp4_h_r_6 <X> T_2_3.lc_trk_g1_6
 (24 7)  (96 55)  (96 55)  routing T_2_3.sp4_h_r_6 <X> T_2_3.lc_trk_g1_6
 (25 7)  (97 55)  (97 55)  routing T_2_3.sp4_h_r_6 <X> T_2_3.lc_trk_g1_6
 (27 7)  (99 55)  (99 55)  routing T_2_3.lc_trk_g1_4 <X> T_2_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 55)  (101 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 55)  (102 55)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 55)  (103 55)  routing T_2_3.lc_trk_g0_2 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 55)  (104 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 55)  (107 55)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.input_2_3
 (36 7)  (108 55)  (108 55)  LC_3 Logic Functioning bit
 (27 8)  (99 56)  (99 56)  routing T_2_3.lc_trk_g1_0 <X> T_2_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 56)  (101 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 56)  (104 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 56)  (107 56)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.input_2_4
 (36 8)  (108 56)  (108 56)  LC_4 Logic Functioning bit
 (5 9)  (77 57)  (77 57)  routing T_2_3.sp4_h_r_6 <X> T_2_3.sp4_v_b_6
 (26 9)  (98 57)  (98 57)  routing T_2_3.lc_trk_g0_2 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 57)  (101 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 57)  (103 57)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 57)  (104 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (107 57)  (107 57)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.input_2_4
 (37 9)  (109 57)  (109 57)  LC_4 Logic Functioning bit
 (46 9)  (118 57)  (118 57)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (76 58)  (76 58)  routing T_2_3.sp4_h_r_0 <X> T_2_3.sp4_v_t_43
 (6 10)  (78 58)  (78 58)  routing T_2_3.sp4_h_r_0 <X> T_2_3.sp4_v_t_43
 (27 10)  (99 58)  (99 58)  routing T_2_3.lc_trk_g1_3 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 58)  (101 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 58)  (103 58)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 58)  (104 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 58)  (106 58)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 58)  (108 58)  LC_5 Logic Functioning bit
 (38 10)  (110 58)  (110 58)  LC_5 Logic Functioning bit
 (5 11)  (77 59)  (77 59)  routing T_2_3.sp4_h_r_0 <X> T_2_3.sp4_v_t_43
 (30 11)  (102 59)  (102 59)  routing T_2_3.lc_trk_g1_3 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 59)  (103 59)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 59)  (108 59)  LC_5 Logic Functioning bit
 (38 11)  (110 59)  (110 59)  LC_5 Logic Functioning bit
 (46 11)  (118 59)  (118 59)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (86 60)  (86 60)  routing T_2_3.sp4_h_r_40 <X> T_2_3.lc_trk_g3_0
 (29 12)  (101 60)  (101 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 60)  (104 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 60)  (106 60)  routing T_2_3.lc_trk_g1_2 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 60)  (107 60)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.input_2_6
 (36 12)  (108 60)  (108 60)  LC_6 Logic Functioning bit
 (43 12)  (115 60)  (115 60)  LC_6 Logic Functioning bit
 (47 12)  (119 60)  (119 60)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (86 61)  (86 61)  routing T_2_3.sp4_h_r_40 <X> T_2_3.lc_trk_g3_0
 (15 13)  (87 61)  (87 61)  routing T_2_3.sp4_h_r_40 <X> T_2_3.lc_trk_g3_0
 (16 13)  (88 61)  (88 61)  routing T_2_3.sp4_h_r_40 <X> T_2_3.lc_trk_g3_0
 (17 13)  (89 61)  (89 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (98 61)  (98 61)  routing T_2_3.lc_trk_g0_2 <X> T_2_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 61)  (101 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 61)  (102 61)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 61)  (103 61)  routing T_2_3.lc_trk_g1_2 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 61)  (104 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (107 61)  (107 61)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.input_2_6
 (25 14)  (97 62)  (97 62)  routing T_2_3.sp4_h_r_38 <X> T_2_3.lc_trk_g3_6
 (22 15)  (94 63)  (94 63)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (95 63)  (95 63)  routing T_2_3.sp4_h_r_38 <X> T_2_3.lc_trk_g3_6
 (24 15)  (96 63)  (96 63)  routing T_2_3.sp4_h_r_38 <X> T_2_3.lc_trk_g3_6


RAM_Tile_3_3

 (11 0)  (137 48)  (137 48)  routing T_3_3.sp4_h_r_9 <X> T_3_3.sp4_v_b_2
 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control

 (10 5)  (136 53)  (136 53)  routing T_3_3.sp4_h_r_11 <X> T_3_3.sp4_v_b_4
 (4 7)  (130 55)  (130 55)  routing T_3_3.sp4_h_r_7 <X> T_3_3.sp4_h_l_38
 (6 7)  (132 55)  (132 55)  routing T_3_3.sp4_h_r_7 <X> T_3_3.sp4_h_l_38
 (11 7)  (137 55)  (137 55)  routing T_3_3.sp4_h_r_9 <X> T_3_3.sp4_h_l_40
 (13 7)  (139 55)  (139 55)  routing T_3_3.sp4_h_r_9 <X> T_3_3.sp4_h_l_40
 (8 9)  (134 57)  (134 57)  routing T_3_3.sp4_h_r_7 <X> T_3_3.sp4_v_b_7


LogicTile_4_3

 (29 0)  (197 48)  (197 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 48)  (198 48)  routing T_4_3.lc_trk_g0_5 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (35 0)  (203 48)  (203 48)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.input_2_0
 (44 0)  (212 48)  (212 48)  LC_0 Logic Functioning bit
 (32 1)  (200 49)  (200 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (201 49)  (201 49)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.input_2_0
 (2 2)  (170 50)  (170 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (183 50)  (183 50)  routing T_4_3.top_op_5 <X> T_4_3.lc_trk_g0_5
 (17 2)  (185 50)  (185 50)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (195 50)  (195 50)  routing T_4_3.lc_trk_g3_1 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 50)  (196 50)  routing T_4_3.lc_trk_g3_1 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 50)  (197 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 50)  (200 50)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (203 50)  (203 50)  routing T_4_3.lc_trk_g1_4 <X> T_4_3.input_2_1
 (36 2)  (204 50)  (204 50)  LC_1 Logic Functioning bit
 (39 2)  (207 50)  (207 50)  LC_1 Logic Functioning bit
 (41 2)  (209 50)  (209 50)  LC_1 Logic Functioning bit
 (42 2)  (210 50)  (210 50)  LC_1 Logic Functioning bit
 (44 2)  (212 50)  (212 50)  LC_1 Logic Functioning bit
 (45 2)  (213 50)  (213 50)  LC_1 Logic Functioning bit
 (46 2)  (214 50)  (214 50)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (168 51)  (168 51)  routing T_4_3.glb_netwk_1 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (18 3)  (186 51)  (186 51)  routing T_4_3.top_op_5 <X> T_4_3.lc_trk_g0_5
 (32 3)  (200 51)  (200 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (202 51)  (202 51)  routing T_4_3.lc_trk_g1_4 <X> T_4_3.input_2_1
 (36 3)  (204 51)  (204 51)  LC_1 Logic Functioning bit
 (39 3)  (207 51)  (207 51)  LC_1 Logic Functioning bit
 (41 3)  (209 51)  (209 51)  LC_1 Logic Functioning bit
 (42 3)  (210 51)  (210 51)  LC_1 Logic Functioning bit
 (21 4)  (189 52)  (189 52)  routing T_4_3.wire_logic_cluster/lc_3/out <X> T_4_3.lc_trk_g1_3
 (22 4)  (190 52)  (190 52)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (193 52)  (193 52)  routing T_4_3.wire_logic_cluster/lc_2/out <X> T_4_3.lc_trk_g1_2
 (27 4)  (195 52)  (195 52)  routing T_4_3.lc_trk_g1_2 <X> T_4_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 52)  (197 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 52)  (200 52)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (204 52)  (204 52)  LC_2 Logic Functioning bit
 (39 4)  (207 52)  (207 52)  LC_2 Logic Functioning bit
 (41 4)  (209 52)  (209 52)  LC_2 Logic Functioning bit
 (42 4)  (210 52)  (210 52)  LC_2 Logic Functioning bit
 (44 4)  (212 52)  (212 52)  LC_2 Logic Functioning bit
 (45 4)  (213 52)  (213 52)  LC_2 Logic Functioning bit
 (46 4)  (214 52)  (214 52)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (16 5)  (184 53)  (184 53)  routing T_4_3.sp12_h_r_8 <X> T_4_3.lc_trk_g1_0
 (17 5)  (185 53)  (185 53)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (190 53)  (190 53)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (198 53)  (198 53)  routing T_4_3.lc_trk_g1_2 <X> T_4_3.wire_logic_cluster/lc_2/in_1
 (32 5)  (200 53)  (200 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (201 53)  (201 53)  routing T_4_3.lc_trk_g2_2 <X> T_4_3.input_2_2
 (35 5)  (203 53)  (203 53)  routing T_4_3.lc_trk_g2_2 <X> T_4_3.input_2_2
 (36 5)  (204 53)  (204 53)  LC_2 Logic Functioning bit
 (39 5)  (207 53)  (207 53)  LC_2 Logic Functioning bit
 (41 5)  (209 53)  (209 53)  LC_2 Logic Functioning bit
 (42 5)  (210 53)  (210 53)  LC_2 Logic Functioning bit
 (51 5)  (219 53)  (219 53)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (189 54)  (189 54)  routing T_4_3.wire_logic_cluster/lc_7/out <X> T_4_3.lc_trk_g1_7
 (22 6)  (190 54)  (190 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (193 54)  (193 54)  routing T_4_3.wire_logic_cluster/lc_6/out <X> T_4_3.lc_trk_g1_6
 (27 6)  (195 54)  (195 54)  routing T_4_3.lc_trk_g1_3 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 54)  (197 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 54)  (200 54)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (204 54)  (204 54)  LC_3 Logic Functioning bit
 (39 6)  (207 54)  (207 54)  LC_3 Logic Functioning bit
 (41 6)  (209 54)  (209 54)  LC_3 Logic Functioning bit
 (42 6)  (210 54)  (210 54)  LC_3 Logic Functioning bit
 (44 6)  (212 54)  (212 54)  LC_3 Logic Functioning bit
 (45 6)  (213 54)  (213 54)  LC_3 Logic Functioning bit
 (46 6)  (214 54)  (214 54)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (16 7)  (184 55)  (184 55)  routing T_4_3.sp12_h_r_12 <X> T_4_3.lc_trk_g1_4
 (17 7)  (185 55)  (185 55)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (190 55)  (190 55)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (198 55)  (198 55)  routing T_4_3.lc_trk_g1_3 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (32 7)  (200 55)  (200 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (201 55)  (201 55)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.input_2_3
 (34 7)  (202 55)  (202 55)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.input_2_3
 (36 7)  (204 55)  (204 55)  LC_3 Logic Functioning bit
 (39 7)  (207 55)  (207 55)  LC_3 Logic Functioning bit
 (41 7)  (209 55)  (209 55)  LC_3 Logic Functioning bit
 (42 7)  (210 55)  (210 55)  LC_3 Logic Functioning bit
 (51 7)  (219 55)  (219 55)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (182 56)  (182 56)  routing T_4_3.sp4_h_l_21 <X> T_4_3.lc_trk_g2_0
 (25 8)  (193 56)  (193 56)  routing T_4_3.sp4_h_r_42 <X> T_4_3.lc_trk_g2_2
 (27 8)  (195 56)  (195 56)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 56)  (196 56)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 56)  (197 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 56)  (198 56)  routing T_4_3.lc_trk_g3_4 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 56)  (200 56)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (204 56)  (204 56)  LC_4 Logic Functioning bit
 (39 8)  (207 56)  (207 56)  LC_4 Logic Functioning bit
 (41 8)  (209 56)  (209 56)  LC_4 Logic Functioning bit
 (42 8)  (210 56)  (210 56)  LC_4 Logic Functioning bit
 (44 8)  (212 56)  (212 56)  LC_4 Logic Functioning bit
 (45 8)  (213 56)  (213 56)  LC_4 Logic Functioning bit
 (46 8)  (214 56)  (214 56)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (183 57)  (183 57)  routing T_4_3.sp4_h_l_21 <X> T_4_3.lc_trk_g2_0
 (16 9)  (184 57)  (184 57)  routing T_4_3.sp4_h_l_21 <X> T_4_3.lc_trk_g2_0
 (17 9)  (185 57)  (185 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (190 57)  (190 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (191 57)  (191 57)  routing T_4_3.sp4_h_r_42 <X> T_4_3.lc_trk_g2_2
 (24 9)  (192 57)  (192 57)  routing T_4_3.sp4_h_r_42 <X> T_4_3.lc_trk_g2_2
 (25 9)  (193 57)  (193 57)  routing T_4_3.sp4_h_r_42 <X> T_4_3.lc_trk_g2_2
 (32 9)  (200 57)  (200 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (201 57)  (201 57)  routing T_4_3.lc_trk_g2_0 <X> T_4_3.input_2_4
 (36 9)  (204 57)  (204 57)  LC_4 Logic Functioning bit
 (39 9)  (207 57)  (207 57)  LC_4 Logic Functioning bit
 (41 9)  (209 57)  (209 57)  LC_4 Logic Functioning bit
 (42 9)  (210 57)  (210 57)  LC_4 Logic Functioning bit
 (25 10)  (193 58)  (193 58)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g2_6
 (27 10)  (195 58)  (195 58)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 58)  (196 58)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 58)  (197 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 58)  (198 58)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 58)  (200 58)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (204 58)  (204 58)  LC_5 Logic Functioning bit
 (39 10)  (207 58)  (207 58)  LC_5 Logic Functioning bit
 (41 10)  (209 58)  (209 58)  LC_5 Logic Functioning bit
 (42 10)  (210 58)  (210 58)  LC_5 Logic Functioning bit
 (44 10)  (212 58)  (212 58)  LC_5 Logic Functioning bit
 (45 10)  (213 58)  (213 58)  LC_5 Logic Functioning bit
 (46 10)  (214 58)  (214 58)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (185 59)  (185 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (190 59)  (190 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (191 59)  (191 59)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g2_6
 (24 11)  (192 59)  (192 59)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g2_6
 (25 11)  (193 59)  (193 59)  routing T_4_3.sp4_h_r_46 <X> T_4_3.lc_trk_g2_6
 (32 11)  (200 59)  (200 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (202 59)  (202 59)  routing T_4_3.lc_trk_g1_0 <X> T_4_3.input_2_5
 (36 11)  (204 59)  (204 59)  LC_5 Logic Functioning bit
 (39 11)  (207 59)  (207 59)  LC_5 Logic Functioning bit
 (41 11)  (209 59)  (209 59)  LC_5 Logic Functioning bit
 (42 11)  (210 59)  (210 59)  LC_5 Logic Functioning bit
 (8 12)  (176 60)  (176 60)  routing T_4_3.sp4_v_b_4 <X> T_4_3.sp4_h_r_10
 (9 12)  (177 60)  (177 60)  routing T_4_3.sp4_v_b_4 <X> T_4_3.sp4_h_r_10
 (10 12)  (178 60)  (178 60)  routing T_4_3.sp4_v_b_4 <X> T_4_3.sp4_h_r_10
 (17 12)  (185 60)  (185 60)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 60)  (186 60)  routing T_4_3.wire_logic_cluster/lc_1/out <X> T_4_3.lc_trk_g3_1
 (25 12)  (193 60)  (193 60)  routing T_4_3.sp4_h_r_34 <X> T_4_3.lc_trk_g3_2
 (27 12)  (195 60)  (195 60)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 60)  (197 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 60)  (198 60)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 60)  (200 60)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (203 60)  (203 60)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.input_2_6
 (36 12)  (204 60)  (204 60)  LC_6 Logic Functioning bit
 (39 12)  (207 60)  (207 60)  LC_6 Logic Functioning bit
 (41 12)  (209 60)  (209 60)  LC_6 Logic Functioning bit
 (42 12)  (210 60)  (210 60)  LC_6 Logic Functioning bit
 (44 12)  (212 60)  (212 60)  LC_6 Logic Functioning bit
 (45 12)  (213 60)  (213 60)  LC_6 Logic Functioning bit
 (46 12)  (214 60)  (214 60)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (215 60)  (215 60)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (183 61)  (183 61)  routing T_4_3.tnr_op_0 <X> T_4_3.lc_trk_g3_0
 (17 13)  (185 61)  (185 61)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (190 61)  (190 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (191 61)  (191 61)  routing T_4_3.sp4_h_r_34 <X> T_4_3.lc_trk_g3_2
 (24 13)  (192 61)  (192 61)  routing T_4_3.sp4_h_r_34 <X> T_4_3.lc_trk_g3_2
 (30 13)  (198 61)  (198 61)  routing T_4_3.lc_trk_g1_6 <X> T_4_3.wire_logic_cluster/lc_6/in_1
 (32 13)  (200 61)  (200 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (201 61)  (201 61)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.input_2_6
 (35 13)  (203 61)  (203 61)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.input_2_6
 (36 13)  (204 61)  (204 61)  LC_6 Logic Functioning bit
 (39 13)  (207 61)  (207 61)  LC_6 Logic Functioning bit
 (41 13)  (209 61)  (209 61)  LC_6 Logic Functioning bit
 (42 13)  (210 61)  (210 61)  LC_6 Logic Functioning bit
 (14 14)  (182 62)  (182 62)  routing T_4_3.wire_logic_cluster/lc_4/out <X> T_4_3.lc_trk_g3_4
 (17 14)  (185 62)  (185 62)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (186 62)  (186 62)  routing T_4_3.wire_logic_cluster/lc_5/out <X> T_4_3.lc_trk_g3_5
 (27 14)  (195 62)  (195 62)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 62)  (197 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 62)  (198 62)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 62)  (200 62)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (204 62)  (204 62)  LC_7 Logic Functioning bit
 (39 14)  (207 62)  (207 62)  LC_7 Logic Functioning bit
 (41 14)  (209 62)  (209 62)  LC_7 Logic Functioning bit
 (42 14)  (210 62)  (210 62)  LC_7 Logic Functioning bit
 (44 14)  (212 62)  (212 62)  LC_7 Logic Functioning bit
 (45 14)  (213 62)  (213 62)  LC_7 Logic Functioning bit
 (46 14)  (214 62)  (214 62)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (185 63)  (185 63)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (198 63)  (198 63)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (32 15)  (200 63)  (200 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (201 63)  (201 63)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.input_2_7
 (34 15)  (202 63)  (202 63)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.input_2_7
 (35 15)  (203 63)  (203 63)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.input_2_7
 (36 15)  (204 63)  (204 63)  LC_7 Logic Functioning bit
 (39 15)  (207 63)  (207 63)  LC_7 Logic Functioning bit
 (41 15)  (209 63)  (209 63)  LC_7 Logic Functioning bit
 (42 15)  (210 63)  (210 63)  LC_7 Logic Functioning bit


LogicTile_5_3

 (15 0)  (237 48)  (237 48)  routing T_5_3.lft_op_1 <X> T_5_3.lc_trk_g0_1
 (17 0)  (239 48)  (239 48)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (240 48)  (240 48)  routing T_5_3.lft_op_1 <X> T_5_3.lc_trk_g0_1
 (22 0)  (244 48)  (244 48)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (246 48)  (246 48)  routing T_5_3.top_op_3 <X> T_5_3.lc_trk_g0_3
 (25 0)  (247 48)  (247 48)  routing T_5_3.lft_op_2 <X> T_5_3.lc_trk_g0_2
 (21 1)  (243 49)  (243 49)  routing T_5_3.top_op_3 <X> T_5_3.lc_trk_g0_3
 (22 1)  (244 49)  (244 49)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (246 49)  (246 49)  routing T_5_3.lft_op_2 <X> T_5_3.lc_trk_g0_2
 (2 2)  (224 50)  (224 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (236 50)  (236 50)  routing T_5_3.lft_op_4 <X> T_5_3.lc_trk_g0_4
 (21 2)  (243 50)  (243 50)  routing T_5_3.lft_op_7 <X> T_5_3.lc_trk_g0_7
 (22 2)  (244 50)  (244 50)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (246 50)  (246 50)  routing T_5_3.lft_op_7 <X> T_5_3.lc_trk_g0_7
 (26 2)  (248 50)  (248 50)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 50)  (249 50)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 50)  (251 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 50)  (252 50)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 50)  (254 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 50)  (255 50)  routing T_5_3.lc_trk_g2_0 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (40 2)  (262 50)  (262 50)  LC_1 Logic Functioning bit
 (0 3)  (222 51)  (222 51)  routing T_5_3.glb_netwk_1 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (15 3)  (237 51)  (237 51)  routing T_5_3.lft_op_4 <X> T_5_3.lc_trk_g0_4
 (17 3)  (239 51)  (239 51)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (248 51)  (248 51)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 51)  (251 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (254 51)  (254 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (255 51)  (255 51)  routing T_5_3.lc_trk_g2_3 <X> T_5_3.input_2_1
 (35 3)  (257 51)  (257 51)  routing T_5_3.lc_trk_g2_3 <X> T_5_3.input_2_1
 (15 4)  (237 52)  (237 52)  routing T_5_3.top_op_1 <X> T_5_3.lc_trk_g1_1
 (17 4)  (239 52)  (239 52)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (31 4)  (253 52)  (253 52)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 52)  (254 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 52)  (255 52)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 52)  (256 52)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 52)  (258 52)  LC_2 Logic Functioning bit
 (38 4)  (260 52)  (260 52)  LC_2 Logic Functioning bit
 (42 4)  (264 52)  (264 52)  LC_2 Logic Functioning bit
 (43 4)  (265 52)  (265 52)  LC_2 Logic Functioning bit
 (50 4)  (272 52)  (272 52)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (237 53)  (237 53)  routing T_5_3.sp4_v_t_5 <X> T_5_3.lc_trk_g1_0
 (16 5)  (238 53)  (238 53)  routing T_5_3.sp4_v_t_5 <X> T_5_3.lc_trk_g1_0
 (17 5)  (239 53)  (239 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (240 53)  (240 53)  routing T_5_3.top_op_1 <X> T_5_3.lc_trk_g1_1
 (22 5)  (244 53)  (244 53)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (246 53)  (246 53)  routing T_5_3.bot_op_2 <X> T_5_3.lc_trk_g1_2
 (31 5)  (253 53)  (253 53)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_2/in_3
 (37 5)  (259 53)  (259 53)  LC_2 Logic Functioning bit
 (39 5)  (261 53)  (261 53)  LC_2 Logic Functioning bit
 (42 5)  (264 53)  (264 53)  LC_2 Logic Functioning bit
 (43 5)  (265 53)  (265 53)  LC_2 Logic Functioning bit
 (4 6)  (226 54)  (226 54)  routing T_5_3.sp4_h_r_9 <X> T_5_3.sp4_v_t_38
 (6 6)  (228 54)  (228 54)  routing T_5_3.sp4_h_r_9 <X> T_5_3.sp4_v_t_38
 (15 6)  (237 54)  (237 54)  routing T_5_3.lft_op_5 <X> T_5_3.lc_trk_g1_5
 (17 6)  (239 54)  (239 54)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (240 54)  (240 54)  routing T_5_3.lft_op_5 <X> T_5_3.lc_trk_g1_5
 (25 6)  (247 54)  (247 54)  routing T_5_3.lft_op_6 <X> T_5_3.lc_trk_g1_6
 (28 6)  (250 54)  (250 54)  routing T_5_3.lc_trk_g2_4 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 54)  (251 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 54)  (252 54)  routing T_5_3.lc_trk_g2_4 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 54)  (254 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 54)  (255 54)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 54)  (256 54)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (5 7)  (227 55)  (227 55)  routing T_5_3.sp4_h_r_9 <X> T_5_3.sp4_v_t_38
 (22 7)  (244 55)  (244 55)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (246 55)  (246 55)  routing T_5_3.lft_op_6 <X> T_5_3.lc_trk_g1_6
 (26 7)  (248 55)  (248 55)  routing T_5_3.lc_trk_g0_3 <X> T_5_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 55)  (251 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (254 55)  (254 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (256 55)  (256 55)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.input_2_3
 (35 7)  (257 55)  (257 55)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.input_2_3
 (42 7)  (264 55)  (264 55)  LC_3 Logic Functioning bit
 (47 7)  (269 55)  (269 55)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (270 55)  (270 55)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (237 56)  (237 56)  routing T_5_3.rgt_op_1 <X> T_5_3.lc_trk_g2_1
 (17 8)  (239 56)  (239 56)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (240 56)  (240 56)  routing T_5_3.rgt_op_1 <X> T_5_3.lc_trk_g2_1
 (21 8)  (243 56)  (243 56)  routing T_5_3.sp4_h_r_35 <X> T_5_3.lc_trk_g2_3
 (22 8)  (244 56)  (244 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (245 56)  (245 56)  routing T_5_3.sp4_h_r_35 <X> T_5_3.lc_trk_g2_3
 (24 8)  (246 56)  (246 56)  routing T_5_3.sp4_h_r_35 <X> T_5_3.lc_trk_g2_3
 (25 8)  (247 56)  (247 56)  routing T_5_3.wire_logic_cluster/lc_2/out <X> T_5_3.lc_trk_g2_2
 (29 8)  (251 56)  (251 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (253 56)  (253 56)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 56)  (254 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (256 56)  (256 56)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 56)  (257 56)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.input_2_4
 (40 8)  (262 56)  (262 56)  LC_4 Logic Functioning bit
 (14 9)  (236 57)  (236 57)  routing T_5_3.tnl_op_0 <X> T_5_3.lc_trk_g2_0
 (15 9)  (237 57)  (237 57)  routing T_5_3.tnl_op_0 <X> T_5_3.lc_trk_g2_0
 (17 9)  (239 57)  (239 57)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (244 57)  (244 57)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (248 57)  (248 57)  routing T_5_3.lc_trk_g0_2 <X> T_5_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 57)  (251 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (253 57)  (253 57)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_4/in_3
 (32 9)  (254 57)  (254 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (21 10)  (243 58)  (243 58)  routing T_5_3.wire_logic_cluster/lc_7/out <X> T_5_3.lc_trk_g2_7
 (22 10)  (244 58)  (244 58)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (248 58)  (248 58)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 58)  (249 58)  routing T_5_3.lc_trk_g1_1 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 58)  (251 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 58)  (254 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 58)  (255 58)  routing T_5_3.lc_trk_g2_2 <X> T_5_3.wire_logic_cluster/lc_5/in_3
 (38 10)  (260 58)  (260 58)  LC_5 Logic Functioning bit
 (41 10)  (263 58)  (263 58)  LC_5 Logic Functioning bit
 (43 10)  (265 58)  (265 58)  LC_5 Logic Functioning bit
 (50 10)  (272 58)  (272 58)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (236 59)  (236 59)  routing T_5_3.tnl_op_4 <X> T_5_3.lc_trk_g2_4
 (15 11)  (237 59)  (237 59)  routing T_5_3.tnl_op_4 <X> T_5_3.lc_trk_g2_4
 (17 11)  (239 59)  (239 59)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 11)  (248 59)  (248 59)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 59)  (250 59)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 59)  (251 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 59)  (253 59)  routing T_5_3.lc_trk_g2_2 <X> T_5_3.wire_logic_cluster/lc_5/in_3
 (37 11)  (259 59)  (259 59)  LC_5 Logic Functioning bit
 (39 11)  (261 59)  (261 59)  LC_5 Logic Functioning bit
 (40 11)  (262 59)  (262 59)  LC_5 Logic Functioning bit
 (42 11)  (264 59)  (264 59)  LC_5 Logic Functioning bit
 (47 11)  (269 59)  (269 59)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (237 60)  (237 60)  routing T_5_3.sp12_v_b_1 <X> T_5_3.lc_trk_g3_1
 (17 12)  (239 60)  (239 60)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (240 60)  (240 60)  routing T_5_3.sp12_v_b_1 <X> T_5_3.lc_trk_g3_1
 (21 12)  (243 60)  (243 60)  routing T_5_3.rgt_op_3 <X> T_5_3.lc_trk_g3_3
 (22 12)  (244 60)  (244 60)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (246 60)  (246 60)  routing T_5_3.rgt_op_3 <X> T_5_3.lc_trk_g3_3
 (27 12)  (249 60)  (249 60)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (250 60)  (250 60)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 60)  (251 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 60)  (252 60)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 60)  (254 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 60)  (256 60)  routing T_5_3.lc_trk_g1_0 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (37 12)  (259 60)  (259 60)  LC_6 Logic Functioning bit
 (38 12)  (260 60)  (260 60)  LC_6 Logic Functioning bit
 (40 12)  (262 60)  (262 60)  LC_6 Logic Functioning bit
 (42 12)  (264 60)  (264 60)  LC_6 Logic Functioning bit
 (45 12)  (267 60)  (267 60)  LC_6 Logic Functioning bit
 (50 12)  (272 60)  (272 60)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (240 61)  (240 61)  routing T_5_3.sp12_v_b_1 <X> T_5_3.lc_trk_g3_1
 (30 13)  (252 61)  (252 61)  routing T_5_3.lc_trk_g3_6 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (37 13)  (259 61)  (259 61)  LC_6 Logic Functioning bit
 (38 13)  (260 61)  (260 61)  LC_6 Logic Functioning bit
 (40 13)  (262 61)  (262 61)  LC_6 Logic Functioning bit
 (42 13)  (264 61)  (264 61)  LC_6 Logic Functioning bit
 (47 13)  (269 61)  (269 61)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (270 61)  (270 61)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (247 62)  (247 62)  routing T_5_3.wire_logic_cluster/lc_6/out <X> T_5_3.lc_trk_g3_6
 (32 14)  (254 62)  (254 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 62)  (255 62)  routing T_5_3.lc_trk_g3_3 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 62)  (256 62)  routing T_5_3.lc_trk_g3_3 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (43 14)  (265 62)  (265 62)  LC_7 Logic Functioning bit
 (22 15)  (244 63)  (244 63)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (248 63)  (248 63)  routing T_5_3.lc_trk_g0_3 <X> T_5_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 63)  (251 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 63)  (253 63)  routing T_5_3.lc_trk_g3_3 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 63)  (254 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (255 63)  (255 63)  routing T_5_3.lc_trk_g2_1 <X> T_5_3.input_2_7
 (42 15)  (264 63)  (264 63)  LC_7 Logic Functioning bit


LogicTile_6_3

 (31 0)  (307 48)  (307 48)  routing T_6_3.lc_trk_g1_4 <X> T_6_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 48)  (308 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 48)  (310 48)  routing T_6_3.lc_trk_g1_4 <X> T_6_3.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 48)  (312 48)  LC_0 Logic Functioning bit
 (37 0)  (313 48)  (313 48)  LC_0 Logic Functioning bit
 (38 0)  (314 48)  (314 48)  LC_0 Logic Functioning bit
 (39 0)  (315 48)  (315 48)  LC_0 Logic Functioning bit
 (45 0)  (321 48)  (321 48)  LC_0 Logic Functioning bit
 (36 1)  (312 49)  (312 49)  LC_0 Logic Functioning bit
 (37 1)  (313 49)  (313 49)  LC_0 Logic Functioning bit
 (38 1)  (314 49)  (314 49)  LC_0 Logic Functioning bit
 (39 1)  (315 49)  (315 49)  LC_0 Logic Functioning bit
 (53 1)  (329 49)  (329 49)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (278 50)  (278 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (32 2)  (308 50)  (308 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 50)  (309 50)  routing T_6_3.lc_trk_g2_2 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 50)  (312 50)  LC_1 Logic Functioning bit
 (37 2)  (313 50)  (313 50)  LC_1 Logic Functioning bit
 (38 2)  (314 50)  (314 50)  LC_1 Logic Functioning bit
 (39 2)  (315 50)  (315 50)  LC_1 Logic Functioning bit
 (45 2)  (321 50)  (321 50)  LC_1 Logic Functioning bit
 (0 3)  (276 51)  (276 51)  routing T_6_3.glb_netwk_1 <X> T_6_3.wire_logic_cluster/lc_7/clk
 (31 3)  (307 51)  (307 51)  routing T_6_3.lc_trk_g2_2 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 51)  (312 51)  LC_1 Logic Functioning bit
 (37 3)  (313 51)  (313 51)  LC_1 Logic Functioning bit
 (38 3)  (314 51)  (314 51)  LC_1 Logic Functioning bit
 (39 3)  (315 51)  (315 51)  LC_1 Logic Functioning bit
 (0 4)  (276 52)  (276 52)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_7/cen
 (1 4)  (277 52)  (277 52)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (307 52)  (307 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 52)  (308 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 52)  (309 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 52)  (310 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 52)  (312 52)  LC_2 Logic Functioning bit
 (37 4)  (313 52)  (313 52)  LC_2 Logic Functioning bit
 (38 4)  (314 52)  (314 52)  LC_2 Logic Functioning bit
 (39 4)  (315 52)  (315 52)  LC_2 Logic Functioning bit
 (45 4)  (321 52)  (321 52)  LC_2 Logic Functioning bit
 (46 4)  (322 52)  (322 52)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (276 53)  (276 53)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_7/cen
 (1 5)  (277 53)  (277 53)  routing T_6_3.lc_trk_g3_3 <X> T_6_3.wire_logic_cluster/lc_7/cen
 (36 5)  (312 53)  (312 53)  LC_2 Logic Functioning bit
 (37 5)  (313 53)  (313 53)  LC_2 Logic Functioning bit
 (38 5)  (314 53)  (314 53)  LC_2 Logic Functioning bit
 (39 5)  (315 53)  (315 53)  LC_2 Logic Functioning bit
 (14 6)  (290 54)  (290 54)  routing T_6_3.sp4_h_l_9 <X> T_6_3.lc_trk_g1_4
 (32 6)  (308 54)  (308 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 54)  (309 54)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 54)  (310 54)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 54)  (312 54)  LC_3 Logic Functioning bit
 (37 6)  (313 54)  (313 54)  LC_3 Logic Functioning bit
 (38 6)  (314 54)  (314 54)  LC_3 Logic Functioning bit
 (39 6)  (315 54)  (315 54)  LC_3 Logic Functioning bit
 (45 6)  (321 54)  (321 54)  LC_3 Logic Functioning bit
 (14 7)  (290 55)  (290 55)  routing T_6_3.sp4_h_l_9 <X> T_6_3.lc_trk_g1_4
 (15 7)  (291 55)  (291 55)  routing T_6_3.sp4_h_l_9 <X> T_6_3.lc_trk_g1_4
 (16 7)  (292 55)  (292 55)  routing T_6_3.sp4_h_l_9 <X> T_6_3.lc_trk_g1_4
 (17 7)  (293 55)  (293 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (36 7)  (312 55)  (312 55)  LC_3 Logic Functioning bit
 (37 7)  (313 55)  (313 55)  LC_3 Logic Functioning bit
 (38 7)  (314 55)  (314 55)  LC_3 Logic Functioning bit
 (39 7)  (315 55)  (315 55)  LC_3 Logic Functioning bit
 (25 8)  (301 56)  (301 56)  routing T_6_3.sp4_h_r_34 <X> T_6_3.lc_trk_g2_2
 (22 9)  (298 57)  (298 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (299 57)  (299 57)  routing T_6_3.sp4_h_r_34 <X> T_6_3.lc_trk_g2_2
 (24 9)  (300 57)  (300 57)  routing T_6_3.sp4_h_r_34 <X> T_6_3.lc_trk_g2_2
 (17 12)  (293 60)  (293 60)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 60)  (294 60)  routing T_6_3.wire_logic_cluster/lc_1/out <X> T_6_3.lc_trk_g3_1
 (22 12)  (298 60)  (298 60)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (300 60)  (300 60)  routing T_6_3.tnl_op_3 <X> T_6_3.lc_trk_g3_3
 (21 13)  (297 61)  (297 61)  routing T_6_3.tnl_op_3 <X> T_6_3.lc_trk_g3_3
 (14 15)  (290 63)  (290 63)  routing T_6_3.sp4_h_l_17 <X> T_6_3.lc_trk_g3_4
 (15 15)  (291 63)  (291 63)  routing T_6_3.sp4_h_l_17 <X> T_6_3.lc_trk_g3_4
 (16 15)  (292 63)  (292 63)  routing T_6_3.sp4_h_l_17 <X> T_6_3.lc_trk_g3_4
 (17 15)  (293 63)  (293 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_8_3

 (9 6)  (397 54)  (397 54)  routing T_8_3.sp4_v_b_4 <X> T_8_3.sp4_h_l_41


RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



LogicTile_1_2

 (27 0)  (45 32)  (45 32)  routing T_1_2.lc_trk_g3_0 <X> T_1_2.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 32)  (46 32)  routing T_1_2.lc_trk_g3_0 <X> T_1_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 32)  (47 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 32)  (50 32)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 32)  (54 32)  LC_0 Logic Functioning bit
 (37 0)  (55 32)  (55 32)  LC_0 Logic Functioning bit
 (38 0)  (56 32)  (56 32)  LC_0 Logic Functioning bit
 (39 0)  (57 32)  (57 32)  LC_0 Logic Functioning bit
 (44 0)  (62 32)  (62 32)  LC_0 Logic Functioning bit
 (45 0)  (63 32)  (63 32)  LC_0 Logic Functioning bit
 (40 1)  (58 33)  (58 33)  LC_0 Logic Functioning bit
 (41 1)  (59 33)  (59 33)  LC_0 Logic Functioning bit
 (42 1)  (60 33)  (60 33)  LC_0 Logic Functioning bit
 (43 1)  (61 33)  (61 33)  LC_0 Logic Functioning bit
 (49 1)  (67 33)  (67 33)  Carry_In_Mux bit 

 (2 2)  (20 34)  (20 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (45 34)  (45 34)  routing T_1_2.lc_trk_g3_1 <X> T_1_2.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 34)  (46 34)  routing T_1_2.lc_trk_g3_1 <X> T_1_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 34)  (47 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 34)  (50 34)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 34)  (54 34)  LC_1 Logic Functioning bit
 (37 2)  (55 34)  (55 34)  LC_1 Logic Functioning bit
 (38 2)  (56 34)  (56 34)  LC_1 Logic Functioning bit
 (39 2)  (57 34)  (57 34)  LC_1 Logic Functioning bit
 (44 2)  (62 34)  (62 34)  LC_1 Logic Functioning bit
 (45 2)  (63 34)  (63 34)  LC_1 Logic Functioning bit
 (0 3)  (18 35)  (18 35)  routing T_1_2.glb_netwk_1 <X> T_1_2.wire_logic_cluster/lc_7/clk
 (40 3)  (58 35)  (58 35)  LC_1 Logic Functioning bit
 (41 3)  (59 35)  (59 35)  LC_1 Logic Functioning bit
 (42 3)  (60 35)  (60 35)  LC_1 Logic Functioning bit
 (43 3)  (61 35)  (61 35)  LC_1 Logic Functioning bit
 (21 4)  (39 36)  (39 36)  routing T_1_2.wire_logic_cluster/lc_3/out <X> T_1_2.lc_trk_g1_3
 (22 4)  (40 36)  (40 36)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 36)  (43 36)  routing T_1_2.wire_logic_cluster/lc_2/out <X> T_1_2.lc_trk_g1_2
 (27 4)  (45 36)  (45 36)  routing T_1_2.lc_trk_g1_2 <X> T_1_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 36)  (47 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 36)  (50 36)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 36)  (54 36)  LC_2 Logic Functioning bit
 (37 4)  (55 36)  (55 36)  LC_2 Logic Functioning bit
 (38 4)  (56 36)  (56 36)  LC_2 Logic Functioning bit
 (39 4)  (57 36)  (57 36)  LC_2 Logic Functioning bit
 (44 4)  (62 36)  (62 36)  LC_2 Logic Functioning bit
 (45 4)  (63 36)  (63 36)  LC_2 Logic Functioning bit
 (22 5)  (40 37)  (40 37)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 37)  (48 37)  routing T_1_2.lc_trk_g1_2 <X> T_1_2.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 37)  (58 37)  LC_2 Logic Functioning bit
 (41 5)  (59 37)  (59 37)  LC_2 Logic Functioning bit
 (42 5)  (60 37)  (60 37)  LC_2 Logic Functioning bit
 (43 5)  (61 37)  (61 37)  LC_2 Logic Functioning bit
 (17 6)  (35 38)  (35 38)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 38)  (36 38)  routing T_1_2.wire_logic_cluster/lc_5/out <X> T_1_2.lc_trk_g1_5
 (25 6)  (43 38)  (43 38)  routing T_1_2.wire_logic_cluster/lc_6/out <X> T_1_2.lc_trk_g1_6
 (27 6)  (45 38)  (45 38)  routing T_1_2.lc_trk_g1_3 <X> T_1_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 38)  (47 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 38)  (50 38)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 38)  (54 38)  LC_3 Logic Functioning bit
 (37 6)  (55 38)  (55 38)  LC_3 Logic Functioning bit
 (38 6)  (56 38)  (56 38)  LC_3 Logic Functioning bit
 (39 6)  (57 38)  (57 38)  LC_3 Logic Functioning bit
 (44 6)  (62 38)  (62 38)  LC_3 Logic Functioning bit
 (45 6)  (63 38)  (63 38)  LC_3 Logic Functioning bit
 (22 7)  (40 39)  (40 39)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 39)  (48 39)  routing T_1_2.lc_trk_g1_3 <X> T_1_2.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 39)  (58 39)  LC_3 Logic Functioning bit
 (41 7)  (59 39)  (59 39)  LC_3 Logic Functioning bit
 (42 7)  (60 39)  (60 39)  LC_3 Logic Functioning bit
 (43 7)  (61 39)  (61 39)  LC_3 Logic Functioning bit
 (27 8)  (45 40)  (45 40)  routing T_1_2.lc_trk_g3_4 <X> T_1_2.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 40)  (46 40)  routing T_1_2.lc_trk_g3_4 <X> T_1_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 40)  (47 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 40)  (48 40)  routing T_1_2.lc_trk_g3_4 <X> T_1_2.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 40)  (50 40)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 40)  (54 40)  LC_4 Logic Functioning bit
 (37 8)  (55 40)  (55 40)  LC_4 Logic Functioning bit
 (38 8)  (56 40)  (56 40)  LC_4 Logic Functioning bit
 (39 8)  (57 40)  (57 40)  LC_4 Logic Functioning bit
 (44 8)  (62 40)  (62 40)  LC_4 Logic Functioning bit
 (45 8)  (63 40)  (63 40)  LC_4 Logic Functioning bit
 (40 9)  (58 41)  (58 41)  LC_4 Logic Functioning bit
 (41 9)  (59 41)  (59 41)  LC_4 Logic Functioning bit
 (42 9)  (60 41)  (60 41)  LC_4 Logic Functioning bit
 (43 9)  (61 41)  (61 41)  LC_4 Logic Functioning bit
 (27 10)  (45 42)  (45 42)  routing T_1_2.lc_trk_g1_5 <X> T_1_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 42)  (47 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 42)  (48 42)  routing T_1_2.lc_trk_g1_5 <X> T_1_2.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 42)  (50 42)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 42)  (54 42)  LC_5 Logic Functioning bit
 (37 10)  (55 42)  (55 42)  LC_5 Logic Functioning bit
 (38 10)  (56 42)  (56 42)  LC_5 Logic Functioning bit
 (39 10)  (57 42)  (57 42)  LC_5 Logic Functioning bit
 (44 10)  (62 42)  (62 42)  LC_5 Logic Functioning bit
 (45 10)  (63 42)  (63 42)  LC_5 Logic Functioning bit
 (40 11)  (58 43)  (58 43)  LC_5 Logic Functioning bit
 (41 11)  (59 43)  (59 43)  LC_5 Logic Functioning bit
 (42 11)  (60 43)  (60 43)  LC_5 Logic Functioning bit
 (43 11)  (61 43)  (61 43)  LC_5 Logic Functioning bit
 (14 12)  (32 44)  (32 44)  routing T_1_2.wire_logic_cluster/lc_0/out <X> T_1_2.lc_trk_g3_0
 (17 12)  (35 44)  (35 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 44)  (36 44)  routing T_1_2.wire_logic_cluster/lc_1/out <X> T_1_2.lc_trk_g3_1
 (27 12)  (45 44)  (45 44)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 44)  (47 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 44)  (48 44)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 44)  (50 44)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 44)  (54 44)  LC_6 Logic Functioning bit
 (37 12)  (55 44)  (55 44)  LC_6 Logic Functioning bit
 (38 12)  (56 44)  (56 44)  LC_6 Logic Functioning bit
 (39 12)  (57 44)  (57 44)  LC_6 Logic Functioning bit
 (44 12)  (62 44)  (62 44)  LC_6 Logic Functioning bit
 (45 12)  (63 44)  (63 44)  LC_6 Logic Functioning bit
 (17 13)  (35 45)  (35 45)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (48 45)  (48 45)  routing T_1_2.lc_trk_g1_6 <X> T_1_2.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 45)  (58 45)  LC_6 Logic Functioning bit
 (41 13)  (59 45)  (59 45)  LC_6 Logic Functioning bit
 (42 13)  (60 45)  (60 45)  LC_6 Logic Functioning bit
 (43 13)  (61 45)  (61 45)  LC_6 Logic Functioning bit
 (14 14)  (32 46)  (32 46)  routing T_1_2.wire_logic_cluster/lc_4/out <X> T_1_2.lc_trk_g3_4
 (21 14)  (39 46)  (39 46)  routing T_1_2.wire_logic_cluster/lc_7/out <X> T_1_2.lc_trk_g3_7
 (22 14)  (40 46)  (40 46)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 46)  (45 46)  routing T_1_2.lc_trk_g3_7 <X> T_1_2.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 46)  (46 46)  routing T_1_2.lc_trk_g3_7 <X> T_1_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 46)  (47 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 46)  (48 46)  routing T_1_2.lc_trk_g3_7 <X> T_1_2.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 46)  (50 46)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 46)  (54 46)  LC_7 Logic Functioning bit
 (37 14)  (55 46)  (55 46)  LC_7 Logic Functioning bit
 (38 14)  (56 46)  (56 46)  LC_7 Logic Functioning bit
 (39 14)  (57 46)  (57 46)  LC_7 Logic Functioning bit
 (44 14)  (62 46)  (62 46)  LC_7 Logic Functioning bit
 (45 14)  (63 46)  (63 46)  LC_7 Logic Functioning bit
 (17 15)  (35 47)  (35 47)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 47)  (48 47)  routing T_1_2.lc_trk_g3_7 <X> T_1_2.wire_logic_cluster/lc_7/in_1
 (40 15)  (58 47)  (58 47)  LC_7 Logic Functioning bit
 (41 15)  (59 47)  (59 47)  LC_7 Logic Functioning bit
 (42 15)  (60 47)  (60 47)  LC_7 Logic Functioning bit
 (43 15)  (61 47)  (61 47)  LC_7 Logic Functioning bit


LogicTile_2_2

 (27 0)  (99 32)  (99 32)  routing T_2_2.lc_trk_g1_0 <X> T_2_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 32)  (101 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 32)  (103 32)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 32)  (104 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 32)  (106 32)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 32)  (107 32)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.input_2_0
 (40 0)  (112 32)  (112 32)  LC_0 Logic Functioning bit
 (41 0)  (113 32)  (113 32)  LC_0 Logic Functioning bit
 (42 0)  (114 32)  (114 32)  LC_0 Logic Functioning bit
 (43 0)  (115 32)  (115 32)  LC_0 Logic Functioning bit
 (44 0)  (116 32)  (116 32)  LC_0 Logic Functioning bit
 (22 1)  (94 33)  (94 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (32 1)  (104 33)  (104 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (106 33)  (106 33)  routing T_2_2.lc_trk_g1_5 <X> T_2_2.input_2_0
 (40 1)  (112 33)  (112 33)  LC_0 Logic Functioning bit
 (41 1)  (113 33)  (113 33)  LC_0 Logic Functioning bit
 (42 1)  (114 33)  (114 33)  LC_0 Logic Functioning bit
 (43 1)  (115 33)  (115 33)  LC_0 Logic Functioning bit
 (49 1)  (121 33)  (121 33)  Carry_In_Mux bit 

 (15 2)  (87 34)  (87 34)  routing T_2_2.lft_op_5 <X> T_2_2.lc_trk_g0_5
 (17 2)  (89 34)  (89 34)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (90 34)  (90 34)  routing T_2_2.lft_op_5 <X> T_2_2.lc_trk_g0_5
 (25 2)  (97 34)  (97 34)  routing T_2_2.lft_op_6 <X> T_2_2.lc_trk_g0_6
 (26 2)  (98 34)  (98 34)  routing T_2_2.lc_trk_g0_5 <X> T_2_2.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 34)  (99 34)  routing T_2_2.lc_trk_g3_1 <X> T_2_2.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 34)  (100 34)  routing T_2_2.lc_trk_g3_1 <X> T_2_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 34)  (101 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (37 2)  (109 34)  (109 34)  LC_1 Logic Functioning bit
 (39 2)  (111 34)  (111 34)  LC_1 Logic Functioning bit
 (40 2)  (112 34)  (112 34)  LC_1 Logic Functioning bit
 (42 2)  (114 34)  (114 34)  LC_1 Logic Functioning bit
 (44 2)  (116 34)  (116 34)  LC_1 Logic Functioning bit
 (22 3)  (94 35)  (94 35)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 35)  (96 35)  routing T_2_2.lft_op_6 <X> T_2_2.lc_trk_g0_6
 (29 3)  (101 35)  (101 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 35)  (104 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (105 35)  (105 35)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.input_2_1
 (34 3)  (106 35)  (106 35)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.input_2_1
 (35 3)  (107 35)  (107 35)  routing T_2_2.lc_trk_g3_2 <X> T_2_2.input_2_1
 (36 3)  (108 35)  (108 35)  LC_1 Logic Functioning bit
 (38 3)  (110 35)  (110 35)  LC_1 Logic Functioning bit
 (41 3)  (113 35)  (113 35)  LC_1 Logic Functioning bit
 (43 3)  (115 35)  (115 35)  LC_1 Logic Functioning bit
 (14 4)  (86 36)  (86 36)  routing T_2_2.wire_logic_cluster/lc_0/out <X> T_2_2.lc_trk_g1_0
 (21 4)  (93 36)  (93 36)  routing T_2_2.wire_logic_cluster/lc_3/out <X> T_2_2.lc_trk_g1_3
 (22 4)  (94 36)  (94 36)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 36)  (97 36)  routing T_2_2.wire_logic_cluster/lc_2/out <X> T_2_2.lc_trk_g1_2
 (26 4)  (98 36)  (98 36)  routing T_2_2.lc_trk_g0_6 <X> T_2_2.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 36)  (99 36)  routing T_2_2.lc_trk_g1_2 <X> T_2_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 36)  (101 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (37 4)  (109 36)  (109 36)  LC_2 Logic Functioning bit
 (39 4)  (111 36)  (111 36)  LC_2 Logic Functioning bit
 (40 4)  (112 36)  (112 36)  LC_2 Logic Functioning bit
 (42 4)  (114 36)  (114 36)  LC_2 Logic Functioning bit
 (44 4)  (116 36)  (116 36)  LC_2 Logic Functioning bit
 (17 5)  (89 37)  (89 37)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (94 37)  (94 37)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (98 37)  (98 37)  routing T_2_2.lc_trk_g0_6 <X> T_2_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 37)  (101 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 37)  (102 37)  routing T_2_2.lc_trk_g1_2 <X> T_2_2.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 37)  (104 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (107 37)  (107 37)  routing T_2_2.lc_trk_g0_2 <X> T_2_2.input_2_2
 (36 5)  (108 37)  (108 37)  LC_2 Logic Functioning bit
 (38 5)  (110 37)  (110 37)  LC_2 Logic Functioning bit
 (41 5)  (113 37)  (113 37)  LC_2 Logic Functioning bit
 (43 5)  (115 37)  (115 37)  LC_2 Logic Functioning bit
 (14 6)  (86 38)  (86 38)  routing T_2_2.lft_op_4 <X> T_2_2.lc_trk_g1_4
 (17 6)  (89 38)  (89 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (93 38)  (93 38)  routing T_2_2.lft_op_7 <X> T_2_2.lc_trk_g1_7
 (22 6)  (94 38)  (94 38)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (96 38)  (96 38)  routing T_2_2.lft_op_7 <X> T_2_2.lc_trk_g1_7
 (27 6)  (99 38)  (99 38)  routing T_2_2.lc_trk_g1_3 <X> T_2_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 38)  (101 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 38)  (103 38)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 38)  (104 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 38)  (106 38)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (40 6)  (112 38)  (112 38)  LC_3 Logic Functioning bit
 (41 6)  (113 38)  (113 38)  LC_3 Logic Functioning bit
 (42 6)  (114 38)  (114 38)  LC_3 Logic Functioning bit
 (43 6)  (115 38)  (115 38)  LC_3 Logic Functioning bit
 (44 6)  (116 38)  (116 38)  LC_3 Logic Functioning bit
 (15 7)  (87 39)  (87 39)  routing T_2_2.lft_op_4 <X> T_2_2.lc_trk_g1_4
 (17 7)  (89 39)  (89 39)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (90 39)  (90 39)  routing T_2_2.sp4_r_v_b_29 <X> T_2_2.lc_trk_g1_5
 (30 7)  (102 39)  (102 39)  routing T_2_2.lc_trk_g1_3 <X> T_2_2.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 39)  (103 39)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 39)  (104 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (105 39)  (105 39)  routing T_2_2.lc_trk_g2_3 <X> T_2_2.input_2_3
 (35 7)  (107 39)  (107 39)  routing T_2_2.lc_trk_g2_3 <X> T_2_2.input_2_3
 (40 7)  (112 39)  (112 39)  LC_3 Logic Functioning bit
 (41 7)  (113 39)  (113 39)  LC_3 Logic Functioning bit
 (42 7)  (114 39)  (114 39)  LC_3 Logic Functioning bit
 (43 7)  (115 39)  (115 39)  LC_3 Logic Functioning bit
 (22 8)  (94 40)  (94 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (99 40)  (99 40)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 40)  (100 40)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 40)  (101 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 40)  (102 40)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_4/in_1
 (35 8)  (107 40)  (107 40)  routing T_2_2.lc_trk_g3_5 <X> T_2_2.input_2_4
 (37 8)  (109 40)  (109 40)  LC_4 Logic Functioning bit
 (39 8)  (111 40)  (111 40)  LC_4 Logic Functioning bit
 (40 8)  (112 40)  (112 40)  LC_4 Logic Functioning bit
 (42 8)  (114 40)  (114 40)  LC_4 Logic Functioning bit
 (44 8)  (116 40)  (116 40)  LC_4 Logic Functioning bit
 (14 9)  (86 41)  (86 41)  routing T_2_2.tnl_op_0 <X> T_2_2.lc_trk_g2_0
 (15 9)  (87 41)  (87 41)  routing T_2_2.tnl_op_0 <X> T_2_2.lc_trk_g2_0
 (17 9)  (89 41)  (89 41)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (93 41)  (93 41)  routing T_2_2.sp4_r_v_b_35 <X> T_2_2.lc_trk_g2_3
 (28 9)  (100 41)  (100 41)  routing T_2_2.lc_trk_g2_0 <X> T_2_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 41)  (101 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 41)  (104 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (105 41)  (105 41)  routing T_2_2.lc_trk_g3_5 <X> T_2_2.input_2_4
 (34 9)  (106 41)  (106 41)  routing T_2_2.lc_trk_g3_5 <X> T_2_2.input_2_4
 (36 9)  (108 41)  (108 41)  LC_4 Logic Functioning bit
 (38 9)  (110 41)  (110 41)  LC_4 Logic Functioning bit
 (41 9)  (113 41)  (113 41)  LC_4 Logic Functioning bit
 (43 9)  (115 41)  (115 41)  LC_4 Logic Functioning bit
 (32 10)  (104 42)  (104 42)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 42)  (108 42)  LC_5 Logic Functioning bit
 (37 10)  (109 42)  (109 42)  LC_5 Logic Functioning bit
 (38 10)  (110 42)  (110 42)  LC_5 Logic Functioning bit
 (39 10)  (111 42)  (111 42)  LC_5 Logic Functioning bit
 (48 10)  (120 42)  (120 42)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (36 11)  (108 43)  (108 43)  LC_5 Logic Functioning bit
 (37 11)  (109 43)  (109 43)  LC_5 Logic Functioning bit
 (38 11)  (110 43)  (110 43)  LC_5 Logic Functioning bit
 (39 11)  (111 43)  (111 43)  LC_5 Logic Functioning bit
 (17 12)  (89 44)  (89 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 44)  (90 44)  routing T_2_2.wire_logic_cluster/lc_1/out <X> T_2_2.lc_trk_g3_1
 (25 12)  (97 44)  (97 44)  routing T_2_2.sp4_v_t_23 <X> T_2_2.lc_trk_g3_2
 (22 13)  (94 45)  (94 45)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (95 45)  (95 45)  routing T_2_2.sp4_v_t_23 <X> T_2_2.lc_trk_g3_2
 (25 13)  (97 45)  (97 45)  routing T_2_2.sp4_v_t_23 <X> T_2_2.lc_trk_g3_2
 (14 14)  (86 46)  (86 46)  routing T_2_2.wire_logic_cluster/lc_4/out <X> T_2_2.lc_trk_g3_4
 (16 14)  (88 46)  (88 46)  routing T_2_2.sp4_v_t_16 <X> T_2_2.lc_trk_g3_5
 (17 14)  (89 46)  (89 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (90 46)  (90 46)  routing T_2_2.sp4_v_t_16 <X> T_2_2.lc_trk_g3_5
 (17 15)  (89 47)  (89 47)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_4_2

 (12 12)  (180 44)  (180 44)  routing T_4_2.sp4_v_b_5 <X> T_4_2.sp4_h_r_11
 (11 13)  (179 45)  (179 45)  routing T_4_2.sp4_v_b_5 <X> T_4_2.sp4_h_r_11
 (13 13)  (181 45)  (181 45)  routing T_4_2.sp4_v_b_5 <X> T_4_2.sp4_h_r_11


LogicTile_5_2

 (25 0)  (247 32)  (247 32)  routing T_5_2.wire_logic_cluster/lc_2/out <X> T_5_2.lc_trk_g0_2
 (22 1)  (244 33)  (244 33)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (2 2)  (224 34)  (224 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (247 34)  (247 34)  routing T_5_2.sp4_h_l_11 <X> T_5_2.lc_trk_g0_6
 (32 2)  (254 34)  (254 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (258 34)  (258 34)  LC_1 Logic Functioning bit
 (37 2)  (259 34)  (259 34)  LC_1 Logic Functioning bit
 (38 2)  (260 34)  (260 34)  LC_1 Logic Functioning bit
 (39 2)  (261 34)  (261 34)  LC_1 Logic Functioning bit
 (45 2)  (267 34)  (267 34)  LC_1 Logic Functioning bit
 (51 2)  (273 34)  (273 34)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (222 35)  (222 35)  routing T_5_2.glb_netwk_1 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (22 3)  (244 35)  (244 35)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (245 35)  (245 35)  routing T_5_2.sp4_h_l_11 <X> T_5_2.lc_trk_g0_6
 (24 3)  (246 35)  (246 35)  routing T_5_2.sp4_h_l_11 <X> T_5_2.lc_trk_g0_6
 (25 3)  (247 35)  (247 35)  routing T_5_2.sp4_h_l_11 <X> T_5_2.lc_trk_g0_6
 (31 3)  (253 35)  (253 35)  routing T_5_2.lc_trk_g0_2 <X> T_5_2.wire_logic_cluster/lc_1/in_3
 (36 3)  (258 35)  (258 35)  LC_1 Logic Functioning bit
 (37 3)  (259 35)  (259 35)  LC_1 Logic Functioning bit
 (38 3)  (260 35)  (260 35)  LC_1 Logic Functioning bit
 (39 3)  (261 35)  (261 35)  LC_1 Logic Functioning bit
 (0 4)  (222 36)  (222 36)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_7/cen
 (1 4)  (223 36)  (223 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (248 36)  (248 36)  routing T_5_2.lc_trk_g0_6 <X> T_5_2.wire_logic_cluster/lc_2/in_0
 (36 4)  (258 36)  (258 36)  LC_2 Logic Functioning bit
 (38 4)  (260 36)  (260 36)  LC_2 Logic Functioning bit
 (41 4)  (263 36)  (263 36)  LC_2 Logic Functioning bit
 (43 4)  (265 36)  (265 36)  LC_2 Logic Functioning bit
 (45 4)  (267 36)  (267 36)  LC_2 Logic Functioning bit
 (1 5)  (223 37)  (223 37)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_7/cen
 (26 5)  (248 37)  (248 37)  routing T_5_2.lc_trk_g0_6 <X> T_5_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 37)  (251 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (259 37)  (259 37)  LC_2 Logic Functioning bit
 (39 5)  (261 37)  (261 37)  LC_2 Logic Functioning bit
 (40 5)  (262 37)  (262 37)  LC_2 Logic Functioning bit
 (42 5)  (264 37)  (264 37)  LC_2 Logic Functioning bit
 (3 9)  (225 41)  (225 41)  routing T_5_2.sp12_h_l_22 <X> T_5_2.sp12_v_b_1
 (22 9)  (244 41)  (244 41)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (245 41)  (245 41)  routing T_5_2.sp12_v_t_9 <X> T_5_2.lc_trk_g2_2


LogicTile_9_2

 (11 0)  (453 32)  (453 32)  routing T_9_2.sp4_v_t_43 <X> T_9_2.sp4_v_b_2
 (13 0)  (455 32)  (455 32)  routing T_9_2.sp4_v_t_43 <X> T_9_2.sp4_v_b_2


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



LogicTile_1_1

 (27 0)  (45 16)  (45 16)  routing T_1_1.lc_trk_g3_0 <X> T_1_1.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 16)  (46 16)  routing T_1_1.lc_trk_g3_0 <X> T_1_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 16)  (47 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 16)  (50 16)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 16)  (54 16)  LC_0 Logic Functioning bit
 (37 0)  (55 16)  (55 16)  LC_0 Logic Functioning bit
 (38 0)  (56 16)  (56 16)  LC_0 Logic Functioning bit
 (39 0)  (57 16)  (57 16)  LC_0 Logic Functioning bit
 (44 0)  (62 16)  (62 16)  LC_0 Logic Functioning bit
 (45 0)  (63 16)  (63 16)  LC_0 Logic Functioning bit
 (40 1)  (58 17)  (58 17)  LC_0 Logic Functioning bit
 (41 1)  (59 17)  (59 17)  LC_0 Logic Functioning bit
 (42 1)  (60 17)  (60 17)  LC_0 Logic Functioning bit
 (43 1)  (61 17)  (61 17)  LC_0 Logic Functioning bit
 (50 1)  (68 17)  (68 17)  Carry_In_Mux bit 

 (2 2)  (20 18)  (20 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (45 18)  (45 18)  routing T_1_1.lc_trk_g3_1 <X> T_1_1.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 18)  (46 18)  routing T_1_1.lc_trk_g3_1 <X> T_1_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 18)  (47 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 18)  (50 18)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 18)  (54 18)  LC_1 Logic Functioning bit
 (37 2)  (55 18)  (55 18)  LC_1 Logic Functioning bit
 (38 2)  (56 18)  (56 18)  LC_1 Logic Functioning bit
 (39 2)  (57 18)  (57 18)  LC_1 Logic Functioning bit
 (44 2)  (62 18)  (62 18)  LC_1 Logic Functioning bit
 (45 2)  (63 18)  (63 18)  LC_1 Logic Functioning bit
 (0 3)  (18 19)  (18 19)  routing T_1_1.glb_netwk_1 <X> T_1_1.wire_logic_cluster/lc_7/clk
 (40 3)  (58 19)  (58 19)  LC_1 Logic Functioning bit
 (41 3)  (59 19)  (59 19)  LC_1 Logic Functioning bit
 (42 3)  (60 19)  (60 19)  LC_1 Logic Functioning bit
 (43 3)  (61 19)  (61 19)  LC_1 Logic Functioning bit
 (21 4)  (39 20)  (39 20)  routing T_1_1.wire_logic_cluster/lc_3/out <X> T_1_1.lc_trk_g1_3
 (22 4)  (40 20)  (40 20)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 20)  (43 20)  routing T_1_1.wire_logic_cluster/lc_2/out <X> T_1_1.lc_trk_g1_2
 (27 4)  (45 20)  (45 20)  routing T_1_1.lc_trk_g1_2 <X> T_1_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 20)  (47 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 20)  (50 20)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 20)  (54 20)  LC_2 Logic Functioning bit
 (37 4)  (55 20)  (55 20)  LC_2 Logic Functioning bit
 (38 4)  (56 20)  (56 20)  LC_2 Logic Functioning bit
 (39 4)  (57 20)  (57 20)  LC_2 Logic Functioning bit
 (44 4)  (62 20)  (62 20)  LC_2 Logic Functioning bit
 (45 4)  (63 20)  (63 20)  LC_2 Logic Functioning bit
 (22 5)  (40 21)  (40 21)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 21)  (48 21)  routing T_1_1.lc_trk_g1_2 <X> T_1_1.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 21)  (58 21)  LC_2 Logic Functioning bit
 (41 5)  (59 21)  (59 21)  LC_2 Logic Functioning bit
 (42 5)  (60 21)  (60 21)  LC_2 Logic Functioning bit
 (43 5)  (61 21)  (61 21)  LC_2 Logic Functioning bit
 (17 6)  (35 22)  (35 22)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 22)  (36 22)  routing T_1_1.wire_logic_cluster/lc_5/out <X> T_1_1.lc_trk_g1_5
 (25 6)  (43 22)  (43 22)  routing T_1_1.wire_logic_cluster/lc_6/out <X> T_1_1.lc_trk_g1_6
 (27 6)  (45 22)  (45 22)  routing T_1_1.lc_trk_g1_3 <X> T_1_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 22)  (47 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 22)  (50 22)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 22)  (54 22)  LC_3 Logic Functioning bit
 (37 6)  (55 22)  (55 22)  LC_3 Logic Functioning bit
 (38 6)  (56 22)  (56 22)  LC_3 Logic Functioning bit
 (39 6)  (57 22)  (57 22)  LC_3 Logic Functioning bit
 (44 6)  (62 22)  (62 22)  LC_3 Logic Functioning bit
 (45 6)  (63 22)  (63 22)  LC_3 Logic Functioning bit
 (22 7)  (40 23)  (40 23)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 23)  (48 23)  routing T_1_1.lc_trk_g1_3 <X> T_1_1.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 23)  (58 23)  LC_3 Logic Functioning bit
 (41 7)  (59 23)  (59 23)  LC_3 Logic Functioning bit
 (42 7)  (60 23)  (60 23)  LC_3 Logic Functioning bit
 (43 7)  (61 23)  (61 23)  LC_3 Logic Functioning bit
 (27 8)  (45 24)  (45 24)  routing T_1_1.lc_trk_g3_4 <X> T_1_1.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 24)  (46 24)  routing T_1_1.lc_trk_g3_4 <X> T_1_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 24)  (47 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 24)  (48 24)  routing T_1_1.lc_trk_g3_4 <X> T_1_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 24)  (50 24)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 24)  (54 24)  LC_4 Logic Functioning bit
 (37 8)  (55 24)  (55 24)  LC_4 Logic Functioning bit
 (38 8)  (56 24)  (56 24)  LC_4 Logic Functioning bit
 (39 8)  (57 24)  (57 24)  LC_4 Logic Functioning bit
 (44 8)  (62 24)  (62 24)  LC_4 Logic Functioning bit
 (45 8)  (63 24)  (63 24)  LC_4 Logic Functioning bit
 (40 9)  (58 25)  (58 25)  LC_4 Logic Functioning bit
 (41 9)  (59 25)  (59 25)  LC_4 Logic Functioning bit
 (42 9)  (60 25)  (60 25)  LC_4 Logic Functioning bit
 (43 9)  (61 25)  (61 25)  LC_4 Logic Functioning bit
 (27 10)  (45 26)  (45 26)  routing T_1_1.lc_trk_g1_5 <X> T_1_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 26)  (47 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 26)  (48 26)  routing T_1_1.lc_trk_g1_5 <X> T_1_1.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 26)  (50 26)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 26)  (54 26)  LC_5 Logic Functioning bit
 (37 10)  (55 26)  (55 26)  LC_5 Logic Functioning bit
 (38 10)  (56 26)  (56 26)  LC_5 Logic Functioning bit
 (39 10)  (57 26)  (57 26)  LC_5 Logic Functioning bit
 (44 10)  (62 26)  (62 26)  LC_5 Logic Functioning bit
 (45 10)  (63 26)  (63 26)  LC_5 Logic Functioning bit
 (40 11)  (58 27)  (58 27)  LC_5 Logic Functioning bit
 (41 11)  (59 27)  (59 27)  LC_5 Logic Functioning bit
 (42 11)  (60 27)  (60 27)  LC_5 Logic Functioning bit
 (43 11)  (61 27)  (61 27)  LC_5 Logic Functioning bit
 (14 12)  (32 28)  (32 28)  routing T_1_1.wire_logic_cluster/lc_0/out <X> T_1_1.lc_trk_g3_0
 (17 12)  (35 28)  (35 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 28)  (36 28)  routing T_1_1.wire_logic_cluster/lc_1/out <X> T_1_1.lc_trk_g3_1
 (27 12)  (45 28)  (45 28)  routing T_1_1.lc_trk_g1_6 <X> T_1_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 28)  (47 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 28)  (48 28)  routing T_1_1.lc_trk_g1_6 <X> T_1_1.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 28)  (50 28)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 28)  (54 28)  LC_6 Logic Functioning bit
 (37 12)  (55 28)  (55 28)  LC_6 Logic Functioning bit
 (38 12)  (56 28)  (56 28)  LC_6 Logic Functioning bit
 (39 12)  (57 28)  (57 28)  LC_6 Logic Functioning bit
 (44 12)  (62 28)  (62 28)  LC_6 Logic Functioning bit
 (45 12)  (63 28)  (63 28)  LC_6 Logic Functioning bit
 (17 13)  (35 29)  (35 29)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (48 29)  (48 29)  routing T_1_1.lc_trk_g1_6 <X> T_1_1.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 29)  (58 29)  LC_6 Logic Functioning bit
 (41 13)  (59 29)  (59 29)  LC_6 Logic Functioning bit
 (42 13)  (60 29)  (60 29)  LC_6 Logic Functioning bit
 (43 13)  (61 29)  (61 29)  LC_6 Logic Functioning bit
 (14 14)  (32 30)  (32 30)  routing T_1_1.wire_logic_cluster/lc_4/out <X> T_1_1.lc_trk_g3_4
 (21 14)  (39 30)  (39 30)  routing T_1_1.wire_logic_cluster/lc_7/out <X> T_1_1.lc_trk_g3_7
 (22 14)  (40 30)  (40 30)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 30)  (45 30)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 30)  (46 30)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 30)  (47 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 30)  (48 30)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 30)  (50 30)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 30)  (54 30)  LC_7 Logic Functioning bit
 (37 14)  (55 30)  (55 30)  LC_7 Logic Functioning bit
 (38 14)  (56 30)  (56 30)  LC_7 Logic Functioning bit
 (39 14)  (57 30)  (57 30)  LC_7 Logic Functioning bit
 (44 14)  (62 30)  (62 30)  LC_7 Logic Functioning bit
 (45 14)  (63 30)  (63 30)  LC_7 Logic Functioning bit
 (17 15)  (35 31)  (35 31)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 31)  (48 31)  routing T_1_1.lc_trk_g3_7 <X> T_1_1.wire_logic_cluster/lc_7/in_1
 (40 15)  (58 31)  (58 31)  LC_7 Logic Functioning bit
 (41 15)  (59 31)  (59 31)  LC_7 Logic Functioning bit
 (42 15)  (60 31)  (60 31)  LC_7 Logic Functioning bit
 (43 15)  (61 31)  (61 31)  LC_7 Logic Functioning bit


LogicTile_2_1

 (25 0)  (97 16)  (97 16)  routing T_2_1.wire_logic_cluster/lc_2/out <X> T_2_1.lc_trk_g0_2
 (26 0)  (98 16)  (98 16)  routing T_2_1.lc_trk_g0_4 <X> T_2_1.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 16)  (99 16)  routing T_2_1.lc_trk_g1_0 <X> T_2_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 16)  (101 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (109 16)  (109 16)  LC_0 Logic Functioning bit
 (39 0)  (111 16)  (111 16)  LC_0 Logic Functioning bit
 (40 0)  (112 16)  (112 16)  LC_0 Logic Functioning bit
 (42 0)  (114 16)  (114 16)  LC_0 Logic Functioning bit
 (44 0)  (116 16)  (116 16)  LC_0 Logic Functioning bit
 (22 1)  (94 17)  (94 17)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (101 17)  (101 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 17)  (104 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (105 17)  (105 17)  routing T_2_1.lc_trk_g2_2 <X> T_2_1.input_2_0
 (35 1)  (107 17)  (107 17)  routing T_2_1.lc_trk_g2_2 <X> T_2_1.input_2_0
 (36 1)  (108 17)  (108 17)  LC_0 Logic Functioning bit
 (38 1)  (110 17)  (110 17)  LC_0 Logic Functioning bit
 (41 1)  (113 17)  (113 17)  LC_0 Logic Functioning bit
 (43 1)  (115 17)  (115 17)  LC_0 Logic Functioning bit
 (14 2)  (86 18)  (86 18)  routing T_2_1.lft_op_4 <X> T_2_1.lc_trk_g0_4
 (15 2)  (87 18)  (87 18)  routing T_2_1.lft_op_5 <X> T_2_1.lc_trk_g0_5
 (17 2)  (89 18)  (89 18)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (90 18)  (90 18)  routing T_2_1.lft_op_5 <X> T_2_1.lc_trk_g0_5
 (22 2)  (94 18)  (94 18)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (97 18)  (97 18)  routing T_2_1.lft_op_6 <X> T_2_1.lc_trk_g0_6
 (26 2)  (98 18)  (98 18)  routing T_2_1.lc_trk_g0_5 <X> T_2_1.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 18)  (99 18)  routing T_2_1.lc_trk_g1_1 <X> T_2_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 18)  (101 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (35 2)  (107 18)  (107 18)  routing T_2_1.lc_trk_g0_7 <X> T_2_1.input_2_1
 (37 2)  (109 18)  (109 18)  LC_1 Logic Functioning bit
 (39 2)  (111 18)  (111 18)  LC_1 Logic Functioning bit
 (40 2)  (112 18)  (112 18)  LC_1 Logic Functioning bit
 (42 2)  (114 18)  (114 18)  LC_1 Logic Functioning bit
 (44 2)  (116 18)  (116 18)  LC_1 Logic Functioning bit
 (15 3)  (87 19)  (87 19)  routing T_2_1.lft_op_4 <X> T_2_1.lc_trk_g0_4
 (17 3)  (89 19)  (89 19)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (93 19)  (93 19)  routing T_2_1.sp4_r_v_b_31 <X> T_2_1.lc_trk_g0_7
 (22 3)  (94 19)  (94 19)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 19)  (96 19)  routing T_2_1.lft_op_6 <X> T_2_1.lc_trk_g0_6
 (29 3)  (101 19)  (101 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 19)  (104 19)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (107 19)  (107 19)  routing T_2_1.lc_trk_g0_7 <X> T_2_1.input_2_1
 (36 3)  (108 19)  (108 19)  LC_1 Logic Functioning bit
 (38 3)  (110 19)  (110 19)  LC_1 Logic Functioning bit
 (41 3)  (113 19)  (113 19)  LC_1 Logic Functioning bit
 (43 3)  (115 19)  (115 19)  LC_1 Logic Functioning bit
 (14 4)  (86 20)  (86 20)  routing T_2_1.wire_logic_cluster/lc_0/out <X> T_2_1.lc_trk_g1_0
 (17 4)  (89 20)  (89 20)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (90 20)  (90 20)  routing T_2_1.wire_logic_cluster/lc_1/out <X> T_2_1.lc_trk_g1_1
 (21 4)  (93 20)  (93 20)  routing T_2_1.wire_logic_cluster/lc_3/out <X> T_2_1.lc_trk_g1_3
 (22 4)  (94 20)  (94 20)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 20)  (98 20)  routing T_2_1.lc_trk_g0_6 <X> T_2_1.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 20)  (99 20)  routing T_2_1.lc_trk_g1_2 <X> T_2_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 20)  (101 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (37 4)  (109 20)  (109 20)  LC_2 Logic Functioning bit
 (39 4)  (111 20)  (111 20)  LC_2 Logic Functioning bit
 (40 4)  (112 20)  (112 20)  LC_2 Logic Functioning bit
 (42 4)  (114 20)  (114 20)  LC_2 Logic Functioning bit
 (44 4)  (116 20)  (116 20)  LC_2 Logic Functioning bit
 (17 5)  (89 21)  (89 21)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (94 21)  (94 21)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (97 21)  (97 21)  routing T_2_1.sp4_r_v_b_26 <X> T_2_1.lc_trk_g1_2
 (26 5)  (98 21)  (98 21)  routing T_2_1.lc_trk_g0_6 <X> T_2_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 21)  (101 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 21)  (102 21)  routing T_2_1.lc_trk_g1_2 <X> T_2_1.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 21)  (104 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (107 21)  (107 21)  routing T_2_1.lc_trk_g0_2 <X> T_2_1.input_2_2
 (36 5)  (108 21)  (108 21)  LC_2 Logic Functioning bit
 (38 5)  (110 21)  (110 21)  LC_2 Logic Functioning bit
 (41 5)  (113 21)  (113 21)  LC_2 Logic Functioning bit
 (43 5)  (115 21)  (115 21)  LC_2 Logic Functioning bit
 (17 6)  (89 22)  (89 22)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 22)  (90 22)  routing T_2_1.wire_logic_cluster/lc_5/out <X> T_2_1.lc_trk_g1_5
 (21 6)  (93 22)  (93 22)  routing T_2_1.lft_op_7 <X> T_2_1.lc_trk_g1_7
 (22 6)  (94 22)  (94 22)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (96 22)  (96 22)  routing T_2_1.lft_op_7 <X> T_2_1.lc_trk_g1_7
 (25 6)  (97 22)  (97 22)  routing T_2_1.wire_logic_cluster/lc_6/out <X> T_2_1.lc_trk_g1_6
 (27 6)  (99 22)  (99 22)  routing T_2_1.lc_trk_g1_3 <X> T_2_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 22)  (101 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 22)  (103 22)  routing T_2_1.lc_trk_g1_7 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 22)  (104 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 22)  (106 22)  routing T_2_1.lc_trk_g1_7 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 22)  (107 22)  routing T_2_1.lc_trk_g1_4 <X> T_2_1.input_2_3
 (40 6)  (112 22)  (112 22)  LC_3 Logic Functioning bit
 (41 6)  (113 22)  (113 22)  LC_3 Logic Functioning bit
 (42 6)  (114 22)  (114 22)  LC_3 Logic Functioning bit
 (43 6)  (115 22)  (115 22)  LC_3 Logic Functioning bit
 (44 6)  (116 22)  (116 22)  LC_3 Logic Functioning bit
 (14 7)  (86 23)  (86 23)  routing T_2_1.sp4_r_v_b_28 <X> T_2_1.lc_trk_g1_4
 (17 7)  (89 23)  (89 23)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (94 23)  (94 23)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 23)  (102 23)  routing T_2_1.lc_trk_g1_3 <X> T_2_1.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 23)  (103 23)  routing T_2_1.lc_trk_g1_7 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 23)  (104 23)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (106 23)  (106 23)  routing T_2_1.lc_trk_g1_4 <X> T_2_1.input_2_3
 (40 7)  (112 23)  (112 23)  LC_3 Logic Functioning bit
 (41 7)  (113 23)  (113 23)  LC_3 Logic Functioning bit
 (42 7)  (114 23)  (114 23)  LC_3 Logic Functioning bit
 (43 7)  (115 23)  (115 23)  LC_3 Logic Functioning bit
 (22 8)  (94 24)  (94 24)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (96 24)  (96 24)  routing T_2_1.tnl_op_3 <X> T_2_1.lc_trk_g2_3
 (25 8)  (97 24)  (97 24)  routing T_2_1.sp4_v_b_26 <X> T_2_1.lc_trk_g2_2
 (27 8)  (99 24)  (99 24)  routing T_2_1.lc_trk_g3_4 <X> T_2_1.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 24)  (100 24)  routing T_2_1.lc_trk_g3_4 <X> T_2_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 24)  (101 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 24)  (102 24)  routing T_2_1.lc_trk_g3_4 <X> T_2_1.wire_logic_cluster/lc_4/in_1
 (37 8)  (109 24)  (109 24)  LC_4 Logic Functioning bit
 (39 8)  (111 24)  (111 24)  LC_4 Logic Functioning bit
 (40 8)  (112 24)  (112 24)  LC_4 Logic Functioning bit
 (42 8)  (114 24)  (114 24)  LC_4 Logic Functioning bit
 (44 8)  (116 24)  (116 24)  LC_4 Logic Functioning bit
 (14 9)  (86 25)  (86 25)  routing T_2_1.tnl_op_0 <X> T_2_1.lc_trk_g2_0
 (15 9)  (87 25)  (87 25)  routing T_2_1.tnl_op_0 <X> T_2_1.lc_trk_g2_0
 (17 9)  (89 25)  (89 25)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (93 25)  (93 25)  routing T_2_1.tnl_op_3 <X> T_2_1.lc_trk_g2_3
 (22 9)  (94 25)  (94 25)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (95 25)  (95 25)  routing T_2_1.sp4_v_b_26 <X> T_2_1.lc_trk_g2_2
 (28 9)  (100 25)  (100 25)  routing T_2_1.lc_trk_g2_0 <X> T_2_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 25)  (101 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 25)  (104 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (105 25)  (105 25)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.input_2_4
 (34 9)  (106 25)  (106 25)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.input_2_4
 (35 9)  (107 25)  (107 25)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.input_2_4
 (36 9)  (108 25)  (108 25)  LC_4 Logic Functioning bit
 (38 9)  (110 25)  (110 25)  LC_4 Logic Functioning bit
 (41 9)  (113 25)  (113 25)  LC_4 Logic Functioning bit
 (43 9)  (115 25)  (115 25)  LC_4 Logic Functioning bit
 (14 10)  (86 26)  (86 26)  routing T_2_1.sp4_v_t_17 <X> T_2_1.lc_trk_g2_4
 (16 10)  (88 26)  (88 26)  routing T_2_1.sp4_v_t_16 <X> T_2_1.lc_trk_g2_5
 (17 10)  (89 26)  (89 26)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (90 26)  (90 26)  routing T_2_1.sp4_v_t_16 <X> T_2_1.lc_trk_g2_5
 (21 10)  (93 26)  (93 26)  routing T_2_1.wire_logic_cluster/lc_7/out <X> T_2_1.lc_trk_g2_7
 (22 10)  (94 26)  (94 26)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (97 26)  (97 26)  routing T_2_1.sp4_v_b_30 <X> T_2_1.lc_trk_g2_6
 (27 10)  (99 26)  (99 26)  routing T_2_1.lc_trk_g1_5 <X> T_2_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 26)  (101 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 26)  (102 26)  routing T_2_1.lc_trk_g1_5 <X> T_2_1.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 26)  (104 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 26)  (105 26)  routing T_2_1.lc_trk_g3_1 <X> T_2_1.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 26)  (106 26)  routing T_2_1.lc_trk_g3_1 <X> T_2_1.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 26)  (107 26)  routing T_2_1.lc_trk_g2_5 <X> T_2_1.input_2_5
 (40 10)  (112 26)  (112 26)  LC_5 Logic Functioning bit
 (41 10)  (113 26)  (113 26)  LC_5 Logic Functioning bit
 (42 10)  (114 26)  (114 26)  LC_5 Logic Functioning bit
 (43 10)  (115 26)  (115 26)  LC_5 Logic Functioning bit
 (44 10)  (116 26)  (116 26)  LC_5 Logic Functioning bit
 (16 11)  (88 27)  (88 27)  routing T_2_1.sp4_v_t_17 <X> T_2_1.lc_trk_g2_4
 (17 11)  (89 27)  (89 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (94 27)  (94 27)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (95 27)  (95 27)  routing T_2_1.sp4_v_b_30 <X> T_2_1.lc_trk_g2_6
 (32 11)  (104 27)  (104 27)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 27)  (105 27)  routing T_2_1.lc_trk_g2_5 <X> T_2_1.input_2_5
 (40 11)  (112 27)  (112 27)  LC_5 Logic Functioning bit
 (41 11)  (113 27)  (113 27)  LC_5 Logic Functioning bit
 (42 11)  (114 27)  (114 27)  LC_5 Logic Functioning bit
 (43 11)  (115 27)  (115 27)  LC_5 Logic Functioning bit
 (15 12)  (87 28)  (87 28)  routing T_2_1.tnl_op_1 <X> T_2_1.lc_trk_g3_1
 (17 12)  (89 28)  (89 28)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (93 28)  (93 28)  routing T_2_1.sp4_v_t_14 <X> T_2_1.lc_trk_g3_3
 (22 12)  (94 28)  (94 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (95 28)  (95 28)  routing T_2_1.sp4_v_t_14 <X> T_2_1.lc_trk_g3_3
 (27 12)  (99 28)  (99 28)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 28)  (101 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 28)  (102 28)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 28)  (104 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 28)  (105 28)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 28)  (106 28)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 28)  (107 28)  routing T_2_1.lc_trk_g2_4 <X> T_2_1.input_2_6
 (40 12)  (112 28)  (112 28)  LC_6 Logic Functioning bit
 (41 12)  (113 28)  (113 28)  LC_6 Logic Functioning bit
 (42 12)  (114 28)  (114 28)  LC_6 Logic Functioning bit
 (43 12)  (115 28)  (115 28)  LC_6 Logic Functioning bit
 (44 12)  (116 28)  (116 28)  LC_6 Logic Functioning bit
 (18 13)  (90 29)  (90 29)  routing T_2_1.tnl_op_1 <X> T_2_1.lc_trk_g3_1
 (22 13)  (94 29)  (94 29)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (96 29)  (96 29)  routing T_2_1.tnl_op_2 <X> T_2_1.lc_trk_g3_2
 (25 13)  (97 29)  (97 29)  routing T_2_1.tnl_op_2 <X> T_2_1.lc_trk_g3_2
 (30 13)  (102 29)  (102 29)  routing T_2_1.lc_trk_g1_6 <X> T_2_1.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 29)  (103 29)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 29)  (104 29)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (105 29)  (105 29)  routing T_2_1.lc_trk_g2_4 <X> T_2_1.input_2_6
 (40 13)  (112 29)  (112 29)  LC_6 Logic Functioning bit
 (41 13)  (113 29)  (113 29)  LC_6 Logic Functioning bit
 (42 13)  (114 29)  (114 29)  LC_6 Logic Functioning bit
 (43 13)  (115 29)  (115 29)  LC_6 Logic Functioning bit
 (14 14)  (86 30)  (86 30)  routing T_2_1.wire_logic_cluster/lc_4/out <X> T_2_1.lc_trk_g3_4
 (28 14)  (100 30)  (100 30)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 30)  (101 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 30)  (102 30)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_7/in_1
 (35 14)  (107 30)  (107 30)  routing T_2_1.lc_trk_g2_7 <X> T_2_1.input_2_7
 (37 14)  (109 30)  (109 30)  LC_7 Logic Functioning bit
 (39 14)  (111 30)  (111 30)  LC_7 Logic Functioning bit
 (40 14)  (112 30)  (112 30)  LC_7 Logic Functioning bit
 (42 14)  (114 30)  (114 30)  LC_7 Logic Functioning bit
 (44 14)  (116 30)  (116 30)  LC_7 Logic Functioning bit
 (17 15)  (89 31)  (89 31)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (98 31)  (98 31)  routing T_2_1.lc_trk_g2_3 <X> T_2_1.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 31)  (100 31)  routing T_2_1.lc_trk_g2_3 <X> T_2_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 31)  (101 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 31)  (102 31)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 31)  (104 31)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 31)  (105 31)  routing T_2_1.lc_trk_g2_7 <X> T_2_1.input_2_7
 (35 15)  (107 31)  (107 31)  routing T_2_1.lc_trk_g2_7 <X> T_2_1.input_2_7
 (36 15)  (108 31)  (108 31)  LC_7 Logic Functioning bit
 (38 15)  (110 31)  (110 31)  LC_7 Logic Functioning bit
 (41 15)  (113 31)  (113 31)  LC_7 Logic Functioning bit
 (43 15)  (115 31)  (115 31)  LC_7 Logic Functioning bit


RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (0 0)  (191 15)  (191 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (3 1)  (195 14)  (195 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (173 13)  (173 13)  IOB_0 IO Functioning bit
 (2 6)  (194 8)  (194 8)  IO control bit: BIODOWN_REN_0

 (1 8)  (193 7)  (193 7)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (17 13)  (173 2)  (173 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (16 0)  (226 15)  (226 15)  IOB_0 IO Functioning bit
 (4 2)  (238 12)  (238 12)  routing T_5_0.span12_vert_2 <X> T_5_0.lc_trk_g0_2
 (4 3)  (238 13)  (238 13)  routing T_5_0.span12_vert_2 <X> T_5_0.lc_trk_g0_2
 (5 3)  (239 13)  (239 13)  routing T_5_0.span12_vert_2 <X> T_5_0.lc_trk_g0_2
 (7 3)  (241 13)  (241 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (17 3)  (227 13)  (227 13)  IOB_0 IO Functioning bit
 (16 4)  (226 11)  (226 11)  IOB_0 IO Functioning bit
 (12 5)  (256 10)  (256 10)  routing T_5_0.lc_trk_g0_2 <X> T_5_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (257 10)  (257 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 8)  (248 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 1)  (415 14)  (415 14)  IO control bit: IODOWN_REN_1

 (1 8)  (413 7)  (413 7)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0

 (17 13)  (393 2)  (393 2)  IOB_1 IO Functioning bit


IO_Tile_9_0

 (3 1)  (469 14)  (469 14)  IO control bit: IODOWN_REN_1

 (0 3)  (465 13)  (465 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (447 13)  (447 13)  IOB_0 IO Functioning bit
 (2 6)  (468 8)  (468 8)  IO control bit: IODOWN_REN_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (6 6)  (460 8)  (460 8)  routing T_9_0.span4_vert_15 <X> T_9_0.lc_trk_g0_7
 (7 6)  (461 8)  (461 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (462 8)  (462 8)  routing T_9_0.span4_vert_15 <X> T_9_0.lc_trk_g0_7
 (8 7)  (462 9)  (462 9)  routing T_9_0.span4_vert_15 <X> T_9_0.lc_trk_g0_7
 (13 10)  (477 4)  (477 4)  routing T_9_0.lc_trk_g0_7 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 4)  (446 4)  IOB_1 IO Functioning bit
 (12 11)  (476 5)  (476 5)  routing T_9_0.lc_trk_g0_7 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (477 5)  (477 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 2)  (447 2)  IOB_1 IO Functioning bit
 (16 14)  (446 0)  (446 0)  IOB_1 IO Functioning bit


IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


