// Seed: 74962122
`define pp_0 0
module module_0;
  assign id_0 = 1 + !1;
  logic id_1;
  assign id_1 = 1;
  reg id_2;
  initial begin
    id_2 <= 1 <= id_0 && "" - 1;
  end
  logic id_4, id_5, id_6;
endmodule
