// rpu_lingbot_v2_moe_model.cpp — LingBot2 (V2) sparse-MoE action-expert decoder.
// See rpu_lingbot_v2_moe_model.h for the scope + math contract.
//
// ═══════════════════════════════════════════════════════════════════════════════
// HOW THE STATIC (E, T) ROUTING-WEIGHT MATRIX IS BUILT
// ═══════════════════════════════════════════════════════════════════════════════
// The shipped topk_by_select_fp16 kernel returns exactly k values and uint16
// expert ids with stable original-index ordering on ties.  The backend widens
// those ids and scatters them into a static dense [E,T] mask in SPM:
//
//   1. Transpose the [T,E] router scores to [E,T] (rpu_launch_transpose_nchw_to_nhwc_spm).
//      This is THE enabling trick. With E as the OUTER (slowest) dimension:
//        (a) a per-token reduction over all E experts becomes a sequence of
//            contiguous buffer halvings -> log2(32) = 5 flat eltwise kernels,
//            instead of 31 strided ones; and
//        (b) expert e's routing-weight column w[:,e] becomes a CONTIGUOUS [T]
//            slice at byte offset e*Tp*2 — which is exactly the [N,1] operand
//            shape that rpu_launch_eltwise_binary_Nx1_NxC_spm_kernel wants.
//   2. ids[t,:] = strict_top_k(scores_for_choice[t,:]) [T,k]
//      with the deterministic secondary key expert_index ascending.
//   3. mask = scatter(ids)                    [E,T], exactly k ones/token
//      w    = routing_scores * mask           (weights come from the UNBIASED scores)
//      w   /= tree_sum(w)                       (positive sigmoid => nonzero sum)
//      routed_scaling (4.0) is applied once by the scalar SPM multiply below.
//   Data-dependent VALUES are fine; data-dependent SHAPES are not. Nothing here
//   has a data-dependent shape, so the graph stays capturable/replayable.
//
// ═══════════════════════════════════════════════════════════════════════════════
// KNOWN DEVIATIONS / RESIDUAL RISKS — MUST be validated on-board before trusting
// ═══════════════════════════════════════════════════════════════════════════════
// [D1] ROUTER PRECISION. The official source disables autocast around the router
//      (qwen2_action_expert.py:283-285) because bf16/fp16 logits flip top-k on
//      near-equal scores; the hard gate is "must not change top-k indices".
//      The device SPM datapath is fp16 (every rpu_launch_*_spm_* kernel takes
//      c10::Half; there is no fp32 SPM eltwise/transpose). The router therefore
//      runs with fp32 ACCUMULATE (rpu_launch_linear_spm_to_spm_kernel = acc32,
//      NOT the acc16 variant used everywhere else) but fp16 STORAGE of the
//      logits/scores. This is the highest-precision router expressible with the
//      available kernels, and it is a REAL DEVIATION from the reference. An
//      optional cold centered-weight bank can rank on logits before sigmoid's
//      FP16 rounding, but still does not guarantee exact FP32 top-k membership.
// [D2] TIE HANDLING — CLOSED. topk_by_select_fp16 chooses exactly k entries;
//      equal choice scores retain ascending expert-index order.  The dense SPM
//      scatter therefore has exactly k ones for every token, including an exact
//      4th/5th boundary tie or an all-equal row.
// [D3] RING ALIASING — CLOSED. Expert partials are accumulated locally in
//      moe_acc; the single cross-core reduce uses distinct moe_acc input,
//      residual2 residual, and residual1 output buffers.
// [D2] has an isolated host contract and an on-board conformance gate. [D1]
// remains the explicitly recorded precision limitation.
#include "rpu_lingbot_v2_moe_model.h"
#include "model_handle_registry.h"
#include "rpu_kernel_decls.h"
#include "rpu_ops.h"
#include "rpu_eltwise.h"
#include "rpu_helpers.h"
#include "rpu_runtime_state.h"
#include "core/rpu_spm_allocator.h"
#include "core/rpu_spm_residency.h"
#include "graph/execution_coordinator.h"

#include <c10/util/Half.h>
#include <c10/util/ScopeExit.h>
#include <algorithm>
#include <cmath>
#include <cstdint>
#include <cstdlib>
#include <cstdio>    // std::printf (debug router banner)
#include <limits>
#include <tuple>
#include <vector>

namespace v3 {

// FIXED_KERNEL_BASIS: non-manifest launchers here implement invariant LingBot2
// math or declared buffer movement: unconditional bias/lookup preloads, RMSNorm,
// AdaRMS shifts, sigmoid/top-k/transpose/elementwise MoE algebra, stable per-layer
// routing relays, debug-only captures and final Euler ADD. They have
// no alternate native selector. Router padding, every mutable endpoint, and every
// Linear/KV/RoPE/attention/reduce route is descriptor-owned below.

LingbotV2MoeExpertModel::LingbotV2MoeExpertModel()  = default;
LingbotV2MoeExpertModel::~LingbotV2MoeExpertModel() = default;

namespace {

constexpr int64_t L2_IO_TP8_SCHEDULE = 2805152773860142185LL;
constexpr int64_t L2_PRE_TP8_WC_LINEAR = 3964392425532447973LL;
constexpr int64_t L2_PRE_TP8_MO_LINEAR = 1999904367214338828LL;
constexpr int64_t L2_PRE_TP8_PREPARE = 7457149141145709209LL;
constexpr int64_t L2_PRE_TP8_REDUCE = 8218671974698963650LL;
constexpr int64_t L2_PRE_STATE_DMA = 4118140791744701150LL;
constexpr int64_t L2_PRE_STATE_LINEAR = 8466531977214875057LL;
constexpr int64_t L2_PRE_X_DMA = 1109759152217832136LL;
constexpr int64_t L2_PRE_WC_LINEAR = 5706603187302839902LL;
constexpr int64_t L2_PRE_MO_LINEAR = 4361641245865992575LL;
constexpr int64_t L2_POST_OP_LINEAR = 6786993929847189013LL;
constexpr int64_t L2_POST_FINAL_DMA = 7992744476845264195LL;
constexpr int64_t L2_ROUTER_LINEAR = 6818753882127764515LL;
constexpr int64_t L2_ROUTER_SIGMOID_PAD = 413003730106914317LL;
constexpr int64_t L2_ROUTER_PADDING_DMA = 8386219696894325645LL;
constexpr int64_t L2_ROUTER_RANK_LINEAR = 1742237890383350251LL;
constexpr int64_t L2_ROUTER_RANK_PADDING_DMA = 8376682535914017494LL;
constexpr int64_t L2_DENSE_GATE = 8718643249661678825LL;
constexpr int64_t L2_DENSE_UP = 254348090545550743LL;
constexpr int64_t L2_DENSE_DOWN = 5972607362057720782LL;
constexpr int64_t L2_DENSE_SHARED_GATE = 2444304091720254930LL;
constexpr int64_t L2_DENSE_SHARED_UP = 1847318944593457241LL;
constexpr int64_t L2_DENSE_SHARED_DOWN = 6346133146829455117LL;
constexpr int64_t L2_DENSE_REDUCE = 2474140629192546190LL;
constexpr int64_t L2_SPARSE_GATE_UP = 1030231621157595694LL;
constexpr int64_t L2_SPARSE_DOWN = 6488264948053858153LL;
constexpr int64_t L2_SPARSE_DOWN_SCALE_SHUFFLE = 5949443106443232346LL;
constexpr int64_t L2_SPARSE_DOWN_ORDERED_COMBINE = 6790658359685149264LL;
constexpr int64_t L2_SPARSE_SWIGLU_ROUTE = 3102158018637443031LL;
constexpr int64_t L2_SPARSE_COMBINE_INVERSE = 8611762698837443000LL;
constexpr int64_t L2_SPARSE_COMBINE_SHARED_INVERSE = 7678738712905333382LL;
constexpr int64_t L2_SPARSE_ROUTE_INVERSE = 7897966583241554672LL;
constexpr int64_t L2_SPARSE_COMBINE_SCAN = 2704568447020415930LL;
constexpr int64_t L2_SPARSE_SHARED_GATE = 8470518095582046254LL;
constexpr int64_t L2_SPARSE_SHARED_UP = 9059509689307212209LL;
constexpr int64_t L2_SPARSE_SHARED_GATE_UP = 9030223816728504923LL;
constexpr int64_t L2_SPARSE_SHARED_GATE_UP_RESIDENT_SILU_W8 = 8314108764979529404LL;
constexpr int64_t L2_SPARSE_SHARED_GATE_UP_RESIDENT_SILU_FP16 = 4095279128640122055LL;
constexpr int64_t L2_SPARSE_ROUTED_GATE_UP = 3472995406085708693LL;
constexpr int64_t L2_SPARSE_ROUTED_GATE_UP_ACTIVATION = 5492379708378411047LL;
constexpr int64_t L2_SPARSE_SHARED_SILU_D96 = 8100242376174120613LL;
constexpr int64_t L2_SPARSE_SHARED_SILU_VECTOR = 2122421397491176111LL;
constexpr int64_t L2_SPARSE_SHARED_DOWN = 7392198906337035719LL;
constexpr int64_t L2_SPARSE_REDUCE = 8622247086903370622LL;
constexpr int64_t L2_GROUP_GATE = 3957293194005259062LL;
constexpr int64_t L2_GROUP_UP = 4150161612424499741LL;
constexpr int64_t L2_ROUTED_COL_GATE = 1477549819697075905LL;
constexpr int64_t L2_ROUTED_COL_UP = 2629566671399198668LL;
constexpr int64_t L2_ROUTED_COUNTS_BCAST = 938309688519696709LL;
constexpr int64_t L2_FUSED_TOPK = 2981559724673689716LL;
constexpr int64_t L2_FUSED_TOPK_LANE2 = 3695689239729452199LL;
constexpr int64_t L2_FUSED_TOPK_COMPACT = 5205882118839961339LL;
constexpr int64_t L2_INPUT_ADARMS_NORM_SHIFT = 5355884645801983022LL;
constexpr int64_t L2_POST_ADARMS_NORM_SHIFT = 9065876713670168761LL;
constexpr int64_t L2_GROUP_DOWN_ACC16 = 6628682722812324761LL;
constexpr int64_t L2_GROUP_DOWN_ACC32 = 9139565971208794091LL;
constexpr int64_t L2_GROUP_SHARED_GATE = 1621760876240035674LL;
constexpr int64_t L2_GROUP_SHARED_UP = 8541921835683588398LL;
constexpr int64_t L2_GROUP_SHARED_DOWN = 8465688752711619250LL;
constexpr int64_t L2_GROUP_REDUCE = 8764896087965971604LL;
constexpr int64_t L2_QKV_MULTIBASE_T51 = 4044110861216534913LL;
constexpr int64_t L2_Q_LINEAR = 913114310389009686LL;
constexpr int64_t L2_K_LINEAR = 8934681076185911339LL;
constexpr int64_t L2_V_LINEAR = 8405572723062803065LL;
constexpr int64_t L2_Q_ROPE = 6102189785849762356LL;
constexpr int64_t L2_K_ROPE = 1425551402802084390LL;
constexpr int64_t L2_QK_ROPE_T51 = 7980806276771002954LL;
constexpr int64_t L2_QK_ROPE_KV_T51 = 8613092027234165910LL;
// Canonical typed-plan launcher site; changing the launcher API changes the
// semantic route identity even though the model-side KV operation is the same.
constexpr int64_t L2_KV_INSERT = 5154633245405693922LL;
// Exact masked paired writer owns its schedule; it is not the generic HYBRID2 cost route.
constexpr int64_t L2_KV_T51_PAIR = 6400034073213493971LL;
constexpr int64_t L2_ATTENTION = 7136698911575756202LL;
constexpr int64_t L2_SDPA_T51_K275_TAIL = 488967526802732117LL;
constexpr int64_t L2_PREPARE_REDUCE = 3589780241368431399LL;
constexpr int64_t L2_O_LINEAR = 5455831661157499749LL;
constexpr int64_t L2_ATTN_REDUCE = 881348502859111234LL;
// Canonical rpu-fmb-route-site-v1: fmb-lingbot-v2-moe/action/action/
// all_reduce/attention.reduce.adarms-norm-shift.
constexpr int64_t L2_ATTN_REDUCE_ADARMS = 586792291850358907LL;
constexpr int64_t L2_DENOISE_SCHEDULE = 7713752773140916735LL;
constexpr int64_t L2_ADARMS_SCHEDULE = 2571541722607324668LL;
constexpr int64_t L2_ROUTER_SCHEDULE = 5626083946486990502LL;
constexpr int64_t L2_ROUTED_SCALING = 4716927790924126851LL;
constexpr int64_t L2_MOE_EXECUTION_TOPOLOGY = 4201560661861683756LL;
// fmb-lingbot-v2-moe/action/action/graph_schedule/
// delivery.explicit-mask-spm-residency (canonical rpu-fmb-route-site-v1).
constexpr int64_t L2_MASK_SPM_SCHEDULE = 2878184572497809152LL;

FmbForwardOperandResidency mask_residency_mode(
    const FmbRouteManifestEntry& route) {
    TORCH_CHECK(
        route.family == FmbRouteFamily::GRAPH_SCHEDULE &&
            route.site_id == L2_MASK_SPM_SCHEDULE && route.invocation == 0 &&
            route.flags == 0 && route.arguments.size() == 6 &&
            (route.selector == static_cast<int64_t>(FmbForwardOperandResidency::PER_LAYER) ||
             route.selector == static_cast<int64_t>(FmbForwardOperandResidency::FORWARD)),
        "LingBot2 mask residency route is malformed");
    TORCH_CHECK(route.arguments[0] > 0 && route.arguments[1] >= route.arguments[0],
                "LingBot2 mask residency geometry is malformed");
    return static_cast<FmbForwardOperandResidency>(route.selector);
}

enum class LingbotV2LinearRoute : int64_t {
    AUTO_TILE_ACC16 = 1,
    AUTO_TILE_ACC32 = 3,
    GROUPED_DYNAMIC_ACC16 = 4,
    GROUPED_EXPERT_Y4_ACC16 = 5,
    // The selector is local to each semantic site; dense routed-col has its
    // independent sites and retains the same historical selector below.
    GROUPED_ROUTED_EXPERT_Y4_ACC16 = 6,
    GROUPED_ROUTED_SWIGLU_ROUTE_ACC16 = 7,
    GROUPED_DOWN_W8_SCALE_SHUFFLE_ACC16 = 8,
    QKV_MULTIBASE_ACC16 = 9,
    GROUPED_DOWN_ORDERED_COMBINE_ACC16 = 10,
    ROUTER_SIGMOID_PAD_ACC32 = 11,
    SHARED_GATE_UP_RESIDENT_SILU_W8_ACC16 = 12,
    SHARED_GATE_UP_RESIDENT_SILU_FP16_ACC16 = 13,
    ROUTED_COL_ACC16 = 6,
};

enum class LingbotV2RopeRoute : int64_t {
    FULL_ROTARY_PARTIAL_MROPE = 2,
    PAIRED_T51 = 3,
};

enum class LingbotV2AllReduceRoute : int64_t {
    PREPARE_RING_INPUT = 3,
};

enum class LingbotV2MutableDmaRoute : int64_t {
    DDR_BROADCAST_TO_SPM = 1,
    SPM_COPY_TO_DDR = 2,
};

}  // namespace

void LingbotV2MoeExpertModel::configure_moe_runtime(
    bool bufonly, bool addr, int64_t schunk,
    int64_t rchunk_requested, bool dense_soft_router,
    bool fp16_top4, bool routed_only, bool down_acc16) {
    TORCH_CHECK(
        !runtime_config_bound_ && num_layers() == 0,
        "LingBot2 MoE runtime config must be bound exactly once before weights");
    TORCH_CHECK(
        schunk > 0 && rchunk_requested >= 0,
        "LingBot2 MoE schunk must be positive and rchunk must be non-negative");
    cold_bufonly_ = bufonly;
    cold_addr_ = addr;
    cold_schunk_ = schunk;
    cold_rchunk_requested_ = rchunk_requested;
    cold_rchunk_ = rchunk_requested > 0 ? rchunk_requested : 256;
    cold_rchunk_exact_1632_ = rchunk_requested == 1632;
    debug_dense_soft_router_ = dense_soft_router;
    fp16_top4_ = fp16_top4;
    debug_routed_only_ = routed_only;
    debug_down_acc16_ = down_acc16;
    runtime_config_bound_ = true;
}

lingbot_v2_moe_internal::ExactSuffixProfileKind
LingbotV2MoeExpertModel::validate_exact_suffix_profile(
    int64_t prefix_len) const {
    using ProfileKind =
        lingbot_v2_moe_internal::ExactSuffixProfileKind;
    constexpr int64_t kPrefixLen = 225;
    constexpr int64_t kSuffixLen = 51;
    constexpr int64_t kExpectedLayers = 36;
    constexpr int64_t kPackedRows = 16'384;

    TORCH_CHECK(!RpuKernelGraph::has_active(),
                "LingBot2 expert profile admission must run outside Graph capture");
    TORCH_CHECK(prefix_len == kPrefixLen,
                "LingBot2 expert profile requires prefix_len=225, got ",
                prefix_len);
    TORCH_CHECK(
        num_layers() == 36 && hidden_size() == 768 &&
            intermediate_size() == 768 && num_q_heads() == 32 &&
            num_kv_heads() == 8 && head_dim() == 128 &&
            has_qkv_bias_ && !has_qk_norm_ && use_silu_,
        "LingBot2 expert profile requires exact Qwen2.5 "
        "L36/H768/NQ32/NKV8/HD128/shared-I768 with QKV bias");
    TORCH_CHECK(
        num_experts_ == 32 && top_k_ == 4 && routed_inter_ == 512 &&
            chunk_size_ == kSuffixLen &&
            routed_scaling_ == c10::Half(4.0f),
        "LingBot2 expert profile requires E32/top4/routed-I512/"
        "chunk51/scaling4");
    TORCH_CHECK(
        denoise_unroll_ && num_steps_ == 10 && state_dim_ == 55 &&
            action_dim_ == 55 && state_dim_pad_ == 64 &&
            action_dim_pad_ == 64 && adarms_ && adarms_mutable_ &&
            adarms_unroll_ && !denoise_unroll_active_,
        "LingBot2 expert profile requires the exact ten-step FP16 "
        "denoise-unroll and indexed AdaRMS schedule");
    TORCH_CHECK(
        fp16_top4_ && !debug_dense_soft_router_ && !nvfp4_ && !debug_stages_ &&
            !debug_down_acc16_ && !debug_capture_gate_ &&
            !debug_capture_l0_ && !debug_capture_innorm_ &&
            !debug_cap_resid_ && !debug_routed_only_ &&
            !debug_dump_router_h_ && get_chunk_size_override() == 0,
        "LingBot2 expert profile rejects debug/chunk-override modes");

    const bool dense_fp16 =
        !grouped_experts_ && !packed_w8a16_ && packed_gate_.empty() &&
        packed_up_.empty() && packed_down_.empty() &&
        packed_gate_s_.empty() && packed_up_s_.empty() &&
        packed_down_s_.empty();

    TORCH_CHECK(
        static_cast<int64_t>(layer_weights_.size()) == kExpectedLayers,
        "LingBot2 exact suffix requires complete 36-layer base weights");
    auto check_base_role = [](const at::Tensor& weight,
                              const at::Tensor& scale,
                              bool quantized,
                              const char* name) {
        const at::ScalarType expected_dtype =
            quantized ? at::kChar : at::kHalf;
        TORCH_CHECK(
            weight.defined() && weight.scalar_type() == expected_dtype &&
                weight.device().type() == at::kPrivateUse1 &&
                weight.is_contiguous() && weight.dim() == 2,
            name, quantized
                ? " must be contiguous W8 kChar device weight"
                : " must be contiguous dense FP16 device weight");
        if (!quantized) {
            TORCH_CHECK(
                !scale.defined(), name,
                " dense FP16 profile rejects a bound quantization scale");
            return;
        }
        TORCH_CHECK(
            scale.defined() && scale.scalar_type() == at::kHalf &&
                scale.device().type() == at::kPrivateUse1 &&
                scale.is_contiguous() && scale.dim() == 1,
            name, " W8 scale must be contiguous per-channel FP16 device");
    };
    auto check_base_layers = [&](bool quantized) {
        for (int64_t layer = 0; layer < kExpectedLayers; ++layer) {
            const auto& weights = layer_weights_[layer];
            check_base_role(weights.q_w, weights.q_ws, quantized, "base_q");
            check_base_role(weights.k_w, weights.k_ws, quantized, "base_k");
            check_base_role(weights.v_w, weights.v_ws, quantized, "base_v");
            check_base_role(weights.o_w, weights.o_ws, quantized, "base_o");
            check_base_role(
                weights.gate_w, weights.gate_ws, quantized,
                "base_shared_gate");
            check_base_role(
                weights.up_w, weights.up_ws, quantized,
                "base_shared_up");
            check_base_role(
                weights.down_w, weights.down_ws, quantized,
                "base_shared_down");
        }
    };
    TORCH_CHECK(!sparse_experts_,
                "sparse experts use ordinary graphs; exact-Z2 is not admitted");
    if (dense_fp16) {
        check_base_layers(/*quantized=*/false);
        return ProfileKind::DenseFp16;
    }

    const bool grouped_w8a16 =
        grouped_experts_ && packed_w8a16_ &&
        !packed_gate_.empty() && packed_gate_[0].scalar_type() == at::kChar;
    const bool grouped_w4a16 =
        grouped_experts_ && packed_w8a16_ &&
        !packed_gate_.empty() && packed_gate_[0].scalar_type() == at::kByte;
    TORCH_CHECK(
        grouped_w8a16 != grouped_w4a16,
        "LingBot2 exact suffix accepts only DenseFp16, GroupedW8A16, "
        "or GroupedW4A16");
    const ProfileKind grouped_kind = grouped_w4a16
        ? ProfileKind::GroupedW4A16
        : ProfileKind::GroupedW8A16;
    check_base_layers(/*quantized=*/true);
    TORCH_CHECK(
        packed_gate_.size() == kExpectedLayers &&
            packed_up_.size() == kExpectedLayers &&
            packed_down_.size() == kExpectedLayers &&
            packed_gate_s_.size() == kExpectedLayers &&
            packed_up_s_.size() == kExpectedLayers &&
            packed_down_s_.size() == kExpectedLayers,
        "LingBot2 grouped quantized profile requires complete 36-layer packed weights "
        "and scales; partial binding is rejected");

    auto check_pack = [grouped_w4a16](
                          const at::Tensor& tensor, int64_t rows,
                          int64_t logical_cols, const char* name) {
        const at::ScalarType expected_dtype =
            grouped_w4a16 ? at::kByte : at::kChar;
        const int64_t storage_cols =
            grouped_w4a16 ? logical_cols / 2 : logical_cols;
        TORCH_CHECK(
            tensor.defined() && tensor.scalar_type() == expected_dtype,
            name, grouped_w4a16
                ? " must use packed int4 kByte storage"
                : " must use signed int8 kChar storage");
        TORCH_CHECK(
            tensor.device().type() == at::kPrivateUse1 && tensor.dim() == 2 &&
                tensor.is_contiguous() && tensor.size(0) == rows &&
                tensor.size(1) == storage_cols,
            name, " must be exact contiguous-layout device [", rows, ",",
            storage_cols,
            "], got ", tensor.sizes());
    };
    auto check_scale = [grouped_w4a16](
                           const at::Tensor& tensor, int64_t channels,
                           int64_t logical_k, int partition,
                           const char* name) {
        TORCH_CHECK(
            tensor.defined() && tensor.scalar_type() == at::kHalf &&
                tensor.device().type() == at::kPrivateUse1 &&
                tensor.is_contiguous(),
            name, " must be contiguous FP16 device");
        if (grouped_w4a16) {
            TORCH_CHECK(
                tensor.dim() == 2 &&
                    (tensor.size(0) == 32 || tensor.size(0) == 64 ||
                     tensor.size(0) == 128),
                name, " pgrp dim 0 must carry group_size 32/64/128, got ",
                tensor.sizes());
            const int64_t group_size = tensor.size(0);
            TORCH_CHECK(
                (partition == 1 && channels % NUM_CORES == 0) ||
                    (partition == 0 && logical_k % NUM_CORES == 0),
                name, " has dimensions incompatible with its partition");
            const int64_t local_k =
                partition == 1 ? logical_k : logical_k / NUM_CORES;
            const int64_t local_n =
                partition == 1 ? channels / NUM_CORES : channels;
            TORCH_CHECK(local_k % group_size == 0,
                        name, " local K must be divisible by group_size");
            const int64_t local_g = local_k / group_size;
            const int64_t expected = ((local_g + 3) / 4) *
                                     ((local_n + 63) / 64) * NUM_CORES * 4 * 64;
            TORCH_CHECK(
                tensor.numel() == expected,
                name, " controller-striped pgrp payload has ", tensor.numel(),
                " elements, expected ", expected);
            constexpr uint64_t kScaleAlignment = NUM_CORES * 512;
            TORCH_CHECK(
                ::rhino_lkn::RpuGetDevAddr(tensor.data_ptr<c10::Half>()) %
                        kScaleAlignment ==
                    0,
                name, " pgrp payload must be ", kScaleAlignment,
                "-byte aligned");
        } else {
            TORCH_CHECK(
                tensor.dim() == 1 && tensor.size(0) == channels,
                name, " must be per-channel FP16 device [", channels,
                "], got ", tensor.sizes());
        }
    };
    for (int64_t layer = 0; layer < kExpectedLayers; ++layer) {
        check_pack(packed_gate_[layer], kPackedRows, hidden_size(),
                   "packed_gate");
        check_pack(packed_up_[layer], kPackedRows, hidden_size(),
                   "packed_up");
        check_pack(packed_down_[layer], hidden_size(), kPackedRows,
                   "packed_down");
        check_scale(
            packed_gate_s_[layer], kPackedRows, hidden_size(), /*partition=*/1,
            "packed_gate_scale");
        check_scale(
            packed_up_s_[layer], kPackedRows, hidden_size(), /*partition=*/1,
            "packed_up_scale");
        check_scale(packed_down_s_[layer], hidden_size(), kPackedRows,
                    /*partition=*/0,
                    "packed_down_scale");
    }
    TORCH_CHECK(
        cold_rchunk_exact_1632_,
        "LingBot2 grouped W8A16/W4A16 exact suffix requires "
        "RPU_L2_RCHUNK=1632");
    return grouped_kind;
}

uint64_t LingbotV2MoeExpertModel::exact_suffix_profile_hash(
    lingbot_v2_moe_internal::ExactSuffixProfileKind kind) const {
    uint64_t hash = UINT64_C(1469598103934665603);
    auto mix = [&hash](uint64_t value) {
        hash ^= value;
        hash *= UINT64_C(1099511628211);
    };
    mix(UINT64_C(0x4c42324d4f455031));
    mix(static_cast<uint8_t>(kind));
    mix(static_cast<uint64_t>(num_layers()));
    mix(static_cast<uint64_t>(hidden_size()));
    mix(static_cast<uint64_t>(num_experts_));
    mix(static_cast<uint64_t>(top_k_));
    mix(static_cast<uint64_t>(routed_inter_));
    mix(static_cast<uint64_t>(chunk_size_));
    mix(static_cast<uint64_t>(num_steps_));
    if (!router_rank_weights_.empty()) mix(UINT64_C(0x4c3252414e4b31));
    TORCH_INTERNAL_ASSERT(hash != 0);
    return hash;
}

lingbot_v2_moe_internal::ExactSuffixProfileDescriptor
LingbotV2MoeExpertModel::describe_exact_suffix_spm_profile(
    int64_t prefix_len) {
    const auto kind = validate_exact_suffix_profile(prefix_len);
    LayoutContext layout;
    layout.chunk_size = 51;
    layout.kv_insert_chunk_size = 0;
    layout.max_kv_seq_len = prefix_len + 51;
    layout.num_layers = 36;
    layout.use_attn_mask = true;
    layout.is_causal = false;
    layout.planning_chunk_capacity = 64;
    // This component-only CPU probe has no RoPE position and must not forge a
    // COMPLETE execution manifest. Its typed mode is bound in the layout hash.
    const auto mask_route = mask_residency_route_for_layout(
        layout, /*honor_exact_authority=*/false);
    layout.forward_operand_residency = mask_residency_mode(mask_route);

    bool dry_prepared = false;
    auto cancel_dry_on_failure = c10::make_scope_exit([&] {
        if (dry_prepared) {
            cancel_spm_pipeline_component_for_cpu_contract();
        }
    });
    const FmbThreeStageChunkPlan stage_plan =
        compose_fmb_default_three_stage_chunk_plan(
            layout, /*execution_len=*/51, /*position=*/prefix_len,
            ChunkMode::SEQUENTIAL);
    const SpmPipelineComponentLayout dry_layout =
        prepare_spm_pipeline_component_for_cpu_contract(
            layout, stage_plan);
    dry_prepared = true;
    const auto descriptor =
        lingbot_v2_moe_internal::ExactSuffixProfileDescriptor{
            kind, exact_suffix_profile_hash(kind), dry_layout.layout_hash,
            dry_layout.temporary_bytes, layout.forward_operand_residency,
            installed_model_state_generation()};
    TORCH_CHECK(descriptor.profile_hash != 0,
                "LingBot2 expert profile hash must be nonzero");
    TORCH_CHECK(descriptor.layout_hash != 0,
                "LingBot2 expert layout hash must be nonzero");
    TORCH_CHECK(descriptor.temporary_bytes > 0,
                "LingBot2 expert temporary layout must be nonempty");
    cancel_spm_pipeline_component_for_cpu_contract();
    dry_prepared = false;
    cancel_dry_on_failure.release();
    return descriptor;
}

SpmPipelineComponentLayout
LingbotV2MoeExpertModel::prime_exact_suffix_spm_layout(
    int64_t prefix_len,
    const lingbot_v2_moe_internal::ExactSuffixProfileDescriptor& expected) {
    constexpr int64_t kPrefixLen = 225;
    constexpr int64_t kSuffixLen = 51;
    constexpr size_t kExpectedPersistentBytes = 318'976;

    const auto kind = validate_exact_suffix_profile(prefix_len);
    TORCH_CHECK(
        expected.kind == kind && expected.profile_hash != 0 &&
            expected.profile_hash == exact_suffix_profile_hash(kind) &&
            expected.layout_hash != 0 && expected.temporary_bytes > 0 &&
            expected.model_state_generation == installed_model_state_generation() &&
            (expected.mask_residency == FmbForwardOperandResidency::PER_LAYER ||
             expected.mask_residency == FmbForwardOperandResidency::FORWARD),
        "LingBot2 expert profile changed after native preflight admission");

    LayoutContext layout;
    layout.chunk_size = kSuffixLen;
    layout.kv_insert_chunk_size = 0;
    layout.max_kv_seq_len = kPrefixLen + kSuffixLen;
    layout.num_layers = 36;
    layout.use_attn_mask = true;
    layout.is_causal = false;
    layout.planning_chunk_capacity = 64;
    layout.forward_operand_residency = expected.mask_residency;

    const std::vector<BufferDecl> declarations = declare_buffers(layout);
    LayoutContext capacity_layout = layout;
    capacity_layout.chunk_size = layout.planning_chunk_capacity;
    TORCH_CHECK(declared_spm_layout_fits(declarations) &&
                    declared_spm_layout_fits(declare_buffers(capacity_layout)),
                "LingBot2 exact suffix selected layout no longer fits; re-admit cold");
    size_t persistent_bytes = 0;
    for (const BufferDecl& declaration : declarations) {
        if (declaration.alias_of != nullptr) continue;
        const size_t aligned =
            (static_cast<size_t>(declaration.size) + 255) & ~size_t{255};
        if (declaration.storage == StorageClass::Persistent) {
            persistent_bytes += aligned;
        } else if (declaration.storage == StorageClass::PersistentPerLayer) {
            TORCH_CHECK(declaration.per_layer >= 0,
                        "LingBot2 expert SPM prime found negative per_layer");
            persistent_bytes +=
                aligned * static_cast<size_t>(declaration.per_layer);
        }
    }
    TORCH_CHECK(
        persistent_bytes == kExpectedPersistentBytes,
        "LingBot2 expert persistent declaration drifted; expected ",
        kExpectedPersistentBytes, " bytes/core, got ", persistent_bytes);
    TORCH_CHECK(
        SPM_ALLOC.persistent_used() == 0,
        "LingBot2 expert SPM prime requires no ordinary persistent arena");

    const size_t super_before = SPM_ALLOC.super_persistent_used();
    const FmbThreeStageChunkPlan stage_plan =
        compose_fmb_default_three_stage_chunk_plan(
            layout, /*execution_len=*/kSuffixLen,
            /*position=*/prefix_len, ChunkMode::SEQUENTIAL);
    SpmPipelineComponentLayout result =
        prepare_spm_pipeline_component(layout, stage_plan);
    TORCH_CHECK(
        result.temporary_bytes == expected.temporary_bytes &&
            result.layout_hash == expected.layout_hash,
        "LingBot2 expert live SPM layout drifted from native preflight; "
        "temporary expected/got=", expected.temporary_bytes, "/",
        result.temporary_bytes, ", hash expected/got=", expected.layout_hash,
        "/", result.layout_hash);
    const size_t super_after = SPM_ALLOC.super_persistent_used();
    TORCH_CHECK(
        SPM_ALLOC.persistent_used() == 0 &&
            super_after >= super_before &&
            super_after - super_before == kExpectedPersistentBytes,
        "LingBot2 expert cold prime must add exactly ",
        kExpectedPersistentBytes,
        " super-persistent bytes/core; before/after=", super_before, "/",
        super_after);
    exact_suffix_mask_authority_ = expected;
    return result;
}

// ─────────────────────────────────────────────────────────────────────────────
// Controlled 10-step denoise configuration
// ─────────────────────────────────────────────────────────────────────────────
void LingbotV2MoeExpertModel::enable_resident_preloads() {
    TORCH_CHECK(denoise_unroll_ && get_last_resolved_chunk_size() == 0 &&
                    !RpuKernelGraph::has_active(),
                "Action resident preloads require the fully bound cold denoise owner");
    std::vector<std::string> names{"q_bias", "k_bias", "v_bias", "final_norm_w",
                                   "moe_expert_scatter_ids", "moe_rbias"};
    if (fused_router_) names.push_back("moe_fused_expert_ids");
    if (sparse_experts_ && !sparse_route_compact_) {
        names.push_back("moe_sparse_expert_ids");
        names.push_back("moe_sparse_token_ids");
    }
    if (denoise_tp8_encoder_) {
        names.push_back("denoise_mo_bias_rows");
        names.push_back("denoise_op_b");
    }
    // AdaRMS input/post gains and shifts are step-dependent and excluded.
    configure_resident_preloads(std::move(names));
}

void LingbotV2MoeExpertModel::set_denoise_weights(
    const at::Tensor& state_w, const at::Tensor& state_b,
    const at::Tensor& wc, const at::Tensor& mo, const at::Tensor& mo_bias,
    const at::Tensor& op, const at::Tensor& op_bias,
    const at::Tensor& time_all,
    const at::Tensor& adarms_is, const at::Tensor& adarms_ish,
    const at::Tensor& adarms_ps, const at::Tensor& adarms_psh,
    int64_t state_dim, int64_t action_dim, int64_t state_dim_pad,
    int64_t action_dim_pad, int64_t num_steps, bool tp8_encoder) {
    TORCH_CHECK(num_layers() > 0 && num_experts_ > 0,
                "set_denoise_weights must follow set_weights/set_moe_weights");
    TORCH_CHECK(get_last_resolved_chunk_size() == 0,
                "set_denoise_weights must run before the first forward");
    TORCH_CHECK(!denoise_unroll_, "set_denoise_weights may only be called once");
    TORCH_CHECK(state_dim > 0 && action_dim > 0 && num_steps > 0,
                "state_dim/action_dim/num_steps must be positive");
    TORCH_CHECK(state_dim <= state_dim_pad && action_dim <= action_dim_pad,
                "logical state/action dims must fit their padded dims");
    TORCH_CHECK(state_dim_pad % 16 == 0 && action_dim_pad % 16 == 0,
                "state_dim_pad/action_dim_pad must be multiples of 16");
    TORCH_CHECK(chunk_size_ > 1,
                "set_denoise_weights requires state+action suffix rows");

    TORCH_CHECK(!tp8_encoder || (num_cores() == 8 && hidden_size() == 768 &&
                    chunk_size_ == 51 && state_dim == 55 && action_dim == 55 &&
                    state_dim_pad == 64 && action_dim_pad == 64 && num_steps == 10),
                "TP8 denoise IO requires the exact 55/64, M51, H768, ten-step profile");
    const int64_t h = hidden_size();
    auto chk = [](const at::Tensor& t, int64_t n, const char* name) {
        TORCH_CHECK(t.defined() && t.scalar_type() == at::kHalf
                 && t.device().type() == at::kPrivateUse1 && t.is_contiguous()
                 && t.numel() == n,
                    name, " must be contiguous fp16 device with numel=", n);
    };
    chk(state_w, h * state_dim_pad, "state_w");
    chk(state_b, h, "state_b");
    chk(wc, h * action_dim_pad, "wc");
    chk(mo, h * h, "mo");
    chk(mo_bias, h, "mo_bias");
    chk(op, action_dim_pad * h, "op");
    chk(op_bias, action_dim_pad, "op_bias");
    chk(time_all, num_steps * h, "time_all");
    TORCH_CHECK(time_all.dim() == 2 && time_all.size(0) == num_steps
             && time_all.size(1) == h,
                "time_all must be [num_steps, hidden]");

    // The existing ring leaf consumes a full residual tensor. Expand the
    // immutable bias once, then preload it once per BUILD rather than every step.
    at::Tensor bias_rows;
    if (tp8_encoder) {
        bias_rows = mo_bias.to(at::kCPU).view({1, h}).repeat({chunk_size_, 1})
            .contiguous().to(mo_bias.device());
    }
    denoise_tp8_encoder_ = tp8_encoder;
    denoise_mo_bias_rows_ = std::move(bias_rows);
    state_w_ = state_w;
    state_b_ = state_b;
    wc_ = wc;
    mo_ = mo;
    mo_bias_ = mo_bias;
    op_ = op;
    op_bias_ = op_bias;
    time_all_ = time_all;
    state_dim_ = state_dim;
    action_dim_ = action_dim;
    state_dim_pad_ = state_dim_pad;
    action_dim_pad_ = action_dim_pad;
    num_steps_ = num_steps;
    denoise_stage_ = at::empty(
        {1, chunk_size_, h},
        at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
    denoise_unroll_ = true;

    // This is mutually exclusive with bind_adarms_schedule(); the Python
    // controlled profile branches before either setter is called.
    set_adarms_unroll(adarms_is, adarms_ish, adarms_ps, adarms_psh);
    invalidate_model_state();  // D-503 — MUST be the last statement.
}

// ─────────────────────────────────────────────────────────────────────────────
// set_moe_weights
// ─────────────────────────────────────────────────────────────────────────────
void LingbotV2MoeExpertModel::set_moe_weights(
    at::TensorList router_gate_w, at::TensorList router_bias,
    at::TensorList expert_gate_w, at::TensorList expert_up_w,
    at::TensorList expert_down_w,
    int64_t num_experts, int64_t top_k, int64_t routed_inter,
    double routed_scaling, int64_t chunk_size,
    bool grouped_experts_requested) {
    const int64_t nl = num_layers();
    const int64_t h  = hidden_size();
    TORCH_CHECK(nl > 0, "set_moe_weights must follow CausalDecoderModel::set_weights");
    TORCH_CHECK(
        runtime_config_bound_,
        "LingBot2 MoE runtime config must be bound by create before weights");
    if (num_experts_ == 0) {
        cold_grouped_experts_requested_ = grouped_experts_requested;
    } else {
        TORCH_CHECK(
            cold_grouped_experts_requested_ == grouped_experts_requested,
            "LingBot2 grouped-expert configuration is immutable for a native handle");
    }
    TORCH_CHECK(num_experts > 0 && top_k > 0 && routed_inter > 0 && chunk_size > 0,
                "num_experts/top_k/routed_inter/chunk_size must be positive");
    // emit_tree_reduce halves the expert dimension log2(E) times.
    TORCH_CHECK((num_experts & (num_experts - 1)) == 0,
                "num_experts(", num_experts, ") must be a power of 2 (tree reduction)");
    TORCH_CHECK(top_k <= num_experts, "top_k(", top_k, ") > num_experts(", num_experts, ")");
    TORCH_CHECK(num_experts >= 16 && num_experts % 16 == 0,
                "num_experts(", num_experts,
                ") must be v16-aligned for backend MoE selection");
    TORCH_CHECK(Align(chunk_size, (int64_t)16) <= 128,
                "aligned chunk_size must be <= 128 for backend MoE selection");
    // Pitfall H: N is the FULL output dim and the kernel divides it by num_cores.
    TORCH_CHECK(routed_inter % NUM_CORES == 0,
                "routed_inter(", routed_inter, ") must be divisible by NUM_CORES=", NUM_CORES);
    // THD_VECTOR_SIZE=16 — the Nx1_NxC per-row broadcast needs c % 16 == 0.
    TORCH_CHECK((routed_inter / NUM_CORES) % 16 == 0,
                "routed_inter/NUM_CORES(", routed_inter / NUM_CORES, ") must be a multiple of 16");
    TORCH_CHECK(use_silu_, "LingbotV2MoeExpertModel requires SwiGLU (use_silu=true)");
    TORCH_CHECK((int64_t)router_gate_w.size() == nl && (int64_t)router_bias.size() == nl,
                "router_gate_w/router_bias must have size num_layers=", nl);
    TORCH_CHECK(num_experts <= std::numeric_limits<int64_t>::max() / nl,
                "num_layers*num_experts overflows int64");
    const int64_t expert_tensor_count = nl * num_experts;
    TORCH_CHECK((int64_t)expert_gate_w.size() == expert_tensor_count
             && (int64_t)expert_up_w.size()   == expert_tensor_count
             && (int64_t)expert_down_w.size() == expert_tensor_count,
                "expert_* lists must have size num_layers*num_experts=",
                expert_tensor_count);

    auto check_exact = [](const at::Tensor& t,
                          at::IntArrayRef expected_shape,
                          const char* name,
                          int64_t index) {
        int64_t expected_numel = 1;
        for (const int64_t dim : expected_shape) {
            TORCH_CHECK(
                dim > 0 &&
                    expected_numel <=
                        std::numeric_limits<int64_t>::max() / dim,
                name, "[", index, "] expected shape overflows int64: ",
                expected_shape);
            expected_numel *= dim;
        }
        TORCH_CHECK(t.defined(), name, "[", index, "] is undefined");
        TORCH_CHECK(t.scalar_type() == at::kHalf &&
                        t.device().type() == at::kPrivateUse1 &&
                        t.is_contiguous(),
                    name, "[", index,
                    "] must be a contiguous fp16 device tensor");
        TORCH_CHECK(t.sizes() == expected_shape &&
                        t.numel() == expected_numel,
                    name, "[", index, "] must have shape ", expected_shape,
                    " and numel=", expected_numel, "; got shape ", t.sizes(),
                    " and numel=", t.numel());
    };
    for (int64_t i = 0; i < nl; ++i) {
        check_exact(router_gate_w[i], {num_experts, h},
                    "router_gate_w", i);
        check_exact(router_bias[i], {num_experts}, "router_bias", i);
    }
    for (int64_t i = 0; i < expert_tensor_count; ++i) {
        check_exact(expert_gate_w[i], {routed_inter, h},
                    "expert_gate_w", i);
        check_exact(expert_up_w[i], {routed_inter, h},
                    "expert_up_w", i);
        check_exact(expert_down_w[i], {h, routed_inter},
                    "expert_down_w", i);
    }

    sparse_qkv_multibase_mode_ = 0;
    sparse_experts_ = false;
    sparse_gate_up_expert_y4_ = false;
    sparse_gate_up_routed_ = false;
    sparse_gate_up_activation_ = false;
    sparse_down_scale_shuffle_ = false;
    sparse_down_ordered_combine_ = false;
    sparse_kv_t51_ = false;
    sparse_qk_rope_t51_ = false;
    sparse_qk_rope_kv_t51_ = false;
    sparse_sdpa_tail_t51_ = false;
    sparse_route_compact_ = false;
    sparse_combine_scan_ = false;
    sparse_swiglu_route_ = false;
    sparse_inverse_combine_ = false;
    sparse_inverse_shared_combine_ = false;
    sparse_shared_gate_up_ = false;
    sparse_shared_gate_up_resident_silu_w8_ = false;
    sparse_shared_gate_up_resident_silu_fp16_ = false;
    sparse_shared_silu_vector_ = false;
    shared_gate_up_.clear(); shared_gate_up_scales_.clear();
    sparse_topk_lane2_ = false;
    sparse_topk_compact_ = false;
    sparse_router_sigmoid_pad_ = false;
    sparse_direct_route_ = false;
    sparse_adarms_norm_shift_capable_ = false;
    sparse_adarms_norm_shift_diagonal_ = false;
    sparse_attn_ring_adarms_ = false;
    fused_router_ = false;
    routed_gemm_ = false;
    fused_expert_ids_ = at::Tensor();
    routed_counts_stage_ = at::Tensor();
    sparse_gate_up_.clear(); sparse_down_.clear();
    sparse_gate_up_s_.clear(); sparse_down_s_.clear();
    sparse_expert_ids_ = at::Tensor();
    sparse_token_ids_ = at::Tensor();
    sparse_route_stage_ = at::Tensor();
    // Replacing the original router bank always disables the optional ranking
    // bank; it must be validated again against the newly installed biases.
    router_rank_weights_.clear();
    router_gate_.assign(router_gate_w.begin(), router_gate_w.end());
    router_bias_.assign(router_bias.begin(), router_bias.end());
    expert_gate_.assign(expert_gate_w.begin(), expert_gate_w.end());
    expert_up_.assign(expert_up_w.begin(), expert_up_w.end());
    expert_down_.assign(expert_down_w.begin(), expert_down_w.end());
    num_experts_    = num_experts;
    top_k_          = top_k;
    routed_inter_   = routed_inter;
    routed_scaling_ = c10::Half(static_cast<float>(routed_scaling));
    std::printf("[lingbot2] MOE set_weights: routed_scaling=%.4f top_k=%ld num_experts=%ld routed_inter=%ld\n",
                (double)(float)routed_scaling_, (long)top_k_, (long)num_experts_, (long)routed_inter_);
    std::fflush(stdout);
    chunk_size_     = chunk_size;
    // The transpose kernel requires C (= the token dim) to be v16-aligned.
    tp_rows_        = Align(chunk_size, (int64_t)16);
    (void)h;

    // Pad rows [chunk_size, tp_rows) of the router score buffer are filled with
    // 1.0 from this keepalive. Pad lanes are inert anyway (every router op is
    // either lane-local or reduces over E, never over T, so a pad lane can never
    // contaminate a real token), but filling keeps NaN out of the buffer.
    //
    // Why 1.0 and not 0.0: a zeroed pad row makes the pad column's tree-sum 0, so
    // scoresT/sum = 0/0 = NaN, which then has to be patched out by writing 1.0
    // into the [1,Tp] denominator's pad lanes. That patch is (Tp-seq_len)*2 bytes
    // -- 16-byte aligned ONLY when (Tp-seq_len) % 8 == 0, and it is not: the real
    // suffix is 51 rows and Tp is 64, so the patch was 26 bytes and
    // ddr_broadcast_spm_dma hard-failed (rpu_memcpy.cpp:815). Seeding the pad rows
    // with 1.0 instead makes each pad column sum to E and divide to a finite 1/E,
    // so no denominator patch is needed at all. This write is
    // (Tp-seq_len)*E*2 = (Tp-seq_len)*64 bytes -- aligned for EVERY seq_len.
    //
    // Real tokens are bit-identical either way: the transpose is a pure
    // permutation and the tree-sum reduces each column independently, so pad rows
    // only ever reach pad columns. Those columns are never read -- the combine is
    // n=seq_len (emit_moe_mlp). Pad weights are therefore 1/E, not 0.
    ones_pad_ = at::ones({tp_rows_ * num_experts_},
        at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
    // topk_by_select carries a uint16 value beside every key.  Pre-encode the
    // final flattened [E,Tp] scatter destination (expert*Tp + token), avoiding
    // a variable-index [k,Tp] scatter shape that the shipped kernel does not
    // support. PyTorch FP16 is only the two-byte storage owner for DMA.
    at::Tensor expert_ids_cpu = at::empty(
        {tp_rows_, num_experts_},
        at::TensorOptions().dtype(at::kHalf).device(at::kCPU));
    auto* expert_ids_raw = reinterpret_cast<uint16_t*>(
        expert_ids_cpu.data_ptr<c10::Half>());
    for (int64_t t = 0; t < tp_rows_; ++t) {
        for (int64_t e = 0; e < num_experts_; ++e) {
            expert_ids_raw[t * num_experts_ + e] =
                static_cast<uint16_t>(e * tp_rows_ + t);
        }
    }
    expert_scatter_ids_ = expert_ids_cpu.to(at::kPrivateUse1).contiguous();
    // Per-layer relay slot: the router runs on core 0 only (the transpose kernel
    // is core-0 only — src/ops/rpu_transpose.cpp enqueues with {0}), but the
    // per-expert Nx1_NxC weight broadcast needs the [E,Tp] weights on ALL 8
    // cores. One row PER LAYER (not one shared row) so the 36 per-layer
    // core0->DDR->all-cores relays inside a single graph have no WAR hazard.
    rw_stage_ = at::zeros({nl, num_experts_, tp_rows_},
        at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
    rpu_ddr_flush_force_sized(
        ones_pad_.data_ptr<c10::Half>(), ones_pad_.nbytes());
    rpu_ddr_flush_force_sized(
        expert_scatter_ids_.data_ptr<c10::Half>(),
        expert_scatter_ids_.nbytes());

    // ── DEBUG dense-soft router opt-in. Default OFF; the fp16 top-4 path below
    //    is the normal router. A strict hard-fail remains only when both paths
    //    are explicitly disabled.
    // ── strict fp16 top-4 router — default.  topk_by_select_fp16 returns exactly
    //    four ids; uint16->int32 + SPM scatter creates a dense static mask.
    //
    //    WHY IT IS THE DEFAULT: the previous default was the dense-soft bypass, which this very
    //    file labels ACCURACY_UNVALIDATED (no top-k, all 32 experts). Shipping an explicitly
    //    un-deployable router as the default is the more dangerous choice; top-4 is the official
    //    semantics. Note this DOES change default behaviour vs v10 and earlier.
    //
    //    RPU_LINGBOT2_FP16_TOP4:
    //      unset -> ON, unless dense-soft was explicitly requested (so the pre-existing
    //               DEBUG_DENSE_SOFT_ROUTER=1 scripts keep their meaning)
    //      "1"   -> ON, and WINS over dense-soft. Preserved deliberately: several bench scripts
    //               (e.g. tmp/lingbot2/bench_vs_golden.py profiles T4/W8T4/W4T4) set BOTH, and
    //               relied on top-4 taking precedence. Flipping that would silently turn those
    //               profiles into dense-soft runs.
    //      "0"   -> OFF. With dense-soft also unset this leaves emit_router_select on its strict
    //               TORCH_CHECK(false) hard-fail, which is the intended way to ask for the
    //               (non-existent) fp32 router and find out loudly.
    // ── DEBUG router-input (residual1) dump opt-in. SEPARATE env var; default OFF.
    //    When OFF nothing is allocated and emit_router_select emits no extra DMA, so the
    //    graph is byte-identical to a build without this feature.
    {
        const char* e = std::getenv("RPU_LINGBOT2_DEBUG_DUMP_ROUTER_H");
        debug_dump_router_h_ = (e != nullptr && e[0] == '1' && e[1] == '\0');
    }
    if (debug_dump_router_h_) {
        // Fresh dedicated tensor, one slot PER LAYER => no layer overwrites another and
        // no existing DDR buffer is reused.
        h_stage_ = at::zeros({nl, tp_rows_, hidden_size()},
            at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
        std::printf("[lingbot2] DEBUG_DUMP_ROUTER_H=1 -> capturing router input residual1 [%ld, %ld, %ld]\n", (long)nl, (long)tp_rows_, (long)hidden_size());
    }
    // ── DEBUG all-layer residual-stream capture (layer_in + attn_resid). SEPARATE env var,
    //    default OFF => nothing allocated, no DMA emitted, graph byte-identical.
    {
        const char* e = std::getenv("RPU_L2_CAP_RESID");
        debug_cap_resid_ = (e != nullptr && e[0] == '1' && e[1] == '\0');
    }
    if (debug_cap_resid_) {
        lin_stage_ = at::zeros({nl, tp_rows_, hidden_size()},
            at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
        ar_stage_ = at::zeros({nl, tp_rows_, hidden_size()},
            at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
        std::printf("[lingbot2] RPU_L2_CAP_RESID=1 -> capturing layer_in + attn_resid [%ld, %ld, %ld]\n", (long)nl, (long)tp_rows_, (long)hidden_size());
    }
    // Loud banner, once per set_weights, for WHICHEVER router is active. Both branches print:
    // on 2026-07-21 the active router had to be inferred from the ABSENCE of the dense-soft
    // banner, which is exactly how a silently-inert RPU_LINGBOT2_FP16_TOP4 went unnoticed.
    if (fp16_top4_) {
        std::printf("LINGBOT2_FP16_TOP4_ROUTER\n");
        std::printf("STRICT_TOPK=%ld\n", (long)top_k_);
        std::printf("MASK_APPLIED_VIA_MOE_RWBC\n");
        std::fflush(stdout);
    } else if (debug_dense_soft_router_) {
        std::printf("DEBUG_FP16_DENSE_SOFT_ROUTER\n");
        std::printf("NO_TOPK\n");
        std::printf("ALL_32_EXPERTS_ACTIVE\n");
        std::printf("ACCURACY_UNVALIDATED\n");
        std::fflush(stdout);
    }
    {
        const char* e = std::getenv("RPU_L2_CAPTURE_L0");
        debug_capture_l0_ = (e != nullptr && e[0] == '1' && e[1] == '\0');
        const char* est = nullptr /* activation capture is disabled */;
        debug_stages_ = (est != nullptr && est[0] == '1' && est[1] == '\0');
        if (debug_stages_) {
            int64_t gw = num_experts_ * (routed_inter_ / NUM_CORES);
            scap_ = at::zeros({tp_rows_, gw}, at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
            ccap_ = at::zeros({tp_rows_, gw}, at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
        }
        if (debug_capture_l0_)
            l0_out_ = at::zeros({tp_rows_, hidden_size()},
                at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
        // Opt-in capture of layer 0's post-AdaRMS activation. Same shape/dtype/device as
        // l0_out_; allocated only when asked for, so the default build is unchanged.
        const char* ein = std::getenv("RPU_L2_CAPTURE_INNORM");
        debug_capture_innorm_ = (ein != nullptr && ein[0] == '1' && ein[1] == '\0');
        if (debug_capture_innorm_)
            innorm_ = at::zeros({tp_rows_, hidden_size()},
                at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
        const char* eg = nullptr /* activation capture is disabled */;
        debug_capture_gate_ = (eg != nullptr && eg[0] == '1' && eg[1] == '\0');
        if (debug_capture_gate_) {
            gcap_ = at::zeros({tp_rows_, num_experts_ * (routed_inter_ / NUM_CORES)},
                at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
            acap_ = at::zeros({tp_rows_, hidden_size()},
                at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
        }
    }
    // The suffix has one physical geometry.  AUTO searches the native A6
    // domain and resolves C64; an external exact request is checked by the
    // generic planner against that same result.
    set_chunk_envelope(cos_.size(0), /*certified_chunk_ceiling=*/64);
    invalidate_model_state();   // D-503 — MUST be the last statement.
}

void LingbotV2MoeExpertModel::preload_sparse_ids(bool expert, uint32_t address) {
    const auto& tensor = expert ? sparse_expert_ids_ : sparse_token_ids_;
    rpu_launch_ddr_broadcast_spm_dma(
        tensor.data_ptr<c10::Half>(), tensor.numel(), address, 1);
}

std::vector<int64_t> LingbotV2MoeExpertModel::moe_execution_arguments() const {
    std::vector<int64_t> arguments{
        cold_bufonly_ ? 1 : 0, cold_addr_ ? 1 : 0,
        cold_schunk_, cold_rchunk_, cold_rchunk_requested_,
        cold_rchunk_exact_1632_ ? 1 : 0,
        debug_dense_soft_router_ ? 1 : 0, fp16_top4_ ? 1 : 0,
        debug_routed_only_ ? 1 : 0, debug_down_acc16_ ? 1 : 0};
    if (sparse_experts_)
        arguments.insert(arguments.end(),
                         {num_experts_, top_k_, routed_inter_, sparse_weight_mode_,
                          sparse_gate_up_expert_y4_ ? 1 : 0,
                          sparse_route_compact_ ? 1 : 0,
                          sparse_combine_scan_ ? 1 : 0,
                          sparse_topk_lane2_ ? 1 : 0,
                          sparse_swiglu_route_ ? 1 : 0,
                          sparse_inverse_combine_ ? 1 : 0,
                          sparse_direct_route_ ? 1 : 0,
                          sparse_adarms_norm_shift_capable_ ? 1 : 0,
                          sparse_inverse_shared_combine_ ? 1 : 0,
                          sparse_shared_gate_up_ ? 1 : 0,
                          sparse_gate_up_routed_ ? 1 : 0,
                          sparse_gate_up_activation_ ? 1 : 0,
                          sparse_down_scale_shuffle_ ? 1 : 0,
                          sparse_kv_t51_ ? 1 : 0,
                          sparse_qk_rope_t51_ ? 1 : 0,
                          sparse_shared_silu_vector_ ? 1 : 0,
                          sparse_qkv_multibase_mode_,
                          sparse_sdpa_tail_t51_ ? 1 : 0,
                          sparse_down_ordered_combine_ ? 1 : 0,
                          sparse_topk_compact_ ? 1 : 0,
                          sparse_adarms_norm_shift_diagonal_ ? 1 : 0,
                          sparse_qk_rope_kv_t51_ ? 1 : 0,
                          sparse_router_sigmoid_pad_ ? 1 : 0,
                          sparse_shared_gate_up_resident_silu_w8_ ? 1 : 0,
                          sparse_shared_gate_up_resident_silu_fp16_ ? 1 : 0,
                          sparse_attn_ring_adarms_ ? 1 : 0});
    if (fused_router_ || routed_gemm_)
        arguments.insert(arguments.end(), {fused_router_ ? 1 : 0, routed_gemm_ ? 1 : 0});
    return arguments;
}

bool LingbotV2MoeExpertModel::use_kv_t51_pair(int64_t rows, int64_t position) const {
    return sparse_kv_t51_ && rows == 51 && position >= 0 && position % 16 == 0;
}

bool LingbotV2MoeExpertModel::use_qk_rope_t51(int64_t rows) const {
    return sparse_qk_rope_t51_ && rows == 51;
}

bool LingbotV2MoeExpertModel::use_qk_rope_kv_t51(int64_t rows, int64_t position) const {
    return sparse_qk_rope_kv_t51_ && use_qk_rope_t51(rows) &&
        use_kv_t51_pair(rows, position);
}

// Bind one optional QKV schedule from the installed attention weights, not
// the routed-expert precision. Mixed projection formats retain ordinary Linear.
int LingbotV2MoeExpertModel::select_qkv_multibase_mode() const {
    if (!sparse_experts_ || NUM_CORES != 8 || attn_tp() != 8 ||
        num_layers() == 0 || hidden_size() != 768 || num_q_heads() != 32 ||
        num_kv_heads() != 8 || head_dim() != 128 || !has_qkv_bias_ ||
        has_mrope_ || has_qk_norm_ || num_experts_ != 32 || top_k_ != 4 ||
        routed_inter_ != 512 || chunk_size_ != 51 || tp_rows_ != 64)
        return 0;
    const auto& first = layer_weights_[0].q_w;
    if (!first.defined()) return 0;
    const auto dtype = first.scalar_type();
    if (dtype != at::kHalf && dtype != at::kChar) return 0;
    const bool quantized = dtype == at::kChar;
    const auto valid_span = [](const at::Tensor& tensor) {
        if (tensor.storage_offset() < 0) return false;
        const uint64_t storage_bytes = tensor.storage().nbytes();
        const uint64_t element_bytes = tensor.element_size();
        const uint64_t offset_elements = tensor.storage_offset();
        if (offset_elements > storage_bytes / element_bytes) return false;
        const uint64_t offset = offset_elements * element_bytes;
        const uint64_t address = ::rhino_lkn::RpuGetDevAddr(tensor.data_ptr());
        constexpr uint64_t limit = uint64_t{1} << 40;
        return tensor.nbytes() <= storage_bytes - offset && address != 0 &&
            address % 256 == 0 && address < limit && tensor.nbytes() <= limit - address;
    };
    const auto valid = [&](const at::Tensor& weight, const at::Tensor& scale, int64_t n) {
        if (!weight.defined() || weight.scalar_type() != dtype ||
            weight.device().type() != at::kPrivateUse1 || weight.device() != first.device() ||
            !weight.is_contiguous() || weight.dim() != 2 ||
            weight.size(0) != n || weight.size(1) != 768 || !valid_span(weight))
            return false;
        if (!quantized) return !scale.defined();
        return scale.defined() && scale.scalar_type() == at::kHalf &&
            scale.device() == weight.device() && scale.is_contiguous() &&
            scale.dim() == 1 && scale.size(0) == n && valid_span(scale);
    };
    for (const auto& layer : layer_weights_)
        if (!valid(layer.q_w, layer.q_ws, 4096) ||
            !valid(layer.k_w, layer.k_ws, 1024) ||
            !valid(layer.v_w, layer.v_ws, 1024))
            return 0;
    return KernelCache::instance().has_loaded(quantized
        ? KernelId::LINGBOT2_QKV_MULTIBASE_W8_T51
        : KernelId::LINGBOT2_QKV_MULTIBASE_FP16_T51) ? (quantized ? 1 : 2) : 0;
}

bool LingbotV2MoeExpertModel::use_qkv_multibase(int64_t rows) const {
    return sparse_qkv_multibase_mode_ != 0 && rows == 51;
}

// The optional tail schedule uses the common FP16 SDPA activation ABI in
// both measured expert precisions. Bind it cold; live chunk shape remains exact.
bool LingbotV2MoeExpertModel::select_sdpa_tail_t51() const {
    return sparse_experts_ && (sparse_weight_mode_ == 1 || sparse_weight_mode_ == 2) &&
        NUM_CORES == 8 && attn_tp() == 8 && num_layers() > 0 &&
        hidden_size() == 768 && num_q_heads() == 32 && num_kv_heads() == 8 &&
        head_dim() == 128 && !has_mrope_ && !has_qk_norm_ &&
        num_experts_ == 32 && top_k_ == 4 && routed_inter_ == 512 &&
        chunk_size_ == 51 && tp_rows_ == 64 &&
        sdpa_kernel_ == SdpaKernelType::FLASH_ATTN_SPM &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_SDPA_T51_K275_TAIL);
}

bool LingbotV2MoeExpertModel::use_sdpa_tail_t51(int64_t rows, int64_t kv_len) const {
    return sparse_sdpa_tail_t51_ && rows == 51 &&
        rpu_lingbot2_sdpa_tail_t51_key_rows_supported(kv_len);
}

bool LingbotV2MoeExpertModel::use_router_sigmoid_pad(int64_t rows) const {
    return sparse_router_sigmoid_pad_ && sparse_topk_compact_ && rows == 51 &&
        tp_rows_ == 64 && num_experts_ == 32 && hidden_size() == 768;
}

std::vector<int64_t> LingbotV2MoeExpertModel::router_sigmoid_pad_arguments() const {
    return {1, 51, 64, 32, 768, 1, 272, 96, 128, 19, 0x3c00};
}

void LingbotV2MoeExpertModel::configure_runtime_graph(bool fused_router, bool routed_gemm) {
    RpuExecutionCoordinator::require_graph_quiescent("LingBot2 runtime graph");
    TORCH_CHECK(num_layers() > 0 && get_last_resolved_chunk_size() == 0 &&
                    !exact_suffix_mask_authority_,
                "LingBot2 runtime graph must bind after weights and before planning/forward");
    TORCH_CHECK(fp16_top4_ && !debug_dense_soft_router_ && !cold_bufonly_ && !cold_addr_ &&
                    !debug_stages_ && !debug_routed_only_ && !debug_down_acc16_ &&
                    num_experts_ == 32 && top_k_ == 4 && hidden_size() == 768 &&
                    routed_inter_ == 512 && chunk_size_ == 51 && tp_rows_ == 64,
                "LingBot2 runtime graph requires the strict T51/E32/K4/H768/I512 profile");
    TORCH_CHECK(!routed_gemm || (grouped_experts_ && !sparse_experts_ &&
                    !packed_gate_.empty() && packed_gate_[0].scalar_type() != at::kByte),
                "RoutedCol requires dense packed FP16/W8 expert weights");
    bool zero_bias = true;
    for (const auto& bias : router_bias_) {
        const auto cpu = bias.cpu();
        const auto* values = cpu.data_ptr<c10::Half>();
        for (int64_t i = 0; i < cpu.numel(); ++i)
            zero_bias &= static_cast<float>(values[i]) == 0.0f;
    }
    const bool compact_available = KernelCache::instance().has_loaded(
        KernelId::LINGBOT2_ROUTE_COMPACT_E32_T51_TP64);
    const bool select_fused = fused_router && zero_bias && router_rank_weights_.empty() &&
        (!sparse_experts_ || sparse_route_compact_) && KernelCache::instance().has_loaded(
            KernelId::LINGBOT2_TOPK_DENSE_ROUTE_SAFE);
    // The preceding strict profile and uniform sparse weight validation bound
    // the measured lane-pair kernel. Sigmoid supplies finite [0,1] scores for
    // the supported model inputs; pad rows are exactly 1.0. Uniform FP16 and
    // W8 banks both use FP16 router/activation storage; dense keeps SAFE.
    const bool select_lane2 = select_fused && sparse_experts_ &&
        (sparse_weight_mode_ == 1 || sparse_weight_mode_ == 2) && NUM_CORES == 8 &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_TOPK_E32_K4_LANE2_SAFE);
    const bool select_direct_route = select_fused && sparse_experts_ &&
        (sparse_weight_mode_ == 1 || sparse_weight_mode_ == 2) && NUM_CORES == 8;
    // Same FP16 router in both expert precisions. Preserve all six existing
    // SPM buffers and the zero-filled 9472-byte inverse-route publication ABI.
    const bool select_topk_compact = select_lane2 && select_direct_route &&
        sparse_inverse_combine_ && KernelCache::instance().has_loaded(
            KernelId::LINGBOT2_TOPK_COMPACT_INVERSE_E32_T51_TP64);
    const bool select_routed = routed_gemm && compact_available &&
        rpu_lingbot2_routed_col_available(packed_gate_[0].scalar_type() == at::kChar);
    // configure_runtime_graph precedes set_adarms_step_mutable/unroll. Bind
    // availability now; the physical manifest and emitter also require adarms_.
    // Router bias/ranking do not affect this independent normalization kernel.
    const bool adarms_norm_shift_profile = fused_router && sparse_experts_ &&
        (sparse_weight_mode_ == 1 || sparse_weight_mode_ == 2) &&
        NUM_CORES == 8 && attn_tp() == 8 && eps_ == 1e-6;
    const bool select_adarms_diagonal = adarms_norm_shift_profile &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_ADARMS_NORM_SHIFT_H768_DIAGONAL);
    const bool select_adarms_norm_shift = adarms_norm_shift_profile &&
        (select_adarms_diagonal ||
         KernelCache::instance().has_loaded(KernelId::PI05_ADARMS_NORM_SHIFT_H1024));
    // The ring and diagonal AdaRMS consume the same FP16 activations and
    // coefficients for both uniform expert precisions, without DDR weights.
    // Configure precedes AdaRMS scheduling; manifest and emission require adarms_.
    const bool select_attn_ring_adarms = select_adarms_diagonal &&
        (sparse_weight_mode_ == 1 || sparse_weight_mode_ == 2) &&
        num_layers() == 36 && hidden_size() == 768 && chunk_size_ == 51 &&
        tp_rows_ == 64 && attn_tp() == 8 && NUM_CORES == 8 && eps_ == 1e-6 &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_ATTN_ALL_REDUCE_ADARMS_T51_H768);
    const int select_qkv_multibase = fused_router ? select_qkv_multibase_mode() : 0;
    const bool select_sdpa_tail = fused_router && select_sdpa_tail_t51();
    const auto cpu_options = at::TensorOptions().dtype(at::kHalf).device(at::kCPU);
    at::Tensor ids, counts;
    if (select_fused) {
        ids = at::empty({tp_rows_, num_experts_}, cpu_options);
        auto* values = reinterpret_cast<uint16_t*>(ids.data_ptr<c10::Half>());
        for (int64_t t = 0; t < tp_rows_; ++t)
            for (int64_t e = 0; e < num_experts_; ++e)
                values[t * num_experts_ + e] = static_cast<uint16_t>(e);
        ids = ids.to(at::kPrivateUse1);
    }
    if (select_routed)
        counts = at::zeros({num_layers(), 128}, cpu_options).to(at::kPrivateUse1);
    fused_expert_ids_ = std::move(ids);
    routed_counts_stage_ = std::move(counts);
    fused_router_ = select_fused;
    sparse_topk_lane2_ = select_lane2;
    sparse_topk_compact_ = select_topk_compact;
    // Router weights are FP16/ACC32 in both expert precisions. Bind the exact
    // optional epilogue cold; missing payloads retain all three old calls.
    sparse_router_sigmoid_pad_ = select_topk_compact &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_ROUTER_SIGMOID_PAD_T51);
    // Direct placement changes no arithmetic and uses the already declared
    // route head. Both admitted weight formats use the same FP16 route ABI.
    sparse_direct_route_ = select_direct_route;
    routed_gemm_ = select_routed;
    sparse_adarms_norm_shift_capable_ = select_adarms_norm_shift;
    sparse_adarms_norm_shift_diagonal_ = select_adarms_diagonal;
    sparse_attn_ring_adarms_ = select_attn_ring_adarms;
    sparse_qkv_multibase_mode_ = select_qkv_multibase;
    sparse_sdpa_tail_t51_ = select_sdpa_tail;
    invalidate_model_state();
    std::printf("LINGBOT2_RUNTIME_GRAPH fused_topk=%d routed_col=%d zero_bias=%d\n",
                int(fused_router_), int(routed_gemm_), int(zero_bias));
}

void LingbotV2MoeExpertModel::set_sparse_expert_weights(
    at::TensorList gate_up, at::TensorList down,
    at::TensorList gate_up_scales,
    at::TensorList down_scales) {
    RpuExecutionCoordinator::require_graph_quiescent("LingBot2 set_sparse_weights");
    TORCH_CHECK(num_layers() > 0 && num_experts_ > 0,
                "set_sparse_weights must follow set_moe_weights");
    TORCH_CHECK(get_last_resolved_chunk_size() == 0 && !exact_suffix_mask_authority_,
                "set_sparse_weights requires a cold owner before first forward/prime");
    TORCH_CHECK(!grouped_experts_ && !cold_grouped_experts_requested_ &&
                    packed_gate_.empty() && !cold_bufonly_ && !cold_addr_ &&
                    fp16_top4_ && !debug_dense_soft_router_ && !debug_stages_ &&
                    !debug_routed_only_ && !debug_down_acc16_ && !debug_capture_gate_,
                "sparse experts require strict top-k and reject dense packing/debug modes");
    TORCH_CHECK(top_k_ <= 10 && chunk_size_ * top_k_ > 10 &&
                    chunk_size_ * top_k_ <= 4096 && num_experts_ < 1024 &&
                    hidden_size() <= 4096 && routed_inter_ / NUM_CORES <= 4096,
                "sparse experts exceed grouped routing/gather capacities");
    const int64_t nl = num_layers(), e = num_experts_;
    const int64_t h = hidden_size(), i = routed_inter_;
    TORCH_CHECK(i % (64 * NUM_CORES) == 0,
                "sparse fused Gate/Up requires per-core I divisible by 64");
    TORCH_CHECK(static_cast<int64_t>(gate_up.size()) == nl &&
                    static_cast<int64_t>(down.size()) == nl,
                "sparse weight lists must contain every layer");
    TORCH_CHECK(gate_up[0].defined(), "sparse gate weight is undefined");
    const auto dtype = gate_up[0].scalar_type();
    TORCH_CHECK(dtype == at::kHalf || dtype == at::kChar,
                "sparse weights support FP16 or signed W8A16 only");
    const bool quantized = dtype == at::kChar;
    TORCH_CHECK(!quantized || (i % 256 == 0 && h % 32 == 0),
                "sparse W8 grouped ABI requires I%256==0 and H%32==0");
    auto validate = [&](at::TensorList weights, at::TensorList scales,
                        int64_t n, int64_t k) {
        TORCH_CHECK(static_cast<int64_t>(scales.size()) == (quantized ? nl : 0),
                    "sparse INT8 requires all scales; FP16 rejects scales");
        for (int64_t layer = 0; layer < nl; ++layer) {
            const auto& w = weights[layer];
            TORCH_CHECK(w.defined() && w.scalar_type() == dtype &&
                            w.device().type() == at::kPrivateUse1 &&
                            w.is_contiguous() && w.dim() == 2 &&
                            w.size(0) == e && w.size(1) == n * k,
                        "sparse weight must be uniform, contiguous device [E,N*K] grouped ABI");
            if (quantized) {
                const auto& scale = scales[layer];
                TORCH_CHECK(scale.defined() && scale.scalar_type() == at::kHalf &&
                                scale.device().type() == at::kPrivateUse1 &&
                                scale.is_contiguous() && scale.dim() == 2 &&
                                scale.size(0) == e && scale.size(1) == n,
                            "sparse INT8 scale must be contiguous FP16 device [E,N]");
            }
        }
    };
    validate(gate_up, gate_up_scales, 2 * i, h);
    validate(down, down_scales, h, i);

    const bool expert_y4 = h == 768 && i == 512 && e == 32 &&
        top_k_ == 4 && chunk_size_ == 51 &&
        KernelCache::instance().has_loaded(quantized
            ? KernelId::LINGBOT2_GROUPED_GATEUP_W8A16_EXPERT_Y4_ACC16
            : KernelId::LINGBOT2_GROUPED_GATEUP_EXPERT_Y4_ACC16);
    // Same y4/N64/K256 retirement and packed banks, but load original token
    // rows indirectly using the already selected raw-U16 route. No gather
    // workspace is removed: SwiGLU and Down still use moe_sparse_input.
    const bool routed_gate_up = expert_y4 && tp_rows_ == 64 && NUM_CORES == 8 &&
        KernelCache::instance().has_loaded(quantized
            ? KernelId::LINGBOT2_GROUPED_GATEUP_ROUTED_W8A16_EXPERT_Y4_ACC16
            : KernelId::LINGBOT2_GROUPED_GATEUP_ROUTED_EXPERT_Y4_ACC16);
    // The fused N128/y8 payload retains all three K256 FP16 retirements,
    // then the existing custom SiLU/Mul and route multiply boundaries. Its
    // compact output goes directly to the existing disjoint Down input.
    const bool gate_up_activation = routed_gate_up &&
        KernelCache::instance().has_loaded(quantized
            ? KernelId::LINGBOT2_GROUPED_GATEUP_ROUTED_W8_SWIGLU_ROUTE
            : KernelId::LINGBOT2_GROUPED_GATEUP_ROUTED_FP16_SWIGLU_ROUTE);
    // Same dynamic N64/K64 Down and ACC16 arithmetic, with one combined
    // scale transpose/broadcast. Admit only the hardware-tested W8 profile.
    const bool down_scale_shuffle = quantized && h == 768 && i == 512 && e == 32 &&
        top_k_ == 4 && chunk_size_ == 51 && tp_rows_ == 64 && NUM_CORES == 8 &&
        KernelCache::instance().has_loaded(
            KernelId::LINGBOT2_GROUPED_DOWN_W8A16_ACC16_SCALE_SHUFFLE);
    // The same FP16 K/V activation writer applies to both expert precisions.
    // Cache position is a per-candidate condition, checked by the shared helper.
    const bool kv_t51 = h == 768 && i == 512 && e == 32 && top_k_ == 4 &&
        chunk_size_ == 51 && tp_rows_ == 64 && NUM_CORES == 8 &&
        attn_tp() == 8 && num_kv_heads() == 8 && head_dim() == 128 &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_INSERT_KV_T51);
    // partial_mrope_qk_fused is an existing required payload. It dispatches
    // independent Q/K blocks with the same FP16 arithmetic as the two calls.
    // Bind the exact tested local Q4/K1 geometry for either expert precision.
    const bool qk_rope_t51 = h == 768 && i == 512 && e == 32 && top_k_ == 4 &&
        chunk_size_ == 51 && tp_rows_ == 64 && NUM_CORES == 8 &&
        attn_tp() == 8 && num_q_heads() == 32 && num_kv_heads() == 8 &&
        head_dim() == 128 && !has_mrope_ && !has_qk_norm_;
    const bool qk_rope_kv_t51 = qk_rope_t51 && kv_t51 &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_QK_ROPE_KV_T51);
    const bool route_compact = e == 32 && top_k_ == 4 &&
        chunk_size_ == 51 && tp_rows_ == 64 &&
        KernelCache::instance().has_loaded(
            KernelId::LINGBOT2_ROUTE_COMPACT_E32_T51_TP64);
    // Weight validation above proves a uniform FP16 or signed-W8 bank with
    // complete scales. Both grouped routes retire FP16 activations/partials;
    // combine preserves the original +0/four ordered FP16 additions.
    const bool combine_scan = h == 768 && e == 32 &&
        top_k_ == 4 && chunk_size_ == 51 && tp_rows_ == 64 && NUM_CORES == 8 &&
        KernelCache::instance().has_loaded(
            KernelId::LINGBOT2_COMBINE_T51_R204_H768_SCAN);
    const bool swiglu_route = h == 768 && i == 512 && e == 32 &&
        top_k_ == 4 && chunk_size_ == 51 && tp_rows_ == 64 && NUM_CORES == 8 &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_SWIGLU_ROUTE_R204_D64);
    // Producer and consumer share one cold capability and one enlarged relay.
    // Missing either payload retains the prior compactor and combine layout.
    const bool inverse_combine = h == 768 && i == 512 &&
        route_compact && NUM_CORES == 8 &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_ROUTE_COMPACT_INVERSE_E32_T51_TP64) &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_COMBINE_T51_R204_H768_INVERSE);
    const bool inverse_shared_combine = inverse_combine &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_COMBINE_SHARED_T51_R204_H768_INVERSE);
    // The original selector preserves I32 flattened expert*Tp+token indices.
    // This lookup converts those exact selected pairs to FP16 expert numbers
    // without selecting a second time. Token IDs remain opaque U16 payloads.
    auto options = at::TensorOptions().dtype(at::kHalf).device(at::kCPU);
    at::Tensor expert_ids, token_ids;
    if (!route_compact) {
        expert_ids = at::empty({e, tp_rows_}, options);
        token_ids = at::empty({tp_rows_ * top_k_}, options);
        for (int64_t t = 0; t < tp_rows_; ++t) {
            for (int64_t expert = 0; expert < e; ++expert)
                expert_ids.data_ptr<c10::Half>()[expert * tp_rows_ + t] = c10::Half(float(expert));
            for (int64_t k = 0; k < top_k_; ++k)
                reinterpret_cast<uint16_t*>(token_ids.data_ptr<c10::Half>())[t * top_k_ + k] =
                    static_cast<uint16_t>(t);
        }
        expert_ids = expert_ids.to(at::kPrivateUse1);
        token_ids = token_ids.to(at::kPrivateUse1);
        rpu_ddr_flush_force_sized(expert_ids.data_ptr<c10::Half>(), expert_ids.nbytes());
        rpu_ddr_flush_force_sized(token_ids.data_ptr<c10::Half>(), token_ids.nbytes());
    }
    const int64_t route_elements = Align(tp_rows_ * e, int64_t(128)) +
        2 * Align(tp_rows_ * top_k_, int64_t(128)) + Align(e, int64_t(128)) +
        (inverse_combine ? 2048 : 0);
    auto stage = at::zeros({nl, route_elements}, options).to(at::kPrivateUse1);
    sparse_gate_up_.assign(gate_up.begin(), gate_up.end());
    sparse_down_.assign(down.begin(), down.end());
    sparse_gate_up_s_.assign(gate_up_scales.begin(), gate_up_scales.end());
    sparse_down_s_.assign(down_scales.begin(), down_scales.end());
    sparse_expert_ids_ = std::move(expert_ids);
    sparse_token_ids_ = std::move(token_ids);
    sparse_route_stage_ = std::move(stage);
    sparse_weight_mode_ = quantized ? 1 : 2;
    sparse_gate_up_expert_y4_ = expert_y4;
    sparse_gate_up_routed_ = routed_gate_up;
    sparse_gate_up_activation_ = gate_up_activation;
    sparse_down_scale_shuffle_ = down_scale_shuffle;
    sparse_down_ordered_combine_ = false;
    sparse_kv_t51_ = kv_t51;
    sparse_qk_rope_t51_ = qk_rope_t51;
    sparse_qk_rope_kv_t51_ = qk_rope_kv_t51;
    sparse_route_compact_ = route_compact;
    sparse_combine_scan_ = combine_scan && !inverse_combine;
    sparse_inverse_combine_ = inverse_combine;
    sparse_inverse_shared_combine_ = inverse_shared_combine;
    sparse_swiglu_route_ = swiglu_route;
    sparse_shared_gate_up_ = false;
    sparse_shared_gate_up_resident_silu_w8_ = false;
    sparse_shared_gate_up_resident_silu_fp16_ = false;
    sparse_shared_silu_vector_ = false;
    shared_gate_up_.clear(); shared_gate_up_scales_.clear();
    // A later runtime-graph binding must re-admit the new weight profile.
    sparse_topk_lane2_ = false;
    sparse_topk_compact_ = false;
    sparse_router_sigmoid_pad_ = false;
    sparse_direct_route_ = false;
    sparse_adarms_norm_shift_capable_ = false;
    sparse_adarms_norm_shift_diagonal_ = false;
    sparse_attn_ring_adarms_ = false;
    sparse_qkv_multibase_mode_ = 0;
    sparse_sdpa_tail_t51_ = false;
    sparse_experts_ = true;
    invalidate_model_state();
}

void LingbotV2MoeExpertModel::set_shared_gate_up_weights(
    at::TensorList joint_weights, at::TensorList joint_scales) {
    RpuExecutionCoordinator::require_graph_quiescent("LingBot2 set_shared_gate_up_weights");
    TORCH_CHECK(num_layers() > 0 && get_last_resolved_chunk_size() == 0 &&
                    !exact_suffix_mask_authority_,
                "shared Gate/Up binding requires a cold initialized owner before forward/prime");
    const int64_t nl = num_layers(), n = intermediate_size(), h = hidden_size();
    TORCH_CHECK(joint_weights.empty() ? joint_scales.empty() :
                    static_cast<int64_t>(joint_weights.size()) == nl,
                "shared Gate/Up requires every layer or two empty lists");
    const bool quantized = !joint_weights.empty() && joint_weights[0].defined() &&
        joint_weights[0].scalar_type() == at::kChar;
    TORCH_CHECK(static_cast<int64_t>(joint_scales.size()) ==
                    (quantized ? nl : 0),
                "shared Gate/Up requires all W8 scales and no FP16 scales");
    auto check_range = [](const at::Tensor& tensor) {
        const uint64_t offset = static_cast<uint64_t>(tensor.storage_offset()) * tensor.element_size();
        const uint64_t storage_bytes = tensor.storage().nbytes();
        const uint64_t address = ::rhino_lkn::RpuGetDevAddr(tensor.data_ptr());
        TORCH_CHECK(offset <= storage_bytes && tensor.nbytes() <= storage_bytes - offset &&
                        address % 256 == 0 && address < (UINT64_C(1) << 40) &&
                        tensor.nbytes() <= (UINT64_C(1) << 40) - address,
                    "shared Gate/Up tensor does not own its complete aligned DDR span");
    };
    for (int64_t layer = 0; layer < static_cast<int64_t>(joint_weights.size()); ++layer) {
        const auto& joint = joint_weights[layer];
        const auto& old = layer_weights_[layer];
        const auto dtype = quantized ? at::kChar : at::kHalf;
        auto weight = [&](const at::Tensor& t, int64_t rows) {
            TORCH_CHECK(t.defined() && t.scalar_type() == dtype &&
                            t.device().type() == at::kPrivateUse1 && t.is_contiguous() &&
                            t.dim() == 2 && t.size(0) == rows && t.size(1) == h,
                        "shared Gate/Up weights must be uniform contiguous device matrices");
            check_range(t);
        };
        weight(joint, 2 * n); weight(old.gate_w, n); weight(old.up_w, n);
        const auto* storage = joint.storage().unsafeGetStorageImpl();
        TORCH_CHECK(storage == old.gate_w.storage().unsafeGetStorageImpl() &&
                        storage == old.up_w.storage().unsafeGetStorageImpl() &&
                        joint.storage_offset() == old.gate_w.storage_offset() &&
                        old.up_w.storage_offset() == joint.storage_offset() + n * h &&
                        joint.data_ptr() == old.gate_w.data_ptr() &&
                        static_cast<const uint8_t*>(old.up_w.data_ptr()) ==
                            static_cast<const uint8_t*>(joint.data_ptr()) + n * h * joint.element_size(),
                    "shared Gate/Up joint bank must own the exact two legacy views");
        auto scale = [&](const at::Tensor& t, int64_t rows) {
            TORCH_CHECK(t.defined() && t.scalar_type() == at::kHalf &&
                            t.device() == joint.device() && t.is_contiguous() &&
                            t.dim() == 1 && t.size(0) == rows,
                        "shared Gate/Up W8 scales must be contiguous device FP16 vectors");
            check_range(t);
        };
        if (quantized) {
            scale(old.gate_ws, n); scale(old.up_ws, n); scale(joint_scales[layer], 2 * n);
        } else {
            TORCH_CHECK(!old.gate_ws.defined() && !old.up_ws.defined(),
                        "shared Gate/Up FP16 binding rejects legacy scales");
        }
    }
    const bool selected = !joint_weights.empty() && sparse_experts_ && NUM_CORES == 8 &&
        h == 768 && n == 768 && routed_inter_ == 512 && num_experts_ == 32 &&
        top_k_ == 4 && chunk_size_ == 51 && tp_rows_ == 64;
    // This is an existing required payload, not an optional-REF fallback.
    TORCH_CHECK(!selected || KernelCache::instance().has_loaded(KernelId::QWEN3VL_SILU_MUL_EXACT_STRIDED),
                "shared Gate/Up requires the loaded exact-strided SiLU payload");
    const bool vector_silu = selected && KernelCache::instance().has_loaded(
        KernelId::LINGBOT2_SHARED_SILU_T51_D96_VECTOR);
    const bool resident_silu_w8 = selected && quantized && sparse_weight_mode_ == 1 &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_SHARED_GATEUP_RESIDENT_SILU_W8_T51);
    const bool resident_silu_fp16 = selected && !quantized && sparse_weight_mode_ == 2 &&
        KernelCache::instance().has_loaded(KernelId::LINGBOT2_SHARED_GATEUP_RESIDENT_SILU_FP16_T51);
    // Sparse binding already validated every routed bank and scale. Require
    // the adopted fused GU input and inverse/shared ABI; W8 retains its exact
    // scale-shuffle Down prefix. Only this successful joint-bank bind may
    // enable the shared-before-routed-Down schedule.
    const bool down_ordered_combine = selected && sparse_gate_up_activation_ &&
        sparse_inverse_shared_combine_ &&
        (sparse_weight_mode_ == 2 ||
         (sparse_weight_mode_ == 1 && sparse_down_scale_shuffle_)) &&
        KernelCache::instance().has_loaded(sparse_weight_mode_ == 1
            ? KernelId::LINGBOT2_GROUPED_DOWN_W8_ORDERED_COMBINE
            : KernelId::LINGBOT2_GROUPED_DOWN_FP16_ORDERED_COMBINE);
    std::vector<at::Tensor> weights(joint_weights.begin(), joint_weights.end());
    std::vector<at::Tensor> scales(joint_scales.begin(), joint_scales.end());
    shared_gate_up_.swap(weights);
    shared_gate_up_scales_.swap(scales);
    sparse_shared_gate_up_ = selected;
    sparse_shared_gate_up_resident_silu_w8_ = resident_silu_w8;
    sparse_shared_gate_up_resident_silu_fp16_ = resident_silu_fp16;
    sparse_shared_silu_vector_ = vector_silu;
    sparse_down_ordered_combine_ = down_ordered_combine;
    invalidate_model_state();
}

// Runtime route graph: stable exactly-k mask -> expert-sorted tasks -> grouped
// Linear -> weighted scatter. Only the task VALUES and expert counts vary;
// all SPM capacities, DDR addresses and graph nodes stay fixed across replay.
void LingbotV2MoeExpertModel::emit_moe_mlp_sparse(int layer_idx, int64_t seq_len) {
    const int64_t h = hidden_size(), e = num_experts_, k = top_k_;
    const int64_t r = seq_len * k, local_i = routed_inter_ / NUM_CORES;
    const int64_t shared = intermediate_size();
    const uint32_t ids_offset = Align(tp_rows_ * e * DWIDTH, int64_t(256));
    const uint32_t tokens_offset = ids_offset + Align(tp_rows_ * k * DWIDTH, int64_t(256));
    const uint32_t counts_offset = tokens_offset + Align(tp_rows_ * k * DWIDTH, int64_t(256));
    const int64_t route_elements = sparse_route_stage_.size(1);
    const uint32_t route = addr(0, "moe_sparse_route");
    const uint32_t broadcast = addr(0, "moe_sparse_route_bcast");
    // Initialize IDs/counts/inverse padding before a fused router can publish
    // token-major weights directly into the route head. Never erase them later.
    rpu_launch_fill_spm_kernel(route, route_elements, c10::Half(0.0f), 1);
    emit_router_select(layer_idx, seq_len);
    if (sparse_topk_compact_) {
        // emit_router_select already produced the exact IDs/counts/inverse,
        // after the unchanged route fill and before its rw_stage_ snapshot.
    } else if (sparse_inverse_combine_) {
        ctx().consume_physical_route(FmbRouteFamily::GRAPH_SCHEDULE, L2_SPARSE_ROUTE_INVERSE,
            1, 0, {seq_len, tp_rows_, e, k, 9472});
        rpu_launch_lingbot2_route_compact_inverse_e32_t51_tp64_spm_kernel(
            addr(0, "moe_work"), route + ids_offset,
            route + tokens_offset, route + counts_offset, route + 5376);
    } else if (sparse_route_compact_) {
        // The selector's 0/1 mask encodes membership even when the selected
        // weight is zero. Compact only real tokens; padded mask rows may be
        // selected by the router but are never expert tasks. The cold profile
        // and build_layer_subgraph's exact chunk check establish T51/E32/K4.
        rpu_launch_lingbot2_route_compact_e32_t51_tp64_spm_kernel(
            addr(0, "moe_work"), route + ids_offset,
            route + tokens_offset, route + counts_offset);
    } else {
        // Older REFs and other geometries keep the exact-ID lookup and sort.
        // Kvsort consumes whole 16-element vectors: fill the unused lanes with
        // +infinity each replay so they cannot displace valid highest experts.
        rpu_launch_fill_spm_kernel(
            addr(0, "moe_topk_ids"), tp_rows_ * k,
            c10::Half(std::numeric_limits<float>::infinity()), 1);
        rpu_launch_gather_fp16_spm_kernel(
            addr(0, "moe_sparse_expert_ids"), addr(0, "moe_topk_ids_i32"),
            addr(0, "moe_topk_ids"), e * tp_rows_, 1, 0, r, 1);
        rpu_launch_moe_topk_by_kvsort_fp16_spm_kernel(
            addr(0, "moe_topk_ids"), addr(0, "moe_sparse_token_ids"),
            route + ids_offset, route + tokens_offset,
            0, 0, 1, Align(r, int64_t(16)), Align(r, int64_t(16)), false, 1);
        rpu_launch_moe_bincount_scalar_spm_kernel(
            route + ids_offset, route + ids_offset, route + counts_offset,
            r, e, true, true, 1);
    }
    if (!sparse_direct_route_) {
        rpu_launch_transpose_nchw_to_nhwc_spm(
            addr_offset("moe_rwbc").value, addr_offset("moe_sparse_route").value,
            e, 1, tp_rows_);
    }
    // Relay the full padded route to each expert core. Transfer padding is
    // never treated as real tasks.
    auto* stage = sparse_route_stage_.data_ptr<c10::Half>() + layer_idx * route_elements;
    rpu_launch_spm_copy_ddr_dma(route, stage, route_elements);
    rpu_launch_ddr_broadcast_spm_dma(stage, route_elements, broadcast, NUM_CORES);
    const uint32_t counts = broadcast + counts_offset;
    const uint32_t tokens = broadcast + tokens_offset;
    const uint32_t experts = broadcast + ids_offset;
    if (!sparse_gate_up_routed_) {
        rpu_launch_cast_uint16_int32_spm_kernel(
            tokens, addr(0, "moe_topk_ids_i32"), r, NUM_CORES);
        rpu_launch_gather_fp16_spm_kernel(
            addr(0, "residual1"), addr(0, "moe_topk_ids_i32"),
            addr(0, "moe_sparse_input"), seq_len, h, 0, r, NUM_CORES);
    }
    auto scale = [layer_idx](const std::vector<at::Tensor>& bank) -> c10::optional<at::Tensor> {
        return bank.empty() ? c10::nullopt : c10::optional<at::Tensor>(bank[layer_idx]);
    };
    if (sparse_gate_up_activation_) {
        ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_ROUTED_GATE_UP_ACTIVATION,
            static_cast<int64_t>(LingbotV2LinearRoute::GROUPED_ROUTED_SWIGLU_ROUTE_ACC16), 0,
            {2 * local_i, h, e, 1, NUM_CORES, sparse_weight_mode_,
             seq_len, r, Align(tp_rows_ * top_k_, int64_t(128)) * 2,
             local_i, tp_rows_ * e * 2, local_i * 2});
        rpu_launch_lingbot2_grouped_gateup_routed_swiglu_route_spm_kernel(
            addr(0, "residual1"), tokens, broadcast, sparse_gate_up_[layer_idx], counts,
            scale(sparse_gate_up_s_), addr(0, "moe_sparse_input"), sparse_weight_mode_);
    } else if (sparse_gate_up_routed_) {
        ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_ROUTED_GATE_UP,
            static_cast<int64_t>(LingbotV2LinearRoute::GROUPED_ROUTED_EXPERT_Y4_ACC16), 0,
            {2 * local_i, h, e, 1, NUM_CORES, sparse_weight_mode_,
             seq_len, r, Align(tp_rows_ * top_k_, int64_t(128)) * 2});
        rpu_launch_lingbot2_grouped_gateup_routed_spm_kernel(
            addr(0, "residual1"), tokens, sparse_gate_up_[layer_idx], counts,
            scale(sparse_gate_up_s_), addr(0, "moe_sparse_gate_up"), sparse_weight_mode_);
    } else {
        ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_GATE_UP,
            static_cast<int64_t>(sparse_gate_up_expert_y4_
                ? LingbotV2LinearRoute::GROUPED_EXPERT_Y4_ACC16
                : LingbotV2LinearRoute::GROUPED_DYNAMIC_ACC16), 0,
            {2 * local_i, h, e, 1, NUM_CORES, sparse_weight_mode_});
        rpu_launch_grouped_parallel_linear_spm_kernel(
            addr(0, "moe_sparse_input"), sparse_gate_up_[layer_idx], counts,
            scale(sparse_gate_up_s_), addr(0, "moe_sparse_gate_up"), 0,
            2 * local_i, h, e, true, NUM_CORES, sparse_weight_mode_, false,
            sparse_gate_up_expert_y4_);
    }
    // Cold packing interleaves Gate/Up within each core's output slice. The
    // gathered input is dead now (or was skipped); compact activation still
    // uses moe_sparse_input's disjoint storage
    // so parallel row warps cannot overwrite another row's packed operands.
    if (!sparse_gate_up_activation_) {
        if (sparse_swiglu_route_) {
            ctx().consume_physical_route(FmbRouteFamily::ACTIVATION, L2_SPARSE_SWIGLU_ROUTE,
                1, 0, {seq_len, r, local_i, e, NUM_CORES});
            rpu_launch_lingbot2_swiglu_route_r204_d64_spm_kernel(
                addr(0, "moe_sparse_gate_up"), broadcast, tokens, experts,
                addr(0, "moe_sparse_input"));
        } else {
            rpu_launch_silu_mul_exact_strided_spm_kernel(
                addr(0, "moe_sparse_gate_up"), addr(0, "moe_sparse_input"),
                r, local_i, NUM_CORES);
            // Preserve Lingbot's FP16 rounding boundary: weight each SwiGLU row
            // before Down. D=local_i also avoids weighting the larger H-wide output.
            rpu_launch_moe_gather_mul_v2_fp16_spm_kernel(
                addr(0, "moe_sparse_input"), broadcast, tokens, experts,
                addr(0, "moe_sparse_input"), seq_len, e, r, local_i, NUM_CORES);
        }
    }
    // Routed activation has completed its last read of moe_sparse_gate_up.
    // These existing LayerWide roots remain disjoint through phase 8, so the
    // shared branch can run here without overwriting compact routed input.
    auto emit_shared = [&]() {
        const auto& lw = layer_weights_[layer_idx];
        if (sparse_shared_gate_up_resident_silu_w8_) {
            // Gate/Up FP16 K128 retirements and custom SiLU remain in VLM;
            // write compact [51,96] directly into the existing gate owner.
            ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_SHARED_GATE_UP_RESIDENT_SILU_W8,
                static_cast<int64_t>(LingbotV2LinearRoute::SHARED_GATE_UP_RESIDENT_SILU_W8_ACC16), 0,
                {seq_len, 2 * shared / NUM_CORES, h, 1, NUM_CORES, 1,
                 shared / NUM_CORES, 32, 128, 6, 3, 0x92, 0x3e00});
            rpu_launch_lingbot2_shared_gateup_resident_silu_w8_spm_kernel(
                addr(0, "residual1"), shared_gate_up_[layer_idx],
                shared_gate_up_scales_[layer_idx], addr(0, "gate"));
        } else if (sparse_shared_gate_up_resident_silu_fp16_) {
            // The FP16 paired Gate48/Up48 kernel preserves all six K128
            // retirements and the existing custom SiLU before compact stores.
            ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_SHARED_GATE_UP_RESIDENT_SILU_FP16,
                static_cast<int64_t>(LingbotV2LinearRoute::SHARED_GATE_UP_RESIDENT_SILU_FP16_ACC16), 0,
                {seq_len, 2 * shared / NUM_CORES, h, 1, NUM_CORES, 2,
                 shared / NUM_CORES, 48, 128, 6, 2, 0x92, 0x3e00});
            rpu_launch_lingbot2_shared_gateup_resident_silu_fp16_spm_kernel(
                addr(0, "residual1"), shared_gate_up_[layer_idx], addr(0, "gate"));
        } else if (sparse_shared_gate_up_) {
            // Routed activation was the last reader of this packed root. Reuse it
            // for shared [token,Gate96,Up96], then compact into the disjoint gate.
            const auto& joint = shared_gate_up_[layer_idx];
            ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_SHARED_GATE_UP,
                static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16), 0,
                {seq_len, 2 * shared / NUM_CORES, h, 1, NUM_CORES, joint.scalar_type() == at::kChar ? 1 : 2});
            rpu_launch_linear_spm_to_spm_acc16_kernel(
                addr(0, "residual1"), joint, addr(0, "moe_sparse_gate_up"),
                seq_len, 2 * shared, h, 1, NUM_CORES, 0,
                shared_gate_up_scales_.empty() ? at::Tensor() : shared_gate_up_scales_[layer_idx]);
            if (sparse_shared_silu_vector_) {
                ctx().consume_physical_route(FmbRouteFamily::ACTIVATION, L2_SPARSE_SHARED_SILU_VECTOR,
                    1, 0, {seq_len, shared / NUM_CORES, NUM_CORES});
                rpu_launch_lingbot2_shared_silu_t51_d96_vector_spm_kernel(
                    addr(0, "moe_sparse_gate_up"), addr(0, "gate"), seq_len, NUM_CORES);
            } else {
                ctx().consume_physical_route(FmbRouteFamily::ACTIVATION, L2_SPARSE_SHARED_SILU_D96,
                    1, 0, {seq_len, shared / NUM_CORES, NUM_CORES});
                rpu_launch_lingbot2_shared_silu_d96_spm_kernel(
                    addr(0, "moe_sparse_gate_up"), addr(0, "gate"), seq_len, NUM_CORES);
            }
        } else {
        ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_SHARED_GATE,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16), 0);
        rpu_launch_linear_spm_to_spm_acc16_kernel(
            addr(0, "residual1"), lw.gate_w, addr(0, "gate"),
            seq_len, shared, h, 1, NUM_CORES, 0, lw.gate_ws);
        ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_SHARED_UP,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16), 0);
        rpu_launch_linear_spm_to_spm_acc16_kernel(
            addr(0, "residual1"), lw.up_w, addr(0, "up"),
            seq_len, shared, h, 1, NUM_CORES, 0, lw.up_ws);
        rpu_launch_silu_mul_spm_kernel(
            addr(0, "gate"), addr(0, "up"), addr(0, "gate"),
            seq_len * (shared / NUM_CORES), NUM_CORES);
        }
        ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_SHARED_DOWN,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16), 0);
        rpu_launch_linear_spm_to_spm_acc16_kernel(
            addr(0, "gate"), lw.down_w, addr(0, "down"),
            seq_len, h, shared, 0, NUM_CORES, 0, lw.down_ws);
    };
    if (sparse_down_ordered_combine_) {
        // Consume before changing schedule. Old or mismatched descriptors may
        // not execute the shared branch early, even though its math is identical.
        ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_DOWN_ORDERED_COMBINE,
            static_cast<int64_t>(LingbotV2LinearRoute::GROUPED_DOWN_ORDERED_COMBINE_ACC16), 0,
            {1, seq_len, r, h, local_i, e, k, NUM_CORES, sparse_weight_mode_,
             64, 12, 5376, 4, sparse_down_ordered_combine_ ? 1 : 0});
        emit_shared();
        rpu_launch_lingbot2_grouped_down_ordered_combine_spm_kernel(
            addr(0, "moe_sparse_input"), sparse_down_[layer_idx], counts,
            scale(sparse_down_s_), addr(0, "moe_sparse_output"), broadcast + 5376,
            addr(0, "down"), addr(0, "moe_acc"), sparse_weight_mode_);
    } else {
        if (sparse_down_scale_shuffle_) {
            ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_DOWN_SCALE_SHUFFLE,
                static_cast<int64_t>(LingbotV2LinearRoute::GROUPED_DOWN_W8_SCALE_SHUFFLE_ACC16), 0,
                {h, local_i, e, 0, NUM_CORES, sparse_weight_mode_, seq_len, r});
            rpu_launch_lingbot2_grouped_down_w8_scale_shuffle_spm_kernel(
                addr(0, "moe_sparse_input"), sparse_down_[layer_idx], counts,
                sparse_down_s_[layer_idx], addr(0, "moe_sparse_output"));
        } else {
            ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_SPARSE_DOWN,
                static_cast<int64_t>(LingbotV2LinearRoute::GROUPED_DYNAMIC_ACC16), 0,
                {h, local_i, e, 0, NUM_CORES, sparse_weight_mode_});
            rpu_launch_grouped_parallel_linear_spm_kernel(
                addr(0, "moe_sparse_input"), sparse_down_[layer_idx], counts,
                scale(sparse_down_s_), addr(0, "moe_sparse_output"), 0,
                h, local_i, e, false, NUM_CORES, sparse_weight_mode_, false);
        }
        if (!sparse_inverse_shared_combine_) {
            if (sparse_combine_scan_) {
                ctx().consume_physical_route(FmbRouteFamily::ACTIVATION, L2_SPARSE_COMBINE_SCAN,
                    1, 0, {seq_len, r, h, NUM_CORES});
                rpu_launch_lingbot2_combine_t51_r204_h768_scan_spm_kernel(
                    addr(0, "moe_sparse_output"), tokens, addr(0, "moe_acc"));
            } else if (sparse_inverse_combine_) {
                ctx().consume_physical_route(FmbRouteFamily::ACTIVATION, L2_SPARSE_COMBINE_INVERSE,
                    1, 0, {seq_len, r, h, e, NUM_CORES});
                rpu_launch_lingbot2_combine_t51_r204_h768_inverse_spm_kernel(
                    addr(0, "moe_sparse_output"), broadcast + 5376, addr(0, "moe_acc"));
            } else {
                rpu_launch_fill_spm_kernel(addr(0, "moe_acc"), seq_len * h, c10::Half(0.0f), NUM_CORES);
                rpu_launch_scatternd_add_u16_fp16_spm_kernel(
                    addr(0, "moe_acc"), tokens, addr(0, "moe_sparse_output"),
                    seq_len, r, h, NUM_CORES);
            }
        }

        emit_shared();
        if (sparse_inverse_shared_combine_) {
            // All four operands remain disjoint LayerWide buffers through phase 8.
            // Retire +0 and four expert-ordered FP16 adds before the shared ADD;
            // delaying this combine must not make shared Down the initial seed.
            ctx().consume_physical_route(FmbRouteFamily::ACTIVATION, L2_SPARSE_COMBINE_SHARED_INVERSE,
                1, 0, {seq_len, r, h, e, NUM_CORES});
            rpu_launch_lingbot2_combine_shared_t51_r204_h768_inverse_spm_kernel(
                addr(0, "moe_sparse_output"), broadcast + 5376,
                addr(0, "down"), addr(0, "moe_acc"));
        } else {
            rpu_launch_eltwise_binary_spm_kernel(
                addr(0, "moe_acc"), addr(0, "down"), addr(0, "moe_acc"),
                seq_len * h, ValuOpType::ADD, c10::Half(1.0f), NUM_CORES);
        }
    }
    ctx().consume_physical_route(FmbRouteFamily::ALL_REDUCE, L2_SPARSE_REDUCE,
        fmb_ring_all_reduce_route_selector(seq_len, h), 0);
    rpu_launch_all_reduce_sum_residual_kernel(
        addr(0, "moe_acc"), addr(0, "residual2"), addr(0, "residual1"),
        seq_len, h, NUM_CORES, NUM_CORES);
    if (debug_capture_l0_ && layer_idx == 0)
        rpu_launch_spm_copy_ddr_dma(addr(0, "residual1"), l0_out_.data_ptr<c10::Half>(), seq_len * h);
}

void LingbotV2MoeExpertModel::set_router_rank_weights(
    at::TensorList rank_weights) {
    RpuExecutionCoordinator::require_graph_quiescent(
        "LingBot2 set_router_rank_weights");
    TORCH_CHECK(num_layers() > 0 && num_experts_ > 0 &&
                    static_cast<int64_t>(router_bias_.size()) == num_layers(),
                "set_router_rank_weights must follow set_moe_weights");
    TORCH_CHECK(get_last_resolved_chunk_size() == 0 &&
                    !exact_suffix_mask_authority_,
                "set_router_rank_weights requires a cold owner before the "
                "first forward or exact-Z2 prime");
    TORCH_CHECK(fp16_top4_,
                "set_router_rank_weights requires the strict FP16 top-k router");
    TORCH_CHECK(static_cast<int64_t>(rank_weights.size()) == num_layers(),
                "rank_weights must have size num_layers=", num_layers());

    // Validate the complete bank before mutating native state. The small CPU
    // readbacks are cold-only and inspect the actual installed bias tensors,
    // rather than trusting a caller-supplied zero-bias flag.
    for (int64_t layer = 0; layer < num_layers(); ++layer) {
        const auto& weight = rank_weights[layer];
        TORCH_CHECK(weight.defined() && weight.scalar_type() == at::kHalf &&
                        weight.device().type() == at::kPrivateUse1 &&
                        weight.is_contiguous() && weight.dim() == 2 &&
                        weight.size(0) == num_experts_ &&
                        weight.size(1) == hidden_size(),
                    "rank_weights[", layer,
                    "] must be contiguous FP16 device [num_experts,hidden_size] "
                    "in single-core column-swizzled layout");
        const auto weight_cpu = weight.cpu();
        const auto* weight_data = weight_cpu.data_ptr<c10::Half>();
        for (int64_t i = 0; i < weight_cpu.numel(); ++i) {
            TORCH_CHECK(std::isfinite(static_cast<float>(weight_data[i])),
                        "rank_weights[", layer, "] contains a non-finite value");
        }
        const auto bias_cpu = router_bias_[layer].cpu();
        const auto* bias_data = bias_cpu.data_ptr<c10::Half>();
        for (int64_t i = 0; i < bias_cpu.numel(); ++i) {
            TORCH_CHECK(static_cast<float>(bias_data[i]) == 0.0f,
                        "set_router_rank_weights requires exactly zero finite "
                        "correction bias in every layer; layer=", layer);
        }
    }
    std::vector<at::Tensor> validated(rank_weights.begin(), rank_weights.end());
    router_rank_weights_.swap(validated);
    // Selection-only ranking cannot use a fused kernel that normalizes its keys.
    fused_router_ = false;
    sparse_topk_lane2_ = false;
    sparse_topk_compact_ = false;
    sparse_router_sigmoid_pad_ = false;
    sparse_direct_route_ = false;
    sparse_adarms_norm_shift_capable_ = false;
    sparse_adarms_norm_shift_diagonal_ = false;
    sparse_attn_ring_adarms_ = false;
    invalidate_model_state();  // Retire planner/Graph authority after binding.
}

std::vector<int64_t> LingbotV2MoeExpertModel::resolve_action_stage_domain(
    int64_t execution_len, int64_t prefix_len,
    int64_t mask_kv_len, int64_t cos_sin_offset) {
    TORCH_CHECK(
        execution_len == chunk_size_ &&
            mask_kv_len == prefix_len + execution_len &&
            cos_sin_offset >= 0,
        "RPU_PLANNER_REJECT:EXACT_MISMATCH: LingBot2 action requires the "
        "complete fixed suffix and explicit RoPE base; execution=",
        execution_len, ", configured=", chunk_size_, ", mask=",
        mask_kv_len, ", prefix=", prefix_len, ", rope=", cos_sin_offset);
    planned_cos_sin_offset_ = cos_sin_offset;
    return CausalDecoderModel::resolve_prefill_stage_domain(
        execution_len, prefix_len, /*is_causal=*/false, mask_kv_len,
        // The action expert is mathematically 1D full rotary.  Its dedicated
        // partial-MRoPE launcher is only the M>1 tiling implementation, not a
        // Qwen3-VL sectioned-MRoPE semantic mode.
        /*rope_mode=*/0,
        static_cast<int64_t>(FmbGraphLifecycle::COMPOSITE_CHILD));
}

bool LingbotV2MoeExpertModel::subclass_chunk_size_valid(
    int64_t chunk_size, int64_t seq_len, int64_t position) const {
    return seq_len == chunk_size_ && chunk_size >= seq_len &&
        CausalDecoderModel::subclass_chunk_size_valid(
            chunk_size, seq_len, position);
}

FmbPhysicalExecutionManifest
LingbotV2MoeExpertModel::physical_manifest_for_candidate(
    const FmbThreeStageChunkPlan& plan, const LayoutContext& layout,
    int64_t physical_len, int64_t logical_len, int64_t position) const {
    TORCH_CHECK(
        layout.use_attn_mask && !layout.is_causal &&
            plan.compute.chunks.size() == 1 &&
            physical_len == chunk_size_ && planned_cos_sin_offset_ >= 0,
        "LingBot2 COMPLETE action descriptor requires one masked suffix chunk");

    FmbPhysicalExecutionManifest manifest;
    manifest.state = FmbPhysicalManifestState::COMPLETE;
    manifest.logical_length = logical_len;
    manifest.physical_length = physical_len;
    manifest.execution_padding_rows = physical_len - logical_len;
    manifest.kv_logical_length = position + logical_len;
    manifest.kv_insert_physical_rows = physical_len;
    manifest.graph_lifecycle = FmbGraphLifecycle::COMPOSITE_CHILD;
    manifest.linear_accumulation = FmbLinearAccumulationPolicy::MIXED_BY_SITE;

    auto append = [&](FmbRouteFamily family, int64_t site_id,
                      int64_t selector, int64_t flags = 0,
                      std::vector<int64_t> arguments = {},
                      int64_t invocation = 0) {
        manifest.routes.push_back({site_id, family, selector, flags,
                                   std::move(arguments), invocation});
    };
    auto acc16 = [&](int64_t site, int64_t invocation = 0) {
        append(FmbRouteFamily::LINEAR, site,
               static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
               0, {}, invocation);
    };
    auto acc32 = [&](int64_t site, int64_t invocation = 0) {
        append(FmbRouteFamily::LINEAR, site,
               static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC32),
               0, {}, invocation);
    };

    append(
        FmbRouteFamily::GRAPH_SCHEDULE, L2_DENOISE_SCHEDULE,
        denoise_unroll_ ? 2 : 1, /*flags=*/0,
        {denoise_unroll_ ? 1 : 0, num_steps_,
         denoise_unroll_ ? num_steps_ : 1});
    manifest.routes.push_back(mask_residency_route_for_layout(layout));
    append(
        FmbRouteFamily::GRAPH_SCHEDULE, L2_ADARMS_SCHEDULE,
        adarms_ ? 2 : 1, /*flags=*/0,
        {adarms_ ? 1 : 0, adarms_mutable_ ? 1 : 0,
         adarms_unroll_ ? 1 : 0, adarms_schedule_select_ ? 1 : 0});
    append(
        FmbRouteFamily::GRAPH_SCHEDULE, L2_ROUTER_SCHEDULE,
        fused_router_ ? 4 : fp16_top4_ ? (router_rank_weights_.empty() ? 2 : 3) : 1, /*flags=*/0,
        {fp16_top4_ ? 1 : 0, debug_dense_soft_router_ ? 1 : 0,
         routed_scaling_ != c10::Half(1.0f) ? 1 : 0,
         static_cast<int64_t>(routed_scaling_.x)});
    append(
        FmbRouteFamily::GRAPH_SCHEDULE, L2_MOE_EXECUTION_TOPOLOGY,
        sparse_experts_ ? 2 : 1, /*flags=*/0, moe_execution_arguments());
    if (!fused_router_ && routed_scaling_ != c10::Half(1.0f)) {
        append(
            FmbRouteFamily::ACTIVATION, L2_ROUTED_SCALING,
            /*selector=*/1, /*flags=*/0,
            {static_cast<int64_t>(routed_scaling_.x)});
    }
    if (fused_router_) {
        if (sparse_topk_compact_)
            append(FmbRouteFamily::GRAPH_SCHEDULE, L2_FUSED_TOPK_COMPACT, 1, 0,
                   {logical_len, tp_rows_, num_experts_, top_k_, static_cast<int64_t>(routed_scaling_.x),
                    4096, 4608, 5120, 5376, 9472, 8, 1});
        else if (sparse_topk_lane2_)
            append(FmbRouteFamily::GRAPH_SCHEDULE, L2_FUSED_TOPK_LANE2, 1,
                   /*flags=*/sparse_direct_route_ ? 1 : 0,
                   {tp_rows_, num_experts_, top_k_, static_cast<int64_t>(routed_scaling_.x)});
        else
            append(FmbRouteFamily::GRAPH_SCHEDULE, L2_FUSED_TOPK, 1,
                   /*flags=*/sparse_direct_route_ ? 1 : 0,
                   {tp_rows_, num_experts_, top_k_, static_cast<int64_t>(routed_scaling_.x)});
    }
    if (routed_gemm_)
        append(FmbRouteFamily::MUTABLE_DMA, L2_ROUTED_COUNTS_BCAST, 1, 0, {32, 8});

    if (sparse_adarms_norm_shift_capable_ && adarms_) {
        append(FmbRouteFamily::NORMALIZATION, L2_INPUT_ADARMS_NORM_SHIFT,
               sparse_adarms_norm_shift_diagonal_ ? 2 : 1, 0,
               {physical_len, hidden_size(), NUM_CORES});
        if (!sparse_attn_ring_adarms_)
            append(FmbRouteFamily::NORMALIZATION, L2_POST_ADARMS_NORM_SHIFT,
                   sparse_adarms_norm_shift_diagonal_ ? 2 : 1, 0,
                   {physical_len, hidden_size(), NUM_CORES});
    }

    if (denoise_tp8_encoder_) {
        append(FmbRouteFamily::GRAPH_SCHEDULE, L2_IO_TP8_SCHEDULE,
               1, 0, {denoise_tp8_encoder_ ? 1 : 0, 51, 768, 64, 8, 10});
    }
    if (denoise_unroll_) {
        for (int64_t body = 0; body < num_steps_; ++body) {
            if (body == 0) {
                append(FmbRouteFamily::MUTABLE_DMA, L2_PRE_STATE_DMA,
                       static_cast<int64_t>(
                           LingbotV2MutableDmaRoute::DDR_BROADCAST_TO_SPM),
                       0, {0}, body);
                acc32(L2_PRE_STATE_LINEAR, body);
                append(FmbRouteFamily::MUTABLE_DMA, L2_PRE_X_DMA,
                       static_cast<int64_t>(
                           LingbotV2MutableDmaRoute::DDR_BROADCAST_TO_SPM),
                       0, {0}, body);
            }
            if (denoise_tp8_encoder_) {
                acc32(L2_PRE_TP8_WC_LINEAR, body);
                acc32(L2_PRE_TP8_MO_LINEAR, body);
                append(FmbRouteFamily::ALL_REDUCE, L2_PRE_TP8_PREPARE,
                       static_cast<int64_t>(LingbotV2AllReduceRoute::PREPARE_RING_INPUT),
                       0, {}, body);
                append(FmbRouteFamily::ALL_REDUCE, L2_PRE_TP8_REDUCE,
                       fmb_ring_all_reduce_route_selector(physical_len, hidden_size()),
                       0, {}, body);
            } else {
                acc32(L2_PRE_WC_LINEAR, body);
                acc32(L2_PRE_MO_LINEAR, body);
            }
            acc32(L2_POST_OP_LINEAR, body);
            if (body + 1 == num_steps_) {
                append(FmbRouteFamily::MUTABLE_DMA, L2_POST_FINAL_DMA,
                       static_cast<int64_t>(
                           LingbotV2MutableDmaRoute::SPM_COPY_TO_DDR),
                       0, {0}, body);
            }
        }
    }

    // The host-loop direct-schedule profile reuses the inherited AdaRMS
    // mutable broadcast site.  It is the only inherited configurable launcher
    // in this otherwise model-specific layer traversal.
    if (adarms_mutable_ && adarms_fused_bcast_enabled_ &&
        adarms_schedule_select_) {
        append(
            FmbRouteFamily::MUTABLE_DMA,
            CAUSAL_DECODER_ADARMS_MUTABLE_SITE,
            static_cast<int64_t>(
                CausalDecoderMutableDmaRoute::DDR_BROADCAST_TO_SPM));
    }

    const bool router_sigmoid_pad = use_router_sigmoid_pad(logical_len);
    if (router_sigmoid_pad)
        append(FmbRouteFamily::LINEAR, L2_ROUTER_SIGMOID_PAD,
               static_cast<int64_t>(LingbotV2LinearRoute::ROUTER_SIGMOID_PAD_ACC32),
               0, router_sigmoid_pad_arguments());
    else
        acc32(L2_ROUTER_LINEAR);
    if (!router_rank_weights_.empty()) acc32(L2_ROUTER_RANK_LINEAR, /*invocation=*/1);
    if (logical_len < tp_rows_) {
        if (!router_sigmoid_pad) append(
            FmbRouteFamily::MUTABLE_DMA, L2_ROUTER_PADDING_DMA,
            static_cast<int64_t>(
                LingbotV2MutableDmaRoute::DDR_BROADCAST_TO_SPM),
            /*flags=*/0, {logical_len, tp_rows_});
        if (!router_rank_weights_.empty()) {
            append(
                FmbRouteFamily::MUTABLE_DMA, L2_ROUTER_RANK_PADDING_DMA,
                static_cast<int64_t>(
                    LingbotV2MutableDmaRoute::DDR_BROADCAST_TO_SPM),
                /*flags=*/0, {logical_len, tp_rows_}, /*invocation=*/1);
        }
    }
    const bool grouped = grouped_experts_ && !cold_bufonly_;
    if (sparse_experts_) {
        const int64_t local_i = routed_inter_ / NUM_CORES;
        for (const int64_t site : {L2_SPARSE_GATE_UP, L2_SPARSE_DOWN}) {
            const bool col = site != L2_SPARSE_DOWN;
            if (!col && sparse_down_ordered_combine_) {
                append(FmbRouteFamily::LINEAR, L2_SPARSE_DOWN_ORDERED_COMBINE,
                       static_cast<int64_t>(LingbotV2LinearRoute::GROUPED_DOWN_ORDERED_COMBINE_ACC16), 0,
                       {1, logical_len, logical_len * top_k_, hidden_size(), local_i,
                        num_experts_, top_k_, NUM_CORES, sparse_weight_mode_,
                        64, 12, 5376, 4, sparse_down_ordered_combine_ ? 1 : 0});
                continue;
            }
            const bool routed = col && sparse_gate_up_routed_;
            const bool fused_activation = col && sparse_gate_up_activation_;
            const bool down_scale_shuffle = !col && sparse_down_scale_shuffle_;
            std::vector<int64_t> arguments{
                col ? 2 * local_i : hidden_size(), col ? hidden_size() : local_i,
                num_experts_, col ? 1 : 0, NUM_CORES, sparse_weight_mode_};
            if (routed)
                arguments.insert(arguments.end(),
                    {logical_len, logical_len * top_k_, Align(tp_rows_ * top_k_, int64_t(128)) * 2});
            if (fused_activation)
                arguments.insert(arguments.end(), {local_i, tp_rows_ * num_experts_ * 2, local_i * 2});
            if (down_scale_shuffle)
                arguments.insert(arguments.end(), {logical_len, logical_len * top_k_});
            append(FmbRouteFamily::LINEAR, down_scale_shuffle ? L2_SPARSE_DOWN_SCALE_SHUFFLE
                                        : fused_activation ? L2_SPARSE_ROUTED_GATE_UP_ACTIVATION
                                                          : routed ? L2_SPARSE_ROUTED_GATE_UP : site,
                   static_cast<int64_t>(down_scale_shuffle
                       ? LingbotV2LinearRoute::GROUPED_DOWN_W8_SCALE_SHUFFLE_ACC16
                       : fused_activation
                       ? LingbotV2LinearRoute::GROUPED_ROUTED_SWIGLU_ROUTE_ACC16
                       : routed
                       ? LingbotV2LinearRoute::GROUPED_ROUTED_EXPERT_Y4_ACC16
                       : col && sparse_gate_up_expert_y4_
                       ? LingbotV2LinearRoute::GROUPED_EXPERT_Y4_ACC16
                       : LingbotV2LinearRoute::GROUPED_DYNAMIC_ACC16),
                   0, std::move(arguments));
        }
        if (sparse_swiglu_route_ && !sparse_gate_up_activation_)
            append(FmbRouteFamily::ACTIVATION, L2_SPARSE_SWIGLU_ROUTE,
                   1, 0, {logical_len, logical_len * top_k_, local_i, num_experts_, NUM_CORES});
        if (sparse_combine_scan_)
            append(FmbRouteFamily::ACTIVATION, L2_SPARSE_COMBINE_SCAN,
                   1, 0, {logical_len, logical_len * top_k_, hidden_size(), NUM_CORES});
        if (sparse_inverse_combine_) {
            if (sparse_down_ordered_combine_) {
                // The new Down site owns the same four ordered adds + shared.
            } else if (sparse_inverse_shared_combine_)
                append(FmbRouteFamily::ACTIVATION, L2_SPARSE_COMBINE_SHARED_INVERSE,
                       1, 0, {logical_len, logical_len * top_k_, hidden_size(), num_experts_, NUM_CORES});
            else
                append(FmbRouteFamily::ACTIVATION, L2_SPARSE_COMBINE_INVERSE,
                       1, 0, {logical_len, logical_len * top_k_, hidden_size(), num_experts_, NUM_CORES});
            if (!sparse_topk_compact_)
                append(FmbRouteFamily::GRAPH_SCHEDULE, L2_SPARSE_ROUTE_INVERSE,
                       1, 0, {logical_len, tp_rows_, num_experts_, top_k_, 9472});
        }
        if (sparse_shared_gate_up_resident_silu_w8_) {
            append(FmbRouteFamily::LINEAR, L2_SPARSE_SHARED_GATE_UP_RESIDENT_SILU_W8,
                   static_cast<int64_t>(LingbotV2LinearRoute::SHARED_GATE_UP_RESIDENT_SILU_W8_ACC16), 0,
                   {logical_len, 2 * intermediate_size() / NUM_CORES, hidden_size(), 1, NUM_CORES, 1,
                    intermediate_size() / NUM_CORES, 32, 128, 6, 3, 0x92, 0x3e00});
        } else if (sparse_shared_gate_up_resident_silu_fp16_) {
            append(FmbRouteFamily::LINEAR, L2_SPARSE_SHARED_GATE_UP_RESIDENT_SILU_FP16,
                   static_cast<int64_t>(LingbotV2LinearRoute::SHARED_GATE_UP_RESIDENT_SILU_FP16_ACC16), 0,
                   {logical_len, 2 * intermediate_size() / NUM_CORES, hidden_size(), 1, NUM_CORES, 2,
                    intermediate_size() / NUM_CORES, 48, 128, 6, 2, 0x92, 0x3e00});
        } else if (sparse_shared_gate_up_) {
            append(FmbRouteFamily::LINEAR, L2_SPARSE_SHARED_GATE_UP,
                   static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16), 0,
                   {logical_len, 2 * intermediate_size() / NUM_CORES, hidden_size(), 1,
                    NUM_CORES, shared_gate_up_[0].scalar_type() == at::kChar ? 1 : 2});
            append(FmbRouteFamily::ACTIVATION,
                   sparse_shared_silu_vector_ ? L2_SPARSE_SHARED_SILU_VECTOR : L2_SPARSE_SHARED_SILU_D96,
                   1, 0, {logical_len, intermediate_size() / NUM_CORES, NUM_CORES});
        } else {
            acc16(L2_SPARSE_SHARED_GATE);
            acc16(L2_SPARSE_SHARED_UP);
        }
        acc16(L2_SPARSE_SHARED_DOWN);
        append(FmbRouteFamily::ALL_REDUCE, L2_SPARSE_REDUCE,
               fmb_ring_all_reduce_route_selector(physical_len, hidden_size()));
    } else if (grouped) {
        for (const auto site : {L2_GROUP_GATE, L2_GROUP_UP}) {
            if (routed_gemm_)
                append(FmbRouteFamily::LINEAR, site == L2_GROUP_GATE ? L2_ROUTED_COL_GATE : L2_ROUTED_COL_UP,
                    static_cast<int64_t>(LingbotV2LinearRoute::ROUTED_COL_ACC16), 0,
                    {51, 64, 768, 32, 8, packed_w8a16_ ? 1 : 2});
            else acc16(site);
        }
        if (debug_down_acc16_ || packed_w8a16_) acc16(L2_GROUP_DOWN_ACC16);
        else acc32(L2_GROUP_DOWN_ACC32);
        if (!debug_routed_only_) {
            acc16(L2_GROUP_SHARED_GATE);
            acc16(L2_GROUP_SHARED_UP);
            acc16(L2_GROUP_SHARED_DOWN);
        }
        append(FmbRouteFamily::ALL_REDUCE, L2_GROUP_REDUCE,
               fmb_ring_all_reduce_route_selector(physical_len, hidden_size()));
    } else {
        for (int64_t expert = 0; expert < num_experts_; ++expert) {
            acc16(L2_DENSE_GATE, expert);
            acc16(L2_DENSE_UP, expert);
            acc16(L2_DENSE_DOWN, expert);
        }
        acc16(L2_DENSE_SHARED_GATE);
        acc16(L2_DENSE_SHARED_UP);
        acc16(L2_DENSE_SHARED_DOWN);
        append(FmbRouteFamily::ALL_REDUCE, L2_DENSE_REDUCE,
               fmb_ring_all_reduce_route_selector(physical_len, hidden_size()));
    }

    constexpr uint32_t kv_capabilities =
        KV_INSERT_CAP_V2 | KV_INSERT_CAP_V16 |
        KV_INSERT_CAP_HYBRID2 | KV_INSERT_CAP_HYBRID3;
    for (const ChunkInfo& chunk : plan.compute.chunks) {
        const int64_t invocation = chunk.idx;
        if (use_qkv_multibase(chunk.len)) {
            append(FmbRouteFamily::LINEAR, L2_QKV_MULTIBASE_T51,
                   static_cast<int64_t>(LingbotV2LinearRoute::QKV_MULTIBASE_ACC16), 0,
                   {chunk.len, 512, 128, 768, 8, sparse_qkv_multibase_mode_}, invocation);
        } else {
            acc16(L2_Q_LINEAR, invocation);
            acc16(L2_K_LINEAR, invocation);
            acc16(L2_V_LINEAR, invocation);
        }
        const int64_t rope_position = planned_cos_sin_offset_ + chunk.offset;
        if (use_qk_rope_kv_t51(chunk.len, position + chunk.offset)) {
            append(FmbRouteFamily::GRAPH_SCHEDULE, L2_QK_ROPE_KV_T51, 1, 0,
                   {chunk.len, rope_position, position + chunk.offset,
                    4, 1, 128, 128, 8}, invocation);
        } else {
            if (use_qk_rope_t51(chunk.len)) {
                append(FmbRouteFamily::ROPE, L2_QK_ROPE_T51,
                       static_cast<int64_t>(LingbotV2RopeRoute::PAIRED_T51),
                       0, {chunk.len, rope_position, 4, 1, 128, 128, 8}, invocation);
            } else {
                append(FmbRouteFamily::ROPE, L2_Q_ROPE,
                       static_cast<int64_t>(
                           LingbotV2RopeRoute::FULL_ROTARY_PARTIAL_MROPE),
                       0, {rope_position}, invocation);
                append(FmbRouteFamily::ROPE, L2_K_ROPE,
                       static_cast<int64_t>(
                           LingbotV2RopeRoute::FULL_ROTARY_PARTIAL_MROPE),
                       0, {rope_position}, invocation);
            }
            if (use_kv_t51_pair(chunk.len, position + chunk.offset)) {
                // Prove the existing exact physical extent without registering the
                // old four-kernel HYBRID2 chain as this fused writer's cost domain.
                (void)rpu_resolve_kvinsert_segment_plan(
                    position + chunk.offset, chunk.len, chunk.len,
                    attn_tp(), num_kv_heads(), head_dim(), kv_capabilities,
                    KvInsertRoute::HYBRID2);
                append(FmbRouteFamily::GRAPH_SCHEDULE, L2_KV_T51_PAIR, 1, 0,
                       {chunk.len, position + chunk.offset, attn_tp(),
                        num_kv_heads(), head_dim()}, invocation);
            } else {
                const KvInsertSegmentPlan kv_plan =
                    resolve_kvinsert_plan_auto(
                        L2_KV_INSERT, manifest.graph_lifecycle,
                        position + chunk.offset, chunk.len, chunk.len,
                        attn_tp(), num_kv_heads(), head_dim(), kv_capabilities);
                const KvInsertRouteArguments kv_arguments =
                    rpu_kvinsert_route_arguments(
                        kv_plan, attn_tp(), num_kv_heads(), head_dim());
                append(FmbRouteFamily::KV_INSERT, L2_KV_INSERT,
                       static_cast<int64_t>(kv_plan.route()),
                       CAUSAL_DECODER_KV_REASON_PREFIX_HISTORY_DDR_REQUIRED,
                       {kv_arguments.begin(), kv_arguments.end()}, invocation);
            }
        }
        if (use_sdpa_tail_t51(chunk.len, chunk.kv_seq_len)) {
            append(FmbRouteFamily::ATTENTION, L2_SDPA_T51_K275_TAIL,
                   static_cast<int64_t>(AttentionExecutionPolicy::DDR_KV),
                   0, {}, invocation);
        } else {
            append(FmbRouteFamily::ATTENTION, L2_ATTENTION,
                   static_cast<int64_t>(AttentionExecutionPolicy::DDR_KV),
                   0, {}, invocation);
        }
        append(FmbRouteFamily::ALL_REDUCE, L2_PREPARE_REDUCE,
               static_cast<int64_t>(
                   LingbotV2AllReduceRoute::PREPARE_RING_INPUT),
               0, {}, invocation);
        acc16(L2_O_LINEAR, invocation);
        if (sparse_attn_ring_adarms_ && adarms_)
            append(FmbRouteFamily::ALL_REDUCE, L2_ATTN_REDUCE_ADARMS,
                   1, 0, {chunk.len, hidden_size(), NUM_CORES, 8, 4896, 63488,
                          static_cast<int64_t>(c10::Half(1.0f / 768).x),
                          static_cast<int64_t>(c10::Half(eps_).x), 1}, invocation);
        else
            append(FmbRouteFamily::ALL_REDUCE, L2_ATTN_REDUCE,
                   fmb_ring_all_reduce_route_selector(
                       chunk.len, hidden_size()),
                   0, {}, invocation);
    }
    append_causal_decoder_preload_manifest_routes(manifest);
    append_fmb_shared_runtime_routes(
        manifest, plan, hidden_size(),
        denoise_tp8_encoder_ ? 0U : FMB_SHARED_LAYER_INPUT_DMA);
    std::sort(
        manifest.routes.begin(), manifest.routes.end(),
        [](const FmbRouteManifestEntry& lhs,
           const FmbRouteManifestEntry& rhs) {
            return std::make_tuple(
                       static_cast<int64_t>(lhs.family), lhs.site_id,
                       lhs.invocation) <
                std::make_tuple(
                       static_cast<int64_t>(rhs.family), rhs.site_id,
                       rhs.invocation);
        });
    return manifest;
}

FmbPhysicalManifestForwardCapability
LingbotV2MoeExpertModel::physical_manifest_forward_capability(
    const FmbPhysicalExecutionManifest& /*manifest*/) const {
    return {true, FmbGraphLifecycle::COMPOSITE_CHILD};
}

FmbRouteManifestEntry LingbotV2MoeExpertModel::mask_residency_route_for_layout(
    const LayoutContext& layout, bool honor_exact_authority) const {
    TORCH_CHECK(layout.use_attn_mask && !layout.is_causal &&
                    layout.chunk_size == chunk_size_ && num_experts_ > 0,
                "LingBot2 mask residency requires the complete masked suffix");
    auto* self = const_cast<LingbotV2MoeExpertModel*>(this);
    const auto actual = detail::make_forward_spm_residency_candidate(
        self->moe_baseline_buffer_declarations(layout), {"sdpa_mask"});
    LayoutContext capacity_layout = layout;
    capacity_layout.chunk_size = std::max(
        layout.chunk_size, layout.planning_chunk_capacity);
    const auto capacity = detail::make_forward_spm_residency_candidate(
        self->moe_baseline_buffer_declarations(capacity_layout), {"sdpa_mask"});
    auto mode = layout.forward_operand_residency;
    const bool bound = mode != FmbForwardOperandResidency::UNSPECIFIED;
    TORCH_CHECK(!bound || mode == FmbForwardOperandResidency::PER_LAYER ||
                    mode == FmbForwardOperandResidency::FORWARD,
                "LingBot2 bound mask residency mode is invalid");
    if (honor_exact_authority && exact_suffix_mask_authority_) {
        const auto& authority = *exact_suffix_mask_authority_;
        TORCH_CHECK(
            authority.model_state_generation == installed_model_state_generation() &&
                authority.profile_hash == exact_suffix_profile_hash(
                    validate_exact_suffix_profile(/*prefix_len=*/225)) &&
                layout.chunk_size == 51 && layout.max_kv_seq_len == 276 &&
                capacity_layout.chunk_size == 64,
            "LingBot2 Z2 mask authority is stale or has different geometry; re-admit cold");
        TORCH_CHECK(!bound || mode == authority.mask_residency,
                    "LingBot2 bound mode differs from Z2 mask authority");
        mode = authority.mask_residency;
        TORCH_CHECK(mode == FmbForwardOperandResidency::PER_LAYER ||
                        mode == FmbForwardOperandResidency::FORWARD,
                    "LingBot2 Z2 mask authority has invalid mode");
        TORCH_CHECK(mode != FmbForwardOperandResidency::FORWARD ||
                        (actual.valid && capacity.valid),
                    "LingBot2 Z2 retained mask lifetime changed");
        // Occupancy is deliberately not a selector here. FMB's final actual
        // and capacity checks reject an obsolete physical plan without fallback.
    } else if (!bound) {
        mode = actual.valid && capacity.valid &&
                declared_spm_layout_fits(actual.declarations) &&
                declared_spm_layout_fits(capacity.declarations)
            ? FmbForwardOperandResidency::FORWARD
            : FmbForwardOperandResidency::PER_LAYER;
    }
    TORCH_CHECK(mode != FmbForwardOperandResidency::FORWARD ||
                    (actual.valid && capacity.valid),
                "LingBot2 selected retained mask lifetime changed");
    return {L2_MASK_SPM_SCHEDULE, FmbRouteFamily::GRAPH_SCHEDULE,
            static_cast<int64_t>(mode), 0,
            {layout.chunk_size, layout.max_kv_seq_len, attn_tp(), num_cores(),
             denoise_unroll_ ? num_steps_ : 1, num_layers()}, 0};
}

FmbForwardOperandResidency
LingbotV2MoeExpertModel::physical_forward_operand_residency(
    const FmbPhysicalExecutionManifest& manifest) const {
    const FmbPhysicalManifestConsumer consumer(manifest);
    const auto& route = consumer.find_route(
        FmbRouteFamily::GRAPH_SCHEDULE, L2_MASK_SPM_SCHEDULE);
    const auto mode = mask_residency_mode(route);
    const auto& args = route.arguments;
    TORCH_CHECK(args[0] == manifest.physical_length &&
                    args[1] == manifest.kv_logical_length &&
                    args[2] == attn_tp() && args[3] == num_cores() &&
                    args[4] == (denoise_unroll_ ? num_steps_ : 1) &&
                    args[5] == num_layers(),
                "LingBot2 mask residency descriptor/model geometry drift");
    if (exact_suffix_mask_authority_) {
        TORCH_CHECK(
            exact_suffix_mask_authority_->model_state_generation ==
                    installed_model_state_generation() &&
                exact_suffix_mask_authority_->mask_residency == mode,
            "LingBot2 Action descriptor differs from its live Z2 authority");
    }
    return mode;
}

std::vector<BufferDecl> LingbotV2MoeExpertModel::declare_buffers(
    const LayoutContext& ctx) {
    auto declarations = moe_baseline_buffer_declarations(ctx);
    if (ctx.forward_operand_residency == FmbForwardOperandResidency::UNSPECIFIED ||
        ctx.forward_operand_residency == FmbForwardOperandResidency::PER_LAYER)
        return declarations;
    TORCH_CHECK(ctx.forward_operand_residency == FmbForwardOperandResidency::FORWARD &&
                    ctx.use_attn_mask && !ctx.is_causal && num_experts_ > 0,
                "LingBot2 mask residency layout mode is invalid");
    auto retained = detail::make_forward_spm_residency_candidate(
        declarations, {"sdpa_mask"});
    TORCH_CHECK(retained.valid, "LingBot2 retained mask lifetime is not legal");
    return std::move(retained.declarations);
}

void LingbotV2MoeExpertModel::emit_action_mask_spm(
    int layer_idx, const ChunkInfo& chunk, int64_t seq_len,
    int64_t kv_seq_len, int tp, uint32_t mask_off) {
    bool retain_mask = false;
    if (ctx().has_complete_physical_manifest()) {
        const auto& route = ctx().find_physical_route(
            FmbRouteFamily::GRAPH_SCHEDULE, L2_MASK_SPM_SCHEDULE, 0);
        retain_mask = mask_residency_mode(route) == FmbForwardOperandResidency::FORWARD;
        if (ctx().body_iter == 0 && layer_idx == 0 && chunk.idx == 0) {
            ctx().consume_physical_route(
                FmbRouteFamily::GRAPH_SCHEDULE, L2_MASK_SPM_SCHEDULE,
                route.selector, 0,
                {seq_len, kv_seq_len, tp, num_cores(),
                 denoise_unroll_ ? num_steps_ : 1, num_layers()}, 0);
        }
    }
    // Every Graph execution includes this DMA. The cached DDR slot may be
    // updated between replays, so SPM contents never serve as a host cache.
    if (!retain_mask || (ctx().body_iter == 0 && layer_idx == 0 && chunk.idx == 0))
        sdpa_dma_mask_to_spm(prepared_attn_mask_, mask_off, seq_len, kv_seq_len, tp);
}

// ─────────────────────────────────────────────────────────────────────────────
// declare_buffers
//
// Pure function of LayoutContext + chunk-INdependent model config (G-3, and
// fused_model_base.h:71-79: the layout is hashed from LayoutContext ONLY, so no
// buffer may be sized by anything routing-dependent — every MoE buffer below is
// sized for the STATIC worst case of all E experts). Side-effect-free/idempotent.
//
// Every MoE buffer is declared LayerWide over the MLP window [7, 8], i.e. the
// phase range of the dense MLP it replaces. Pitfall G audit (each buffer's true
// first-write .. last-read, all inside emit_moe_mlp):
//   moe_logits/scores/choice/scoresT/choiceT/work/rmax/mask/rw/rwbc : 7 .. 7
//   moe_gate/moe_up            : written 7, read 7            (per expert)
//   moe_down                   : written 7, read 7            (per expert)
//   moe_acc                    : written 7 (e=0 down_proj), read+written 7 (local adds),
//                                read 8 (final all-reduce). [R4] holds per-core PARTIALS,
//                                not the all-reduced value -- nothing else reads it.
//   residual1 (base, [1,8])    : read 7 (router/gate/up), written 8 (final reduce)
//   residual2 (base, aliases input_norm [1,8]) : read 8 ([R4] the single final reduce's
//                                residual; was read 7 as the e=0 seed. Still inside its
//                                declared [1,8] window and never written during 7-8.)
// Declaring the whole MoE set over [7,8] makes it mutually non-aliasing AND
// non-aliasing with residual1/input_norm, while still letting the allocator
// alias it onto the attention buffers (phases 2..5), which are dead by then.
// ─────────────────────────────────────────────────────────────────────────────
std::vector<BufferDecl> LingbotV2MoeExpertModel::moe_baseline_buffer_declarations(const LayoutContext& ctx) {
    auto d = causal_baseline_buffer_declarations(ctx);
    if (num_experts_ <= 0) return d;   // not yet configured — base layout only

    const int64_t cs = ctx.chunk_size;
    const int64_t h  = hidden_size();
    const int64_t E  = num_experts_;
    const int64_t Tp = Align(cs, (int64_t)16);
    const int64_t I  = routed_inter_;
    constexpr int DW = 2;
    auto A = [](int64_t bytes) -> int64_t { return Align(bytes, 256); };
    using SC = StorageClass;
    constexpr BufferScope ALL = BufferScope::LayerWide;

    const int64_t te   = A(Tp * E * DW);        // [Tp,E] / [E,Tp] router slabs
    const int64_t half = A((E / 2) * Tp * DW);  // tree-reduction scratch (moe_sum)
    const int64_t tk16 = A(Tp * top_k_ * 2);     // fp16 key / raw uint16 ids
    const int64_t tk32 = A(Tp * top_k_ * 4);     // widened int32 ids for scatter
    const int64_t mlp  = A(cs * (I / NUM_CORES) * DW);
    const int64_t full = A(cs * h * DW);

    // Router (core 0 computes; the 1xC_NxC/Nx1_NxC launchers have no num_cores
    // parameter and always run broadcast on all 8 cores, so cores 1..7 compute
    // garbage into these slots from garbage inputs — inert, never read).
    // removed with the threshold-mask router: {"moe_logits" te,   7, 8, SC::Temp, 0, nullptr, ALL});
    // removed with the threshold-mask router: {"moe_scores" te,   7, 8, SC::Temp, 0, nullptr, ALL});
    // removed with the threshold-mask router: {"moe_choice" te,   7, 8, SC::Temp, 0, nullptr, ALL});
    // removed with the threshold-mask router: {"moe_scoresT" te,   7, 8, SC::Temp, 0, nullptr, ALL});
    // removed with the threshold-mask router: {"moe_choiceT" te,   7, 8, SC::Temp, 0, nullptr, ALL});
    // removed with the threshold-mask router: {"moe_work" te,   7, 8, SC::Temp, 0, nullptr, ALL});
    // removed with the threshold-mask router: {"moe_mask" te,   7, 8, SC::Temp, 0, nullptr, ALL});
    // removed with the threshold-mask router: {"moe_rw" te,   7, 8, SC::Temp, 0, nullptr, ALL});
    // ── DEBUG dense-soft router scratch (sized from Tp/E ONLY — never from a
    //    routing result, so declare_buffers stays a pure function of
    //    LayoutContext + static model config; Pitfall G-3). Declared
    //    unconditionally so the SPM layout hash does not depend on the env
    //    flag (a flag flip must not silently alias onto a different layout).
    d.push_back({"moe_logits",  te,   7, 8, SC::Temp, 0, nullptr, ALL});
    d.push_back({"moe_scores",  te,   7, 8, SC::Temp, 0, nullptr, ALL});
    d.push_back({"moe_scoresT", te,   7, 8, SC::Temp, 0, nullptr, ALL});
    d.push_back({"moe_sum",     half, 7, 8, SC::Temp, 0, nullptr, ALL});
    d.push_back({"moe_rwbc",    te,   7, 8, SC::Temp, 0, nullptr, ALL});
    d.push_back({"moe_work",    te,   7, 8, SC::Temp, 0, nullptr, ALL});  // strict top-k dense mask
    d.push_back({"moe_topk_keys", tk16, 7, 8, SC::Temp, 0, nullptr, ALL});
    d.push_back({"moe_topk_ids",  tk16, 7, 8, SC::Temp, 0, nullptr, ALL});
    d.push_back({"moe_topk_ids_i32",tk32,7, 8, SC::Temp, 0, nullptr, ALL});
    if (fused_router_) {
        BufferDecl ids;
        ids.name = "moe_fused_expert_ids";
        ids.size = A(fused_expert_ids_.numel() * DW);
        ids.storage = SC::Persistent;
        ids.scope = ALL;
        ids.preload_callback = [this](FusedModelBase&, int, uint32_t address) {
            rpu_launch_ddr_broadcast_spm_dma(fused_expert_ids_.data_ptr<c10::Half>(),
                fused_expert_ids_.numel(), address, 1);
        };
        d.push_back(ids);
    }
    if (routed_gemm_) {
        d.push_back({"moe_routed_counts", A(E * DW), 7, 8, SC::Temp, 0, nullptr, ALL});
        d.push_back({"moe_routed_counts_bcast", A(E * DW), 7, 8, SC::Temp, 0, nullptr, ALL});
    }
    // removed with the threshold-mask router: {"moe_rmax" half, 7, 8, SC::Temp, 0, nullptr, ALL});
    // Routed experts.
    d.push_back({"moe_gate",    mlp,  7, 8, SC::Temp, 0, nullptr, ALL});
    d.push_back({"moe_up",      mlp,  7, 8, SC::Temp, 0, nullptr, ALL});
    d.push_back({"moe_down",    full, 7, 8, SC::Temp, 0, nullptr, ALL});
    d.push_back({"moe_acc",     full, 7, 8, SC::Temp, 0, nullptr, ALL});
    // ── GROUPED-EXPERTS scratch (core-slice-interleaved). Added only when packed
    //    weights are bound; a run has a fixed opt-in flag so the layout hash is
    //    stable within the run and the baseline path is byte-unchanged.
    if (grouped_experts_) {
        const int64_t gpc = A(cs * (E * (I / NUM_CORES)) * DW);  // per-core [seq, E*Ic]
        // DIAG: Persistent (never aliased) to test whether Temp aliasing corrupts the big buffers.
        d.push_back({"moe_ggate", gpc, 7, 8, SC::Temp, 0, nullptr, ALL});
        d.push_back({"moe_gup",   gpc, 7, 8, SC::Temp, 0, nullptr, ALL});
        d.push_back({"moe_gsilu", gpc, 7, 8, SC::Temp, 0, nullptr, ALL});
        d.push_back({"moe_gscale",gpc, 7, 8, SC::Temp, 0, nullptr, ALL});
        d.push_back({"moe_wtm",   te,  7, 8, SC::Temp, 0, nullptr, ALL});
        d.push_back({"moe_wtmb",  te,  7, 8, SC::Temp, 0, nullptr, ALL});  // relay DEST (src!=dst)
    }

    if (sparse_experts_) {
        const int64_t r = Tp * top_k_;
        const int64_t route_bytes = te + 2 * A(r * DW) + A(E * DW) +
            (sparse_inverse_combine_ ? 4096 : 0);
        d.push_back({"moe_sparse_route", route_bytes, 7, 8, SC::Temp, 0, nullptr, ALL});
        d.push_back({"moe_sparse_route_bcast", route_bytes, 7, 8, SC::Temp, 0, nullptr, ALL});
        d.push_back({"moe_sparse_input", A(r * std::max(h, I / NUM_CORES) * DW), 7, 8, SC::Temp, 0, nullptr, ALL});
        d.push_back({"moe_sparse_gate_up", A(r * 2 * (I / NUM_CORES) * DW), 7, 8, SC::Temp, 0, nullptr, ALL});
        d.push_back({"moe_sparse_output", A(r * h * DW), 7, 8, SC::Temp, 0, nullptr, ALL});
        if (!sparse_route_compact_) {
            for (const bool expert : {true, false}) {
                BufferDecl ids;
                ids.name = expert ? "moe_sparse_expert_ids" : "moe_sparse_token_ids";
                ids.size = A((expert ? sparse_expert_ids_ : sparse_token_ids_).numel() * DW);
                ids.storage = SC::Persistent;
                ids.scope = ALL;
                ids.preload_callback = [this, expert](FusedModelBase&, int, uint32_t address) {
                    preload_sparse_ids(expert, address);
                };
                d.push_back(ids);
            }
        }
    }

    // DEBUG-ONLY: never-aliased slot for the layer-0 post-AdaRMS activation. Declared ONLY
    // when RPU_L2_CAPTURE_INNORM=1, so with the flag off the SPM layout (and its hash) is
    // byte-identical to the baseline. Persistent over the whole layer window [0,8] so no
    // other buffer can be aliased onto it while the capture DMA is still draining — the
    // failure mode that made the first attempt read residual2's data instead.
    if (debug_capture_innorm_) {
        d.push_back({"innorm_dbg", A(tp_rows_ * h * DW), 0, 8, SC::Persistent, 0, nullptr, ALL});
    }

    // Per-layer router correction bias [E] — D-502 PersistentPerLayer preload,
    // DMA'd once per BUILD (re-fires on invalidate_model_state). Callback emits
    // ONLY a DMA launch (EXT-5: the framework owns the batch capture context).
    {
        BufferDecl ids;
        ids.name      = "moe_expert_scatter_ids";
        ids.size      = A(expert_scatter_ids_.numel() * DW);
        ids.storage   = StorageClass::Persistent;
        ids.scope     = BufferScope::LayerWide;
        ids.preload_callback =
            [this](FusedModelBase&, int, uint32_t core0_addr) {
                rpu_launch_ddr_broadcast_spm_dma(
                    expert_scatter_ids_.data_ptr<c10::Half>(),
                    tp_rows_ * num_experts_, core0_addr,
                    /*num_cores=*/1);
            };
        d.push_back(ids);
    }
    {
        BufferDecl b;
        b.name      = "moe_rbias";
        b.size      = A(((E + 255) / 256) * 256 * DW);   // DMA-safe slot
        b.storage   = StorageClass::PersistentPerLayer;
        b.per_layer = num_layers();
        b.scope     = BufferScope::LayerWide;
        b.preload_callback =
            [this](FusedModelBase&, int L, uint32_t core0_addr) {
                rpu_launch_ddr_broadcast_spm_dma(
                    router_bias_[L].data_ptr<c10::Half>(), num_experts_, core0_addr);
            };
        d.push_back(b);
    }

    if (denoise_unroll_) {
        if (denoise_tp8_encoder_) {
            // The TP8 pre-hook writes the layer input at phase 0. Keep its
            // ring destination disjoint from the encoder's live partials.
            const auto residual = std::find_if(d.begin(), d.end(),
                [](const BufferDecl& declaration) {
                    return std::string(declaration.name) == "residual1";
                });
            TORCH_INTERNAL_ASSERT(residual != d.end());
            residual->phase_start = 0;
        }
        // Controlled pre/post hook scratch. x_t survives the complete
        // pre->36-layer->post body; the remaining buffers live only on their
        // producing side of the decoder and may alias outside those windows.
        const int64_t state = A(state_dim_pad_ * DW);
        const int64_t x = A(cs * action_dim_pad_ * DW);
        d.push_back({"denoise_x",        x,                 0, 9, SC::Temp, 0, nullptr, ALL});
        d.push_back({"denoise_state",    state,             0, 0, SC::Temp, 0, nullptr, ALL});
        d.push_back({"denoise_state_b",  A(h * DW),         0, 0, SC::Temp, 0, nullptr, ALL});
        d.push_back({"denoise_state_h",  A(h * DW),         0,
                     denoise_tp8_encoder_ ? 9 : 0, SC::Temp, 0, nullptr, ALL});
        d.push_back({"denoise_enc", A(cs * (denoise_tp8_encoder_ ? h / 8 : h) * DW),
                     0, 0, SC::Temp, 0, nullptr, ALL});
        d.push_back({"denoise_emb",      A(cs * h * DW),    0, 0, SC::Temp, 0, nullptr, ALL});
        d.push_back({"denoise_time", A((denoise_tp8_encoder_ ? h / 8 : h) * DW),
                     0, 0, SC::Temp, 0, nullptr, ALL});
        if (denoise_tp8_encoder_) {
            d.push_back({"denoise_x_bcast", x, 0, 0, SC::Temp, 0, nullptr, ALL});
            BufferDecl bias;
            bias.name = "denoise_mo_bias_rows";
            bias.size = A(denoise_mo_bias_rows_.numel() * DW);
            bias.storage = SC::Persistent;
            bias.scope = ALL;
            bias.preload_callback = [this](FusedModelBase&, int, uint32_t target) {
                rpu_launch_ddr_broadcast_spm_dma(denoise_mo_bias_rows_, 0,
                    denoise_mo_bias_rows_.numel(), target, 8);
            };
            d.push_back(bias);
        } else {
            d.push_back({"denoise_mo_b", A(h * DW), 0, 0, SC::Temp, 0, nullptr, ALL});
        }
        d.push_back({"denoise_v",        x,                 8, 9, SC::Temp, 0, nullptr, ALL});
        if (denoise_tp8_encoder_) {
            BufferDecl bias;
            bias.name = "denoise_op_b";
            bias.size = A(action_dim_pad_ * DW);
            bias.storage = SC::Persistent;
            bias.scope = ALL;
            bias.preload_callback = [this](FusedModelBase&, int, uint32_t target) {
                rpu_launch_ddr_broadcast_spm_dma(op_bias_, 0, action_dim_pad_, target, 1);
            };
            d.push_back(bias);
        } else {
            d.push_back({"denoise_op_b", A(action_dim_pad_ * DW),
                         8, 9, SC::Temp, 0, nullptr, ALL});
        }
    }
    return d;
}

ModelStaticConfig LingbotV2MoeExpertModel::static_config() {
    ModelStaticConfig cfg = CausalDecoderModel::static_config();
    if (denoise_unroll_) {
        cfg.pre_layers_fn = reinterpret_cast<void (FusedModelBase::*)()>(
            &LingbotV2MoeExpertModel::emit_denoise_pre_layers);
        cfg.post_layers_fn = reinterpret_cast<void (FusedModelBase::*)()>(
            &LingbotV2MoeExpertModel::emit_denoise_post_layers);
        cfg.body_iterations = num_steps_;
        // The complete pre -> 36 layers -> post stream is replay-safe: every
        // per-call input is refreshed through a mutable base before
        // run_all_layers.  Opt this handle into the existing per-model replay
        // path instead of relying on the process-wide Wall-OSS switch.  The
        // full-body capability below is the matching permission for the
        // pre/post hooks and ten body iterations.
        cfg.fast_replay_skip_layer_loop = true;
        cfg.fast_replay_skip_full_body = true;
        // BUILD captures these persistent preload DMAs; full-stream REPLAY
        // still executes them. Their callbacks only re-emit the same fixed
        // owners (including step-0 AdaRMS), so skip that host walk as well.
        // Live state/noise bases are refreshed by denoise_unroll_forward.
        cfg.fast_replay_skip_preload = true;
    }
    return cfg;
}

void LingbotV2MoeExpertModel::emit_denoise_pre_layers() {
    const int64_t bit = ctx().body_iter;
    const int64_t h = hidden_size();
    const int64_t cs = chunk_size_;

    if (bit == 0) {
        // Fresh caller state/noise are mutable graph inputs. State projection
        // is evaluated once; its FP16 output remains in the stable DDR stage.
        ctx().consume_physical_route(
            FmbRouteFamily::MUTABLE_DMA, L2_PRE_STATE_DMA,
            static_cast<int64_t>(
                LingbotV2MutableDmaRoute::DDR_BROADCAST_TO_SPM),
            /*resolved_flags=*/0, {0}, bit);
        rpu_launch_ddr_broadcast_spm_dma_mutable(
            &denoise_state_src_base_, 0, state_dim_pad_,
            addr(0, "denoise_state"), /*num_cores=*/1);
        rpu_launch_ddr_broadcast_spm_dma(
            state_b_.data_ptr<c10::Half>(), h,
            addr(0, "denoise_state_b"), /*num_cores=*/1);
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_PRE_STATE_LINEAR,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC32),
            /*resolved_flags=*/0, {}, bit);
        rpu_launch_linear_spm_to_spm_kernel(
            addr(0, "denoise_state"), state_w_, addr(0, "denoise_state_h"),
            /*M=*/1, /*N=*/h, /*K=*/state_dim_pad_,
            /*partition=*/1, /*num_cores=*/1,
            addr(0, "denoise_state_b"));
        if (!denoise_tp8_encoder_) {
            rpu_launch_spm_copy_ddr_dma(
                addr(0, "denoise_state_h"),
                denoise_stage_.data_ptr<c10::Half>(), h);
        }

        ctx().consume_physical_route(
            FmbRouteFamily::MUTABLE_DMA, L2_PRE_X_DMA,
            static_cast<int64_t>(
                LingbotV2MutableDmaRoute::DDR_BROADCAST_TO_SPM),
            /*resolved_flags=*/0, {0}, bit);
        rpu_launch_ddr_broadcast_spm_dma_mutable(
            &denoise_x0_src_base_, 0, cs * action_dim_pad_,
            addr(0, "denoise_x"), /*num_cores=*/1);
    }

    if (denoise_tp8_encoder_) {
        emit_denoise_tp8_pre_layers();
        return;
    }

    rpu_launch_ddr_broadcast_spm_dma(
        time_all_.data_ptr<c10::Half>() + bit * h, h,
        addr(0, "denoise_time"), /*num_cores=*/1);
    rpu_launch_ddr_broadcast_spm_dma(
        mo_bias_.data_ptr<c10::Half>(), h,
        addr(0, "denoise_mo_b"), /*num_cores=*/1);

    // Existing Linear kernel: FP16 input/weight/output with internal ACC32.
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_PRE_WC_LINEAR,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC32),
        /*resolved_flags=*/0, {}, bit);
    rpu_launch_linear_spm_to_spm_kernel(
        addr(0, "denoise_x"), wc_, addr(0, "denoise_enc"),
        /*M=*/cs, /*N=*/h, /*K=*/action_dim_pad_,
        /*partition=*/1, /*num_cores=*/1,
        addr(0, "denoise_time"));
    rpu_launch_eltwise_unary_spm_kernel(
        addr(0, "denoise_enc"), addr(0, "denoise_enc"),
        cs * h, ValuOpType::SILU, /*is_gelu=*/false, /*num_cores=*/1);
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_PRE_MO_LINEAR,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC32),
        /*resolved_flags=*/0, {}, bit);
    rpu_launch_linear_spm_to_spm_kernel(
        addr(0, "denoise_enc"), mo_, addr(0, "denoise_emb"),
        /*M=*/cs, /*N=*/h, /*K=*/h,
        /*partition=*/1, /*num_cores=*/1,
        addr(0, "denoise_mo_b"));

    // Row 0 is the projected state written above. Only action rows change per
    // Euler step, so preserve row 0 and replace rows [1, cs).
    rpu_launch_spm_copy_ddr_dma(
        addr(0, "denoise_emb") + h * static_cast<int64_t>(sizeof(c10::Half)),
        denoise_stage_.data_ptr<c10::Half>() + h, (cs - 1) * h);
}

void LingbotV2MoeExpertModel::emit_denoise_tp8_pre_layers() {
    const int64_t bit = ctx().body_iter;
    constexpr int64_t h = 768, rows = 51, action_pad = 64, tp = 8;
    TORCH_CHECK(denoise_tp8_encoder_ && denoise_unroll_active_ &&
                    ctx().stage_plan.compute.chunks.size() == 1 &&
                    ctx().stage_plan.compute.chunks.front().len == rows,
                "TP8 denoise IO escaped its exact single suffix chunk");
    if (bit == 0) {
        ctx().consume_physical_route(FmbRouteFamily::GRAPH_SCHEDULE,
            L2_IO_TP8_SCHEDULE, 1, 0, {denoise_tp8_encoder_ ? 1 : 0, rows, h, action_pad, tp, 10});
    }
    // Euler owns x_t on core0. Refresh all eight WC inputs in SPM each step;
    // the source and destination are distinct, so core0's DMA cannot race.
    rpu_launch_spm_scatter_spm_dma(addr(0, "denoise_x"), rows * action_pad,
                                  0, addr(0, "denoise_x_bcast"), tp);
    rpu_launch_ddr_scatter_spm_dma(time_all_, bit * h, h / tp,
                                  (h / tp) * sizeof(c10::Half), addr(0, "denoise_time"), tp);
    ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_PRE_TP8_WC_LINEAR,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC32), 0, {}, bit);
    rpu_launch_linear_spm_to_spm_kernel(
        addr(0, "denoise_x_bcast"), wc_, addr(0, "denoise_enc"),
        rows, h, action_pad, 1, tp, addr(0, "denoise_time"));
    rpu_launch_eltwise_unary_spm_kernel(
        addr(0, "denoise_enc"), addr(0, "denoise_enc"),
        rows * h / tp, ValuOpType::SILU, false, tp);
    ctx().consume_physical_route(FmbRouteFamily::ALL_REDUCE, L2_PRE_TP8_PREPARE,
        static_cast<int64_t>(LingbotV2AllReduceRoute::PREPARE_RING_INPUT), 0, {}, bit);
    rpu_prepare_ring_all_reduce_input(addr(0, "denoise_emb"), rows, h, tp, tp);
    ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_PRE_TP8_MO_LINEAR,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC32), 0, {}, bit);
    rpu_launch_linear_spm_to_spm_kernel(
        addr(0, "denoise_enc"), mo_, addr(0, "denoise_emb"), rows, h, h, 0, tp, 0);
    ctx().consume_physical_route(FmbRouteFamily::ALL_REDUCE, L2_PRE_TP8_REDUCE,
        fmb_ring_all_reduce_route_selector(rows, h), 0, {}, bit);
    rpu_launch_all_reduce_sum_residual_kernel(
        addr(0, "denoise_emb"), addr(0, "denoise_mo_bias_rows"),
        addr(0, "residual1"), rows, h, tp, tp);
    // Override the deliberately ignored row0 action with the state token.
    // Its dedicated SPM slot lives across all 36 layers and ten iterations.
    rpu_launch_spm_scatter_spm_dma(addr(0, "denoise_state_h"), h,
                                  0, addr(0, "residual1"), tp);
}

void LingbotV2MoeExpertModel::emit_denoise_post_layers() {
    const int64_t bit = ctx().body_iter;
    const int64_t h = hidden_size();
    const int64_t cs = chunk_size_;

    if (!denoise_tp8_encoder_) {
        rpu_launch_ddr_broadcast_spm_dma(
            op_bias_.data_ptr<c10::Half>(), action_dim_pad_,
            addr(0, "denoise_op_b"), /*num_cores=*/1);
    }
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_POST_OP_LINEAR,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC32),
        /*resolved_flags=*/0, {}, bit);
    rpu_launch_linear_spm_to_spm_kernel(
        addr(0, "residual1"), op_, addr(0, "denoise_v"),
        /*M=*/cs, /*N=*/action_dim_pad_, /*K=*/h,
        /*partition=*/1, /*num_cores=*/1,
        addr(0, "denoise_op_b"));

    // FP16 state between steps; dt is converted to FP16 and baked at BUILD.
    rpu_launch_eltwise_binary_spm_kernel(
        addr(0, "denoise_x"), addr(0, "denoise_v"), addr(0, "denoise_x"),
        cs * action_dim_pad_, ValuOpType::ADD, denoise_dt_, /*num_cores=*/1);
    if (bit + 1 == num_steps_) {
        ctx().consume_physical_route(
            FmbRouteFamily::MUTABLE_DMA, L2_POST_FINAL_DMA,
            static_cast<int64_t>(LingbotV2MutableDmaRoute::SPM_COPY_TO_DDR),
            /*resolved_flags=*/0, {0}, bit);
        rpu_launch_spm_copy_ddr_dma_mutable(
            addr(0, "denoise_x"), &denoise_final_dst_base_,
            /*dst_offset_bytes=*/0, cs * action_dim_pad_);
    }
}

// emit_router_select — FP16-storage router with strict exactly-k selection.
//
// The device GEMM stores logits as FP16 before selection. A later FP32 cast
// cannot restore discarded mantissa bits, so near-boundary values may differ
// from an end-to-end FP32 router. The selector nevertheless preserves exactly-k,
// correction-bias and deterministic tie semantics after that storage boundary.
//
// The reference contract is in rpu_lingbot_v2_moe_select_ref.h:
// logits -> sigmoid -> add correction bias for selection only -> strict top-k;
// gather unbiased sigmoid scores, normalize by sum + 1e-20, then apply scaling.
// Return selected indices, routing weights and a dense [E,Tp] scatter for the
// expert combine. Exact ties choose the lowest index through strict > while
// scanning ascending indices; raw torch.topk is not an index-stable tie oracle.
// Explicitly disabling the FP16 route fails if the full-FP32 route is unavailable.
void LingbotV2MoeExpertModel::emit_router_select(int layer_idx, int64_t seq_len) {
    if (!debug_dense_soft_router_ && !fp16_top4_) {
        // ── STRICT path — byte-for-byte the original refusal. UNCHANGED. ──
        TORCH_CHECK(false,
            "LingbotV2MoeExpertModel: the fp32 fused router-select op is NOT available "
            "in the current rhinoOpLib (every GEMM stores fp16; all top-k kernels are "
            "fp16). The default FP16 backend_moe path now provides exactly-k, stable "
            "tie-breaking, and selection-only correction bias, but it cannot reproduce "
            "near-boundary FP32 choices after values collapse to FP16. "
            "ACTION: enable RPU_LINGBOT2_FP16_TOP4=1, or add a validated full-FP32 "
            "router-select op to rhino-ops. "
            "Contract + acceptance tests: src/fused/rpu_lingbot_v2_moe_select_ref.h and "
            "tests/test_lingbot_v2_moe_select.cpp (70/70 green on host). "
            "See emit_router_select() for the full spec. "
            "DEBUG-ONLY BYPASS: RPU_LINGBOT2_DEBUG_DENSE_SOFT_ROUTER=1 selects a dense "
            "soft router (NO top-k, all 32 experts, ACCURACY_UNVALIDATED).");
    }

    // ═══════════════════════════════════════════════════════════════════════════
    // DEBUG FP16 DENSE SOFT ROUTER — bring-up only, NOT the official semantics.
    //
    //   logits  = h @ gate_w^T            (FP32 accumulate, FP16 output, core-0)
    //   scores  = sigmoid(logits)         (existing FP16 SPM eltwise, {19,0})
    //   w[e,t]  = scores[t,e] / sum_e' scores[t,e']     <- dense over ALL 32
    //   (routed_scaling 4.0 is folded into the per-expert combine alpha,
    //    rpu_lingbot_v2_moe_model.cpp emit_moe_mlp — NOT applied here.)
    //
    // Deliberate deviations from qwen2_action_expert.py:274-362:
    //   * NO top-k          — every expert is weighted, none selected.
    //   * fp16 output/sigmoid — official keeps the router in true fp32 (:283-285).
    //   * denominator       — sum over ALL 32, not over the top-4 (:296-297).
    //   * correction bias   — official adds it ONLY to the SELECTION key
    //                         (scores_for_choice, :291) and gathers the weights
    //                         from the UNBIASED scores (:293). This path performs
    //                         no selection, so the bias MUST NOT enter the
    //                         weights. router_bias_ / the "moe_rbias" D-502
    //                         preload stay loaded and bound (interface kept), but
    //                         are intentionally not read here.
    //
    // Address convention (Pitfall P3 — verified from source, not assumed):
    //   * rpu_launch_transpose_nchw_to_nhwc_spm takes an SPM **OFFSET**: it does
    //     SPM_ALLOC.addr(0, off) itself (src/ops/rpu_transpose.cpp:113-114), and
    //     SPM_ALLOC::addr(core,off) = base_addr_[core] + off
    //     (src/core/rpu_spm_allocator.h:108). Passing addr() would double-add the
    //     base. So the transpose gets addr_offset(name).value; every other kernel
    //     below gets the absolute addr().
    //   * The transpose is core-0 only (src/ops/rpu_transpose.cpp:123 enqueues {0})
    //     and hardcodes core 0 in its own addr() call — consistent with running
    //     the whole router on core 0 and relaying the result to all 8 cores.
    // ═══════════════════════════════════════════════════════════════════════════
    const int64_t h  = hidden_size();
    const int64_t E  = num_experts_;
    const int64_t Tp = tp_rows_;
    constexpr int64_t DW = 2;

    // Router runs on core0 with TP1-packed FP16 weights. Both routes retain
    // ACC32 GEMM followed by FP16 logits and BASE sigmoid; padding is 1.0.
    // Capture its input before either route changes the output slabs.
    if (debug_dump_router_h_) {
        c10::Half* hstage = h_stage_.data_ptr<c10::Half>()
                          + (int64_t)layer_idx * tp_rows_ * h;
        rpu_launch_spm_copy_ddr_dma(addr(0, "residual1"), hstage, seq_len * h);
    }

    if (use_router_sigmoid_pad(seq_len)) {
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_ROUTER_SIGMOID_PAD,
            static_cast<int64_t>(LingbotV2LinearRoute::ROUTER_SIGMOID_PAD_ACC32),
            0, router_sigmoid_pad_arguments());
        rpu_launch_lingbot2_router_sigmoid_pad_spm_kernel(
            addr(0, "residual1"), router_gate_[layer_idx],
            addr(0, "moe_logits"), addr(0, "moe_scores"));
    } else {
        // Accumulate the router GEMM in FP32, then store FP16 logits. This cannot
        // recover the exact FP32-selection contract, but it avoids an unnecessary
        // ACC16 deviation before the already-documented FP16 storage boundary.
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_ROUTER_LINEAR,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC32),
            /*resolved_flags=*/0);
        rpu_launch_linear_spm_to_spm_kernel(
            addr(0, "residual1"), router_gate_[layer_idx], addr(0, "moe_logits"),
            seq_len, /*N=*/E, /*K=*/h, /*partition=*/1, /*num_cores=*/1);

        // ── 2. scores = sigmoid(logits) on the REAL tokens only -> [seq_len, E].
        rpu_launch_eltwise_unary_spm_kernel(
            addr(0, "moe_logits"), addr(0, "moe_scores"),
            seq_len * E, ValuOpType::SIGMOID, /*is_gelu=*/false, /*num_cores=*/1);

        // ── 3. Fill the pad rows [seq_len, Tp) of moe_scores with 1.0. They are
        //       transposed and tree-summed together with the real rows; leaving
        //       sigmoid garbage (or stale SPM) there would put junk into pad columns
        //       of moe_rwbc. Pad columns are never read by the combine (n=seq_len),
        //       but junk/NaN there would still be a latent trap.
        //       1.0 (not 0.0) => each pad column sums to E and divides to a finite
        //       1/E, so the denominator needs no pad patch — see the ones_pad_ note in
        //       set_moe_weights for why that patch could not be 16-byte aligned.
        //       (Tp-seq_len)*E*2 bytes is a multiple of 64, so this DMA is always
        //       aligned. Real tokens are untouched: pad rows reach pad columns only.
        if (seq_len < Tp) {
            ctx().consume_physical_route(
                FmbRouteFamily::MUTABLE_DMA, L2_ROUTER_PADDING_DMA,
                static_cast<int64_t>(
                    LingbotV2MutableDmaRoute::DDR_BROADCAST_TO_SPM),
                /*resolved_flags=*/0, {seq_len, Tp});
            rpu_launch_ddr_broadcast_spm_dma(
                ones_pad_.data_ptr<c10::Half>(), (Tp - seq_len) * E,
                addr(0, "moe_scores") + seq_len * E * DW, /*num_cores=*/1);
        }
    }

    if (fused_router_) {
        // The guarded fused payload preserves exactly-k U16 membership even
        // when every score underflows. Keep the existing expert-major relay
        // and debug ABI; scale is applied inside this kernel exactly once.
        const char* weights_buffer = sparse_direct_route_ ? "moe_sparse_route" : "moe_logits";
        if (sparse_topk_compact_) {
            ctx().consume_physical_route(FmbRouteFamily::GRAPH_SCHEDULE, L2_FUSED_TOPK_COMPACT, 1, 0,
                {seq_len, Tp, E, top_k_, static_cast<int64_t>(routed_scaling_.x),
                 4096, 4608, 5120, 5376, 9472, 8, 1});
            rpu_launch_lingbot2_topk_compact_inverse_spm_kernel(
                addr(0, "moe_scores"), addr(0, "moe_fused_expert_ids"),
                addr(0, "moe_sparse_route"), addr(0, "moe_scoresT"),
                addr(0, "moe_rwbc"), addr(0, "moe_work"), routed_scaling_);
        } else if (sparse_topk_lane2_) {
            ctx().consume_physical_route(FmbRouteFamily::GRAPH_SCHEDULE, L2_FUSED_TOPK_LANE2, 1,
                /*resolved_flags=*/sparse_direct_route_ ? 1 : 0,
                {Tp, E, top_k_, static_cast<int64_t>(routed_scaling_.x)});
            rpu_launch_lingbot2_topk_e32_k4_lane2_safe_spm_kernel(
                addr(0, "moe_scores"), addr(0, "moe_fused_expert_ids"),
                addr(0, weights_buffer), addr(0, "moe_scoresT"),
                Tp, E, top_k_, routed_scaling_, 1);
        } else {
            ctx().consume_physical_route(FmbRouteFamily::GRAPH_SCHEDULE, L2_FUSED_TOPK, 1,
                /*resolved_flags=*/sparse_direct_route_ ? 1 : 0,
                {Tp, E, top_k_, static_cast<int64_t>(routed_scaling_.x)});
            rpu_launch_moe_exact_topk_dense_route_fp16_spm_kernel(
                addr(0, "moe_scores"), addr(0, "moe_fused_expert_ids"),
                addr(0, weights_buffer), addr(0, "moe_scoresT"),
                Tp, E, top_k_, routed_scaling_, 1);
        }
        if (!sparse_topk_compact_) {
            rpu_launch_transpose_nchw_to_nhwc_spm(
                addr_offset(weights_buffer).value, addr_offset("moe_rwbc").value, Tp, 1, E);
            rpu_launch_transpose_nchw_to_nhwc_spm(
                addr_offset("moe_scoresT").value, addr_offset("moe_work").value, Tp, 1, E);
        }
    } else {
    // ── 4. scoresT = transpose(scores): [C=Tp, H=1, W=E] -> [H=1, W=E, C=Tp]
    //       i.e. [Tp,E] -> [E,Tp]. C (= the token dim) must be v16-aligned; that is
    //       exactly why tp_rows_ = Align(chunk_size,16) (set_moe_weights).
    //       ★ OFFSETS here, not addr() — see the P3 note above.
    rpu_launch_transpose_nchw_to_nhwc_spm(
        addr_offset("moe_scores").value, addr_offset("moe_scoresT").value,
        /*C=*/(int)Tp, /*H=*/1, /*W=*/(int)E);

    // ── 5T. strict fp16 top-k (RPU_LINGBOT2_FP16_TOP4).
    //        choice = unbiased sigmoid score + correction bias; exactly k ids are
    //        selected with lower expert index winning an exact tie.  The helper
    //        scatters a dense [E,Tp] mask, gathers UNBIASED scores, and normalises.
    //        Normally moe_logits is reused as choice after its logits are dead;
    //        the optional centered ranking path exchanges these two dead slots.
    if (fp16_top4_) {
        const bool ranked = !router_rank_weights_.empty();
        if (ranked) {
            // Original logits are dead after sigmoid; token-major scores are
            // dead after transpose. Reuse both without changing SPM lifetimes.
            // Centered logits choose membership only: scoresT still contains
            // the original sigmoid values used by gather and normalisation.
            ctx().consume_physical_route(
                FmbRouteFamily::LINEAR, L2_ROUTER_RANK_LINEAR,
                static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC32),
                /*resolved_flags=*/0, {}, /*invocation=*/1);
            rpu_launch_linear_spm_to_spm_kernel(
                addr(0, "residual1"), router_rank_weights_[layer_idx],
                addr(0, "moe_logits"), seq_len, E, h,
                /*partition=*/1, /*num_cores=*/1);
            // Top-k visits all Tp rows, including padding. The original score
            // padding remains one in scoresT; ranking padding must be finite
            // too, and is independent of every real-token row.
            if (seq_len < Tp) {
                ctx().consume_physical_route(
                    FmbRouteFamily::MUTABLE_DMA, L2_ROUTER_RANK_PADDING_DMA,
                    static_cast<int64_t>(
                        LingbotV2MutableDmaRoute::DDR_BROADCAST_TO_SPM),
                    /*resolved_flags=*/0, {seq_len, Tp}, /*invocation=*/1);
                rpu_launch_ddr_broadcast_spm_dma(
                    ones_pad_.data_ptr<c10::Half>(), (Tp - seq_len) * E,
                    addr(0, "moe_logits") + seq_len * E * DW, /*num_cores=*/1);
            }
        }
        rpu_launch_backend_moe_select_fp16_spm(
            addr(0, ranked ? "moe_logits" : "moe_scores"),
            addr(0, "moe_scoresT"),
            layer_addr(layer_idx, 0, "moe_rbias"),
            addr(0, "moe_expert_scatter_ids"),
            addr(0, ranked ? "moe_scores" : "moe_logits"),
            addr(0, "moe_topk_keys"),
            addr(0, "moe_topk_ids"),
            addr(0, "moe_topk_ids_i32"),
            addr(0, "moe_work"),
            addr(0, "moe_sum"),
            addr(0, "moe_rwbc"),
            Tp, E, top_k_);
    }

    if (!fp16_top4_) {
    // ── 5. sum = tree_sum over E -> [1, Tp]. With E as the OUTER dim the reduction
    //       is log2(E) contiguous halvings. First halving reads moe_scoresT and
    //       writes moe_sum (preserving moe_scoresT for step 6); the rest are
    //       in-place on moe_sum.
    {
        int64_t half_rows = E / 2;
        rpu_launch_eltwise_binary_spm_kernel(
            addr(0, "moe_scoresT"),
            addr(0, "moe_scoresT") + half_rows * Tp * DW,
            addr(0, "moe_sum"),
            half_rows * Tp, ValuOpType::ADD, c10::Half(1.0f), /*num_cores=*/1);
        for (half_rows /= 2; half_rows >= 1; half_rows /= 2) {
            rpu_launch_eltwise_binary_spm_kernel(
                addr(0, "moe_sum"),
                addr(0, "moe_sum") + half_rows * Tp * DW,
                addr(0, "moe_sum"),
                half_rows * Tp, ValuOpType::ADD, c10::Half(1.0f), /*num_cores=*/1);
        }
    }

    // ── 5b. (removed) The denominator needs no pad patch: step 3 seeds the pad
    //       rows with 1.0, so every pad column already sums to E > 0 and step 6
    //       divides it to a finite 1/E instead of 0/0 = NaN. The old patch wrote
    //       (Tp-seq_len)*2 = 26 bytes, which ddr_broadcast_spm_dma rejects
    //       (rpu_memcpy.cpp:815 requires bytes % 16 == 0).

    // ── 6. rwbc = scoresT / sum  -> [E, Tp], row-sum over E == 1 per token.
    //       a = [1,C] broadcast operand = moe_sum [1,Tp];  b = [N,C] = scoresT.
    //       out = scale_a*a op scale_b*b with scale_a=1, scale_b=alpha
    //       (rpu_eltwise_binary.cpp:1763-1764), so DIV would give sum/scoresT.
    //       is_bopa swaps the operand order for non-commutative ops (:298) =>
    //       out = scoresT / sum. Correct direction.
    //       No +1e-20 guard: sigmoid > 0 strictly, so a 32-term sum can never be
    //       0 (the official 1e-20 protects a top-k gather, which we do not do).
    rpu_launch_eltwise_binary_1xC_NxC_spm_kernel(
        addr(0, "moe_sum"), addr(0, "moe_scoresT"), addr(0, "moe_rwbc"),
        /*n=*/E, /*c=*/Tp, c10::Half(1.0f), ValuOpType::DIV, /*is_bopa=*/true);

    }  // end !fp16_top4_ (dense-soft /sum weights)
    }  // end original selector

    // Apply routed_scaling_factor to the normalized routing weights before relay.
    // Nx1_NxC MUL does not apply scale_b as a separate scaling operand, so folding
    // it into that combine would lose the factor. The scalar-SPM multiply reads its
    // scalar through reg[2]. Updating core 0's moe_rwbc here makes both the routing
    // snapshot and the all-core broadcast carry scaled weights for both expert paths.
    if (!fused_router_ && routed_scaling_ != c10::Half(1.0f)) {
        ctx().consume_physical_route(
            FmbRouteFamily::ACTIVATION, L2_ROUTED_SCALING,
            /*resolved_selector=*/1, /*resolved_flags=*/0,
            {static_cast<int64_t>(routed_scaling_.x)});
        rpu_launch_eltwise_binary_scalar_spm_kernel(
            addr(0, "moe_rwbc"), routed_scaling_, addr(0, "moe_rwbc"),
            E * Tp, ValuOpType::MUL);
    }

    // ── 7. Relay core0 -> DDR -> all 8 cores: the router ran on core 0 only, but
    //       the per-expert Nx1_NxC combine needs moe_rwbc on every core.
    //       rw_stage_ is a stable registered tensor with one slot PER LAYER, so
    //       the 36 relays inside one graph have no WAR hazard => fixed DMA is safe.
    {
        c10::Half* stage = rw_stage_.data_ptr<c10::Half>() + (int64_t)layer_idx * E * Tp;
        rpu_launch_spm_copy_ddr_dma(addr(0, "moe_rwbc"), stage, E * Tp);
        if (sparse_experts_) return;  // sparse relays token-major weights with IDs/counts
        rpu_launch_ddr_broadcast_spm_dma(stage, E * Tp, addr(0, "moe_rwbc"), NUM_CORES);
    }
}

// ─────────────────────────────────────────────────────────────────────────────
// emit_moe_mlp — replaces emit_mlp_pipeline (the dense MLP) for one layer.
//   in : residual1 = post-attention normed hidden [cs, h] (replicated, 8 cores)
//        residual2 = residual stream [cs, h]
//   out: residual1 = residual2 + y_routed + y_shared
// ─────────────────────────────────────────────────────────────────────────────
void LingbotV2MoeExpertModel::emit_moe_mlp(int layer_idx, int64_t seq_len) {
    if (sparse_experts_) {
        emit_moe_mlp_sparse(layer_idx, seq_len);
        return;
    }
    // DIAG RPU_L2_BUFONLY: grouped buffers stay declared, but run the per-expert path.
    if (grouped_experts_ && !cold_bufonly_) {
        emit_moe_mlp_grouped(layer_idx, seq_len);
        return;
    }
    const int64_t h  = hidden_size();
    const int64_t E  = num_experts_;
    const int64_t Tp = tp_rows_;
    const int64_t I  = routed_inter_;
    const int64_t S  = intermediate_size();   // shared-expert intermediate (padded)
    const int64_t Ic = I / NUM_CORES;
    const int64_t Sc = S / NUM_CORES;

    // Produce dense [E,Tp] routing weights: normalized score times routed_scaling
    // for each selected expert, zero otherwise. Strict exactly-k selection is
    // required; a >= threshold mask may select extra experts on exact ties.
    emit_router_select(layer_idx, seq_len);

    // ══ ROUTED EXPERTS (dense-einsum: every expert, every token) ═════════════
    for (int64_t e = 0; e < E; ++e) {
        const int64_t wi = layer_idx * E + e;
        // gate_e = h @ gate_w_e.T   (col-partition; Pitfall H: N is the FULL dim)
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_DENSE_GATE,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
            /*resolved_flags=*/0, {}, e);
        rpu_launch_linear_spm_to_spm_acc16_kernel(
            addr(0, "residual1"), expert_gate_[wi], addr(0, "moe_gate"),
            seq_len, /*N=*/I, /*K=*/h, /*partition=*/1, NUM_CORES);
        // up_e = h @ up_w_e.T
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_DENSE_UP,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
            /*resolved_flags=*/0, {}, e);
        rpu_launch_linear_spm_to_spm_acc16_kernel(
            addr(0, "residual1"), expert_up_[wi], addr(0, "moe_up"),
            seq_len, /*N=*/I, /*K=*/h, /*partition=*/1, NUM_CORES);
        // act = silu(gate) * up   — exactly SwiGLU (rhino llama_silu_mul)
        rpu_launch_silu_mul_spm_kernel(
            addr(0, "moe_gate"), addr(0, "moe_up"), addr(0, "moe_gate"),
            seq_len * Ic, NUM_CORES);
        // act *= routed_scaling * w[:,e]. down_e is linear and bias-free, so
        // scaling the ACTIVATION is identical to scaling the expert output —
        // and it is 8x cheaper (Ic vs h columns). w[:,e] is the contiguous [Tp]
        // slice at e*Tp; n=seq_len uses only the real tokens. alpha folds in 4.0.
        rpu_launch_eltwise_binary_Nx1_NxC_spm_kernel(
            addr(0, "moe_rwbc") + e * Tp * DWIDTH, addr(0, "moe_gate"), addr(0, "moe_gate"),
            /*n=*/seq_len, /*c=*/Ic, routed_scaling_, ValuOpType::MUL, /*is_bopa=*/false);
        // down_e (row-partition -> per-core partial).
        // [R4] e==0 writes the partial STRAIGHT into moe_acc, seeding the accumulator
        // without a copy and without a zero-fill (it fully overwrites [cs,h]).
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_DENSE_DOWN,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
            /*resolved_flags=*/0, {}, e);
        rpu_launch_linear_spm_to_spm_acc16_kernel(
            addr(0, "moe_gate"), expert_down_[wi],
            e == 0 ? addr(0, "moe_acc") : addr(0, "moe_down"),
            seq_len, /*N=*/h, /*K=*/I, /*partition=*/0, NUM_CORES);
        // Accumulate each core's expert partials locally. A single all-reduce after
        // the shared expert produces the complete sum by linearity.
        if (e != 0) {
            rpu_launch_eltwise_binary_spm_kernel(
                addr(0, "moe_acc"), addr(0, "moe_down"), addr(0, "moe_acc"),
                seq_len * h, ValuOpType::ADD, c10::Half(1.0), NUM_CORES);
        }
    }

    // ══ SHARED EXPERT (always-on, UNGATED — no shared_expert_gate) ═══════════
    // Bound through the base's dense gate_w/up_w/down_w with
    // intermediate_size == shared_inter_pad, so it reuses the base's
    // "gate"/"up"/"down" slots. Emitted by hand rather than via
    // emit_mlp_pipeline because the final reduce must add moe_acc (which already
    // carries y_routed + the residual stream), not residual2.
    const auto& lw = layer_weights_[layer_idx];
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_DENSE_SHARED_GATE,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
        /*resolved_flags=*/0);
    rpu_launch_linear_spm_to_spm_acc16_kernel(
        addr(0, "residual1"), lw.gate_w, addr(0, "gate"),
        seq_len, /*N=*/S, /*K=*/h, /*partition=*/1, NUM_CORES,
        /*bias_spm_addr=*/0, lw.gate_ws);
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_DENSE_SHARED_UP,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
        /*resolved_flags=*/0);
    rpu_launch_linear_spm_to_spm_acc16_kernel(
        addr(0, "residual1"), lw.up_w, addr(0, "up"),
        seq_len, /*N=*/S, /*K=*/h, /*partition=*/1, NUM_CORES,
        /*bias_spm_addr=*/0, lw.up_ws);
    rpu_launch_silu_mul_spm_kernel(
        addr(0, "gate"), addr(0, "up"), addr(0, "gate"), seq_len * Sc, NUM_CORES);
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_DENSE_SHARED_DOWN,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
        /*resolved_flags=*/0);
    rpu_launch_linear_spm_to_spm_acc16_kernel(
        addr(0, "gate"), lw.down_w, addr(0, "down"),
        seq_len, /*N=*/h, /*K=*/S, /*partition=*/0, NUM_CORES,
        /*bias_spm_addr=*/0, lw.down_ws);
    // [R4] Fold the shared expert's per-core partial into the SAME local accumulator...
    rpu_launch_eltwise_binary_spm_kernel(
        addr(0, "moe_acc"), addr(0, "down"), addr(0, "moe_acc"),
        seq_len * h, ValuOpType::ADD, c10::Half(1.0), NUM_CORES);
    // ...then ONE all-reduce for the whole layer:
    //   residual1 = AllReduce_c(sum_e p_c(e) + p_c(shared)) + residual2
    // residual2 is still live here (declared [1,8]; only READ during phase 7-8), and
    // residual1 is written LAST, after every expert has read it as the MoE input.
    // input/residual/output are all distinct, as required by the fused ring.
    ctx().consume_physical_route(
        FmbRouteFamily::ALL_REDUCE, L2_DENSE_REDUCE,
        fmb_ring_all_reduce_route_selector(seq_len, h),
        /*resolved_flags=*/0);
    rpu_launch_all_reduce_sum_residual_kernel(
        addr(0, "moe_acc"), addr(0, "residual2"),
        addr(0, "residual1"), seq_len, h, NUM_CORES, NUM_CORES);
    if (debug_capture_l0_ && layer_idx == 0)
        rpu_launch_spm_copy_ddr_dma(addr(0, "residual1"), l0_out_.data_ptr<c10::Half>(), seq_len * h);
}


// ─────────────────────────────────────────────────────────────────────────────
// emit_moe_mlp_grouped — CORE-SLICE-INTERLEAVED grouped experts.
//
// Packing (built in convert.py): core c holds slice-c (the c-th I/8 rows) of EVERY
// expert, so the per-core packed GEMM computes all E experts' slice-c in ONE launch.
// Because every core sees all E experts, the routing weight w[seq,E] is IDENTICAL on
// all cores (a plain broadcast) — this is what makes a single contiguous scale legal.
//   gate/up : packed [E*I, h], col-partition N=E*I  -> per-core [seq, E*Ic]
//   down    : packed [h, E*I], row-partition K=E*I   -> per-core PARTIAL [seq, h]
//             (the K=E*I contraction sums BOTH slices and experts; the final
//              all-reduce sums the 8 per-core partials => exact sum over all experts)
// Kernel count/layer ~= 19 vs the per-expert loop's ~176 (32 experts x 5-6 kernels).
// Numerically identical dense-soft math to emit_moe_mlp, just reassociated.
// ─────────────────────────────────────────────────────────────────────────────
void LingbotV2MoeExpertModel::emit_moe_mlp_grouped(int layer_idx, int64_t seq_len) {
    const int64_t h   = hidden_size();
    const int64_t E   = num_experts_;
    const int64_t Tp  = tp_rows_;
    const int64_t I   = routed_inter_;
    const int64_t S   = intermediate_size();
    const int64_t Sc  = S / NUM_CORES;
    const int64_t Ic  = I / NUM_CORES;      // per-core rows of one expert (64)
    const int64_t GpC = E * Ic;             // per-core packed width (E*Ic = 2048)
    const int64_t NI  = E * I;              // packed N/K (16384)

    // ── ROUTER: emit_router_select leaves the FINAL per-token routing weights in moe_rwbc
    //    [E,Tp] (both router variants), plus moe_scores[seq,E] + moe_sum[1,Tp] on core 0.
    //    Then build the TOKEN-MAJOR weights w[seq,E] and relay to all 8 cores (grouped
    //    experts need the full [seq,E] on every core).
    emit_router_select(layer_idx, seq_len);
    if (layer_idx == 0 && cold_addr_) {
        const int64_t te_ = Align(Tp * E * 2, (int64_t)256);
        const int64_t half_ = Align((E/2) * Tp * 2, (int64_t)256);
        const int64_t gpc_ = Align(seq_len * GpC * 2, (int64_t)256);
        const int64_t full_ = Align(seq_len * h * 2, (int64_t)256);
        std::printf("SPMADDR2 moe_logits=%u,%ld moe_scores=%u,%ld moe_scoresT=%u,%ld moe_sum=%u,%ld moe_rwbc=%u,%ld moe_wtm=%u,%ld moe_ggate=%u,%ld moe_gup=%u,%ld moe_gsilu=%u,%ld moe_gscale=%u,%ld moe_acc=%u,%ld residual1=%u,%ld residual2=%u,%ld\n",
            addr(0,"moe_logits"),te_, addr(0,"moe_scores"),te_, addr(0,"moe_scoresT"),te_,
            addr(0,"moe_sum"),half_, addr(0,"moe_rwbc"),te_, addr(0,"moe_wtm"),te_,
            addr(0,"moe_ggate"),gpc_, addr(0,"moe_gup"),gpc_, addr(0,"moe_gsilu"),gpc_,
            addr(0,"moe_gscale"),gpc_, addr(0,"moe_acc"),full_, addr(0,"residual1"),full_, addr(0,"residual2"),full_);
        std::fflush(stdout);
    }
    if (fp16_top4_) {
        // ★ TOP-4 MUST COME FROM moe_rwbc. emit_router_select's top-4 branch already produced
        //   the MASKED + renormalised weights in moe_rwbc [E,Tp] (mask = scoresT >= thr, then
        //   /S_top4). Rebuilding w from moe_scores here would silently DROP that mask: sigmoid
        //   is strictly > 0, so all 32 experts would keep a nonzero weight and the only residue
        //   of top-4 would be the denominator (S_top4 instead of S_all) — i.e. dense-soft times
        //   a per-token gain, with ZERO top-k sparsity and no error signal. So transpose the
        //   already-correct [E,Tp] weights into the token-major [Tp,E] layout the grouped path
        //   consumes. (Inverse of the moe_scores->moe_scoresT transpose above: there C=Tp,W=E;
        //   here C=E,W=Tp. Rows 0..seq_len-1 of the [Tp,E] result are the real tokens.)
        //   ★ OFFSETS here, not addr() — same P3 rule as the forward transpose.
        rpu_launch_transpose_nchw_to_nhwc_spm(
            addr_offset("moe_rwbc").value, addr_offset("moe_wtm").value,
            /*C=*/(int)E, /*H=*/1, /*W=*/(int)Tp);
    } else {
        // dense-soft: w[t,e] = moe_scores[t,e] / moe_sum[t]  (Nx1_NxC: per-row broadcast of the
        //   sum; is_bopa=true selects b/a = scores/sum, matching the [E,Tp] rwbc divide direction)
        rpu_launch_eltwise_binary_Nx1_NxC_spm_kernel(
            addr(0, "moe_sum"), addr(0, "moe_scores"), addr(0, "moe_wtm"),
            /*n=*/seq_len, /*c=*/E, c10::Half(1.0f), ValuOpType::DIV, /*is_bopa=*/true);
    }
    {
        c10::Half* stage = wtm_stage_.data_ptr<c10::Half>() + (int64_t)layer_idx * Tp * E;
        rpu_launch_spm_copy_ddr_dma(addr(0, "moe_wtm"), stage, seq_len * E);
        // Broadcast into a separate destination: source/destination aliasing would
        // make core 0 overwrite its own DMA source. All cores consume moe_wtmb.
        rpu_launch_ddr_broadcast_spm_dma(stage, seq_len * E, addr(0, "moe_wtmb"), NUM_CORES);
    }

    // ── GROUPED EXPERTS ──────────────────────────────────────────────────────
    // gate_all = residual1 @ gate_packed^T  (col-partition, N=E*I) -> per-core [seq, E*Ic]
    // Quantized packed weights carry W8 [N] or a controller-striped W4 pgrp
    // scale payload; when
    // the packed weights are fp16 these stay undefined and the launcher takes its fp16 path.
    const at::Tensor gs = packed_gate_s_.empty() ? at::Tensor() : packed_gate_s_[layer_idx];
    const at::Tensor us = packed_up_s_.empty()   ? at::Tensor() : packed_up_s_[layer_idx];
    const at::Tensor ds = packed_down_s_.empty() ? at::Tensor() : packed_down_s_[layer_idx];
    if (routed_gemm_) {
        rpu_launch_lingbot2_route_compact_e32_t51_tp64_spm_kernel(
            addr(0, "moe_work"), addr(0, "moe_topk_ids"),
            addr(0, "moe_topk_keys"), addr(0, "moe_routed_counts"));
        auto* counts = routed_counts_stage_.data_ptr<c10::Half>() + layer_idx * 128;
        rpu_launch_spm_copy_ddr_dma(addr(0, "moe_routed_counts"), counts, E);
        ctx().consume_physical_route(FmbRouteFamily::MUTABLE_DMA, L2_ROUTED_COUNTS_BCAST, 1, 0, {32, 8});
        rpu_launch_ddr_broadcast_spm_dma(counts, E, addr(0, "moe_routed_counts_bcast"), NUM_CORES);
        ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_ROUTED_COL_GATE,
            static_cast<int64_t>(LingbotV2LinearRoute::ROUTED_COL_ACC16), 0,
            {51, 64, 768, 32, 8, packed_w8a16_ ? 1 : 2});
        rpu_launch_lingbot2_routed_col_spm_kernel(
            addr(0, "residual1"), packed_gate_[layer_idx],
            addr(0, "moe_routed_counts_bcast"), addr(0, "moe_ggate"), gs);
        ctx().consume_physical_route(FmbRouteFamily::LINEAR, L2_ROUTED_COL_UP,
            static_cast<int64_t>(LingbotV2LinearRoute::ROUTED_COL_ACC16), 0,
            {51, 64, 768, 32, 8, packed_w8a16_ ? 1 : 2});
        rpu_launch_lingbot2_routed_col_spm_kernel(
            addr(0, "residual1"), packed_up_[layer_idx],
            addr(0, "moe_routed_counts_bcast"), addr(0, "moe_gup"), us);
    } else {
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_GROUP_GATE,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
        /*resolved_flags=*/0);
    rpu_launch_linear_spm_to_spm_acc16_kernel(
        addr(0, "residual1"), packed_gate_[layer_idx], addr(0, "moe_ggate"),
        seq_len, /*N=*/NI, /*K=*/h, /*partition=*/1, NUM_CORES,
        /*bias_spm_addr=*/0u, gs);
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_GROUP_UP,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
        /*resolved_flags=*/0);
    rpu_launch_linear_spm_to_spm_acc16_kernel(
        addr(0, "residual1"), packed_up_[layer_idx], addr(0, "moe_gup"),
        seq_len, /*N=*/NI, /*K=*/h, /*partition=*/1, NUM_CORES,
        /*bias_spm_addr=*/0u, us);
    }
    // act = silu(gate) * up over the whole per-core width.
    //
    // Preserve the outer grouping at 32512 elements. The payload reads each
    // block length as signed 16-bit; the shared launcher splits larger calls
    // into signed-safe device blocks. Retain this outer loop to keep the
    // captured graph structure unchanged.
    {
        const int64_t total = seq_len * GpC;
        // DIAG RPU_L2_SCHUNK: override the outer host grouping (default 32512). The shared
        // launcher still enforces signed-safe device blocks for every positive value.
        const int64_t CHUNK = cold_schunk_;
        // debug_stages: write silu to a FRESH buffer (single-version -> reliable capture, user #8)
        const char* silu_out = debug_stages_ ? "moe_gsilu" : "moe_ggate";
        for (int64_t off = 0; off < total; off += CHUNK) {
            const int64_t nn = (total - off < CHUNK) ? (total - off) : CHUNK;
            rpu_launch_silu_mul_spm_kernel(
                addr(0, "moe_ggate") + off * DWIDTH, addr(0, "moe_gup") + off * DWIDTH,
                addr(0, silu_out) + off * DWIDTH, nn, NUM_CORES);
        }
        if (debug_stages_ && layer_idx == 0) {
            rpu_launch_spm_copy_ddr_dma(addr(0,"moe_wtm"), gcap_.data_ptr<c10::Half>(), Tp * E);  // CORE0 wtm
            rpu_launch_spm_copy_ddr_dma(addr(1,"moe_wtm"), scap_.data_ptr<c10::Half>(), Tp * E);  // CORE1 wtm
        }
    }
    if (debug_capture_gate_ && layer_idx == 0)
        rpu_launch_spm_copy_ddr_dma(addr(0, "moe_ggate"), gcap_.data_ptr<c10::Half>(), seq_len * (E * (I / NUM_CORES)));
    // act[t,e,i] *= w[t,e] * routed_scaling. Per-core view [seq,E,Ic] as [seq*E, Ic];
    //   a = moe_wtm (row t*E+e = w[t,e], IDENTICAL on all cores), contiguous.
    // act[t,e,i] *= w[t,e] * routed_scaling. The packed grouped binding requires one
    // Nx1_NxC launch over all seq_len*E rows: advancing a later host-side chunk would
    // not advance the packed B-operand inside the kernel. set_grouped_experts() therefore
    // rejects RCHUNK < chunk_size*E; the public quantized profiles set RCHUNK=1632.
    const char* scale_in  = debug_stages_ ? "moe_gsilu"  : "moe_ggate";
    const char* scale_out = debug_stages_ ? "moe_gscale" : "moe_ggate";
    {
        const int64_t nrows = seq_len * E;   // 1632
        // DIAG RPU_L2_RCHUNK: scale row-chunk size. The low default deliberately makes a
        // raw grouped opt-in fail loudly at bind time; a supported profile must select a
        // value large enough to keep this loop to one launch.
        const int64_t RCHUNK = cold_rchunk_;
        for (int64_t r = 0; r < nrows; r += RCHUNK) {
            const int64_t rn = (nrows - r < RCHUNK) ? (nrows - r) : RCHUNK;
            rpu_launch_eltwise_binary_Nx1_NxC_spm_kernel(
                addr(0, "moe_wtmb") + r * DWIDTH,
                addr(0, scale_in) + r * Ic * DWIDTH,
                addr(0, scale_out) + r * Ic * DWIDTH,
                /*n=*/rn, /*c=*/Ic, routed_scaling_, ValuOpType::MUL, /*is_bopa=*/false);
        }
    }
    if (debug_stages_ && layer_idx == 0)
        rpu_launch_spm_copy_ddr_dma(addr(0,"moe_gscale"), ccap_.data_ptr<c10::Half>(), seq_len * GpC);
    // down_all = act @ down_packed^T (row-partition K=E*I) -> per-core PARTIAL into moe_acc.
    //   The contraction over E*I sums all experts+slices; moe_acc is fully overwritten
    //   (seed), like e==0 in the per-expert loop.  ACC32 (fp32 accumulate) is REQUIRED here:
    //   the K=E*I contraction is ~2048 terms/core, far longer than the per-expert loop's
    //   512-term acc16 reductions; changing accumulation precision changes rounding.
    if (debug_down_acc16_ || packed_w8a16_) {
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_GROUP_DOWN_ACC16,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
            /*resolved_flags=*/0);
        rpu_launch_linear_spm_to_spm_acc16_kernel(
            addr(0, scale_out), packed_down_[layer_idx], addr(0, "moe_acc"),
            seq_len, /*N=*/h, /*K=*/NI, /*partition=*/0, NUM_CORES,
            /*bias_spm_addr=*/0u, ds);
    } else {
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_GROUP_DOWN_ACC32,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC32),
            /*resolved_flags=*/0);
        rpu_launch_linear_spm_to_spm_kernel(   // acc32 = fp32-accumulate (default)
            addr(0, scale_out), packed_down_[layer_idx], addr(0, "moe_acc"),
            seq_len, /*N=*/h, /*K=*/NI, /*partition=*/0, NUM_CORES);
    }
    if (debug_capture_gate_ && layer_idx == 0)
        rpu_launch_spm_copy_ddr_dma(addr(0, "moe_acc"), acap_.data_ptr<c10::Half>(), seq_len * h);

    // ── SHARED EXPERT (identical to emit_moe_mlp) folded into moe_acc, then ONE reduce ──
    const auto& lw = layer_weights_[layer_idx];
    if (debug_routed_only_) {
        // DIAG: layer output = pure routed contribution (zero shared + zero residual2),
        // so l0_out is CPU-verifiable against the full routed sum with no in-place capture.
        rpu_launch_memset_spm_multicore(addr(0, "residual2"), seq_len * h);
    } else {
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_GROUP_SHARED_GATE,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
        /*resolved_flags=*/0);
    rpu_launch_linear_spm_to_spm_acc16_kernel(
        addr(0, "residual1"), lw.gate_w, addr(0, "gate"),
        seq_len, /*N=*/S, /*K=*/h, /*partition=*/1, NUM_CORES, 0, lw.gate_ws);
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_GROUP_SHARED_UP,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
        /*resolved_flags=*/0);
    rpu_launch_linear_spm_to_spm_acc16_kernel(
        addr(0, "residual1"), lw.up_w, addr(0, "up"),
        seq_len, /*N=*/S, /*K=*/h, /*partition=*/1, NUM_CORES, 0, lw.up_ws);
    rpu_launch_silu_mul_spm_kernel(
        addr(0, "gate"), addr(0, "up"), addr(0, "gate"), seq_len * Sc, NUM_CORES);
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_GROUP_SHARED_DOWN,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
        /*resolved_flags=*/0);
    rpu_launch_linear_spm_to_spm_acc16_kernel(
        addr(0, "gate"), lw.down_w, addr(0, "down"),
        seq_len, /*N=*/h, /*K=*/S, /*partition=*/0, NUM_CORES, 0, lw.down_ws);
    rpu_launch_eltwise_binary_spm_kernel(
        addr(0, "moe_acc"), addr(0, "down"), addr(0, "moe_acc"),
        seq_len * h, ValuOpType::ADD, c10::Half(1.0), NUM_CORES);
    }
    ctx().consume_physical_route(
        FmbRouteFamily::ALL_REDUCE, L2_GROUP_REDUCE,
        fmb_ring_all_reduce_route_selector(seq_len, h),
        /*resolved_flags=*/0);
    rpu_launch_all_reduce_sum_residual_kernel(
        addr(0, "moe_acc"), addr(0, "residual2"),
        addr(0, "residual1"), seq_len, h, NUM_CORES, NUM_CORES);
    if (debug_capture_l0_ && layer_idx == 0)
        rpu_launch_spm_copy_ddr_dma(addr(0, "residual1"), l0_out_.data_ptr<c10::Half>(), seq_len * h);
}

// Bind per-layer packed (core-slice-interleaved) expert weights and enable the grouped
// path. Called from convert.py ONLY when RPU_LINGBOT2_GROUPED_EXPERTS=1, AFTER
// set_moe_weights. Ends with invalidate_model_state() (weights changed -> rebuild).
void LingbotV2MoeExpertModel::set_packed_expert_weights(
    at::TensorList gate_packed, at::TensorList up_packed, at::TensorList down_packed) {
    const int64_t nl = num_layers();
    TORCH_CHECK(!sparse_experts_, "dense packed weights cannot replace a sparse bank");
    TORCH_CHECK(num_experts_ > 0, "set_packed_expert_weights must follow set_moe_weights");
    TORCH_CHECK((int64_t)gate_packed.size() == nl && (int64_t)up_packed.size() == nl
             && (int64_t)down_packed.size() == nl,
                "packed weight lists must have size num_layers=", nl);
    const int64_t h  = hidden_size();
    const int64_t NI = num_experts_ * routed_inter_;
    // fp16 = the default packed path. kChar = W8A16 (int8 storage + a per-output-channel
    // fp16 scale bound separately by set_packed_expert_scales). Only the acc16 GEMM launcher
    // takes an int8 weight + scale, so the W8A16 path forces the down GEMM onto acc16 too.
    // fp16 = default. kChar = W8A16 int8 [r,c]. kByte = W4A16 nibble-packed int4 [r, c/2]
    // (quant/int4_pgrp_pack.swizzle_pack_int4_pgrp). All three route through the acc16 launcher, which
    // dispatches on the weight dtype; the W4/W8 paths force the down GEMM onto acc16.
    auto chk = [](const at::Tensor& t, int64_t r, int64_t c, const char* nm) {
        const bool int4 = t.defined() && t.scalar_type() == at::kByte;
        const int64_t c_eff = int4 ? c / 2 : c;
        TORCH_CHECK(t.defined()
                 && (t.scalar_type() == at::kHalf || t.scalar_type() == at::kChar
                     || t.scalar_type() == at::kByte)
                 && t.device().type() == at::kPrivateUse1 && t.dim() == 2
                 && t.size(0) == r && t.size(1) == c_eff
                 && t.is_contiguous(),
                    nm, " must be contiguous fp16/int8 [", r, ",", c,
                    "] or int4-packed [", r, ",", c/2, "]");
    };
    for (int64_t L = 0; L < nl; ++L) {
        chk(gate_packed[L], NI, h, "gate_packed");
        chk(up_packed[L],   NI, h, "up_packed");
        chk(down_packed[L], h, NI, "down_packed");
    }
    const bool grouped_requested = cold_grouped_experts_requested_;
    if (grouped_requested) {
        const int64_t required_rows = chunk_size_ * num_experts_;
        TORCH_CHECK(cold_rchunk_requested_ >= required_rows,
            "LingBot2 grouped experts require one routing-scale call: set "
            "RPU_L2_RCHUNK >= ", required_rows, " (got ",
            cold_rchunk_requested_,
            "). The multi-call row-offset path is known numerically wrong; refusing "
            "to build it.");
    }
    packed_gate_.assign(gate_packed.begin(), gate_packed.end());
    packed_up_.assign(up_packed.begin(), up_packed.end());
    packed_down_.assign(down_packed.begin(), down_packed.end());
    // "quantized" = int8 OR int4; both need the down GEMM on acc16 and both bind scales.
    packed_w8a16_ = (gate_packed[0].scalar_type() == at::kChar
                  || gate_packed[0].scalar_type() == at::kByte);
    packed_gate_s_.clear(); packed_up_s_.clear(); packed_down_s_.clear();
    wtm_stage_ = at::zeros({nl, tp_rows_, num_experts_},
        at::TensorOptions().dtype(at::kHalf).device(at::kPrivateUse1));
    // Opt-in gate: activate the grouped path only when the env flag is set, so a
    // stray bind cannot silently change the default path (Gate A).
    grouped_experts_ = grouped_requested;
    if (grouped_experts_) {
        std::printf("LINGBOT2_GROUPED_EXPERTS\nCORE_SLICE_INTERLEAVED\nACCURACY_UNVALIDATED\n");
        std::fflush(stdout);
    }
    invalidate_model_state();   // D-503 — MUST be the last statement.
}

// ─────────────────────────────────────────────────────────────────────────────
// build_layer_subgraph
//
// Structurally the CausalDecoderModel explicit-2D-mask (SEQUENTIAL) path — the
// same phase order, the same kernels, the same AdaRMS FiLM hooks — with the
// Phase 7-8 emit_mlp_pipeline call swapped for emit_moe_mlp. The base's
// bidirectional-no-mask (KV_FIRST) and fused-lm_head branches are NOT
// reproduced: the LingBot action expert always runs with an explicit 2D
// additive mask and never with a vocab head, so they are rejected loudly
// instead of being silently mis-emitted.
// ─────────────────────────────────────────────────────────────────────────────
void LingbotV2MoeExpertModel::build_layer_subgraph(int layer_idx, const ChunkInfo& chunk) {
    TORCH_CHECK(num_experts_ > 0, "build_layer_subgraph before set_moe_weights");
    TORCH_CHECK(ctx().attention_mask.has_value() && !ctx().is_causal,
        "LingbotV2MoeExpertModel requires an explicit 2D additive mask "
        "(is_causal=false + attention_mask), matching the LingBot action expert.");
    TORCH_CHECK(!fuse_lm_head_, "LingbotV2MoeExpertModel does not support the fused lm_head");
    TORCH_CHECK(!has_mrope_, "LingbotV2MoeExpertModel expects plain 1D-RoPE (mrope_section=[])");
    TORCH_CHECK(deepstack_lang_layers_.empty(),
                "LingbotV2MoeExpertModel does not support DeepStack injection");
    TORCH_CHECK(chunk.len == chunk_size_,
        "chunk.len(", chunk.len, ") != set_moe_weights chunk_size(", chunk_size_, ")");

    const auto& lw = layer_weights_[layer_idx];
    const int64_t seq_len = chunk.len;
    const int64_t rope_base =
        (!has_mrope_ && rope_position_base_ >= 0) ? rope_position_base_ : ctx().position;
    const int64_t cos_sin_start = rope_base + chunk.offset;
    const int64_t h = hidden_size();
    const int64_t nq = num_q_heads(), nkv = num_kv_heads(), hd = head_dim();
    const int tp = attn_tp();
    const bool is_last_layer = (layer_idx == num_layers() - 1);

    if (layer_idx == 0) {
        ctx().consume_physical_route(
            FmbRouteFamily::GRAPH_SCHEDULE, L2_DENOISE_SCHEDULE,
            denoise_unroll_ ? 2 : 1, /*resolved_flags=*/0,
            {denoise_unroll_ ? 1 : 0, num_steps_,
             denoise_unroll_ ? num_steps_ : 1}, chunk.idx);
        ctx().consume_physical_route(
            FmbRouteFamily::GRAPH_SCHEDULE, L2_ADARMS_SCHEDULE,
            adarms_ ? 2 : 1, /*resolved_flags=*/0,
            {adarms_ ? 1 : 0, adarms_mutable_ ? 1 : 0,
             adarms_unroll_ ? 1 : 0,
             adarms_schedule_select_ ? 1 : 0}, chunk.idx);
        ctx().consume_physical_route(
            FmbRouteFamily::GRAPH_SCHEDULE, L2_ROUTER_SCHEDULE,
            fused_router_ ? 4 : fp16_top4_ ? (router_rank_weights_.empty() ? 2 : 3) : 1,
            /*resolved_flags=*/0,
            {fp16_top4_ ? 1 : 0, debug_dense_soft_router_ ? 1 : 0,
             routed_scaling_ != c10::Half(1.0f) ? 1 : 0,
             static_cast<int64_t>(routed_scaling_.x)}, chunk.idx);
        ctx().consume_physical_route(
            FmbRouteFamily::GRAPH_SCHEDULE, L2_MOE_EXECUTION_TOPOLOGY,
            sparse_experts_ ? 2 : 1, /*resolved_flags=*/0,
            moe_execution_arguments(), chunk.idx);
    }

    if (!ctx().input_in_spm && !(denoise_tp8_encoder_ && layer_idx == 0)) {
        emit_layer_input_dma(layer_idx, chunk);
    }

    // ── DEBUG: capture the layer input (residual1) BEFORE any layer math, all layers. ──
    if (debug_cap_resid_) {
        c10::Half* p = lin_stage_.data_ptr<c10::Half>() + (int64_t)layer_idx * tp_rows_ * h;
        rpu_launch_spm_copy_ddr_dma(addr(0, "residual1"), p, seq_len * h);
    }

    // ── Phase 1: input RMSNorm (+ AdaRMS FiLM shift) ──
    emit_adarms_mut_refresh_input(layer_idx);
    const bool cap_innorm = (debug_capture_innorm_ && layer_idx == 0 && adarms_);
    if (sparse_adarms_norm_shift_capable_ && adarms_) {
        ctx().consume_physical_route(
            FmbRouteFamily::NORMALIZATION, L2_INPUT_ADARMS_NORM_SHIFT,
            sparse_adarms_norm_shift_diagonal_ ? 2 : 1, 0, {seq_len, h, NUM_CORES}, chunk.idx);
        rpu_launch_lingbot2_adarms_norm_shift_h768_spm_kernel(
            addr(0, "residual1"), addr(0, "input_norm"),
            layer_addr(layer_idx, 0, "norm_w"),
            layer_addr(layer_idx, 0, "input_shift"), seq_len, eps_, NUM_CORES,
            sparse_adarms_norm_shift_diagonal_);
        // Fusion already includes the FiLM shift. Capture the same shifted
        // activation consumed by QKV, without applying the shift a second time.
        if (cap_innorm)
            rpu_launch_spm_copy_ddr_dma(addr(0, "input_norm"),
                                      innorm_.data_ptr<c10::Half>(), seq_len * h);
    } else {
        rpu_launch_rmsnorm_spm_kernel(
            addr(0, "residual1"), addr(0, "input_norm"),
            layer_addr(layer_idx, 0, "norm_w"), seq_len, h, eps_);
        // Preserve the old debug recomputation into its nonaliased slot.
        if (cap_innorm) {
            rpu_launch_eltwise_binary_1xC_NxC_spm_kernel(
                layer_addr(layer_idx, 0, "input_shift"),
                addr(0, "input_norm"), addr(0, "innorm_dbg"),
                seq_len, h, c10::Half(1.0f), ValuOpType::ADD, /*is_bopa=*/false);
        }
        if (adarms_) {
            rpu_launch_eltwise_binary_1xC_NxC_spm_kernel(
                layer_addr(layer_idx, 0, "input_shift"),
                addr(0, "input_norm"), addr(0, "input_norm"),
                seq_len, h, c10::Half(1.0f), ValuOpType::ADD, /*is_bopa=*/false);
        }
        if (cap_innorm)
            rpu_launch_spm_copy_ddr_dma(addr(0, "innorm_dbg"),
                                      innorm_.data_ptr<c10::Half>(), seq_len * h);
    }

    // ── Phase 2: exact multibase QKV or the original three ACC16 Linears ──
    if (use_qkv_multibase(seq_len)) {
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_QKV_MULTIBASE_T51,
            static_cast<int64_t>(LingbotV2LinearRoute::QKV_MULTIBASE_ACC16), 0,
            {seq_len, 512, 128, 768, 8, sparse_qkv_multibase_mode_}, chunk.idx);
        rpu_launch_lingbot2_qkv_multibase_t51_spm_kernel(
            addr(0, "input_norm"), lw.q_w, lw.k_w, lw.v_w,
            addr(0, "q"), addr(0, "k"), addr(0, "v"),
            layer_addr(layer_idx, 0, "q_bias"), layer_addr(layer_idx, 0, "k_bias"),
            layer_addr(layer_idx, 0, "v_bias"), lw.q_ws, lw.k_ws, lw.v_ws);
    } else {
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_Q_LINEAR,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
            /*resolved_flags=*/0, {}, chunk.idx);
        rpu_launch_linear_spm_to_spm_acc16_kernel(
            addr(0, "input_norm"), lw.q_w, addr(0, "q"),
            seq_len, nq * hd, h, /*partition=*/1, /*num_cores=*/tp,
            has_qkv_bias_ ? layer_addr(layer_idx, 0, "q_bias") : 0u, lw.q_ws);
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_K_LINEAR,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
            /*resolved_flags=*/0, {}, chunk.idx);
        rpu_launch_linear_spm_to_spm_acc16_kernel(
            addr(0, "input_norm"), lw.k_w, addr(0, "k"),
            seq_len, nkv * hd, h, /*partition=*/1, /*num_cores=*/tp,
            has_qkv_bias_ ? layer_addr(layer_idx, 0, "k_bias") : 0u, lw.k_ws);
        ctx().consume_physical_route(
            FmbRouteFamily::LINEAR, L2_V_LINEAR,
            static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
            /*resolved_flags=*/0, {}, chunk.idx);
        rpu_launch_linear_spm_to_spm_acc16_kernel(
            addr(0, "input_norm"), lw.v_w, addr(0, "v"),
            seq_len, nkv * hd, h, /*partition=*/1, /*num_cores=*/tp,
            has_qkv_bias_ ? layer_addr(layer_idx, 0, "v_bias") : 0u, lw.v_ws);
    }

    // ── Phase 3: RoPE (plain 1D; LingBot has no QK head-norm) ──
    const int64_t local_q_heads = nq / tp;
    const int64_t local_kv_heads = nkv / tp;
    TORCH_CHECK(!has_qk_norm_, "LingbotV2MoeExpertModel expects no QK head-norm (Qwen2.5)");
    // LingBot2's suffix is the fixed M=51/full-rotary case.  Use the M>1
    // partial_mrope tiling only here; the shared decoder's 1D-RoPE dispatch must
    // remain unchanged for other models. cos_/sin_ retain stable model-owned
    // [max_seq, hd/2] storage; READY refreshes the suffix window in place.
    // cos_sin_start preserves the compressed-prefix
    // RoPE base independently from the KV insertion offset.
    auto& k_cache = (*ctx().k_caches)[layer_idx];
    auto& v_cache = (*ctx().v_caches)[layer_idx];
    if (use_qk_rope_kv_t51(seq_len, ctx().position + chunk.offset)) {
        ctx().consume_physical_route(
            FmbRouteFamily::GRAPH_SCHEDULE, L2_QK_ROPE_KV_T51, 1, 0,
            {seq_len, cos_sin_start, ctx().position + chunk.offset,
             4, 1, 128, 128, 8}, chunk.idx);
        rpu_launch_lingbot2_qk_rope_kv_t51_spm_kernel(
            addr(0, "q"), addr_offset("k").value, addr_offset("v").value,
            cos_, sin_, cos_sin_start, k_cache, v_cache,
            ctx().position + chunk.offset, seq_len);
    } else {
        if (use_qk_rope_t51(seq_len)) {
            ctx().consume_physical_route(
                FmbRouteFamily::ROPE, L2_QK_ROPE_T51,
                static_cast<int64_t>(LingbotV2RopeRoute::PAIRED_T51),
                0, {seq_len, cos_sin_start, 4, 1, 128, 128, 8}, chunk.idx);
            rpu_launch_lingbot2_qk_rope_t51_spm_kernel(
                addr(0, "q"), addr(0, "k"), cos_, sin_, cos_sin_start);
        } else {
            ctx().consume_physical_route(
                FmbRouteFamily::ROPE, L2_Q_ROPE,
                static_cast<int64_t>(
                    LingbotV2RopeRoute::FULL_ROTARY_PARTIAL_MROPE),
                /*resolved_flags=*/0, {cos_sin_start}, chunk.idx);
            rpu_launch_partial_mrope_spm_kernel(
                addr(0, "q"), addr(0, "q"),
                cos_.data_ptr<c10::Half>(), sin_.data_ptr<c10::Half>(),
                cos_sin_start, seq_len, local_q_heads, hd,
                /*rotary_dim=*/hd, tp);
            ctx().consume_physical_route(
                FmbRouteFamily::ROPE, L2_K_ROPE,
                static_cast<int64_t>(
                    LingbotV2RopeRoute::FULL_ROTARY_PARTIAL_MROPE),
                /*resolved_flags=*/0, {cos_sin_start}, chunk.idx);
            rpu_launch_partial_mrope_spm_kernel(
                addr(0, "k"), addr(0, "k"),
                cos_.data_ptr<c10::Half>(), sin_.data_ptr<c10::Half>(),
                cos_sin_start, seq_len, local_kv_heads, hd,
                /*rotary_dim=*/hd, tp);
        }

        // ── Phase 4: KV-cache insert + SDPA + O-proj (P3: SDPA/KV-insert take typed
        //    SPM OFFSETS via addr_offset(), every other kernel takes addr()) ──
        if (use_kv_t51_pair(seq_len, ctx().position + chunk.offset)) {
            ctx().consume_physical_route(
                FmbRouteFamily::GRAPH_SCHEDULE, L2_KV_T51_PAIR, 1, 0,
                {seq_len, ctx().position + chunk.offset, tp, nkv, hd}, chunk.idx);
            rpu_launch_lingbot2_insert_kv_t51_spm_kernel(
                k_cache, v_cache, ctx().position + chunk.offset,
                addr_offset("k").value, addr_offset("v").value, seq_len);
        } else {
            const FmbRouteManifestEntry& kv_route = ctx().find_physical_route(
                FmbRouteFamily::KV_INSERT, L2_KV_INSERT, chunk.idx);
            const KvInsertSegmentPlan kv_plan =
                restore_kvinsert_plan(
                    L2_KV_INSERT, kv_route.arguments, tp, nkv, hd);
            TORCH_CHECK(
                kv_plan.logical_rows() == seq_len &&
                    kv_plan.physical_rows() == seq_len &&
                    kv_plan.segment(0).position == ctx().position + chunk.offset,
                "LingBot2 typed KV descriptor geometry drift");
            ctx().consume_physical_route(
                FmbRouteFamily::KV_INSERT, L2_KV_INSERT,
                static_cast<int64_t>(kv_plan.route()),
                CAUSAL_DECODER_KV_REASON_PREFIX_HISTORY_DDR_REQUIRED,
                kv_route.arguments, chunk.idx);
            rpu_launch_insert_kvcache_spm_unified_with_plan(
                k_cache, v_cache,
                addr_offset("k").value, addr_offset("v").value,
                nkv, hd, tp,
                /*k_cache_batch_offset_elems=*/0,
                /*v_cache_batch_offset_elems=*/0,
                /*spm_rows=*/seq_len, kv_plan);
        }
    }

    const int64_t kv_seq_len = chunk.kv_seq_len;
    const int mask_type = prepared_attn_mask_.mask_type;      // MASK_2D (4)
    const uint32_t mask_off = addr_offset("sdpa_mask").value;
    emit_action_mask_spm(layer_idx, chunk, seq_len, kv_seq_len, tp, mask_off);

    if (use_sdpa_tail_t51(seq_len, kv_seq_len)) {
        TORCH_CHECK(mask_type == /*MASK_2D=*/4,
                    "LingBot2 T51 tail SDPA requires the explicit 2D mask");
        ctx().consume_physical_attention_route(
            L2_SDPA_T51_K275_TAIL, AttentionExecutionPolicy::DDR_KV, chunk.idx);
        rpu_launch_lingbot2_sdpa_tail_t51_spm_kernel(
            k_cache, v_cache, addr_offset("q").value, addr_offset("output").value,
            addr_offset("sdpa_tmp").value, mask_off, kv_seq_len);
    } else {
        ctx().consume_physical_attention_route(
            L2_ATTENTION, AttentionExecutionPolicy::DDR_KV, chunk.idx);
        rpu_launch_sdpa_spm_dispatch(
            sdpa_kernel_, k_cache, v_cache, mask_type, c10::nullopt,
            addr_offset("q").value, addr_offset("output").value,
            addr_offset("sdpa_tmp").value, mask_off,
            seq_len, nq, nkv, hd, kv_seq_len, tp, NUM_CORES);
    }

    ctx().consume_physical_route(
        FmbRouteFamily::ALL_REDUCE, L2_PREPARE_REDUCE,
        static_cast<int64_t>(LingbotV2AllReduceRoute::PREPARE_RING_INPUT),
        /*resolved_flags=*/0, {}, chunk.idx);
    rpu_prepare_ring_all_reduce_input(
        addr(0, "oproj"), seq_len, h, tp);
    ctx().consume_physical_route(
        FmbRouteFamily::LINEAR, L2_O_LINEAR,
        static_cast<int64_t>(LingbotV2LinearRoute::AUTO_TILE_ACC16),
        /*resolved_flags=*/0, {}, chunk.idx);
    rpu_launch_linear_spm_to_spm_acc16_kernel(
        addr(0, "output"), lw.o_w, addr(0, "oproj"),
        seq_len, h, nq * hd, /*partition=*/0, /*num_cores=*/tp,
        /*bias_spm_addr=*/0, lw.o_ws);

    // ── Phase 5: attention reduce + residual ──
    if (sparse_attn_ring_adarms_ && adarms_) {
        ctx().consume_physical_route(
            FmbRouteFamily::ALL_REDUCE, L2_ATTN_REDUCE_ADARMS, 1, 0,
            {seq_len, h, NUM_CORES, 8, 4896, 63488,
             static_cast<int64_t>(c10::Half(1.0f / 768).x),
             static_cast<int64_t>(c10::Half(eps_).x), 1}, chunk.idx);
        // Refresh this Euler body's coefficients before the fused norm.
        // The layer0 all-36 stack broadcast remains in every body unchanged.
        emit_adarms_mut_refresh_post(layer_idx);
        rpu_launch_lingbot2_attn_all_reduce_adarms_norm_shift_spm_kernel(
            addr(0, "oproj"), addr(0, "residual1"),
            addr(0, "residual2"), addr(0, "residual1"),
            layer_addr(layer_idx, 0, "post_norm_w"),
            layer_addr(layer_idx, 0, "post_shift"), seq_len, h, eps_, NUM_CORES);
    } else {
        ctx().consume_physical_route(
            FmbRouteFamily::ALL_REDUCE, L2_ATTN_REDUCE,
            fmb_ring_all_reduce_route_selector(seq_len, h),
            /*resolved_flags=*/0, {}, chunk.idx);
        rpu_launch_all_reduce_sum_residual_kernel(
            addr(0, "oproj"), addr(0, "residual1"),
            addr(0, "residual2"), seq_len, h, tp, NUM_CORES);
    }

    // ── DEBUG: capture the post-attention residual (residual2 = layer_in + attn_out). ──
    if (debug_cap_resid_) {
        c10::Half* p = ar_stage_.data_ptr<c10::Half>() + (int64_t)layer_idx * tp_rows_ * h;
        rpu_launch_spm_copy_ddr_dma(addr(0, "residual2"), p, seq_len * h);
    }

    // ── Phase 6: post-attention RMSNorm (+ AdaRMS FiLM shift) ──
    if (!(sparse_attn_ring_adarms_ && adarms_)) {
        emit_adarms_mut_refresh_post(layer_idx);
        if (sparse_adarms_norm_shift_capable_ && adarms_) {
            ctx().consume_physical_route(
                FmbRouteFamily::NORMALIZATION, L2_POST_ADARMS_NORM_SHIFT,
                sparse_adarms_norm_shift_diagonal_ ? 2 : 1, 0, {seq_len, h, NUM_CORES}, chunk.idx);
            rpu_launch_lingbot2_adarms_norm_shift_h768_spm_kernel(
                addr(0, "residual2"), addr(0, "residual1"),
                layer_addr(layer_idx, 0, "post_norm_w"),
                layer_addr(layer_idx, 0, "post_shift"), seq_len, eps_, NUM_CORES,
                sparse_adarms_norm_shift_diagonal_);
        } else {
            rpu_launch_rmsnorm_spm_kernel(
                addr(0, "residual2"), addr(0, "residual1"),
                layer_addr(layer_idx, 0, "post_norm_w"), seq_len, h, eps_);
            if (adarms_) {
                rpu_launch_eltwise_binary_1xC_NxC_spm_kernel(
                    layer_addr(layer_idx, 0, "post_shift"),
                    addr(0, "residual1"), addr(0, "residual1"),
                    seq_len, h, c10::Half(1.0f), ValuOpType::ADD, /*is_bopa=*/false);
            }
        }
    }

    // ── Phase 7-8: ★ sparse-MoE MLP (replaces emit_mlp_pipeline) ──
    emit_moe_mlp(layer_idx, seq_len);

    // ── final_norm fuse (last layer only) ──
    if (is_last_layer) {
        rpu_launch_rmsnorm_spm_kernel(
            addr(0, "residual1"), addr(0, "residual1"),
            addr(0, "final_norm_w"), seq_len, h, eps_);
    }
    if (!ctx().output_to_spm && !denoise_unroll_) {
        emit_layer_output_dma(layer_idx, chunk);
    }
}

void LingbotV2MoeExpertModel::denoise_unroll_forward(
    const at::Tensor& x0_rpu, const at::Tensor& state_rpu,
    std::vector<at::Tensor>& k_caches,
    std::vector<at::Tensor>& v_caches,
    const std::optional<at::Tensor>& attention_mask,
    at::Tensor& x_final, double dt, int64_t prefix_len,
    int64_t cos_sin_offset, int64_t num_steps,
    at::IntArrayRef planned_stage_descriptor, bool inputs_published) {
    TORCH_CHECK(denoise_unroll_,
                "denoise_unroll_forward before set_denoise_weights");
    TORCH_CHECK(num_steps == num_steps_,
                "num_steps(", num_steps, ") must match configured num_steps(",
                num_steps_, ")");
    TORCH_CHECK(prefix_len >= 0 && cos_sin_offset >= 0,
                "prefix_len/cos_sin_offset must be non-negative");
    const int64_t cs = chunk_size_;

    TORCH_CHECK(x0_rpu.dim() == 3 && x0_rpu.size(0) == 1
             && x0_rpu.size(1) == cs && x0_rpu.size(2) == action_dim_pad_
             && x0_rpu.scalar_type() == at::kHalf && x0_rpu.is_contiguous()
             && x0_rpu.device().type() == at::kPrivateUse1,
                "x0_rpu must be [1,", cs, ",", action_dim_pad_,
                "] contiguous fp16 device");
    TORCH_CHECK(state_rpu.dim() == 2 && state_rpu.size(0) == 1
             && state_rpu.size(1) == state_dim_pad_
             && state_rpu.scalar_type() == at::kHalf && state_rpu.is_contiguous()
             && state_rpu.device().type() == at::kPrivateUse1,
                "state_rpu must be [1,", state_dim_pad_,
                "] contiguous fp16 device");
    TORCH_CHECK(x_final.dim() == 3 && x_final.size(0) == 1
             && x_final.size(1) == cs && x_final.size(2) == action_dim_pad_
             && x_final.scalar_type() == at::kHalf && x_final.is_contiguous()
             && x_final.device().type() == at::kPrivateUse1,
                "x_final must be [1,", cs, ",", action_dim_pad_,
                "] contiguous fp16 device");
    TORCH_CHECK(attention_mask.has_value(),
                "denoise_unroll_forward requires the explicit suffix attention mask");
    TORCH_CHECK(dt != 0.0 && std::isfinite(dt),
                "dt must be a finite non-zero Euler coefficient");
    const c10::Half dt_half = c10::Half(static_cast<float>(dt));
    if (!denoise_dt_pinned_) {
        denoise_dt_ = dt_half;
        denoise_dt_pinned_ = true;
    } else {
        TORCH_CHECK(denoise_dt_ == dt_half,
                    "dt changed across replays (it is baked into the graph)");
    }

    if (!k_caches.empty()) {
        const at::Tensor& kc = k_caches[0];
        TORCH_CHECK(kc.dim() >= 6,
                    "denoise_unroll_forward: malformed k_cache");
        TORCH_CHECK(prefix_len + cs <= kc.size(1) * kc.size(5),
                    "prefix_len+suffix exceeds k_cache capacity");
    }

    denoise_x0_ref_ = x0_rpu;
    denoise_state_ref_ = state_rpu;
    denoise_final_ref_ = x_final;
    denoise_x0_src_base_ = ::rhino_lkn::RpuGetDevAddr(x0_rpu.data_ptr());
    denoise_state_src_base_ = ::rhino_lkn::RpuGetDevAddr(state_rpu.data_ptr());
    denoise_final_dst_base_ = ::rhino_lkn::RpuGetDevAddr(x_final.data_ptr());
    if (!inputs_published) {
        rpu_ddr_flush_force_sized(
            x0_rpu.data_ptr<c10::Half>(), x0_rpu.nbytes());
        rpu_ddr_flush_force_sized(
            state_rpu.data_ptr<c10::Half>(), state_rpu.nbytes());
    }

    TORCH_CHECK(!denoise_unroll_active_,
                "denoise_unroll_forward does not support re-entry");
    denoise_unroll_active_ = true;
    auto clear_denoise_scope = c10::make_scope_exit([this] {
        denoise_unroll_active_ = false;
    });

    (void)CausalDecoderModel::forward(
        denoise_stage_, k_caches, v_caches, attention_mask,
        /*position=*/prefix_len, /*is_causal=*/false,
        /*position_ids=*/std::nullopt,
        /*deepstack_dense_visual_embeds=*/std::nullopt,
        /*rope_cos_il=*/std::nullopt, /*rope_sin_il=*/std::nullopt,
        cos_sin_offset, /*batch_slot=*/0,
        /*allow_batch_decode=*/false, /*planned_chunk_size=*/0,
        planned_stage_descriptor);
}

}  // namespace v3

// =============================================================================
// Instance registry — ModelHandleRegistry<v3::LingbotV2MoeExpertModel>
// =============================================================================
using LingbotV2MoeRegistry = ModelHandleRegistry<v3::LingbotV2MoeExpertModel>;

void rpu_lingbot_v2_moe_enable_resident_preloads(int64_t handle) {
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_enable_resident_preloads")
        ->enable_resident_preloads();
}

void rpu_lingbot_v2_moe_prepare_resident_spm(
    int64_t handle, int64_t execution_len, int64_t position,
    bool is_causal, int64_t mask_kv_len) {
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_prepare_resident_spm")
        ->prepare_persistent_spm(execution_len, position, is_causal, mask_kv_len);
}

void rpu_lingbot_v2_moe_prime_resident_preloads(
    int64_t handle, at::IntArrayRef descriptor) {
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_prime_resident_preloads")
        ->prime_resident_preloads(descriptor);
}

std::vector<int64_t> rpu_lingbot_v2_moe_planner_cache_identity(int64_t handle) {
    return LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_planner_cache_identity")
        ->planner_cache_identity();
}

void rpu_lingbot_v2_moe_bind_kvinsert_costs(
        int64_t handle, at::IntArrayRef identity,
        const std::string& catalog_sha256, at::IntArrayRef certificate_rows) {
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_bind_kvinsert_costs")
        ->bind_kvinsert_costs(identity, catalog_sha256, certificate_rows);
}

std::tuple<std::vector<int64_t>, int64_t, int64_t>
rpu_lingbot_v2_moe_kvinsert_exact_candidate(
    int64_t handle, at::IntArrayRef descriptor, int64_t site_id,
    int64_t invocation, int64_t route) {
    return LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_kvinsert_exact_candidate")
        ->mint_kvinsert_exact_candidate(descriptor, site_id, invocation, route);
}

KvInsertCostDomainQuery rpu_lingbot_v2_moe_kvinsert_cost_domain(
        int64_t handle, at::IntArrayRef descriptor) {
    return LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_kvinsert_cost_domain")
        ->kvinsert_cost_domain("lingbot_v2_moe", descriptor);
}

std::string rpu_lingbot_v2_moe_kvinsert_cost_catalog_sha256(int64_t handle) {
    return LingbotV2MoeRegistry::get(
        handle, "rpu_lingbot_v2_moe_kvinsert_cost_catalog_sha256")
        ->kvinsert_cost_catalog_sha256();
}

namespace v3::lingbot_v2_moe_internal {

FusedModelBase& exact_suffix_owner(int64_t handle) {
    return *LingbotV2MoeRegistry::get(
        handle, "lingbot2_multiview_spm_z2_owner_identity");
}

ExactSuffixProfileDescriptor describe_exact_suffix_spm_profile(
    int64_t handle, int64_t prefix_len) {
    auto* model = LingbotV2MoeRegistry::get(
        handle, "lingbot2_multiview_spm_z2_preflight");
    return model->describe_exact_suffix_spm_profile(prefix_len);
}

SpmPipelineComponentLayout prime_exact_suffix_spm_layout(
    int64_t handle, int64_t prefix_len,
    const ExactSuffixProfileDescriptor& expected) {
    auto* model = LingbotV2MoeRegistry::get(
        handle, "lingbot2_multiview_spm_z2_prepare");
    return model->prime_exact_suffix_spm_layout(prefix_len, expected);
}

}  // namespace v3::lingbot_v2_moe_internal

// =============================================================================
// Public C API for TORCH_LIBRARY_IMPL wrappers (file-scope, not namespaced)
// =============================================================================
int64_t rpu_lingbot_v2_moe_create(
    bool adarms_fused_bcast, bool bufonly, bool addr,
    int64_t schunk, int64_t rchunk_requested,
    bool dense_soft_router, bool fp16_top4,
    bool routed_only, bool down_acc16) {
    const int64_t handle = LingbotV2MoeRegistry::create();
    auto* model = LingbotV2MoeRegistry::get(
        handle, "rpu_lingbot_v2_moe_create");
    model->configure_cold_routes(
        /*qwen3_spm_kv_by_mha=*/false, adarms_fused_bcast);
    model->configure_moe_runtime(
        bufonly, addr, schunk, rchunk_requested,
        dense_soft_router, fp16_top4, routed_only, down_acc16);
    return handle;
}

void rpu_lingbot_v2_moe_destroy(int64_t handle) {
    LingbotV2MoeRegistry::destroy(handle, "rpu_lingbot_v2_moe_destroy");
}

// Mandatory setter order (V1 precedent): base set_weights -> set_moe_weights.
// The SHARED expert rides the base's dense gate_w/up_w/down_w lists with
// intermediate_size == shared_inter_pad (704 -> 768: a multiple of 128 for the
// 8-core col-swizzle; zero-padding is numerically exact for SwiGLU because
// silu(0)*0 == 0, cf. runtime.py:51 EXP_INTER_PAD).
void rpu_lingbot_v2_moe_set_weights(
    int64_t handle,
    at::TensorList q_w, at::TensorList k_w, at::TensorList v_w, at::TensorList o_w,
    at::TensorList input_norm, at::TensorList post_norm,
    at::TensorList shared_gate_w, at::TensorList shared_up_w, at::TensorList shared_down_w,
    const at::Tensor& cos, const at::Tensor& sin, const at::Tensor& final_norm_w,
    int64_t num_q_heads, int64_t num_kv_heads, int64_t head_dim,
    int64_t hidden_size, int64_t shared_inter_pad, double eps,
    at::TensorList q_bias, at::TensorList k_bias, at::TensorList v_bias,
    at::TensorList router_gate_w, at::TensorList router_bias,
    at::TensorList expert_gate_w, at::TensorList expert_up_w, at::TensorList expert_down_w,
    int64_t num_experts, int64_t top_k, int64_t routed_inter,
    double routed_scaling, int64_t chunk_size,
    bool grouped_experts_requested)
{
    auto* m = LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_set_weights");
    // Plain Qwen2 768-d decoder: no QK head-norm, QKV bias present, plain 1D-RoPE.
    m->CausalDecoderModel::set_weights(
        q_w, k_w, v_w, o_w,
        /*q_norm=*/{}, /*k_norm=*/{},
        input_norm, post_norm,
        shared_gate_w, shared_up_w, shared_down_w,
        cos, sin, final_norm_w,
        num_q_heads, num_kv_heads, head_dim,
        hidden_size, /*intermediate_size=*/shared_inter_pad,
        eps, /*use_silu=*/true,
        /*mrope_section=*/{}, /*deepstack_lang_layers=*/{},
        q_bias, k_bias, v_bias);
    m->set_moe_weights(router_gate_w, router_bias,
                       expert_gate_w, expert_up_w, expert_down_w,
                       num_experts, top_k, routed_inter, routed_scaling,
                       chunk_size, grouped_experts_requested);
}

void rpu_lingbot_v2_moe_set_router_rank_weights(
    int64_t handle, at::TensorList rank_weights) {
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_set_router_rank_weights")
        ->set_router_rank_weights(rank_weights);
}

void rpu_lingbot_v2_moe_configure_runtime_graph(int64_t handle, bool fused_router, bool routed_gemm) {
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_configure_runtime_graph")
        ->configure_runtime_graph(fused_router, routed_gemm);
}

void rpu_lingbot_v2_moe_set_sparse_weights(
    int64_t handle, at::TensorList gate_up, at::TensorList down,
    at::TensorList gate_up_scales, at::TensorList down_scales) {
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_set_sparse_weights")
        ->set_sparse_expert_weights(gate_up, down, gate_up_scales, down_scales);
}

void rpu_lingbot_v2_moe_set_shared_gate_up_weights(
    int64_t handle, at::TensorList joint_weights, at::TensorList joint_scales) {
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_set_shared_gate_up_weights")
        ->set_shared_gate_up_weights(joint_weights, joint_scales);
}

void rpu_lingbot_v2_moe_set_packed_weights(
    int64_t handle, at::TensorList gate_packed, at::TensorList up_packed,
    at::TensorList down_packed)
{
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_set_packed_weights")
        ->set_packed_expert_weights(gate_packed, up_packed, down_packed);
}

// DEBUG-ONLY packed-weight read-back. Returns the live DDR tensor the emit path
// actually hands to the GEMM launcher (packed_gate_/packed_up_/packed_down_), so a
// mismatch indicts the converter/swizzle/bind contract rather than the graph.
// Bind the scales that accompany grouped quantized weights. W8A16 uses a
// per-output-channel [N] scale. W4A16 pgrp uses the controller-striped latest
// ABI; dim 0 carries group_size metadata.
void v3::LingbotV2MoeExpertModel::set_packed_expert_scales(
    at::TensorList gate_scale, at::TensorList up_scale, at::TensorList down_scale) {
    const int64_t nl = num_layers();
    TORCH_CHECK(!packed_gate_.empty(), "set_packed_expert_scales must follow set_packed_expert_weights");
    TORCH_CHECK(packed_w8a16_, "set_packed_expert_scales: packed weights are fp16, not int8");
    TORCH_CHECK((int64_t)gate_scale.size() == nl && (int64_t)up_scale.size() == nl
             && (int64_t)down_scale.size() == nl, "scale lists must have size num_layers=", nl);
    const int64_t NI = num_experts_ * routed_inter_;
    const bool int4_pgrp = packed_gate_[0].scalar_type() == at::kByte;
    auto chk = [int4_pgrp](const at::Tensor& t, int64_t n, int64_t k,
                           int partition, const char* nm) {
        TORCH_CHECK(t.defined() && t.scalar_type() == at::kHalf
                 && t.device().type() == at::kPrivateUse1 && t.is_contiguous(),
                    nm, " must be contiguous fp16 device");
        if (int4_pgrp) {
            TORCH_CHECK(t.dim() == 2 &&
                            (t.size(0) == 32 || t.size(0) == 64 ||
                             t.size(0) == 128),
                        nm, " pgrp dim 0 must carry group_size 32/64/128, got ",
                        t.sizes());
            const int64_t group_size = t.size(0);
            TORCH_CHECK(k % NUM_CORES == 0 || partition == 1,
                        nm, " pgrp row K must be divisible by cores");
            TORCH_CHECK(n % NUM_CORES == 0 || partition == 0,
                        nm, " pgrp col N must be divisible by cores");
            const int64_t local_k = partition == 1 ? k : k / NUM_CORES;
            const int64_t local_n = partition == 1 ? n / NUM_CORES : n;
            TORCH_CHECK(local_k % group_size == 0,
                        nm, " local K must be divisible by group_size");
            const int64_t local_g = local_k / group_size;
            const int64_t expected = ((local_g + 3) / 4) *
                                     ((local_n + 63) / 64) * NUM_CORES * 4 * 64;
            TORCH_CHECK(t.numel() == expected,
                        nm, " controller-striped pgrp payload has ", t.numel(),
                        " elements, expected ", expected);
        } else {
            TORCH_CHECK(t.dim() == 1 && t.size(0) == n,
                        nm, " must be per-channel [N]=[", n, "], got ", t.sizes());
        }
    };
    for (int64_t L = 0; L < nl; ++L) {
        TORCH_CHECK((packed_gate_[L].scalar_type() == at::kByte) == int4_pgrp
                 && (packed_up_[L].scalar_type() == at::kByte) == int4_pgrp
                 && (packed_down_[L].scalar_type() == at::kByte) == int4_pgrp,
                    "packed expert quantization dtype must be consistent across layers and roles");
        chk(gate_scale[L], NI, hidden_size(), /*partition=*/1, "gate_scale");
        chk(up_scale[L], NI, hidden_size(), /*partition=*/1, "up_scale");
        chk(down_scale[L], hidden_size(), NI, /*partition=*/0, "down_scale");
    }
    auto retain_scale = [int4_pgrp](const at::Tensor& scale) {
        if (!int4_pgrp) return scale;
        constexpr int64_t kAlignmentBytes = NUM_CORES * 512;
        const uint64_t source_addr = RpuGetDevAddr(scale.data_ptr<c10::Half>());
        if (source_addr % kAlignmentBytes == 0) return scale;
        constexpr int64_t kAlignmentElements =
            kAlignmentBytes / static_cast<int64_t>(sizeof(c10::Half));
        auto storage = at::empty(
            {scale.numel() + kAlignmentElements}, scale.options());
        const uint64_t storage_addr =
            RpuGetDevAddr(storage.data_ptr<c10::Half>());
        const int64_t byte_offset = static_cast<int64_t>(
            (kAlignmentBytes - (storage_addr % kAlignmentBytes)) %
            kAlignmentBytes);
        TORCH_CHECK(byte_offset % static_cast<int64_t>(sizeof(c10::Half)) == 0,
                    "packed expert pgrp scale alignment is not FP16-addressable");
        auto aligned = storage
            .narrow(0, byte_offset / sizeof(c10::Half), scale.numel())
            .view(scale.sizes());
        aligned.copy_(scale);
        TORCH_CHECK(
            RpuGetDevAddr(aligned.data_ptr<c10::Half>()) % kAlignmentBytes == 0,
            "failed to align packed expert pgrp scale to ", kAlignmentBytes,
            " bytes");
        return aligned;
    };
    packed_gate_s_.clear();
    packed_up_s_.clear();
    packed_down_s_.clear();
    packed_gate_s_.reserve(nl);
    packed_up_s_.reserve(nl);
    packed_down_s_.reserve(nl);
    for (int64_t L = 0; L < nl; ++L) {
        packed_gate_s_.push_back(retain_scale(gate_scale[L]));
        packed_up_s_.push_back(retain_scale(up_scale[L]));
        packed_down_s_.push_back(retain_scale(down_scale[L]));
    }
    std::printf(int4_pgrp ? "LINGBOT2_GROUPED_W4A16_PGRP\n"
                          : "LINGBOT2_GROUPED_W8A16\n");
    std::fflush(stdout);
    invalidate_model_state();   // D-503 — MUST be the last statement.
}

void rpu_lingbot_v2_moe_set_packed_scales(
    int64_t handle, at::TensorList gate_scale, at::TensorList up_scale,
    at::TensorList down_scale)
{
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_set_packed_scales")
        ->set_packed_expert_scales(gate_scale, up_scale, down_scale);
}

// Bind W8A16 scales for the attention + shared-expert linears. Additive: set_weights already
// stores those weights, and the emit path already passes lw.*_ws to the acc16 launcher, so this
// only fills the fields. Empty list for a role => that role stays fp16.
void v3::LingbotV2MoeExpertModel::set_base_scales(
    at::TensorList q_ws, at::TensorList k_ws, at::TensorList v_ws, at::TensorList o_ws,
    at::TensorList gate_ws, at::TensorList up_ws, at::TensorList down_ws) {
    const int64_t nl = num_layers();
    TORCH_CHECK(!layer_weights_.empty(), "set_base_scales must follow set_weights");
    // A pointer-to-member would need LayerWeights' exact enclosing scope; a setter lambda is
    // simpler and scope-independent.
    auto chk = [&](at::TensorList src, const char* nm) {
        if (src.size() == 0) return false;
        TORCH_CHECK((int64_t)src.size() == nl, nm, " scale list must have size num_layers=", nl);
        for (int64_t L = 0; L < nl; ++L)
            TORCH_CHECK(src[L].defined() && src[L].scalar_type() == at::kHalf
                     && src[L].device().type() == at::kPrivateUse1,
                        nm, " scale must be fp16 device");
        return true;
    };
    const bool hq = chk(q_ws, "q"), hk = chk(k_ws, "k"), hv = chk(v_ws, "v"), ho = chk(o_ws, "o");
    const bool hg = chk(gate_ws, "shared_gate"), hu = chk(up_ws, "shared_up"),
               hd = chk(down_ws, "shared_down");
    sparse_qkv_multibase_mode_ = 0;
    sparse_down_ordered_combine_ = false;
    sparse_shared_gate_up_ = false;
    sparse_shared_gate_up_resident_silu_w8_ = false;
    sparse_shared_gate_up_resident_silu_fp16_ = false;
    sparse_shared_silu_vector_ = false;
    shared_gate_up_.clear(); shared_gate_up_scales_.clear();
    for (int64_t L = 0; L < nl; ++L) {
        auto& lw = layer_weights_[L];
        if (hq) lw.q_ws = q_ws[L];
        if (hk) lw.k_ws = k_ws[L];
        if (hv) lw.v_ws = v_ws[L];
        if (ho) lw.o_ws = o_ws[L];
        if (hg) lw.gate_ws = gate_ws[L];
        if (hu) lw.up_ws = up_ws[L];
        if (hd) lw.down_ws = down_ws[L];
    }
    std::printf("LINGBOT2_BASE_W8A16\n"); std::fflush(stdout);
    invalidate_model_state();   // D-503 — MUST be the last statement.
}

void rpu_lingbot_v2_moe_set_base_scales(
    int64_t handle, at::TensorList q_ws, at::TensorList k_ws, at::TensorList v_ws,
    at::TensorList o_ws, at::TensorList gate_ws, at::TensorList up_ws, at::TensorList down_ws)
{
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_set_base_scales")
        ->set_base_scales(q_ws, k_ws, v_ws, o_ws, gate_ws, up_ws, down_ws);
}

at::Tensor v3::LingbotV2MoeExpertModel::debug_packed(int64_t which, int64_t layer) const {
    const std::vector<at::Tensor>* v =
        which == 0 ? &packed_gate_ : which == 1 ? &packed_up_ :
        which == 2 ? &packed_down_ : nullptr;
    TORCH_CHECK(v != nullptr, "debug_packed: which must be 0=gate, 1=up, 2=down, got ", which);
    TORCH_CHECK(!v->empty(), "debug_packed: no packed weights bound (grouped path never set up)");
    TORCH_CHECK(layer >= 0 && layer < (int64_t)v->size(),
                "debug_packed: layer ", layer, " out of range [0,", v->size(), ")");
    return (*v)[layer];
}

at::Tensor rpu_lingbot_v2_moe_debug_packed(int64_t handle, int64_t which, int64_t layer)
{
    // Default-OFF gate: without the flag this op throws, so it is unreachable from
    // the default path and cannot perturb it.
    const char* f = nullptr /* no public activation capture */;
    TORCH_CHECK(f != nullptr && f[0] == '1' && f[1] == '\0',
                "rpu_lingbot_v2_moe_debug_packed is DEBUG-ONLY: set RPU_L2_DBG_PACKED=1");
    return LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_packed")
        ->debug_packed(which, layer);
}

// REPLAY-safe per-Euler-step AdaRMS FiLM. The 10-step denoise loop is driven from
// Python: step 0 BUILDs the graph, steps 1..9 REPLAY it, with only the FiLM
// scale/shift contents refreshed per step (V1 default path, runtime.py:682-727).
void rpu_lingbot_v2_moe_set_adarms_step_mutable(
    int64_t handle,
    const at::Tensor& input_scale, const at::Tensor& input_shift,
    const at::Tensor& post_scale,  const at::Tensor& post_shift)
{
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_set_adarms_step_mutable")
        ->set_adarms_step_mutable(input_scale, input_shift, post_scale, post_shift);
}

// Bind the complete immutable Euler AdaRMS schedule once. Per-step selection is
// folded into rpu_lingbot_v2_moe_forward below, removing the old Python setter
// dispatch plus four device copy_/flush operations from every denoise step.
void rpu_lingbot_v2_moe_bind_adarms_schedule(
    int64_t handle,
    const at::Tensor& input_scale, const at::Tensor& input_shift,
    const at::Tensor& post_scale,  const at::Tensor& post_shift)
{
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_bind_adarms_schedule")
        ->bind_adarms_schedule(input_scale, input_shift, post_scale, post_shift);
}

void rpu_lingbot_v2_moe_set_denoise_unroll(
    int64_t handle,
    const at::Tensor& state_w, const at::Tensor& state_b,
    const at::Tensor& wc, const at::Tensor& mo, const at::Tensor& mo_bias,
    const at::Tensor& op, const at::Tensor& op_bias,
    const at::Tensor& time_all,
    const at::Tensor& adarms_is, const at::Tensor& adarms_ish,
    const at::Tensor& adarms_ps, const at::Tensor& adarms_psh,
    int64_t state_dim, int64_t action_dim, int64_t state_dim_pad,
    int64_t action_dim_pad, int64_t num_steps, bool tp8_encoder) {
    LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_set_denoise_unroll")
        ->set_denoise_weights(
            state_w, state_b, wc, mo, mo_bias, op, op_bias, time_all,
            adarms_is, adarms_ish, adarms_ps, adarms_psh,
            state_dim, action_dim, state_dim_pad, action_dim_pad, num_steps, tp8_encoder);
}

void rpu_lingbot_v2_moe_denoise_unroll_forward(
    int64_t handle, const at::Tensor& x0_rpu, const at::Tensor& state_rpu,
    std::vector<at::Tensor> k_caches, std::vector<at::Tensor> v_caches,
    const std::optional<at::Tensor>& attention_mask, at::Tensor x_final,
    double dt, int64_t prefix_len, int64_t cos_sin_offset,
    int64_t num_steps, at::IntArrayRef planned_stage_descriptor,
    bool inputs_published) {
    LingbotV2MoeRegistry::get(
        handle, "rpu_lingbot_v2_moe_denoise_unroll_forward")
        ->denoise_unroll_forward(
            x0_rpu, state_rpu, k_caches, v_caches, attention_mask, x_final,
            dt, prefix_len, cos_sin_offset, num_steps,
            planned_stage_descriptor, inputs_published);
}

std::vector<int64_t> rpu_lingbot_v2_moe_resolve_action_stage_domain(
    int64_t handle, int64_t execution_len, int64_t prefix_len,
    int64_t mask_kv_len, int64_t cos_sin_offset) {
    return LingbotV2MoeRegistry::get(
        handle, "rpu_lingbot_v2_moe_resolve_action_stage_domain")
        ->resolve_action_stage_domain(
            execution_len, prefix_len, mask_kv_len, cos_sin_offset);
}

// cos_sin_offset decouples the RoPE position base from the KV-insert offset.
//
// WHY THIS IS REQUIRED (not an optimisation): the V2 action expert is rotated by
// the VLM's rotary_emb, and the suffix's RoPE positions continue from the
// *M-RoPE-compressed* prefix position, whereas the KV-insert offset is the
// *uncompressed* prefix length. A single `position` cannot express both,
// so without a separate base the action is silently rotated
// at the wrong positions.
//
//   position       -> KV-cache insert offset (unchanged)
//   cos_sin_offset -> RoPE table base;  -1 = "same as position" (back-compat)
//
// Mirrors the existing causal_decoder_forward precedent (rpu_backend.cpp:2693)
// and lands on CausalDecoderModel::forward's trailing cos_sin_offset param
// (rpu_qwen3_model.h:666), which sets rope_position_base_ — already honoured by
// build_layer_subgraph's rope_base computation.
// DEBUG-ONLY: hand back the dense-soft router's device-computed [nl,E,Tp]
// routing weights so the bring-up can measure shape / pad / row-sum on real
// device data. Returns the live device-resident tensor; the caller copies to CPU.
at::Tensor rpu_lingbot_v2_moe_debug_rw_stage(int64_t handle)
{
    return LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_rw_stage")
        ->debug_rw_stage();
}

at::Tensor rpu_lingbot_v2_moe_debug_wtm_stage(int64_t handle)
{
    return LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_wtm_stage")
        ->debug_wtm_stage();
}

at::Tensor rpu_lingbot_v2_moe_debug_l0_out(int64_t handle)
{
    return LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_l0_out")->debug_l0_out();
}

at::Tensor rpu_lingbot_v2_moe_debug_innorm(int64_t handle)
{
    return LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_innorm")->debug_innorm();
}

at::Tensor rpu_lingbot_v2_moe_debug_gcap(int64_t handle)
{
    return LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_gcap")->debug_gcap();
}

at::Tensor rpu_lingbot_v2_moe_debug_acap(int64_t handle)
{
    return LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_acap")->debug_acap();
}

at::Tensor rpu_lingbot_v2_moe_debug_scap(int64_t handle){return LingbotV2MoeRegistry::get(handle,"s")->debug_scap();}
at::Tensor rpu_lingbot_v2_moe_debug_ccap(int64_t handle){return LingbotV2MoeRegistry::get(handle,"c")->debug_ccap();}

at::Tensor rpu_lingbot_v2_moe_debug_router_h(int64_t handle)
{
    at::Tensor t = LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_router_h")
        ->debug_router_h();
    TORCH_CHECK(t.defined(),
        "lingbot2: router-h capture is off. Set RPU_LINGBOT2_DEBUG_DUMP_ROUTER_H=1 before "
        "building the model to populate it.");
    return t;
}

at::Tensor rpu_lingbot_v2_moe_debug_sparse_route_stage(int64_t handle)
{
    at::Tensor t = LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_sparse_route_stage")
        ->debug_sparse_route_stage();
    TORCH_CHECK(t.defined(), "lingbot2: sparse route stage requires installed sparse expert weights.");
    return t;
}

at::Tensor rpu_lingbot_v2_moe_debug_layer_in(int64_t handle)
{
    at::Tensor t = LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_layer_in")
        ->debug_layer_in();
    TORCH_CHECK(t.defined(),
        "lingbot2: layer_in capture is off. Set RPU_L2_CAP_RESID=1 before building the model.");
    return t;
}

at::Tensor rpu_lingbot_v2_moe_debug_attn_resid(int64_t handle)
{
    at::Tensor t = LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_debug_attn_resid")
        ->debug_attn_resid();
    TORCH_CHECK(t.defined(),
        "lingbot2: attn_resid capture is off. Set RPU_L2_CAP_RESID=1 before building the model.");
    return t;
}

at::Tensor rpu_lingbot_v2_moe_forward(
    int64_t handle, const at::Tensor& hidden_states,
    std::vector<at::Tensor> k_caches, std::vector<at::Tensor> v_caches,
    const std::optional<at::Tensor>& attention_mask, int64_t position,
    int64_t cos_sin_offset, int64_t adarms_schedule_step,
    at::IntArrayRef planned_stage_descriptor)
{
    auto* model = LingbotV2MoeRegistry::get(handle, "rpu_lingbot_v2_moe_forward");
    if (adarms_schedule_step >= 0) {
        model->select_adarms_schedule_step(adarms_schedule_step);
    } else {
        TORCH_CHECK(!model->has_bound_adarms_schedule(),
                    "lingbot_v2_moe_forward: a bound AdaRMS schedule requires "
                    "adarms_schedule_step >= 0");
    }
    return model->forward(hidden_states, k_caches, v_caches, attention_mask,
                          position, /*is_causal=*/false, /*position_ids=*/std::nullopt,
                          /*deepstack_dense_visual_embeds=*/std::nullopt,
                          /*rope_cos_il=*/std::nullopt, /*rope_sin_il=*/std::nullopt,
                          cos_sin_offset, /*batch_slot=*/0,
                          /*allow_batch_decode=*/false,
                          /*planned_chunk_size=*/0,
                          planned_stage_descriptor);
}
