<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/gd32v/include/periph_cpu.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('gd32v_2include_2periph__cpu_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__gd32v.html">GD32V</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CPU specific definitions for internal peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU specific definitions for internal peripheral handling. </p>
<dl class="section author"><dt>Author</dt><dd>Koen Zandberg <a href="#" onclick="location.href='mai'+'lto:'+'koe'+'n@'+'ber'+'gz'+'and'+'.n'+'et'; return false;">koen@<span style="display: none;">.nosp@m.</span>berg<span style="display: none;">.nosp@m.</span>zand.<span style="display: none;">.nosp@m.</span>net</a> </dd>
<dd>
Gunar Schorcht <a href="#" onclick="location.href='mai'+'lto:'+'gun'+'ar'+'@sc'+'ho'+'rch'+'t.'+'net'; return false;">gunar<span style="display: none;">.nosp@m.</span>@sch<span style="display: none;">.nosp@m.</span>orcht<span style="display: none;">.nosp@m.</span>.net</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &lt;<a class="el" href="inttypes_8h_source.html">inttypes.h</a>&gt;</code><br />
<code>#include &quot;<a class="el" href="gd32v_2include_2cpu_8h_source.html">cpu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="clic_8h_source.html">clic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="kernel__defines_8h_source.html">kernel_defines.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="units_8h_source.html">macros/units.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="gd32v_2include_2periph__cpu_8h__incl.svg" width="994" height="351"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="gd32v_2include_2periph__cpu_8h__dep__incl.svg" width="194" height="142"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="gd32v_2include_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongpio__conf__gd32v.html">gpio_conf_gd32v</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO pin configuration for GD32V MCUs.  <a href="uniongpio__conf__gd32v.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc__conf__t.html">adc_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC device configuration.  <a href="structadc__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdac__conf__t.html">dac_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC line configuration data.  <a href="structdac__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtimer__conf__t.html">timer_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> device configuration.  <a href="structtimer__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device configuration.  <a href="structuart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html">spi_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device configuration.  <a href="structspi__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__conf__t.html">i2c_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C configuration structure.  <a href="structi2c__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpwm__chan__t.html">pwm_chan_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM channel.  <a href="structpwm__chan__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpwm__conf__t.html">pwm_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM device configuration.  <a href="structpwm__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aaac63bc81e47cc32e187474326f1ef33"><td class="memItemLeft" align="right" valign="top"><a id="aaac63bc81e47cc32e187474326f1ef33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#aaac63bc81e47cc32e187474326f1ef33">ADC_DEVS</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:aaac63bc81e47cc32e187474326f1ef33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available number of ADC devices. <br /></td></tr>
<tr class="separator:aaac63bc81e47cc32e187474326f1ef33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb559635c607a4e9bc59709781de0162"><td class="memItemLeft" align="right" valign="top"><a id="aeb559635c607a4e9bc59709781de0162"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#aeb559635c607a4e9bc59709781de0162">DAC_CHANNEL_NUMOF</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:aeb559635c607a4e9bc59709781de0162"><td class="mdescLeft">&#160;</td><td class="mdescRight">GD32V DAC has 2 channels. <br /></td></tr>
<tr class="separator:aeb559635c607a4e9bc59709781de0162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memItemLeft" align="right" valign="top"><a id="a4b87241cfc8f0eb706ef97888f30ed0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a4b87241cfc8f0eb706ef97888f30ed0d">TIMER_CHANNEL_NUMOF</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GD32V timers have 4 capture-compare channels. <br /></td></tr>
<tr class="separator:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1182147d3d8b4e76ccd0172b0a33d9c8"><td class="memItemLeft" align="right" valign="top"><a id="a1182147d3d8b4e76ccd0172b0a33d9c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a1182147d3d8b4e76ccd0172b0a33d9c8">TIMER_CHANNEL</a>(tim,  chan)&#160;&#160;&#160;*(&amp;dev(tim)-&gt;CH0CV + (chan * 2))</td></tr>
<tr class="memdesc:a1182147d3d8b4e76ccd0172b0a33d9c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for accessing the capture/compare register of a timer channel. <br /></td></tr>
<tr class="separator:a1182147d3d8b4e76ccd0172b0a33d9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6aeafc4d9a14a110272119da810588"><td class="memItemLeft" align="right" valign="top"><a id="a0e6aeafc4d9a14a110272119da810588"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a0e6aeafc4d9a14a110272119da810588">UART_ISR_PRIO</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a0e6aeafc4d9a14a110272119da810588"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt priority. <br /></td></tr>
<tr class="separator:a0e6aeafc4d9a14a110272119da810588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9e5f52b319c2bf8bf6266b995cc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a1b9e5f52b319c2bf8bf6266b995cc740">SPI_HWCS_MASK</a>&#160;&#160;&#160;(0xffffff00)</td></tr>
<tr class="memdesc:a1b9e5f52b319c2bf8bf6266b995cc740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a magic number that tells us to use hardware chip select.  <a href="#a1b9e5f52b319c2bf8bf6266b995cc740">More...</a><br /></td></tr>
<tr class="separator:a1b9e5f52b319c2bf8bf6266b995cc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292c9a0a5b03329a153ad28343ff2e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a292c9a0a5b03329a153ad28343ff2e09">SPI_HWCS</a>(x)&#160;&#160;&#160;(<a class="el" href="cpu__spi_8h.html#a1b9e5f52b319c2bf8bf6266b995cc740">SPI_HWCS_MASK</a> | x)</td></tr>
<tr class="memdesc:a292c9a0a5b03329a153ad28343ff2e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override the default SPI hardware chip select access macro.  <a href="#a292c9a0a5b03329a153ad28343ff2e09">More...</a><br /></td></tr>
<tr class="separator:a292c9a0a5b03329a153ad28343ff2e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b0f414ed05adc20a504e8705587f9f8"><td class="memItemLeft" align="right" valign="top"><a id="a8b0f414ed05adc20a504e8705587f9f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a8b0f414ed05adc20a504e8705587f9f8">SPI_CS_UNDEF</a>&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__gpio.html#ga3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>)</td></tr>
<tr class="memdesc:a8b0f414ed05adc20a504e8705587f9f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define value for unused CS line. <br /></td></tr>
<tr class="separator:a8b0f414ed05adc20a504e8705587f9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a12cd265ea44c982ba405a840eed78"><td class="memItemLeft" align="right" valign="top"><a id="a76a12cd265ea44c982ba405a840eed78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a76a12cd265ea44c982ba405a840eed78">WDT_INTR_PRIORITY</a>&#160;&#160;&#160;(PLIC_NUM_PRIORITIES)</td></tr>
<tr class="memdesc:a76a12cd265ea44c982ba405a840eed78"><td class="mdescLeft">&#160;</td><td class="mdescRight">WDT interrupt priority: use highest priority. <br /></td></tr>
<tr class="separator:a76a12cd265ea44c982ba405a840eed78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb358111eba1eb3ba04b65fe1fad0749"><td class="memItemLeft" align="right" valign="top"><a id="aeb358111eba1eb3ba04b65fe1fad0749"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#aeb358111eba1eb3ba04b65fe1fad0749">WDT_HAS_STOP</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:aeb358111eba1eb3ba04b65fe1fad0749"><td class="mdescLeft">&#160;</td><td class="mdescRight">No brakes on the WDT train. <br /></td></tr>
<tr class="separator:aeb358111eba1eb3ba04b65fe1fad0749"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:afcbe9c50af707480e7b3e6e9058cedc8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a> { <a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a402946f16a9c1022f209ede5060783f0">AHB</a>, 
<a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>, 
<a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b">APB2</a>, 
<a class="el" href="stm32_2include_2periph_2cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8aca9b379b9c0746cfbfc781d3a808ff5d">BUS_NUMOF</a>
 }</td></tr>
<tr class="memdesc:afcbe9c50af707480e7b3e6e9058cedc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-Chip buses.  <a href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">More...</a><br /></td></tr>
<tr class="separator:afcbe9c50af707480e7b3e6e9058cedc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3babbf89cae9b856a12864a41506efbd"><td class="memItemLeft" align="right" valign="top"><a id="a3babbf89cae9b856a12864a41506efbd"></a>enum &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a3babbf89cae9b856a12864a41506efbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available GPIO ports. <br /></td></tr>
<tr class="separator:a3babbf89cae9b856a12864a41506efbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ed6aad7d9b996fee989c31338138cd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a> { <br />
&#160;&#160;<a class="el" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cdaf12bf4654131970b45492ae425f0f625">GPIO_AF_OUT_PP</a> = 0xb, 
<a class="el" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda3a3b429070af08f4e84765f69ede0bdc">GPIO_AF_OUT_OD</a> = 0xf, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda87ca1e0df0502682e4a49533809ddcbc">GPIO_AF0</a> = 0, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda0ef8189f5ce80052d8c80cde9ea8a4ef">GPIO_AF1</a>, 
<br />
&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda115d1f06f5d9bb1d760ffc38b2d8c7d3">GPIO_AF2</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda6ee7ecdedade2eea2ba6459bd8f794f2">GPIO_AF3</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca">GPIO_AF4</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab">GPIO_AF5</a>, 
<br />
&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda4d0453c14e75bca3327ee60f9e3fb00f">GPIO_AF6</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087">GPIO_AF7</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda38152bf620eb4ed1debc6c2351ad3db0">GPIO_AF8</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda5e721ad608ffd1e0530bc3d266a877d5">GPIO_AF9</a>, 
<br />
&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda502b67e92ad83116b3067b02862c39a9">GPIO_AF10</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdad955dd2b1f56ee5176621b076b82c6f1">GPIO_AF11</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c">GPIO_AF12</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a>, 
<br />
&#160;&#160;<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda661b593043b2fbe70e380b0b227ddbb4">GPIO_AF14</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda23f57b0577422fa3d049deb151493e0c">GPIO_AF15</a>, 
<a class="el" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda76daab533e4887a9b2d4bc3821506fd6">GPIO_AF_UNDEF</a>
<br />
 }</td></tr>
<tr class="memdesc:a06ed6aad7d9b996fee989c31338138cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override alternative GPIO mode options.  <a href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">More...</a><br /></td></tr>
<tr class="separator:a06ed6aad7d9b996fee989c31338138cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a4da7fcde3841d448846bf0355385691a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a4da7fcde3841d448846bf0355385691a">gpio_init_af</a> (<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> pin, <a class="el" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a> af)</td></tr>
<tr class="memdesc:a4da7fcde3841d448846bf0355385691a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the alternate function for the given pin.  <a href="#a4da7fcde3841d448846bf0355385691a">More...</a><br /></td></tr>
<tr class="separator:a4da7fcde3841d448846bf0355385691a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc817fd48cd5f0cddc7bf907a9a30cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a5cc817fd48cd5f0cddc7bf907a9a30cf">gpio_init_analog</a> (<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> pin)</td></tr>
<tr class="memdesc:a5cc817fd48cd5f0cddc7bf907a9a30cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the given pin to be used as ADC input.  <a href="#a5cc817fd48cd5f0cddc7bf907a9a30cf">More...</a><br /></td></tr>
<tr class="separator:a5cc817fd48cd5f0cddc7bf907a9a30cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e041ea8d5deb05257048da1642d36ce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a8e041ea8d5deb05257048da1642d36ce">periph_clk_en</a> (<a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a> bus, uint32_t mask)</td></tr>
<tr class="memdesc:a8e041ea8d5deb05257048da1642d36ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the given peripheral clock.  <a href="#a8e041ea8d5deb05257048da1642d36ce">More...</a><br /></td></tr>
<tr class="separator:a8e041ea8d5deb05257048da1642d36ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3fb311530bf7e14b217cc09fa28e5d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#abe3fb311530bf7e14b217cc09fa28e5d">periph_clk_dis</a> (<a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a> bus, uint32_t mask)</td></tr>
<tr class="memdesc:abe3fb311530bf7e14b217cc09fa28e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the given peripheral clock.  <a href="#abe3fb311530bf7e14b217cc09fa28e5d">More...</a><br /></td></tr>
<tr class="separator:abe3fb311530bf7e14b217cc09fa28e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc6c61f08126486556df81b18638f63"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a0dc6c61f08126486556df81b18638f63">periph_apb_clk</a> (<a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a> bus)</td></tr>
<tr class="memdesc:a0dc6c61f08126486556df81b18638f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual bus clock frequency for the APB buses.  <a href="#a0dc6c61f08126486556df81b18638f63">More...</a><br /></td></tr>
<tr class="separator:a0dc6c61f08126486556df81b18638f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1be459d7016d95197e4146ed448599"><td class="memItemLeft" align="right" valign="top"><a id="a3a1be459d7016d95197e4146ed448599"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>gd32vf103_clock_init</b> (void)</td></tr>
<tr class="separator:a3a1be459d7016d95197e4146ed448599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4667fce0c00dc378915c64c77fd79327"><td class="memItemLeft" align="right" valign="top"><a id="a4667fce0c00dc378915c64c77fd79327"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>gd32v_enable_irc8</b> (void)</td></tr>
<tr class="separator:a4667fce0c00dc378915c64c77fd79327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e86be38d9f65c9a22775293deb1e4b9"><td class="memItemLeft" align="right" valign="top"><a id="a6e86be38d9f65c9a22775293deb1e4b9"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>gd32v_disable_irc8</b> (void)</td></tr>
<tr class="separator:a6e86be38d9f65c9a22775293deb1e4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Power management configuration</h2></td></tr>
<tr class="memitem:a3d1931627629f3c43bd898da0be6075b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a3d1931627629f3c43bd898da0be6075b">PM_NUM_MODES</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:a3d1931627629f3c43bd898da0be6075b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of usable low power modes.  <a href="#a3d1931627629f3c43bd898da0be6075b">More...</a><br /></td></tr>
<tr class="separator:a3d1931627629f3c43bd898da0be6075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b0651cecfa267568e2286b37802f25"><td class="memItemLeft" align="right" valign="top"><a id="a79b0651cecfa267568e2286b37802f25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a79b0651cecfa267568e2286b37802f25">CONFIG_PM_EWUP_USED</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a79b0651cecfa267568e2286b37802f25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake-up pin used. <br /></td></tr>
<tr class="separator:a79b0651cecfa267568e2286b37802f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa491173a6b1628f4ff82067b2e1ceaa9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="gd32v_2include_2periph__cpu_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a680987af34237e8fb6b7092fc5c8e947">GD32V_PM_STANDBY</a> = 0, 
<a class="el" href="gd32v_2include_2periph__cpu_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9ad68bad1063f4bdf8d80e5bce8e79bce2">GD32V_PM_DEEPSLEEP</a> = 1, 
<a class="el" href="gd32v_2include_2periph__cpu_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9a42b0553a44f4c6cc9305cef4c589558a">GD32V_PM_IDLE</a> = 2
 }</td></tr>
<tr class="memdesc:aa491173a6b1628f4ff82067b2e1ceaa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power modes.  <a href="gd32v_2include_2periph__cpu_8h.html#aa491173a6b1628f4ff82067b2e1ceaa9">More...</a><br /></td></tr>
<tr class="separator:aa491173a6b1628f4ff82067b2e1ceaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#af3d9c2b9cf24ed0b13807d63f5e9b11f">PERIPH_SPI_NEEDS_TRANSFER_BYTE</a></td></tr>
<tr class="memdesc:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use the shared SPI functions.  <a href="#af3d9c2b9cf24ed0b13807d63f5e9b11f">More...</a><br /></td></tr>
<tr class="separator:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memItemLeft" align="right" valign="top"><a id="ac68c30cec18f4abf11cc4bb09c13df17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#ac68c30cec18f4abf11cc4bb09c13df17">PERIPH_SPI_NEEDS_TRANSFER_REG</a></td></tr>
<tr class="memdesc:ac68c30cec18f4abf11cc4bb09c13df17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use transfer reg function from periph common. <br /></td></tr>
<tr class="separator:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb6291046cbd0102e8c87af75e4200d"><td class="memItemLeft" align="right" valign="top"><a id="afeb6291046cbd0102e8c87af75e4200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#afeb6291046cbd0102e8c87af75e4200d">PERIPH_SPI_NEEDS_TRANSFER_REGS</a></td></tr>
<tr class="memdesc:afeb6291046cbd0102e8c87af75e4200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use transfer regs function from periph common. <br /></td></tr>
<tr class="separator:afeb6291046cbd0102e8c87af75e4200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d9d193934d2c1c598837398369a197"><td class="memItemLeft" align="right" valign="top"><a id="ad6d9d193934d2c1c598837398369a197"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#ad6d9d193934d2c1c598837398369a197">HAVE_SPI_CLK_T</a></td></tr>
<tr class="memdesc:ad6d9d193934d2c1c598837398369a197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override SPI clock speed values. <br /></td></tr>
<tr class="separator:ad6d9d193934d2c1c598837398369a197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57e16cd48de3b9a989056ff8df26f84"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="gd32v_2include_2periph__cpu_8h.html#aa57e16cd48de3b9a989056ff8df26f84ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a> = KHZ(100), 
<a class="el" href="gd32v_2include_2periph__cpu_8h.html#aa57e16cd48de3b9a989056ff8df26f84a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a> = KHZ(400), 
<a class="el" href="gd32v_2include_2periph__cpu_8h.html#aa57e16cd48de3b9a989056ff8df26f84abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a> = MHZ(1), 
<a class="el" href="gd32v_2include_2periph__cpu_8h.html#aa57e16cd48de3b9a989056ff8df26f84a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a> = MHZ(5), 
<br />
&#160;&#160;<a class="el" href="gd32v_2include_2periph__cpu_8h.html#aa57e16cd48de3b9a989056ff8df26f84a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a> = MHZ(10)
<br />
 }</td></tr>
<tr class="separator:aa57e16cd48de3b9a989056ff8df26f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17adf016c33fa2f2e36c9bec898bc0c8"><td class="memItemLeft" align="right" valign="top"><a id="a17adf016c33fa2f2e36c9bec898bc0c8"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8">spi_clk_t</a></td></tr>
<tr class="memdesc:a17adf016c33fa2f2e36c9bec898bc0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI clock type. <br /></td></tr>
<tr class="separator:a17adf016c33fa2f2e36c9bec898bc0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Use the shared I2C functions</h2></td></tr>
<tr class="memitem:a5ee5980de0aba9d9d03729b400287755"><td class="memItemLeft" align="right" valign="top"><a id="a5ee5980de0aba9d9d03729b400287755"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a5ee5980de0aba9d9d03729b400287755">PERIPH_I2C_NEED_READ_REG</a></td></tr>
<tr class="memdesc:a5ee5980de0aba9d9d03729b400287755"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use read reg function from periph common. <br /></td></tr>
<tr class="separator:a5ee5980de0aba9d9d03729b400287755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826c22d1182510f6ff3129f831b1107b"><td class="memItemLeft" align="right" valign="top"><a id="a826c22d1182510f6ff3129f831b1107b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a826c22d1182510f6ff3129f831b1107b">PERIPH_I2C_NEED_WRITE_REG</a></td></tr>
<tr class="memdesc:a826c22d1182510f6ff3129f831b1107b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use write reg function from periph common. <br /></td></tr>
<tr class="separator:a826c22d1182510f6ff3129f831b1107b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df7b75f47f1d07ab97efc582ab242c6"><td class="memItemLeft" align="right" valign="top"><a id="a9df7b75f47f1d07ab97efc582ab242c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a9df7b75f47f1d07ab97efc582ab242c6">PERIPH_I2C_NEED_READ_REGS</a></td></tr>
<tr class="memdesc:a9df7b75f47f1d07ab97efc582ab242c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use read regs function from periph common. <br /></td></tr>
<tr class="separator:a9df7b75f47f1d07ab97efc582ab242c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="memItemLeft" align="right" valign="top"><a id="a2d5896b5b60b2972fe3bc25ee53fa823"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a2d5896b5b60b2972fe3bc25ee53fa823">PERIPH_I2C_NEED_WRITE_REGS</a></td></tr>
<tr class="memdesc:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use write regs function from periph common. <br /></td></tr>
<tr class="separator:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
WDT upper and lower bound times in ms</h2></td></tr>
<tr class="memitem:a5265674ed64e5865196727196ef8265b"><td class="memItemLeft" align="right" valign="top"><a id="a5265674ed64e5865196727196ef8265b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NWDT_TIME_LOWER_LIMIT</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a5265674ed64e5865196727196ef8265b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d8ac7c09912d8ac89d5ba4cc06b08c"><td class="memItemLeft" align="right" valign="top"><a id="a04d8ac7c09912d8ac89d5ba4cc06b08c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NWDT_TIME_UPPER_LIMIT</b>&#160;&#160;&#160;((UINT32_MAX &gt;&gt; 15)  * <a class="el" href="group__sys__time__units.html#ga98c842b52ffe344288b6e38b12417baa">MS_PER_SEC</a> + 1)</td></tr>
<tr class="separator:a04d8ac7c09912d8ac89d5ba4cc06b08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTT/RTC configuration</h2></td></tr>
<tr class="memitem:a7f1b3908490d3eb5fa9be2688b8b5c4d"><td class="memItemLeft" align="right" valign="top"><a id="a7f1b3908490d3eb5fa9be2688b8b5c4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a7f1b3908490d3eb5fa9be2688b8b5c4d">RTT_DEV</a>&#160;&#160;&#160;RTC</td></tr>
<tr class="memdesc:a7f1b3908490d3eb5fa9be2688b8b5c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC is used as RTT device. <br /></td></tr>
<tr class="separator:a7f1b3908490d3eb5fa9be2688b8b5c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af260dd94dbc8753c0514345c83e7398d"><td class="memItemLeft" align="right" valign="top"><a id="af260dd94dbc8753c0514345c83e7398d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#af260dd94dbc8753c0514345c83e7398d">RTT_IRQ</a>&#160;&#160;&#160;RTC_ALARM_IRQn</td></tr>
<tr class="memdesc:af260dd94dbc8753c0514345c83e7398d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC_ALARM_IRQn is used as IRQ number. <br /></td></tr>
<tr class="separator:af260dd94dbc8753c0514345c83e7398d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769fafbf3ddf1af1388aadf381a257d2"><td class="memItemLeft" align="right" valign="top"><a id="a769fafbf3ddf1af1388aadf381a257d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a769fafbf3ddf1af1388aadf381a257d2">RTT_IRQ_PRIORITY</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a769fafbf3ddf1af1388aadf381a257d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTT interrupt priority. <br /></td></tr>
<tr class="separator:a769fafbf3ddf1af1388aadf381a257d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memItemLeft" align="right" valign="top"><a id="a57f384110fe2e8f4b3c4b9ba246517c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a57f384110fe2e8f4b3c4b9ba246517c6">RTT_MAX_VALUE</a>&#160;&#160;&#160;(0xffffffff)</td></tr>
<tr class="memdesc:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">maximum RTT value <br /></td></tr>
<tr class="separator:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639ca831f0c64ac1e563dc2b8946d1b8"><td class="memItemLeft" align="right" valign="top"><a id="a639ca831f0c64ac1e563dc2b8946d1b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a639ca831f0c64ac1e563dc2b8946d1b8">RTT_MIN_FREQUENCY</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a639ca831f0c64ac1e563dc2b8946d1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">minimum RTT frequency in Hz <br /></td></tr>
<tr class="separator:a639ca831f0c64ac1e563dc2b8946d1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
USB device definitions</h2></td></tr>
<tr class="memitem:a583a5406150c09037f3e1801dc91c0cb"><td class="memItemLeft" align="right" valign="top"><a id="a583a5406150c09037f3e1801dc91c0cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a583a5406150c09037f3e1801dc91c0cb">USBDEV_SET_ADDR_AFTER_STATUS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a583a5406150c09037f3e1801dc91c0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set device address after SETUP stage. <br /></td></tr>
<tr class="separator:a583a5406150c09037f3e1801dc91c0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359f875644f47ca8bb6844b5b5a0c90e"><td class="memItemLeft" align="right" valign="top"><a id="a359f875644f47ca8bb6844b5b5a0c90e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a359f875644f47ca8bb6844b5b5a0c90e">USBDEV_NUM_ENDPOINTS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a359f875644f47ca8bb6844b5b5a0c90e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of USB OTG FS endpoints including EP0. <br /></td></tr>
<tr class="separator:a359f875644f47ca8bb6844b5b5a0c90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af3d9c2b9cf24ed0b13807d63f5e9b11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d9c2b9cf24ed0b13807d63f5e9b11f">&#9670;&nbsp;</a></span>PERIPH_SPI_NEEDS_TRANSFER_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_SPI_NEEDS_TRANSFER_BYTE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use the shared SPI functions. </p>
<p>Use transfer byte function from periph common </p>

<p class="definition">Definition at line <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html#l00380">380</a> of file <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a3d1931627629f3c43bd898da0be6075b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1931627629f3c43bd898da0be6075b">&#9670;&nbsp;</a></span>PM_NUM_MODES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PM_NUM_MODES&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of usable low power modes. </p>
<p>Number of usable low power modes </p>

<p class="definition">Definition at line <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html#l00042">42</a> of file <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a292c9a0a5b03329a153ad28343ff2e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292c9a0a5b03329a153ad28343ff2e09">&#9670;&nbsp;</a></span>SPI_HWCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HWCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="cpu__spi_8h.html#a1b9e5f52b319c2bf8bf6266b995cc740">SPI_HWCS_MASK</a> | x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override the default SPI hardware chip select access macro. </p>
<p>Since the CPU does only support one single hardware chip select line, we can detect the usage of non-valid lines by comparing to SPI_HWCS_VALID. </p>

<p class="definition">Definition at line <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html#l00358">358</a> of file <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1b9e5f52b319c2bf8bf6266b995cc740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9e5f52b319c2bf8bf6266b995cc740">&#9670;&nbsp;</a></span>SPI_HWCS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HWCS_MASK&#160;&#160;&#160;(0xffffff00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define a magic number that tells us to use hardware chip select. </p>
<p>We use a random value here, that does clearly differentiate from any possible <a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1" title="Define a CPU specific GPIO pin generator macro. ">GPIO_PIN(x)</a> value. </p>

<p class="definition">Definition at line <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html#l00350">350</a> of file <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="aa491173a6b1628f4ff82067b2e1ceaa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa491173a6b1628f4ff82067b2e1ceaa9">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power modes. </p>
<p>The GD32V has three power modes (terminology as defined by GigaDevice).</p><ul>
<li>Sleep: Only the clock of the RISC-V core is switched off.</li>
<li>Deep sleep: The RISC-V core including all AHB and APB peripheralsa and all high speed clocks are off. The LDO is in operation and the SRAM is retained. The MCU can be woken up by external interrupts or events without restart.</li>
<li>Standby: The RISC-V core including all AHB and APB peripherals, all high-speed clocks, and the LDO are off. The SRAM is not retained. The MCU can be woken up by WKUP or the NRST pin, watchdog reset and RTC alarms with restart. </li>
</ul>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa491173a6b1628f4ff82067b2e1ceaa9a680987af34237e8fb6b7092fc5c8e947"></a>GD32V_PM_STANDBY&#160;</td><td class="fielddoc"><p>STANDBY mode,. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa491173a6b1628f4ff82067b2e1ceaa9ad68bad1063f4bdf8d80e5bce8e79bce2"></a>GD32V_PM_DEEPSLEEP&#160;</td><td class="fielddoc"><p>DEEPSLEEP mode, corresponds to STOP mode of STM32. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa491173a6b1628f4ff82067b2e1ceaa9a42b0553a44f4c6cc9305cef4c589558a"></a>GD32V_PM_IDLE&#160;</td><td class="fielddoc"><p>IDLE mode. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html#l00060">60</a> of file <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aa57e16cd48de3b9a989056ff8df26f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57e16cd48de3b9a989056ff8df26f84">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84ae6cc2c3387e4da1c7cb83aefb10f5d27"></a>SPI_CLK_100KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 100KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84a8db155bff416a59ca71ce9b2a2568bf3"></a>SPI_CLK_400KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 400KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84abf727d641e5cceb12a58d29dc954c111"></a>SPI_CLK_1MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 1MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84a4105210aa902203502e4392d4a3fbe58"></a>SPI_CLK_5MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 5MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="aa57e16cd48de3b9a989056ff8df26f84a1693f88bef873b11f7b85ce0bba8175d"></a>SPI_CLK_10MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 10MHz </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html#l00392">392</a> of file <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="afcbe9c50af707480e7b3e6e9058cedc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcbe9c50af707480e7b3e6e9058cedc8">&#9670;&nbsp;</a></span>bus_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-Chip buses. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="afcbe9c50af707480e7b3e6e9058cedc8a402946f16a9c1022f209ede5060783f0"></a>AHB&#160;</td><td class="fielddoc"><p>Advanced High-performance Bus. </p>
</td></tr>
<tr><td class="fieldname"><a id="afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45"></a>APB1&#160;</td><td class="fielddoc"><p>Advanced Peripheral Bus 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b"></a>APB2&#160;</td><td class="fielddoc"><p>Advanced Peripheral Bus 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="afcbe9c50af707480e7b3e6e9058cedc8aca9b379b9c0746cfbfc781d3a808ff5d"></a>BUS_NUMOF&#160;</td><td class="fielddoc"><p>number of buses </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html#l00077">77</a> of file <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a06ed6aad7d9b996fee989c31338138cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ed6aad7d9b996fee989c31338138cd">&#9670;&nbsp;</a></span>gpio_af_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override alternative GPIO mode options. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdaf12bf4654131970b45492ae425f0f625"></a>GPIO_AF_OUT_PP&#160;</td><td class="fielddoc"><p>alternate function output - push-pull </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda3a3b429070af08f4e84765f69ede0bdc"></a>GPIO_AF_OUT_OD&#160;</td><td class="fielddoc"><p>alternate function output - open-drain </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda87ca1e0df0502682e4a49533809ddcbc"></a>GPIO_AF0&#160;</td><td class="fielddoc"><p>use alternate function 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda0ef8189f5ce80052d8c80cde9ea8a4ef"></a>GPIO_AF1&#160;</td><td class="fielddoc"><p>use alternate function 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda115d1f06f5d9bb1d760ffc38b2d8c7d3"></a>GPIO_AF2&#160;</td><td class="fielddoc"><p>use alternate function 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda6ee7ecdedade2eea2ba6459bd8f794f2"></a>GPIO_AF3&#160;</td><td class="fielddoc"><p>use alternate function 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca"></a>GPIO_AF4&#160;</td><td class="fielddoc"><p>use alternate function 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab"></a>GPIO_AF5&#160;</td><td class="fielddoc"><p>use alternate function 5 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda4d0453c14e75bca3327ee60f9e3fb00f"></a>GPIO_AF6&#160;</td><td class="fielddoc"><p>use alternate function 6 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087"></a>GPIO_AF7&#160;</td><td class="fielddoc"><p>use alternate function 7 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda38152bf620eb4ed1debc6c2351ad3db0"></a>GPIO_AF8&#160;</td><td class="fielddoc"><p>use alternate function 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda5e721ad608ffd1e0530bc3d266a877d5"></a>GPIO_AF9&#160;</td><td class="fielddoc"><p>use alternate function 9 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda502b67e92ad83116b3067b02862c39a9"></a>GPIO_AF10&#160;</td><td class="fielddoc"><p>use alternate function 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdad955dd2b1f56ee5176621b076b82c6f1"></a>GPIO_AF11&#160;</td><td class="fielddoc"><p>use alternate function 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c"></a>GPIO_AF12&#160;</td><td class="fielddoc"><p>use alternate function 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4"></a>GPIO_AF13&#160;</td><td class="fielddoc"><p>use alternate function 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda661b593043b2fbe70e380b0b227ddbb4"></a>GPIO_AF14&#160;</td><td class="fielddoc"><p>use alternate function 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda23f57b0577422fa3d049deb151493e0c"></a>GPIO_AF15&#160;</td><td class="fielddoc"><p>use alternate function 15 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda76daab533e4887a9b2d4bc3821506fd6"></a>GPIO_AF_UNDEF&#160;</td><td class="fielddoc"><p>an UNDEF value definition, e.g. </p>
<p>for register based spi </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html#l00166">166</a> of file <a class="el" href="gd32v_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a4da7fcde3841d448846bf0355385691a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da7fcde3841d448846bf0355385691a">&#9670;&nbsp;</a></span>gpio_init_af()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gpio_init_af </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a>&#160;</td>
          <td class="paramname"><em>af</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the alternate function for the given pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>pin to configure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">af</td><td>alternate function to use </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5cc817fd48cd5f0cddc7bf907a9a30cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc817fd48cd5f0cddc7bf907a9a30cf">&#9670;&nbsp;</a></span>gpio_init_analog()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gpio_init_analog </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>pin</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the given pin to be used as ADC input. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>pin to configure </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0dc6c61f08126486556df81b18638f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc6c61f08126486556df81b18638f63">&#9670;&nbsp;</a></span>periph_apb_clk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t periph_apb_clk </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a>&#160;</td>
          <td class="paramname"><em>bus</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the actual bus clock frequency for the APB buses. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus</td><td>target APBx bus</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bus clock frequency in Hz </dd></dl>

</div>
</div>
<a id="abe3fb311530bf7e14b217cc09fa28e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3fb311530bf7e14b217cc09fa28e5d">&#9670;&nbsp;</a></span>periph_clk_dis()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void periph_clk_dis </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a>&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the given peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus</td><td>bus the peripheral is connected to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>bit in the RCU enable register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8e041ea8d5deb05257048da1642d36ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e041ea8d5deb05257048da1642d36ce">&#9670;&nbsp;</a></span>periph_clk_en()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void periph_clk_en </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a>&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the given peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus</td><td>bus the peripheral is connected to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>bit in the RCU enable register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Mar 13 2025 10:38:25 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
