
FLASH_DATA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d5c  08000254  08000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08007fb0  08007fb0  00008fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ff0  08007ff0  00009028  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007ff0  08007ff0  00008ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ff8  08007ff8  00009028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ff8  08007ff8  00008ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ffc  08007ffc  00008ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000028  20000000  08008000  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  20000028  08008028  00009028  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001dc  08008028  000091dc  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00009028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c20  00000000  00000000  0000905e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000226a  00000000  00000000  00019c7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c08  00000000  00000000  0001bee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000951  00000000  00000000  0001caf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a32d  00000000  00000000  0001d441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd3c  00000000  00000000  0004776e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001094dc  00000000  00000000  000574aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00160986  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031d4  00000000  00000000  001609cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00163ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000254 <__do_global_dtors_aux>:
 8000254:	b510      	push	{r4, lr}
 8000256:	4c05      	ldr	r4, [pc, #20]	@ (800026c <__do_global_dtors_aux+0x18>)
 8000258:	7823      	ldrb	r3, [r4, #0]
 800025a:	b933      	cbnz	r3, 800026a <__do_global_dtors_aux+0x16>
 800025c:	4b04      	ldr	r3, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x1c>)
 800025e:	b113      	cbz	r3, 8000266 <__do_global_dtors_aux+0x12>
 8000260:	4804      	ldr	r0, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x20>)
 8000262:	f3af 8000 	nop.w
 8000266:	2301      	movs	r3, #1
 8000268:	7023      	strb	r3, [r4, #0]
 800026a:	bd10      	pop	{r4, pc}
 800026c:	20000028 	.word	0x20000028
 8000270:	00000000 	.word	0x00000000
 8000274:	08007f98 	.word	0x08007f98

08000278 <frame_dummy>:
 8000278:	b508      	push	{r3, lr}
 800027a:	4b03      	ldr	r3, [pc, #12]	@ (8000288 <frame_dummy+0x10>)
 800027c:	b11b      	cbz	r3, 8000286 <frame_dummy+0xe>
 800027e:	4903      	ldr	r1, [pc, #12]	@ (800028c <frame_dummy+0x14>)
 8000280:	4803      	ldr	r0, [pc, #12]	@ (8000290 <frame_dummy+0x18>)
 8000282:	f3af 8000 	nop.w
 8000286:	bd08      	pop	{r3, pc}
 8000288:	00000000 	.word	0x00000000
 800028c:	2000002c 	.word	0x2000002c
 8000290:	08007f98 	.word	0x08007f98

08000294 <__aeabi_uldivmod>:
 8000294:	b953      	cbnz	r3, 80002ac <__aeabi_uldivmod+0x18>
 8000296:	b94a      	cbnz	r2, 80002ac <__aeabi_uldivmod+0x18>
 8000298:	2900      	cmp	r1, #0
 800029a:	bf08      	it	eq
 800029c:	2800      	cmpeq	r0, #0
 800029e:	bf1c      	itt	ne
 80002a0:	f04f 31ff 	movne.w	r1, #4294967295
 80002a4:	f04f 30ff 	movne.w	r0, #4294967295
 80002a8:	f000 b9b0 	b.w	800060c <__aeabi_idiv0>
 80002ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b4:	f000 f806 	bl	80002c4 <__udivmoddi4>
 80002b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c0:	b004      	add	sp, #16
 80002c2:	4770      	bx	lr

080002c4 <__udivmoddi4>:
 80002c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ca:	4688      	mov	r8, r1
 80002cc:	4604      	mov	r4, r0
 80002ce:	468e      	mov	lr, r1
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d14a      	bne.n	800036a <__udivmoddi4+0xa6>
 80002d4:	428a      	cmp	r2, r1
 80002d6:	4617      	mov	r7, r2
 80002d8:	d95f      	bls.n	800039a <__udivmoddi4+0xd6>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	b14e      	cbz	r6, 80002f4 <__udivmoddi4+0x30>
 80002e0:	f1c6 0320 	rsb	r3, r6, #32
 80002e4:	fa01 fe06 	lsl.w	lr, r1, r6
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	40b4      	lsls	r4, r6
 80002ec:	fa20 f303 	lsr.w	r3, r0, r3
 80002f0:	ea43 0e0e 	orr.w	lr, r3, lr
 80002f4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f8:	fa1f fc87 	uxth.w	ip, r7
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fbbe f1f8 	udiv	r1, lr, r8
 8000302:	fb08 ee11 	mls	lr, r8, r1, lr
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x5e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f101 30ff 	add.w	r0, r1, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x5c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 8154 	bhi.w	80005c8 <__udivmoddi4+0x304>
 8000320:	4601      	mov	r1, r0
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	b2a2      	uxth	r2, r4
 8000326:	fbb3 f0f8 	udiv	r0, r3, r8
 800032a:	fb08 3310 	mls	r3, r8, r0, r3
 800032e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000332:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000336:	4594      	cmp	ip, r2
 8000338:	d90b      	bls.n	8000352 <__udivmoddi4+0x8e>
 800033a:	18ba      	adds	r2, r7, r2
 800033c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000340:	bf2c      	ite	cs
 8000342:	2401      	movcs	r4, #1
 8000344:	2400      	movcc	r4, #0
 8000346:	4594      	cmp	ip, r2
 8000348:	d902      	bls.n	8000350 <__udivmoddi4+0x8c>
 800034a:	2c00      	cmp	r4, #0
 800034c:	f000 813f 	beq.w	80005ce <__udivmoddi4+0x30a>
 8000350:	4618      	mov	r0, r3
 8000352:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000356:	eba2 020c 	sub.w	r2, r2, ip
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa2>
 800035e:	40f2      	lsrs	r2, r6
 8000360:	2300      	movs	r3, #0
 8000362:	e9c5 2300 	strd	r2, r3, [r5]
 8000366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xb6>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb0>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa2>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d14e      	bne.n	8000420 <__udivmoddi4+0x15c>
 8000382:	4543      	cmp	r3, r8
 8000384:	f0c0 8112 	bcc.w	80005ac <__udivmoddi4+0x2e8>
 8000388:	4282      	cmp	r2, r0
 800038a:	f240 810f 	bls.w	80005ac <__udivmoddi4+0x2e8>
 800038e:	4608      	mov	r0, r1
 8000390:	2d00      	cmp	r5, #0
 8000392:	d0e8      	beq.n	8000366 <__udivmoddi4+0xa2>
 8000394:	e9c5 4e00 	strd	r4, lr, [r5]
 8000398:	e7e5      	b.n	8000366 <__udivmoddi4+0xa2>
 800039a:	2a00      	cmp	r2, #0
 800039c:	f000 80ac 	beq.w	80004f8 <__udivmoddi4+0x234>
 80003a0:	fab2 f682 	clz	r6, r2
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	f040 80bb 	bne.w	8000520 <__udivmoddi4+0x25c>
 80003aa:	1a8b      	subs	r3, r1, r2
 80003ac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003b0:	b2bc      	uxth	r4, r7
 80003b2:	2101      	movs	r1, #1
 80003b4:	0c02      	lsrs	r2, r0, #16
 80003b6:	b280      	uxth	r0, r0
 80003b8:	fbb3 fcfe 	udiv	ip, r3, lr
 80003bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003c0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003c4:	fb04 f20c 	mul.w	r2, r4, ip
 80003c8:	429a      	cmp	r2, r3
 80003ca:	d90e      	bls.n	80003ea <__udivmoddi4+0x126>
 80003cc:	18fb      	adds	r3, r7, r3
 80003ce:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d2:	bf2c      	ite	cs
 80003d4:	f04f 0901 	movcs.w	r9, #1
 80003d8:	f04f 0900 	movcc.w	r9, #0
 80003dc:	429a      	cmp	r2, r3
 80003de:	d903      	bls.n	80003e8 <__udivmoddi4+0x124>
 80003e0:	f1b9 0f00 	cmp.w	r9, #0
 80003e4:	f000 80ec 	beq.w	80005c0 <__udivmoddi4+0x2fc>
 80003e8:	46c4      	mov	ip, r8
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80003f4:	fb04 f408 	mul.w	r4, r4, r8
 80003f8:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003fc:	4294      	cmp	r4, r2
 80003fe:	d90b      	bls.n	8000418 <__udivmoddi4+0x154>
 8000400:	18ba      	adds	r2, r7, r2
 8000402:	f108 33ff 	add.w	r3, r8, #4294967295
 8000406:	bf2c      	ite	cs
 8000408:	2001      	movcs	r0, #1
 800040a:	2000      	movcc	r0, #0
 800040c:	4294      	cmp	r4, r2
 800040e:	d902      	bls.n	8000416 <__udivmoddi4+0x152>
 8000410:	2800      	cmp	r0, #0
 8000412:	f000 80d1 	beq.w	80005b8 <__udivmoddi4+0x2f4>
 8000416:	4698      	mov	r8, r3
 8000418:	1b12      	subs	r2, r2, r4
 800041a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 800041e:	e79d      	b.n	800035c <__udivmoddi4+0x98>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa08 f401 	lsl.w	r4, r8, r1
 800042a:	fa00 f901 	lsl.w	r9, r0, r1
 800042e:	fa22 f706 	lsr.w	r7, r2, r6
 8000432:	fa28 f806 	lsr.w	r8, r8, r6
 8000436:	408a      	lsls	r2, r1
 8000438:	431f      	orrs	r7, r3
 800043a:	fa20 f306 	lsr.w	r3, r0, r6
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	4323      	orrs	r3, r4
 8000442:	fa1f fc87 	uxth.w	ip, r7
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fbb8 fef0 	udiv	lr, r8, r0
 800044c:	fb00 881e 	mls	r8, r0, lr, r8
 8000450:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000454:	fb0e f80c 	mul.w	r8, lr, ip
 8000458:	45a0      	cmp	r8, r4
 800045a:	d90e      	bls.n	800047a <__udivmoddi4+0x1b6>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000462:	bf2c      	ite	cs
 8000464:	f04f 0b01 	movcs.w	fp, #1
 8000468:	f04f 0b00 	movcc.w	fp, #0
 800046c:	45a0      	cmp	r8, r4
 800046e:	d903      	bls.n	8000478 <__udivmoddi4+0x1b4>
 8000470:	f1bb 0f00 	cmp.w	fp, #0
 8000474:	f000 80b8 	beq.w	80005e8 <__udivmoddi4+0x324>
 8000478:	46d6      	mov	lr, sl
 800047a:	eba4 0408 	sub.w	r4, r4, r8
 800047e:	fa1f f883 	uxth.w	r8, r3
 8000482:	fbb4 f3f0 	udiv	r3, r4, r0
 8000486:	fb00 4413 	mls	r4, r0, r3, r4
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000492:	45a4      	cmp	ip, r4
 8000494:	d90e      	bls.n	80004b4 <__udivmoddi4+0x1f0>
 8000496:	193c      	adds	r4, r7, r4
 8000498:	f103 30ff 	add.w	r0, r3, #4294967295
 800049c:	bf2c      	ite	cs
 800049e:	f04f 0801 	movcs.w	r8, #1
 80004a2:	f04f 0800 	movcc.w	r8, #0
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d903      	bls.n	80004b2 <__udivmoddi4+0x1ee>
 80004aa:	f1b8 0f00 	cmp.w	r8, #0
 80004ae:	f000 809f 	beq.w	80005f0 <__udivmoddi4+0x32c>
 80004b2:	4603      	mov	r3, r0
 80004b4:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b8:	eba4 040c 	sub.w	r4, r4, ip
 80004bc:	fba0 ec02 	umull	lr, ip, r0, r2
 80004c0:	4564      	cmp	r4, ip
 80004c2:	4673      	mov	r3, lr
 80004c4:	46e0      	mov	r8, ip
 80004c6:	d302      	bcc.n	80004ce <__udivmoddi4+0x20a>
 80004c8:	d107      	bne.n	80004da <__udivmoddi4+0x216>
 80004ca:	45f1      	cmp	r9, lr
 80004cc:	d205      	bcs.n	80004da <__udivmoddi4+0x216>
 80004ce:	ebbe 0302 	subs.w	r3, lr, r2
 80004d2:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004d6:	3801      	subs	r0, #1
 80004d8:	46e0      	mov	r8, ip
 80004da:	b15d      	cbz	r5, 80004f4 <__udivmoddi4+0x230>
 80004dc:	ebb9 0203 	subs.w	r2, r9, r3
 80004e0:	eb64 0408 	sbc.w	r4, r4, r8
 80004e4:	fa04 f606 	lsl.w	r6, r4, r6
 80004e8:	fa22 f301 	lsr.w	r3, r2, r1
 80004ec:	40cc      	lsrs	r4, r1
 80004ee:	431e      	orrs	r6, r3
 80004f0:	e9c5 6400 	strd	r6, r4, [r5]
 80004f4:	2100      	movs	r1, #0
 80004f6:	e736      	b.n	8000366 <__udivmoddi4+0xa2>
 80004f8:	fbb1 fcf2 	udiv	ip, r1, r2
 80004fc:	0c01      	lsrs	r1, r0, #16
 80004fe:	4614      	mov	r4, r2
 8000500:	b280      	uxth	r0, r0
 8000502:	4696      	mov	lr, r2
 8000504:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000508:	2620      	movs	r6, #32
 800050a:	4690      	mov	r8, r2
 800050c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000510:	4610      	mov	r0, r2
 8000512:	fbb1 f1f2 	udiv	r1, r1, r2
 8000516:	eba3 0308 	sub.w	r3, r3, r8
 800051a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051e:	e74b      	b.n	80003b8 <__udivmoddi4+0xf4>
 8000520:	40b7      	lsls	r7, r6
 8000522:	f1c6 0320 	rsb	r3, r6, #32
 8000526:	fa01 f206 	lsl.w	r2, r1, r6
 800052a:	fa21 f803 	lsr.w	r8, r1, r3
 800052e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000532:	fa20 f303 	lsr.w	r3, r0, r3
 8000536:	b2bc      	uxth	r4, r7
 8000538:	40b0      	lsls	r0, r6
 800053a:	4313      	orrs	r3, r2
 800053c:	0c02      	lsrs	r2, r0, #16
 800053e:	0c19      	lsrs	r1, r3, #16
 8000540:	b280      	uxth	r0, r0
 8000542:	fbb8 f9fe 	udiv	r9, r8, lr
 8000546:	fb0e 8819 	mls	r8, lr, r9, r8
 800054a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	4588      	cmp	r8, r1
 8000554:	d951      	bls.n	80005fa <__udivmoddi4+0x336>
 8000556:	1879      	adds	r1, r7, r1
 8000558:	f109 3cff 	add.w	ip, r9, #4294967295
 800055c:	bf2c      	ite	cs
 800055e:	f04f 0a01 	movcs.w	sl, #1
 8000562:	f04f 0a00 	movcc.w	sl, #0
 8000566:	4588      	cmp	r8, r1
 8000568:	d902      	bls.n	8000570 <__udivmoddi4+0x2ac>
 800056a:	f1ba 0f00 	cmp.w	sl, #0
 800056e:	d031      	beq.n	80005d4 <__udivmoddi4+0x310>
 8000570:	eba1 0108 	sub.w	r1, r1, r8
 8000574:	fbb1 f9fe 	udiv	r9, r1, lr
 8000578:	fb09 f804 	mul.w	r8, r9, r4
 800057c:	fb0e 1119 	mls	r1, lr, r9, r1
 8000580:	b29b      	uxth	r3, r3
 8000582:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000586:	4543      	cmp	r3, r8
 8000588:	d235      	bcs.n	80005f6 <__udivmoddi4+0x332>
 800058a:	18fb      	adds	r3, r7, r3
 800058c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000590:	bf2c      	ite	cs
 8000592:	f04f 0a01 	movcs.w	sl, #1
 8000596:	f04f 0a00 	movcc.w	sl, #0
 800059a:	4543      	cmp	r3, r8
 800059c:	d2bb      	bcs.n	8000516 <__udivmoddi4+0x252>
 800059e:	f1ba 0f00 	cmp.w	sl, #0
 80005a2:	d1b8      	bne.n	8000516 <__udivmoddi4+0x252>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e7b4      	b.n	8000516 <__udivmoddi4+0x252>
 80005ac:	1a84      	subs	r4, r0, r2
 80005ae:	eb68 0203 	sbc.w	r2, r8, r3
 80005b2:	2001      	movs	r0, #1
 80005b4:	4696      	mov	lr, r2
 80005b6:	e6eb      	b.n	8000390 <__udivmoddi4+0xcc>
 80005b8:	443a      	add	r2, r7
 80005ba:	f1a8 0802 	sub.w	r8, r8, #2
 80005be:	e72b      	b.n	8000418 <__udivmoddi4+0x154>
 80005c0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c4:	443b      	add	r3, r7
 80005c6:	e710      	b.n	80003ea <__udivmoddi4+0x126>
 80005c8:	3902      	subs	r1, #2
 80005ca:	443b      	add	r3, r7
 80005cc:	e6a9      	b.n	8000322 <__udivmoddi4+0x5e>
 80005ce:	443a      	add	r2, r7
 80005d0:	3802      	subs	r0, #2
 80005d2:	e6be      	b.n	8000352 <__udivmoddi4+0x8e>
 80005d4:	eba7 0808 	sub.w	r8, r7, r8
 80005d8:	f1a9 0c02 	sub.w	ip, r9, #2
 80005dc:	4441      	add	r1, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c9      	b.n	800057c <__udivmoddi4+0x2b8>
 80005e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80005ec:	443c      	add	r4, r7
 80005ee:	e744      	b.n	800047a <__udivmoddi4+0x1b6>
 80005f0:	3b02      	subs	r3, #2
 80005f2:	443c      	add	r4, r7
 80005f4:	e75e      	b.n	80004b4 <__udivmoddi4+0x1f0>
 80005f6:	4649      	mov	r1, r9
 80005f8:	e78d      	b.n	8000516 <__udivmoddi4+0x252>
 80005fa:	eba1 0108 	sub.w	r1, r1, r8
 80005fe:	46cc      	mov	ip, r9
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7b8      	b.n	800057c <__udivmoddi4+0x2b8>
 800060a:	bf00      	nop

0800060c <__aeabi_idiv0>:
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop

08000610 <write_data_to_flash>:
uint8_t received_length = 0;
uint8_t rx_buffer[250];
uint8_t rx_status = 0;

HAL_StatusTypeDef write_data_to_flash(uint8_t *data, uint16_t length)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b092      	sub	sp, #72	@ 0x48
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	460b      	mov	r3, r1
 800061a:	807b      	strh	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint32_t flash_address = 0x0807B000; // Example: inside Bank1, Sector 30
 800061c:	4b3f      	ldr	r3, [pc, #252]	@ (800071c <write_data_to_flash+0x10c>)
 800061e:	643b      	str	r3, [r7, #64]	@ 0x40

    // Aligned buffer for quadword programming (GCC/ARMCC style)
    uint8_t temp[16] __attribute__((aligned(8)));

    HAL_FLASH_Unlock();
 8000620:	f000 fee4 	bl	80013ec <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef Erase;
    uint32_t SectorError = 0;
 8000624:	2300      	movs	r3, #0
 8000626:	60fb      	str	r3, [r7, #12]

    // Determine which bank and the sector index for this address:
    // Bank1: 0x08000000 - 0x0803FFFF, Bank2: 0x08040000 - 0x0807FFFF
    if (flash_address < 0x08040000) { // Bank1
 8000628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800062a:	4a3d      	ldr	r2, [pc, #244]	@ (8000720 <write_data_to_flash+0x110>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d807      	bhi.n	8000640 <write_data_to_flash+0x30>
        Erase.Banks = FLASH_BANK_1;
 8000630:	2301      	movs	r3, #1
 8000632:	617b      	str	r3, [r7, #20]
        Erase.Sector = (flash_address - 0x08000000) / 0x2000;
 8000634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000636:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800063a:	0b5b      	lsrs	r3, r3, #13
 800063c:	61bb      	str	r3, [r7, #24]
 800063e:	e008      	b.n	8000652 <write_data_to_flash+0x42>
    } else { // Bank2
        Erase.Banks = FLASH_BANK_2;
 8000640:	2302      	movs	r3, #2
 8000642:	617b      	str	r3, [r7, #20]
        Erase.Sector = (flash_address - 0x08040000) / 0x2000;
 8000644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000646:	f103 4377 	add.w	r3, r3, #4143972352	@ 0xf7000000
 800064a:	f503 037c 	add.w	r3, r3, #16515072	@ 0xfc0000
 800064e:	0b5b      	lsrs	r3, r3, #13
 8000650:	61bb      	str	r3, [r7, #24]
    }
    Erase.TypeErase  = FLASH_TYPEERASE_SECTORS;
 8000652:	2304      	movs	r3, #4
 8000654:	613b      	str	r3, [r7, #16]
    Erase.NbSectors  = 1;
 8000656:	2301      	movs	r3, #1
 8000658:	61fb      	str	r3, [r7, #28]

    status = HAL_FLASHEx_Erase(&Erase, &SectorError);
 800065a:	f107 020c 	add.w	r2, r7, #12
 800065e:	f107 0310 	add.w	r3, r7, #16
 8000662:	4611      	mov	r1, r2
 8000664:	4618      	mov	r0, r3
 8000666:	f001 f80d 	bl	8001684 <HAL_FLASHEx_Erase>
 800066a:	4603      	mov	r3, r0
 800066c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 8000670:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000674:	2b00      	cmp	r3, #0
 8000676:	d004      	beq.n	8000682 <write_data_to_flash+0x72>
    {
        HAL_FLASH_Lock();
 8000678:	f000 fede 	bl	8001438 <HAL_FLASH_Lock>
        return status;
 800067c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000680:	e047      	b.n	8000712 <write_data_to_flash+0x102>
    }

    // Program data in 16-byte (quadword) units, aligned as required
    for (uint32_t i = 0; i < length; i += 16)
 8000682:	2300      	movs	r3, #0
 8000684:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000686:	e03a      	b.n	80006fe <write_data_to_flash+0xee>
    {
        uint32_t remaining = length - i;
 8000688:	887a      	ldrh	r2, [r7, #2]
 800068a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800068c:	1ad3      	subs	r3, r2, r3
 800068e:	637b      	str	r3, [r7, #52]	@ 0x34
        for (uint32_t j = 0; j < 16; j++)
 8000690:	2300      	movs	r3, #0
 8000692:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000694:	e014      	b.n	80006c0 <write_data_to_flash+0xb0>
            temp[j] = (j < remaining) ? data[i + j] : 0xFF;
 8000696:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800069a:	429a      	cmp	r2, r3
 800069c:	d206      	bcs.n	80006ac <write_data_to_flash+0x9c>
 800069e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80006a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80006a2:	4413      	add	r3, r2
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	4413      	add	r3, r2
 80006a8:	7819      	ldrb	r1, [r3, #0]
 80006aa:	e000      	b.n	80006ae <write_data_to_flash+0x9e>
 80006ac:	21ff      	movs	r1, #255	@ 0xff
 80006ae:	f107 0220 	add.w	r2, r7, #32
 80006b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80006b4:	4413      	add	r3, r2
 80006b6:	460a      	mov	r2, r1
 80006b8:	701a      	strb	r2, [r3, #0]
        for (uint32_t j = 0; j < 16; j++)
 80006ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80006bc:	3301      	adds	r3, #1
 80006be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80006c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80006c2:	2b0f      	cmp	r3, #15
 80006c4:	d9e7      	bls.n	8000696 <write_data_to_flash+0x86>

        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, flash_address, (uint32_t)temp);
 80006c6:	f107 0320 	add.w	r3, r7, #32
 80006ca:	461a      	mov	r2, r3
 80006cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80006ce:	2002      	movs	r0, #2
 80006d0:	f000 fe14 	bl	80012fc <HAL_FLASH_Program>
 80006d4:	4603      	mov	r3, r0
 80006d6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if (status != HAL_OK) break;
 80006da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d112      	bne.n	8000708 <write_data_to_flash+0xf8>

        flash_address += 16;
 80006e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80006e4:	3310      	adds	r3, #16
 80006e6:	643b      	str	r3, [r7, #64]	@ 0x40
        if (flash_address >= 0x08080000) { status = HAL_ERROR; break; } // stay within flash range
 80006e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80006ea:	4a0e      	ldr	r2, [pc, #56]	@ (8000724 <write_data_to_flash+0x114>)
 80006ec:	4293      	cmp	r3, r2
 80006ee:	d903      	bls.n	80006f8 <write_data_to_flash+0xe8>
 80006f0:	2301      	movs	r3, #1
 80006f2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80006f6:	e008      	b.n	800070a <write_data_to_flash+0xfa>
    for (uint32_t i = 0; i < length; i += 16)
 80006f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80006fa:	3310      	adds	r3, #16
 80006fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80006fe:	887b      	ldrh	r3, [r7, #2]
 8000700:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000702:	429a      	cmp	r2, r3
 8000704:	d3c0      	bcc.n	8000688 <write_data_to_flash+0x78>
 8000706:	e000      	b.n	800070a <write_data_to_flash+0xfa>
        if (status != HAL_OK) break;
 8000708:	bf00      	nop
    }

    HAL_FLASH_Lock();
 800070a:	f000 fe95 	bl	8001438 <HAL_FLASH_Lock>
    return status;
 800070e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8000712:	4618      	mov	r0, r3
 8000714:	3748      	adds	r7, #72	@ 0x48
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	0807b000 	.word	0x0807b000
 8000720:	0803ffff 	.word	0x0803ffff
 8000724:	0807ffff 	.word	0x0807ffff

08000728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072c:	f000 faf2 	bl	8000d14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000730:	f000 f810 	bl	8000754 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000734:	f000 f8ca 	bl	80008cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000738:	f000 f87c 	bl	8000834 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &len, 1);
 800073c:	2201      	movs	r2, #1
 800073e:	4903      	ldr	r1, [pc, #12]	@ (800074c <main+0x24>)
 8000740:	4803      	ldr	r0, [pc, #12]	@ (8000750 <main+0x28>)
 8000742:	f005 fd05 	bl	8006150 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000746:	bf00      	nop
 8000748:	e7fd      	b.n	8000746 <main+0x1e>
 800074a:	bf00      	nop
 800074c:	200000d8 	.word	0x200000d8
 8000750:	20000044 	.word	0x20000044

08000754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b09c      	sub	sp, #112	@ 0x70
 8000758:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800075a:	f107 0320 	add.w	r3, r7, #32
 800075e:	2250      	movs	r2, #80	@ 0x50
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f007 fbec 	bl	8007f40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000768:	f107 0308 	add.w	r3, r7, #8
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
 8000776:	611a      	str	r2, [r3, #16]
 8000778:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800077a:	4b2c      	ldr	r3, [pc, #176]	@ (800082c <SystemClock_Config+0xd8>)
 800077c:	691b      	ldr	r3, [r3, #16]
 800077e:	4a2b      	ldr	r2, [pc, #172]	@ (800082c <SystemClock_Config+0xd8>)
 8000780:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000784:	6113      	str	r3, [r2, #16]
 8000786:	4b29      	ldr	r3, [pc, #164]	@ (800082c <SystemClock_Config+0xd8>)
 8000788:	691b      	ldr	r3, [r3, #16]
 800078a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800078e:	607b      	str	r3, [r7, #4]
 8000790:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000792:	bf00      	nop
 8000794:	4b25      	ldr	r3, [pc, #148]	@ (800082c <SystemClock_Config+0xd8>)
 8000796:	695b      	ldr	r3, [r3, #20]
 8000798:	f003 0308 	and.w	r3, r3, #8
 800079c:	2b08      	cmp	r3, #8
 800079e:	d1f9      	bne.n	8000794 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007a0:	2301      	movs	r3, #1
 80007a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007aa:	2302      	movs	r3, #2
 80007ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80007ae:	2303      	movs	r3, #3
 80007b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 80007b6:	2328      	movs	r3, #40	@ 0x28
 80007b8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007ba:	2302      	movs	r3, #2
 80007bc:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007be:	2302      	movs	r3, #2
 80007c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007c2:	2302      	movs	r3, #2
 80007c4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 80007c6:	230c      	movs	r3, #12
 80007c8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80007ca:	2300      	movs	r3, #0
 80007cc:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d2:	f107 0320 	add.w	r3, r7, #32
 80007d6:	4618      	mov	r0, r3
 80007d8:	f001 f9ce 	bl	8001b78 <HAL_RCC_OscConfig>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80007e2:	f000 f939 	bl	8000a58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e6:	231f      	movs	r3, #31
 80007e8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ea:	2303      	movs	r3, #3
 80007ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ee:	2300      	movs	r3, #0
 80007f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007f6:	2300      	movs	r3, #0
 80007f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80007fa:	2300      	movs	r3, #0
 80007fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007fe:	f107 0308 	add.w	r3, r7, #8
 8000802:	2105      	movs	r1, #5
 8000804:	4618      	mov	r0, r3
 8000806:	f001 fdef 	bl	80023e8 <HAL_RCC_ClockConfig>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000810:	f000 f922 	bl	8000a58 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000814:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <SystemClock_Config+0xdc>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800081c:	4a04      	ldr	r2, [pc, #16]	@ (8000830 <SystemClock_Config+0xdc>)
 800081e:	f043 0320 	orr.w	r3, r3, #32
 8000822:	6013      	str	r3, [r2, #0]
}
 8000824:	bf00      	nop
 8000826:	3770      	adds	r7, #112	@ 0x70
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	44020800 	.word	0x44020800
 8000830:	40022000 	.word	0x40022000

08000834 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000838:	4b22      	ldr	r3, [pc, #136]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800083a:	4a23      	ldr	r2, [pc, #140]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800083c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800083e:	4b21      	ldr	r3, [pc, #132]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000840:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	4b1f      	ldr	r3, [pc, #124]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800084c:	4b1d      	ldr	r3, [pc, #116]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000852:	4b1c      	ldr	r3, [pc, #112]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000858:	4b1a      	ldr	r3, [pc, #104]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800085a:	220c      	movs	r2, #12
 800085c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085e:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000860:	2200      	movs	r2, #0
 8000862:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000864:	4b17      	ldr	r3, [pc, #92]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000866:	2200      	movs	r2, #0
 8000868:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086a:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800086c:	2200      	movs	r2, #0
 800086e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000870:	4b14      	ldr	r3, [pc, #80]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000876:	4b13      	ldr	r3, [pc, #76]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000878:	2200      	movs	r2, #0
 800087a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087c:	4811      	ldr	r0, [pc, #68]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 800087e:	f005 fb79 	bl	8005f74 <HAL_UART_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000888:	f000 f8e6 	bl	8000a58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800088c:	2100      	movs	r1, #0
 800088e:	480d      	ldr	r0, [pc, #52]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 8000890:	f007 fa8b 	bl	8007daa <HAL_UARTEx_SetTxFifoThreshold>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800089a:	f000 f8dd 	bl	8000a58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800089e:	2100      	movs	r1, #0
 80008a0:	4808      	ldr	r0, [pc, #32]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 80008a2:	f007 fac0 	bl	8007e26 <HAL_UARTEx_SetRxFifoThreshold>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008ac:	f000 f8d4 	bl	8000a58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008b0:	4804      	ldr	r0, [pc, #16]	@ (80008c4 <MX_USART2_UART_Init+0x90>)
 80008b2:	f007 fa41 	bl	8007d38 <HAL_UARTEx_DisableFifoMode>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008bc:	f000 f8cc 	bl	8000a58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c0:	bf00      	nop
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20000044 	.word	0x20000044
 80008c8:	40004400 	.word	0x40004400

080008cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b08a      	sub	sp, #40	@ 0x28
 80008d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]
 80008dc:	609a      	str	r2, [r3, #8]
 80008de:	60da      	str	r2, [r3, #12]
 80008e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e2:	4b36      	ldr	r3, [pc, #216]	@ (80009bc <MX_GPIO_Init+0xf0>)
 80008e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008e8:	4a34      	ldr	r2, [pc, #208]	@ (80009bc <MX_GPIO_Init+0xf0>)
 80008ea:	f043 0304 	orr.w	r3, r3, #4
 80008ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008f2:	4b32      	ldr	r3, [pc, #200]	@ (80009bc <MX_GPIO_Init+0xf0>)
 80008f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008f8:	f003 0304 	and.w	r3, r3, #4
 80008fc:	613b      	str	r3, [r7, #16]
 80008fe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000900:	4b2e      	ldr	r3, [pc, #184]	@ (80009bc <MX_GPIO_Init+0xf0>)
 8000902:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000906:	4a2d      	ldr	r2, [pc, #180]	@ (80009bc <MX_GPIO_Init+0xf0>)
 8000908:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800090c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000910:	4b2a      	ldr	r3, [pc, #168]	@ (80009bc <MX_GPIO_Init+0xf0>)
 8000912:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	4b27      	ldr	r3, [pc, #156]	@ (80009bc <MX_GPIO_Init+0xf0>)
 8000920:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000924:	4a25      	ldr	r2, [pc, #148]	@ (80009bc <MX_GPIO_Init+0xf0>)
 8000926:	f043 0301 	orr.w	r3, r3, #1
 800092a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800092e:	4b23      	ldr	r3, [pc, #140]	@ (80009bc <MX_GPIO_Init+0xf0>)
 8000930:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000934:	f003 0301 	and.w	r3, r3, #1
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800093c:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <MX_GPIO_Init+0xf0>)
 800093e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000942:	4a1e      	ldr	r2, [pc, #120]	@ (80009bc <MX_GPIO_Init+0xf0>)
 8000944:	f043 0302 	orr.w	r3, r3, #2
 8000948:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800094c:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <MX_GPIO_Init+0xf0>)
 800094e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000952:	f003 0302 	and.w	r3, r3, #2
 8000956:	607b      	str	r3, [r7, #4]
 8000958:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	2120      	movs	r1, #32
 800095e:	4818      	ldr	r0, [pc, #96]	@ (80009c0 <MX_GPIO_Init+0xf4>)
 8000960:	f001 f8f2 	bl	8001b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000964:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000968:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800096a:	4b16      	ldr	r3, [pc, #88]	@ (80009c4 <MX_GPIO_Init+0xf8>)
 800096c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000972:	f107 0314 	add.w	r3, r7, #20
 8000976:	4619      	mov	r1, r3
 8000978:	4813      	ldr	r0, [pc, #76]	@ (80009c8 <MX_GPIO_Init+0xfc>)
 800097a:	f000 ff87 	bl	800188c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800097e:	2320      	movs	r3, #32
 8000980:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000982:	2301      	movs	r3, #1
 8000984:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098a:	2300      	movs	r3, #0
 800098c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098e:	f107 0314 	add.w	r3, r7, #20
 8000992:	4619      	mov	r1, r3
 8000994:	480a      	ldr	r0, [pc, #40]	@ (80009c0 <MX_GPIO_Init+0xf4>)
 8000996:	f000 ff79 	bl	800188c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800099a:	2310      	movs	r3, #16
 800099c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800099e:	2300      	movs	r3, #0
 80009a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009a6:	f107 0314 	add.w	r3, r7, #20
 80009aa:	4619      	mov	r1, r3
 80009ac:	4806      	ldr	r0, [pc, #24]	@ (80009c8 <MX_GPIO_Init+0xfc>)
 80009ae:	f000 ff6d 	bl	800188c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009b2:	bf00      	nop
 80009b4:	3728      	adds	r7, #40	@ 0x28
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	44020c00 	.word	0x44020c00
 80009c0:	42020000 	.word	0x42020000
 80009c4:	10110000 	.word	0x10110000
 80009c8:	42020800 	.word	0x42020800

080009cc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	/*if Rx_status equal to zero means length data is received*/
	if(rx_status == 0)
 80009d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a44 <HAL_UART_RxCpltCallback+0x78>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d10e      	bne.n	80009fa <HAL_UART_RxCpltCallback+0x2e>
	{
		/*Change rx_status to one to receive data*/
		rx_status = 1;
 80009dc:	4b19      	ldr	r3, [pc, #100]	@ (8000a44 <HAL_UART_RxCpltCallback+0x78>)
 80009de:	2201      	movs	r2, #1
 80009e0:	701a      	strb	r2, [r3, #0]
		received_length = len;
 80009e2:	4b19      	ldr	r3, [pc, #100]	@ (8000a48 <HAL_UART_RxCpltCallback+0x7c>)
 80009e4:	781a      	ldrb	r2, [r3, #0]
 80009e6:	4b19      	ldr	r3, [pc, #100]	@ (8000a4c <HAL_UART_RxCpltCallback+0x80>)
 80009e8:	701a      	strb	r2, [r3, #0]
		/*Configure to receive the buffer*/
		HAL_UART_Receive_IT(&huart2, rx_buffer, received_length);
 80009ea:	4b18      	ldr	r3, [pc, #96]	@ (8000a4c <HAL_UART_RxCpltCallback+0x80>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	461a      	mov	r2, r3
 80009f0:	4917      	ldr	r1, [pc, #92]	@ (8000a50 <HAL_UART_RxCpltCallback+0x84>)
 80009f2:	4818      	ldr	r0, [pc, #96]	@ (8000a54 <HAL_UART_RxCpltCallback+0x88>)
 80009f4:	f005 fbac 	bl	8006150 <HAL_UART_Receive_IT>
		}
		rx_status = 0;
		HAL_UART_Receive_IT(&huart2, &len, 1);

	}
}
 80009f8:	e01f      	b.n	8000a3a <HAL_UART_RxCpltCallback+0x6e>
	else if(rx_status == 1)
 80009fa:	4b12      	ldr	r3, [pc, #72]	@ (8000a44 <HAL_UART_RxCpltCallback+0x78>)
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d11b      	bne.n	8000a3a <HAL_UART_RxCpltCallback+0x6e>
		status = write_data_to_flash(rx_buffer, received_length);
 8000a02:	4b12      	ldr	r3, [pc, #72]	@ (8000a4c <HAL_UART_RxCpltCallback+0x80>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	4619      	mov	r1, r3
 8000a08:	4811      	ldr	r0, [pc, #68]	@ (8000a50 <HAL_UART_RxCpltCallback+0x84>)
 8000a0a:	f7ff fe01 	bl	8000610 <write_data_to_flash>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	73fb      	strb	r3, [r7, #15]
		if(status == HAL_OK)
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d108      	bne.n	8000a2a <HAL_UART_RxCpltCallback+0x5e>
			const uint8_t ack[] = { 0xAA };
 8000a18:	23aa      	movs	r3, #170	@ 0xaa
 8000a1a:	733b      	strb	r3, [r7, #12]
			HAL_UART_Transmit(&huart2, (uint8_t*) ack, sizeof(ack), 100);
 8000a1c:	f107 010c 	add.w	r1, r7, #12
 8000a20:	2364      	movs	r3, #100	@ 0x64
 8000a22:	2201      	movs	r2, #1
 8000a24:	480b      	ldr	r0, [pc, #44]	@ (8000a54 <HAL_UART_RxCpltCallback+0x88>)
 8000a26:	f005 faf5 	bl	8006014 <HAL_UART_Transmit>
		rx_status = 0;
 8000a2a:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <HAL_UART_RxCpltCallback+0x78>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &len, 1);
 8000a30:	2201      	movs	r2, #1
 8000a32:	4905      	ldr	r1, [pc, #20]	@ (8000a48 <HAL_UART_RxCpltCallback+0x7c>)
 8000a34:	4807      	ldr	r0, [pc, #28]	@ (8000a54 <HAL_UART_RxCpltCallback+0x88>)
 8000a36:	f005 fb8b 	bl	8006150 <HAL_UART_Receive_IT>
}
 8000a3a:	bf00      	nop
 8000a3c:	3710      	adds	r7, #16
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	200001d6 	.word	0x200001d6
 8000a48:	200000d8 	.word	0x200000d8
 8000a4c:	200000d9 	.word	0x200000d9
 8000a50:	200000dc 	.word	0x200000dc
 8000a54:	20000044 	.word	0x20000044

08000a58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a5c:	b672      	cpsid	i
}
 8000a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <Error_Handler+0x8>

08000a64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
	...

08000a74 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b0be      	sub	sp, #248	@ 0xf8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a8c:	f107 0310 	add.w	r3, r7, #16
 8000a90:	22d0      	movs	r2, #208	@ 0xd0
 8000a92:	2100      	movs	r1, #0
 8000a94:	4618      	mov	r0, r3
 8000a96:	f007 fa53 	bl	8007f40 <memset>
  if(huart->Instance==USART2)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a2a      	ldr	r2, [pc, #168]	@ (8000b48 <HAL_UART_MspInit+0xd4>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d14c      	bne.n	8000b3e <HAL_UART_MspInit+0xca>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000aa4:	f04f 0202 	mov.w	r2, #2
 8000aa8:	f04f 0300 	mov.w	r3, #0
 8000aac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab4:	f107 0310 	add.w	r3, r7, #16
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f001 ffd7 	bl	8002a6c <HAL_RCCEx_PeriphCLKConfig>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000ac4:	f7ff ffc8 	bl	8000a58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ac8:	4b20      	ldr	r3, [pc, #128]	@ (8000b4c <HAL_UART_MspInit+0xd8>)
 8000aca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000ace:	4a1f      	ldr	r2, [pc, #124]	@ (8000b4c <HAL_UART_MspInit+0xd8>)
 8000ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ad4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b4c <HAL_UART_MspInit+0xd8>)
 8000ada:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae6:	4b19      	ldr	r3, [pc, #100]	@ (8000b4c <HAL_UART_MspInit+0xd8>)
 8000ae8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000aec:	4a17      	ldr	r2, [pc, #92]	@ (8000b4c <HAL_UART_MspInit+0xd8>)
 8000aee:	f043 0301 	orr.w	r3, r3, #1
 8000af2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000af6:	4b15      	ldr	r3, [pc, #84]	@ (8000b4c <HAL_UART_MspInit+0xd8>)
 8000af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000afc:	f003 0301 	and.w	r3, r3, #1
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b04:	230c      	movs	r3, #12
 8000b06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b16:	2300      	movs	r3, #0
 8000b18:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b1c:	2307      	movs	r3, #7
 8000b1e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b22:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000b26:	4619      	mov	r1, r3
 8000b28:	4809      	ldr	r0, [pc, #36]	@ (8000b50 <HAL_UART_MspInit+0xdc>)
 8000b2a:	f000 feaf 	bl	800188c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2100      	movs	r1, #0
 8000b32:	203b      	movs	r0, #59	@ 0x3b
 8000b34:	f000 fa64 	bl	8001000 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b38:	203b      	movs	r0, #59	@ 0x3b
 8000b3a:	f000 fa7b 	bl	8001034 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b3e:	bf00      	nop
 8000b40:	37f8      	adds	r7, #248	@ 0xf8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40004400 	.word	0x40004400
 8000b4c:	44020c00 	.word	0x44020c00
 8000b50:	42020000 	.word	0x42020000

08000b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b58:	bf00      	nop
 8000b5a:	e7fd      	b.n	8000b58 <NMI_Handler+0x4>

08000b5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b60:	bf00      	nop
 8000b62:	e7fd      	b.n	8000b60 <HardFault_Handler+0x4>

08000b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <MemManage_Handler+0x4>

08000b6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <BusFault_Handler+0x4>

08000b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <UsageFault_Handler+0x4>

08000b7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000baa:	f000 f951 	bl	8000e50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bb8:	4802      	ldr	r0, [pc, #8]	@ (8000bc4 <USART2_IRQHandler+0x10>)
 8000bba:	f005 fb2b 	bl	8006214 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	20000044 	.word	0x20000044

08000bc8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bce:	4b35      	ldr	r3, [pc, #212]	@ (8000ca4 <SystemInit+0xdc>)
 8000bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bd4:	4a33      	ldr	r2, [pc, #204]	@ (8000ca4 <SystemInit+0xdc>)
 8000bd6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bda:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000bde:	4b32      	ldr	r3, [pc, #200]	@ (8000ca8 <SystemInit+0xe0>)
 8000be0:	2201      	movs	r2, #1
 8000be2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000be4:	4b30      	ldr	r3, [pc, #192]	@ (8000ca8 <SystemInit+0xe0>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000bea:	4b2f      	ldr	r3, [pc, #188]	@ (8000ca8 <SystemInit+0xe0>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8000ca8 <SystemInit+0xe0>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	492c      	ldr	r1, [pc, #176]	@ (8000ca8 <SystemInit+0xe0>)
 8000bf6:	4b2d      	ldr	r3, [pc, #180]	@ (8000cac <SystemInit+0xe4>)
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000bfc:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca8 <SystemInit+0xe0>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000c02:	4b29      	ldr	r3, [pc, #164]	@ (8000ca8 <SystemInit+0xe0>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000c08:	4b27      	ldr	r3, [pc, #156]	@ (8000ca8 <SystemInit+0xe0>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000c0e:	4b26      	ldr	r3, [pc, #152]	@ (8000ca8 <SystemInit+0xe0>)
 8000c10:	4a27      	ldr	r2, [pc, #156]	@ (8000cb0 <SystemInit+0xe8>)
 8000c12:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000c14:	4b24      	ldr	r3, [pc, #144]	@ (8000ca8 <SystemInit+0xe0>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000c1a:	4b23      	ldr	r3, [pc, #140]	@ (8000ca8 <SystemInit+0xe0>)
 8000c1c:	4a24      	ldr	r2, [pc, #144]	@ (8000cb0 <SystemInit+0xe8>)
 8000c1e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000c20:	4b21      	ldr	r3, [pc, #132]	@ (8000ca8 <SystemInit+0xe0>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000c26:	4b20      	ldr	r3, [pc, #128]	@ (8000ca8 <SystemInit+0xe0>)
 8000c28:	4a21      	ldr	r2, [pc, #132]	@ (8000cb0 <SystemInit+0xe8>)
 8000c2a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca8 <SystemInit+0xe0>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000c32:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca8 <SystemInit+0xe0>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a1c      	ldr	r2, [pc, #112]	@ (8000ca8 <SystemInit+0xe0>)
 8000c38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c3c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca8 <SystemInit+0xe0>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c44:	4b17      	ldr	r3, [pc, #92]	@ (8000ca4 <SystemInit+0xdc>)
 8000c46:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000c4a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000c4c:	4b19      	ldr	r3, [pc, #100]	@ (8000cb4 <SystemInit+0xec>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000c54:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000c5c:	d003      	beq.n	8000c66 <SystemInit+0x9e>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000c64:	d117      	bne.n	8000c96 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000c66:	4b13      	ldr	r3, [pc, #76]	@ (8000cb4 <SystemInit+0xec>)
 8000c68:	69db      	ldr	r3, [r3, #28]
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d005      	beq.n	8000c7e <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000c72:	4b10      	ldr	r3, [pc, #64]	@ (8000cb4 <SystemInit+0xec>)
 8000c74:	4a10      	ldr	r2, [pc, #64]	@ (8000cb8 <SystemInit+0xf0>)
 8000c76:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000c78:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb4 <SystemInit+0xec>)
 8000c7a:	4a10      	ldr	r2, [pc, #64]	@ (8000cbc <SystemInit+0xf4>)
 8000c7c:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb4 <SystemInit+0xec>)
 8000c80:	69db      	ldr	r3, [r3, #28]
 8000c82:	4a0c      	ldr	r2, [pc, #48]	@ (8000cb4 <SystemInit+0xec>)
 8000c84:	f043 0302 	orr.w	r3, r3, #2
 8000c88:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb4 <SystemInit+0xec>)
 8000c8c:	69db      	ldr	r3, [r3, #28]
 8000c8e:	4a09      	ldr	r2, [pc, #36]	@ (8000cb4 <SystemInit+0xec>)
 8000c90:	f043 0301 	orr.w	r3, r3, #1
 8000c94:	61d3      	str	r3, [r2, #28]
  }
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	e000ed00 	.word	0xe000ed00
 8000ca8:	44020c00 	.word	0x44020c00
 8000cac:	eae2eae3 	.word	0xeae2eae3
 8000cb0:	01010280 	.word	0x01010280
 8000cb4:	40022000 	.word	0x40022000
 8000cb8:	08192a3b 	.word	0x08192a3b
 8000cbc:	4c5d6e7f 	.word	0x4c5d6e7f

08000cc0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cc0:	480d      	ldr	r0, [pc, #52]	@ (8000cf8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cc2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cc4:	f7ff ff80 	bl	8000bc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cc8:	480c      	ldr	r0, [pc, #48]	@ (8000cfc <LoopForever+0x6>)
  ldr r1, =_edata
 8000cca:	490d      	ldr	r1, [pc, #52]	@ (8000d00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ccc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d04 <LoopForever+0xe>)
  movs r3, #0
 8000cce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cd0:	e002      	b.n	8000cd8 <LoopCopyDataInit>

08000cd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cd6:	3304      	adds	r3, #4

08000cd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cdc:	d3f9      	bcc.n	8000cd2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cde:	4a0a      	ldr	r2, [pc, #40]	@ (8000d08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ce0:	4c0a      	ldr	r4, [pc, #40]	@ (8000d0c <LoopForever+0x16>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce4:	e001      	b.n	8000cea <LoopFillZerobss>

08000ce6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ce6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce8:	3204      	adds	r2, #4

08000cea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cec:	d3fb      	bcc.n	8000ce6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000cee:	f007 f92f 	bl	8007f50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cf2:	f7ff fd19 	bl	8000728 <main>

08000cf6 <LoopForever>:

LoopForever:
    b LoopForever
 8000cf6:	e7fe      	b.n	8000cf6 <LoopForever>
  ldr   r0, =_estack
 8000cf8:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 8000cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d00:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8000d04:	08008000 	.word	0x08008000
  ldr r2, =_sbss
 8000d08:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8000d0c:	200001dc 	.word	0x200001dc

08000d10 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d10:	e7fe      	b.n	8000d10 <ADC1_IRQHandler>
	...

08000d14 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d18:	2003      	movs	r0, #3
 8000d1a:	f000 f966 	bl	8000fea <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000d1e:	f001 fd1b 	bl	8002758 <HAL_RCC_GetSysClockFreq>
 8000d22:	4602      	mov	r2, r0
 8000d24:	4b0c      	ldr	r3, [pc, #48]	@ (8000d58 <HAL_Init+0x44>)
 8000d26:	6a1b      	ldr	r3, [r3, #32]
 8000d28:	f003 030f 	and.w	r3, r3, #15
 8000d2c:	490b      	ldr	r1, [pc, #44]	@ (8000d5c <HAL_Init+0x48>)
 8000d2e:	5ccb      	ldrb	r3, [r1, r3]
 8000d30:	fa22 f303 	lsr.w	r3, r2, r3
 8000d34:	4a0a      	ldr	r2, [pc, #40]	@ (8000d60 <HAL_Init+0x4c>)
 8000d36:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000d38:	2004      	movs	r0, #4
 8000d3a:	f000 f9ab 	bl	8001094 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d3e:	200f      	movs	r0, #15
 8000d40:	f000 f810 	bl	8000d64 <HAL_InitTick>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e002      	b.n	8000d54 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000d4e:	f7ff fe89 	bl	8000a64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d52:	2300      	movs	r3, #0
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	44020c00 	.word	0x44020c00
 8000d5c:	08007fb0 	.word	0x08007fb0
 8000d60:	20000000 	.word	0x20000000

08000d64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000d70:	4b33      	ldr	r3, [pc, #204]	@ (8000e40 <HAL_InitTick+0xdc>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d101      	bne.n	8000d7c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	e05c      	b.n	8000e36 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000d7c:	4b31      	ldr	r3, [pc, #196]	@ (8000e44 <HAL_InitTick+0xe0>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f003 0304 	and.w	r3, r3, #4
 8000d84:	2b04      	cmp	r3, #4
 8000d86:	d10c      	bne.n	8000da2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000d88:	4b2f      	ldr	r3, [pc, #188]	@ (8000e48 <HAL_InitTick+0xe4>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	4b2c      	ldr	r3, [pc, #176]	@ (8000e40 <HAL_InitTick+0xdc>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	4619      	mov	r1, r3
 8000d92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	e037      	b.n	8000e12 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000da2:	f000 f9cf 	bl	8001144 <HAL_SYSTICK_GetCLKSourceConfig>
 8000da6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	2b02      	cmp	r3, #2
 8000dac:	d023      	beq.n	8000df6 <HAL_InitTick+0x92>
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d82d      	bhi.n	8000e10 <HAL_InitTick+0xac>
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d003      	beq.n	8000dc2 <HAL_InitTick+0x5e>
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d00d      	beq.n	8000ddc <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000dc0:	e026      	b.n	8000e10 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000dc2:	4b21      	ldr	r3, [pc, #132]	@ (8000e48 <HAL_InitTick+0xe4>)
 8000dc4:	681a      	ldr	r2, [r3, #0]
 8000dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e40 <HAL_InitTick+0xdc>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	4619      	mov	r1, r3
 8000dcc:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000dd0:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd8:	60fb      	str	r3, [r7, #12]
        break;
 8000dda:	e01a      	b.n	8000e12 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000ddc:	4b18      	ldr	r3, [pc, #96]	@ (8000e40 <HAL_InitTick+0xdc>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	461a      	mov	r2, r3
 8000de2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000de6:	fbb3 f3f2 	udiv	r3, r3, r2
 8000dea:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000df2:	60fb      	str	r3, [r7, #12]
        break;
 8000df4:	e00d      	b.n	8000e12 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000df6:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <HAL_InitTick+0xdc>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e00:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e04:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e0c:	60fb      	str	r3, [r7, #12]
        break;
 8000e0e:	e000      	b.n	8000e12 <HAL_InitTick+0xae>
        break;
 8000e10:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000e12:	68f8      	ldr	r0, [r7, #12]
 8000e14:	f000 f91c 	bl	8001050 <HAL_SYSTICK_Config>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e009      	b.n	8000e36 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e22:	2200      	movs	r2, #0
 8000e24:	6879      	ldr	r1, [r7, #4]
 8000e26:	f04f 30ff 	mov.w	r0, #4294967295
 8000e2a:	f000 f8e9 	bl	8001000 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000e2e:	4a07      	ldr	r2, [pc, #28]	@ (8000e4c <HAL_InitTick+0xe8>)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000008 	.word	0x20000008
 8000e44:	e000e010 	.word	0xe000e010
 8000e48:	20000000 	.word	0x20000000
 8000e4c:	20000004 	.word	0x20000004

08000e50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e54:	4b06      	ldr	r3, [pc, #24]	@ (8000e70 <HAL_IncTick+0x20>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4b06      	ldr	r3, [pc, #24]	@ (8000e74 <HAL_IncTick+0x24>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4413      	add	r3, r2
 8000e60:	4a04      	ldr	r2, [pc, #16]	@ (8000e74 <HAL_IncTick+0x24>)
 8000e62:	6013      	str	r3, [r2, #0]
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	20000008 	.word	0x20000008
 8000e74:	200001d8 	.word	0x200001d8

08000e78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e7c:	4b03      	ldr	r3, [pc, #12]	@ (8000e8c <HAL_GetTick+0x14>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	200001d8 	.word	0x200001d8

08000e90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b085      	sub	sp, #20
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f003 0307 	and.w	r3, r3, #7
 8000e9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ea6:	68ba      	ldr	r2, [r7, #8]
 8000ea8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000eac:	4013      	ands	r3, r2
 8000eae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ebc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ec2:	4a04      	ldr	r2, [pc, #16]	@ (8000ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	60d3      	str	r3, [r2, #12]
}
 8000ec8:	bf00      	nop
 8000eca:	3714      	adds	r7, #20
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000edc:	4b04      	ldr	r3, [pc, #16]	@ (8000ef0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	0a1b      	lsrs	r3, r3, #8
 8000ee2:	f003 0307 	and.w	r3, r3, #7
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000efe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	db0b      	blt.n	8000f1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f06:	88fb      	ldrh	r3, [r7, #6]
 8000f08:	f003 021f 	and.w	r2, r3, #31
 8000f0c:	4907      	ldr	r1, [pc, #28]	@ (8000f2c <__NVIC_EnableIRQ+0x38>)
 8000f0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f12:	095b      	lsrs	r3, r3, #5
 8000f14:	2001      	movs	r0, #1
 8000f16:	fa00 f202 	lsl.w	r2, r0, r2
 8000f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f1e:	bf00      	nop
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	e000e100 	.word	0xe000e100

08000f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	6039      	str	r1, [r7, #0]
 8000f3a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000f3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	db0a      	blt.n	8000f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	b2da      	uxtb	r2, r3
 8000f48:	490c      	ldr	r1, [pc, #48]	@ (8000f7c <__NVIC_SetPriority+0x4c>)
 8000f4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f4e:	0112      	lsls	r2, r2, #4
 8000f50:	b2d2      	uxtb	r2, r2
 8000f52:	440b      	add	r3, r1
 8000f54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f58:	e00a      	b.n	8000f70 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	4908      	ldr	r1, [pc, #32]	@ (8000f80 <__NVIC_SetPriority+0x50>)
 8000f60:	88fb      	ldrh	r3, [r7, #6]
 8000f62:	f003 030f 	and.w	r3, r3, #15
 8000f66:	3b04      	subs	r3, #4
 8000f68:	0112      	lsls	r2, r2, #4
 8000f6a:	b2d2      	uxtb	r2, r2
 8000f6c:	440b      	add	r3, r1
 8000f6e:	761a      	strb	r2, [r3, #24]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr
 8000f7c:	e000e100 	.word	0xe000e100
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b089      	sub	sp, #36	@ 0x24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	f003 0307 	and.w	r3, r3, #7
 8000f96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	f1c3 0307 	rsb	r3, r3, #7
 8000f9e:	2b04      	cmp	r3, #4
 8000fa0:	bf28      	it	cs
 8000fa2:	2304      	movcs	r3, #4
 8000fa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	3304      	adds	r3, #4
 8000faa:	2b06      	cmp	r3, #6
 8000fac:	d902      	bls.n	8000fb4 <NVIC_EncodePriority+0x30>
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3b03      	subs	r3, #3
 8000fb2:	e000      	b.n	8000fb6 <NVIC_EncodePriority+0x32>
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fbc:	69bb      	ldr	r3, [r7, #24]
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	43da      	mvns	r2, r3
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	401a      	ands	r2, r3
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd6:	43d9      	mvns	r1, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fdc:	4313      	orrs	r3, r2
         );
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3724      	adds	r7, #36	@ 0x24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr

08000fea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b082      	sub	sp, #8
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f7ff ff4c 	bl	8000e90 <__NVIC_SetPriorityGrouping>
}
 8000ff8:	bf00      	nop
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	60b9      	str	r1, [r7, #8]
 800100a:	607a      	str	r2, [r7, #4]
 800100c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800100e:	f7ff ff63 	bl	8000ed8 <__NVIC_GetPriorityGrouping>
 8001012:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	68b9      	ldr	r1, [r7, #8]
 8001018:	6978      	ldr	r0, [r7, #20]
 800101a:	f7ff ffb3 	bl	8000f84 <NVIC_EncodePriority>
 800101e:	4602      	mov	r2, r0
 8001020:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001024:	4611      	mov	r1, r2
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff ff82 	bl	8000f30 <__NVIC_SetPriority>
}
 800102c:	bf00      	nop
 800102e:	3718      	adds	r7, #24
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800103e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff ff56 	bl	8000ef4 <__NVIC_EnableIRQ>
}
 8001048:	bf00      	nop
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3b01      	subs	r3, #1
 800105c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001060:	d301      	bcc.n	8001066 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001062:	2301      	movs	r3, #1
 8001064:	e00d      	b.n	8001082 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001066:	4a0a      	ldr	r2, [pc, #40]	@ (8001090 <HAL_SYSTICK_Config+0x40>)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3b01      	subs	r3, #1
 800106c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800106e:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <HAL_SYSTICK_Config+0x40>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <HAL_SYSTICK_Config+0x40>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a05      	ldr	r2, [pc, #20]	@ (8001090 <HAL_SYSTICK_Config+0x40>)
 800107a:	f043 0303 	orr.w	r3, r3, #3
 800107e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	e000e010 	.word	0xe000e010

08001094 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2b04      	cmp	r3, #4
 80010a0:	d844      	bhi.n	800112c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80010a2:	a201      	add	r2, pc, #4	@ (adr r2, 80010a8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80010a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a8:	080010cb 	.word	0x080010cb
 80010ac:	080010e9 	.word	0x080010e9
 80010b0:	0800110b 	.word	0x0800110b
 80010b4:	0800112d 	.word	0x0800112d
 80010b8:	080010bd 	.word	0x080010bd
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80010bc:	4b1f      	ldr	r3, [pc, #124]	@ (800113c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a1e      	ldr	r2, [pc, #120]	@ (800113c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010c2:	f043 0304 	orr.w	r3, r3, #4
 80010c6:	6013      	str	r3, [r2, #0]
      break;
 80010c8:	e031      	b.n	800112e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80010ca:	4b1c      	ldr	r3, [pc, #112]	@ (800113c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a1b      	ldr	r2, [pc, #108]	@ (800113c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010d0:	f023 0304 	bic.w	r3, r3, #4
 80010d4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80010d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001140 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80010dc:	4a18      	ldr	r2, [pc, #96]	@ (8001140 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010de:	f023 030c 	bic.w	r3, r3, #12
 80010e2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80010e6:	e022      	b.n	800112e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80010e8:	4b14      	ldr	r3, [pc, #80]	@ (800113c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a13      	ldr	r2, [pc, #76]	@ (800113c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80010ee:	f023 0304 	bic.w	r3, r3, #4
 80010f2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80010f4:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80010f6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80010fa:	f023 030c 	bic.w	r3, r3, #12
 80010fe:	4a10      	ldr	r2, [pc, #64]	@ (8001140 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001100:	f043 0304 	orr.w	r3, r3, #4
 8001104:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001108:	e011      	b.n	800112e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800110a:	4b0c      	ldr	r3, [pc, #48]	@ (800113c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a0b      	ldr	r2, [pc, #44]	@ (800113c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001110:	f023 0304 	bic.w	r3, r3, #4
 8001114:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001116:	4b0a      	ldr	r3, [pc, #40]	@ (8001140 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001118:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800111c:	f023 030c 	bic.w	r3, r3, #12
 8001120:	4a07      	ldr	r2, [pc, #28]	@ (8001140 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001122:	f043 0308 	orr.w	r3, r3, #8
 8001126:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800112a:	e000      	b.n	800112e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800112c:	bf00      	nop
  }
}
 800112e:	bf00      	nop
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	e000e010 	.word	0xe000e010
 8001140:	44020c00 	.word	0x44020c00

08001144 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800114a:	4b17      	ldr	r3, [pc, #92]	@ (80011a8 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0304 	and.w	r3, r3, #4
 8001152:	2b00      	cmp	r3, #0
 8001154:	d002      	beq.n	800115c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001156:	2304      	movs	r3, #4
 8001158:	607b      	str	r3, [r7, #4]
 800115a:	e01e      	b.n	800119a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800115c:	4b13      	ldr	r3, [pc, #76]	@ (80011ac <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800115e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001162:	f003 030c 	and.w	r3, r3, #12
 8001166:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	2b08      	cmp	r3, #8
 800116c:	d00f      	beq.n	800118e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	2b08      	cmp	r3, #8
 8001172:	d80f      	bhi.n	8001194 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	2b04      	cmp	r3, #4
 800117e:	d003      	beq.n	8001188 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001180:	e008      	b.n	8001194 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
        break;
 8001186:	e008      	b.n	800119a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001188:	2301      	movs	r3, #1
 800118a:	607b      	str	r3, [r7, #4]
        break;
 800118c:	e005      	b.n	800119a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800118e:	2302      	movs	r3, #2
 8001190:	607b      	str	r3, [r7, #4]
        break;
 8001192:	e002      	b.n	800119a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001194:	2300      	movs	r3, #0
 8001196:	607b      	str	r3, [r7, #4]
        break;
 8001198:	bf00      	nop
    }
  }
  return systick_source;
 800119a:	687b      	ldr	r3, [r7, #4]
}
 800119c:	4618      	mov	r0, r3
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	e000e010 	.word	0xe000e010
 80011ac:	44020c00 	.word	0x44020c00

080011b0 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80011b8:	f7ff fe5e 	bl	8000e78 <HAL_GetTick>
 80011bc:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d101      	bne.n	80011c8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	e06b      	b.n	80012a0 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d008      	beq.n	80011e6 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2220      	movs	r2, #32
 80011d8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2200      	movs	r2, #0
 80011de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e05c      	b.n	80012a0 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	695a      	ldr	r2, [r3, #20]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f042 0204 	orr.w	r2, r2, #4
 80011f4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2205      	movs	r2, #5
 80011fa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80011fe:	e020      	b.n	8001242 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001200:	f7ff fe3a 	bl	8000e78 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b05      	cmp	r3, #5
 800120c:	d919      	bls.n	8001242 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001212:	f043 0210 	orr.w	r2, r3, #16
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2203      	movs	r2, #3
 800121e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800122a:	2b00      	cmp	r3, #0
 800122c:	d003      	beq.n	8001236 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001232:	2201      	movs	r2, #1
 8001234:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e02e      	b.n	80012a0 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	691b      	ldr	r3, [r3, #16]
 8001248:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d0d7      	beq.n	8001200 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	695a      	ldr	r2, [r3, #20]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f042 0202 	orr.w	r2, r2, #2
 800125e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2204      	movs	r2, #4
 8001264:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001270:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2201      	movs	r2, #1
 8001276:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800127e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001282:	2b00      	cmp	r3, #0
 8001284:	d007      	beq.n	8001296 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800128a:	2201      	movs	r2, #1
 800128c:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2200      	movs	r2, #0
 8001294:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d101      	bne.n	80012ba <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e019      	b.n	80012ee <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d004      	beq.n	80012d0 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2220      	movs	r2, #32
 80012ca:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80012cc:	2301      	movs	r3, #1
 80012ce:	e00e      	b.n	80012ee <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2204      	movs	r2, #4
 80012d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	695b      	ldr	r3, [r3, #20]
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	6812      	ldr	r2, [r2, #0]
 80012e2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80012e6:	f043 0304 	orr.w	r3, r3, #4
 80012ea:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
	...

080012fc <HAL_FLASH_Program>:
  * @param  DataAddress specifies the address of data to be programmed
  *         This parameter shall be 32-bit aligned
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b088      	sub	sp, #32
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001308:	4b31      	ldr	r3, [pc, #196]	@ (80013d0 <HAL_FLASH_Program+0xd4>)
 800130a:	2200      	movs	r2, #0
 800130c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800130e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001312:	f000 f8ad 	bl	8001470 <FLASH_WaitForLastOperation>
 8001316:	4603      	mov	r3, r0
 8001318:	77fb      	strb	r3, [r7, #31]

  if (status == HAL_OK)
 800131a:	7ffb      	ldrb	r3, [r7, #31]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d152      	bne.n	80013c6 <HAL_FLASH_Program+0xca>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
 8001320:	4a2b      	ldr	r2, [pc, #172]	@ (80013d0 <HAL_FLASH_Program+0xd4>)
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8001326:	4b2b      	ldr	r3, [pc, #172]	@ (80013d4 <HAL_FLASH_Program+0xd8>)
 8001328:	61bb      	str	r3, [r7, #24]
#else
    reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001330:	2b02      	cmp	r3, #2
 8001332:	d104      	bne.n	800133e <HAL_FLASH_Program+0x42>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_USER_MEM_ADDRESS(FlashAddress));

      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(FlashAddress, DataAddress);
 8001334:	6879      	ldr	r1, [r7, #4]
 8001336:	68b8      	ldr	r0, [r7, #8]
 8001338:	f000 f8e8 	bl	800150c <FLASH_Program_QuadWord>
 800133c:	e026      	b.n	800138c <HAL_FLASH_Program+0x90>
    }
#if defined (FLASH_SR_OBKERR)
    else if ((TypeProgram == FLASH_TYPEPROGRAM_QUADWORD_OBK) || (TypeProgram == FLASH_TYPEPROGRAM_QUADWORD_OBK_ALT))
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	4a25      	ldr	r2, [pc, #148]	@ (80013d8 <HAL_FLASH_Program+0xdc>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d003      	beq.n	800134e <HAL_FLASH_Program+0x52>
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	4a24      	ldr	r2, [pc, #144]	@ (80013dc <HAL_FLASH_Program+0xe0>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d104      	bne.n	8001358 <HAL_FLASH_Program+0x5c>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_OBK_ADDRESS(FlashAddress));

      /* Program a quad-word (128-bit) of OBK at a specified address */
      FLASH_Program_QuadWord_OBK(FlashAddress, DataAddress);
 800134e:	6879      	ldr	r1, [r7, #4]
 8001350:	68b8      	ldr	r0, [r7, #8]
 8001352:	f000 f917 	bl	8001584 <FLASH_Program_QuadWord_OBK>
 8001356:	e019      	b.n	800138c <HAL_FLASH_Program+0x90>
    }
#endif /* FLASH_SR_OBKERR */
#if defined (FLASH_EDATAR_EDATA_EN)
    else if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_HALFWORD_EDATA)
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800135e:	4a20      	ldr	r2, [pc, #128]	@ (80013e0 <HAL_FLASH_Program+0xe4>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d104      	bne.n	800136e <HAL_FLASH_Program+0x72>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_EDATA_ADDRESS(FlashAddress));

      /* Program a Flash high-cycle data half-word at a specified address */
      FLASH_Program_HalfWord(FlashAddress, DataAddress);
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	68b8      	ldr	r0, [r7, #8]
 8001368:	f000 f958 	bl	800161c <FLASH_Program_HalfWord>
 800136c:	e00e      	b.n	800138c <HAL_FLASH_Program+0x90>
    }
    else if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_WORD_EDATA)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001374:	4a1b      	ldr	r2, [pc, #108]	@ (80013e4 <HAL_FLASH_Program+0xe8>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d104      	bne.n	8001384 <HAL_FLASH_Program+0x88>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_EDATA_ADDRESS(FlashAddress));

      /* Program a Flash high-cycle data half-word at a specified address */
      FLASH_Program_Word(FlashAddress, DataAddress);
 800137a:	6879      	ldr	r1, [r7, #4]
 800137c:	68b8      	ldr	r0, [r7, #8]
 800137e:	f000 f967 	bl	8001650 <FLASH_Program_Word>
 8001382:	e003      	b.n	800138c <HAL_FLASH_Program+0x90>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_OTP_ADDRESS(FlashAddress));

      /* Program an OTP half-word at a specified address */
      FLASH_Program_HalfWord(FlashAddress, DataAddress);
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	68b8      	ldr	r0, [r7, #8]
 8001388:	f000 f948 	bl	800161c <FLASH_Program_HalfWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800138c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001390:	f000 f86e 	bl	8001470 <FLASH_WaitForLastOperation>
 8001394:	4603      	mov	r3, r0
 8001396:	77fb      	strb	r3, [r7, #31]

#if defined (FLASH_SR_OBKERR)
    /* If the program operation is completed, disable the PG */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK | FLASH_OBK | FLASH_OTP | FLASH_OBKCFGR_ALT_SECT)));
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f023 4330 	bic.w	r3, r3, #2952790016	@ 0xb0000000
 80013a2:	f023 0304 	bic.w	r3, r3, #4
 80013a6:	43db      	mvns	r3, r3
 80013a8:	401a      	ands	r2, r3
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	601a      	str	r2, [r3, #0]

    /* Clear alternate sector bit */
    if (TypeProgram == FLASH_TYPEPROGRAM_QUADWORD_OBK_ALT)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	4a0a      	ldr	r2, [pc, #40]	@ (80013dc <HAL_FLASH_Program+0xe0>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d107      	bne.n	80013c6 <HAL_FLASH_Program+0xca>
    {
      reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);
 80013b6:	4b0c      	ldr	r3, [pc, #48]	@ (80013e8 <HAL_FLASH_Program+0xec>)
 80013b8:	617b      	str	r3, [r7, #20]
      CLEAR_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT);
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 0204 	bic.w	r2, r3, #4
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	601a      	str	r2, [r3, #0]
    /* If the program operation is completed, disable the PG */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK |  FLASH_OTP)));
#endif /* FLASH_SR_OBKERR */
  }
  /* return status */
  return status;
 80013c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3720      	adds	r7, #32
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	2000000c 	.word	0x2000000c
 80013d4:	40022028 	.word	0x40022028
 80013d8:	10000002 	.word	0x10000002
 80013dc:	10000006 	.word	0x10000006
 80013e0:	40000002 	.word	0x40000002
 80013e4:	60000002 	.word	0x60000002
 80013e8:	40022040 	.word	0x40022040

080013ec <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80013f2:	2300      	movs	r3, #0
 80013f4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 80013f6:	4b0d      	ldr	r3, [pc, #52]	@ (800142c <HAL_FLASH_Unlock+0x40>)
 80013f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d00d      	beq.n	800141e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Control Register access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 8001402:	4b0a      	ldr	r3, [pc, #40]	@ (800142c <HAL_FLASH_Unlock+0x40>)
 8001404:	4a0a      	ldr	r2, [pc, #40]	@ (8001430 <HAL_FLASH_Unlock+0x44>)
 8001406:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8001408:	4b08      	ldr	r3, [pc, #32]	@ (800142c <HAL_FLASH_Unlock+0x40>)
 800140a:	4a0a      	ldr	r2, [pc, #40]	@ (8001434 <HAL_FLASH_Unlock+0x48>)
 800140c:	605a      	str	r2, [r3, #4]

    /* Verify Flash CR is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 800140e:	4b07      	ldr	r3, [pc, #28]	@ (800142c <HAL_FLASH_Unlock+0x40>)
 8001410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001412:	f003 0301 	and.w	r3, r3, #1
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 800141e:	79fb      	ldrb	r3, [r7, #7]
}
 8001420:	4618      	mov	r0, r3
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	40022000 	.word	0x40022000
 8001430:	45670123 	.word	0x45670123
 8001434:	cdef89ab 	.word	0xcdef89ab

08001438 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800143e:	2300      	movs	r3, #0
 8001440:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Control Register access */
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 8001442:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <HAL_FLASH_Lock+0x34>)
 8001444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001446:	4a09      	ldr	r2, [pc, #36]	@ (800146c <HAL_FLASH_Lock+0x34>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 800144e:	4b07      	ldr	r3, [pc, #28]	@ (800146c <HAL_FLASH_Lock+0x34>)
 8001450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <HAL_FLASH_Lock+0x26>
  {
    status = HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 800145e:	79fb      	ldrb	r3, [r7, #7]
}
 8001460:	4618      	mov	r0, r3
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	40022000 	.word	0x40022000

08001470 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]

  uint32_t errorflag;
  const __IO uint32_t *reg_sr;
  __IO uint32_t *reg_ccr;

  uint32_t tickstart = HAL_GetTick();
 8001478:	f7ff fcfe 	bl	8000e78 <HAL_GetTick>
 800147c:	6178      	str	r0, [r7, #20]

  /* Access to SR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
 800147e:	4b20      	ldr	r3, [pc, #128]	@ (8001500 <FLASH_WaitForLastOperation+0x90>)
 8001480:	613b      	str	r3, [r7, #16]
#else
  reg_sr = &(FLASH_NS->NSSR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Wait on BSY, WBNE and DBNE flags to be reset */
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 8001482:	e010      	b.n	80014a6 <FLASH_WaitForLastOperation+0x36>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800148a:	d00c      	beq.n	80014a6 <FLASH_WaitForLastOperation+0x36>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800148c:	f7ff fcf4 	bl	8000e78 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	429a      	cmp	r2, r3
 800149a:	d302      	bcc.n	80014a2 <FLASH_WaitForLastOperation+0x32>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <FLASH_WaitForLastOperation+0x36>
      {
        return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e027      	b.n	80014f6 <FLASH_WaitForLastOperation+0x86>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 030b 	and.w	r3, r3, #11
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1e8      	bne.n	8001484 <FLASH_WaitForLastOperation+0x14>
    }
  }

  /* Access to CCR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_ccr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCCR) : &(FLASH_NS->NSCCR);
 80014b2:	4b14      	ldr	r3, [pc, #80]	@ (8001504 <FLASH_WaitForLastOperation+0x94>)
 80014b4:	60fb      	str	r3, [r7, #12]
#else
  reg_ccr = &(FLASH_NS->NSCCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Check FLASH operation error flags */
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f403 037e 	and.w	r3, r3, #16646144	@ 0xfe0000
 80014be:	60bb      	str	r3, [r7, #8]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  errorflag |= (FLASH->NSSR & FLASH_FLAG_OPTCHANGEERR);
#endif /* __ARM_FEATURE_CMSE */

  /* In case of error reported in Flash SR or OPTSR registers */
  if (errorflag != 0U)
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d00c      	beq.n	80014e0 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 80014c6:	4b10      	ldr	r3, [pc, #64]	@ (8001508 <FLASH_WaitForLastOperation+0x98>)
 80014c8:	685a      	ldr	r2, [r3, #4]
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001508 <FLASH_WaitForLastOperation+0x98>)
 80014d0:	6053      	str	r3, [r2, #4]

    /* Clear error flags */
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	f403 027e 	and.w	r2, r3, #16646144	@ 0xfe0000
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSCCR = FLASH_FLAG_OPTCHANGEERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e00a      	b.n	80014f6 <FLASH_WaitForLastOperation+0x86>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <FLASH_WaitForLastOperation+0x84>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_ccr) = FLASH_FLAG_EOP;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014f2:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3718      	adds	r7, #24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40022020 	.word	0x40022020
 8001504:	40022030 	.word	0x40022030
 8001508:	2000000c 	.word	0x2000000c

0800150c <FLASH_Program_QuadWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 800150c:	b480      	push	{r7}
 800150e:	b08b      	sub	sp, #44	@ 0x2c
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
 8001516:	2304      	movs	r3, #4
 8001518:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)FlashAddress;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	61fb      	str	r3, [r7, #28]
  uint32_t primask_bit;
  __IO uint32_t *reg_cr;

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8001524:	4b16      	ldr	r3, [pc, #88]	@ (8001580 <FLASH_Program_QuadWord+0x74>)
 8001526:	61bb      	str	r3, [r7, #24]
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f043 0202 	orr.w	r2, r3, #2
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001534:	f3ef 8310 	mrs	r3, PRIMASK
 8001538:	613b      	str	r3, [r7, #16]
  return(result);
 800153a:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800153c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800153e:	b672      	cpsid	i
}
 8001540:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	6a3b      	ldr	r3, [r7, #32]
 8001548:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800154a:	6a3b      	ldr	r3, [r7, #32]
 800154c:	3304      	adds	r3, #4
 800154e:	623b      	str	r3, [r7, #32]
    src_addr++;
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	3304      	adds	r3, #4
 8001554:	61fb      	str	r3, [r7, #28]
    index--;
 8001556:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800155a:	3b01      	subs	r3, #1
 800155c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
 8001560:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001564:	2b00      	cmp	r3, #0
 8001566:	d1ec      	bne.n	8001542 <FLASH_Program_QuadWord+0x36>
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f383 8810 	msr	PRIMASK, r3
}
 8001572:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8001574:	bf00      	nop
 8001576:	372c      	adds	r7, #44	@ 0x2c
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	40022028 	.word	0x40022028

08001584 <FLASH_Program_QuadWord_OBK>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord_OBK(uint32_t FlashAddress, uint32_t DataAddress)
{
 8001584:	b480      	push	{r7}
 8001586:	b08b      	sub	sp, #44	@ 0x2c
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
 800158e:	2304      	movs	r3, #4
 8001590:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)FlashAddress;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	61fb      	str	r3, [r7, #28]
  uint32_t primask_bit;
  __IO uint32_t *reg_cr;
  __IO uint32_t *reg_obkcfgr;

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 800159c:	4b1c      	ldr	r3, [pc, #112]	@ (8001610 <FLASH_Program_QuadWord_OBK+0x8c>)
 800159e:	61bb      	str	r3, [r7, #24]
  reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);
 80015a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001614 <FLASH_Program_QuadWord_OBK+0x90>)
 80015a2:	617b      	str	r3, [r7, #20]

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f043 0202 	orr.w	r2, r3, #2
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	601a      	str	r2, [r3, #0]

  /* Set ALT_SECT bit */
  SET_BIT((*reg_obkcfgr), pFlash.ProcedureOnGoing & FLASH_OBKCFGR_ALT_SECT);
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	4b18      	ldr	r3, [pc, #96]	@ (8001618 <FLASH_Program_QuadWord_OBK+0x94>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	f003 0304 	and.w	r3, r3, #4
 80015bc:	431a      	orrs	r2, r3
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80015c2:	f3ef 8310 	mrs	r3, PRIMASK
 80015c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80015c8:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80015ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80015cc:	b672      	cpsid	i
}
 80015ce:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	6a3b      	ldr	r3, [r7, #32]
 80015d6:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80015d8:	6a3b      	ldr	r3, [r7, #32]
 80015da:	3304      	adds	r3, #4
 80015dc:	623b      	str	r3, [r7, #32]
    src_addr++;
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	3304      	adds	r3, #4
 80015e2:	61fb      	str	r3, [r7, #28]
    index--;
 80015e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015e8:	3b01      	subs	r3, #1
 80015ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
 80015ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1ec      	bne.n	80015d0 <FLASH_Program_QuadWord_OBK+0x4c>
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	f383 8810 	msr	PRIMASK, r3
}
 8001600:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8001602:	bf00      	nop
 8001604:	372c      	adds	r7, #44	@ 0x2c
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	40022028 	.word	0x40022028
 8001614:	40022040 	.word	0x40022040
 8001618:	2000000c 	.word	0x2000000c

0800161c <FLASH_Program_HalfWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  __IO uint32_t *reg_cr;

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8001626:	4b09      	ldr	r3, [pc, #36]	@ (800164c <FLASH_Program_HalfWord+0x30>)
 8001628:	60fb      	str	r3, [r7, #12]
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f043 0202 	orr.w	r2, r3, #2
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	601a      	str	r2, [r3, #0]

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 8001636:	683a      	ldr	r2, [r7, #0]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	8812      	ldrh	r2, [r2, #0]
 800163c:	b292      	uxth	r2, r2
 800163e:	801a      	strh	r2, [r3, #0]
}
 8001640:	bf00      	nop
 8001642:	3714      	adds	r7, #20
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	40022028 	.word	0x40022028

08001650 <FLASH_Program_Word>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t FlashAddress, uint32_t DataAddress)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  __IO uint32_t *reg_cr;

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 800165a:	4b09      	ldr	r3, [pc, #36]	@ (8001680 <FLASH_Program_Word+0x30>)
 800165c:	60fb      	str	r3, [r7, #12]
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f043 0202 	orr.w	r2, r3, #2
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	601a      	str	r2, [r3, #0]

    *(__IO uint32_t *)FlashAddress = *(__IO uint32_t *)DataAddress;
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6812      	ldr	r2, [r2, #0]
 8001670:	601a      	str	r2, [r3, #0]
}
 8001672:	bf00      	nop
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40022028 	.word	0x40022028

08001684 <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800168e:	4b3a      	ldr	r3, [pc, #232]	@ (8001778 <HAL_FLASHEx_Erase+0xf4>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d101      	bne.n	800169a <HAL_FLASHEx_Erase+0x16>
 8001696:	2302      	movs	r3, #2
 8001698:	e06a      	b.n	8001770 <HAL_FLASHEx_Erase+0xec>
 800169a:	4b37      	ldr	r3, [pc, #220]	@ (8001778 <HAL_FLASHEx_Erase+0xf4>)
 800169c:	2201      	movs	r2, #1
 800169e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016a0:	4b35      	ldr	r3, [pc, #212]	@ (8001778 <HAL_FLASHEx_Erase+0xf4>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80016a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016aa:	f7ff fee1 	bl	8001470 <FLASH_WaitForLastOperation>
 80016ae:	4603      	mov	r3, r0
 80016b0:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80016b2:	7dfb      	ldrb	r3, [r7, #23]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d157      	bne.n	8001768 <HAL_FLASHEx_Erase+0xe4>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a2e      	ldr	r2, [pc, #184]	@ (8001778 <HAL_FLASHEx_Erase+0xf4>)
 80016be:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 80016c0:	4b2e      	ldr	r3, [pc, #184]	@ (800177c <HAL_FLASHEx_Erase+0xf8>)
 80016c2:	60fb      	str	r3, [r7, #12]
#else
    reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80016cc:	f248 0208 	movw	r2, #32776	@ 0x8008
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d10b      	bne.n	80016ec <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 f853 	bl	8001784 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80016de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016e2:	f7ff fec5 	bl	8001470 <FLASH_WaitForLastOperation>
 80016e6:	4603      	mov	r3, r0
 80016e8:	75fb      	strb	r3, [r7, #23]
 80016ea:	e033      	b.n	8001754 <HAL_FLASHEx_Erase+0xd0>
    }
#if defined (FLASH_SR_OBKERR)
    else if (pEraseInit->TypeErase == FLASH_TYPEERASE_OBK_ALT)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a23      	ldr	r2, [pc, #140]	@ (8001780 <HAL_FLASHEx_Erase+0xfc>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d108      	bne.n	8001708 <HAL_FLASHEx_Erase+0x84>
    {
      /* OBK erase to be done */
      FLASH_OBKErase();
 80016f6:	f000 f8b5 	bl	8001864 <FLASH_OBKErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80016fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016fe:	f7ff feb7 	bl	8001470 <FLASH_WaitForLastOperation>
 8001702:	4603      	mov	r3, r0
 8001704:	75fb      	strb	r3, [r7, #23]
 8001706:	e025      	b.n	8001754 <HAL_FLASHEx_Erase+0xd0>
    }
#endif /* FLASH_SR_OBKERR */
    else
    {
      /* Initialization of SectorError variable */
      *SectorError = 0xFFFFFFFFU;
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	f04f 32ff 	mov.w	r2, #4294967295
 800170e:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	613b      	str	r3, [r7, #16]
 8001716:	e015      	b.n	8001744 <HAL_FLASHEx_Erase+0xc0>
           sector_index++)
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	4619      	mov	r1, r3
 800171e:	6938      	ldr	r0, [r7, #16]
 8001720:	f000 f868 	bl	80017f4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001724:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001728:	f7ff fea2 	bl	8001470 <FLASH_WaitForLastOperation>
 800172c:	4603      	mov	r3, r0
 800172e:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 8001730:	7dfb      	ldrb	r3, [r7, #23]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d003      	beq.n	800173e <HAL_FLASHEx_Erase+0xba>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	601a      	str	r2, [r3, #0]
          break;
 800173c:	e00a      	b.n	8001754 <HAL_FLASHEx_Erase+0xd0>
           sector_index++)
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	3301      	adds	r3, #1
 8001742:	613b      	str	r3, [r7, #16]
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	68da      	ldr	r2, [r3, #12]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	4413      	add	r3, r2
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	429a      	cmp	r2, r3
 8001752:	d3e1      	bcc.n	8001718 <HAL_FLASHEx_Erase+0x94>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001760:	43db      	mvns	r3, r3
 8001762:	401a      	ands	r2, r3
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001768:	4b03      	ldr	r3, [pc, #12]	@ (8001778 <HAL_FLASHEx_Erase+0xf4>)
 800176a:	2200      	movs	r2, #0
 800176c:	701a      	strb	r2, [r3, #0]

  return status;
 800176e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	2000000c 	.word	0x2000000c
 800177c:	40022028 	.word	0x40022028
 8001780:	80000008 	.word	0x80000008

08001784 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 800178c:	4b18      	ldr	r3, [pc, #96]	@ (80017f0 <FLASH_MassErase+0x6c>)
 800178e:	60fb      	str	r3, [r7, #12]
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Flash Mass Erase */
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f003 0303 	and.w	r3, r3, #3
 8001796:	2b03      	cmp	r3, #3
 8001798:	d108      	bne.n	80017ac <FLASH_MassErase+0x28>
  {
    /* Set Mass Erase Bit */
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017a2:	f043 0320 	orr.w	r3, r3, #32
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	6013      	str	r3, [r2, #0]
    {
      /* Erase Bank2 */
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
    }
  }
}
 80017aa:	e01b      	b.n	80017e4 <FLASH_MassErase+0x60>
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d009      	beq.n	80017ca <FLASH_MassErase+0x46>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80017be:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80017c2:	f043 0228 	orr.w	r2, r3, #40	@ 0x28
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	601a      	str	r2, [r3, #0]
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d007      	beq.n	80017e4 <FLASH_MassErase+0x60>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80017dc:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80017e0:	68fa      	ldr	r2, [r7, #12]
 80017e2:	6013      	str	r3, [r2, #0]
}
 80017e4:	bf00      	nop
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	40022028 	.word	0x40022028

080017f4 <FLASH_Erase_Sector>:
  *            @arg FLASH_BANK_1: Sector in bank 1 to be erased
  *            @arg FLASH_BANK_2: Sector in bank 2 to be erased
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b085      	sub	sp, #20
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 80017fe:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <FLASH_Erase_Sector+0x6c>)
 8001800:	60fb      	str	r3, [r7, #12]
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	2b00      	cmp	r3, #0
 800180a:	d011      	beq.n	8001830 <FLASH_Erase_Sector+0x3c>
  {
    /* Reset Sector Number for Bank1 */
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001814:	f423 63f8 	bic.w	r3, r3, #1984	@ 0x7c0
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	6013      	str	r3, [r2, #0]

    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	019b      	lsls	r3, r3, #6
 8001824:	4313      	orrs	r3, r2
 8001826:	f043 0224 	orr.w	r2, r3, #36	@ 0x24
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	601a      	str	r2, [r3, #0]
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
  }
}
 800182e:	e010      	b.n	8001852 <FLASH_Erase_Sector+0x5e>
    (*reg_cr) &= ~(FLASH_CR_SNB);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f423 62f8 	bic.w	r2, r3, #1984	@ 0x7c0
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	601a      	str	r2, [r3, #0]
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	019b      	lsls	r3, r3, #6
 8001844:	4313      	orrs	r3, r2
 8001846:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800184a:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	6013      	str	r3, [r2, #0]
}
 8001852:	bf00      	nop
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	40022028 	.word	0x40022028

08001864 <FLASH_OBKErase>:
/**
  * @brief  Erase of FLASH OBK
  * @retval None
  */
static void FLASH_OBKErase()
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
  __IO uint32_t *reg_obkcfgr;

  /* Access to SECOBKCFGR or NSOBKCFGR registers depends on operation type */
  reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);
 800186a:	4b07      	ldr	r3, [pc, #28]	@ (8001888 <FLASH_OBKErase+0x24>)
 800186c:	607b      	str	r3, [r7, #4]

  /* Set OBK Erase Bit */
  SET_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT_ERASE);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f043 0208 	orr.w	r2, r3, #8
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	601a      	str	r2, [r3, #0]
}
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	40022040 	.word	0x40022040

0800188c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800188c:	b480      	push	{r7}
 800188e:	b087      	sub	sp, #28
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001896:	2300      	movs	r3, #0
 8001898:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800189a:	e142      	b.n	8001b22 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	2101      	movs	r1, #1
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	fa01 f303 	lsl.w	r3, r1, r3
 80018a8:	4013      	ands	r3, r2
 80018aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	f000 8134 	beq.w	8001b1c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d003      	beq.n	80018c4 <HAL_GPIO_Init+0x38>
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	2b12      	cmp	r3, #18
 80018c2:	d125      	bne.n	8001910 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	08da      	lsrs	r2, r3, #3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3208      	adds	r2, #8
 80018cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018d0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	f003 0307 	and.w	r3, r3, #7
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	220f      	movs	r2, #15
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	4013      	ands	r3, r2
 80018e6:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	691b      	ldr	r3, [r3, #16]
 80018ec:	f003 020f 	and.w	r2, r3, #15
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	697a      	ldr	r2, [r7, #20]
 80018fe:	4313      	orrs	r3, r2
 8001900:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	08da      	lsrs	r2, r3, #3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	3208      	adds	r2, #8
 800190a:	6979      	ldr	r1, [r7, #20]
 800190c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	2203      	movs	r2, #3
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	43db      	mvns	r3, r3
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	4013      	ands	r3, r2
 8001926:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f003 0203 	and.w	r2, r3, #3
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	697a      	ldr	r2, [r7, #20]
 800193a:	4313      	orrs	r3, r2
 800193c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	697a      	ldr	r2, [r7, #20]
 8001942:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d00b      	beq.n	8001964 <HAL_GPIO_Init+0xd8>
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b02      	cmp	r3, #2
 8001952:	d007      	beq.n	8001964 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001958:	2b11      	cmp	r3, #17
 800195a:	d003      	beq.n	8001964 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	2b12      	cmp	r3, #18
 8001962:	d130      	bne.n	80019c6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	2203      	movs	r2, #3
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	43db      	mvns	r3, r3
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	4013      	ands	r3, r2
 800197a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	68da      	ldr	r2, [r3, #12]
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	4313      	orrs	r3, r2
 800198c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	697a      	ldr	r2, [r7, #20]
 8001992:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800199a:	2201      	movs	r2, #1
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	43db      	mvns	r3, r3
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	4013      	ands	r3, r2
 80019a8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	091b      	lsrs	r3, r3, #4
 80019b0:	f003 0201 	and.w	r2, r3, #1
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	697a      	ldr	r2, [r7, #20]
 80019bc:	4313      	orrs	r3, r2
 80019be:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	697a      	ldr	r2, [r7, #20]
 80019c4:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f003 0303 	and.w	r3, r3, #3
 80019ce:	2b03      	cmp	r3, #3
 80019d0:	d109      	bne.n	80019e6 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80019da:	2b03      	cmp	r3, #3
 80019dc:	d11b      	bne.n	8001a16 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d017      	beq.n	8001a16 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	2203      	movs	r2, #3
 80019f2:	fa02 f303 	lsl.w	r3, r2, r3
 80019f6:	43db      	mvns	r3, r3
 80019f8:	697a      	ldr	r2, [r7, #20]
 80019fa:	4013      	ands	r3, r2
 80019fc:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	689a      	ldr	r2, [r3, #8]
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	697a      	ldr	r2, [r7, #20]
 8001a14:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d07c      	beq.n	8001b1c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001a22:	4a47      	ldr	r2, [pc, #284]	@ (8001b40 <HAL_GPIO_Init+0x2b4>)
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	089b      	lsrs	r3, r3, #2
 8001a28:	3318      	adds	r3, #24
 8001a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a2e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	f003 0303 	and.w	r3, r3, #3
 8001a36:	00db      	lsls	r3, r3, #3
 8001a38:	220f      	movs	r2, #15
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	4013      	ands	r3, r2
 8001a44:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	0a9a      	lsrs	r2, r3, #10
 8001a4a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b44 <HAL_GPIO_Init+0x2b8>)
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	f002 0203 	and.w	r2, r2, #3
 8001a54:	00d2      	lsls	r2, r2, #3
 8001a56:	4093      	lsls	r3, r2
 8001a58:	697a      	ldr	r2, [r7, #20]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001a5e:	4938      	ldr	r1, [pc, #224]	@ (8001b40 <HAL_GPIO_Init+0x2b4>)
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	089b      	lsrs	r3, r3, #2
 8001a64:	3318      	adds	r3, #24
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001a6c:	4b34      	ldr	r3, [pc, #208]	@ (8001b40 <HAL_GPIO_Init+0x2b4>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	43db      	mvns	r3, r3
 8001a76:	697a      	ldr	r2, [r7, #20]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d003      	beq.n	8001a90 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001a90:	4a2b      	ldr	r2, [pc, #172]	@ (8001b40 <HAL_GPIO_Init+0x2b4>)
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001a96:	4b2a      	ldr	r3, [pc, #168]	@ (8001b40 <HAL_GPIO_Init+0x2b4>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	43db      	mvns	r3, r3
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d003      	beq.n	8001aba <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001aba:	4a21      	ldr	r2, [pc, #132]	@ (8001b40 <HAL_GPIO_Init+0x2b4>)
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b40 <HAL_GPIO_Init+0x2b4>)
 8001ac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ac6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	43db      	mvns	r3, r3
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	4013      	ands	r3, r2
 8001ad0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d003      	beq.n	8001ae6 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8001ade:	697a      	ldr	r2, [r7, #20]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001ae6:	4a16      	ldr	r2, [pc, #88]	@ (8001b40 <HAL_GPIO_Init+0x2b4>)
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001aee:	4b14      	ldr	r3, [pc, #80]	@ (8001b40 <HAL_GPIO_Init+0x2b4>)
 8001af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001af4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	43db      	mvns	r3, r3
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	4013      	ands	r3, r2
 8001afe:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001b14:	4a0a      	ldr	r2, [pc, #40]	@ (8001b40 <HAL_GPIO_Init+0x2b4>)
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	fa22 f303 	lsr.w	r3, r2, r3
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	f47f aeb5 	bne.w	800189c <HAL_GPIO_Init+0x10>
  }
}
 8001b32:	bf00      	nop
 8001b34:	bf00      	nop
 8001b36:	371c      	adds	r7, #28
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	44022000 	.word	0x44022000
 8001b44:	002f7f7f 	.word	0x002f7f7f

08001b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	807b      	strh	r3, [r7, #2]
 8001b54:	4613      	mov	r3, r2
 8001b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b58:	787b      	ldrb	r3, [r7, #1]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d003      	beq.n	8001b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b5e:	887a      	ldrh	r2, [r7, #2]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b64:	e002      	b.n	8001b6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b66:	887a      	ldrh	r2, [r7, #2]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b6c:	bf00      	nop
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b088      	sub	sp, #32
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d102      	bne.n	8001b8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	f000 bc28 	b.w	80023dc <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b8c:	4b94      	ldr	r3, [pc, #592]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001b8e:	69db      	ldr	r3, [r3, #28]
 8001b90:	f003 0318 	and.w	r3, r3, #24
 8001b94:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001b96:	4b92      	ldr	r3, [pc, #584]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b9a:	f003 0303 	and.w	r3, r3, #3
 8001b9e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0310 	and.w	r3, r3, #16
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d05b      	beq.n	8001c64 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	2b08      	cmp	r3, #8
 8001bb0:	d005      	beq.n	8001bbe <HAL_RCC_OscConfig+0x46>
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	2b18      	cmp	r3, #24
 8001bb6:	d114      	bne.n	8001be2 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d111      	bne.n	8001be2 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	69db      	ldr	r3, [r3, #28]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d102      	bne.n	8001bcc <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	f000 bc08 	b.w	80023dc <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001bcc:	4b84      	ldr	r3, [pc, #528]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a1b      	ldr	r3, [r3, #32]
 8001bd8:	041b      	lsls	r3, r3, #16
 8001bda:	4981      	ldr	r1, [pc, #516]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001be0:	e040      	b.n	8001c64 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d023      	beq.n	8001c32 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001bea:	4b7d      	ldr	r3, [pc, #500]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a7c      	ldr	r2, [pc, #496]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001bf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf6:	f7ff f93f 	bl	8000e78 <HAL_GetTick>
 8001bfa:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001bfc:	e008      	b.n	8001c10 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001bfe:	f7ff f93b 	bl	8000e78 <HAL_GetTick>
 8001c02:	4602      	mov	r2, r0
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d901      	bls.n	8001c10 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e3e5      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001c10:	4b73      	ldr	r3, [pc, #460]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d0f0      	beq.n	8001bfe <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001c1c:	4b70      	ldr	r3, [pc, #448]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	041b      	lsls	r3, r3, #16
 8001c2a:	496d      	ldr	r1, [pc, #436]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	618b      	str	r3, [r1, #24]
 8001c30:	e018      	b.n	8001c64 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001c32:	4b6b      	ldr	r3, [pc, #428]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a6a      	ldr	r2, [pc, #424]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001c38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c3e:	f7ff f91b 	bl	8000e78 <HAL_GetTick>
 8001c42:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001c44:	e008      	b.n	8001c58 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001c46:	f7ff f917 	bl	8000e78 <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e3c1      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001c58:	4b61      	ldr	r3, [pc, #388]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d1f0      	bne.n	8001c46 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f000 80a0 	beq.w	8001db2 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	2b10      	cmp	r3, #16
 8001c76:	d005      	beq.n	8001c84 <HAL_RCC_OscConfig+0x10c>
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	2b18      	cmp	r3, #24
 8001c7c:	d109      	bne.n	8001c92 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	2b03      	cmp	r3, #3
 8001c82:	d106      	bne.n	8001c92 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f040 8092 	bne.w	8001db2 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e3a4      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c9a:	d106      	bne.n	8001caa <HAL_RCC_OscConfig+0x132>
 8001c9c:	4b50      	ldr	r3, [pc, #320]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a4f      	ldr	r2, [pc, #316]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001ca2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ca6:	6013      	str	r3, [r2, #0]
 8001ca8:	e058      	b.n	8001d5c <HAL_RCC_OscConfig+0x1e4>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d112      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x160>
 8001cb2:	4b4b      	ldr	r3, [pc, #300]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a4a      	ldr	r2, [pc, #296]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001cb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cbc:	6013      	str	r3, [r2, #0]
 8001cbe:	4b48      	ldr	r3, [pc, #288]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a47      	ldr	r2, [pc, #284]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001cc4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001cc8:	6013      	str	r3, [r2, #0]
 8001cca:	4b45      	ldr	r3, [pc, #276]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a44      	ldr	r2, [pc, #272]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001cd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cd4:	6013      	str	r3, [r2, #0]
 8001cd6:	e041      	b.n	8001d5c <HAL_RCC_OscConfig+0x1e4>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ce0:	d112      	bne.n	8001d08 <HAL_RCC_OscConfig+0x190>
 8001ce2:	4b3f      	ldr	r3, [pc, #252]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a3e      	ldr	r2, [pc, #248]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001ce8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cec:	6013      	str	r3, [r2, #0]
 8001cee:	4b3c      	ldr	r3, [pc, #240]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a3b      	ldr	r2, [pc, #236]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001cf4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	4b39      	ldr	r3, [pc, #228]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a38      	ldr	r2, [pc, #224]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d04:	6013      	str	r3, [r2, #0]
 8001d06:	e029      	b.n	8001d5c <HAL_RCC_OscConfig+0x1e4>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001d10:	d112      	bne.n	8001d38 <HAL_RCC_OscConfig+0x1c0>
 8001d12:	4b33      	ldr	r3, [pc, #204]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a32      	ldr	r2, [pc, #200]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d1c:	6013      	str	r3, [r2, #0]
 8001d1e:	4b30      	ldr	r3, [pc, #192]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a2f      	ldr	r2, [pc, #188]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d24:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001d28:	6013      	str	r3, [r2, #0]
 8001d2a:	4b2d      	ldr	r3, [pc, #180]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a2c      	ldr	r2, [pc, #176]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d34:	6013      	str	r3, [r2, #0]
 8001d36:	e011      	b.n	8001d5c <HAL_RCC_OscConfig+0x1e4>
 8001d38:	4b29      	ldr	r3, [pc, #164]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a28      	ldr	r2, [pc, #160]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d42:	6013      	str	r3, [r2, #0]
 8001d44:	4b26      	ldr	r3, [pc, #152]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a25      	ldr	r2, [pc, #148]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d4e:	6013      	str	r3, [r2, #0]
 8001d50:	4b23      	ldr	r3, [pc, #140]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a22      	ldr	r2, [pc, #136]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d56:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001d5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d013      	beq.n	8001d8c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d64:	f7ff f888 	bl	8000e78 <HAL_GetTick>
 8001d68:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d6c:	f7ff f884 	bl	8000e78 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b64      	cmp	r3, #100	@ 0x64
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e32e      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d7e:	4b18      	ldr	r3, [pc, #96]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d0f0      	beq.n	8001d6c <HAL_RCC_OscConfig+0x1f4>
 8001d8a:	e012      	b.n	8001db2 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8c:	f7ff f874 	bl	8000e78 <HAL_GetTick>
 8001d90:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d94:	f7ff f870 	bl	8000e78 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b64      	cmp	r3, #100	@ 0x64
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e31a      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001da6:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <HAL_RCC_OscConfig+0x268>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1f0      	bne.n	8001d94 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 809a 	beq.w	8001ef4 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d005      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x25a>
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	2b18      	cmp	r3, #24
 8001dca:	d149      	bne.n	8001e60 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d146      	bne.n	8001e60 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d104      	bne.n	8001de4 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e2fe      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
 8001dde:	bf00      	nop
 8001de0:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d11c      	bne.n	8001e24 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001dea:	4b9a      	ldr	r3, [pc, #616]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0218 	and.w	r2, r3, #24
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	429a      	cmp	r2, r3
 8001df8:	d014      	beq.n	8001e24 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001dfa:	4b96      	ldr	r3, [pc, #600]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f023 0218 	bic.w	r2, r3, #24
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	4993      	ldr	r1, [pc, #588]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001e0c:	f000 fdd0 	bl	80029b0 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e10:	4b91      	ldr	r3, [pc, #580]	@ (8002058 <HAL_RCC_OscConfig+0x4e0>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7fe ffa5 	bl	8000d64 <HAL_InitTick>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e2db      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e24:	f7ff f828 	bl	8000e78 <HAL_GetTick>
 8001e28:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e2c:	f7ff f824 	bl	8000e78 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e2ce      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e3e:	4b85      	ldr	r3, [pc, #532]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d0f0      	beq.n	8001e2c <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001e4a:	4b82      	ldr	r3, [pc, #520]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	041b      	lsls	r3, r3, #16
 8001e58:	497e      	ldr	r1, [pc, #504]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001e5e:	e049      	b.n	8001ef4 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d02c      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001e68:	4b7a      	ldr	r3, [pc, #488]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f023 0218 	bic.w	r2, r3, #24
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	4977      	ldr	r1, [pc, #476]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001e76:	4313      	orrs	r3, r2
 8001e78:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001e7a:	4b76      	ldr	r3, [pc, #472]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a75      	ldr	r2, [pc, #468]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e86:	f7fe fff7 	bl	8000e78 <HAL_GetTick>
 8001e8a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e8c:	e008      	b.n	8001ea0 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e8e:	f7fe fff3 	bl	8000e78 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e29d      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ea0:	4b6c      	ldr	r3, [pc, #432]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d0f0      	beq.n	8001e8e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001eac:	4b69      	ldr	r3, [pc, #420]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	041b      	lsls	r3, r3, #16
 8001eba:	4966      	ldr	r1, [pc, #408]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	610b      	str	r3, [r1, #16]
 8001ec0:	e018      	b.n	8001ef4 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ec2:	4b64      	ldr	r3, [pc, #400]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a63      	ldr	r2, [pc, #396]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001ec8:	f023 0301 	bic.w	r3, r3, #1
 8001ecc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ece:	f7fe ffd3 	bl	8000e78 <HAL_GetTick>
 8001ed2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ed4:	e008      	b.n	8001ee8 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001ed6:	f7fe ffcf 	bl	8000e78 <HAL_GetTick>
 8001eda:	4602      	mov	r2, r0
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d901      	bls.n	8001ee8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	e279      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ee8:	4b5a      	ldr	r3, [pc, #360]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1f0      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0308 	and.w	r3, r3, #8
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d03c      	beq.n	8001f7a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d01c      	beq.n	8001f42 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f08:	4b52      	ldr	r3, [pc, #328]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001f0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f0e:	4a51      	ldr	r2, [pc, #324]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001f10:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f18:	f7fe ffae 	bl	8000e78 <HAL_GetTick>
 8001f1c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001f20:	f7fe ffaa 	bl	8000e78 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e254      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001f32:	4b48      	ldr	r3, [pc, #288]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001f34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d0ef      	beq.n	8001f20 <HAL_RCC_OscConfig+0x3a8>
 8001f40:	e01b      	b.n	8001f7a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f42:	4b44      	ldr	r3, [pc, #272]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001f44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f48:	4a42      	ldr	r2, [pc, #264]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001f4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001f4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f52:	f7fe ff91 	bl	8000e78 <HAL_GetTick>
 8001f56:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001f5a:	f7fe ff8d 	bl	8000e78 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e237      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f6c:	4b39      	ldr	r3, [pc, #228]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001f6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d1ef      	bne.n	8001f5a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0304 	and.w	r3, r3, #4
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	f000 80d2 	beq.w	800212c <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001f88:	4b34      	ldr	r3, [pc, #208]	@ (800205c <HAL_RCC_OscConfig+0x4e4>)
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d118      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001f94:	4b31      	ldr	r3, [pc, #196]	@ (800205c <HAL_RCC_OscConfig+0x4e4>)
 8001f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f98:	4a30      	ldr	r2, [pc, #192]	@ (800205c <HAL_RCC_OscConfig+0x4e4>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fa0:	f7fe ff6a 	bl	8000e78 <HAL_GetTick>
 8001fa4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fa8:	f7fe ff66 	bl	8000e78 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e210      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001fba:	4b28      	ldr	r3, [pc, #160]	@ (800205c <HAL_RCC_OscConfig+0x4e4>)
 8001fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0f0      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d108      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x468>
 8001fce:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001fd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fd4:	4a1f      	ldr	r2, [pc, #124]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001fd6:	f043 0301 	orr.w	r3, r3, #1
 8001fda:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001fde:	e074      	b.n	80020ca <HAL_RCC_OscConfig+0x552>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d118      	bne.n	800201a <HAL_RCC_OscConfig+0x4a2>
 8001fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001fea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fee:	4a19      	ldr	r2, [pc, #100]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001ff0:	f023 0301 	bic.w	r3, r3, #1
 8001ff4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ff8:	4b16      	ldr	r3, [pc, #88]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8001ffa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ffe:	4a15      	ldr	r2, [pc, #84]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8002000:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002004:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002008:	4b12      	ldr	r3, [pc, #72]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 800200a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800200e:	4a11      	ldr	r2, [pc, #68]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8002010:	f023 0304 	bic.w	r3, r3, #4
 8002014:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002018:	e057      	b.n	80020ca <HAL_RCC_OscConfig+0x552>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	2b05      	cmp	r3, #5
 8002020:	d11e      	bne.n	8002060 <HAL_RCC_OscConfig+0x4e8>
 8002022:	4b0c      	ldr	r3, [pc, #48]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8002024:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002028:	4a0a      	ldr	r2, [pc, #40]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 800202a:	f043 0304 	orr.w	r3, r3, #4
 800202e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002032:	4b08      	ldr	r3, [pc, #32]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8002034:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002038:	4a06      	ldr	r2, [pc, #24]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 800203a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800203e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002042:	4b04      	ldr	r3, [pc, #16]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 8002044:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002048:	4a02      	ldr	r2, [pc, #8]	@ (8002054 <HAL_RCC_OscConfig+0x4dc>)
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002052:	e03a      	b.n	80020ca <HAL_RCC_OscConfig+0x552>
 8002054:	44020c00 	.word	0x44020c00
 8002058:	20000004 	.word	0x20000004
 800205c:	44020800 	.word	0x44020800
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	2b85      	cmp	r3, #133	@ 0x85
 8002066:	d118      	bne.n	800209a <HAL_RCC_OscConfig+0x522>
 8002068:	4ba2      	ldr	r3, [pc, #648]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800206a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800206e:	4aa1      	ldr	r2, [pc, #644]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002070:	f043 0304 	orr.w	r3, r3, #4
 8002074:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002078:	4b9e      	ldr	r3, [pc, #632]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800207a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800207e:	4a9d      	ldr	r2, [pc, #628]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002080:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002084:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002088:	4b9a      	ldr	r3, [pc, #616]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800208a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800208e:	4a99      	ldr	r2, [pc, #612]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002090:	f043 0301 	orr.w	r3, r3, #1
 8002094:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002098:	e017      	b.n	80020ca <HAL_RCC_OscConfig+0x552>
 800209a:	4b96      	ldr	r3, [pc, #600]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800209c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020a0:	4a94      	ldr	r2, [pc, #592]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80020a2:	f023 0301 	bic.w	r3, r3, #1
 80020a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80020aa:	4b92      	ldr	r3, [pc, #584]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80020ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020b0:	4a90      	ldr	r2, [pc, #576]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80020b2:	f023 0304 	bic.w	r3, r3, #4
 80020b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80020ba:	4b8e      	ldr	r3, [pc, #568]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80020bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020c0:	4a8c      	ldr	r2, [pc, #560]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80020c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d016      	beq.n	8002100 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d2:	f7fe fed1 	bl	8000e78 <HAL_GetTick>
 80020d6:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020d8:	e00a      	b.n	80020f0 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020da:	f7fe fecd 	bl	8000e78 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d901      	bls.n	80020f0 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e175      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020f0:	4b80      	ldr	r3, [pc, #512]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80020f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0ed      	beq.n	80020da <HAL_RCC_OscConfig+0x562>
 80020fe:	e015      	b.n	800212c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002100:	f7fe feba 	bl	8000e78 <HAL_GetTick>
 8002104:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002106:	e00a      	b.n	800211e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002108:	f7fe feb6 	bl	8000e78 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002116:	4293      	cmp	r3, r2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e15e      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800211e:	4b75      	ldr	r3, [pc, #468]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002120:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002124:	f003 0302 	and.w	r3, r3, #2
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1ed      	bne.n	8002108 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0320 	and.w	r3, r3, #32
 8002134:	2b00      	cmp	r3, #0
 8002136:	d036      	beq.n	80021a6 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800213c:	2b00      	cmp	r3, #0
 800213e:	d019      	beq.n	8002174 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002140:	4b6c      	ldr	r3, [pc, #432]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a6b      	ldr	r2, [pc, #428]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002146:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800214a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800214c:	f7fe fe94 	bl	8000e78 <HAL_GetTick>
 8002150:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002154:	f7fe fe90 	bl	8000e78 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e13a      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002166:	4b63      	ldr	r3, [pc, #396]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d0f0      	beq.n	8002154 <HAL_RCC_OscConfig+0x5dc>
 8002172:	e018      	b.n	80021a6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002174:	4b5f      	ldr	r3, [pc, #380]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a5e      	ldr	r2, [pc, #376]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800217a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800217e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002180:	f7fe fe7a 	bl	8000e78 <HAL_GetTick>
 8002184:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002186:	e008      	b.n	800219a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002188:	f7fe fe76 	bl	8000e78 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b02      	cmp	r3, #2
 8002194:	d901      	bls.n	800219a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e120      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800219a:	4b56      	ldr	r3, [pc, #344]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f0      	bne.n	8002188 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f000 8115 	beq.w	80023da <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	2b18      	cmp	r3, #24
 80021b4:	f000 80af 	beq.w	8002316 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021bc:	2b02      	cmp	r3, #2
 80021be:	f040 8086 	bne.w	80022ce <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80021c2:	4b4c      	ldr	r3, [pc, #304]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a4b      	ldr	r2, [pc, #300]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80021c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ce:	f7fe fe53 	bl	8000e78 <HAL_GetTick>
 80021d2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80021d4:	e008      	b.n	80021e8 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80021d6:	f7fe fe4f 	bl	8000e78 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e0f9      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80021e8:	4b42      	ldr	r3, [pc, #264]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1f0      	bne.n	80021d6 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80021f4:	4b3f      	ldr	r3, [pc, #252]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80021f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80021fc:	f023 0303 	bic.w	r3, r3, #3
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002208:	0212      	lsls	r2, r2, #8
 800220a:	430a      	orrs	r2, r1
 800220c:	4939      	ldr	r1, [pc, #228]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800220e:	4313      	orrs	r3, r2
 8002210:	628b      	str	r3, [r1, #40]	@ 0x28
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002216:	3b01      	subs	r3, #1
 8002218:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002220:	3b01      	subs	r3, #1
 8002222:	025b      	lsls	r3, r3, #9
 8002224:	b29b      	uxth	r3, r3
 8002226:	431a      	orrs	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800222c:	3b01      	subs	r3, #1
 800222e:	041b      	lsls	r3, r3, #16
 8002230:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002234:	431a      	orrs	r2, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	3b01      	subs	r3, #1
 800223c:	061b      	lsls	r3, r3, #24
 800223e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002242:	492c      	ldr	r1, [pc, #176]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002244:	4313      	orrs	r3, r2
 8002246:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002248:	4b2a      	ldr	r3, [pc, #168]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800224a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800224c:	4a29      	ldr	r2, [pc, #164]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800224e:	f023 0310 	bic.w	r3, r3, #16
 8002252:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002258:	4a26      	ldr	r2, [pc, #152]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800225e:	4b25      	ldr	r3, [pc, #148]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002262:	4a24      	ldr	r2, [pc, #144]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002264:	f043 0310 	orr.w	r3, r3, #16
 8002268:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800226a:	4b22      	ldr	r3, [pc, #136]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800226c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226e:	f023 020c 	bic.w	r2, r3, #12
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002276:	491f      	ldr	r1, [pc, #124]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002278:	4313      	orrs	r3, r2
 800227a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 800227c:	4b1d      	ldr	r3, [pc, #116]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800227e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002280:	f023 0220 	bic.w	r2, r3, #32
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002288:	491a      	ldr	r1, [pc, #104]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800228a:	4313      	orrs	r3, r2
 800228c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800228e:	4b19      	ldr	r3, [pc, #100]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002292:	4a18      	ldr	r2, [pc, #96]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 8002294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002298:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800229a:	4b16      	ldr	r3, [pc, #88]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a15      	ldr	r2, [pc, #84]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80022a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a6:	f7fe fde7 	bl	8000e78 <HAL_GetTick>
 80022aa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80022ac:	e008      	b.n	80022c0 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80022ae:	f7fe fde3 	bl	8000e78 <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e08d      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80022c0:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d0f0      	beq.n	80022ae <HAL_RCC_OscConfig+0x736>
 80022cc:	e085      	b.n	80023da <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80022ce:	4b09      	ldr	r3, [pc, #36]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a08      	ldr	r2, [pc, #32]	@ (80022f4 <HAL_RCC_OscConfig+0x77c>)
 80022d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022da:	f7fe fdcd 	bl	8000e78 <HAL_GetTick>
 80022de:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80022e0:	e00a      	b.n	80022f8 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80022e2:	f7fe fdc9 	bl	8000e78 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d903      	bls.n	80022f8 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e073      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
 80022f4:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80022f8:	4b3a      	ldr	r3, [pc, #232]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1ee      	bne.n	80022e2 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002304:	4b37      	ldr	r3, [pc, #220]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 8002306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002308:	4a36      	ldr	r2, [pc, #216]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 800230a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800230e:	f023 0303 	bic.w	r3, r3, #3
 8002312:	6293      	str	r3, [r2, #40]	@ 0x28
 8002314:	e061      	b.n	80023da <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002316:	4b33      	ldr	r3, [pc, #204]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 8002318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800231c:	4b31      	ldr	r3, [pc, #196]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 800231e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002320:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002326:	2b01      	cmp	r3, #1
 8002328:	d031      	beq.n	800238e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	f003 0203 	and.w	r2, r3, #3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002334:	429a      	cmp	r2, r3
 8002336:	d12a      	bne.n	800238e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	0a1b      	lsrs	r3, r3, #8
 800233c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002344:	429a      	cmp	r2, r3
 8002346:	d122      	bne.n	800238e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002352:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002354:	429a      	cmp	r2, r3
 8002356:	d11a      	bne.n	800238e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	0a5b      	lsrs	r3, r3, #9
 800235c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002364:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002366:	429a      	cmp	r2, r3
 8002368:	d111      	bne.n	800238e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	0c1b      	lsrs	r3, r3, #16
 800236e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002376:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002378:	429a      	cmp	r2, r3
 800237a:	d108      	bne.n	800238e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	0e1b      	lsrs	r3, r3, #24
 8002380:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002388:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800238a:	429a      	cmp	r2, r3
 800238c:	d001      	beq.n	8002392 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e024      	b.n	80023dc <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002392:	4b14      	ldr	r3, [pc, #80]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 8002394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002396:	08db      	lsrs	r3, r3, #3
 8002398:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d01a      	beq.n	80023da <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80023a4:	4b0f      	ldr	r3, [pc, #60]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 80023a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a8:	4a0e      	ldr	r2, [pc, #56]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 80023aa:	f023 0310 	bic.w	r3, r3, #16
 80023ae:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b0:	f7fe fd62 	bl	8000e78 <HAL_GetTick>
 80023b4:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80023b6:	bf00      	nop
 80023b8:	f7fe fd5e 	bl	8000e78 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d0f9      	beq.n	80023b8 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c8:	4a06      	ldr	r2, [pc, #24]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80023ce:	4b05      	ldr	r3, [pc, #20]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 80023d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d2:	4a04      	ldr	r2, [pc, #16]	@ (80023e4 <HAL_RCC_OscConfig+0x86c>)
 80023d4:	f043 0310 	orr.w	r3, r3, #16
 80023d8:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3720      	adds	r7, #32
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	44020c00 	.word	0x44020c00

080023e8 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e19e      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023fc:	4b83      	ldr	r3, [pc, #524]	@ (800260c <HAL_RCC_ClockConfig+0x224>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 030f 	and.w	r3, r3, #15
 8002404:	683a      	ldr	r2, [r7, #0]
 8002406:	429a      	cmp	r2, r3
 8002408:	d910      	bls.n	800242c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240a:	4b80      	ldr	r3, [pc, #512]	@ (800260c <HAL_RCC_ClockConfig+0x224>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f023 020f 	bic.w	r2, r3, #15
 8002412:	497e      	ldr	r1, [pc, #504]	@ (800260c <HAL_RCC_ClockConfig+0x224>)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	4313      	orrs	r3, r2
 8002418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800241a:	4b7c      	ldr	r3, [pc, #496]	@ (800260c <HAL_RCC_ClockConfig+0x224>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 030f 	and.w	r3, r3, #15
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	429a      	cmp	r2, r3
 8002426:	d001      	beq.n	800242c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e186      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0310 	and.w	r3, r3, #16
 8002434:	2b00      	cmp	r3, #0
 8002436:	d012      	beq.n	800245e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	695a      	ldr	r2, [r3, #20]
 800243c:	4b74      	ldr	r3, [pc, #464]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 800243e:	6a1b      	ldr	r3, [r3, #32]
 8002440:	0a1b      	lsrs	r3, r3, #8
 8002442:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002446:	429a      	cmp	r2, r3
 8002448:	d909      	bls.n	800245e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800244a:	4b71      	ldr	r3, [pc, #452]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 800244c:	6a1b      	ldr	r3, [r3, #32]
 800244e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	021b      	lsls	r3, r3, #8
 8002458:	496d      	ldr	r1, [pc, #436]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 800245a:	4313      	orrs	r3, r2
 800245c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0308 	and.w	r3, r3, #8
 8002466:	2b00      	cmp	r3, #0
 8002468:	d012      	beq.n	8002490 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	691a      	ldr	r2, [r3, #16]
 800246e:	4b68      	ldr	r3, [pc, #416]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 8002470:	6a1b      	ldr	r3, [r3, #32]
 8002472:	091b      	lsrs	r3, r3, #4
 8002474:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002478:	429a      	cmp	r2, r3
 800247a:	d909      	bls.n	8002490 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800247c:	4b64      	ldr	r3, [pc, #400]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	4961      	ldr	r1, [pc, #388]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 800248c:	4313      	orrs	r3, r2
 800248e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0304 	and.w	r3, r3, #4
 8002498:	2b00      	cmp	r3, #0
 800249a:	d010      	beq.n	80024be <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	4b5b      	ldr	r3, [pc, #364]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d908      	bls.n	80024be <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80024ac:	4b58      	ldr	r3, [pc, #352]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 80024ae:	6a1b      	ldr	r3, [r3, #32]
 80024b0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	4955      	ldr	r1, [pc, #340]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d010      	beq.n	80024ec <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	4b50      	ldr	r3, [pc, #320]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	f003 030f 	and.w	r3, r3, #15
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d908      	bls.n	80024ec <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80024da:	4b4d      	ldr	r3, [pc, #308]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	f023 020f 	bic.w	r2, r3, #15
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	494a      	ldr	r1, [pc, #296]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 8093 	beq.w	8002620 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	2b03      	cmp	r3, #3
 8002500:	d107      	bne.n	8002512 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002502:	4b43      	ldr	r3, [pc, #268]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d121      	bne.n	8002552 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e113      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d107      	bne.n	800252a <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800251a:	4b3d      	ldr	r3, [pc, #244]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d115      	bne.n	8002552 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e107      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d107      	bne.n	8002542 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002532:	4b37      	ldr	r3, [pc, #220]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800253a:	2b00      	cmp	r3, #0
 800253c:	d109      	bne.n	8002552 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e0fb      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002542:	4b33      	ldr	r3, [pc, #204]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e0f3      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002552:	4b2f      	ldr	r3, [pc, #188]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 8002554:	69db      	ldr	r3, [r3, #28]
 8002556:	f023 0203 	bic.w	r2, r3, #3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	492c      	ldr	r1, [pc, #176]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 8002560:	4313      	orrs	r3, r2
 8002562:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002564:	f7fe fc88 	bl	8000e78 <HAL_GetTick>
 8002568:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	2b03      	cmp	r3, #3
 8002570:	d112      	bne.n	8002598 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002572:	e00a      	b.n	800258a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002574:	f7fe fc80 	bl	8000e78 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002582:	4293      	cmp	r3, r2
 8002584:	d901      	bls.n	800258a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e0d7      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800258a:	4b21      	ldr	r3, [pc, #132]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f003 0318 	and.w	r3, r3, #24
 8002592:	2b18      	cmp	r3, #24
 8002594:	d1ee      	bne.n	8002574 <HAL_RCC_ClockConfig+0x18c>
 8002596:	e043      	b.n	8002620 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b02      	cmp	r3, #2
 800259e:	d112      	bne.n	80025c6 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80025a0:	e00a      	b.n	80025b8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025a2:	f7fe fc69 	bl	8000e78 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d901      	bls.n	80025b8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	e0c0      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80025b8:	4b15      	ldr	r3, [pc, #84]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 80025ba:	69db      	ldr	r3, [r3, #28]
 80025bc:	f003 0318 	and.w	r3, r3, #24
 80025c0:	2b10      	cmp	r3, #16
 80025c2:	d1ee      	bne.n	80025a2 <HAL_RCC_ClockConfig+0x1ba>
 80025c4:	e02c      	b.n	8002620 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d122      	bne.n	8002614 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80025ce:	e00a      	b.n	80025e6 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025d0:	f7fe fc52 	bl	8000e78 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025de:	4293      	cmp	r3, r2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e0a9      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80025e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002610 <HAL_RCC_ClockConfig+0x228>)
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	f003 0318 	and.w	r3, r3, #24
 80025ee:	2b08      	cmp	r3, #8
 80025f0:	d1ee      	bne.n	80025d0 <HAL_RCC_ClockConfig+0x1e8>
 80025f2:	e015      	b.n	8002620 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025f4:	f7fe fc40 	bl	8000e78 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002602:	4293      	cmp	r3, r2
 8002604:	d906      	bls.n	8002614 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e097      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
 800260a:	bf00      	nop
 800260c:	40022000 	.word	0x40022000
 8002610:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002614:	4b4b      	ldr	r3, [pc, #300]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 8002616:	69db      	ldr	r3, [r3, #28]
 8002618:	f003 0318 	and.w	r3, r3, #24
 800261c:	2b00      	cmp	r3, #0
 800261e:	d1e9      	bne.n	80025f4 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d010      	beq.n	800264e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	4b44      	ldr	r3, [pc, #272]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	f003 030f 	and.w	r3, r3, #15
 8002638:	429a      	cmp	r2, r3
 800263a:	d208      	bcs.n	800264e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800263c:	4b41      	ldr	r3, [pc, #260]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 800263e:	6a1b      	ldr	r3, [r3, #32]
 8002640:	f023 020f 	bic.w	r2, r3, #15
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	493e      	ldr	r1, [pc, #248]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 800264a:	4313      	orrs	r3, r2
 800264c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800264e:	4b3e      	ldr	r3, [pc, #248]	@ (8002748 <HAL_RCC_ClockConfig+0x360>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 030f 	and.w	r3, r3, #15
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	d210      	bcs.n	800267e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265c:	4b3a      	ldr	r3, [pc, #232]	@ (8002748 <HAL_RCC_ClockConfig+0x360>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f023 020f 	bic.w	r2, r3, #15
 8002664:	4938      	ldr	r1, [pc, #224]	@ (8002748 <HAL_RCC_ClockConfig+0x360>)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	4313      	orrs	r3, r2
 800266a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800266c:	4b36      	ldr	r3, [pc, #216]	@ (8002748 <HAL_RCC_ClockConfig+0x360>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 030f 	and.w	r3, r3, #15
 8002674:	683a      	ldr	r2, [r7, #0]
 8002676:	429a      	cmp	r2, r3
 8002678:	d001      	beq.n	800267e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e05d      	b.n	800273a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	2b00      	cmp	r3, #0
 8002688:	d010      	beq.n	80026ac <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68da      	ldr	r2, [r3, #12]
 800268e:	4b2d      	ldr	r3, [pc, #180]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002696:	429a      	cmp	r2, r3
 8002698:	d208      	bcs.n	80026ac <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800269a:	4b2a      	ldr	r3, [pc, #168]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	4927      	ldr	r1, [pc, #156]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0308 	and.w	r3, r3, #8
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d012      	beq.n	80026de <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691a      	ldr	r2, [r3, #16]
 80026bc:	4b21      	ldr	r3, [pc, #132]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	091b      	lsrs	r3, r3, #4
 80026c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d209      	bcs.n	80026de <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80026ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 80026cc:	6a1b      	ldr	r3, [r3, #32]
 80026ce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	011b      	lsls	r3, r3, #4
 80026d8:	491a      	ldr	r1, [pc, #104]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0310 	and.w	r3, r3, #16
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d012      	beq.n	8002710 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	695a      	ldr	r2, [r3, #20]
 80026ee:	4b15      	ldr	r3, [pc, #84]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 80026f0:	6a1b      	ldr	r3, [r3, #32]
 80026f2:	0a1b      	lsrs	r3, r3, #8
 80026f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d209      	bcs.n	8002710 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80026fc:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 80026fe:	6a1b      	ldr	r3, [r3, #32]
 8002700:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	490e      	ldr	r1, [pc, #56]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 800270c:	4313      	orrs	r3, r2
 800270e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002710:	f000 f822 	bl	8002758 <HAL_RCC_GetSysClockFreq>
 8002714:	4602      	mov	r2, r0
 8002716:	4b0b      	ldr	r3, [pc, #44]	@ (8002744 <HAL_RCC_ClockConfig+0x35c>)
 8002718:	6a1b      	ldr	r3, [r3, #32]
 800271a:	f003 030f 	and.w	r3, r3, #15
 800271e:	490b      	ldr	r1, [pc, #44]	@ (800274c <HAL_RCC_ClockConfig+0x364>)
 8002720:	5ccb      	ldrb	r3, [r1, r3]
 8002722:	fa22 f303 	lsr.w	r3, r2, r3
 8002726:	4a0a      	ldr	r2, [pc, #40]	@ (8002750 <HAL_RCC_ClockConfig+0x368>)
 8002728:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800272a:	4b0a      	ldr	r3, [pc, #40]	@ (8002754 <HAL_RCC_ClockConfig+0x36c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4618      	mov	r0, r3
 8002730:	f7fe fb18 	bl	8000d64 <HAL_InitTick>
 8002734:	4603      	mov	r3, r0
 8002736:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002738:	7afb      	ldrb	r3, [r7, #11]
}
 800273a:	4618      	mov	r0, r3
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	44020c00 	.word	0x44020c00
 8002748:	40022000 	.word	0x40022000
 800274c:	08007fb0 	.word	0x08007fb0
 8002750:	20000000 	.word	0x20000000
 8002754:	20000004 	.word	0x20000004

08002758 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002758:	b480      	push	{r7}
 800275a:	b089      	sub	sp, #36	@ 0x24
 800275c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800275e:	4b8c      	ldr	r3, [pc, #560]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	f003 0318 	and.w	r3, r3, #24
 8002766:	2b08      	cmp	r3, #8
 8002768:	d102      	bne.n	8002770 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800276a:	4b8a      	ldr	r3, [pc, #552]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x23c>)
 800276c:	61fb      	str	r3, [r7, #28]
 800276e:	e107      	b.n	8002980 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002770:	4b87      	ldr	r3, [pc, #540]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 8002772:	69db      	ldr	r3, [r3, #28]
 8002774:	f003 0318 	and.w	r3, r3, #24
 8002778:	2b00      	cmp	r3, #0
 800277a:	d112      	bne.n	80027a2 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800277c:	4b84      	ldr	r3, [pc, #528]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0320 	and.w	r3, r3, #32
 8002784:	2b00      	cmp	r3, #0
 8002786:	d009      	beq.n	800279c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002788:	4b81      	ldr	r3, [pc, #516]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	08db      	lsrs	r3, r3, #3
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	4a81      	ldr	r2, [pc, #516]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x240>)
 8002794:	fa22 f303 	lsr.w	r3, r2, r3
 8002798:	61fb      	str	r3, [r7, #28]
 800279a:	e0f1      	b.n	8002980 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800279c:	4b7e      	ldr	r3, [pc, #504]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x240>)
 800279e:	61fb      	str	r3, [r7, #28]
 80027a0:	e0ee      	b.n	8002980 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027a2:	4b7b      	ldr	r3, [pc, #492]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	f003 0318 	and.w	r3, r3, #24
 80027aa:	2b10      	cmp	r3, #16
 80027ac:	d102      	bne.n	80027b4 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027ae:	4b7b      	ldr	r3, [pc, #492]	@ (800299c <HAL_RCC_GetSysClockFreq+0x244>)
 80027b0:	61fb      	str	r3, [r7, #28]
 80027b2:	e0e5      	b.n	8002980 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027b4:	4b76      	ldr	r3, [pc, #472]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	f003 0318 	and.w	r3, r3, #24
 80027bc:	2b18      	cmp	r3, #24
 80027be:	f040 80dd 	bne.w	800297c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80027c2:	4b73      	ldr	r3, [pc, #460]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 80027c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c6:	f003 0303 	and.w	r3, r3, #3
 80027ca:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80027cc:	4b70      	ldr	r3, [pc, #448]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 80027ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d0:	0a1b      	lsrs	r3, r3, #8
 80027d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027d6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80027d8:	4b6d      	ldr	r3, [pc, #436]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 80027da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027dc:	091b      	lsrs	r3, r3, #4
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80027e4:	4b6a      	ldr	r3, [pc, #424]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 80027e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80027e8:	08db      	lsrs	r3, r3, #3
 80027ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	fb02 f303 	mul.w	r3, r2, r3
 80027f4:	ee07 3a90 	vmov	s15, r3
 80027f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027fc:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	2b00      	cmp	r3, #0
 8002804:	f000 80b7 	beq.w	8002976 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d003      	beq.n	8002816 <HAL_RCC_GetSysClockFreq+0xbe>
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2b03      	cmp	r3, #3
 8002812:	d056      	beq.n	80028c2 <HAL_RCC_GetSysClockFreq+0x16a>
 8002814:	e077      	b.n	8002906 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002816:	4b5e      	ldr	r3, [pc, #376]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0320 	and.w	r3, r3, #32
 800281e:	2b00      	cmp	r3, #0
 8002820:	d02d      	beq.n	800287e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002822:	4b5b      	ldr	r3, [pc, #364]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	08db      	lsrs	r3, r3, #3
 8002828:	f003 0303 	and.w	r3, r3, #3
 800282c:	4a5a      	ldr	r2, [pc, #360]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x240>)
 800282e:	fa22 f303 	lsr.w	r3, r2, r3
 8002832:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	ee07 3a90 	vmov	s15, r3
 800283a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	ee07 3a90 	vmov	s15, r3
 8002844:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002848:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800284c:	4b50      	ldr	r3, [pc, #320]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 800284e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002854:	ee07 3a90 	vmov	s15, r3
 8002858:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800285c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002860:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80029a0 <HAL_RCC_GetSysClockFreq+0x248>
 8002864:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002868:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800286c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002870:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002874:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002878:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800287c:	e065      	b.n	800294a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	ee07 3a90 	vmov	s15, r3
 8002884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002888:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80029a4 <HAL_RCC_GetSysClockFreq+0x24c>
 800288c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002890:	4b3f      	ldr	r3, [pc, #252]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 8002892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002894:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002898:	ee07 3a90 	vmov	s15, r3
 800289c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80028a0:	ed97 6a02 	vldr	s12, [r7, #8]
 80028a4:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80029a0 <HAL_RCC_GetSysClockFreq+0x248>
 80028a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80028b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028bc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80028c0:	e043      	b.n	800294a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	ee07 3a90 	vmov	s15, r3
 80028c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028cc:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80029a8 <HAL_RCC_GetSysClockFreq+0x250>
 80028d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 80028d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028dc:	ee07 3a90 	vmov	s15, r3
 80028e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80028e4:	ed97 6a02 	vldr	s12, [r7, #8]
 80028e8:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80029a0 <HAL_RCC_GetSysClockFreq+0x248>
 80028ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80028f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002900:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002904:	e021      	b.n	800294a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	ee07 3a90 	vmov	s15, r3
 800290c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002910:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80029ac <HAL_RCC_GetSysClockFreq+0x254>
 8002914:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002918:	4b1d      	ldr	r3, [pc, #116]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 800291a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800291c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002920:	ee07 3a90 	vmov	s15, r3
 8002924:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002928:	ed97 6a02 	vldr	s12, [r7, #8]
 800292c:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80029a0 <HAL_RCC_GetSysClockFreq+0x248>
 8002930:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002934:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002938:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800293c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002940:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002944:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002948:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800294a:	4b11      	ldr	r3, [pc, #68]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x238>)
 800294c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800294e:	0a5b      	lsrs	r3, r3, #9
 8002950:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002954:	3301      	adds	r3, #1
 8002956:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	ee07 3a90 	vmov	s15, r3
 800295e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002962:	edd7 6a06 	vldr	s13, [r7, #24]
 8002966:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800296a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800296e:	ee17 3a90 	vmov	r3, s15
 8002972:	61fb      	str	r3, [r7, #28]
 8002974:	e004      	b.n	8002980 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
 800297a:	e001      	b.n	8002980 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800297c:	4b06      	ldr	r3, [pc, #24]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x240>)
 800297e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002980:	69fb      	ldr	r3, [r7, #28]
}
 8002982:	4618      	mov	r0, r3
 8002984:	3724      	adds	r7, #36	@ 0x24
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	44020c00 	.word	0x44020c00
 8002994:	003d0900 	.word	0x003d0900
 8002998:	03d09000 	.word	0x03d09000
 800299c:	016e3600 	.word	0x016e3600
 80029a0:	46000000 	.word	0x46000000
 80029a4:	4c742400 	.word	0x4c742400
 80029a8:	4bb71b00 	.word	0x4bb71b00
 80029ac:	4a742400 	.word	0x4a742400

080029b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80029b4:	f7ff fed0 	bl	8002758 <HAL_RCC_GetSysClockFreq>
 80029b8:	4602      	mov	r2, r0
 80029ba:	4b08      	ldr	r3, [pc, #32]	@ (80029dc <HAL_RCC_GetHCLKFreq+0x2c>)
 80029bc:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80029be:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80029c2:	4907      	ldr	r1, [pc, #28]	@ (80029e0 <HAL_RCC_GetHCLKFreq+0x30>)
 80029c4:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80029c6:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80029ca:	fa22 f303 	lsr.w	r3, r2, r3
 80029ce:	4a05      	ldr	r2, [pc, #20]	@ (80029e4 <HAL_RCC_GetHCLKFreq+0x34>)
 80029d0:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80029d2:	4b04      	ldr	r3, [pc, #16]	@ (80029e4 <HAL_RCC_GetHCLKFreq+0x34>)
 80029d4:	681b      	ldr	r3, [r3, #0]
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	44020c00 	.word	0x44020c00
 80029e0:	08007fb0 	.word	0x08007fb0
 80029e4:	20000000 	.word	0x20000000

080029e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80029ec:	f7ff ffe0 	bl	80029b0 <HAL_RCC_GetHCLKFreq>
 80029f0:	4602      	mov	r2, r0
 80029f2:	4b06      	ldr	r3, [pc, #24]	@ (8002a0c <HAL_RCC_GetPCLK1Freq+0x24>)
 80029f4:	6a1b      	ldr	r3, [r3, #32]
 80029f6:	091b      	lsrs	r3, r3, #4
 80029f8:	f003 0307 	and.w	r3, r3, #7
 80029fc:	4904      	ldr	r1, [pc, #16]	@ (8002a10 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029fe:	5ccb      	ldrb	r3, [r1, r3]
 8002a00:	f003 031f 	and.w	r3, r3, #31
 8002a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	44020c00 	.word	0x44020c00
 8002a10:	08007fc0 	.word	0x08007fc0

08002a14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8002a18:	f7ff ffca 	bl	80029b0 <HAL_RCC_GetHCLKFreq>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	4b06      	ldr	r3, [pc, #24]	@ (8002a38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a20:	6a1b      	ldr	r3, [r3, #32]
 8002a22:	0a1b      	lsrs	r3, r3, #8
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	4904      	ldr	r1, [pc, #16]	@ (8002a3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a2a:	5ccb      	ldrb	r3, [r1, r3]
 8002a2c:	f003 031f 	and.w	r3, r3, #31
 8002a30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	44020c00 	.word	0x44020c00
 8002a3c:	08007fc0 	.word	0x08007fc0

08002a40 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8002a44:	f7ff ffb4 	bl	80029b0 <HAL_RCC_GetHCLKFreq>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	4b06      	ldr	r3, [pc, #24]	@ (8002a64 <HAL_RCC_GetPCLK3Freq+0x24>)
 8002a4c:	6a1b      	ldr	r3, [r3, #32]
 8002a4e:	0b1b      	lsrs	r3, r3, #12
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	4904      	ldr	r1, [pc, #16]	@ (8002a68 <HAL_RCC_GetPCLK3Freq+0x28>)
 8002a56:	5ccb      	ldrb	r3, [r1, r3]
 8002a58:	f003 031f 	and.w	r3, r3, #31
 8002a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	44020c00 	.word	0x44020c00
 8002a68:	08007fc0 	.word	0x08007fc0

08002a6c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a70:	b0ba      	sub	sp, #232	@ 0xe8
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a78:	2300      	movs	r3, #0
 8002a7a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a7e:	2300      	movs	r3, #0
 8002a80:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002a84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8002a90:	2500      	movs	r5, #0
 8002a92:	ea54 0305 	orrs.w	r3, r4, r5
 8002a96:	d00b      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8002a98:	4bcd      	ldr	r3, [pc, #820]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002a9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002a9e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8002aa2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aa8:	4ac9      	ldr	r2, [pc, #804]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002aaa:	430b      	orrs	r3, r1
 8002aac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ab0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab8:	f002 0801 	and.w	r8, r2, #1
 8002abc:	f04f 0900 	mov.w	r9, #0
 8002ac0:	ea58 0309 	orrs.w	r3, r8, r9
 8002ac4:	d042      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8002ac6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002acc:	2b05      	cmp	r3, #5
 8002ace:	d823      	bhi.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8002ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8002ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad6:	bf00      	nop
 8002ad8:	08002b21 	.word	0x08002b21
 8002adc:	08002af1 	.word	0x08002af1
 8002ae0:	08002b05 	.word	0x08002b05
 8002ae4:	08002b21 	.word	0x08002b21
 8002ae8:	08002b21 	.word	0x08002b21
 8002aec:	08002b21 	.word	0x08002b21
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002af0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002af4:	3308      	adds	r3, #8
 8002af6:	4618      	mov	r0, r3
 8002af8:	f003 f90c 	bl	8005d14 <RCCEx_PLL2_Config>
 8002afc:	4603      	mov	r3, r0
 8002afe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8002b02:	e00e      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002b04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b08:	3330      	adds	r3, #48	@ 0x30
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f003 f99a 	bl	8005e44 <RCCEx_PLL3_Config>
 8002b10:	4603      	mov	r3, r0
 8002b12:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8002b16:	e004      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002b1e:	e000      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8002b20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b22:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10c      	bne.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002b2a:	4ba9      	ldr	r3, [pc, #676]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002b2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002b30:	f023 0107 	bic.w	r1, r3, #7
 8002b34:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b3a:	4aa5      	ldr	r2, [pc, #660]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002b3c:	430b      	orrs	r3, r1
 8002b3e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002b42:	e003      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b44:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002b48:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b54:	f002 0a02 	and.w	sl, r2, #2
 8002b58:	f04f 0b00 	mov.w	fp, #0
 8002b5c:	ea5a 030b 	orrs.w	r3, sl, fp
 8002b60:	f000 8088 	beq.w	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8002b64:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b6a:	2b28      	cmp	r3, #40	@ 0x28
 8002b6c:	d868      	bhi.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8002b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b74 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b74:	08002c49 	.word	0x08002c49
 8002b78:	08002c41 	.word	0x08002c41
 8002b7c:	08002c41 	.word	0x08002c41
 8002b80:	08002c41 	.word	0x08002c41
 8002b84:	08002c41 	.word	0x08002c41
 8002b88:	08002c41 	.word	0x08002c41
 8002b8c:	08002c41 	.word	0x08002c41
 8002b90:	08002c41 	.word	0x08002c41
 8002b94:	08002c19 	.word	0x08002c19
 8002b98:	08002c41 	.word	0x08002c41
 8002b9c:	08002c41 	.word	0x08002c41
 8002ba0:	08002c41 	.word	0x08002c41
 8002ba4:	08002c41 	.word	0x08002c41
 8002ba8:	08002c41 	.word	0x08002c41
 8002bac:	08002c41 	.word	0x08002c41
 8002bb0:	08002c41 	.word	0x08002c41
 8002bb4:	08002c2d 	.word	0x08002c2d
 8002bb8:	08002c41 	.word	0x08002c41
 8002bbc:	08002c41 	.word	0x08002c41
 8002bc0:	08002c41 	.word	0x08002c41
 8002bc4:	08002c41 	.word	0x08002c41
 8002bc8:	08002c41 	.word	0x08002c41
 8002bcc:	08002c41 	.word	0x08002c41
 8002bd0:	08002c41 	.word	0x08002c41
 8002bd4:	08002c49 	.word	0x08002c49
 8002bd8:	08002c41 	.word	0x08002c41
 8002bdc:	08002c41 	.word	0x08002c41
 8002be0:	08002c41 	.word	0x08002c41
 8002be4:	08002c41 	.word	0x08002c41
 8002be8:	08002c41 	.word	0x08002c41
 8002bec:	08002c41 	.word	0x08002c41
 8002bf0:	08002c41 	.word	0x08002c41
 8002bf4:	08002c49 	.word	0x08002c49
 8002bf8:	08002c41 	.word	0x08002c41
 8002bfc:	08002c41 	.word	0x08002c41
 8002c00:	08002c41 	.word	0x08002c41
 8002c04:	08002c41 	.word	0x08002c41
 8002c08:	08002c41 	.word	0x08002c41
 8002c0c:	08002c41 	.word	0x08002c41
 8002c10:	08002c41 	.word	0x08002c41
 8002c14:	08002c49 	.word	0x08002c49
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c18:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c1c:	3308      	adds	r3, #8
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f003 f878 	bl	8005d14 <RCCEx_PLL2_Config>
 8002c24:	4603      	mov	r3, r0
 8002c26:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8002c2a:	e00e      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002c2c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c30:	3330      	adds	r3, #48	@ 0x30
 8002c32:	4618      	mov	r0, r3
 8002c34:	f003 f906 	bl	8005e44 <RCCEx_PLL3_Config>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8002c3e:	e004      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002c46:	e000      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8002c48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c4a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d10c      	bne.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8002c52:	4b5f      	ldr	r3, [pc, #380]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002c54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002c58:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002c5c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c62:	4a5b      	ldr	r2, [pc, #364]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002c64:	430b      	orrs	r3, r1
 8002c66:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002c6a:	e003      	b.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c6c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002c70:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c7c:	f002 0304 	and.w	r3, r2, #4
 8002c80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c84:	2300      	movs	r3, #0
 8002c86:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002c8a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002c8e:	460b      	mov	r3, r1
 8002c90:	4313      	orrs	r3, r2
 8002c92:	d04e      	beq.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8002c94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c9a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002c9e:	d02c      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8002ca0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002ca4:	d825      	bhi.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002ca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002caa:	d028      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002cac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cb0:	d81f      	bhi.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002cb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002cb4:	d025      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8002cb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002cb8:	d81b      	bhi.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002cba:	2b80      	cmp	r3, #128	@ 0x80
 8002cbc:	d00f      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002cbe:	2b80      	cmp	r3, #128	@ 0x80
 8002cc0:	d817      	bhi.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d01f      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8002cc6:	2b40      	cmp	r3, #64	@ 0x40
 8002cc8:	d113      	bne.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002cca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cce:	3308      	adds	r3, #8
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f003 f81f 	bl	8005d14 <RCCEx_PLL2_Config>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8002cdc:	e014      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002cde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ce2:	3330      	adds	r3, #48	@ 0x30
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f003 f8ad 	bl	8005e44 <RCCEx_PLL3_Config>
 8002cea:	4603      	mov	r3, r0
 8002cec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8002cf0:	e00a      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002cf8:	e006      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002cfa:	bf00      	nop
 8002cfc:	e004      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002cfe:	bf00      	nop
 8002d00:	e002      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002d02:	bf00      	nop
 8002d04:	e000      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002d06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d08:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10c      	bne.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002d10:	4b2f      	ldr	r3, [pc, #188]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002d12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002d16:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002d1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d20:	4a2b      	ldr	r2, [pc, #172]	@ (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002d22:	430b      	orrs	r3, r1
 8002d24:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002d28:	e003      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d2a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002d2e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d3a:	f002 0308 	and.w	r3, r2, #8
 8002d3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d42:	2300      	movs	r3, #0
 8002d44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002d48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	d056      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8002d52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d58:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002d5c:	d031      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8002d5e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002d62:	d82a      	bhi.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002d64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d68:	d02d      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002d6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d6e:	d824      	bhi.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002d70:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002d74:	d029      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8002d76:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002d7a:	d81e      	bhi.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002d7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d80:	d011      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8002d82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d86:	d818      	bhi.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d023      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8002d8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d90:	d113      	bne.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d96:	3308      	adds	r3, #8
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f002 ffbb 	bl	8005d14 <RCCEx_PLL2_Config>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8002da4:	e017      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002da6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002daa:	3330      	adds	r3, #48	@ 0x30
 8002dac:	4618      	mov	r0, r3
 8002dae:	f003 f849 	bl	8005e44 <RCCEx_PLL3_Config>
 8002db2:	4603      	mov	r3, r0
 8002db4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8002db8:	e00d      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002dc0:	e009      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002dc2:	bf00      	nop
 8002dc4:	e007      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002dc6:	bf00      	nop
 8002dc8:	e005      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002dca:	bf00      	nop
 8002dcc:	e003      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002dce:	bf00      	nop
 8002dd0:	44020c00 	.word	0x44020c00
        break;
 8002dd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dd6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10c      	bne.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002dde:	4bb9      	ldr	r3, [pc, #740]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002de0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002de4:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8002de8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002dec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dee:	4ab5      	ldr	r2, [pc, #724]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002df0:	430b      	orrs	r3, r1
 8002df2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002df6:	e003      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002df8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002dfc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e08:	f002 0310 	and.w	r3, r2, #16
 8002e0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e10:	2300      	movs	r3, #0
 8002e12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002e16:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	d053      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8002e20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e26:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002e2a:	d031      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8002e2c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002e30:	d82a      	bhi.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002e32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e36:	d02d      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002e38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e3c:	d824      	bhi.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002e3e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002e42:	d029      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002e44:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002e48:	d81e      	bhi.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002e4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e4e:	d011      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8002e50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e54:	d818      	bhi.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d020      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x430>
 8002e5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e5e:	d113      	bne.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e64:	3308      	adds	r3, #8
 8002e66:	4618      	mov	r0, r3
 8002e68:	f002 ff54 	bl	8005d14 <RCCEx_PLL2_Config>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8002e72:	e014      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002e74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e78:	3330      	adds	r3, #48	@ 0x30
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f002 ffe2 	bl	8005e44 <RCCEx_PLL3_Config>
 8002e80:	4603      	mov	r3, r0
 8002e82:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8002e86:	e00a      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002e8e:	e006      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002e90:	bf00      	nop
 8002e92:	e004      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002e94:	bf00      	nop
 8002e96:	e002      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002e98:	bf00      	nop
 8002e9a:	e000      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002e9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e9e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10c      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002ea6:	4b87      	ldr	r3, [pc, #540]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002ea8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002eac:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002eb0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002eb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002eb6:	4a83      	ldr	r2, [pc, #524]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002eb8:	430b      	orrs	r3, r1
 8002eba:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002ebe:	e003      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ec0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002ec4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002ec8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ed0:	f002 0320 	and.w	r3, r2, #32
 8002ed4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ed8:	2300      	movs	r3, #0
 8002eda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ede:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	d053      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8002ee8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eee:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002ef2:	d031      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8002ef4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002ef8:	d82a      	bhi.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002efa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002efe:	d02d      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002f00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f04:	d824      	bhi.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002f06:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002f0a:	d029      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8002f0c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002f10:	d81e      	bhi.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002f12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f16:	d011      	beq.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f1c:	d818      	bhi.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d020      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8002f22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f26:	d113      	bne.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f2c:	3308      	adds	r3, #8
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f002 fef0 	bl	8005d14 <RCCEx_PLL2_Config>
 8002f34:	4603      	mov	r3, r0
 8002f36:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8002f3a:	e014      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002f3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f40:	3330      	adds	r3, #48	@ 0x30
 8002f42:	4618      	mov	r0, r3
 8002f44:	f002 ff7e 	bl	8005e44 <RCCEx_PLL3_Config>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8002f4e:	e00a      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002f56:	e006      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002f58:	bf00      	nop
 8002f5a:	e004      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002f5c:	bf00      	nop
 8002f5e:	e002      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002f60:	bf00      	nop
 8002f62:	e000      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002f64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f66:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10c      	bne.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8002f6e:	4b55      	ldr	r3, [pc, #340]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002f70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002f74:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8002f78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f7e:	4a51      	ldr	r2, [pc, #324]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002f80:	430b      	orrs	r3, r1
 8002f82:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002f86:	e003      	b.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f88:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002f8c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f98:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002f9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002fa6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002faa:	460b      	mov	r3, r1
 8002fac:	4313      	orrs	r3, r2
 8002fae:	d053      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002fb0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fb6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002fba:	d031      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8002fbc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002fc0:	d82a      	bhi.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002fc2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fc6:	d02d      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8002fc8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fcc:	d824      	bhi.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002fce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002fd2:	d029      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002fd4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002fd8:	d81e      	bhi.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002fda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002fde:	d011      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8002fe0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002fe4:	d818      	bhi.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d020      	beq.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002fea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fee:	d113      	bne.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ff0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ff4:	3308      	adds	r3, #8
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f002 fe8c 	bl	8005d14 <RCCEx_PLL2_Config>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8003002:	e014      	b.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003004:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003008:	3330      	adds	r3, #48	@ 0x30
 800300a:	4618      	mov	r0, r3
 800300c:	f002 ff1a 	bl	8005e44 <RCCEx_PLL3_Config>
 8003010:	4603      	mov	r3, r0
 8003012:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8003016:	e00a      	b.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800301e:	e006      	b.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8003020:	bf00      	nop
 8003022:	e004      	b.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8003024:	bf00      	nop
 8003026:	e002      	b.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8003028:	bf00      	nop
 800302a:	e000      	b.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800302c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800302e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d10c      	bne.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003036:	4b23      	ldr	r3, [pc, #140]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003038:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800303c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003040:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003046:	4a1f      	ldr	r2, [pc, #124]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003048:	430b      	orrs	r3, r1
 800304a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800304e:	e003      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003050:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003054:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003058:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800305c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003060:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003064:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003068:	2300      	movs	r3, #0
 800306a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800306e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003072:	460b      	mov	r3, r1
 8003074:	4313      	orrs	r3, r2
 8003076:	d03d      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8003078:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800307c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800307e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003082:	d01b      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003084:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003088:	d814      	bhi.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x648>
 800308a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800308e:	d017      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8003090:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003094:	d80e      	bhi.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8003096:	2b00      	cmp	r3, #0
 8003098:	d016      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>
 800309a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800309e:	d109      	bne.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80030a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030a4:	3330      	adds	r3, #48	@ 0x30
 80030a6:	4618      	mov	r0, r3
 80030a8:	f002 fecc 	bl	8005e44 <RCCEx_PLL3_Config>
 80030ac:	4603      	mov	r3, r0
 80030ae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80030b2:	e00a      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80030ba:	e006      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 80030bc:	bf00      	nop
 80030be:	e004      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 80030c0:	bf00      	nop
 80030c2:	e002      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x65e>
 80030c4:	44020c00 	.word	0x44020c00
        break;
 80030c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030ca:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d10c      	bne.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80030d2:	4b99      	ldr	r3, [pc, #612]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80030d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030d8:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80030dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030e2:	4a95      	ldr	r2, [pc, #596]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80030e4:	430b      	orrs	r3, r1
 80030e6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80030ea:	e003      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80030f0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003100:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003104:	2300      	movs	r3, #0
 8003106:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800310a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800310e:	460b      	mov	r3, r1
 8003110:	4313      	orrs	r3, r2
 8003112:	d03b      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003114:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003118:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800311a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800311e:	d01b      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8003120:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003124:	d814      	bhi.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8003126:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800312a:	d017      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 800312c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003130:	d80e      	bhi.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8003132:	2b00      	cmp	r3, #0
 8003134:	d014      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 8003136:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800313a:	d109      	bne.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800313c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003140:	3330      	adds	r3, #48	@ 0x30
 8003142:	4618      	mov	r0, r3
 8003144:	f002 fe7e 	bl	8005e44 <RCCEx_PLL3_Config>
 8003148:	4603      	mov	r3, r0
 800314a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800314e:	e008      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003156:	e004      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8003158:	bf00      	nop
 800315a:	e002      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 800315c:	bf00      	nop
 800315e:	e000      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8003160:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003162:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d10c      	bne.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800316a:	4b73      	ldr	r3, [pc, #460]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800316c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003170:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003174:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003178:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800317a:	4a6f      	ldr	r2, [pc, #444]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800317c:	430b      	orrs	r3, r1
 800317e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003182:	e003      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003184:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003188:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800318c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003194:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003198:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800319c:	2300      	movs	r3, #0
 800319e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80031a2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80031a6:	460b      	mov	r3, r1
 80031a8:	4313      	orrs	r3, r2
 80031aa:	d03d      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80031ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80031b8:	d01b      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x786>
 80031ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80031be:	d814      	bhi.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x77e>
 80031c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031c4:	d017      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 80031c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031ca:	d80e      	bhi.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x77e>
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d014      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x78e>
 80031d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031d4:	d109      	bne.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80031d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031da:	3330      	adds	r3, #48	@ 0x30
 80031dc:	4618      	mov	r0, r3
 80031de:	f002 fe31 	bl	8005e44 <RCCEx_PLL3_Config>
 80031e2:	4603      	mov	r3, r0
 80031e4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 80031e8:	e008      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80031f0:	e004      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80031f2:	bf00      	nop
 80031f4:	e002      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80031f6:	bf00      	nop
 80031f8:	e000      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80031fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031fc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10d      	bne.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8003204:	4b4c      	ldr	r3, [pc, #304]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003206:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800320a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800320e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003212:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003216:	4a48      	ldr	r2, [pc, #288]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003218:	430b      	orrs	r3, r1
 800321a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800321e:	e003      	b.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003220:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003224:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003228:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800322c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003230:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003234:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003238:	2300      	movs	r3, #0
 800323a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800323e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003242:	460b      	mov	r3, r1
 8003244:	4313      	orrs	r3, r2
 8003246:	d035      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003248:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800324c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003250:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003254:	d015      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8003256:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800325a:	d80e      	bhi.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x80e>
 800325c:	2b00      	cmp	r3, #0
 800325e:	d012      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8003260:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003264:	d109      	bne.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003266:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800326a:	3330      	adds	r3, #48	@ 0x30
 800326c:	4618      	mov	r0, r3
 800326e:	f002 fde9 	bl	8005e44 <RCCEx_PLL3_Config>
 8003272:	4603      	mov	r3, r0
 8003274:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003278:	e006      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003280:	e002      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8003282:	bf00      	nop
 8003284:	e000      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8003286:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003288:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10d      	bne.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003290:	4b29      	ldr	r3, [pc, #164]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003292:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003296:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800329a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800329e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032a2:	4a25      	ldr	r2, [pc, #148]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80032a4:	430b      	orrs	r3, r1
 80032a6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80032aa:	e003      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032ac:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80032b0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 80032b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032bc:	2100      	movs	r1, #0
 80032be:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 80032c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032ca:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80032ce:	460b      	mov	r3, r1
 80032d0:	4313      	orrs	r3, r2
 80032d2:	d037      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 80032d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032e0:	d015      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 80032e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032e6:	d80e      	bhi.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d012      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 80032ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032f0:	d109      	bne.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80032f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032f6:	3330      	adds	r3, #48	@ 0x30
 80032f8:	4618      	mov	r0, r3
 80032fa:	f002 fda3 	bl	8005e44 <RCCEx_PLL3_Config>
 80032fe:	4603      	mov	r3, r0
 8003300:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8003304:	e006      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800330c:	e002      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 800330e:	bf00      	nop
 8003310:	e000      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8003312:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003314:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10f      	bne.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 800331c:	4b06      	ldr	r3, [pc, #24]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800331e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003322:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003326:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800332a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800332e:	4a02      	ldr	r2, [pc, #8]	@ (8003338 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003330:	430b      	orrs	r3, r1
 8003332:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003336:	e005      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8003338:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800333c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003340:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003344:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800334c:	2100      	movs	r1, #0
 800334e:	67b9      	str	r1, [r7, #120]	@ 0x78
 8003350:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003354:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003356:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800335a:	460b      	mov	r3, r1
 800335c:	4313      	orrs	r3, r2
 800335e:	d00e      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003360:	4bb8      	ldr	r3, [pc, #736]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	4ab7      	ldr	r2, [pc, #732]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003366:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800336a:	61d3      	str	r3, [r2, #28]
 800336c:	4bb5      	ldr	r3, [pc, #724]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800336e:	69d9      	ldr	r1, [r3, #28]
 8003370:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003374:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003378:	4ab2      	ldr	r2, [pc, #712]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800337a:	430b      	orrs	r3, r1
 800337c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800337e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003386:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800338a:	673b      	str	r3, [r7, #112]	@ 0x70
 800338c:	2300      	movs	r3, #0
 800338e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003390:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003394:	460b      	mov	r3, r1
 8003396:	4313      	orrs	r3, r2
 8003398:	d055      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800339a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800339e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80033a2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80033a6:	d031      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 80033a8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80033ac:	d82a      	bhi.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x998>
 80033ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033b2:	d02d      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 80033b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033b8:	d824      	bhi.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x998>
 80033ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033be:	d029      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 80033c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033c4:	d81e      	bhi.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x998>
 80033c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033ca:	d011      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80033cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033d0:	d818      	bhi.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x998>
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d020      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 80033d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033da:	d113      	bne.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80033dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033e0:	3308      	adds	r3, #8
 80033e2:	4618      	mov	r0, r3
 80033e4:	f002 fc96 	bl	8005d14 <RCCEx_PLL2_Config>
 80033e8:	4603      	mov	r3, r0
 80033ea:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80033ee:	e014      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80033f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033f4:	3330      	adds	r3, #48	@ 0x30
 80033f6:	4618      	mov	r0, r3
 80033f8:	f002 fd24 	bl	8005e44 <RCCEx_PLL3_Config>
 80033fc:	4603      	mov	r3, r0
 80033fe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003402:	e00a      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800340a:	e006      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 800340c:	bf00      	nop
 800340e:	e004      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8003410:	bf00      	nop
 8003412:	e002      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8003414:	bf00      	nop
 8003416:	e000      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8003418:	bf00      	nop
    }

    if (ret == HAL_OK)
 800341a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10d      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003422:	4b88      	ldr	r3, [pc, #544]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003424:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003428:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800342c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003430:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003434:	4a83      	ldr	r2, [pc, #524]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003436:	430b      	orrs	r3, r1
 8003438:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800343c:	e003      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800343e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003442:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003446:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800344a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800344e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003452:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003454:	2300      	movs	r3, #0
 8003456:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003458:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800345c:	460b      	mov	r3, r1
 800345e:	4313      	orrs	r3, r2
 8003460:	d055      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003462:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800346a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800346e:	d031      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0xa68>
 8003470:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003474:	d82a      	bhi.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8003476:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800347a:	d02d      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 800347c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003480:	d824      	bhi.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8003482:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003486:	d029      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003488:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800348c:	d81e      	bhi.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800348e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003492:	d011      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003494:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003498:	d818      	bhi.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800349a:	2b00      	cmp	r3, #0
 800349c:	d020      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800349e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034a2:	d113      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80034a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034a8:	3308      	adds	r3, #8
 80034aa:	4618      	mov	r0, r3
 80034ac:	f002 fc32 	bl	8005d14 <RCCEx_PLL2_Config>
 80034b0:	4603      	mov	r3, r0
 80034b2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80034b6:	e014      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80034b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034bc:	3330      	adds	r3, #48	@ 0x30
 80034be:	4618      	mov	r0, r3
 80034c0:	f002 fcc0 	bl	8005e44 <RCCEx_PLL3_Config>
 80034c4:	4603      	mov	r3, r0
 80034c6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80034ca:	e00a      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80034d2:	e006      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80034d4:	bf00      	nop
 80034d6:	e004      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80034d8:	bf00      	nop
 80034da:	e002      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80034dc:	bf00      	nop
 80034de:	e000      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80034e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034e2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10d      	bne.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80034ea:	4b56      	ldr	r3, [pc, #344]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80034ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80034f0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80034f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034fc:	4a51      	ldr	r2, [pc, #324]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80034fe:	430b      	orrs	r3, r1
 8003500:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003504:	e003      	b.n	800350e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003506:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800350a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800350e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003516:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800351a:	663b      	str	r3, [r7, #96]	@ 0x60
 800351c:	2300      	movs	r3, #0
 800351e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003520:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003524:	460b      	mov	r3, r1
 8003526:	4313      	orrs	r3, r2
 8003528:	d032      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800352a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800352e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003532:	2b05      	cmp	r3, #5
 8003534:	d80f      	bhi.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8003536:	2b03      	cmp	r3, #3
 8003538:	d211      	bcs.n	800355e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 800353a:	2b01      	cmp	r3, #1
 800353c:	d911      	bls.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 800353e:	2b02      	cmp	r3, #2
 8003540:	d109      	bne.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003542:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003546:	3308      	adds	r3, #8
 8003548:	4618      	mov	r0, r3
 800354a:	f002 fbe3 	bl	8005d14 <RCCEx_PLL2_Config>
 800354e:	4603      	mov	r3, r0
 8003550:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003554:	e006      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800355c:	e002      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 800355e:	bf00      	nop
 8003560:	e000      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8003562:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003564:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10d      	bne.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800356c:	4b35      	ldr	r3, [pc, #212]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800356e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003572:	f023 0107 	bic.w	r1, r3, #7
 8003576:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800357a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800357e:	4a31      	ldr	r2, [pc, #196]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003580:	430b      	orrs	r3, r1
 8003582:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003586:	e003      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003588:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800358c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003590:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003598:	2100      	movs	r1, #0
 800359a:	65b9      	str	r1, [r7, #88]	@ 0x58
 800359c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80035a2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80035a6:	460b      	mov	r3, r1
 80035a8:	4313      	orrs	r3, r2
 80035aa:	d024      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80035ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d005      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xb58>
 80035b8:	2b08      	cmp	r3, #8
 80035ba:	d005      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80035c2:	e002      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 80035c4:	bf00      	nop
 80035c6:	e000      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 80035c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035ca:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10d      	bne.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80035d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80035d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035d8:	f023 0108 	bic.w	r1, r3, #8
 80035dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035e4:	4a17      	ldr	r2, [pc, #92]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80035e6:	430b      	orrs	r3, r1
 80035e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80035ec:	e003      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ee:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80035f2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035fe:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003602:	653b      	str	r3, [r7, #80]	@ 0x50
 8003604:	2300      	movs	r3, #0
 8003606:	657b      	str	r3, [r7, #84]	@ 0x54
 8003608:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800360c:	460b      	mov	r3, r1
 800360e:	4313      	orrs	r3, r2
 8003610:	f000 80b9 	beq.w	8003786 <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003614:	4b0c      	ldr	r3, [pc, #48]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8003616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003618:	4a0b      	ldr	r2, [pc, #44]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 800361a:	f043 0301 	orr.w	r3, r3, #1
 800361e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003620:	f7fd fc2a 	bl	8000e78 <HAL_GetTick>
 8003624:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003628:	e010      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800362a:	f7fd fc25 	bl	8000e78 <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b02      	cmp	r3, #2
 8003638:	d908      	bls.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003640:	e00a      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 8003642:	bf00      	nop
 8003644:	44020c00 	.word	0x44020c00
 8003648:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800364c:	4bba      	ldr	r3, [pc, #744]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 800364e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0e8      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 8003658:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800365c:	2b00      	cmp	r3, #0
 800365e:	f040 808e 	bne.w	800377e <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003662:	4bb6      	ldr	r3, [pc, #728]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003664:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003668:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800366c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003674:	2b00      	cmp	r3, #0
 8003676:	d023      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8003678:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800367c:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8003680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003684:	4293      	cmp	r3, r2
 8003686:	d01b      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003688:	4bac      	ldr	r3, [pc, #688]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800368a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800368e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003692:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003696:	4ba9      	ldr	r3, [pc, #676]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003698:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800369c:	4aa7      	ldr	r2, [pc, #668]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800369e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036a6:	4ba5      	ldr	r3, [pc, #660]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80036a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036ac:	4aa3      	ldr	r2, [pc, #652]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80036ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036b6:	4aa1      	ldr	r2, [pc, #644]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80036b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036c4:	f003 0301 	and.w	r3, r3, #1
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d019      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036cc:	f7fd fbd4 	bl	8000e78 <HAL_GetTick>
 80036d0:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036d4:	e00d      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036d6:	f7fd fbcf 	bl	8000e78 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036e0:	1ad2      	subs	r2, r2, r3
 80036e2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d903      	bls.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 80036f0:	e006      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036f2:	4b92      	ldr	r3, [pc, #584]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80036f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d0ea      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 8003700:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003704:	2b00      	cmp	r3, #0
 8003706:	d135      	bne.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003708:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800370c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003710:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003714:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003718:	d110      	bne.n	800373c <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 800371a:	4b88      	ldr	r3, [pc, #544]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003722:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003726:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800372a:	091b      	lsrs	r3, r3, #4
 800372c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003730:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003734:	4a81      	ldr	r2, [pc, #516]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003736:	430b      	orrs	r3, r1
 8003738:	61d3      	str	r3, [r2, #28]
 800373a:	e005      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 800373c:	4b7f      	ldr	r3, [pc, #508]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	4a7e      	ldr	r2, [pc, #504]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003742:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003746:	61d3      	str	r3, [r2, #28]
 8003748:	4b7c      	ldr	r3, [pc, #496]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800374a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800374e:	4a7b      	ldr	r2, [pc, #492]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003750:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003754:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003758:	4b78      	ldr	r3, [pc, #480]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800375a:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800375e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003762:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003766:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800376a:	4a74      	ldr	r2, [pc, #464]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800376c:	430b      	orrs	r3, r1
 800376e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003772:	e008      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003774:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003778:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 800377c:	e003      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800377e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003782:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003786:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800378a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003792:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003794:	2300      	movs	r3, #0
 8003796:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003798:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800379c:	460b      	mov	r3, r1
 800379e:	4313      	orrs	r3, r2
 80037a0:	d035      	beq.n	800380e <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80037a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037aa:	2b30      	cmp	r3, #48	@ 0x30
 80037ac:	d014      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 80037ae:	2b30      	cmp	r3, #48	@ 0x30
 80037b0:	d80e      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 80037b2:	2b20      	cmp	r3, #32
 80037b4:	d012      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xd70>
 80037b6:	2b20      	cmp	r3, #32
 80037b8:	d80a      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d010      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 80037be:	2b10      	cmp	r3, #16
 80037c0:	d106      	bne.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037c2:	4b5e      	ldr	r3, [pc, #376]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80037c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c6:	4a5d      	ldr	r2, [pc, #372]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80037c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037cc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80037ce:	e008      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80037d6:	e004      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80037d8:	bf00      	nop
 80037da:	e002      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80037dc:	bf00      	nop
 80037de:	e000      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80037e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037e2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10d      	bne.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80037ea:	4b54      	ldr	r3, [pc, #336]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80037ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80037f0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80037f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037fc:	4a4f      	ldr	r2, [pc, #316]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80037fe:	430b      	orrs	r3, r1
 8003800:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003804:	e003      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003806:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800380a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800380e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003816:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800381a:	643b      	str	r3, [r7, #64]	@ 0x40
 800381c:	2300      	movs	r3, #0
 800381e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003820:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003824:	460b      	mov	r3, r1
 8003826:	4313      	orrs	r3, r2
 8003828:	d033      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 800382a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800382e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003832:	2b00      	cmp	r3, #0
 8003834:	d002      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 8003836:	2b40      	cmp	r3, #64	@ 0x40
 8003838:	d007      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800383a:	e010      	b.n	800385e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800383c:	4b3f      	ldr	r3, [pc, #252]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800383e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003840:	4a3e      	ldr	r2, [pc, #248]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003842:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003846:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003848:	e00d      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800384a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800384e:	3308      	adds	r3, #8
 8003850:	4618      	mov	r0, r3
 8003852:	f002 fa5f 	bl	8005d14 <RCCEx_PLL2_Config>
 8003856:	4603      	mov	r3, r0
 8003858:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800385c:	e003      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003864:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003866:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10d      	bne.n	800388a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800386e:	4b33      	ldr	r3, [pc, #204]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003870:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003874:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003878:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800387c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003880:	4a2e      	ldr	r2, [pc, #184]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003882:	430b      	orrs	r3, r1
 8003884:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003888:	e003      	b.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800388a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800388e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003892:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800389e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038a0:	2300      	movs	r3, #0
 80038a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038a4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80038a8:	460b      	mov	r3, r1
 80038aa:	4313      	orrs	r3, r2
 80038ac:	d04c      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80038ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80038b6:	2b04      	cmp	r3, #4
 80038b8:	d827      	bhi.n	800390a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80038ba:	a201      	add	r2, pc, #4	@ (adr r2, 80038c0 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 80038bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c0:	080038d5 	.word	0x080038d5
 80038c4:	080038e3 	.word	0x080038e3
 80038c8:	080038f7 	.word	0x080038f7
 80038cc:	08003913 	.word	0x08003913
 80038d0:	08003913 	.word	0x08003913
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038d4:	4b19      	ldr	r3, [pc, #100]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80038d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d8:	4a18      	ldr	r2, [pc, #96]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80038da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038de:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80038e0:	e018      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80038e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038e6:	3308      	adds	r3, #8
 80038e8:	4618      	mov	r0, r3
 80038ea:	f002 fa13 	bl	8005d14 <RCCEx_PLL2_Config>
 80038ee:	4603      	mov	r3, r0
 80038f0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80038f4:	e00e      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80038f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038fa:	3330      	adds	r3, #48	@ 0x30
 80038fc:	4618      	mov	r0, r3
 80038fe:	f002 faa1 	bl	8005e44 <RCCEx_PLL3_Config>
 8003902:	4603      	mov	r3, r0
 8003904:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003908:	e004      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003910:	e000      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 8003912:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003914:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003918:	2b00      	cmp	r3, #0
 800391a:	d111      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800391c:	4b07      	ldr	r3, [pc, #28]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800391e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003922:	f023 0107 	bic.w	r1, r3, #7
 8003926:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800392a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800392e:	4a03      	ldr	r2, [pc, #12]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003930:	430b      	orrs	r3, r1
 8003932:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003936:	e007      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 8003938:	44020800 	.word	0x44020800
 800393c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003940:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003944:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003948:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800394c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003950:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003954:	633b      	str	r3, [r7, #48]	@ 0x30
 8003956:	2300      	movs	r3, #0
 8003958:	637b      	str	r3, [r7, #52]	@ 0x34
 800395a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800395e:	460b      	mov	r3, r1
 8003960:	4313      	orrs	r3, r2
 8003962:	f000 8081 	beq.w	8003a68 <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003966:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800396a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800396e:	2b20      	cmp	r3, #32
 8003970:	d85f      	bhi.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8003972:	a201      	add	r2, pc, #4	@ (adr r2, 8003978 <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 8003974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003978:	080039fd 	.word	0x080039fd
 800397c:	08003a33 	.word	0x08003a33
 8003980:	08003a33 	.word	0x08003a33
 8003984:	08003a33 	.word	0x08003a33
 8003988:	08003a33 	.word	0x08003a33
 800398c:	08003a33 	.word	0x08003a33
 8003990:	08003a33 	.word	0x08003a33
 8003994:	08003a33 	.word	0x08003a33
 8003998:	08003a0b 	.word	0x08003a0b
 800399c:	08003a33 	.word	0x08003a33
 80039a0:	08003a33 	.word	0x08003a33
 80039a4:	08003a33 	.word	0x08003a33
 80039a8:	08003a33 	.word	0x08003a33
 80039ac:	08003a33 	.word	0x08003a33
 80039b0:	08003a33 	.word	0x08003a33
 80039b4:	08003a33 	.word	0x08003a33
 80039b8:	08003a1f 	.word	0x08003a1f
 80039bc:	08003a33 	.word	0x08003a33
 80039c0:	08003a33 	.word	0x08003a33
 80039c4:	08003a33 	.word	0x08003a33
 80039c8:	08003a33 	.word	0x08003a33
 80039cc:	08003a33 	.word	0x08003a33
 80039d0:	08003a33 	.word	0x08003a33
 80039d4:	08003a33 	.word	0x08003a33
 80039d8:	08003a3b 	.word	0x08003a3b
 80039dc:	08003a33 	.word	0x08003a33
 80039e0:	08003a33 	.word	0x08003a33
 80039e4:	08003a33 	.word	0x08003a33
 80039e8:	08003a33 	.word	0x08003a33
 80039ec:	08003a33 	.word	0x08003a33
 80039f0:	08003a33 	.word	0x08003a33
 80039f4:	08003a33 	.word	0x08003a33
 80039f8:	08003a3b 	.word	0x08003a3b
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039fc:	4bb9      	ldr	r3, [pc, #740]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80039fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a00:	4ab8      	ldr	r2, [pc, #736]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003a02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a06:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003a08:	e018      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a0e:	3308      	adds	r3, #8
 8003a10:	4618      	mov	r0, r3
 8003a12:	f002 f97f 	bl	8005d14 <RCCEx_PLL2_Config>
 8003a16:	4603      	mov	r3, r0
 8003a18:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003a1c:	e00e      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003a1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a22:	3330      	adds	r3, #48	@ 0x30
 8003a24:	4618      	mov	r0, r3
 8003a26:	f002 fa0d 	bl	8005e44 <RCCEx_PLL3_Config>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003a30:	e004      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003a38:	e000      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 8003a3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a3c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10d      	bne.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003a44:	4ba7      	ldr	r3, [pc, #668]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a4a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003a4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a52:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a56:	4aa3      	ldr	r2, [pc, #652]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003a58:	430b      	orrs	r3, r1
 8003a5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a5e:	e003      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a60:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003a64:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003a68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a70:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003a74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a76:	2300      	movs	r3, #0
 8003a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a7a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003a7e:	460b      	mov	r3, r1
 8003a80:	4313      	orrs	r3, r2
 8003a82:	d04e      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003a84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a90:	d02e      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003a92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a96:	d827      	bhi.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003a98:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a9a:	d02b      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
 8003a9c:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a9e:	d823      	bhi.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003aa0:	2b80      	cmp	r3, #128	@ 0x80
 8003aa2:	d017      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x1068>
 8003aa4:	2b80      	cmp	r3, #128	@ 0x80
 8003aa6:	d81f      	bhi.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d002      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x1046>
 8003aac:	2b40      	cmp	r3, #64	@ 0x40
 8003aae:	d007      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x1054>
 8003ab0:	e01a      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ab2:	4b8c      	ldr	r3, [pc, #560]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab6:	4a8b      	ldr	r2, [pc, #556]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003ab8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003abc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003abe:	e01a      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ac0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ac4:	3308      	adds	r3, #8
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f002 f924 	bl	8005d14 <RCCEx_PLL2_Config>
 8003acc:	4603      	mov	r3, r0
 8003ace:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003ad2:	e010      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ad4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ad8:	3330      	adds	r3, #48	@ 0x30
 8003ada:	4618      	mov	r0, r3
 8003adc:	f002 f9b2 	bl	8005e44 <RCCEx_PLL3_Config>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003ae6:	e006      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003aee:	e002      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8003af0:	bf00      	nop
 8003af2:	e000      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8003af4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003af6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10d      	bne.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003afe:	4b79      	ldr	r3, [pc, #484]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003b00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b04:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8003b08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b0c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b10:	4974      	ldr	r1, [pc, #464]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003b18:	e003      	b.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b1a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003b1e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8003b22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b2a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003b2e:	623b      	str	r3, [r7, #32]
 8003b30:	2300      	movs	r3, #0
 8003b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b34:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003b38:	460b      	mov	r3, r1
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	d055      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8003b3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b42:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003b46:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003b4a:	d031      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1144>
 8003b4c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003b50:	d82a      	bhi.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8003b52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b56:	d02d      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
 8003b58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b5c:	d824      	bhi.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8003b5e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003b62:	d029      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x114c>
 8003b64:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003b68:	d81e      	bhi.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8003b6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b6e:	d011      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x1128>
 8003b70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b74:	d818      	bhi.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d020      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x1150>
 8003b7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b7e:	d113      	bne.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b84:	3308      	adds	r3, #8
 8003b86:	4618      	mov	r0, r3
 8003b88:	f002 f8c4 	bl	8005d14 <RCCEx_PLL2_Config>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8003b92:	e014      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003b94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b98:	3330      	adds	r3, #48	@ 0x30
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f002 f952 	bl	8005e44 <RCCEx_PLL3_Config>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8003ba6:	e00a      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003bae:	e006      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003bb0:	bf00      	nop
 8003bb2:	e004      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003bb4:	bf00      	nop
 8003bb6:	e002      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003bb8:	bf00      	nop
 8003bba:	e000      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003bbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bbe:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10d      	bne.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8003bc6:	4b47      	ldr	r3, [pc, #284]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bcc:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 8003bd0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bd4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003bd8:	4942      	ldr	r1, [pc, #264]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003be0:	e003      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003be2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003be6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003bea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	61b9      	str	r1, [r7, #24]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	61fb      	str	r3, [r7, #28]
 8003bfc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003c00:	460b      	mov	r3, r1
 8003c02:	4313      	orrs	r3, r2
 8003c04:	d03c      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8003c06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003c0e:	2b03      	cmp	r3, #3
 8003c10:	d81b      	bhi.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x11de>
 8003c12:	a201      	add	r2, pc, #4	@ (adr r2, 8003c18 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 8003c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c18:	08003c53 	.word	0x08003c53
 8003c1c:	08003c29 	.word	0x08003c29
 8003c20:	08003c37 	.word	0x08003c37
 8003c24:	08003c53 	.word	0x08003c53
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c28:	4b2e      	ldr	r3, [pc, #184]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c2c:	4a2d      	ldr	r2, [pc, #180]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003c2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c32:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003c34:	e00e      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c3a:	3308      	adds	r3, #8
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f002 f869 	bl	8005d14 <RCCEx_PLL2_Config>
 8003c42:	4603      	mov	r3, r0
 8003c44:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8003c48:	e004      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003c50:	e000      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 8003c52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c54:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10d      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8003c5c:	4b21      	ldr	r3, [pc, #132]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003c5e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c62:	f023 0203 	bic.w	r2, r3, #3
 8003c66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c6a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003c6e:	491d      	ldr	r1, [pc, #116]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003c76:	e003      	b.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c78:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003c7c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c88:	2100      	movs	r1, #0
 8003c8a:	6139      	str	r1, [r7, #16]
 8003c8c:	f003 0304 	and.w	r3, r3, #4
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003c96:	460b      	mov	r3, r1
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	d03c      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8003c9c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ca8:	d00e      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8003caa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cae:	d815      	bhi.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x1270>
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d019      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x127c>
 8003cb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cb8:	d110      	bne.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cba:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cbe:	4a09      	ldr	r2, [pc, #36]	@ (8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003cc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cc4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003cc6:	e010      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003cc8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ccc:	3308      	adds	r3, #8
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f002 f820 	bl	8005d14 <RCCEx_PLL2_Config>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003cda:	e006      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003ce2:	e002      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x127e>
 8003ce4:	44020c00 	.word	0x44020c00
        break;
 8003ce8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cea:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10d      	bne.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8003cf2:	4b3d      	ldr	r3, [pc, #244]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003cf4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cf8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cfc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d04:	4938      	ldr	r1, [pc, #224]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003d0c:	e003      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d0e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003d12:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1e:	2100      	movs	r1, #0
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	f003 0310 	and.w	r3, r3, #16
 8003d26:	60fb      	str	r3, [r7, #12]
 8003d28:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	d038      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8003d32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d36:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003d3a:	2b30      	cmp	r3, #48	@ 0x30
 8003d3c:	d01b      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x130a>
 8003d3e:	2b30      	cmp	r3, #48	@ 0x30
 8003d40:	d815      	bhi.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x1302>
 8003d42:	2b10      	cmp	r3, #16
 8003d44:	d002      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 8003d46:	2b20      	cmp	r3, #32
 8003d48:	d007      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 8003d4a:	e010      	b.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d4c:	4b26      	ldr	r3, [pc, #152]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d50:	4a25      	ldr	r2, [pc, #148]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003d52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d56:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8003d58:	e00e      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003d5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d5e:	3330      	adds	r3, #48	@ 0x30
 8003d60:	4618      	mov	r0, r3
 8003d62:	f002 f86f 	bl	8005e44 <RCCEx_PLL3_Config>
 8003d66:	4603      	mov	r3, r0
 8003d68:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8003d6c:	e004      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003d74:	e000      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 8003d76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d78:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d10d      	bne.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8003d80:	4b19      	ldr	r3, [pc, #100]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003d82:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003d86:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d8e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003d92:	4915      	ldr	r1, [pc, #84]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003d9a:	e003      	b.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d9c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003da0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003da4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dac:	2100      	movs	r1, #0
 8003dae:	6039      	str	r1, [r7, #0]
 8003db0:	f003 0308 	and.w	r3, r3, #8
 8003db4:	607b      	str	r3, [r7, #4]
 8003db6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	d00c      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8003dc0:	4b09      	ldr	r3, [pc, #36]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003dc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003dc6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003dca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003dce:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003dd2:	4905      	ldr	r1, [pc, #20]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8003dda:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	37e8      	adds	r7, #232	@ 0xe8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003de8:	44020c00 	.word	0x44020c00

08003dec <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b08b      	sub	sp, #44	@ 0x2c
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003df4:	4bae      	ldr	r3, [pc, #696]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dfc:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003dfe:	4bac      	ldr	r3, [pc, #688]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e02:	f003 0303 	and.w	r3, r3, #3
 8003e06:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003e08:	4ba9      	ldr	r3, [pc, #676]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e0c:	0a1b      	lsrs	r3, r3, #8
 8003e0e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e12:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003e14:	4ba6      	ldr	r3, [pc, #664]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e18:	091b      	lsrs	r3, r3, #4
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003e20:	4ba3      	ldr	r3, [pc, #652]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e24:	08db      	lsrs	r3, r3, #3
 8003e26:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	fb02 f303 	mul.w	r3, r2, r3
 8003e30:	ee07 3a90 	vmov	s15, r3
 8003e34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e38:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f000 8126 	beq.w	8004090 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	2b03      	cmp	r3, #3
 8003e48:	d053      	beq.n	8003ef2 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	2b03      	cmp	r3, #3
 8003e4e:	d86f      	bhi.n	8003f30 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d003      	beq.n	8003e5e <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d02b      	beq.n	8003eb4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003e5c:	e068      	b.n	8003f30 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003e5e:	4b94      	ldr	r3, [pc, #592]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	08db      	lsrs	r3, r3, #3
 8003e64:	f003 0303 	and.w	r3, r3, #3
 8003e68:	4a92      	ldr	r2, [pc, #584]	@ (80040b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e6e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	ee07 3a90 	vmov	s15, r3
 8003e76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	ee07 3a90 	vmov	s15, r3
 8003e80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e88:	6a3b      	ldr	r3, [r7, #32]
 8003e8a:	ee07 3a90 	vmov	s15, r3
 8003e8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e92:	ed97 6a04 	vldr	s12, [r7, #16]
 8003e96:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80040b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003e9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ea2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ea6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eae:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003eb2:	e068      	b.n	8003f86 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	ee07 3a90 	vmov	s15, r3
 8003eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ebe:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80040bc <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8003ec2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	ee07 3a90 	vmov	s15, r3
 8003ecc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ed0:	ed97 6a04 	vldr	s12, [r7, #16]
 8003ed4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80040b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003ed8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003edc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ee0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ee4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003ef0:	e049      	b.n	8003f86 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	ee07 3a90 	vmov	s15, r3
 8003ef8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003efc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80040c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8003f00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	ee07 3a90 	vmov	s15, r3
 8003f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f0e:	ed97 6a04 	vldr	s12, [r7, #16]
 8003f12:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80040b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003f16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f2a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003f2e:	e02a      	b.n	8003f86 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003f30:	4b5f      	ldr	r3, [pc, #380]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	08db      	lsrs	r3, r3, #3
 8003f36:	f003 0303 	and.w	r3, r3, #3
 8003f3a:	4a5e      	ldr	r2, [pc, #376]	@ (80040b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f40:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	ee07 3a90 	vmov	s15, r3
 8003f48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	ee07 3a90 	vmov	s15, r3
 8003f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f5a:	6a3b      	ldr	r3, [r7, #32]
 8003f5c:	ee07 3a90 	vmov	s15, r3
 8003f60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f64:	ed97 6a04 	vldr	s12, [r7, #16]
 8003f68:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80040b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003f6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f80:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003f84:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003f86:	4b4a      	ldr	r3, [pc, #296]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f92:	d121      	bne.n	8003fd8 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8003f94:	4b46      	ldr	r3, [pc, #280]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d017      	beq.n	8003fd0 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003fa0:	4b43      	ldr	r3, [pc, #268]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003fa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fa4:	0a5b      	lsrs	r3, r3, #9
 8003fa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003faa:	ee07 3a90 	vmov	s15, r3
 8003fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8003fb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003fb6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003fba:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003fbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fc6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	e006      	b.n	8003fde <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	601a      	str	r2, [r3, #0]
 8003fd6:	e002      	b.n	8003fde <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003fde:	4b34      	ldr	r3, [pc, #208]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fe6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003fea:	d121      	bne.n	8004030 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8003fec:	4b30      	ldr	r3, [pc, #192]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ff0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d017      	beq.n	8004028 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003ff8:	4b2d      	ldr	r3, [pc, #180]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ffc:	0c1b      	lsrs	r3, r3, #16
 8003ffe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004002:	ee07 3a90 	vmov	s15, r3
 8004006:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800400a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800400e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004012:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004016:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800401a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800401e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	605a      	str	r2, [r3, #4]
 8004026:	e006      	b.n	8004036 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	605a      	str	r2, [r3, #4]
 800402e:	e002      	b.n	8004036 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004036:	4b1e      	ldr	r3, [pc, #120]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800403e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004042:	d121      	bne.n	8004088 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004044:	4b1a      	ldr	r3, [pc, #104]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004048:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d017      	beq.n	8004080 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004050:	4b17      	ldr	r3, [pc, #92]	@ (80040b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004054:	0e1b      	lsrs	r3, r3, #24
 8004056:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800405a:	ee07 3a90 	vmov	s15, r3
 800405e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8004062:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004066:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800406a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800406e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004072:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004076:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800407e:	e010      	b.n	80040a2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	609a      	str	r2, [r3, #8]
}
 8004086:	e00c      	b.n	80040a2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	609a      	str	r2, [r3, #8]
}
 800408e:	e008      	b.n	80040a2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	609a      	str	r2, [r3, #8]
}
 80040a2:	bf00      	nop
 80040a4:	372c      	adds	r7, #44	@ 0x2c
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	44020c00 	.word	0x44020c00
 80040b4:	03d09000 	.word	0x03d09000
 80040b8:	46000000 	.word	0x46000000
 80040bc:	4a742400 	.word	0x4a742400
 80040c0:	4bb71b00 	.word	0x4bb71b00

080040c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b08b      	sub	sp, #44	@ 0x2c
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80040cc:	4bae      	ldr	r3, [pc, #696]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80040ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040d4:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80040d6:	4bac      	ldr	r3, [pc, #688]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80040d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040da:	f003 0303 	and.w	r3, r3, #3
 80040de:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80040e0:	4ba9      	ldr	r3, [pc, #676]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80040e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e4:	0a1b      	lsrs	r3, r3, #8
 80040e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040ea:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80040ec:	4ba6      	ldr	r3, [pc, #664]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80040ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f0:	091b      	lsrs	r3, r3, #4
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80040f8:	4ba3      	ldr	r3, [pc, #652]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80040fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fc:	08db      	lsrs	r3, r3, #3
 80040fe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	fb02 f303 	mul.w	r3, r2, r3
 8004108:	ee07 3a90 	vmov	s15, r3
 800410c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004110:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 8126 	beq.w	8004368 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	2b03      	cmp	r3, #3
 8004120:	d053      	beq.n	80041ca <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	2b03      	cmp	r3, #3
 8004126:	d86f      	bhi.n	8004208 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d003      	beq.n	8004136 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	2b02      	cmp	r3, #2
 8004132:	d02b      	beq.n	800418c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004134:	e068      	b.n	8004208 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004136:	4b94      	ldr	r3, [pc, #592]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	08db      	lsrs	r3, r3, #3
 800413c:	f003 0303 	and.w	r3, r3, #3
 8004140:	4a92      	ldr	r2, [pc, #584]	@ (800438c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004142:	fa22 f303 	lsr.w	r3, r2, r3
 8004146:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	ee07 3a90 	vmov	s15, r3
 800414e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	ee07 3a90 	vmov	s15, r3
 8004158:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800415c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004160:	6a3b      	ldr	r3, [r7, #32]
 8004162:	ee07 3a90 	vmov	s15, r3
 8004166:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800416a:	ed97 6a04 	vldr	s12, [r7, #16]
 800416e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004390 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004172:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004176:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800417a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800417e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004182:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004186:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800418a:	e068      	b.n	800425e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	ee07 3a90 	vmov	s15, r3
 8004192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004196:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004394 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800419a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800419e:	6a3b      	ldr	r3, [r7, #32]
 80041a0:	ee07 3a90 	vmov	s15, r3
 80041a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041a8:	ed97 6a04 	vldr	s12, [r7, #16]
 80041ac:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004390 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80041b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041c4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80041c8:	e049      	b.n	800425e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	ee07 3a90 	vmov	s15, r3
 80041d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041d4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004398 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80041d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041dc:	6a3b      	ldr	r3, [r7, #32]
 80041de:	ee07 3a90 	vmov	s15, r3
 80041e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041e6:	ed97 6a04 	vldr	s12, [r7, #16]
 80041ea:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004390 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80041ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004202:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004206:	e02a      	b.n	800425e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004208:	4b5f      	ldr	r3, [pc, #380]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	08db      	lsrs	r3, r3, #3
 800420e:	f003 0303 	and.w	r3, r3, #3
 8004212:	4a5e      	ldr	r2, [pc, #376]	@ (800438c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004214:	fa22 f303 	lsr.w	r3, r2, r3
 8004218:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	ee07 3a90 	vmov	s15, r3
 8004220:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	ee07 3a90 	vmov	s15, r3
 800422a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800422e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004232:	6a3b      	ldr	r3, [r7, #32]
 8004234:	ee07 3a90 	vmov	s15, r3
 8004238:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800423c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004240:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004390 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004244:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004248:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800424c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004250:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004258:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800425c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800425e:	4b4a      	ldr	r3, [pc, #296]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004266:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800426a:	d121      	bne.n	80042b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800426c:	4b46      	ldr	r3, [pc, #280]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800426e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004270:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d017      	beq.n	80042a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004278:	4b43      	ldr	r3, [pc, #268]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800427a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800427c:	0a5b      	lsrs	r3, r3, #9
 800427e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004282:	ee07 3a90 	vmov	s15, r3
 8004286:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800428a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800428e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004292:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004296:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800429a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800429e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	601a      	str	r2, [r3, #0]
 80042a6:	e006      	b.n	80042b6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	e002      	b.n	80042b6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80042b6:	4b34      	ldr	r3, [pc, #208]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042c2:	d121      	bne.n	8004308 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80042c4:	4b30      	ldr	r3, [pc, #192]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80042c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d017      	beq.n	8004300 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80042d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80042d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d4:	0c1b      	lsrs	r3, r3, #16
 80042d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042da:	ee07 3a90 	vmov	s15, r3
 80042de:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80042e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80042e6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80042ea:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80042ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042f6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	605a      	str	r2, [r3, #4]
 80042fe:	e006      	b.n	800430e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	605a      	str	r2, [r3, #4]
 8004306:	e002      	b.n	800430e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800430e:	4b1e      	ldr	r3, [pc, #120]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004316:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800431a:	d121      	bne.n	8004360 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800431c:	4b1a      	ldr	r3, [pc, #104]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800431e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004320:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d017      	beq.n	8004358 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004328:	4b17      	ldr	r3, [pc, #92]	@ (8004388 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800432a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800432c:	0e1b      	lsrs	r3, r3, #24
 800432e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004332:	ee07 3a90 	vmov	s15, r3
 8004336:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800433a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800433e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004342:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004346:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800434a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800434e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004356:	e010      	b.n	800437a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	609a      	str	r2, [r3, #8]
}
 800435e:	e00c      	b.n	800437a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	609a      	str	r2, [r3, #8]
}
 8004366:	e008      	b.n	800437a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	609a      	str	r2, [r3, #8]
}
 800437a:	bf00      	nop
 800437c:	372c      	adds	r7, #44	@ 0x2c
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	44020c00 	.word	0x44020c00
 800438c:	03d09000 	.word	0x03d09000
 8004390:	46000000 	.word	0x46000000
 8004394:	4a742400 	.word	0x4a742400
 8004398:	4bb71b00 	.word	0x4bb71b00

0800439c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 800439c:	b480      	push	{r7}
 800439e:	b08b      	sub	sp, #44	@ 0x2c
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80043a4:	4bae      	ldr	r3, [pc, #696]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80043a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043ac:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80043ae:	4bac      	ldr	r3, [pc, #688]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80043b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b2:	f003 0303 	and.w	r3, r3, #3
 80043b6:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 80043b8:	4ba9      	ldr	r3, [pc, #676]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80043ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043bc:	0a1b      	lsrs	r3, r3, #8
 80043be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043c2:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80043c4:	4ba6      	ldr	r3, [pc, #664]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80043c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c8:	091b      	lsrs	r3, r3, #4
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80043d0:	4ba3      	ldr	r3, [pc, #652]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80043d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043d4:	08db      	lsrs	r3, r3, #3
 80043d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	fb02 f303 	mul.w	r3, r2, r3
 80043e0:	ee07 3a90 	vmov	s15, r3
 80043e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043e8:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 8126 	beq.w	8004640 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	2b03      	cmp	r3, #3
 80043f8:	d053      	beq.n	80044a2 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	2b03      	cmp	r3, #3
 80043fe:	d86f      	bhi.n	80044e0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d003      	beq.n	800440e <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	2b02      	cmp	r3, #2
 800440a:	d02b      	beq.n	8004464 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800440c:	e068      	b.n	80044e0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800440e:	4b94      	ldr	r3, [pc, #592]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	08db      	lsrs	r3, r3, #3
 8004414:	f003 0303 	and.w	r3, r3, #3
 8004418:	4a92      	ldr	r2, [pc, #584]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800441a:	fa22 f303 	lsr.w	r3, r2, r3
 800441e:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	ee07 3a90 	vmov	s15, r3
 8004426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	ee07 3a90 	vmov	s15, r3
 8004430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004434:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	ee07 3a90 	vmov	s15, r3
 800443e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004442:	ed97 6a04 	vldr	s12, [r7, #16]
 8004446:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800444a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800444e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800445a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800445e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004462:	e068      	b.n	8004536 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	ee07 3a90 	vmov	s15, r3
 800446a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800446e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800466c <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8004472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004476:	6a3b      	ldr	r3, [r7, #32]
 8004478:	ee07 3a90 	vmov	s15, r3
 800447c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004480:	ed97 6a04 	vldr	s12, [r7, #16]
 8004484:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004488:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800448c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004490:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004494:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004498:	ee67 7a27 	vmul.f32	s15, s14, s15
 800449c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80044a0:	e049      	b.n	8004536 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	ee07 3a90 	vmov	s15, r3
 80044a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044ac:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004670 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 80044b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044b4:	6a3b      	ldr	r3, [r7, #32]
 80044b6:	ee07 3a90 	vmov	s15, r3
 80044ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044be:	ed97 6a04 	vldr	s12, [r7, #16]
 80044c2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80044c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044da:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80044de:	e02a      	b.n	8004536 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80044e0:	4b5f      	ldr	r3, [pc, #380]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	08db      	lsrs	r3, r3, #3
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	4a5e      	ldr	r2, [pc, #376]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80044ec:	fa22 f303 	lsr.w	r3, r2, r3
 80044f0:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	ee07 3a90 	vmov	s15, r3
 80044f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	ee07 3a90 	vmov	s15, r3
 8004502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800450a:	6a3b      	ldr	r3, [r7, #32]
 800450c:	ee07 3a90 	vmov	s15, r3
 8004510:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004514:	ed97 6a04 	vldr	s12, [r7, #16]
 8004518:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800451c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004520:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004524:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004528:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800452c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004530:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004534:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004536:	4b4a      	ldr	r3, [pc, #296]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800453e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004542:	d121      	bne.n	8004588 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8004544:	4b46      	ldr	r3, [pc, #280]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004548:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d017      	beq.n	8004580 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004550:	4b43      	ldr	r3, [pc, #268]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004552:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004554:	0a5b      	lsrs	r3, r3, #9
 8004556:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800455a:	ee07 3a90 	vmov	s15, r3
 800455e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8004562:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004566:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800456a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800456e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004572:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004576:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	601a      	str	r2, [r3, #0]
 800457e:	e006      	b.n	800458e <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	601a      	str	r2, [r3, #0]
 8004586:	e002      	b.n	800458e <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800458e:	4b34      	ldr	r3, [pc, #208]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004596:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800459a:	d121      	bne.n	80045e0 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800459c:	4b30      	ldr	r3, [pc, #192]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800459e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d017      	beq.n	80045d8 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80045a8:	4b2d      	ldr	r3, [pc, #180]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80045aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ac:	0c1b      	lsrs	r3, r3, #16
 80045ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045b2:	ee07 3a90 	vmov	s15, r3
 80045b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 80045ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80045be:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80045c2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80045c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045ce:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	605a      	str	r2, [r3, #4]
 80045d6:	e006      	b.n	80045e6 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	605a      	str	r2, [r3, #4]
 80045de:	e002      	b.n	80045e6 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80045e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045f2:	d121      	bne.n	8004638 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80045f4:	4b1a      	ldr	r3, [pc, #104]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80045f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d017      	beq.n	8004630 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004600:	4b17      	ldr	r3, [pc, #92]	@ (8004660 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004604:	0e1b      	lsrs	r3, r3, #24
 8004606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800460a:	ee07 3a90 	vmov	s15, r3
 800460e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8004612:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004616:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800461a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800461e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004622:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004626:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800462e:	e010      	b.n	8004652 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	609a      	str	r2, [r3, #8]
}
 8004636:	e00c      	b.n	8004652 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	609a      	str	r2, [r3, #8]
}
 800463e:	e008      	b.n	8004652 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	609a      	str	r2, [r3, #8]
}
 8004652:	bf00      	nop
 8004654:	372c      	adds	r7, #44	@ 0x2c
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	44020c00 	.word	0x44020c00
 8004664:	03d09000 	.word	0x03d09000
 8004668:	46000000 	.word	0x46000000
 800466c:	4a742400 	.word	0x4a742400
 8004670:	4bb71b00 	.word	0x4bb71b00

08004674 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004674:	b590      	push	{r4, r7, lr}
 8004676:	b08f      	sub	sp, #60	@ 0x3c
 8004678:	af00      	add	r7, sp, #0
 800467a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800467e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004682:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8004686:	4321      	orrs	r1, r4
 8004688:	d150      	bne.n	800472c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800468a:	4b26      	ldr	r3, [pc, #152]	@ (8004724 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800468c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004690:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004694:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004696:	4b23      	ldr	r3, [pc, #140]	@ (8004724 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004698:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d108      	bne.n	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80046a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046aa:	d104      	bne.n	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80046ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80046b2:	f001 bb20 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80046b6:	4b1b      	ldr	r3, [pc, #108]	@ (8004724 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80046b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046c4:	d108      	bne.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80046c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046cc:	d104      	bne.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80046ce:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80046d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80046d4:	f001 bb0f 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80046d8:	4b12      	ldr	r3, [pc, #72]	@ (8004724 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046e4:	d119      	bne.n	800471a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80046e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046ec:	d115      	bne.n	800471a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80046ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004724 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80046f0:	69db      	ldr	r3, [r3, #28]
 80046f2:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80046f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046fa:	d30a      	bcc.n	8004712 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80046fc:	4b09      	ldr	r3, [pc, #36]	@ (8004724 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80046fe:	69db      	ldr	r3, [r3, #28]
 8004700:	0a1b      	lsrs	r3, r3, #8
 8004702:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004706:	4a08      	ldr	r2, [pc, #32]	@ (8004728 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004708:	fbb2 f3f3 	udiv	r3, r2, r3
 800470c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800470e:	f001 baf2 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
      }
      else
      {
        frequency = 0U;
 8004712:	2300      	movs	r3, #0
 8004714:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004716:	f001 baee 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800471a:	2300      	movs	r3, #0
 800471c:	637b      	str	r3, [r7, #52]	@ 0x34
 800471e:	f001 baea 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8004722:	bf00      	nop
 8004724:	44020c00 	.word	0x44020c00
 8004728:	016e3600 	.word	0x016e3600
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800472c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004730:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
 8004734:	ea50 0104 	orrs.w	r1, r0, r4
 8004738:	f000 8615 	beq.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
 800473c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004740:	2801      	cmp	r0, #1
 8004742:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
 8004746:	f081 82d3 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800474a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800474e:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8004752:	ea50 0104 	orrs.w	r1, r0, r4
 8004756:	f000 84d8 	beq.w	800510a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 800475a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800475e:	2801      	cmp	r0, #1
 8004760:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8004764:	f081 82c4 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004768:	e9d7 0100 	ldrd	r0, r1, [r7]
 800476c:	f1a1 0410 	sub.w	r4, r1, #16
 8004770:	ea50 0104 	orrs.w	r1, r0, r4
 8004774:	f001 8288 	beq.w	8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x1614>
 8004778:	e9d7 0100 	ldrd	r0, r1, [r7]
 800477c:	2801      	cmp	r0, #1
 800477e:	f171 0110 	sbcs.w	r1, r1, #16
 8004782:	f081 82b5 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004786:	e9d7 0100 	ldrd	r0, r1, [r7]
 800478a:	f1a1 0408 	sub.w	r4, r1, #8
 800478e:	ea50 0104 	orrs.w	r1, r0, r4
 8004792:	f001 81fe 	beq.w	8005b92 <HAL_RCCEx_GetPeriphCLKFreq+0x151e>
 8004796:	e9d7 0100 	ldrd	r0, r1, [r7]
 800479a:	2801      	cmp	r0, #1
 800479c:	f171 0108 	sbcs.w	r1, r1, #8
 80047a0:	f081 82a6 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80047a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047a8:	1f0c      	subs	r4, r1, #4
 80047aa:	ea50 0104 	orrs.w	r1, r0, r4
 80047ae:	f000 8753 	beq.w	8005658 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
 80047b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047b6:	2801      	cmp	r0, #1
 80047b8:	f171 0104 	sbcs.w	r1, r1, #4
 80047bc:	f081 8298 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80047c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047c4:	1e8c      	subs	r4, r1, #2
 80047c6:	ea50 0104 	orrs.w	r1, r0, r4
 80047ca:	f001 8173 	beq.w	8005ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1440>
 80047ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047d2:	2801      	cmp	r0, #1
 80047d4:	f171 0102 	sbcs.w	r1, r1, #2
 80047d8:	f081 828a 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80047dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047e0:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 80047e4:	4321      	orrs	r1, r4
 80047e6:	f001 80fe 	beq.w	80059e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 80047ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047ee:	4ccb      	ldr	r4, [pc, #812]	@ (8004b1c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 80047f0:	42a0      	cmp	r0, r4
 80047f2:	f171 0100 	sbcs.w	r1, r1, #0
 80047f6:	f081 827b 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80047fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047fe:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8004802:	4321      	orrs	r1, r4
 8004804:	f001 8076 	beq.w	80058f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>
 8004808:	e9d7 0100 	ldrd	r0, r1, [r7]
 800480c:	4cc4      	ldr	r4, [pc, #784]	@ (8004b20 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 800480e:	42a0      	cmp	r0, r4
 8004810:	f171 0100 	sbcs.w	r1, r1, #0
 8004814:	f081 826c 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004818:	e9d7 0100 	ldrd	r0, r1, [r7]
 800481c:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8004820:	4321      	orrs	r1, r4
 8004822:	f000 87b5 	beq.w	8005790 <HAL_RCCEx_GetPeriphCLKFreq+0x111c>
 8004826:	e9d7 0100 	ldrd	r0, r1, [r7]
 800482a:	4cbe      	ldr	r4, [pc, #760]	@ (8004b24 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>)
 800482c:	42a0      	cmp	r0, r4
 800482e:	f171 0100 	sbcs.w	r1, r1, #0
 8004832:	f081 825d 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004836:	e9d7 0100 	ldrd	r0, r1, [r7]
 800483a:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 800483e:	4321      	orrs	r1, r4
 8004840:	f000 8738 	beq.w	80056b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 8004844:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004848:	4cb7      	ldr	r4, [pc, #732]	@ (8004b28 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>)
 800484a:	42a0      	cmp	r0, r4
 800484c:	f171 0100 	sbcs.w	r1, r1, #0
 8004850:	f081 824e 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004854:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004858:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800485c:	4321      	orrs	r1, r4
 800485e:	f001 81cd 	beq.w	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x1588>
 8004862:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004866:	4cb1      	ldr	r4, [pc, #708]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>)
 8004868:	42a0      	cmp	r0, r4
 800486a:	f171 0100 	sbcs.w	r1, r1, #0
 800486e:	f081 823f 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004872:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004876:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800487a:	4321      	orrs	r1, r4
 800487c:	f000 80d9 	beq.w	8004a32 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8004880:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004884:	4caa      	ldr	r4, [pc, #680]	@ (8004b30 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>)
 8004886:	42a0      	cmp	r0, r4
 8004888:	f171 0100 	sbcs.w	r1, r1, #0
 800488c:	f081 8230 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004890:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004894:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8004898:	4321      	orrs	r1, r4
 800489a:	f000 83da 	beq.w	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 800489e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048a2:	4ca4      	ldr	r4, [pc, #656]	@ (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>)
 80048a4:	42a0      	cmp	r0, r4
 80048a6:	f171 0100 	sbcs.w	r1, r1, #0
 80048aa:	f081 8221 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80048ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048b2:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 80048b6:	4321      	orrs	r1, r4
 80048b8:	f000 8627 	beq.w	800550a <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
 80048bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048c0:	4c9d      	ldr	r4, [pc, #628]	@ (8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>)
 80048c2:	42a0      	cmp	r0, r4
 80048c4:	f171 0100 	sbcs.w	r1, r1, #0
 80048c8:	f081 8212 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80048cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048d0:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80048d4:	4321      	orrs	r1, r4
 80048d6:	f000 857a 	beq.w	80053ce <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80048da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048de:	4c97      	ldr	r4, [pc, #604]	@ (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>)
 80048e0:	42a0      	cmp	r0, r4
 80048e2:	f171 0100 	sbcs.w	r1, r1, #0
 80048e6:	f081 8203 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80048ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048ee:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 80048f2:	4321      	orrs	r1, r4
 80048f4:	f000 84fb 	beq.w	80052ee <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 80048f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048fc:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8004900:	f171 0100 	sbcs.w	r1, r1, #0
 8004904:	f081 81f4 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004908:	e9d7 0100 	ldrd	r0, r1, [r7]
 800490c:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8004910:	4321      	orrs	r1, r4
 8004912:	f000 84a9 	beq.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 8004916:	e9d7 0100 	ldrd	r0, r1, [r7]
 800491a:	f248 0401 	movw	r4, #32769	@ 0x8001
 800491e:	42a0      	cmp	r0, r4
 8004920:	f171 0100 	sbcs.w	r1, r1, #0
 8004924:	f081 81e4 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004928:	e9d7 0100 	ldrd	r0, r1, [r7]
 800492c:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8004930:	4321      	orrs	r1, r4
 8004932:	f000 8456 	beq.w	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6e>
 8004936:	e9d7 0100 	ldrd	r0, r1, [r7]
 800493a:	f244 0401 	movw	r4, #16385	@ 0x4001
 800493e:	42a0      	cmp	r0, r4
 8004940:	f171 0100 	sbcs.w	r1, r1, #0
 8004944:	f081 81d4 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004948:	e9d7 0100 	ldrd	r0, r1, [r7]
 800494c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8004950:	4321      	orrs	r1, r4
 8004952:	f000 8403 	beq.w	800515c <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8004956:	e9d7 0100 	ldrd	r0, r1, [r7]
 800495a:	f242 0401 	movw	r4, #8193	@ 0x2001
 800495e:	42a0      	cmp	r0, r4
 8004960:	f171 0100 	sbcs.w	r1, r1, #0
 8004964:	f081 81c4 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004968:	e9d7 0100 	ldrd	r0, r1, [r7]
 800496c:	2821      	cmp	r0, #33	@ 0x21
 800496e:	f171 0100 	sbcs.w	r1, r1, #0
 8004972:	d255      	bcs.n	8004a20 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8004974:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004978:	4301      	orrs	r1, r0
 800497a:	f001 81b9 	beq.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800497e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004982:	1e42      	subs	r2, r0, #1
 8004984:	f141 33ff 	adc.w	r3, r1, #4294967295
 8004988:	2a20      	cmp	r2, #32
 800498a:	f173 0100 	sbcs.w	r1, r3, #0
 800498e:	f081 81af 	bcs.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004992:	2a1f      	cmp	r2, #31
 8004994:	f201 81ac 	bhi.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8004998:	a101      	add	r1, pc, #4	@ (adr r1, 80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 800499a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800499e:	bf00      	nop
 80049a0:	08004a77 	.word	0x08004a77
 80049a4:	08004b75 	.word	0x08004b75
 80049a8:	08005cf1 	.word	0x08005cf1
 80049ac:	08004c35 	.word	0x08004c35
 80049b0:	08005cf1 	.word	0x08005cf1
 80049b4:	08005cf1 	.word	0x08005cf1
 80049b8:	08005cf1 	.word	0x08005cf1
 80049bc:	08004d05 	.word	0x08004d05
 80049c0:	08005cf1 	.word	0x08005cf1
 80049c4:	08005cf1 	.word	0x08005cf1
 80049c8:	08005cf1 	.word	0x08005cf1
 80049cc:	08005cf1 	.word	0x08005cf1
 80049d0:	08005cf1 	.word	0x08005cf1
 80049d4:	08005cf1 	.word	0x08005cf1
 80049d8:	08005cf1 	.word	0x08005cf1
 80049dc:	08004de9 	.word	0x08004de9
 80049e0:	08005cf1 	.word	0x08005cf1
 80049e4:	08005cf1 	.word	0x08005cf1
 80049e8:	08005cf1 	.word	0x08005cf1
 80049ec:	08005cf1 	.word	0x08005cf1
 80049f0:	08005cf1 	.word	0x08005cf1
 80049f4:	08005cf1 	.word	0x08005cf1
 80049f8:	08005cf1 	.word	0x08005cf1
 80049fc:	08005cf1 	.word	0x08005cf1
 8004a00:	08005cf1 	.word	0x08005cf1
 8004a04:	08005cf1 	.word	0x08005cf1
 8004a08:	08005cf1 	.word	0x08005cf1
 8004a0c:	08005cf1 	.word	0x08005cf1
 8004a10:	08005cf1 	.word	0x08005cf1
 8004a14:	08005cf1 	.word	0x08005cf1
 8004a18:	08005cf1 	.word	0x08005cf1
 8004a1c:	08004ebf 	.word	0x08004ebf
 8004a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a24:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004a28:	430b      	orrs	r3, r1
 8004a2a:	f000 82b3 	beq.w	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 8004a2e:	f001 b95f 	b.w	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
        break;
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8004a32:	4b43      	ldr	r3, [pc, #268]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8004a34:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a3c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8004a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d108      	bne.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a44:	f107 0320 	add.w	r3, r7, #32
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f7ff f9cf 	bl	8003dec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a50:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004a52:	f001 b950 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8004a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a58:	2b40      	cmp	r3, #64	@ 0x40
 8004a5a:	d108      	bne.n	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a5c:	f107 0314 	add.w	r3, r7, #20
 8004a60:	4618      	mov	r0, r3
 8004a62:	f7ff fb2f 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a6a:	f001 b944 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a72:	f001 b940 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004a76:	4b32      	ldr	r3, [pc, #200]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8004a78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004a7c:	f003 0307 	and.w	r3, r3, #7
 8004a80:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d104      	bne.n	8004a92 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8004a88:	f7fd ffc4 	bl	8002a14 <HAL_RCC_GetPCLK2Freq>
 8004a8c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004a8e:	f001 b932 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8004a92:	4b2b      	ldr	r3, [pc, #172]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a9e:	d10a      	bne.n	8004ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8004aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d107      	bne.n	8004ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004aa6:	f107 0314 	add.w	r3, r7, #20
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f7ff fb0a 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ab4:	e05c      	b.n	8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8004ab6:	4b22      	ldr	r3, [pc, #136]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004abe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ac2:	d10a      	bne.n	8004ada <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8004ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	d107      	bne.n	8004ada <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004aca:	f107 0308 	add.w	r3, r7, #8
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7ff fc64 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ad8:	e04a      	b.n	8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004ada:	4b19      	ldr	r3, [pc, #100]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d10c      	bne.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
 8004ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae8:	2b03      	cmp	r3, #3
 8004aea:	d109      	bne.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004aec:	4b14      	ldr	r3, [pc, #80]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	08db      	lsrs	r3, r3, #3
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	4a13      	ldr	r2, [pc, #76]	@ (8004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>)
 8004af8:	fa22 f303 	lsr.w	r3, r2, r3
 8004afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004afe:	e037      	b.n	8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8004b00:	4b0f      	ldr	r3, [pc, #60]	@ (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b0c:	d11e      	bne.n	8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 8004b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b10:	2b04      	cmp	r3, #4
 8004b12:	d11b      	bne.n	8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
          frequency = CSI_VALUE;
 8004b14:	4b0c      	ldr	r3, [pc, #48]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>)
 8004b16:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b18:	e02a      	b.n	8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
 8004b1a:	bf00      	nop
 8004b1c:	40000001 	.word	0x40000001
 8004b20:	20000001 	.word	0x20000001
 8004b24:	10000001 	.word	0x10000001
 8004b28:	08000001 	.word	0x08000001
 8004b2c:	04000001 	.word	0x04000001
 8004b30:	00400001 	.word	0x00400001
 8004b34:	00200001 	.word	0x00200001
 8004b38:	00040001 	.word	0x00040001
 8004b3c:	00020001 	.word	0x00020001
 8004b40:	44020c00 	.word	0x44020c00
 8004b44:	03d09000 	.word	0x03d09000
 8004b48:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004b4c:	4ba3      	ldr	r3, [pc, #652]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004b4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d106      	bne.n	8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 8004b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b5c:	2b05      	cmp	r3, #5
 8004b5e:	d103      	bne.n	8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          frequency = LSE_VALUE;
 8004b60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b64:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b66:	e003      	b.n	8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          frequency = 0U;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b6c:	f001 b8c3 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8004b70:	f001 b8c1 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004b74:	4b99      	ldr	r3, [pc, #612]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004b76:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b7e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8004b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d104      	bne.n	8004b90 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b86:	f7fd ff2f 	bl	80029e8 <HAL_RCC_GetPCLK1Freq>
 8004b8a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004b8c:	f001 b8b3 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004b90:	4b92      	ldr	r3, [pc, #584]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b9c:	d10a      	bne.n	8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>
 8004b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba0:	2b08      	cmp	r3, #8
 8004ba2:	d107      	bne.n	8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ba4:	f107 0314 	add.w	r3, r7, #20
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f7ff fa8b 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bb2:	e03d      	b.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8004bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb6:	2b10      	cmp	r3, #16
 8004bb8:	d108      	bne.n	8004bcc <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004bba:	f107 0308 	add.w	r3, r7, #8
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7ff fbec 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004bc8:	f001 b895 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004bcc:	4b83      	ldr	r3, [pc, #524]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0302 	and.w	r3, r3, #2
 8004bd4:	2b02      	cmp	r3, #2
 8004bd6:	d10c      	bne.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8004bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bda:	2b18      	cmp	r3, #24
 8004bdc:	d109      	bne.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004bde:	4b7f      	ldr	r3, [pc, #508]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	08db      	lsrs	r3, r3, #3
 8004be4:	f003 0303 	and.w	r3, r3, #3
 8004be8:	4a7d      	ldr	r2, [pc, #500]	@ (8004de0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8004bea:	fa22 f303 	lsr.w	r3, r2, r3
 8004bee:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bf0:	e01e      	b.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8004bf2:	4b7a      	ldr	r3, [pc, #488]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bfe:	d105      	bne.n	8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8004c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c02:	2b20      	cmp	r3, #32
 8004c04:	d102      	bne.n	8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = CSI_VALUE;
 8004c06:	4b77      	ldr	r3, [pc, #476]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8004c08:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c0a:	e011      	b.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004c0c:	4b73      	ldr	r3, [pc, #460]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004c0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c12:	f003 0302 	and.w	r3, r3, #2
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d106      	bne.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8004c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c1c:	2b28      	cmp	r3, #40	@ 0x28
 8004c1e:	d103      	bne.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
          frequency = LSE_VALUE;
 8004c20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c24:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c26:	e003      	b.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
          frequency = 0U;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c2c:	f001 b863 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8004c30:	f001 b861 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004c34:	4b69      	ldr	r3, [pc, #420]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004c36:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004c3a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004c3e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d104      	bne.n	8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c46:	f7fd fecf 	bl	80029e8 <HAL_RCC_GetPCLK1Freq>
 8004c4a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8004c4c:	f001 b853 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8004c50:	4b62      	ldr	r3, [pc, #392]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c5c:	d10a      	bne.n	8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 8004c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c60:	2b40      	cmp	r3, #64	@ 0x40
 8004c62:	d107      	bne.n	8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c64:	f107 0314 	add.w	r3, r7, #20
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7ff fa2b 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c72:	e045      	b.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8004c74:	4b59      	ldr	r3, [pc, #356]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c80:	d10a      	bne.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8004c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c84:	2b80      	cmp	r3, #128	@ 0x80
 8004c86:	d107      	bne.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004c88:	f107 0308 	add.w	r3, r7, #8
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7ff fb85 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c96:	e033      	b.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004c98:	4b50      	ldr	r3, [pc, #320]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d10c      	bne.n	8004cbe <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 8004ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ca8:	d109      	bne.n	8004cbe <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004caa:	4b4c      	ldr	r3, [pc, #304]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	08db      	lsrs	r3, r3, #3
 8004cb0:	f003 0303 	and.w	r3, r3, #3
 8004cb4:	4a4a      	ldr	r2, [pc, #296]	@ (8004de0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8004cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8004cba:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cbc:	e020      	b.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8004cbe:	4b47      	ldr	r3, [pc, #284]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cca:	d106      	bne.n	8004cda <HAL_RCCEx_GetPeriphCLKFreq+0x666>
 8004ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cd2:	d102      	bne.n	8004cda <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          frequency = CSI_VALUE;
 8004cd4:	4b43      	ldr	r3, [pc, #268]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8004cd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cd8:	e012      	b.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004cda:	4b40      	ldr	r3, [pc, #256]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004cdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ce0:	f003 0302 	and.w	r3, r3, #2
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d107      	bne.n	8004cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8004ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cea:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004cee:	d103      	bne.n	8004cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
          frequency = LSE_VALUE;
 8004cf0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cf6:	e003      	b.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
          frequency = 0U;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004cfc:	f000 bffb 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8004d00:	f000 bff9 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004d04:	4b35      	ldr	r3, [pc, #212]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004d06:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004d0a:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8004d0e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8004d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d104      	bne.n	8004d20 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d16:	f7fd fe67 	bl	80029e8 <HAL_RCC_GetPCLK1Freq>
 8004d1a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8004d1c:	f000 bfeb 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8004d20:	4b2e      	ldr	r3, [pc, #184]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d2c:	d10b      	bne.n	8004d46 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8004d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d34:	d107      	bne.n	8004d46 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d36:	f107 0314 	add.w	r3, r7, #20
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f7ff f9c2 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d44:	e047      	b.n	8004dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8004d46:	4b25      	ldr	r3, [pc, #148]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d52:	d10b      	bne.n	8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8004d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d5a:	d107      	bne.n	8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004d5c:	f107 0308 	add.w	r3, r7, #8
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7ff fb1b 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d6a:	e034      	b.n	8004dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8004d6c:	4b1b      	ldr	r3, [pc, #108]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d10d      	bne.n	8004d94 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8004d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d7a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004d7e:	d109      	bne.n	8004d94 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004d80:	4b16      	ldr	r3, [pc, #88]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	08db      	lsrs	r3, r3, #3
 8004d86:	f003 0303 	and.w	r3, r3, #3
 8004d8a:	4a15      	ldr	r2, [pc, #84]	@ (8004de0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8004d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d90:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d92:	e020      	b.n	8004dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8004d94:	4b11      	ldr	r3, [pc, #68]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004da0:	d106      	bne.n	8004db0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8004da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004da8:	d102      	bne.n	8004db0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
          frequency = CSI_VALUE;
 8004daa:	4b0e      	ldr	r3, [pc, #56]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8004dac:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dae:	e012      	b.n	8004dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8004db0:	4b0a      	ldr	r3, [pc, #40]	@ (8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8004db2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d107      	bne.n	8004dce <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004dc4:	d103      	bne.n	8004dce <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
          frequency = LSE_VALUE;
 8004dc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dcc:	e003      	b.n	8004dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          frequency = 0U;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004dd2:	f000 bf90 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8004dd6:	f000 bf8e 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8004dda:	bf00      	nop
 8004ddc:	44020c00 	.word	0x44020c00
 8004de0:	03d09000 	.word	0x03d09000
 8004de4:	003d0900 	.word	0x003d0900
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004de8:	4ba5      	ldr	r3, [pc, #660]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004dea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004dee:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004df2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8004df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d104      	bne.n	8004e04 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004dfa:	f7fd fdf5 	bl	80029e8 <HAL_RCC_GetPCLK1Freq>
 8004dfe:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8004e00:	f000 bf79 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8004e04:	4b9e      	ldr	r3, [pc, #632]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e10:	d10b      	bne.n	8004e2a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8004e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e18:	d107      	bne.n	8004e2a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e1a:	f107 0314 	add.w	r3, r7, #20
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7ff f950 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e28:	e047      	b.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8004e2a:	4b95      	ldr	r3, [pc, #596]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e36:	d10b      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8004e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e3e:	d107      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e40:	f107 0308 	add.w	r3, r7, #8
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7ff faa9 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e4e:	e034      	b.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8004e50:	4b8b      	ldr	r3, [pc, #556]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0302 	and.w	r3, r3, #2
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d10d      	bne.n	8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
 8004e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e62:	d109      	bne.n	8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004e64:	4b86      	ldr	r3, [pc, #536]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	08db      	lsrs	r3, r3, #3
 8004e6a:	f003 0303 	and.w	r3, r3, #3
 8004e6e:	4a85      	ldr	r2, [pc, #532]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8004e70:	fa22 f303 	lsr.w	r3, r2, r3
 8004e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e76:	e020      	b.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8004e78:	4b81      	ldr	r3, [pc, #516]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e84:	d106      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e8c:	d102      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
          frequency = CSI_VALUE;
 8004e8e:	4b7e      	ldr	r3, [pc, #504]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 8004e90:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e92:	e012      	b.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8004e94:	4b7a      	ldr	r3, [pc, #488]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004e96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d107      	bne.n	8004eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 8004ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004ea8:	d103      	bne.n	8004eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          frequency = LSE_VALUE;
 8004eaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004eae:	637b      	str	r3, [r7, #52]	@ 0x34
 8004eb0:	e003      	b.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0U;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004eb6:	f000 bf1e 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8004eba:	f000 bf1c 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8004ebe:	4b70      	ldr	r3, [pc, #448]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004ec0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004ec4:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8004ec8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8004eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d104      	bne.n	8004eda <HAL_RCCEx_GetPeriphCLKFreq+0x866>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ed0:	f7fd fd8a 	bl	80029e8 <HAL_RCC_GetPCLK1Freq>
 8004ed4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8004ed6:	f000 bf0e 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8004eda:	4b69      	ldr	r3, [pc, #420]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ee2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ee6:	d10b      	bne.n	8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8004ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004eee:	d107      	bne.n	8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ef0:	f107 0314 	add.w	r3, r7, #20
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f7ff f8e5 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004efe:	e047      	b.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8004f00:	4b5f      	ldr	r3, [pc, #380]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f0c:	d10b      	bne.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f14:	d107      	bne.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f16:	f107 0308 	add.w	r3, r7, #8
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7ff fa3e 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f24:	e034      	b.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8004f26:	4b56      	ldr	r3, [pc, #344]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0302 	and.w	r3, r3, #2
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d10d      	bne.n	8004f4e <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 8004f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f34:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004f38:	d109      	bne.n	8004f4e <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004f3a:	4b51      	ldr	r3, [pc, #324]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	08db      	lsrs	r3, r3, #3
 8004f40:	f003 0303 	and.w	r3, r3, #3
 8004f44:	4a4f      	ldr	r2, [pc, #316]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8004f46:	fa22 f303 	lsr.w	r3, r2, r3
 8004f4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f4c:	e020      	b.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8004f4e:	4b4c      	ldr	r3, [pc, #304]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f5a:	d106      	bne.n	8004f6a <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
 8004f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f62:	d102      	bne.n	8004f6a <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = CSI_VALUE;
 8004f64:	4b48      	ldr	r3, [pc, #288]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 8004f66:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f68:	e012      	b.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8004f6a:	4b45      	ldr	r3, [pc, #276]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004f6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d107      	bne.n	8004f88 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8004f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f7a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004f7e:	d103      	bne.n	8004f88 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8004f80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f86:	e003      	b.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004f8c:	f000 beb3 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8004f90:	f000 beb1 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004f94:	4b3a      	ldr	r3, [pc, #232]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004f96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f9a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004f9e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d104      	bne.n	8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004fa6:	f7fd fd4b 	bl	8002a40 <HAL_RCC_GetPCLK3Freq>
 8004faa:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004fac:	f000 bea3 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8004fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fb6:	d108      	bne.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0x956>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004fb8:	f107 0314 	add.w	r3, r7, #20
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff f881 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004fc6:	f000 be96 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8004fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fcc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fd0:	d108      	bne.n	8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x970>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004fd2:	f107 0308 	add.w	r3, r7, #8
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff f9e0 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004fe0:	f000 be89 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004fe4:	4b26      	ldr	r3, [pc, #152]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d10d      	bne.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 8004ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ff6:	d109      	bne.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ff8:	4b21      	ldr	r3, [pc, #132]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	08db      	lsrs	r3, r3, #3
 8004ffe:	f003 0303 	and.w	r3, r3, #3
 8005002:	4a20      	ldr	r2, [pc, #128]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8005004:	fa22 f303 	lsr.w	r3, r2, r3
 8005008:	637b      	str	r3, [r7, #52]	@ 0x34
 800500a:	e020      	b.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800500c:	4b1c      	ldr	r3, [pc, #112]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005014:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005018:	d106      	bne.n	8005028 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 800501a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800501c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005020:	d102      	bne.n	8005028 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
          frequency = CSI_VALUE;
 8005022:	4b19      	ldr	r3, [pc, #100]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 8005024:	637b      	str	r3, [r7, #52]	@ 0x34
 8005026:	e012      	b.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8005028:	4b15      	ldr	r3, [pc, #84]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 800502a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	2b02      	cmp	r3, #2
 8005034:	d107      	bne.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
 8005036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005038:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800503c:	d103      	bne.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          frequency = LSE_VALUE;
 800503e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005042:	637b      	str	r3, [r7, #52]	@ 0x34
 8005044:	e003      	b.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          frequency = 0U;
 8005046:	2300      	movs	r3, #0
 8005048:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800504a:	f000 be54 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800504e:	f000 be52 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8005052:	4b0b      	ldr	r3, [pc, #44]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8005054:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005058:	f003 0307 	and.w	r3, r3, #7
 800505c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800505e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005060:	2b00      	cmp	r3, #0
 8005062:	d104      	bne.n	800506e <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8005064:	f7fd fca4 	bl	80029b0 <HAL_RCC_GetHCLKFreq>
 8005068:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800506a:	f000 be44 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800506e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005070:	2b01      	cmp	r3, #1
 8005072:	d10b      	bne.n	800508c <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetSysClockFreq();
 8005074:	f7fd fb70 	bl	8002758 <HAL_RCC_GetSysClockFreq>
 8005078:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800507a:	f000 be3c 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800507e:	bf00      	nop
 8005080:	44020c00 	.word	0x44020c00
 8005084:	03d09000 	.word	0x03d09000
 8005088:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800508c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508e:	2b02      	cmp	r3, #2
 8005090:	d108      	bne.n	80050a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005092:	f107 0314 	add.w	r3, r7, #20
 8005096:	4618      	mov	r0, r3
 8005098:	f7ff f814 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80050a0:	f000 be29 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80050a4:	4b9f      	ldr	r3, [pc, #636]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050b0:	d105      	bne.n	80050be <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 80050b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b4:	2b03      	cmp	r3, #3
 80050b6:	d102      	bne.n	80050be <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
          frequency = HSE_VALUE;
 80050b8:	4b9b      	ldr	r3, [pc, #620]	@ (8005328 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>)
 80050ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80050bc:	e023      	b.n	8005106 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80050be:	4b99      	ldr	r3, [pc, #612]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d10c      	bne.n	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80050ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050cc:	2b04      	cmp	r3, #4
 80050ce:	d109      	bne.n	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80050d0:	4b94      	ldr	r3, [pc, #592]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	08db      	lsrs	r3, r3, #3
 80050d6:	f003 0303 	and.w	r3, r3, #3
 80050da:	4a94      	ldr	r2, [pc, #592]	@ (800532c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 80050dc:	fa22 f303 	lsr.w	r3, r2, r3
 80050e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80050e2:	e010      	b.n	8005106 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80050e4:	4b8f      	ldr	r3, [pc, #572]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050f0:	d105      	bne.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 80050f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f4:	2b05      	cmp	r3, #5
 80050f6:	d102      	bne.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          frequency = CSI_VALUE;
 80050f8:	4b8d      	ldr	r3, [pc, #564]	@ (8005330 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 80050fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80050fc:	e003      	b.n	8005106 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = 0U;
 80050fe:	2300      	movs	r3, #0
 8005100:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005102:	f000 bdf8 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8005106:	f000 bdf6 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800510a:	4b86      	ldr	r3, [pc, #536]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800510c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005110:	f003 0308 	and.w	r3, r3, #8
 8005114:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8005116:	4b83      	ldr	r3, [pc, #524]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8005118:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	2b02      	cmp	r3, #2
 8005122:	d106      	bne.n	8005132 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8005124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005126:	2b00      	cmp	r3, #0
 8005128:	d103      	bne.n	8005132 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
        {
          frequency = LSE_VALUE;
 800512a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800512e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005130:	e012      	b.n	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8005132:	4b7c      	ldr	r3, [pc, #496]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8005134:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005138:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800513c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005140:	d106      	bne.n	8005150 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 8005142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005144:	2b08      	cmp	r3, #8
 8005146:	d103      	bne.n	8005150 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
        {
          frequency = LSI_VALUE;
 8005148:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800514c:	637b      	str	r3, [r7, #52]	@ 0x34
 800514e:	e003      	b.n	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8005150:	2300      	movs	r3, #0
 8005152:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8005154:	f000 bdcf 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8005158:	f000 bdcd 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800515c:	4b71      	ldr	r3, [pc, #452]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800515e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005162:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005166:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8005168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516a:	2b00      	cmp	r3, #0
 800516c:	d104      	bne.n	8005178 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800516e:	f7fd fc3b 	bl	80029e8 <HAL_RCC_GetPCLK1Freq>
 8005172:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005174:	f000 bdbf 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8005178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800517e:	d108      	bne.n	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005180:	f107 0308 	add.w	r3, r7, #8
 8005184:	4618      	mov	r0, r3
 8005186:	f7ff f909 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800518e:	f000 bdb2 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8005192:	4b64      	ldr	r3, [pc, #400]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b02      	cmp	r3, #2
 800519c:	d10d      	bne.n	80051ba <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
 800519e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051a4:	d109      	bne.n	80051ba <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80051a6:	4b5f      	ldr	r3, [pc, #380]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	08db      	lsrs	r3, r3, #3
 80051ac:	f003 0303 	and.w	r3, r3, #3
 80051b0:	4a5e      	ldr	r2, [pc, #376]	@ (800532c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 80051b2:	fa22 f303 	lsr.w	r3, r2, r3
 80051b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80051b8:	e011      	b.n	80051de <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 80051ba:	4b5a      	ldr	r3, [pc, #360]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051c6:	d106      	bne.n	80051d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
 80051c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80051ce:	d102      	bne.n	80051d6 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
          frequency = CSI_VALUE;
 80051d0:	4b57      	ldr	r3, [pc, #348]	@ (8005330 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 80051d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80051d4:	e003      	b.n	80051de <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = 0U;
 80051d6:	2300      	movs	r3, #0
 80051d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80051da:	f000 bd8c 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80051de:	f000 bd8a 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80051e2:	4b50      	ldr	r3, [pc, #320]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80051e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80051e8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80051ec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80051ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d104      	bne.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xb8a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80051f4:	f7fd fbf8 	bl	80029e8 <HAL_RCC_GetPCLK1Freq>
 80051f8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80051fa:	f000 bd7c 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 80051fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005200:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005204:	d108      	bne.n	8005218 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005206:	f107 0308 	add.w	r3, r7, #8
 800520a:	4618      	mov	r0, r3
 800520c:	f7ff f8c6 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005214:	f000 bd6f 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8005218:	4b42      	ldr	r3, [pc, #264]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0302 	and.w	r3, r3, #2
 8005220:	2b02      	cmp	r3, #2
 8005222:	d10d      	bne.n	8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xbcc>
 8005224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005226:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800522a:	d109      	bne.n	8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xbcc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800522c:	4b3d      	ldr	r3, [pc, #244]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	08db      	lsrs	r3, r3, #3
 8005232:	f003 0303 	and.w	r3, r3, #3
 8005236:	4a3d      	ldr	r2, [pc, #244]	@ (800532c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8005238:	fa22 f303 	lsr.w	r3, r2, r3
 800523c:	637b      	str	r3, [r7, #52]	@ 0x34
 800523e:	e011      	b.n	8005264 <HAL_RCCEx_GetPeriphCLKFreq+0xbf0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8005240:	4b38      	ldr	r3, [pc, #224]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005248:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800524c:	d106      	bne.n	800525c <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
 800524e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005250:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005254:	d102      	bne.n	800525c <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
          frequency = CSI_VALUE;
 8005256:	4b36      	ldr	r3, [pc, #216]	@ (8005330 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8005258:	637b      	str	r3, [r7, #52]	@ 0x34
 800525a:	e003      	b.n	8005264 <HAL_RCCEx_GetPeriphCLKFreq+0xbf0>
          frequency = 0U;
 800525c:	2300      	movs	r3, #0
 800525e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005260:	f000 bd49 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8005264:	f000 bd47 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005268:	4b2e      	ldr	r3, [pc, #184]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 800526a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800526e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005272:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8005274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005276:	2b00      	cmp	r3, #0
 8005278:	d104      	bne.n	8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800527a:	f7fd fbe1 	bl	8002a40 <HAL_RCC_GetPCLK3Freq>
 800527e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8005280:	f000 bd39 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8005284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800528a:	d108      	bne.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800528c:	f107 0308 	add.w	r3, r7, #8
 8005290:	4618      	mov	r0, r3
 8005292:	f7ff f883 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800529a:	f000 bd2c 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800529e:	4b21      	ldr	r3, [pc, #132]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d10d      	bne.n	80052c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 80052aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052b0:	d109      	bne.n	80052c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80052b2:	4b1c      	ldr	r3, [pc, #112]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	08db      	lsrs	r3, r3, #3
 80052b8:	f003 0303 	and.w	r3, r3, #3
 80052bc:	4a1b      	ldr	r2, [pc, #108]	@ (800532c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 80052be:	fa22 f303 	lsr.w	r3, r2, r3
 80052c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80052c4:	e011      	b.n	80052ea <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 80052c6:	4b17      	ldr	r3, [pc, #92]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052d2:	d106      	bne.n	80052e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
 80052d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052da:	d102      	bne.n	80052e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
          frequency = CSI_VALUE;
 80052dc:	4b14      	ldr	r3, [pc, #80]	@ (8005330 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 80052de:	637b      	str	r3, [r7, #52]	@ 0x34
 80052e0:	e003      	b.n	80052ea <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
          frequency = 0U;
 80052e2:	2300      	movs	r3, #0
 80052e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80052e6:	f000 bd06 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80052ea:	f000 bd04 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80052ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 80052f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80052f4:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80052f8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80052fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d104      	bne.n	800530a <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005300:	f7fd fb72 	bl	80029e8 <HAL_RCC_GetPCLK1Freq>
 8005304:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005306:	f000 bcf6 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800530a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800530c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005310:	d110      	bne.n	8005334 <HAL_RCCEx_GetPeriphCLKFreq+0xcc0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005312:	f107 0308 	add.w	r3, r7, #8
 8005316:	4618      	mov	r0, r3
 8005318:	f7ff f840 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005320:	f000 bce9 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8005324:	44020c00 	.word	0x44020c00
 8005328:	016e3600 	.word	0x016e3600
 800532c:	03d09000 	.word	0x03d09000
 8005330:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8005334:	4ba4      	ldr	r3, [pc, #656]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0302 	and.w	r3, r3, #2
 800533c:	2b02      	cmp	r3, #2
 800533e:	d10e      	bne.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
 8005340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005342:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005346:	d10a      	bne.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005348:	4b9f      	ldr	r3, [pc, #636]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	08db      	lsrs	r3, r3, #3
 800534e:	f003 0303 	and.w	r3, r3, #3
 8005352:	4a9e      	ldr	r2, [pc, #632]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 8005354:	fa22 f303 	lsr.w	r3, r2, r3
 8005358:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800535a:	f000 bccc 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 800535e:	2300      	movs	r3, #0
 8005360:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005362:	f000 bcc8 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8005366:	4b98      	ldr	r3, [pc, #608]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8005368:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800536c:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005370:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8005372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005374:	2b00      	cmp	r3, #0
 8005376:	d104      	bne.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0xd0e>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8005378:	f7fd fb62 	bl	8002a40 <HAL_RCC_GetPCLK3Freq>
 800537c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800537e:	f000 bcba 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL3R)
 8005382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005384:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005388:	d108      	bne.n	800539c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800538a:	f107 0308 	add.w	r3, r7, #8
 800538e:	4618      	mov	r0, r3
 8005390:	f7ff f804 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005398:	f000 bcad 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 800539c:	4b8a      	ldr	r3, [pc, #552]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0302 	and.w	r3, r3, #2
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d10e      	bne.n	80053c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 80053a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053ae:	d10a      	bne.n	80053c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80053b0:	4b85      	ldr	r3, [pc, #532]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	08db      	lsrs	r3, r3, #3
 80053b6:	f003 0303 	and.w	r3, r3, #3
 80053ba:	4a84      	ldr	r2, [pc, #528]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 80053bc:	fa22 f303 	lsr.w	r3, r2, r3
 80053c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80053c2:	f000 bc98 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 80053c6:	2300      	movs	r3, #0
 80053c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80053ca:	f000 bc94 	b.w	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80053ce:	4b7e      	ldr	r3, [pc, #504]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80053d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80053d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80053d8:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80053da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053dc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80053e0:	d056      	beq.n	8005490 <HAL_RCCEx_GetPeriphCLKFreq+0xe1c>
 80053e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80053e8:	f200 808b 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 80053ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053f2:	d03e      	beq.n	8005472 <HAL_RCCEx_GetPeriphCLKFreq+0xdfe>
 80053f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053fa:	f200 8082 	bhi.w	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 80053fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005400:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005404:	d027      	beq.n	8005456 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8005406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005408:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800540c:	d879      	bhi.n	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 800540e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005414:	d017      	beq.n	8005446 <HAL_RCCEx_GetPeriphCLKFreq+0xdd2>
 8005416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800541c:	d871      	bhi.n	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 800541e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005420:	2b00      	cmp	r3, #0
 8005422:	d004      	beq.n	800542e <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8005424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800542a:	d004      	beq.n	8005436 <HAL_RCCEx_GetPeriphCLKFreq+0xdc2>
 800542c:	e069      	b.n	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800542e:	f7fd fb07 	bl	8002a40 <HAL_RCC_GetPCLK3Freq>
 8005432:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8005434:	e068      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005436:	f107 0314 	add.w	r3, r7, #20
 800543a:	4618      	mov	r0, r3
 800543c:	f7fe fe42 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005444:	e060      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005446:	f107 0308 	add.w	r3, r7, #8
 800544a:	4618      	mov	r0, r3
 800544c:	f7fe ffa6 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005454:	e058      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005456:	4b5c      	ldr	r3, [pc, #368]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8005458:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b02      	cmp	r3, #2
 8005462:	d103      	bne.n	800546c <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
            {
              frequency = LSE_VALUE;
 8005464:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005468:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800546a:	e04d      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
              frequency = 0;
 800546c:	2300      	movs	r3, #0
 800546e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005470:	e04a      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005472:	4b55      	ldr	r3, [pc, #340]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8005474:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005478:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800547c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005480:	d103      	bne.n	800548a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            {
              frequency = LSI_VALUE;
 8005482:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005486:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8005488:	e03e      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
              frequency = 0;
 800548a:	2300      	movs	r3, #0
 800548c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800548e:	e03b      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005490:	4b4d      	ldr	r3, [pc, #308]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8005492:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005496:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800549a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800549c:	4b4a      	ldr	r3, [pc, #296]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f003 0302 	and.w	r3, r3, #2
 80054a4:	2b02      	cmp	r3, #2
 80054a6:	d10c      	bne.n	80054c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
 80054a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d109      	bne.n	80054c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80054ae:	4b46      	ldr	r3, [pc, #280]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	08db      	lsrs	r3, r3, #3
 80054b4:	f003 0303 	and.w	r3, r3, #3
 80054b8:	4a44      	ldr	r2, [pc, #272]	@ (80055cc <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 80054ba:	fa22 f303 	lsr.w	r3, r2, r3
 80054be:	637b      	str	r3, [r7, #52]	@ 0x34
 80054c0:	e01e      	b.n	8005500 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80054c2:	4b41      	ldr	r3, [pc, #260]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054ce:	d106      	bne.n	80054de <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80054d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054d6:	d102      	bne.n	80054de <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80054d8:	4b3d      	ldr	r3, [pc, #244]	@ (80055d0 <HAL_RCCEx_GetPeriphCLKFreq+0xf5c>)
 80054da:	637b      	str	r3, [r7, #52]	@ 0x34
 80054dc:	e010      	b.n	8005500 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80054de:	4b3a      	ldr	r3, [pc, #232]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054ea:	d106      	bne.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
 80054ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054f2:	d102      	bne.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80054f4:	4b37      	ldr	r3, [pc, #220]	@ (80055d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>)
 80054f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80054f8:	e002      	b.n	8005500 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80054fa:	2300      	movs	r3, #0
 80054fc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80054fe:	e003      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
 8005500:	e002      	b.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          default :
          {
            frequency = 0U;
 8005502:	2300      	movs	r3, #0
 8005504:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005506:	bf00      	nop
          }
        }
        break;
 8005508:	e3f5      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800550a:	4b2f      	ldr	r3, [pc, #188]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800550c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005510:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005514:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8005516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005518:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800551c:	d05f      	beq.n	80055de <HAL_RCCEx_GetPeriphCLKFreq+0xf6a>
 800551e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005520:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005524:	f200 8094 	bhi.w	8005650 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8005528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800552e:	d03f      	beq.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
 8005530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005532:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005536:	f200 808b 	bhi.w	8005650 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 800553a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800553c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005540:	d028      	beq.n	8005594 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 8005542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005544:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005548:	f200 8082 	bhi.w	8005650 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 800554c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005552:	d017      	beq.n	8005584 <HAL_RCCEx_GetPeriphCLKFreq+0xf10>
 8005554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005556:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800555a:	d879      	bhi.n	8005650 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 800555c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555e:	2b00      	cmp	r3, #0
 8005560:	d004      	beq.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8005562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005564:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005568:	d004      	beq.n	8005574 <HAL_RCCEx_GetPeriphCLKFreq+0xf00>
 800556a:	e071      	b.n	8005650 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800556c:	f7fd fa3c 	bl	80029e8 <HAL_RCC_GetPCLK1Freq>
 8005570:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8005572:	e070      	b.n	8005656 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005574:	f107 0314 	add.w	r3, r7, #20
 8005578:	4618      	mov	r0, r3
 800557a:	f7fe fda3 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005582:	e068      	b.n	8005656 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005584:	f107 0308 	add.w	r3, r7, #8
 8005588:	4618      	mov	r0, r3
 800558a:	f7fe ff07 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005592:	e060      	b.n	8005656 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005594:	4b0c      	ldr	r3, [pc, #48]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8005596:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800559a:	f003 0302 	and.w	r3, r3, #2
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d103      	bne.n	80055aa <HAL_RCCEx_GetPeriphCLKFreq+0xf36>
            {
              frequency = LSE_VALUE;
 80055a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055a6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80055a8:	e055      	b.n	8005656 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
              frequency = 0;
 80055aa:	2300      	movs	r3, #0
 80055ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80055ae:	e052      	b.n	8005656 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80055b0:	4b05      	ldr	r3, [pc, #20]	@ (80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80055b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055be:	d10b      	bne.n	80055d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
            {
              frequency = LSI_VALUE;
 80055c0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80055c4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80055c6:	e046      	b.n	8005656 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
 80055c8:	44020c00 	.word	0x44020c00
 80055cc:	03d09000 	.word	0x03d09000
 80055d0:	003d0900 	.word	0x003d0900
 80055d4:	016e3600 	.word	0x016e3600
              frequency = 0;
 80055d8:	2300      	movs	r3, #0
 80055da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80055dc:	e03b      	b.n	8005656 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80055de:	4bae      	ldr	r3, [pc, #696]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80055e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055e4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80055e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80055ea:	4bab      	ldr	r3, [pc, #684]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 0302 	and.w	r3, r3, #2
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d10c      	bne.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xf9c>
 80055f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d109      	bne.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xf9c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80055fc:	4ba6      	ldr	r3, [pc, #664]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	08db      	lsrs	r3, r3, #3
 8005602:	f003 0303 	and.w	r3, r3, #3
 8005606:	4aa5      	ldr	r2, [pc, #660]	@ (800589c <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8005608:	fa22 f303 	lsr.w	r3, r2, r3
 800560c:	637b      	str	r3, [r7, #52]	@ 0x34
 800560e:	e01e      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005610:	4ba1      	ldr	r3, [pc, #644]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005618:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800561c:	d106      	bne.n	800562c <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
 800561e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005620:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005624:	d102      	bne.n	800562c <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005626:	4b9e      	ldr	r3, [pc, #632]	@ (80058a0 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>)
 8005628:	637b      	str	r3, [r7, #52]	@ 0x34
 800562a:	e010      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800562c:	4b9a      	ldr	r3, [pc, #616]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005634:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005638:	d106      	bne.n	8005648 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
 800563a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800563c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005640:	d102      	bne.n	8005648 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005642:	4b98      	ldr	r3, [pc, #608]	@ (80058a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 8005644:	637b      	str	r3, [r7, #52]	@ 0x34
 8005646:	e002      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005648:	2300      	movs	r3, #0
 800564a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800564c:	e003      	b.n	8005656 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
 800564e:	e002      	b.n	8005656 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          default :
          {
            frequency = 0U;
 8005650:	2300      	movs	r3, #0
 8005652:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005654:	bf00      	nop
          }
        }
        break;
 8005656:	e34e      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005658:	4b8f      	ldr	r3, [pc, #572]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800565a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800565e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005662:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8005664:	4b8c      	ldr	r3, [pc, #560]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800566c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005670:	d105      	bne.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0x100a>
 8005672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005674:	2b00      	cmp	r3, #0
 8005676:	d102      	bne.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0x100a>
        {
          frequency = HSE_VALUE;
 8005678:	4b8a      	ldr	r3, [pc, #552]	@ (80058a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 800567a:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800567c:	e33b      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800567e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005680:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005684:	d107      	bne.n	8005696 <HAL_RCCEx_GetPeriphCLKFreq+0x1022>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005686:	f107 0320 	add.w	r3, r7, #32
 800568a:	4618      	mov	r0, r3
 800568c:	f7fe fbae 	bl	8003dec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005692:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005694:	e32f      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8005696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005698:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800569c:	d107      	bne.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800569e:	f107 0314 	add.w	r3, r7, #20
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7fe fd0e 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056ac:	e323      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 80056ae:	2300      	movs	r3, #0
 80056b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056b2:	e320      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80056b4:	4b78      	ldr	r3, [pc, #480]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80056b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056ba:	f003 0307 	and.w	r3, r3, #7
 80056be:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80056c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c2:	2b04      	cmp	r3, #4
 80056c4:	d860      	bhi.n	8005788 <HAL_RCCEx_GetPeriphCLKFreq+0x1114>
 80056c6:	a201      	add	r2, pc, #4	@ (adr r2, 80056cc <HAL_RCCEx_GetPeriphCLKFreq+0x1058>)
 80056c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056cc:	080056e1 	.word	0x080056e1
 80056d0:	080056f1 	.word	0x080056f1
 80056d4:	08005701 	.word	0x08005701
 80056d8:	08005711 	.word	0x08005711
 80056dc:	08005717 	.word	0x08005717
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80056e0:	f107 0320 	add.w	r3, r7, #32
 80056e4:	4618      	mov	r0, r3
 80056e6:	f7fe fb81 	bl	8003dec <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80056ee:	e04e      	b.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056f0:	f107 0314 	add.w	r3, r7, #20
 80056f4:	4618      	mov	r0, r3
 80056f6:	f7fe fce5 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80056fe:	e046      	b.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005700:	f107 0308 	add.w	r3, r7, #8
 8005704:	4618      	mov	r0, r3
 8005706:	f7fe fe49 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800570e:	e03e      	b.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005710:	4b65      	ldr	r3, [pc, #404]	@ (80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1234>)
 8005712:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005714:	e03b      	b.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005716:	4b60      	ldr	r3, [pc, #384]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8005718:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800571c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005720:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005722:	4b5d      	ldr	r3, [pc, #372]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	2b02      	cmp	r3, #2
 800572c:	d10c      	bne.n	8005748 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 800572e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005730:	2b00      	cmp	r3, #0
 8005732:	d109      	bne.n	8005748 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005734:	4b58      	ldr	r3, [pc, #352]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	08db      	lsrs	r3, r3, #3
 800573a:	f003 0303 	and.w	r3, r3, #3
 800573e:	4a57      	ldr	r2, [pc, #348]	@ (800589c <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8005740:	fa22 f303 	lsr.w	r3, r2, r3
 8005744:	637b      	str	r3, [r7, #52]	@ 0x34
 8005746:	e01e      	b.n	8005786 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005748:	4b53      	ldr	r3, [pc, #332]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005754:	d106      	bne.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x10f0>
 8005756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800575c:	d102      	bne.n	8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x10f0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800575e:	4b50      	ldr	r3, [pc, #320]	@ (80058a0 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>)
 8005760:	637b      	str	r3, [r7, #52]	@ 0x34
 8005762:	e010      	b.n	8005786 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005764:	4b4c      	ldr	r3, [pc, #304]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800576c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005770:	d106      	bne.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x110c>
 8005772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005774:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005778:	d102      	bne.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x110c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800577a:	4b4a      	ldr	r3, [pc, #296]	@ (80058a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 800577c:	637b      	str	r3, [r7, #52]	@ 0x34
 800577e:	e002      	b.n	8005786 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005780:	2300      	movs	r3, #0
 8005782:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8005784:	e003      	b.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 8005786:	e002      	b.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          default:
          {
            frequency = 0;
 8005788:	2300      	movs	r3, #0
 800578a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800578c:	bf00      	nop
          }
        }
        break;
 800578e:	e2b2      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005790:	4b41      	ldr	r3, [pc, #260]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8005792:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005796:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800579a:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800579c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579e:	2b20      	cmp	r3, #32
 80057a0:	f200 80a4 	bhi.w	80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x1278>
 80057a4:	a201      	add	r2, pc, #4	@ (adr r2, 80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x1138>)
 80057a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057aa:	bf00      	nop
 80057ac:	08005831 	.word	0x08005831
 80057b0:	080058ed 	.word	0x080058ed
 80057b4:	080058ed 	.word	0x080058ed
 80057b8:	080058ed 	.word	0x080058ed
 80057bc:	080058ed 	.word	0x080058ed
 80057c0:	080058ed 	.word	0x080058ed
 80057c4:	080058ed 	.word	0x080058ed
 80057c8:	080058ed 	.word	0x080058ed
 80057cc:	08005841 	.word	0x08005841
 80057d0:	080058ed 	.word	0x080058ed
 80057d4:	080058ed 	.word	0x080058ed
 80057d8:	080058ed 	.word	0x080058ed
 80057dc:	080058ed 	.word	0x080058ed
 80057e0:	080058ed 	.word	0x080058ed
 80057e4:	080058ed 	.word	0x080058ed
 80057e8:	080058ed 	.word	0x080058ed
 80057ec:	08005851 	.word	0x08005851
 80057f0:	080058ed 	.word	0x080058ed
 80057f4:	080058ed 	.word	0x080058ed
 80057f8:	080058ed 	.word	0x080058ed
 80057fc:	080058ed 	.word	0x080058ed
 8005800:	080058ed 	.word	0x080058ed
 8005804:	080058ed 	.word	0x080058ed
 8005808:	080058ed 	.word	0x080058ed
 800580c:	08005861 	.word	0x08005861
 8005810:	080058ed 	.word	0x080058ed
 8005814:	080058ed 	.word	0x080058ed
 8005818:	080058ed 	.word	0x080058ed
 800581c:	080058ed 	.word	0x080058ed
 8005820:	080058ed 	.word	0x080058ed
 8005824:	080058ed 	.word	0x080058ed
 8005828:	080058ed 	.word	0x080058ed
 800582c:	08005867 	.word	0x08005867
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005830:	f107 0320 	add.w	r3, r7, #32
 8005834:	4618      	mov	r0, r3
 8005836:	f7fe fad9 	bl	8003dec <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800583a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800583e:	e058      	b.n	80058f2 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005840:	f107 0314 	add.w	r3, r7, #20
 8005844:	4618      	mov	r0, r3
 8005846:	f7fe fc3d 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800584e:	e050      	b.n	80058f2 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005850:	f107 0308 	add.w	r3, r7, #8
 8005854:	4618      	mov	r0, r3
 8005856:	f7fe fda1 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800585e:	e048      	b.n	80058f2 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005860:	4b11      	ldr	r3, [pc, #68]	@ (80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1234>)
 8005862:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005864:	e045      	b.n	80058f2 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005866:	4b0c      	ldr	r3, [pc, #48]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8005868:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800586c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005870:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005872:	4b09      	ldr	r3, [pc, #36]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	2b02      	cmp	r3, #2
 800587c:	d116      	bne.n	80058ac <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
 800587e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005880:	2b00      	cmp	r3, #0
 8005882:	d113      	bne.n	80058ac <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005884:	4b04      	ldr	r3, [pc, #16]	@ (8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	08db      	lsrs	r3, r3, #3
 800588a:	f003 0303 	and.w	r3, r3, #3
 800588e:	4a03      	ldr	r2, [pc, #12]	@ (800589c <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8005890:	fa22 f303 	lsr.w	r3, r2, r3
 8005894:	637b      	str	r3, [r7, #52]	@ 0x34
 8005896:	e028      	b.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
 8005898:	44020c00 	.word	0x44020c00
 800589c:	03d09000 	.word	0x03d09000
 80058a0:	003d0900 	.word	0x003d0900
 80058a4:	016e3600 	.word	0x016e3600
 80058a8:	00bb8000 	.word	0x00bb8000
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80058ac:	4b95      	ldr	r3, [pc, #596]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058b8:	d106      	bne.n	80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1254>
 80058ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058c0:	d102      	bne.n	80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1254>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80058c2:	4b91      	ldr	r3, [pc, #580]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 80058c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80058c6:	e010      	b.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80058c8:	4b8e      	ldr	r3, [pc, #568]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058d4:	d106      	bne.n	80058e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
 80058d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058dc:	d102      	bne.n	80058e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80058de:	4b8b      	ldr	r3, [pc, #556]	@ (8005b0c <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 80058e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80058e2:	e002      	b.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80058e4:	2300      	movs	r3, #0
 80058e6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80058e8:	e003      	b.n	80058f2 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
 80058ea:	e002      	b.n	80058f2 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          default:
          {
            frequency = 0;
 80058ec:	2300      	movs	r3, #0
 80058ee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80058f0:	bf00      	nop
          }
        }
        break;
 80058f2:	e200      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80058f4:	4b83      	ldr	r3, [pc, #524]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80058f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058fa:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80058fe:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8005900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005902:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005906:	d031      	beq.n	800596c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8005908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800590a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800590e:	d866      	bhi.n	80059de <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8005910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005912:	2bc0      	cmp	r3, #192	@ 0xc0
 8005914:	d027      	beq.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
 8005916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005918:	2bc0      	cmp	r3, #192	@ 0xc0
 800591a:	d860      	bhi.n	80059de <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 800591c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591e:	2b80      	cmp	r3, #128	@ 0x80
 8005920:	d019      	beq.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>
 8005922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005924:	2b80      	cmp	r3, #128	@ 0x80
 8005926:	d85a      	bhi.n	80059de <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8005928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592a:	2b00      	cmp	r3, #0
 800592c:	d003      	beq.n	8005936 <HAL_RCCEx_GetPeriphCLKFreq+0x12c2>
 800592e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005930:	2b40      	cmp	r3, #64	@ 0x40
 8005932:	d008      	beq.n	8005946 <HAL_RCCEx_GetPeriphCLKFreq+0x12d2>
 8005934:	e053      	b.n	80059de <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005936:	f107 0320 	add.w	r3, r7, #32
 800593a:	4618      	mov	r0, r3
 800593c:	f7fe fa56 	bl	8003dec <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005942:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005944:	e04e      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005946:	f107 0314 	add.w	r3, r7, #20
 800594a:	4618      	mov	r0, r3
 800594c:	f7fe fbba 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005954:	e046      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005956:	f107 0308 	add.w	r3, r7, #8
 800595a:	4618      	mov	r0, r3
 800595c:	f7fe fd1e 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005964:	e03e      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005966:	4b6a      	ldr	r3, [pc, #424]	@ (8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x149c>)
 8005968:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800596a:	e03b      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800596c:	4b65      	ldr	r3, [pc, #404]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800596e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005972:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005976:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005978:	4b62      	ldr	r3, [pc, #392]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0302 	and.w	r3, r3, #2
 8005980:	2b02      	cmp	r3, #2
 8005982:	d10c      	bne.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 8005984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005986:	2b00      	cmp	r3, #0
 8005988:	d109      	bne.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800598a:	4b5e      	ldr	r3, [pc, #376]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	08db      	lsrs	r3, r3, #3
 8005990:	f003 0303 	and.w	r3, r3, #3
 8005994:	4a5f      	ldr	r2, [pc, #380]	@ (8005b14 <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>)
 8005996:	fa22 f303 	lsr.w	r3, r2, r3
 800599a:	637b      	str	r3, [r7, #52]	@ 0x34
 800599c:	e01e      	b.n	80059dc <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800599e:	4b59      	ldr	r3, [pc, #356]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059aa:	d106      	bne.n	80059ba <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 80059ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059b2:	d102      	bne.n	80059ba <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80059b4:	4b54      	ldr	r3, [pc, #336]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 80059b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80059b8:	e010      	b.n	80059dc <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80059ba:	4b52      	ldr	r3, [pc, #328]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059c6:	d106      	bne.n	80059d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1362>
 80059c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059ce:	d102      	bne.n	80059d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1362>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80059d0:	4b4e      	ldr	r3, [pc, #312]	@ (8005b0c <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 80059d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80059d4:	e002      	b.n	80059dc <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80059d6:	2300      	movs	r3, #0
 80059d8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80059da:	e003      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
 80059dc:	e002      	b.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          default:
          {
            frequency = 0;
 80059de:	2300      	movs	r3, #0
 80059e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80059e2:	bf00      	nop
          }
        }
        break;
 80059e4:	e187      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 80059e6:	4b47      	ldr	r3, [pc, #284]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80059e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059ec:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 80059f0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 80059f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d103      	bne.n	8005a00 <HAL_RCCEx_GetPeriphCLKFreq+0x138c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80059f8:	f7fd f80c 	bl	8002a14 <HAL_RCC_GetPCLK2Freq>
 80059fc:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 80059fe:	e17a      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8005a00:	4b40      	ldr	r3, [pc, #256]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a0c:	d10b      	bne.n	8005a26 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8005a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a14:	d107      	bne.n	8005a26 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a16:	f107 0314 	add.w	r3, r7, #20
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f7fe fb52 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a24:	e045      	b.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8005a26:	4b37      	ldr	r3, [pc, #220]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a32:	d10b      	bne.n	8005a4c <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
 8005a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a3a:	d107      	bne.n	8005a4c <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a3c:	f107 0308 	add.w	r3, r7, #8
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7fe fcab 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a4a:	e032      	b.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8005a4c:	4b2d      	ldr	r3, [pc, #180]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d10d      	bne.n	8005a74 <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
 8005a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a5a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005a5e:	d109      	bne.n	8005a74 <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005a60:	4b28      	ldr	r3, [pc, #160]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	08db      	lsrs	r3, r3, #3
 8005a66:	f003 0303 	and.w	r3, r3, #3
 8005a6a:	4a2a      	ldr	r2, [pc, #168]	@ (8005b14 <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>)
 8005a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a70:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a72:	e01e      	b.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8005a74:	4b23      	ldr	r3, [pc, #140]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a80:	d106      	bne.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x141c>
 8005a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a88:	d102      	bne.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x141c>
          frequency = CSI_VALUE;
 8005a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 8005a8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a8e:	e010      	b.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8005a90:	4b1c      	ldr	r3, [pc, #112]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a9c:	d106      	bne.n	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
 8005a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005aa4:	d102      	bne.n	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
          frequency = HSE_VALUE;
 8005aa6:	4b19      	ldr	r3, [pc, #100]	@ (8005b0c <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 8005aa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005aaa:	e002      	b.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
          frequency = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ab0:	e121      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8005ab2:	e120      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8005ab4:	4b13      	ldr	r3, [pc, #76]	@ (8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8005ab6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005aba:	f003 0303 	and.w	r3, r3, #3
 8005abe:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8005ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac2:	2b03      	cmp	r3, #3
 8005ac4:	d861      	bhi.n	8005b8a <HAL_RCCEx_GetPeriphCLKFreq+0x1516>
 8005ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8005acc <HAL_RCCEx_GetPeriphCLKFreq+0x1458>)
 8005ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005acc:	08005add 	.word	0x08005add
 8005ad0:	08005ae5 	.word	0x08005ae5
 8005ad4:	08005af5 	.word	0x08005af5
 8005ad8:	08005b19 	.word	0x08005b19
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8005adc:	f7fc ff68 	bl	80029b0 <HAL_RCC_GetHCLKFreq>
 8005ae0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8005ae2:	e055      	b.n	8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005ae4:	f107 0320 	add.w	r3, r7, #32
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7fe f97f 	bl	8003dec <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005af2:	e04d      	b.n	8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005af4:	f107 0314 	add.w	r3, r7, #20
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7fe fae3 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8005afe:	69fb      	ldr	r3, [r7, #28]
 8005b00:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005b02:	e045      	b.n	8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8005b04:	44020c00 	.word	0x44020c00
 8005b08:	003d0900 	.word	0x003d0900
 8005b0c:	016e3600 	.word	0x016e3600
 8005b10:	00bb8000 	.word	0x00bb8000
 8005b14:	03d09000 	.word	0x03d09000
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005b18:	4b79      	ldr	r3, [pc, #484]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005b1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005b1e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005b22:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005b24:	4b76      	ldr	r3, [pc, #472]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0302 	and.w	r3, r3, #2
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d10c      	bne.n	8005b4a <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
 8005b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d109      	bne.n	8005b4a <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005b36:	4b72      	ldr	r3, [pc, #456]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	08db      	lsrs	r3, r3, #3
 8005b3c:	f003 0303 	and.w	r3, r3, #3
 8005b40:	4a70      	ldr	r2, [pc, #448]	@ (8005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x1690>)
 8005b42:	fa22 f303 	lsr.w	r3, r2, r3
 8005b46:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b48:	e01e      	b.n	8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005b4a:	4b6d      	ldr	r3, [pc, #436]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b56:	d106      	bne.n	8005b66 <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
 8005b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b5e:	d102      	bne.n	8005b66 <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005b60:	4b69      	ldr	r3, [pc, #420]	@ (8005d08 <HAL_RCCEx_GetPeriphCLKFreq+0x1694>)
 8005b62:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b64:	e010      	b.n	8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005b66:	4b66      	ldr	r3, [pc, #408]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b72:	d106      	bne.n	8005b82 <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
 8005b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b7a:	d102      	bne.n	8005b82 <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005b7c:	4b63      	ldr	r3, [pc, #396]	@ (8005d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>)
 8005b7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b80:	e002      	b.n	8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8005b82:	2300      	movs	r3, #0
 8005b84:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8005b86:	e003      	b.n	8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8005b88:	e002      	b.n	8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          default:
          {
            frequency = 0U;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005b8e:	bf00      	nop
          }
        }
        break;
 8005b90:	e0b1      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8005b92:	4b5b      	ldr	r3, [pc, #364]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005b94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005b98:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005b9c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8005b9e:	4b58      	ldr	r3, [pc, #352]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005ba0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ba4:	f003 0302 	and.w	r3, r3, #2
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d106      	bne.n	8005bba <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
 8005bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d103      	bne.n	8005bba <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
        {
          frequency = LSE_VALUE;
 8005bb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bb8:	e01f      	b.n	8005bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8005bba:	4b51      	ldr	r3, [pc, #324]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005bbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bc8:	d106      	bne.n	8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1564>
 8005bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bcc:	2b40      	cmp	r3, #64	@ 0x40
 8005bce:	d103      	bne.n	8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1564>
        {
          frequency = LSI_VALUE;
 8005bd0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bd6:	e010      	b.n	8005bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 8005bd8:	4b49      	ldr	r3, [pc, #292]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005be4:	d106      	bne.n	8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
 8005be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be8:	2b80      	cmp	r3, #128	@ 0x80
 8005bea:	d103      	bne.n	8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
        {
          frequency = CSI_VALUE / 122U;
 8005bec:	f248 0312 	movw	r3, #32786	@ 0x8012
 8005bf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bf2:	e002      	b.n	8005bfa <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8005bf8:	e07d      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8005bfa:	e07c      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8005bfc:	4b40      	ldr	r3, [pc, #256]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005bfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c02:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c06:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8005c08:	4b3d      	ldr	r3, [pc, #244]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c14:	d105      	bne.n	8005c22 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
 8005c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d102      	bne.n	8005c22 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        {
          frequency = HSI48_VALUE;
 8005c1c:	4b3c      	ldr	r3, [pc, #240]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x169c>)
 8005c1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c20:	e031      	b.n	8005c86 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8005c22:	4b37      	ldr	r3, [pc, #220]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c2e:	d10a      	bne.n	8005c46 <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
 8005c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c32:	2b10      	cmp	r3, #16
 8005c34:	d107      	bne.n	8005c46 <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005c36:	f107 0320 	add.w	r3, r7, #32
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7fe f8d6 	bl	8003dec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c42:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c44:	e01f      	b.n	8005c86 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8005c46:	4b2e      	ldr	r3, [pc, #184]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005c48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c4c:	f003 0302 	and.w	r3, r3, #2
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d106      	bne.n	8005c62 <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
 8005c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c56:	2b20      	cmp	r3, #32
 8005c58:	d103      	bne.n	8005c62 <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
        {
          frequency = LSE_VALUE;
 8005c5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c60:	e011      	b.n	8005c86 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8005c62:	4b27      	ldr	r3, [pc, #156]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005c64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c70:	d106      	bne.n	8005c80 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>
 8005c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c74:	2b30      	cmp	r3, #48	@ 0x30
 8005c76:	d103      	bne.n	8005c80 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>
        {
          frequency = LSI_VALUE;
 8005c78:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005c7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c7e:	e002      	b.n	8005c86 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8005c80:	2300      	movs	r3, #0
 8005c82:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8005c84:	e037      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8005c86:	e036      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8005c88:	4b1d      	ldr	r3, [pc, #116]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005c8a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c8e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c92:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8005c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c96:	2b10      	cmp	r3, #16
 8005c98:	d107      	bne.n	8005caa <HAL_RCCEx_GetPeriphCLKFreq+0x1636>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005c9a:	f107 0320 	add.w	r3, r7, #32
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7fe f8a4 	bl	8003dec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005ca8:	e025      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 8005caa:	4b15      	ldr	r3, [pc, #84]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005cb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cb6:	d10a      	bne.n	8005cce <HAL_RCCEx_GetPeriphCLKFreq+0x165a>
 8005cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cba:	2b20      	cmp	r3, #32
 8005cbc:	d107      	bne.n	8005cce <HAL_RCCEx_GetPeriphCLKFreq+0x165a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005cbe:	f107 0308 	add.w	r3, r7, #8
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7fe fb6a 	bl	800439c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ccc:	e00f      	b.n	8005cee <HAL_RCCEx_GetPeriphCLKFreq+0x167a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8005cce:	4b0c      	ldr	r3, [pc, #48]	@ (8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cda:	d105      	bne.n	8005ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
 8005cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cde:	2b30      	cmp	r3, #48	@ 0x30
 8005ce0:	d102      	bne.n	8005ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        {
          frequency = HSI48_VALUE;
 8005ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x169c>)
 8005ce4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ce6:	e002      	b.n	8005cee <HAL_RCCEx_GetPeriphCLKFreq+0x167a>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8005cec:	e003      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8005cee:	e002      	b.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>


      default:
        frequency = 0U;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005cf4:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8005cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	373c      	adds	r7, #60	@ 0x3c
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd90      	pop	{r4, r7, pc}
 8005d00:	44020c00 	.word	0x44020c00
 8005d04:	03d09000 	.word	0x03d09000
 8005d08:	003d0900 	.word	0x003d0900
 8005d0c:	016e3600 	.word	0x016e3600
 8005d10:	02dc6c00 	.word	0x02dc6c00

08005d14 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8005d1c:	4b48      	ldr	r3, [pc, #288]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a47      	ldr	r2, [pc, #284]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005d22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d26:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005d28:	f7fb f8a6 	bl	8000e78 <HAL_GetTick>
 8005d2c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005d2e:	e008      	b.n	8005d42 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005d30:	f7fb f8a2 	bl	8000e78 <HAL_GetTick>
 8005d34:	4602      	mov	r2, r0
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	2b02      	cmp	r3, #2
 8005d3c:	d901      	bls.n	8005d42 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	e07a      	b.n	8005e38 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005d42:	4b3f      	ldr	r3, [pc, #252]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1f0      	bne.n	8005d30 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8005d4e:	4b3c      	ldr	r3, [pc, #240]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d52:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005d56:	f023 0303 	bic.w	r3, r3, #3
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	6811      	ldr	r1, [r2, #0]
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	6852      	ldr	r2, [r2, #4]
 8005d62:	0212      	lsls	r2, r2, #8
 8005d64:	430a      	orrs	r2, r1
 8005d66:	4936      	ldr	r1, [pc, #216]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	3b01      	subs	r3, #1
 8005d72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	025b      	lsls	r3, r3, #9
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	431a      	orrs	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	691b      	ldr	r3, [r3, #16]
 8005d86:	3b01      	subs	r3, #1
 8005d88:	041b      	lsls	r3, r3, #16
 8005d8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	695b      	ldr	r3, [r3, #20]
 8005d94:	3b01      	subs	r3, #1
 8005d96:	061b      	lsls	r3, r3, #24
 8005d98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d9c:	4928      	ldr	r1, [pc, #160]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005da2:	4b27      	ldr	r3, [pc, #156]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da6:	f023 020c 	bic.w	r2, r3, #12
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	4924      	ldr	r1, [pc, #144]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8005db4:	4b22      	ldr	r3, [pc, #136]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db8:	f023 0220 	bic.w	r2, r3, #32
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	69db      	ldr	r3, [r3, #28]
 8005dc0:	491f      	ldr	r1, [pc, #124]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8005dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005dc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dce:	491c      	ldr	r1, [pc, #112]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8005dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd8:	4a19      	ldr	r2, [pc, #100]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005dda:	f023 0310 	bic.w	r3, r3, #16
 8005dde:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8005de0:	4b17      	ldr	r3, [pc, #92]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005de8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005dec:	687a      	ldr	r2, [r7, #4]
 8005dee:	6a12      	ldr	r2, [r2, #32]
 8005df0:	00d2      	lsls	r2, r2, #3
 8005df2:	4913      	ldr	r1, [pc, #76]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005df4:	4313      	orrs	r3, r2
 8005df6:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8005df8:	4b11      	ldr	r3, [pc, #68]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfc:	4a10      	ldr	r2, [pc, #64]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005dfe:	f043 0310 	orr.w	r3, r3, #16
 8005e02:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8005e04:	4b0e      	ldr	r3, [pc, #56]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a0d      	ldr	r2, [pc, #52]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005e0a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e0e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005e10:	f7fb f832 	bl	8000e78 <HAL_GetTick>
 8005e14:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005e16:	e008      	b.n	8005e2a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005e18:	f7fb f82e 	bl	8000e78 <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d901      	bls.n	8005e2a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e006      	b.n	8005e38 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005e2a:	4b05      	ldr	r3, [pc, #20]	@ (8005e40 <RCCEx_PLL2_Config+0x12c>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d0f0      	beq.n	8005e18 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8005e36:	2300      	movs	r3, #0

}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	44020c00 	.word	0x44020c00

08005e44 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8005e4c:	4b48      	ldr	r3, [pc, #288]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a47      	ldr	r2, [pc, #284]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005e52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e56:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005e58:	f7fb f80e 	bl	8000e78 <HAL_GetTick>
 8005e5c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e5e:	e008      	b.n	8005e72 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005e60:	f7fb f80a 	bl	8000e78 <HAL_GetTick>
 8005e64:	4602      	mov	r2, r0
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d901      	bls.n	8005e72 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e07a      	b.n	8005f68 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005e72:	4b3f      	ldr	r3, [pc, #252]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1f0      	bne.n	8005e60 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8005e7e:	4b3c      	ldr	r3, [pc, #240]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e82:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005e86:	f023 0303 	bic.w	r3, r3, #3
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	6811      	ldr	r1, [r2, #0]
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	6852      	ldr	r2, [r2, #4]
 8005e92:	0212      	lsls	r2, r2, #8
 8005e94:	430a      	orrs	r2, r1
 8005e96:	4936      	ldr	r1, [pc, #216]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	630b      	str	r3, [r1, #48]	@ 0x30
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	025b      	lsls	r3, r3, #9
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	431a      	orrs	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	041b      	lsls	r3, r3, #16
 8005eba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005ebe:	431a      	orrs	r2, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	3b01      	subs	r3, #1
 8005ec6:	061b      	lsls	r3, r3, #24
 8005ec8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005ecc:	4928      	ldr	r1, [pc, #160]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005ed2:	4b27      	ldr	r3, [pc, #156]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed6:	f023 020c 	bic.w	r2, r3, #12
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	4924      	ldr	r1, [pc, #144]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8005ee4:	4b22      	ldr	r3, [pc, #136]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ee8:	f023 0220 	bic.w	r2, r3, #32
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	69db      	ldr	r3, [r3, #28]
 8005ef0:	491f      	ldr	r1, [pc, #124]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8005ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005ef8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005efe:	491c      	ldr	r1, [pc, #112]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005f00:	4313      	orrs	r3, r2
 8005f02:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8005f04:	4b1a      	ldr	r3, [pc, #104]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f08:	4a19      	ldr	r2, [pc, #100]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005f0a:	f023 0310 	bic.w	r3, r3, #16
 8005f0e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8005f10:	4b17      	ldr	r3, [pc, #92]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f14:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f18:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	6a12      	ldr	r2, [r2, #32]
 8005f20:	00d2      	lsls	r2, r2, #3
 8005f22:	4913      	ldr	r1, [pc, #76]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005f24:	4313      	orrs	r3, r2
 8005f26:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8005f28:	4b11      	ldr	r3, [pc, #68]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f2c:	4a10      	ldr	r2, [pc, #64]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005f2e:	f043 0310 	orr.w	r3, r3, #16
 8005f32:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8005f34:	4b0e      	ldr	r3, [pc, #56]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a0d      	ldr	r2, [pc, #52]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005f3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f3e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005f40:	f7fa ff9a 	bl	8000e78 <HAL_GetTick>
 8005f44:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f46:	e008      	b.n	8005f5a <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005f48:	f7fa ff96 	bl	8000e78 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d901      	bls.n	8005f5a <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e006      	b.n	8005f68 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005f5a:	4b05      	ldr	r3, [pc, #20]	@ (8005f70 <RCCEx_PLL3_Config+0x12c>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d0f0      	beq.n	8005f48 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	44020c00 	.word	0x44020c00

08005f74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e042      	b.n	800600c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d106      	bne.n	8005f9e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f7fa fd6b 	bl	8000a74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2224      	movs	r2, #36	@ 0x24
 8005fa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 0201 	bic.w	r2, r2, #1
 8005fb4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d002      	beq.n	8005fc4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 fde4 	bl	8006b8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 fc33 	bl	8006830 <UART_SetConfig>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d101      	bne.n	8005fd4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e01b      	b.n	800600c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fe2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	689a      	ldr	r2, [r3, #8]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ff2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f042 0201 	orr.w	r2, r2, #1
 8006002:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f000 fe63 	bl	8006cd0 <UART_CheckIdleState>
 800600a:	4603      	mov	r3, r0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3708      	adds	r7, #8
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b08a      	sub	sp, #40	@ 0x28
 8006018:	af02      	add	r7, sp, #8
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	603b      	str	r3, [r7, #0]
 8006020:	4613      	mov	r3, r2
 8006022:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800602a:	2b20      	cmp	r3, #32
 800602c:	f040 808b 	bne.w	8006146 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d002      	beq.n	800603c <HAL_UART_Transmit+0x28>
 8006036:	88fb      	ldrh	r3, [r7, #6]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e083      	b.n	8006148 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800604a:	2b80      	cmp	r3, #128	@ 0x80
 800604c:	d107      	bne.n	800605e <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	689a      	ldr	r2, [r3, #8]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800605c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2221      	movs	r2, #33	@ 0x21
 800606a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800606e:	f7fa ff03 	bl	8000e78 <HAL_GetTick>
 8006072:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	88fa      	ldrh	r2, [r7, #6]
 8006078:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	88fa      	ldrh	r2, [r7, #6]
 8006080:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800608c:	d108      	bne.n	80060a0 <HAL_UART_Transmit+0x8c>
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d104      	bne.n	80060a0 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8006096:	2300      	movs	r3, #0
 8006098:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	61bb      	str	r3, [r7, #24]
 800609e:	e003      	b.n	80060a8 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060a4:	2300      	movs	r3, #0
 80060a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80060a8:	e030      	b.n	800610c <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	9300      	str	r3, [sp, #0]
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	2200      	movs	r2, #0
 80060b2:	2180      	movs	r1, #128	@ 0x80
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f000 feb5 	bl	8006e24 <UART_WaitOnFlagUntilTimeout>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d005      	beq.n	80060cc <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80060c8:	2303      	movs	r3, #3
 80060ca:	e03d      	b.n	8006148 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d10b      	bne.n	80060ea <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	881b      	ldrh	r3, [r3, #0]
 80060d6:	461a      	mov	r2, r3
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060e0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	3302      	adds	r3, #2
 80060e6:	61bb      	str	r3, [r7, #24]
 80060e8:	e007      	b.n	80060fa <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	781a      	ldrb	r2, [r3, #0]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	3301      	adds	r3, #1
 80060f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006100:	b29b      	uxth	r3, r3
 8006102:	3b01      	subs	r3, #1
 8006104:	b29a      	uxth	r2, r3
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006112:	b29b      	uxth	r3, r3
 8006114:	2b00      	cmp	r3, #0
 8006116:	d1c8      	bne.n	80060aa <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	9300      	str	r3, [sp, #0]
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	2200      	movs	r2, #0
 8006120:	2140      	movs	r1, #64	@ 0x40
 8006122:	68f8      	ldr	r0, [r7, #12]
 8006124:	f000 fe7e 	bl	8006e24 <UART_WaitOnFlagUntilTimeout>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d005      	beq.n	800613a <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2220      	movs	r2, #32
 8006132:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e006      	b.n	8006148 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2220      	movs	r2, #32
 800613e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006142:	2300      	movs	r3, #0
 8006144:	e000      	b.n	8006148 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8006146:	2302      	movs	r3, #2
  }
}
 8006148:	4618      	mov	r0, r3
 800614a:	3720      	adds	r7, #32
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b08a      	sub	sp, #40	@ 0x28
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	4613      	mov	r3, r2
 800615c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006164:	2b20      	cmp	r3, #32
 8006166:	d14b      	bne.n	8006200 <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d002      	beq.n	8006174 <HAL_UART_Receive_IT+0x24>
 800616e:	88fb      	ldrh	r3, [r7, #6]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d101      	bne.n	8006178 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e044      	b.n	8006202 <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006188:	2b40      	cmp	r3, #64	@ 0x40
 800618a:	d107      	bne.n	800619c <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	689a      	ldr	r2, [r3, #8]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800619a:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a1a      	ldr	r2, [pc, #104]	@ (800620c <HAL_UART_Receive_IT+0xbc>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d024      	beq.n	80061f0 <HAL_UART_Receive_IT+0xa0>
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a19      	ldr	r2, [pc, #100]	@ (8006210 <HAL_UART_Receive_IT+0xc0>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d01f      	beq.n	80061f0 <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d018      	beq.n	80061f0 <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	e853 3f00 	ldrex	r3, [r3]
 80061ca:	613b      	str	r3, [r7, #16]
   return(result);
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80061d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	461a      	mov	r2, r3
 80061da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061dc:	623b      	str	r3, [r7, #32]
 80061de:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e0:	69f9      	ldr	r1, [r7, #28]
 80061e2:	6a3a      	ldr	r2, [r7, #32]
 80061e4:	e841 2300 	strex	r3, r2, [r1]
 80061e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1e6      	bne.n	80061be <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80061f0:	88fb      	ldrh	r3, [r7, #6]
 80061f2:	461a      	mov	r2, r3
 80061f4:	68b9      	ldr	r1, [r7, #8]
 80061f6:	68f8      	ldr	r0, [r7, #12]
 80061f8:	f000 fe82 	bl	8006f00 <UART_Start_Receive_IT>
 80061fc:	4603      	mov	r3, r0
 80061fe:	e000      	b.n	8006202 <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8006200:	2302      	movs	r3, #2
  }
}
 8006202:	4618      	mov	r0, r3
 8006204:	3728      	adds	r7, #40	@ 0x28
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	44002400 	.word	0x44002400
 8006210:	54002400 	.word	0x54002400

08006214 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b0ae      	sub	sp, #184	@ 0xb8
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	69db      	ldr	r3, [r3, #28]
 8006222:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800623a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800623e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006242:	4013      	ands	r3, r2
 8006244:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 8006248:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800624c:	2b00      	cmp	r3, #0
 800624e:	d11b      	bne.n	8006288 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006250:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006254:	f003 0320 	and.w	r3, r3, #32
 8006258:	2b00      	cmp	r3, #0
 800625a:	d015      	beq.n	8006288 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800625c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006260:	f003 0320 	and.w	r3, r3, #32
 8006264:	2b00      	cmp	r3, #0
 8006266:	d105      	bne.n	8006274 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006268:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800626c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006270:	2b00      	cmp	r3, #0
 8006272:	d009      	beq.n	8006288 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006278:	2b00      	cmp	r3, #0
 800627a:	f000 82ac 	beq.w	80067d6 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	4798      	blx	r3
      }
      return;
 8006286:	e2a6      	b.n	80067d6 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006288:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 80fd 	beq.w	800648c <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006292:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006296:	4b7a      	ldr	r3, [pc, #488]	@ (8006480 <HAL_UART_IRQHandler+0x26c>)
 8006298:	4013      	ands	r3, r2
 800629a:	2b00      	cmp	r3, #0
 800629c:	d106      	bne.n	80062ac <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800629e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80062a2:	4b78      	ldr	r3, [pc, #480]	@ (8006484 <HAL_UART_IRQHandler+0x270>)
 80062a4:	4013      	ands	r3, r2
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	f000 80f0 	beq.w	800648c <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80062ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062b0:	f003 0301 	and.w	r3, r3, #1
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d011      	beq.n	80062dc <HAL_UART_IRQHandler+0xc8>
 80062b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80062bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d00b      	beq.n	80062dc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2201      	movs	r2, #1
 80062ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062d2:	f043 0201 	orr.w	r2, r3, #1
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d011      	beq.n	800630c <HAL_UART_IRQHandler+0xf8>
 80062e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80062ec:	f003 0301 	and.w	r3, r3, #1
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00b      	beq.n	800630c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2202      	movs	r2, #2
 80062fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006302:	f043 0204 	orr.w	r2, r3, #4
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800630c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006310:	f003 0304 	and.w	r3, r3, #4
 8006314:	2b00      	cmp	r3, #0
 8006316:	d011      	beq.n	800633c <HAL_UART_IRQHandler+0x128>
 8006318:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800631c:	f003 0301 	and.w	r3, r3, #1
 8006320:	2b00      	cmp	r3, #0
 8006322:	d00b      	beq.n	800633c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2204      	movs	r2, #4
 800632a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006332:	f043 0202 	orr.w	r2, r3, #2
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800633c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006340:	f003 0308 	and.w	r3, r3, #8
 8006344:	2b00      	cmp	r3, #0
 8006346:	d017      	beq.n	8006378 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006348:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800634c:	f003 0320 	and.w	r3, r3, #32
 8006350:	2b00      	cmp	r3, #0
 8006352:	d105      	bne.n	8006360 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006354:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006358:	4b49      	ldr	r3, [pc, #292]	@ (8006480 <HAL_UART_IRQHandler+0x26c>)
 800635a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00b      	beq.n	8006378 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2208      	movs	r2, #8
 8006366:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800636e:	f043 0208 	orr.w	r2, r3, #8
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006378:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800637c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006380:	2b00      	cmp	r3, #0
 8006382:	d012      	beq.n	80063aa <HAL_UART_IRQHandler+0x196>
 8006384:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006388:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d00c      	beq.n	80063aa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006398:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063a0:	f043 0220 	orr.w	r2, r3, #32
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	f000 8212 	beq.w	80067da <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80063b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80063ba:	f003 0320 	and.w	r3, r3, #32
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d013      	beq.n	80063ea <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80063c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80063c6:	f003 0320 	and.w	r3, r3, #32
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d105      	bne.n	80063da <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80063ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80063d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d007      	beq.n	80063ea <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d003      	beq.n	80063ea <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063fe:	2b40      	cmp	r3, #64	@ 0x40
 8006400:	d005      	beq.n	800640e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006402:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006406:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800640a:	2b00      	cmp	r3, #0
 800640c:	d02e      	beq.n	800646c <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 fe98 	bl	8007144 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800641e:	2b40      	cmp	r3, #64	@ 0x40
 8006420:	d120      	bne.n	8006464 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006428:	2b00      	cmp	r3, #0
 800642a:	d017      	beq.n	800645c <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006432:	4a15      	ldr	r2, [pc, #84]	@ (8006488 <HAL_UART_IRQHandler+0x274>)
 8006434:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800643c:	4618      	mov	r0, r3
 800643e:	f7fa ff33 	bl	80012a8 <HAL_DMA_Abort_IT>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d019      	beq.n	800647c <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800644e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006456:	4610      	mov	r0, r2
 8006458:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800645a:	e00f      	b.n	800647c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 f9d1 	bl	8006804 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006462:	e00b      	b.n	800647c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f9cd 	bl	8006804 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800646a:	e007      	b.n	800647c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 f9c9 	bl	8006804 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800647a:	e1ae      	b.n	80067da <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800647c:	bf00      	nop
    return;
 800647e:	e1ac      	b.n	80067da <HAL_UART_IRQHandler+0x5c6>
 8006480:	10000001 	.word	0x10000001
 8006484:	04000120 	.word	0x04000120
 8006488:	08007211 	.word	0x08007211

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006490:	2b01      	cmp	r3, #1
 8006492:	f040 8142 	bne.w	800671a <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006496:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800649a:	f003 0310 	and.w	r3, r3, #16
 800649e:	2b00      	cmp	r3, #0
 80064a0:	f000 813b 	beq.w	800671a <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80064a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80064a8:	f003 0310 	and.w	r3, r3, #16
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f000 8134 	beq.w	800671a <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2210      	movs	r2, #16
 80064b8:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064c4:	2b40      	cmp	r3, #64	@ 0x40
 80064c6:	f040 80aa 	bne.w	800661e <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064d4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 80064d8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f000 8084 	beq.w	80065ea <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80064e8:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d27c      	bcs.n	80065ea <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80064f6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006500:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006502:	2b81      	cmp	r3, #129	@ 0x81
 8006504:	d060      	beq.n	80065c8 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800650c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800650e:	e853 3f00 	ldrex	r3, [r3]
 8006512:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006514:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006516:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800651a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	461a      	mov	r2, r3
 8006524:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006528:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800652c:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800652e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006530:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006534:	e841 2300 	strex	r3, r2, [r1]
 8006538:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800653a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800653c:	2b00      	cmp	r3, #0
 800653e:	d1e2      	bne.n	8006506 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	3308      	adds	r3, #8
 8006546:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006548:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800654a:	e853 3f00 	ldrex	r3, [r3]
 800654e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006550:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006552:	f023 0301 	bic.w	r3, r3, #1
 8006556:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	3308      	adds	r3, #8
 8006560:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006564:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006566:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006568:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800656a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800656c:	e841 2300 	strex	r3, r2, [r1]
 8006570:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006572:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006574:	2b00      	cmp	r3, #0
 8006576:	d1e3      	bne.n	8006540 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2220      	movs	r2, #32
 800657c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800658e:	e853 3f00 	ldrex	r3, [r3]
 8006592:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006594:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006596:	f023 0310 	bic.w	r3, r3, #16
 800659a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	461a      	mov	r2, r3
 80065a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80065aa:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80065ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80065b0:	e841 2300 	strex	r3, r2, [r1]
 80065b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80065b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d1e4      	bne.n	8006586 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7fa fdf4 	bl	80011b0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80065da:	b29b      	uxth	r3, r3
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	b29b      	uxth	r3, r3
 80065e0:	4619      	mov	r1, r3
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 f918 	bl	8006818 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80065e8:	e0f9      	b.n	80067de <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80065f0:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80065f4:	429a      	cmp	r2, r3
 80065f6:	f040 80f2 	bne.w	80067de <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006602:	2b81      	cmp	r3, #129	@ 0x81
 8006604:	f040 80eb 	bne.w	80067de <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2202      	movs	r2, #2
 800660c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006614:	4619      	mov	r1, r3
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 f8fe 	bl	8006818 <HAL_UARTEx_RxEventCallback>
      return;
 800661c:	e0df      	b.n	80067de <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800662a:	b29b      	uxth	r3, r3
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006638:	b29b      	uxth	r3, r3
 800663a:	2b00      	cmp	r3, #0
 800663c:	f000 80d1 	beq.w	80067e2 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 8006640:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8006644:	2b00      	cmp	r3, #0
 8006646:	f000 80cc 	beq.w	80067e2 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006652:	e853 3f00 	ldrex	r3, [r3]
 8006656:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800665a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800665e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	461a      	mov	r2, r3
 8006668:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800666c:	647b      	str	r3, [r7, #68]	@ 0x44
 800666e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006670:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006672:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006674:	e841 2300 	strex	r3, r2, [r1]
 8006678:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800667a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1e4      	bne.n	800664a <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	3308      	adds	r3, #8
 8006686:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668a:	e853 3f00 	ldrex	r3, [r3]
 800668e:	623b      	str	r3, [r7, #32]
   return(result);
 8006690:	6a3b      	ldr	r3, [r7, #32]
 8006692:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006696:	f023 0301 	bic.w	r3, r3, #1
 800669a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	3308      	adds	r3, #8
 80066a4:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80066a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80066aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066b0:	e841 2300 	strex	r3, r2, [r1]
 80066b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1e1      	bne.n	8006680 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2220      	movs	r2, #32
 80066c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	e853 3f00 	ldrex	r3, [r3]
 80066dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f023 0310 	bic.w	r3, r3, #16
 80066e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	461a      	mov	r2, r3
 80066ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066f2:	61fb      	str	r3, [r7, #28]
 80066f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f6:	69b9      	ldr	r1, [r7, #24]
 80066f8:	69fa      	ldr	r2, [r7, #28]
 80066fa:	e841 2300 	strex	r3, r2, [r1]
 80066fe:	617b      	str	r3, [r7, #20]
   return(result);
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1e4      	bne.n	80066d0 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2202      	movs	r2, #2
 800670a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800670c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8006710:	4619      	mov	r1, r3
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f880 	bl	8006818 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006718:	e063      	b.n	80067e2 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800671a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800671e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00e      	beq.n	8006744 <HAL_UART_IRQHandler+0x530>
 8006726:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800672a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d008      	beq.n	8006744 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800673a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f001 fadd 	bl	8007cfc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006742:	e051      	b.n	80067e8 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006744:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006748:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800674c:	2b00      	cmp	r3, #0
 800674e:	d014      	beq.n	800677a <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006750:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006758:	2b00      	cmp	r3, #0
 800675a:	d105      	bne.n	8006768 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800675c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006760:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006764:	2b00      	cmp	r3, #0
 8006766:	d008      	beq.n	800677a <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800676c:	2b00      	cmp	r3, #0
 800676e:	d03a      	beq.n	80067e6 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	4798      	blx	r3
    }
    return;
 8006778:	e035      	b.n	80067e6 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800677a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800677e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006782:	2b00      	cmp	r3, #0
 8006784:	d009      	beq.n	800679a <HAL_UART_IRQHandler+0x586>
 8006786:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800678a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800678e:	2b00      	cmp	r3, #0
 8006790:	d003      	beq.n	800679a <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 fd4e 	bl	8007234 <UART_EndTransmit_IT>
    return;
 8006798:	e026      	b.n	80067e8 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800679a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800679e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d009      	beq.n	80067ba <HAL_UART_IRQHandler+0x5a6>
 80067a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80067aa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d003      	beq.n	80067ba <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f001 fab6 	bl	8007d24 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80067b8:	e016      	b.n	80067e8 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80067ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80067be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d010      	beq.n	80067e8 <HAL_UART_IRQHandler+0x5d4>
 80067c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	da0c      	bge.n	80067e8 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f001 fa9e 	bl	8007d10 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80067d4:	e008      	b.n	80067e8 <HAL_UART_IRQHandler+0x5d4>
      return;
 80067d6:	bf00      	nop
 80067d8:	e006      	b.n	80067e8 <HAL_UART_IRQHandler+0x5d4>
    return;
 80067da:	bf00      	nop
 80067dc:	e004      	b.n	80067e8 <HAL_UART_IRQHandler+0x5d4>
      return;
 80067de:	bf00      	nop
 80067e0:	e002      	b.n	80067e8 <HAL_UART_IRQHandler+0x5d4>
      return;
 80067e2:	bf00      	nop
 80067e4:	e000      	b.n	80067e8 <HAL_UART_IRQHandler+0x5d4>
    return;
 80067e6:	bf00      	nop
  }
}
 80067e8:	37b8      	adds	r7, #184	@ 0xb8
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}
 80067ee:	bf00      	nop

080067f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800680c:	bf00      	nop
 800680e:	370c      	adds	r7, #12
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	460b      	mov	r3, r1
 8006822:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006824:	bf00      	nop
 8006826:	370c      	adds	r7, #12
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr

08006830 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006834:	b094      	sub	sp, #80	@ 0x50
 8006836:	af00      	add	r7, sp, #0
 8006838:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800683a:	2300      	movs	r3, #0
 800683c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8006840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	4b83      	ldr	r3, [pc, #524]	@ (8006a54 <UART_SetConfig+0x224>)
 8006846:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800684a:	689a      	ldr	r2, [r3, #8]
 800684c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800684e:	691b      	ldr	r3, [r3, #16]
 8006850:	431a      	orrs	r2, r3
 8006852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006854:	695b      	ldr	r3, [r3, #20]
 8006856:	431a      	orrs	r2, r3
 8006858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800685a:	69db      	ldr	r3, [r3, #28]
 800685c:	4313      	orrs	r3, r2
 800685e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	497c      	ldr	r1, [pc, #496]	@ (8006a58 <UART_SetConfig+0x228>)
 8006868:	4019      	ands	r1, r3
 800686a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006870:	430b      	orrs	r3, r1
 8006872:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800687e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006880:	68d9      	ldr	r1, [r3, #12]
 8006882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	ea40 0301 	orr.w	r3, r0, r1
 800688a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800688c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	4b6f      	ldr	r3, [pc, #444]	@ (8006a54 <UART_SetConfig+0x224>)
 8006898:	429a      	cmp	r2, r3
 800689a:	d009      	beq.n	80068b0 <UART_SetConfig+0x80>
 800689c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	4b6e      	ldr	r3, [pc, #440]	@ (8006a5c <UART_SetConfig+0x22c>)
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d004      	beq.n	80068b0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80068a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068a8:	6a1a      	ldr	r2, [r3, #32]
 80068aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068ac:	4313      	orrs	r3, r2
 80068ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80068b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80068ba:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80068be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068c4:	430b      	orrs	r3, r1
 80068c6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80068c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ce:	f023 000f 	bic.w	r0, r3, #15
 80068d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80068d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	ea40 0301 	orr.w	r3, r0, r1
 80068de:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80068e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	4b5e      	ldr	r3, [pc, #376]	@ (8006a60 <UART_SetConfig+0x230>)
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d102      	bne.n	80068f0 <UART_SetConfig+0xc0>
 80068ea:	2301      	movs	r3, #1
 80068ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068ee:	e032      	b.n	8006956 <UART_SetConfig+0x126>
 80068f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	4b5b      	ldr	r3, [pc, #364]	@ (8006a64 <UART_SetConfig+0x234>)
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d102      	bne.n	8006900 <UART_SetConfig+0xd0>
 80068fa:	2302      	movs	r3, #2
 80068fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068fe:	e02a      	b.n	8006956 <UART_SetConfig+0x126>
 8006900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	4b58      	ldr	r3, [pc, #352]	@ (8006a68 <UART_SetConfig+0x238>)
 8006906:	429a      	cmp	r2, r3
 8006908:	d102      	bne.n	8006910 <UART_SetConfig+0xe0>
 800690a:	2304      	movs	r3, #4
 800690c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800690e:	e022      	b.n	8006956 <UART_SetConfig+0x126>
 8006910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	4b55      	ldr	r3, [pc, #340]	@ (8006a6c <UART_SetConfig+0x23c>)
 8006916:	429a      	cmp	r2, r3
 8006918:	d102      	bne.n	8006920 <UART_SetConfig+0xf0>
 800691a:	2308      	movs	r3, #8
 800691c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800691e:	e01a      	b.n	8006956 <UART_SetConfig+0x126>
 8006920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	4b52      	ldr	r3, [pc, #328]	@ (8006a70 <UART_SetConfig+0x240>)
 8006926:	429a      	cmp	r2, r3
 8006928:	d102      	bne.n	8006930 <UART_SetConfig+0x100>
 800692a:	2310      	movs	r3, #16
 800692c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800692e:	e012      	b.n	8006956 <UART_SetConfig+0x126>
 8006930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	4b4f      	ldr	r3, [pc, #316]	@ (8006a74 <UART_SetConfig+0x244>)
 8006936:	429a      	cmp	r2, r3
 8006938:	d102      	bne.n	8006940 <UART_SetConfig+0x110>
 800693a:	2320      	movs	r3, #32
 800693c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800693e:	e00a      	b.n	8006956 <UART_SetConfig+0x126>
 8006940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	4b43      	ldr	r3, [pc, #268]	@ (8006a54 <UART_SetConfig+0x224>)
 8006946:	429a      	cmp	r2, r3
 8006948:	d103      	bne.n	8006952 <UART_SetConfig+0x122>
 800694a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800694e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006950:	e001      	b.n	8006956 <UART_SetConfig+0x126>
 8006952:	2300      	movs	r3, #0
 8006954:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	4b3e      	ldr	r3, [pc, #248]	@ (8006a54 <UART_SetConfig+0x224>)
 800695c:	429a      	cmp	r2, r3
 800695e:	d005      	beq.n	800696c <UART_SetConfig+0x13c>
 8006960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	4b3d      	ldr	r3, [pc, #244]	@ (8006a5c <UART_SetConfig+0x22c>)
 8006966:	429a      	cmp	r2, r3
 8006968:	f040 8088 	bne.w	8006a7c <UART_SetConfig+0x24c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800696c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800696e:	2200      	movs	r2, #0
 8006970:	623b      	str	r3, [r7, #32]
 8006972:	627a      	str	r2, [r7, #36]	@ 0x24
 8006974:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006978:	f7fd fe7c 	bl	8004674 <HAL_RCCEx_GetPeriphCLKFreq>
 800697c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800697e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006980:	2b00      	cmp	r3, #0
 8006982:	f000 80eb 	beq.w	8006b5c <UART_SetConfig+0x32c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800698a:	4a3b      	ldr	r2, [pc, #236]	@ (8006a78 <UART_SetConfig+0x248>)
 800698c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006990:	461a      	mov	r2, r3
 8006992:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006994:	fbb3 f3f2 	udiv	r3, r3, r2
 8006998:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800699a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800699c:	685a      	ldr	r2, [r3, #4]
 800699e:	4613      	mov	r3, r2
 80069a0:	005b      	lsls	r3, r3, #1
 80069a2:	4413      	add	r3, r2
 80069a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d305      	bcc.n	80069b6 <UART_SetConfig+0x186>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80069aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80069b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069b2:	429a      	cmp	r2, r3
 80069b4:	d903      	bls.n	80069be <UART_SetConfig+0x18e>
      {
        ret = HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80069bc:	e048      	b.n	8006a50 <UART_SetConfig+0x220>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80069be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069c0:	2200      	movs	r2, #0
 80069c2:	61bb      	str	r3, [r7, #24]
 80069c4:	61fa      	str	r2, [r7, #28]
 80069c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ca:	4a2b      	ldr	r2, [pc, #172]	@ (8006a78 <UART_SetConfig+0x248>)
 80069cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	2200      	movs	r2, #0
 80069d4:	613b      	str	r3, [r7, #16]
 80069d6:	617a      	str	r2, [r7, #20]
 80069d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80069dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80069e0:	f7f9 fc58 	bl	8000294 <__aeabi_uldivmod>
 80069e4:	4602      	mov	r2, r0
 80069e6:	460b      	mov	r3, r1
 80069e8:	4610      	mov	r0, r2
 80069ea:	4619      	mov	r1, r3
 80069ec:	f04f 0200 	mov.w	r2, #0
 80069f0:	f04f 0300 	mov.w	r3, #0
 80069f4:	020b      	lsls	r3, r1, #8
 80069f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80069fa:	0202      	lsls	r2, r0, #8
 80069fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069fe:	6849      	ldr	r1, [r1, #4]
 8006a00:	0849      	lsrs	r1, r1, #1
 8006a02:	2000      	movs	r0, #0
 8006a04:	460c      	mov	r4, r1
 8006a06:	4605      	mov	r5, r0
 8006a08:	eb12 0804 	adds.w	r8, r2, r4
 8006a0c:	eb43 0905 	adc.w	r9, r3, r5
 8006a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	60bb      	str	r3, [r7, #8]
 8006a18:	60fa      	str	r2, [r7, #12]
 8006a1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a1e:	4640      	mov	r0, r8
 8006a20:	4649      	mov	r1, r9
 8006a22:	f7f9 fc37 	bl	8000294 <__aeabi_uldivmod>
 8006a26:	4602      	mov	r2, r0
 8006a28:	460b      	mov	r3, r1
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a34:	d308      	bcc.n	8006a48 <UART_SetConfig+0x218>
 8006a36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a38:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a3c:	d204      	bcs.n	8006a48 <UART_SetConfig+0x218>
        {
          huart->Instance->BRR = usartdiv;
 8006a3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006a44:	60da      	str	r2, [r3, #12]
 8006a46:	e003      	b.n	8006a50 <UART_SetConfig+0x220>
        }
        else
        {
          ret = HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8006a4e:	e085      	b.n	8006b5c <UART_SetConfig+0x32c>
 8006a50:	e084      	b.n	8006b5c <UART_SetConfig+0x32c>
 8006a52:	bf00      	nop
 8006a54:	44002400 	.word	0x44002400
 8006a58:	cfff69f3 	.word	0xcfff69f3
 8006a5c:	54002400 	.word	0x54002400
 8006a60:	40013800 	.word	0x40013800
 8006a64:	40004400 	.word	0x40004400
 8006a68:	40004800 	.word	0x40004800
 8006a6c:	40004c00 	.word	0x40004c00
 8006a70:	40005000 	.word	0x40005000
 8006a74:	40006400 	.word	0x40006400
 8006a78:	08007fc8 	.word	0x08007fc8
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a7e:	69db      	ldr	r3, [r3, #28]
 8006a80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a84:	d13c      	bne.n	8006b00 <UART_SetConfig+0x2d0>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006a86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a88:	2200      	movs	r2, #0
 8006a8a:	603b      	str	r3, [r7, #0]
 8006a8c:	607a      	str	r2, [r7, #4]
 8006a8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a92:	f7fd fdef 	bl	8004674 <HAL_RCCEx_GetPeriphCLKFreq>
 8006a96:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d05e      	beq.n	8006b5c <UART_SetConfig+0x32c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa2:	4a39      	ldr	r2, [pc, #228]	@ (8006b88 <UART_SetConfig+0x358>)
 8006aa4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006aac:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ab0:	005a      	lsls	r2, r3, #1
 8006ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	085b      	lsrs	r3, r3, #1
 8006ab8:	441a      	add	r2, r3
 8006aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ac6:	2b0f      	cmp	r3, #15
 8006ac8:	d916      	bls.n	8006af8 <UART_SetConfig+0x2c8>
 8006aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ad0:	d212      	bcs.n	8006af8 <UART_SetConfig+0x2c8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	f023 030f 	bic.w	r3, r3, #15
 8006ada:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006adc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ade:	085b      	lsrs	r3, r3, #1
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	f003 0307 	and.w	r3, r3, #7
 8006ae6:	b29a      	uxth	r2, r3
 8006ae8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006aea:	4313      	orrs	r3, r2
 8006aec:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8006af4:	60da      	str	r2, [r3, #12]
 8006af6:	e031      	b.n	8006b5c <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006afe:	e02d      	b.n	8006b5c <UART_SetConfig+0x32c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006b00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b02:	2200      	movs	r2, #0
 8006b04:	469a      	mov	sl, r3
 8006b06:	4693      	mov	fp, r2
 8006b08:	4650      	mov	r0, sl
 8006b0a:	4659      	mov	r1, fp
 8006b0c:	f7fd fdb2 	bl	8004674 <HAL_RCCEx_GetPeriphCLKFreq>
 8006b10:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8006b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d021      	beq.n	8006b5c <UART_SetConfig+0x32c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b1c:	4a1a      	ldr	r2, [pc, #104]	@ (8006b88 <UART_SetConfig+0x358>)
 8006b1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b22:	461a      	mov	r2, r3
 8006b24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b26:	fbb3 f2f2 	udiv	r2, r3, r2
 8006b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	085b      	lsrs	r3, r3, #1
 8006b30:	441a      	add	r2, r3
 8006b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b3e:	2b0f      	cmp	r3, #15
 8006b40:	d909      	bls.n	8006b56 <UART_SetConfig+0x326>
 8006b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b48:	d205      	bcs.n	8006b56 <UART_SetConfig+0x326>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b4c:	b29a      	uxth	r2, r3
 8006b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	60da      	str	r2, [r3, #12]
 8006b54:	e002      	b.n	8006b5c <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b66:	2201      	movs	r2, #1
 8006b68:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b6e:	2200      	movs	r2, #0
 8006b70:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b74:	2200      	movs	r2, #0
 8006b76:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006b78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3750      	adds	r7, #80	@ 0x50
 8006b80:	46bd      	mov	sp, r7
 8006b82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b86:	bf00      	nop
 8006b88:	08007fc8 	.word	0x08007fc8

08006b8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b98:	f003 0308 	and.w	r3, r3, #8
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d00a      	beq.n	8006bb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bba:	f003 0301 	and.w	r3, r3, #1
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00a      	beq.n	8006bd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	430a      	orrs	r2, r1
 8006bd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bdc:	f003 0302 	and.w	r3, r3, #2
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d00a      	beq.n	8006bfa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bfe:	f003 0304 	and.w	r3, r3, #4
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00a      	beq.n	8006c1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	430a      	orrs	r2, r1
 8006c1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c20:	f003 0310 	and.w	r3, r3, #16
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d00a      	beq.n	8006c3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c42:	f003 0320 	and.w	r3, r3, #32
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d00a      	beq.n	8006c60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	430a      	orrs	r2, r1
 8006c5e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d01a      	beq.n	8006ca2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	430a      	orrs	r2, r1
 8006c80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c8a:	d10a      	bne.n	8006ca2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d00a      	beq.n	8006cc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	605a      	str	r2, [r3, #4]
  }
}
 8006cc4:	bf00      	nop
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b098      	sub	sp, #96	@ 0x60
 8006cd4:	af02      	add	r7, sp, #8
 8006cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ce0:	f7fa f8ca 	bl	8000e78 <HAL_GetTick>
 8006ce4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0308 	and.w	r3, r3, #8
 8006cf0:	2b08      	cmp	r3, #8
 8006cf2:	d12f      	bne.n	8006d54 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cf4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 f88e 	bl	8006e24 <UART_WaitOnFlagUntilTimeout>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d022      	beq.n	8006d54 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d16:	e853 3f00 	ldrex	r3, [r3]
 8006d1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d22:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d34:	e841 2300 	strex	r3, r2, [r1]
 8006d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d1e6      	bne.n	8006d0e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2220      	movs	r2, #32
 8006d44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d50:	2303      	movs	r3, #3
 8006d52:	e063      	b.n	8006e1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0304 	and.w	r3, r3, #4
 8006d5e:	2b04      	cmp	r3, #4
 8006d60:	d149      	bne.n	8006df6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d62:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d66:	9300      	str	r3, [sp, #0]
 8006d68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f000 f857 	bl	8006e24 <UART_WaitOnFlagUntilTimeout>
 8006d76:	4603      	mov	r3, r0
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d03c      	beq.n	8006df6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d84:	e853 3f00 	ldrex	r3, [r3]
 8006d88:	623b      	str	r3, [r7, #32]
   return(result);
 8006d8a:	6a3b      	ldr	r3, [r7, #32]
 8006d8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	461a      	mov	r2, r3
 8006d98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006da0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006da2:	e841 2300 	strex	r3, r2, [r1]
 8006da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1e6      	bne.n	8006d7c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	3308      	adds	r3, #8
 8006db4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	e853 3f00 	ldrex	r3, [r3]
 8006dbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	f023 0301 	bic.w	r3, r3, #1
 8006dc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	3308      	adds	r3, #8
 8006dcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006dce:	61fa      	str	r2, [r7, #28]
 8006dd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd2:	69b9      	ldr	r1, [r7, #24]
 8006dd4:	69fa      	ldr	r2, [r7, #28]
 8006dd6:	e841 2300 	strex	r3, r2, [r1]
 8006dda:	617b      	str	r3, [r7, #20]
   return(result);
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d1e5      	bne.n	8006dae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2220      	movs	r2, #32
 8006de6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006df2:	2303      	movs	r3, #3
 8006df4:	e012      	b.n	8006e1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2220      	movs	r2, #32
 8006dfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2220      	movs	r2, #32
 8006e02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3758      	adds	r7, #88	@ 0x58
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	603b      	str	r3, [r7, #0]
 8006e30:	4613      	mov	r3, r2
 8006e32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e34:	e04f      	b.n	8006ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e3c:	d04b      	beq.n	8006ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e3e:	f7fa f81b 	bl	8000e78 <HAL_GetTick>
 8006e42:	4602      	mov	r2, r0
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	1ad3      	subs	r3, r2, r3
 8006e48:	69ba      	ldr	r2, [r7, #24]
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d302      	bcc.n	8006e54 <UART_WaitOnFlagUntilTimeout+0x30>
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d101      	bne.n	8006e58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e54:	2303      	movs	r3, #3
 8006e56:	e04e      	b.n	8006ef6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 0304 	and.w	r3, r3, #4
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d037      	beq.n	8006ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	2b80      	cmp	r3, #128	@ 0x80
 8006e6a:	d034      	beq.n	8006ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	2b40      	cmp	r3, #64	@ 0x40
 8006e70:	d031      	beq.n	8006ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	69db      	ldr	r3, [r3, #28]
 8006e78:	f003 0308 	and.w	r3, r3, #8
 8006e7c:	2b08      	cmp	r3, #8
 8006e7e:	d110      	bne.n	8006ea2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2208      	movs	r2, #8
 8006e86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e88:	68f8      	ldr	r0, [r7, #12]
 8006e8a:	f000 f95b 	bl	8007144 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2208      	movs	r2, #8
 8006e92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e029      	b.n	8006ef6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	69db      	ldr	r3, [r3, #28]
 8006ea8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006eac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006eb0:	d111      	bne.n	8006ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006eba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f000 f941 	bl	8007144 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2220      	movs	r2, #32
 8006ec6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	e00f      	b.n	8006ef6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69da      	ldr	r2, [r3, #28]
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	4013      	ands	r3, r2
 8006ee0:	68ba      	ldr	r2, [r7, #8]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	bf0c      	ite	eq
 8006ee6:	2301      	moveq	r3, #1
 8006ee8:	2300      	movne	r3, #0
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	461a      	mov	r2, r3
 8006eee:	79fb      	ldrb	r3, [r7, #7]
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d0a0      	beq.n	8006e36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3710      	adds	r7, #16
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
	...

08006f00 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b0a3      	sub	sp, #140	@ 0x8c
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	4613      	mov	r3, r2
 8006f0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	68ba      	ldr	r2, [r7, #8]
 8006f12:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	88fa      	ldrh	r2, [r7, #6]
 8006f18:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	88fa      	ldrh	r2, [r7, #6]
 8006f20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2200      	movs	r2, #0
 8006f28:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f32:	d10e      	bne.n	8006f52 <UART_Start_Receive_IT+0x52>
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d105      	bne.n	8006f48 <UART_Start_Receive_IT+0x48>
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006f42:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f46:	e02d      	b.n	8006fa4 <UART_Start_Receive_IT+0xa4>
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	22ff      	movs	r2, #255	@ 0xff
 8006f4c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f50:	e028      	b.n	8006fa4 <UART_Start_Receive_IT+0xa4>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10d      	bne.n	8006f76 <UART_Start_Receive_IT+0x76>
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d104      	bne.n	8006f6c <UART_Start_Receive_IT+0x6c>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	22ff      	movs	r2, #255	@ 0xff
 8006f66:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f6a:	e01b      	b.n	8006fa4 <UART_Start_Receive_IT+0xa4>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	227f      	movs	r2, #127	@ 0x7f
 8006f70:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f74:	e016      	b.n	8006fa4 <UART_Start_Receive_IT+0xa4>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f7e:	d10d      	bne.n	8006f9c <UART_Start_Receive_IT+0x9c>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d104      	bne.n	8006f92 <UART_Start_Receive_IT+0x92>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	227f      	movs	r2, #127	@ 0x7f
 8006f8c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f90:	e008      	b.n	8006fa4 <UART_Start_Receive_IT+0xa4>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	223f      	movs	r2, #63	@ 0x3f
 8006f96:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f9a:	e003      	b.n	8006fa4 <UART_Start_Receive_IT+0xa4>
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2222      	movs	r2, #34	@ 0x22
 8006fb0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	3308      	adds	r3, #8
 8006fba:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fbe:	e853 3f00 	ldrex	r3, [r3]
 8006fc2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006fc4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fc6:	f043 0301 	orr.w	r3, r3, #1
 8006fca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	3308      	adds	r3, #8
 8006fd4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006fd8:	673a      	str	r2, [r7, #112]	@ 0x70
 8006fda:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fdc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006fde:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006fe0:	e841 2300 	strex	r3, r2, [r1]
 8006fe4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006fe6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d1e3      	bne.n	8006fb4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ff0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ff4:	d14f      	bne.n	8007096 <UART_Start_Receive_IT+0x196>
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006ffc:	88fa      	ldrh	r2, [r7, #6]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d349      	bcc.n	8007096 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800700a:	d107      	bne.n	800701c <UART_Start_Receive_IT+0x11c>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	691b      	ldr	r3, [r3, #16]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d103      	bne.n	800701c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	4a47      	ldr	r2, [pc, #284]	@ (8007134 <UART_Start_Receive_IT+0x234>)
 8007018:	675a      	str	r2, [r3, #116]	@ 0x74
 800701a:	e002      	b.n	8007022 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	4a46      	ldr	r2, [pc, #280]	@ (8007138 <UART_Start_Receive_IT+0x238>)
 8007020:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d01a      	beq.n	8007060 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007030:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007032:	e853 3f00 	ldrex	r3, [r3]
 8007036:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007038:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800703a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800703e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	461a      	mov	r2, r3
 8007048:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800704c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800704e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007050:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007052:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007054:	e841 2300 	strex	r3, r2, [r1]
 8007058:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800705a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800705c:	2b00      	cmp	r3, #0
 800705e:	d1e4      	bne.n	800702a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	3308      	adds	r3, #8
 8007066:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800706a:	e853 3f00 	ldrex	r3, [r3]
 800706e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007076:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	3308      	adds	r3, #8
 800707e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007080:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007082:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007084:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007086:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007088:	e841 2300 	strex	r3, r2, [r1]
 800708c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800708e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007090:	2b00      	cmp	r3, #0
 8007092:	d1e5      	bne.n	8007060 <UART_Start_Receive_IT+0x160>
 8007094:	e046      	b.n	8007124 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800709e:	d107      	bne.n	80070b0 <UART_Start_Receive_IT+0x1b0>
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d103      	bne.n	80070b0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	4a24      	ldr	r2, [pc, #144]	@ (800713c <UART_Start_Receive_IT+0x23c>)
 80070ac:	675a      	str	r2, [r3, #116]	@ 0x74
 80070ae:	e002      	b.n	80070b6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	4a23      	ldr	r2, [pc, #140]	@ (8007140 <UART_Start_Receive_IT+0x240>)
 80070b4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	691b      	ldr	r3, [r3, #16]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d019      	beq.n	80070f2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070c6:	e853 3f00 	ldrex	r3, [r3]
 80070ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ce:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80070d2:	677b      	str	r3, [r7, #116]	@ 0x74
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	461a      	mov	r2, r3
 80070da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80070de:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80070e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80070e4:	e841 2300 	strex	r3, r2, [r1]
 80070e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80070ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d1e6      	bne.n	80070be <UART_Start_Receive_IT+0x1be>
 80070f0:	e018      	b.n	8007124 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	e853 3f00 	ldrex	r3, [r3]
 80070fe:	613b      	str	r3, [r7, #16]
   return(result);
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f043 0320 	orr.w	r3, r3, #32
 8007106:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	461a      	mov	r2, r3
 800710e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007110:	623b      	str	r3, [r7, #32]
 8007112:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007114:	69f9      	ldr	r1, [r7, #28]
 8007116:	6a3a      	ldr	r2, [r7, #32]
 8007118:	e841 2300 	strex	r3, r2, [r1]
 800711c:	61bb      	str	r3, [r7, #24]
   return(result);
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d1e6      	bne.n	80070f2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007124:	2300      	movs	r3, #0
}
 8007126:	4618      	mov	r0, r3
 8007128:	378c      	adds	r7, #140	@ 0x8c
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	08007985 	.word	0x08007985
 8007138:	08007615 	.word	0x08007615
 800713c:	08007451 	.word	0x08007451
 8007140:	0800728d 	.word	0x0800728d

08007144 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007144:	b480      	push	{r7}
 8007146:	b095      	sub	sp, #84	@ 0x54
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007154:	e853 3f00 	ldrex	r3, [r3]
 8007158:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800715a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007160:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	461a      	mov	r2, r3
 8007168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800716a:	643b      	str	r3, [r7, #64]	@ 0x40
 800716c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007170:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007172:	e841 2300 	strex	r3, r2, [r1]
 8007176:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800717a:	2b00      	cmp	r3, #0
 800717c:	d1e6      	bne.n	800714c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	3308      	adds	r3, #8
 8007184:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007186:	6a3b      	ldr	r3, [r7, #32]
 8007188:	e853 3f00 	ldrex	r3, [r3]
 800718c:	61fb      	str	r3, [r7, #28]
   return(result);
 800718e:	69fb      	ldr	r3, [r7, #28]
 8007190:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007194:	f023 0301 	bic.w	r3, r3, #1
 8007198:	64bb      	str	r3, [r7, #72]	@ 0x48
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	3308      	adds	r3, #8
 80071a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80071a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071aa:	e841 2300 	strex	r3, r2, [r1]
 80071ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80071b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1e3      	bne.n	800717e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d118      	bne.n	80071f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	e853 3f00 	ldrex	r3, [r3]
 80071ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	f023 0310 	bic.w	r3, r3, #16
 80071d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	461a      	mov	r2, r3
 80071da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071dc:	61bb      	str	r3, [r7, #24]
 80071de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e0:	6979      	ldr	r1, [r7, #20]
 80071e2:	69ba      	ldr	r2, [r7, #24]
 80071e4:	e841 2300 	strex	r3, r2, [r1]
 80071e8:	613b      	str	r3, [r7, #16]
   return(result);
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1e6      	bne.n	80071be <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2220      	movs	r2, #32
 80071f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007204:	bf00      	nop
 8007206:	3754      	adds	r7, #84	@ 0x54
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b084      	sub	sp, #16
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800721c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2200      	movs	r2, #0
 8007222:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007226:	68f8      	ldr	r0, [r7, #12]
 8007228:	f7ff faec 	bl	8006804 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800722c:	bf00      	nop
 800722e:	3710      	adds	r7, #16
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}

08007234 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b088      	sub	sp, #32
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	e853 3f00 	ldrex	r3, [r3]
 8007248:	60bb      	str	r3, [r7, #8]
   return(result);
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007250:	61fb      	str	r3, [r7, #28]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	461a      	mov	r2, r3
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	61bb      	str	r3, [r7, #24]
 800725c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725e:	6979      	ldr	r1, [r7, #20]
 8007260:	69ba      	ldr	r2, [r7, #24]
 8007262:	e841 2300 	strex	r3, r2, [r1]
 8007266:	613b      	str	r3, [r7, #16]
   return(result);
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1e6      	bne.n	800723c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2220      	movs	r2, #32
 8007272:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2200      	movs	r2, #0
 800727a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f7ff fab7 	bl	80067f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007282:	bf00      	nop
 8007284:	3720      	adds	r7, #32
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}
	...

0800728c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b09c      	sub	sp, #112	@ 0x70
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800729a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072a4:	2b22      	cmp	r3, #34	@ 0x22
 80072a6:	f040 80c3 	bne.w	8007430 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072b0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80072b4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80072b8:	b2d9      	uxtb	r1, r3
 80072ba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80072be:	b2da      	uxtb	r2, r3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072c4:	400a      	ands	r2, r1
 80072c6:	b2d2      	uxtb	r2, r2
 80072c8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ce:	1c5a      	adds	r2, r3, #1
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072da:	b29b      	uxth	r3, r3
 80072dc:	3b01      	subs	r3, #1
 80072de:	b29a      	uxth	r2, r3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f040 80a6 	bne.w	8007440 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072fc:	e853 3f00 	ldrex	r3, [r3]
 8007300:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007302:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007304:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007308:	66bb      	str	r3, [r7, #104]	@ 0x68
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	461a      	mov	r2, r3
 8007310:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007312:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007314:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007316:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007318:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800731a:	e841 2300 	strex	r3, r2, [r1]
 800731e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007320:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007322:	2b00      	cmp	r3, #0
 8007324:	d1e6      	bne.n	80072f4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	3308      	adds	r3, #8
 800732c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007330:	e853 3f00 	ldrex	r3, [r3]
 8007334:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007338:	f023 0301 	bic.w	r3, r3, #1
 800733c:	667b      	str	r3, [r7, #100]	@ 0x64
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	3308      	adds	r3, #8
 8007344:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007346:	647a      	str	r2, [r7, #68]	@ 0x44
 8007348:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800734c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800734e:	e841 2300 	strex	r3, r2, [r1]
 8007352:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1e5      	bne.n	8007326 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2220      	movs	r2, #32
 800735e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2200      	movs	r2, #0
 800736c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a35      	ldr	r2, [pc, #212]	@ (8007448 <UART_RxISR_8BIT+0x1bc>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d024      	beq.n	80073c2 <UART_RxISR_8BIT+0x136>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a33      	ldr	r2, [pc, #204]	@ (800744c <UART_RxISR_8BIT+0x1c0>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d01f      	beq.n	80073c2 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800738c:	2b00      	cmp	r3, #0
 800738e:	d018      	beq.n	80073c2 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007398:	e853 3f00 	ldrex	r3, [r3]
 800739c:	623b      	str	r3, [r7, #32]
   return(result);
 800739e:	6a3b      	ldr	r3, [r7, #32]
 80073a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80073a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	461a      	mov	r2, r3
 80073ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80073b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073b6:	e841 2300 	strex	r3, r2, [r1]
 80073ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1e6      	bne.n	8007390 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d12e      	bne.n	8007428 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	e853 3f00 	ldrex	r3, [r3]
 80073dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f023 0310 	bic.w	r3, r3, #16
 80073e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	461a      	mov	r2, r3
 80073ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073ee:	61fb      	str	r3, [r7, #28]
 80073f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f2:	69b9      	ldr	r1, [r7, #24]
 80073f4:	69fa      	ldr	r2, [r7, #28]
 80073f6:	e841 2300 	strex	r3, r2, [r1]
 80073fa:	617b      	str	r3, [r7, #20]
   return(result);
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d1e6      	bne.n	80073d0 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	69db      	ldr	r3, [r3, #28]
 8007408:	f003 0310 	and.w	r3, r3, #16
 800740c:	2b10      	cmp	r3, #16
 800740e:	d103      	bne.n	8007418 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2210      	movs	r2, #16
 8007416:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800741e:	4619      	mov	r1, r3
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f7ff f9f9 	bl	8006818 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007426:	e00b      	b.n	8007440 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f7f9 facf 	bl	80009cc <HAL_UART_RxCpltCallback>
}
 800742e:	e007      	b.n	8007440 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	699a      	ldr	r2, [r3, #24]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f042 0208 	orr.w	r2, r2, #8
 800743e:	619a      	str	r2, [r3, #24]
}
 8007440:	bf00      	nop
 8007442:	3770      	adds	r7, #112	@ 0x70
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}
 8007448:	44002400 	.word	0x44002400
 800744c:	54002400 	.word	0x54002400

08007450 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b09c      	sub	sp, #112	@ 0x70
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800745e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007468:	2b22      	cmp	r3, #34	@ 0x22
 800746a:	f040 80c3 	bne.w	80075f4 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007474:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800747c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800747e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007482:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007486:	4013      	ands	r3, r2
 8007488:	b29a      	uxth	r2, r3
 800748a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800748c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007492:	1c9a      	adds	r2, r3, #2
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800749e:	b29b      	uxth	r3, r3
 80074a0:	3b01      	subs	r3, #1
 80074a2:	b29a      	uxth	r2, r3
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f040 80a6 	bne.w	8007604 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074c0:	e853 3f00 	ldrex	r3, [r3]
 80074c4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80074c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	461a      	mov	r2, r3
 80074d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80074d8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80074dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80074de:	e841 2300 	strex	r3, r2, [r1]
 80074e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80074e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1e6      	bne.n	80074b8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	3308      	adds	r3, #8
 80074f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074f4:	e853 3f00 	ldrex	r3, [r3]
 80074f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fc:	f023 0301 	bic.w	r3, r3, #1
 8007500:	663b      	str	r3, [r7, #96]	@ 0x60
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	3308      	adds	r3, #8
 8007508:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800750a:	643a      	str	r2, [r7, #64]	@ 0x40
 800750c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007510:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007512:	e841 2300 	strex	r3, r2, [r1]
 8007516:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1e5      	bne.n	80074ea <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2220      	movs	r2, #32
 8007522:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a35      	ldr	r2, [pc, #212]	@ (800760c <UART_RxISR_16BIT+0x1bc>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d024      	beq.n	8007586 <UART_RxISR_16BIT+0x136>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a33      	ldr	r2, [pc, #204]	@ (8007610 <UART_RxISR_16BIT+0x1c0>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d01f      	beq.n	8007586 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007550:	2b00      	cmp	r3, #0
 8007552:	d018      	beq.n	8007586 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755a:	6a3b      	ldr	r3, [r7, #32]
 800755c:	e853 3f00 	ldrex	r3, [r3]
 8007560:	61fb      	str	r3, [r7, #28]
   return(result);
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007568:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	461a      	mov	r2, r3
 8007570:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007572:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007574:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007576:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007578:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800757a:	e841 2300 	strex	r3, r2, [r1]
 800757e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1e6      	bne.n	8007554 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800758a:	2b01      	cmp	r3, #1
 800758c:	d12e      	bne.n	80075ec <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	e853 3f00 	ldrex	r3, [r3]
 80075a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	f023 0310 	bic.w	r3, r3, #16
 80075a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	461a      	mov	r2, r3
 80075b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80075b2:	61bb      	str	r3, [r7, #24]
 80075b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b6:	6979      	ldr	r1, [r7, #20]
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	e841 2300 	strex	r3, r2, [r1]
 80075be:	613b      	str	r3, [r7, #16]
   return(result);
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1e6      	bne.n	8007594 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	69db      	ldr	r3, [r3, #28]
 80075cc:	f003 0310 	and.w	r3, r3, #16
 80075d0:	2b10      	cmp	r3, #16
 80075d2:	d103      	bne.n	80075dc <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2210      	movs	r2, #16
 80075da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80075e2:	4619      	mov	r1, r3
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f7ff f917 	bl	8006818 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80075ea:	e00b      	b.n	8007604 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f7f9 f9ed 	bl	80009cc <HAL_UART_RxCpltCallback>
}
 80075f2:	e007      	b.n	8007604 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	699a      	ldr	r2, [r3, #24]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f042 0208 	orr.w	r2, r2, #8
 8007602:	619a      	str	r2, [r3, #24]
}
 8007604:	bf00      	nop
 8007606:	3770      	adds	r7, #112	@ 0x70
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}
 800760c:	44002400 	.word	0x44002400
 8007610:	54002400 	.word	0x54002400

08007614 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b0ac      	sub	sp, #176	@ 0xb0
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007622:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	69db      	ldr	r3, [r3, #28]
 800762c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800764a:	2b22      	cmp	r3, #34	@ 0x22
 800764c:	f040 8188 	bne.w	8007960 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007656:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800765a:	e12b      	b.n	80078b4 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007662:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007666:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800766a:	b2d9      	uxtb	r1, r3
 800766c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007670:	b2da      	uxtb	r2, r3
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007676:	400a      	ands	r2, r1
 8007678:	b2d2      	uxtb	r2, r2
 800767a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007680:	1c5a      	adds	r2, r3, #1
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800768c:	b29b      	uxth	r3, r3
 800768e:	3b01      	subs	r3, #1
 8007690:	b29a      	uxth	r2, r3
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	69db      	ldr	r3, [r3, #28]
 800769e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80076a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076a6:	f003 0307 	and.w	r3, r3, #7
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d053      	beq.n	8007756 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80076ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076b2:	f003 0301 	and.w	r3, r3, #1
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d011      	beq.n	80076de <UART_RxISR_8BIT_FIFOEN+0xca>
 80076ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80076be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d00b      	beq.n	80076de <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2201      	movs	r2, #1
 80076cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076d4:	f043 0201 	orr.w	r2, r3, #1
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076e2:	f003 0302 	and.w	r3, r3, #2
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d011      	beq.n	800770e <UART_RxISR_8BIT_FIFOEN+0xfa>
 80076ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076ee:	f003 0301 	and.w	r3, r3, #1
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00b      	beq.n	800770e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2202      	movs	r2, #2
 80076fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007704:	f043 0204 	orr.w	r2, r3, #4
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800770e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007712:	f003 0304 	and.w	r3, r3, #4
 8007716:	2b00      	cmp	r3, #0
 8007718:	d011      	beq.n	800773e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800771a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800771e:	f003 0301 	and.w	r3, r3, #1
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00b      	beq.n	800773e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2204      	movs	r2, #4
 800772c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007734:	f043 0202 	orr.w	r2, r3, #2
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007744:	2b00      	cmp	r3, #0
 8007746:	d006      	beq.n	8007756 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f7ff f85b 	bl	8006804 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800775c:	b29b      	uxth	r3, r3
 800775e:	2b00      	cmp	r3, #0
 8007760:	f040 80a8 	bne.w	80078b4 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800776c:	e853 3f00 	ldrex	r3, [r3]
 8007770:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007772:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007774:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007778:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	461a      	mov	r2, r3
 8007782:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007786:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007788:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800778c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800778e:	e841 2300 	strex	r3, r2, [r1]
 8007792:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007794:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1e4      	bne.n	8007764 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	3308      	adds	r3, #8
 80077a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80077a4:	e853 3f00 	ldrex	r3, [r3]
 80077a8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80077aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80077ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077b0:	f023 0301 	bic.w	r3, r3, #1
 80077b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	3308      	adds	r3, #8
 80077be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80077c2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80077c4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80077c8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80077ca:	e841 2300 	strex	r3, r2, [r1]
 80077ce:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80077d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1e1      	bne.n	800779a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2220      	movs	r2, #32
 80077da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a62      	ldr	r2, [pc, #392]	@ (8007978 <UART_RxISR_8BIT_FIFOEN+0x364>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d026      	beq.n	8007842 <UART_RxISR_8BIT_FIFOEN+0x22e>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a60      	ldr	r2, [pc, #384]	@ (800797c <UART_RxISR_8BIT_FIFOEN+0x368>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d021      	beq.n	8007842 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007808:	2b00      	cmp	r3, #0
 800780a:	d01a      	beq.n	8007842 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007812:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007814:	e853 3f00 	ldrex	r3, [r3]
 8007818:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800781a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800781c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007820:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	461a      	mov	r2, r3
 800782a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800782e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007830:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007832:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007834:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007836:	e841 2300 	strex	r3, r2, [r1]
 800783a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800783c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800783e:	2b00      	cmp	r3, #0
 8007840:	d1e4      	bne.n	800780c <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007846:	2b01      	cmp	r3, #1
 8007848:	d130      	bne.n	80078ac <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007856:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007858:	e853 3f00 	ldrex	r3, [r3]
 800785c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800785e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007860:	f023 0310 	bic.w	r3, r3, #16
 8007864:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	461a      	mov	r2, r3
 800786e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007872:	643b      	str	r3, [r7, #64]	@ 0x40
 8007874:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007876:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007878:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800787a:	e841 2300 	strex	r3, r2, [r1]
 800787e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007882:	2b00      	cmp	r3, #0
 8007884:	d1e4      	bne.n	8007850 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	69db      	ldr	r3, [r3, #28]
 800788c:	f003 0310 	and.w	r3, r3, #16
 8007890:	2b10      	cmp	r3, #16
 8007892:	d103      	bne.n	800789c <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2210      	movs	r2, #16
 800789a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80078a2:	4619      	mov	r1, r3
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f7fe ffb7 	bl	8006818 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80078aa:	e00e      	b.n	80078ca <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f7f9 f88d 	bl	80009cc <HAL_UART_RxCpltCallback>
        break;
 80078b2:	e00a      	b.n	80078ca <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80078b4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d006      	beq.n	80078ca <UART_RxISR_8BIT_FIFOEN+0x2b6>
 80078bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078c0:	f003 0320 	and.w	r3, r3, #32
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	f47f aec9 	bne.w	800765c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078d0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80078d4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d049      	beq.n	8007970 <UART_RxISR_8BIT_FIFOEN+0x35c>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80078e2:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d242      	bcs.n	8007970 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	3308      	adds	r3, #8
 80078f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f2:	6a3b      	ldr	r3, [r7, #32]
 80078f4:	e853 3f00 	ldrex	r3, [r3]
 80078f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80078fa:	69fb      	ldr	r3, [r7, #28]
 80078fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007900:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	3308      	adds	r3, #8
 800790a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800790e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007910:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007912:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007914:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007916:	e841 2300 	strex	r3, r2, [r1]
 800791a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800791c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791e:	2b00      	cmp	r3, #0
 8007920:	d1e3      	bne.n	80078ea <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a16      	ldr	r2, [pc, #88]	@ (8007980 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 8007926:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	e853 3f00 	ldrex	r3, [r3]
 8007934:	60bb      	str	r3, [r7, #8]
   return(result);
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	f043 0320 	orr.w	r3, r3, #32
 800793c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	461a      	mov	r2, r3
 8007946:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800794a:	61bb      	str	r3, [r7, #24]
 800794c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800794e:	6979      	ldr	r1, [r7, #20]
 8007950:	69ba      	ldr	r2, [r7, #24]
 8007952:	e841 2300 	strex	r3, r2, [r1]
 8007956:	613b      	str	r3, [r7, #16]
   return(result);
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d1e4      	bne.n	8007928 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800795e:	e007      	b.n	8007970 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	699a      	ldr	r2, [r3, #24]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f042 0208 	orr.w	r2, r2, #8
 800796e:	619a      	str	r2, [r3, #24]
}
 8007970:	bf00      	nop
 8007972:	37b0      	adds	r7, #176	@ 0xb0
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}
 8007978:	44002400 	.word	0x44002400
 800797c:	54002400 	.word	0x54002400
 8007980:	0800728d 	.word	0x0800728d

08007984 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b0ae      	sub	sp, #184	@ 0xb8
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007992:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	69db      	ldr	r3, [r3, #28]
 800799c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079ba:	2b22      	cmp	r3, #34	@ 0x22
 80079bc:	f040 818c 	bne.w	8007cd8 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80079c6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80079ca:	e12f      	b.n	8007c2c <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80079de:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80079e2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80079e6:	4013      	ands	r3, r2
 80079e8:	b29a      	uxth	r2, r3
 80079ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80079ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079f4:	1c9a      	adds	r2, r3, #2
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	3b01      	subs	r3, #1
 8007a04:	b29a      	uxth	r2, r3
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	69db      	ldr	r3, [r3, #28]
 8007a12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007a16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a1a:	f003 0307 	and.w	r3, r3, #7
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d053      	beq.n	8007aca <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007a22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a26:	f003 0301 	and.w	r3, r3, #1
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d011      	beq.n	8007a52 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007a2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00b      	beq.n	8007a52 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a48:	f043 0201 	orr.w	r2, r3, #1
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a56:	f003 0302 	and.w	r3, r3, #2
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d011      	beq.n	8007a82 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007a5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d00b      	beq.n	8007a82 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	2202      	movs	r2, #2
 8007a70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a78:	f043 0204 	orr.w	r2, r3, #4
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a86:	f003 0304 	and.w	r3, r3, #4
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d011      	beq.n	8007ab2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007a8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007a92:	f003 0301 	and.w	r3, r3, #1
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d00b      	beq.n	8007ab2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	2204      	movs	r2, #4
 8007aa0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aa8:	f043 0202 	orr.w	r2, r3, #2
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d006      	beq.n	8007aca <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f7fe fea1 	bl	8006804 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	f040 80aa 	bne.w	8007c2c <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ade:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ae0:	e853 3f00 	ldrex	r3, [r3]
 8007ae4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007ae6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ae8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007aec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	461a      	mov	r2, r3
 8007af6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007afa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007afe:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b00:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007b02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007b06:	e841 2300 	strex	r3, r2, [r1]
 8007b0a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007b0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d1e2      	bne.n	8007ad8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	3308      	adds	r3, #8
 8007b18:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b1c:	e853 3f00 	ldrex	r3, [r3]
 8007b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007b22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b28:	f023 0301 	bic.w	r3, r3, #1
 8007b2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	3308      	adds	r3, #8
 8007b36:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007b3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007b3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007b40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007b42:	e841 2300 	strex	r3, r2, [r1]
 8007b46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007b48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1e1      	bne.n	8007b12 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2220      	movs	r2, #32
 8007b52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a62      	ldr	r2, [pc, #392]	@ (8007cf0 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d026      	beq.n	8007bba <UART_RxISR_16BIT_FIFOEN+0x236>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a60      	ldr	r2, [pc, #384]	@ (8007cf4 <UART_RxISR_16BIT_FIFOEN+0x370>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d021      	beq.n	8007bba <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d01a      	beq.n	8007bba <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b8c:	e853 3f00 	ldrex	r3, [r3]
 8007b90:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b94:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007b98:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	461a      	mov	r2, r3
 8007ba2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007ba6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ba8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007baa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007bac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007bae:	e841 2300 	strex	r3, r2, [r1]
 8007bb2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007bb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1e4      	bne.n	8007b84 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d130      	bne.n	8007c24 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bd0:	e853 3f00 	ldrex	r3, [r3]
 8007bd4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bd8:	f023 0310 	bic.w	r3, r3, #16
 8007bdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	461a      	mov	r2, r3
 8007be6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007bea:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bec:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bf0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bf2:	e841 2300 	strex	r3, r2, [r1]
 8007bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007bf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d1e4      	bne.n	8007bc8 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	69db      	ldr	r3, [r3, #28]
 8007c04:	f003 0310 	and.w	r3, r3, #16
 8007c08:	2b10      	cmp	r3, #16
 8007c0a:	d103      	bne.n	8007c14 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2210      	movs	r2, #16
 8007c12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f7fe fdfb 	bl	8006818 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007c22:	e00e      	b.n	8007c42 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f7f8 fed1 	bl	80009cc <HAL_UART_RxCpltCallback>
        break;
 8007c2a:	e00a      	b.n	8007c42 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c2c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d006      	beq.n	8007c42 <UART_RxISR_16BIT_FIFOEN+0x2be>
 8007c34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007c38:	f003 0320 	and.w	r3, r3, #32
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	f47f aec5 	bne.w	80079cc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c48:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007c4c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d049      	beq.n	8007ce8 <UART_RxISR_16BIT_FIFOEN+0x364>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007c5a:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d242      	bcs.n	8007ce8 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	3308      	adds	r3, #8
 8007c68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6c:	e853 3f00 	ldrex	r3, [r3]
 8007c70:	623b      	str	r3, [r7, #32]
   return(result);
 8007c72:	6a3b      	ldr	r3, [r7, #32]
 8007c74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	3308      	adds	r3, #8
 8007c82:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007c86:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c8e:	e841 2300 	strex	r3, r2, [r1]
 8007c92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d1e3      	bne.n	8007c62 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	4a16      	ldr	r2, [pc, #88]	@ (8007cf8 <UART_RxISR_16BIT_FIFOEN+0x374>)
 8007c9e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	e853 3f00 	ldrex	r3, [r3]
 8007cac:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f043 0320 	orr.w	r3, r3, #32
 8007cb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007cc2:	61fb      	str	r3, [r7, #28]
 8007cc4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc6:	69b9      	ldr	r1, [r7, #24]
 8007cc8:	69fa      	ldr	r2, [r7, #28]
 8007cca:	e841 2300 	strex	r3, r2, [r1]
 8007cce:	617b      	str	r3, [r7, #20]
   return(result);
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1e4      	bne.n	8007ca0 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007cd6:	e007      	b.n	8007ce8 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	699a      	ldr	r2, [r3, #24]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f042 0208 	orr.w	r2, r2, #8
 8007ce6:	619a      	str	r2, [r3, #24]
}
 8007ce8:	bf00      	nop
 8007cea:	37b8      	adds	r7, #184	@ 0xb8
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	44002400 	.word	0x44002400
 8007cf4:	54002400 	.word	0x54002400
 8007cf8:	08007451 	.word	0x08007451

08007cfc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007d04:	bf00      	nop
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007d18:	bf00      	nop
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007d2c:	bf00      	nop
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d101      	bne.n	8007d4e <HAL_UARTEx_DisableFifoMode+0x16>
 8007d4a:	2302      	movs	r3, #2
 8007d4c:	e027      	b.n	8007d9e <HAL_UARTEx_DisableFifoMode+0x66>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2201      	movs	r2, #1
 8007d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2224      	movs	r2, #36	@ 0x24
 8007d5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f022 0201 	bic.w	r2, r2, #1
 8007d74:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d7c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2200      	movs	r2, #0
 8007d82:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2220      	movs	r2, #32
 8007d90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3714      	adds	r7, #20
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr

08007daa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007daa:	b580      	push	{r7, lr}
 8007dac:	b084      	sub	sp, #16
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
 8007db2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	d101      	bne.n	8007dc2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007dbe:	2302      	movs	r3, #2
 8007dc0:	e02d      	b.n	8007e1e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2224      	movs	r2, #36	@ 0x24
 8007dce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f022 0201 	bic.w	r2, r2, #1
 8007de8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	683a      	ldr	r2, [r7, #0]
 8007dfa:	430a      	orrs	r2, r1
 8007dfc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 f850 	bl	8007ea4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2220      	movs	r2, #32
 8007e10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}

08007e26 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e26:	b580      	push	{r7, lr}
 8007e28:	b084      	sub	sp, #16
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
 8007e2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d101      	bne.n	8007e3e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007e3a:	2302      	movs	r3, #2
 8007e3c:	e02d      	b.n	8007e9a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2201      	movs	r2, #1
 8007e42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2224      	movs	r2, #36	@ 0x24
 8007e4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f022 0201 	bic.w	r2, r2, #1
 8007e64:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	683a      	ldr	r2, [r7, #0]
 8007e76:	430a      	orrs	r2, r1
 8007e78:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 f812 	bl	8007ea4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	68fa      	ldr	r2, [r7, #12]
 8007e86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2220      	movs	r2, #32
 8007e8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e98:	2300      	movs	r3, #0
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	3710      	adds	r7, #16
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}
	...

08007ea4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b085      	sub	sp, #20
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d108      	bne.n	8007ec6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007ec4:	e031      	b.n	8007f2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007ec6:	2308      	movs	r3, #8
 8007ec8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007eca:	2308      	movs	r3, #8
 8007ecc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	0e5b      	lsrs	r3, r3, #25
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	f003 0307 	and.w	r3, r3, #7
 8007edc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	0f5b      	lsrs	r3, r3, #29
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	f003 0307 	and.w	r3, r3, #7
 8007eec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007eee:	7bbb      	ldrb	r3, [r7, #14]
 8007ef0:	7b3a      	ldrb	r2, [r7, #12]
 8007ef2:	4911      	ldr	r1, [pc, #68]	@ (8007f38 <UARTEx_SetNbDataToProcess+0x94>)
 8007ef4:	5c8a      	ldrb	r2, [r1, r2]
 8007ef6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007efa:	7b3a      	ldrb	r2, [r7, #12]
 8007efc:	490f      	ldr	r1, [pc, #60]	@ (8007f3c <UARTEx_SetNbDataToProcess+0x98>)
 8007efe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f00:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f04:	b29a      	uxth	r2, r3
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f0c:	7bfb      	ldrb	r3, [r7, #15]
 8007f0e:	7b7a      	ldrb	r2, [r7, #13]
 8007f10:	4909      	ldr	r1, [pc, #36]	@ (8007f38 <UARTEx_SetNbDataToProcess+0x94>)
 8007f12:	5c8a      	ldrb	r2, [r1, r2]
 8007f14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007f18:	7b7a      	ldrb	r2, [r7, #13]
 8007f1a:	4908      	ldr	r1, [pc, #32]	@ (8007f3c <UARTEx_SetNbDataToProcess+0x98>)
 8007f1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f22:	b29a      	uxth	r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007f2a:	bf00      	nop
 8007f2c:	3714      	adds	r7, #20
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f34:	4770      	bx	lr
 8007f36:	bf00      	nop
 8007f38:	08007fe0 	.word	0x08007fe0
 8007f3c:	08007fe8 	.word	0x08007fe8

08007f40 <memset>:
 8007f40:	4402      	add	r2, r0
 8007f42:	4603      	mov	r3, r0
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d100      	bne.n	8007f4a <memset+0xa>
 8007f48:	4770      	bx	lr
 8007f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8007f4e:	e7f9      	b.n	8007f44 <memset+0x4>

08007f50 <__libc_init_array>:
 8007f50:	b570      	push	{r4, r5, r6, lr}
 8007f52:	4d0d      	ldr	r5, [pc, #52]	@ (8007f88 <__libc_init_array+0x38>)
 8007f54:	2600      	movs	r6, #0
 8007f56:	4c0d      	ldr	r4, [pc, #52]	@ (8007f8c <__libc_init_array+0x3c>)
 8007f58:	1b64      	subs	r4, r4, r5
 8007f5a:	10a4      	asrs	r4, r4, #2
 8007f5c:	42a6      	cmp	r6, r4
 8007f5e:	d109      	bne.n	8007f74 <__libc_init_array+0x24>
 8007f60:	4d0b      	ldr	r5, [pc, #44]	@ (8007f90 <__libc_init_array+0x40>)
 8007f62:	2600      	movs	r6, #0
 8007f64:	4c0b      	ldr	r4, [pc, #44]	@ (8007f94 <__libc_init_array+0x44>)
 8007f66:	f000 f817 	bl	8007f98 <_init>
 8007f6a:	1b64      	subs	r4, r4, r5
 8007f6c:	10a4      	asrs	r4, r4, #2
 8007f6e:	42a6      	cmp	r6, r4
 8007f70:	d105      	bne.n	8007f7e <__libc_init_array+0x2e>
 8007f72:	bd70      	pop	{r4, r5, r6, pc}
 8007f74:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f78:	3601      	adds	r6, #1
 8007f7a:	4798      	blx	r3
 8007f7c:	e7ee      	b.n	8007f5c <__libc_init_array+0xc>
 8007f7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f82:	3601      	adds	r6, #1
 8007f84:	4798      	blx	r3
 8007f86:	e7f2      	b.n	8007f6e <__libc_init_array+0x1e>
 8007f88:	08007ff8 	.word	0x08007ff8
 8007f8c:	08007ff8 	.word	0x08007ff8
 8007f90:	08007ff8 	.word	0x08007ff8
 8007f94:	08007ffc 	.word	0x08007ffc

08007f98 <_init>:
 8007f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9a:	bf00      	nop
 8007f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f9e:	bc08      	pop	{r3}
 8007fa0:	469e      	mov	lr, r3
 8007fa2:	4770      	bx	lr

08007fa4 <_fini>:
 8007fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fa6:	bf00      	nop
 8007fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007faa:	bc08      	pop	{r3}
 8007fac:	469e      	mov	lr, r3
 8007fae:	4770      	bx	lr
