# 8086.md : 8086 Instruction Set

|SN|Instruction|Mnemonic|Encoding|Function|Flag Affected|Description|
|---|---|---|---|---|---|---|
|1|HLT (Halt)|HLT no operands|0b1111 0100 or 0xF4|None|None|**HLT** causes the 8086/8088 to enter the halt state. The processor leaves the halt state upon activation of the **RESET** line, upon receipt of a *non-maskable interrupt* request on **NMI**, or, if interrupts are enabled, upon receipt of maskable interrupt request on **INTR**|

