

================================================================
== Vitis HLS Report for 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7'
================================================================
* Date:           Tue Dec  6 21:01:14 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|      147|  1.470 us|  1.470 us|  147|  147|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ClefiaKeySet128_label7  |      145|      145|        18|         16|          1|     9|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%idx42 = alloca i32 1"   --->   Operation 21 'alloca' 'idx42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lk_0 = alloca i32 1"   --->   Operation 23 'alloca' 'lk_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dst_read_assign = alloca i32 1"   --->   Operation 24 'alloca' 'dst_read_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dst_read_assign_1 = alloca i32 1"   --->   Operation 25 'alloca' 'dst_read_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dst_read_assign_2 = alloca i32 1"   --->   Operation 26 'alloca' 'dst_read_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dst_read_assign_3 = alloca i32 1"   --->   Operation 27 'alloca' 'dst_read_assign_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dst_read_assign_4 = alloca i32 1"   --->   Operation 28 'alloca' 'dst_read_assign_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dst_read_assign_5 = alloca i32 1"   --->   Operation 29 'alloca' 'dst_read_assign_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dst_read_assign_6 = alloca i32 1"   --->   Operation 30 'alloca' 'dst_read_assign_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dst_read_assign_7 = alloca i32 1"   --->   Operation 31 'alloca' 'dst_read_assign_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dst_read_assign_8 = alloca i32 1"   --->   Operation 32 'alloca' 'dst_read_assign_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dst_read_assign_9 = alloca i32 1"   --->   Operation 33 'alloca' 'dst_read_assign_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dst_read_assign_10 = alloca i32 1"   --->   Operation 34 'alloca' 'dst_read_assign_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dst_read_assign_11 = alloca i32 1"   --->   Operation 35 'alloca' 'dst_read_assign_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dst_read_assign_12 = alloca i32 1"   --->   Operation 36 'alloca' 'dst_read_assign_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dst_read_assign_13 = alloca i32 1"   --->   Operation 37 'alloca' 'dst_read_assign_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dst_read_assign_14 = alloca i32 1"   --->   Operation 38 'alloca' 'dst_read_assign_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fin_12_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_12_reload"   --->   Operation 39 'read' 'fin_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%fin_13_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_13_reload"   --->   Operation 40 'read' 'fin_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%fin_14_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_14_reload"   --->   Operation 41 'read' 'fin_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%fin_15_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_15_reload"   --->   Operation 42 'read' 'fin_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%fin_0_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_0_reload"   --->   Operation 43 'read' 'fin_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%fin_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_1_reload"   --->   Operation 44 'read' 'fin_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%fin_2_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_2_reload"   --->   Operation 45 'read' 'fin_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%fin_3_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_3_reload"   --->   Operation 46 'read' 'fin_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%fin_4_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_4_reload"   --->   Operation 47 'read' 'fin_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fin_5_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_5_reload"   --->   Operation 48 'read' 'fin_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%fin_6_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_6_reload"   --->   Operation 49 'read' 'fin_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%fin_7_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_7_reload"   --->   Operation 50 'read' 'fin_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%fin_8_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_8_reload"   --->   Operation 51 'read' 'fin_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%fin_9_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_9_reload"   --->   Operation 52 'read' 'fin_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%fin_10_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_10_reload"   --->   Operation 53 'read' 'fin_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%fin_11_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fin_11_reload"   --->   Operation 54 'read' 'fin_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_11_reload_read, i8 %dst_read_assign_14"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_10_reload_read, i8 %dst_read_assign_13"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_9_reload_read, i8 %dst_read_assign_12"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_8_reload_read, i8 %dst_read_assign_11"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_7_reload_read, i8 %dst_read_assign_10"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_6_reload_read, i8 %dst_read_assign_9"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_5_reload_read, i8 %dst_read_assign_8"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_4_reload_read, i8 %dst_read_assign_7"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_3_reload_read, i8 %dst_read_assign_6"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_2_reload_read, i8 %dst_read_assign_5"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_1_reload_read, i8 %dst_read_assign_4"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_0_reload_read, i8 %dst_read_assign_3"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_15_reload_read, i8 %dst_read_assign_2"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_14_reload_read, i8 %dst_read_assign_1"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_13_reload_read, i8 %dst_read_assign"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %fin_12_reload_read, i8 %lk_0"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %idx42"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i13"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i"   --->   Operation 74 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.30ns)   --->   "%icmp_ln309 = icmp_eq  i4 %i_3, i4 9" [clefia.c:309]   --->   Operation 75 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln309 = add i4 %i_3, i4 1" [clefia.c:309]   --->   Operation 77 'add' 'add_ln309' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %while.body.i13.split, void %while.body.i38.exitStub" [clefia.c:309]   --->   Operation 78 'br' 'br_ln309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_3, i4 0" [clefia.c:310]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.91ns)   --->   "%add_ln310 = add i8 %shl_ln, i8 96" [clefia.c:310]   --->   Operation 80 'add' 'add_ln310' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i8 %add_ln310" [clefia.c:310]   --->   Operation 81 'zext' 'zext_ln310' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%con128_addr = getelementptr i8 %con128, i64 0, i64 %zext_ln310" [clefia.c:310]   --->   Operation 82 'getelementptr' 'con128_addr' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%con128_load = load i8 %con128_addr" [clefia.c:124]   --->   Operation 83 'load' 'con128_load' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%empty_46 = trunc i4 %i_3"   --->   Operation 84 'trunc' 'empty_46' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %empty_46, void %for.inc, void %while.body.i28" [clefia.c:311]   --->   Operation 85 'br' 'br_ln311' <Predicate = (!icmp_ln309)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 86 [1/1] (1.91ns)   --->   "%add_ln124 = add i8 %shl_ln, i8 97" [clefia.c:124]   --->   Operation 86 'add' 'add_ln124' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %add_ln124" [clefia.c:124]   --->   Operation 87 'zext' 'zext_ln124' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%con128_addr_1 = getelementptr i8 %con128, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 88 'getelementptr' 'con128_addr_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%con128_load = load i8 %con128_addr" [clefia.c:124]   --->   Operation 89 'load' 'con128_load' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%con128_load_1 = load i8 %con128_addr_1" [clefia.c:124]   --->   Operation 90 'load' 'con128_load_1' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 377 'ret' 'ret_ln0' <Predicate = (icmp_ln309)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%idx42_load_1 = load i8 %idx42" [clefia.c:124]   --->   Operation 91 'load' 'idx42_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%lk_0_load = load i8 %lk_0" [clefia.c:124]   --->   Operation 92 'load' 'lk_0_load' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln300 = or i8 %idx42_load_1, i8 8" [clefia.c:300]   --->   Operation 93 'or' 'or_ln300' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i8 %or_ln300" [clefia.c:300]   --->   Operation 94 'zext' 'zext_ln300' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln300" [clefia.c:300]   --->   Operation 95 'getelementptr' 'rk_addr' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %con128_load, i8 %lk_0_load" [clefia.c:124]   --->   Operation 96 'xor' 'xor_ln124' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %rk_addr" [clefia.c:124]   --->   Operation 97 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln124_1 = add i8 %shl_ln, i8 98" [clefia.c:124]   --->   Operation 98 'add' 'add_ln124_1' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i8 %add_ln124_1" [clefia.c:124]   --->   Operation 99 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%con128_addr_2 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_2" [clefia.c:124]   --->   Operation 100 'getelementptr' 'con128_addr_2' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%con128_load_1 = load i8 %con128_addr_1" [clefia.c:124]   --->   Operation 101 'load' 'con128_load_1' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 102 [2/2] (3.25ns)   --->   "%con128_load_2 = load i8 %con128_addr_2" [clefia.c:124]   --->   Operation 102 'load' 'con128_load_2' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%dst_read_assign_load_1 = load i8 %dst_read_assign" [clefia.c:124]   --->   Operation 103 'load' 'dst_read_assign_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln124 = or i8 %idx42_load_1, i8 9" [clefia.c:124]   --->   Operation 104 'or' 'or_ln124' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i8 %or_ln124" [clefia.c:124]   --->   Operation 105 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%rk_addr_1 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_1" [clefia.c:124]   --->   Operation 106 'getelementptr' 'rk_addr_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %con128_load_1, i8 %dst_read_assign_load_1" [clefia.c:124]   --->   Operation 107 'xor' 'xor_ln124_1' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_1, i8 %rk_addr_1" [clefia.c:124]   --->   Operation 108 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln124_3 = add i8 %shl_ln, i8 99" [clefia.c:124]   --->   Operation 109 'add' 'add_ln124_3' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i8 %add_ln124_3" [clefia.c:124]   --->   Operation 110 'zext' 'zext_ln124_4' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%con128_addr_3 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_4" [clefia.c:124]   --->   Operation 111 'getelementptr' 'con128_addr_3' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_4 : Operation 112 [1/2] (3.25ns)   --->   "%con128_load_2 = load i8 %con128_addr_2" [clefia.c:124]   --->   Operation 112 'load' 'con128_load_2' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_4 : Operation 113 [2/2] (3.25ns)   --->   "%con128_load_3 = load i8 %con128_addr_3" [clefia.c:124]   --->   Operation 113 'load' 'con128_load_3' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_4 : Operation 114 [1/1] (0.99ns)   --->   "%xor_ln124_16 = xor i8 %xor_ln124, i8 255" [clefia.c:124]   --->   Operation 114 'xor' 'xor_ln124_16' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_16, i8 %rk_addr" [clefia.c:124]   --->   Operation 115 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%dst_read_assign_1_load_1 = load i8 %dst_read_assign_1" [clefia.c:124]   --->   Operation 116 'load' 'dst_read_assign_1_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.91ns)   --->   "%add_ln124_2 = add i8 %or_ln124, i8 1" [clefia.c:124]   --->   Operation 117 'add' 'add_ln124_2' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i8 %add_ln124_2" [clefia.c:124]   --->   Operation 118 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%rk_addr_2 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_3" [clefia.c:124]   --->   Operation 119 'getelementptr' 'rk_addr_2' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.99ns)   --->   "%xor_ln124_2 = xor i8 %con128_load_2, i8 %dst_read_assign_1_load_1" [clefia.c:124]   --->   Operation 120 'xor' 'xor_ln124_2' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_2, i8 %rk_addr_2" [clefia.c:124]   --->   Operation 121 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 122 [1/1] (1.91ns)   --->   "%add_ln124_4 = add i8 %shl_ln, i8 100" [clefia.c:124]   --->   Operation 122 'add' 'add_ln124_4' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln124_6 = zext i8 %add_ln124_4" [clefia.c:124]   --->   Operation 123 'zext' 'zext_ln124_6' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%con128_addr_4 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_6" [clefia.c:124]   --->   Operation 124 'getelementptr' 'con128_addr_4' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%con128_load_3 = load i8 %con128_addr_3" [clefia.c:124]   --->   Operation 125 'load' 'con128_load_3' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_5 : Operation 126 [2/2] (3.25ns)   --->   "%con128_load_4 = load i8 %con128_addr_4" [clefia.c:124]   --->   Operation 126 'load' 'con128_load_4' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_5 : Operation 127 [1/1] (0.99ns)   --->   "%xor_ln124_17 = xor i8 %xor_ln124_1, i8 238" [clefia.c:124]   --->   Operation 127 'xor' 'xor_ln124_17' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_17, i8 %rk_addr_1" [clefia.c:124]   --->   Operation 128 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%dst_read_assign_2_load_1 = load i8 %dst_read_assign_2" [clefia.c:124]   --->   Operation 129 'load' 'dst_read_assign_2_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln124_1 = or i8 %idx42_load_1, i8 11" [clefia.c:124]   --->   Operation 130 'or' 'or_ln124_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln124_5 = zext i8 %or_ln124_1" [clefia.c:124]   --->   Operation 131 'zext' 'zext_ln124_5' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%rk_addr_3 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_5" [clefia.c:124]   --->   Operation 132 'getelementptr' 'rk_addr_3' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.99ns)   --->   "%xor_ln124_3 = xor i8 %con128_load_3, i8 %dst_read_assign_2_load_1" [clefia.c:124]   --->   Operation 133 'xor' 'xor_ln124_3' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_3, i8 %rk_addr_3" [clefia.c:124]   --->   Operation 134 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_6 : Operation 135 [1/1] (1.91ns)   --->   "%add_ln124_6 = add i8 %shl_ln, i8 101" [clefia.c:124]   --->   Operation 135 'add' 'add_ln124_6' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln124_8 = zext i8 %add_ln124_6" [clefia.c:124]   --->   Operation 136 'zext' 'zext_ln124_8' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%con128_addr_5 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_8" [clefia.c:124]   --->   Operation 137 'getelementptr' 'con128_addr_5' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_6 : Operation 138 [1/2] (3.25ns)   --->   "%con128_load_4 = load i8 %con128_addr_4" [clefia.c:124]   --->   Operation 138 'load' 'con128_load_4' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_6 : Operation 139 [2/2] (3.25ns)   --->   "%con128_load_5 = load i8 %con128_addr_5" [clefia.c:124]   --->   Operation 139 'load' 'con128_load_5' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_6 : Operation 140 [1/1] (0.99ns)   --->   "%xor_ln124_18 = xor i8 %xor_ln124_2, i8 221" [clefia.c:124]   --->   Operation 140 'xor' 'xor_ln124_18' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_18, i8 %rk_addr_2" [clefia.c:124]   --->   Operation 141 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%dst_read_assign_3_load_1 = load i8 %dst_read_assign_3" [clefia.c:124]   --->   Operation 142 'load' 'dst_read_assign_3_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (1.91ns)   --->   "%add_ln124_5 = add i8 %or_ln124_1, i8 1" [clefia.c:124]   --->   Operation 143 'add' 'add_ln124_5' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln124_7 = zext i8 %add_ln124_5" [clefia.c:124]   --->   Operation 144 'zext' 'zext_ln124_7' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%rk_addr_4 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_7" [clefia.c:124]   --->   Operation 145 'getelementptr' 'rk_addr_4' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.99ns)   --->   "%xor_ln124_4 = xor i8 %con128_load_4, i8 %dst_read_assign_3_load_1" [clefia.c:124]   --->   Operation 146 'xor' 'xor_ln124_4' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_4, i8 %rk_addr_4" [clefia.c:124]   --->   Operation 147 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_7 : Operation 148 [1/1] (1.91ns)   --->   "%add_ln124_8 = add i8 %shl_ln, i8 102" [clefia.c:124]   --->   Operation 148 'add' 'add_ln124_8' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln124_10 = zext i8 %add_ln124_8" [clefia.c:124]   --->   Operation 149 'zext' 'zext_ln124_10' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%con128_addr_6 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_10" [clefia.c:124]   --->   Operation 150 'getelementptr' 'con128_addr_6' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_7 : Operation 151 [1/2] (3.25ns)   --->   "%con128_load_5 = load i8 %con128_addr_5" [clefia.c:124]   --->   Operation 151 'load' 'con128_load_5' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_7 : Operation 152 [2/2] (3.25ns)   --->   "%con128_load_6 = load i8 %con128_addr_6" [clefia.c:124]   --->   Operation 152 'load' 'con128_load_6' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_7 : Operation 153 [1/1] (0.99ns)   --->   "%xor_ln124_19 = xor i8 %xor_ln124_3, i8 204" [clefia.c:124]   --->   Operation 153 'xor' 'xor_ln124_19' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_19, i8 %rk_addr_3" [clefia.c:124]   --->   Operation 154 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%dst_read_assign_4_load_1 = load i8 %dst_read_assign_4" [clefia.c:124]   --->   Operation 155 'load' 'dst_read_assign_4_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (1.91ns)   --->   "%add_ln124_7 = add i8 %or_ln124_1, i8 2" [clefia.c:124]   --->   Operation 156 'add' 'add_ln124_7' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln124_9 = zext i8 %add_ln124_7" [clefia.c:124]   --->   Operation 157 'zext' 'zext_ln124_9' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%rk_addr_5 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_9" [clefia.c:124]   --->   Operation 158 'getelementptr' 'rk_addr_5' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.99ns)   --->   "%xor_ln124_5 = xor i8 %con128_load_5, i8 %dst_read_assign_4_load_1" [clefia.c:124]   --->   Operation 159 'xor' 'xor_ln124_5' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_5, i8 %rk_addr_5" [clefia.c:124]   --->   Operation 160 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_8 : Operation 161 [1/1] (1.91ns)   --->   "%add_ln124_10 = add i8 %shl_ln, i8 103" [clefia.c:124]   --->   Operation 161 'add' 'add_ln124_10' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln124_12 = zext i8 %add_ln124_10" [clefia.c:124]   --->   Operation 162 'zext' 'zext_ln124_12' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%con128_addr_7 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_12" [clefia.c:124]   --->   Operation 163 'getelementptr' 'con128_addr_7' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_8 : Operation 164 [1/2] (3.25ns)   --->   "%con128_load_6 = load i8 %con128_addr_6" [clefia.c:124]   --->   Operation 164 'load' 'con128_load_6' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_8 : Operation 165 [2/2] (3.25ns)   --->   "%con128_load_7 = load i8 %con128_addr_7" [clefia.c:124]   --->   Operation 165 'load' 'con128_load_7' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_8 : Operation 166 [1/1] (0.99ns)   --->   "%xor_ln124_20 = xor i8 %xor_ln124_4, i8 187" [clefia.c:124]   --->   Operation 166 'xor' 'xor_ln124_20' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_20, i8 %rk_addr_4" [clefia.c:124]   --->   Operation 167 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 9 <SV = 8> <Delay = 5.16>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%dst_read_assign_5_load_1 = load i8 %dst_read_assign_5" [clefia.c:124]   --->   Operation 168 'load' 'dst_read_assign_5_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (1.91ns)   --->   "%add_ln124_9 = add i8 %or_ln124_1, i8 3" [clefia.c:124]   --->   Operation 169 'add' 'add_ln124_9' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln124_11 = zext i8 %add_ln124_9" [clefia.c:124]   --->   Operation 170 'zext' 'zext_ln124_11' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%rk_addr_6 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_11" [clefia.c:124]   --->   Operation 171 'getelementptr' 'rk_addr_6' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.99ns)   --->   "%xor_ln124_6 = xor i8 %con128_load_6, i8 %dst_read_assign_5_load_1" [clefia.c:124]   --->   Operation 172 'xor' 'xor_ln124_6' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_6, i8 %rk_addr_6" [clefia.c:124]   --->   Operation 173 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 174 [1/1] (1.91ns)   --->   "%add_ln124_11 = add i8 %shl_ln, i8 104" [clefia.c:124]   --->   Operation 174 'add' 'add_ln124_11' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln124_14 = zext i8 %add_ln124_11" [clefia.c:124]   --->   Operation 175 'zext' 'zext_ln124_14' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%con128_addr_8 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_14" [clefia.c:124]   --->   Operation 176 'getelementptr' 'con128_addr_8' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_9 : Operation 177 [1/2] (3.25ns)   --->   "%con128_load_7 = load i8 %con128_addr_7" [clefia.c:124]   --->   Operation 177 'load' 'con128_load_7' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_9 : Operation 178 [2/2] (3.25ns)   --->   "%con128_load_8 = load i8 %con128_addr_8" [clefia.c:124]   --->   Operation 178 'load' 'con128_load_8' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_9 : Operation 179 [1/1] (0.99ns)   --->   "%xor_ln124_21 = xor i8 %xor_ln124_5, i8 170" [clefia.c:124]   --->   Operation 179 'xor' 'xor_ln124_21' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_21, i8 %rk_addr_5" [clefia.c:124]   --->   Operation 180 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 10 <SV = 9> <Delay = 5.16>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%dst_read_assign_6_load_1 = load i8 %dst_read_assign_6" [clefia.c:124]   --->   Operation 181 'load' 'dst_read_assign_6_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln124_2 = or i8 %idx42_load_1, i8 15" [clefia.c:124]   --->   Operation 182 'or' 'or_ln124_2' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln124_13 = zext i8 %or_ln124_2" [clefia.c:124]   --->   Operation 183 'zext' 'zext_ln124_13' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%rk_addr_7 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_13" [clefia.c:124]   --->   Operation 184 'getelementptr' 'rk_addr_7' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.99ns)   --->   "%xor_ln124_7 = xor i8 %con128_load_7, i8 %dst_read_assign_6_load_1" [clefia.c:124]   --->   Operation 185 'xor' 'xor_ln124_7' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_7, i8 %rk_addr_7" [clefia.c:124]   --->   Operation 186 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_10 : Operation 187 [1/1] (1.91ns)   --->   "%add_ln124_13 = add i8 %shl_ln, i8 105" [clefia.c:124]   --->   Operation 187 'add' 'add_ln124_13' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln124_16 = zext i8 %add_ln124_13" [clefia.c:124]   --->   Operation 188 'zext' 'zext_ln124_16' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%con128_addr_9 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_16" [clefia.c:124]   --->   Operation 189 'getelementptr' 'con128_addr_9' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_10 : Operation 190 [1/2] (3.25ns)   --->   "%con128_load_8 = load i8 %con128_addr_8" [clefia.c:124]   --->   Operation 190 'load' 'con128_load_8' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_10 : Operation 191 [2/2] (3.25ns)   --->   "%con128_load_9 = load i8 %con128_addr_9" [clefia.c:124]   --->   Operation 191 'load' 'con128_load_9' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_10 : Operation 192 [1/1] (0.99ns)   --->   "%xor_ln124_22 = xor i8 %xor_ln124_6, i8 153" [clefia.c:124]   --->   Operation 192 'xor' 'xor_ln124_22' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_22, i8 %rk_addr_6" [clefia.c:124]   --->   Operation 193 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 11 <SV = 10> <Delay = 5.16>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%dst_read_assign_7_load_1 = load i8 %dst_read_assign_7" [clefia.c:124]   --->   Operation 194 'load' 'dst_read_assign_7_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (1.91ns)   --->   "%add_ln124_12 = add i8 %or_ln124_2, i8 1" [clefia.c:124]   --->   Operation 195 'add' 'add_ln124_12' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln124_15 = zext i8 %add_ln124_12" [clefia.c:124]   --->   Operation 196 'zext' 'zext_ln124_15' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%rk_addr_8 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_15" [clefia.c:124]   --->   Operation 197 'getelementptr' 'rk_addr_8' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.99ns)   --->   "%xor_ln124_8 = xor i8 %con128_load_8, i8 %dst_read_assign_7_load_1" [clefia.c:124]   --->   Operation 198 'xor' 'xor_ln124_8' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_8, i8 %rk_addr_8" [clefia.c:124]   --->   Operation 199 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_11 : Operation 200 [1/1] (1.91ns)   --->   "%add_ln124_15 = add i8 %shl_ln, i8 106" [clefia.c:124]   --->   Operation 200 'add' 'add_ln124_15' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln124_18 = zext i8 %add_ln124_15" [clefia.c:124]   --->   Operation 201 'zext' 'zext_ln124_18' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%con128_addr_10 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_18" [clefia.c:124]   --->   Operation 202 'getelementptr' 'con128_addr_10' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_11 : Operation 203 [1/2] (3.25ns)   --->   "%con128_load_9 = load i8 %con128_addr_9" [clefia.c:124]   --->   Operation 203 'load' 'con128_load_9' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_11 : Operation 204 [2/2] (3.25ns)   --->   "%con128_load_10 = load i8 %con128_addr_10" [clefia.c:124]   --->   Operation 204 'load' 'con128_load_10' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_11 : Operation 205 [1/1] (0.99ns)   --->   "%xor_ln124_23 = xor i8 %xor_ln124_7, i8 136" [clefia.c:124]   --->   Operation 205 'xor' 'xor_ln124_23' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_23, i8 %rk_addr_7" [clefia.c:124]   --->   Operation 206 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 12 <SV = 11> <Delay = 5.16>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%dst_read_assign_8_load_1 = load i8 %dst_read_assign_8" [clefia.c:124]   --->   Operation 207 'load' 'dst_read_assign_8_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (1.91ns)   --->   "%add_ln124_14 = add i8 %or_ln124_2, i8 2" [clefia.c:124]   --->   Operation 208 'add' 'add_ln124_14' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln124_17 = zext i8 %add_ln124_14" [clefia.c:124]   --->   Operation 209 'zext' 'zext_ln124_17' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%rk_addr_9 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_17" [clefia.c:124]   --->   Operation 210 'getelementptr' 'rk_addr_9' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.99ns)   --->   "%xor_ln124_9 = xor i8 %con128_load_9, i8 %dst_read_assign_8_load_1" [clefia.c:124]   --->   Operation 211 'xor' 'xor_ln124_9' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_9, i8 %rk_addr_9" [clefia.c:124]   --->   Operation 212 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 213 [1/1] (1.91ns)   --->   "%add_ln124_17 = add i8 %shl_ln, i8 107" [clefia.c:124]   --->   Operation 213 'add' 'add_ln124_17' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln124_20 = zext i8 %add_ln124_17" [clefia.c:124]   --->   Operation 214 'zext' 'zext_ln124_20' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%con128_addr_11 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_20" [clefia.c:124]   --->   Operation 215 'getelementptr' 'con128_addr_11' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_12 : Operation 216 [1/2] (3.25ns)   --->   "%con128_load_10 = load i8 %con128_addr_10" [clefia.c:124]   --->   Operation 216 'load' 'con128_load_10' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_12 : Operation 217 [2/2] (3.25ns)   --->   "%con128_load_11 = load i8 %con128_addr_11" [clefia.c:124]   --->   Operation 217 'load' 'con128_load_11' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_12 : Operation 218 [1/1] (0.99ns)   --->   "%xor_ln124_24 = xor i8 %xor_ln124_8, i8 119" [clefia.c:124]   --->   Operation 218 'xor' 'xor_ln124_24' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_24, i8 %rk_addr_8" [clefia.c:124]   --->   Operation 219 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 13 <SV = 12> <Delay = 5.16>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%dst_read_assign_9_load_1 = load i8 %dst_read_assign_9" [clefia.c:124]   --->   Operation 220 'load' 'dst_read_assign_9_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (1.91ns)   --->   "%add_ln124_16 = add i8 %or_ln124_2, i8 3" [clefia.c:124]   --->   Operation 221 'add' 'add_ln124_16' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln124_19 = zext i8 %add_ln124_16" [clefia.c:124]   --->   Operation 222 'zext' 'zext_ln124_19' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%rk_addr_10 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_19" [clefia.c:124]   --->   Operation 223 'getelementptr' 'rk_addr_10' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.99ns)   --->   "%xor_ln124_10 = xor i8 %con128_load_10, i8 %dst_read_assign_9_load_1" [clefia.c:124]   --->   Operation 224 'xor' 'xor_ln124_10' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_10, i8 %rk_addr_10" [clefia.c:124]   --->   Operation 225 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 226 [1/1] (1.91ns)   --->   "%add_ln124_19 = add i8 %shl_ln, i8 108" [clefia.c:124]   --->   Operation 226 'add' 'add_ln124_19' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln124_22 = zext i8 %add_ln124_19" [clefia.c:124]   --->   Operation 227 'zext' 'zext_ln124_22' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%con128_addr_12 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_22" [clefia.c:124]   --->   Operation 228 'getelementptr' 'con128_addr_12' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_13 : Operation 229 [1/2] (3.25ns)   --->   "%con128_load_11 = load i8 %con128_addr_11" [clefia.c:124]   --->   Operation 229 'load' 'con128_load_11' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_13 : Operation 230 [2/2] (3.25ns)   --->   "%con128_load_12 = load i8 %con128_addr_12" [clefia.c:124]   --->   Operation 230 'load' 'con128_load_12' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_13 : Operation 231 [1/1] (0.99ns)   --->   "%xor_ln124_25 = xor i8 %xor_ln124_9, i8 102" [clefia.c:124]   --->   Operation 231 'xor' 'xor_ln124_25' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_25, i8 %rk_addr_9" [clefia.c:124]   --->   Operation 232 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 14 <SV = 13> <Delay = 5.16>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%dst_read_assign_10_load_1 = load i8 %dst_read_assign_10" [clefia.c:124]   --->   Operation 233 'load' 'dst_read_assign_10_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (1.91ns)   --->   "%add_ln124_18 = add i8 %or_ln124_2, i8 4" [clefia.c:124]   --->   Operation 234 'add' 'add_ln124_18' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln124_21 = zext i8 %add_ln124_18" [clefia.c:124]   --->   Operation 235 'zext' 'zext_ln124_21' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%rk_addr_11 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_21" [clefia.c:124]   --->   Operation 236 'getelementptr' 'rk_addr_11' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.99ns)   --->   "%xor_ln124_11 = xor i8 %con128_load_11, i8 %dst_read_assign_10_load_1" [clefia.c:124]   --->   Operation 237 'xor' 'xor_ln124_11' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_11, i8 %rk_addr_11" [clefia.c:124]   --->   Operation 238 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 239 [1/1] (1.91ns)   --->   "%add_ln124_21 = add i8 %shl_ln, i8 109" [clefia.c:124]   --->   Operation 239 'add' 'add_ln124_21' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln124_24 = zext i8 %add_ln124_21" [clefia.c:124]   --->   Operation 240 'zext' 'zext_ln124_24' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%con128_addr_13 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_24" [clefia.c:124]   --->   Operation 241 'getelementptr' 'con128_addr_13' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_14 : Operation 242 [1/2] (3.25ns)   --->   "%con128_load_12 = load i8 %con128_addr_12" [clefia.c:124]   --->   Operation 242 'load' 'con128_load_12' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_14 : Operation 243 [2/2] (3.25ns)   --->   "%con128_load_13 = load i8 %con128_addr_13" [clefia.c:124]   --->   Operation 243 'load' 'con128_load_13' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_14 : Operation 244 [1/1] (0.99ns)   --->   "%xor_ln124_26 = xor i8 %xor_ln124_10, i8 85" [clefia.c:124]   --->   Operation 244 'xor' 'xor_ln124_26' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_26, i8 %rk_addr_10" [clefia.c:124]   --->   Operation 245 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 15 <SV = 14> <Delay = 5.16>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%dst_read_assign_11_load_1 = load i8 %dst_read_assign_11" [clefia.c:124]   --->   Operation 246 'load' 'dst_read_assign_11_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (1.91ns)   --->   "%add_ln124_20 = add i8 %or_ln124_2, i8 5" [clefia.c:124]   --->   Operation 247 'add' 'add_ln124_20' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln124_23 = zext i8 %add_ln124_20" [clefia.c:124]   --->   Operation 248 'zext' 'zext_ln124_23' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%rk_addr_12 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_23" [clefia.c:124]   --->   Operation 249 'getelementptr' 'rk_addr_12' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.99ns)   --->   "%xor_ln124_12 = xor i8 %con128_load_12, i8 %dst_read_assign_11_load_1" [clefia.c:124]   --->   Operation 250 'xor' 'xor_ln124_12' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_12, i8 %rk_addr_12" [clefia.c:124]   --->   Operation 251 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 252 [1/1] (1.91ns)   --->   "%add_ln124_23 = add i8 %shl_ln, i8 110" [clefia.c:124]   --->   Operation 252 'add' 'add_ln124_23' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln124_26 = zext i8 %add_ln124_23" [clefia.c:124]   --->   Operation 253 'zext' 'zext_ln124_26' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%con128_addr_14 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_26" [clefia.c:124]   --->   Operation 254 'getelementptr' 'con128_addr_14' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_15 : Operation 255 [1/2] (3.25ns)   --->   "%con128_load_13 = load i8 %con128_addr_13" [clefia.c:124]   --->   Operation 255 'load' 'con128_load_13' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_15 : Operation 256 [2/2] (3.25ns)   --->   "%con128_load_14 = load i8 %con128_addr_14" [clefia.c:124]   --->   Operation 256 'load' 'con128_load_14' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_15 : Operation 257 [1/1] (0.99ns)   --->   "%xor_ln124_27 = xor i8 %xor_ln124_11, i8 68" [clefia.c:124]   --->   Operation 257 'xor' 'xor_ln124_27' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_27, i8 %rk_addr_11" [clefia.c:124]   --->   Operation 258 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 16 <SV = 15> <Delay = 5.16>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%dst_read_assign_12_load_1 = load i8 %dst_read_assign_12" [clefia.c:124]   --->   Operation 259 'load' 'dst_read_assign_12_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (1.91ns)   --->   "%add_ln124_22 = add i8 %or_ln124_2, i8 6" [clefia.c:124]   --->   Operation 260 'add' 'add_ln124_22' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln124_25 = zext i8 %add_ln124_22" [clefia.c:124]   --->   Operation 261 'zext' 'zext_ln124_25' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%rk_addr_13 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_25" [clefia.c:124]   --->   Operation 262 'getelementptr' 'rk_addr_13' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.99ns)   --->   "%xor_ln124_13 = xor i8 %con128_load_13, i8 %dst_read_assign_12_load_1" [clefia.c:124]   --->   Operation 263 'xor' 'xor_ln124_13' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_13, i8 %rk_addr_13" [clefia.c:124]   --->   Operation 264 'store' 'store_ln124' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 265 [1/1] (1.91ns)   --->   "%add_ln124_25 = add i8 %shl_ln, i8 111" [clefia.c:124]   --->   Operation 265 'add' 'add_ln124_25' <Predicate = (!icmp_ln309)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln124_28 = zext i8 %add_ln124_25" [clefia.c:124]   --->   Operation 266 'zext' 'zext_ln124_28' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%con128_addr_15 = getelementptr i8 %con128, i64 0, i64 %zext_ln124_28" [clefia.c:124]   --->   Operation 267 'getelementptr' 'con128_addr_15' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_16 : Operation 268 [1/2] (3.25ns)   --->   "%con128_load_14 = load i8 %con128_addr_14" [clefia.c:124]   --->   Operation 268 'load' 'con128_load_14' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_16 : Operation 269 [2/2] (3.25ns)   --->   "%con128_load_15 = load i8 %con128_addr_15" [clefia.c:124]   --->   Operation 269 'load' 'con128_load_15' <Predicate = (!icmp_ln309)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_16 : Operation 270 [1/1] (0.99ns)   --->   "%xor_ln124_28 = xor i8 %xor_ln124_12, i8 51" [clefia.c:124]   --->   Operation 270 'xor' 'xor_ln124_28' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_28, i8 %rk_addr_12" [clefia.c:124]   --->   Operation 271 'store' 'store_ln124' <Predicate = (!icmp_ln309 & empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 272 [1/1] (1.58ns)   --->   "%store_ln309 = store i4 %add_ln309, i4 %i" [clefia.c:309]   --->   Operation 272 'store' 'store_ln309' <Predicate = (!icmp_ln309)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 5.16>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%dst_read_assign_13_load_1 = load i8 %dst_read_assign_13" [clefia.c:124]   --->   Operation 273 'load' 'dst_read_assign_13_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (1.91ns)   --->   "%add_ln124_24 = add i8 %or_ln124_2, i8 7" [clefia.c:124]   --->   Operation 274 'add' 'add_ln124_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln124_27 = zext i8 %add_ln124_24" [clefia.c:124]   --->   Operation 275 'zext' 'zext_ln124_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%rk_addr_14 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_27" [clefia.c:124]   --->   Operation 276 'getelementptr' 'rk_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.99ns)   --->   "%xor_ln124_14 = xor i8 %con128_load_14, i8 %dst_read_assign_13_load_1" [clefia.c:124]   --->   Operation 277 'xor' 'xor_ln124_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_14, i8 %rk_addr_14" [clefia.c:124]   --->   Operation 278 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_17 : Operation 279 [1/2] (3.25ns)   --->   "%con128_load_15 = load i8 %con128_addr_15" [clefia.c:124]   --->   Operation 279 'load' 'con128_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_17 : Operation 280 [1/1] (0.99ns)   --->   "%xor_ln124_29 = xor i8 %xor_ln124_13, i8 34" [clefia.c:124]   --->   Operation 280 'xor' 'xor_ln124_29' <Predicate = (empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_29, i8 %rk_addr_13" [clefia.c:124]   --->   Operation 281 'store' 'store_ln124' <Predicate = (empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 18 <SV = 17> <Delay = 5.16>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%dst_read_assign_14_load = load i8 %dst_read_assign_14" [clefia.c:309]   --->   Operation 282 'load' 'dst_read_assign_14_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln309 = trunc i8 %dst_read_assign_14_load" [clefia.c:309]   --->   Operation 283 'trunc' 'trunc_ln309' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [D:/tmp/CLEFIA_ip/solution2/directives.tcl:18]   --->   Operation 284 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clefia.c:300]   --->   Operation 285 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (1.91ns)   --->   "%add_ln124_26 = add i8 %or_ln124_2, i8 8" [clefia.c:124]   --->   Operation 286 'add' 'add_ln124_26' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln124_29 = zext i8 %add_ln124_26" [clefia.c:124]   --->   Operation 287 'zext' 'zext_ln124_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%rk_addr_15 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_29" [clefia.c:124]   --->   Operation 288 'getelementptr' 'rk_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.99ns)   --->   "%xor_ln124_15 = xor i8 %con128_load_15, i8 %dst_read_assign_14_load" [clefia.c:124]   --->   Operation 289 'xor' 'xor_ln124_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_15, i8 %rk_addr_15" [clefia.c:124]   --->   Operation 290 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 291 [1/1] (0.99ns)   --->   "%xor_ln124_30 = xor i8 %xor_ln124_14, i8 17" [clefia.c:124]   --->   Operation 291 'xor' 'xor_ln124_30' <Predicate = (empty_46)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_30, i8 %rk_addr_14" [clefia.c:124]   --->   Operation 292 'store' 'store_ln124' <Predicate = (empty_46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln314 = br void %for.inc" [clefia.c:314]   --->   Operation 293 'br' 'br_ln314' <Predicate = (empty_46)> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%idx42_load = load i8 %idx42" [clefia.c:315]   --->   Operation 294 'load' 'idx42_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%lk_0_load_1 = load i8 %lk_0" [clefia.c:246->clefia.c:314]   --->   Operation 295 'load' 'lk_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%dst_read_assign_load = load i8 %dst_read_assign" [clefia.c:247->clefia.c:314]   --->   Operation 296 'load' 'dst_read_assign_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%dst_read_assign_1_load = load i8 %dst_read_assign_1" [clefia.c:248->clefia.c:314]   --->   Operation 297 'load' 'dst_read_assign_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%dst_read_assign_2_load = load i8 %dst_read_assign_2" [clefia.c:249->clefia.c:314]   --->   Operation 298 'load' 'dst_read_assign_2_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%dst_read_assign_3_load = load i8 %dst_read_assign_3" [clefia.c:250->clefia.c:314]   --->   Operation 299 'load' 'dst_read_assign_3_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%dst_read_assign_4_load = load i8 %dst_read_assign_4" [clefia.c:251->clefia.c:314]   --->   Operation 300 'load' 'dst_read_assign_4_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%dst_read_assign_5_load = load i8 %dst_read_assign_5" [clefia.c:252->clefia.c:314]   --->   Operation 301 'load' 'dst_read_assign_5_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%dst_read_assign_6_load = load i8 %dst_read_assign_6" [clefia.c:253->clefia.c:314]   --->   Operation 302 'load' 'dst_read_assign_6_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%dst_read_assign_7_load = load i8 %dst_read_assign_7" [clefia.c:256->clefia.c:314]   --->   Operation 303 'load' 'dst_read_assign_7_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%dst_read_assign_8_load = load i8 %dst_read_assign_8" [clefia.c:257->clefia.c:314]   --->   Operation 304 'load' 'dst_read_assign_8_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%dst_read_assign_9_load = load i8 %dst_read_assign_9" [clefia.c:258->clefia.c:314]   --->   Operation 305 'load' 'dst_read_assign_9_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%dst_read_assign_10_load = load i8 %dst_read_assign_10" [clefia.c:259->clefia.c:314]   --->   Operation 306 'load' 'dst_read_assign_10_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%dst_read_assign_11_load = load i8 %dst_read_assign_11" [clefia.c:260->clefia.c:314]   --->   Operation 307 'load' 'dst_read_assign_11_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%dst_read_assign_12_load = load i8 %dst_read_assign_12" [clefia.c:261->clefia.c:314]   --->   Operation 308 'load' 'dst_read_assign_12_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%dst_read_assign_13_load = load i8 %dst_read_assign_13" [clefia.c:262->clefia.c:314]   --->   Operation 309 'load' 'dst_read_assign_13_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%dst_read_assign_14_load_1 = load i8 %dst_read_assign_14" [clefia.c:262->clefia.c:314]   --->   Operation 310 'load' 'dst_read_assign_14_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i8 %lk_0_load_1" [clefia.c:246->clefia.c:314]   --->   Operation 311 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %dst_read_assign_load, i32 1, i32 7" [clefia.c:246->clefia.c:314]   --->   Operation 312 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%t = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln" [clefia.c:246->clefia.c:314]   --->   Operation 313 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i8 %dst_read_assign_load" [clefia.c:247->clefia.c:314]   --->   Operation 314 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %dst_read_assign_1_load, i32 1, i32 7" [clefia.c:247->clefia.c:314]   --->   Operation 315 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%t_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln1" [clefia.c:247->clefia.c:314]   --->   Operation 316 'bitconcatenate' 't_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %dst_read_assign_1_load" [clefia.c:248->clefia.c:314]   --->   Operation 317 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %dst_read_assign_2_load, i32 1, i32 7" [clefia.c:248->clefia.c:314]   --->   Operation 318 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%t_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln2" [clefia.c:248->clefia.c:314]   --->   Operation 319 'bitconcatenate' 't_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i8 %dst_read_assign_2_load" [clefia.c:249->clefia.c:314]   --->   Operation 320 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %dst_read_assign_3_load, i32 1, i32 7" [clefia.c:249->clefia.c:314]   --->   Operation 321 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%t_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln3" [clefia.c:249->clefia.c:314]   --->   Operation 322 'bitconcatenate' 't_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %dst_read_assign_3_load" [clefia.c:250->clefia.c:314]   --->   Operation 323 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %dst_read_assign_4_load, i32 1, i32 7" [clefia.c:250->clefia.c:314]   --->   Operation 324 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%t_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln4" [clefia.c:250->clefia.c:314]   --->   Operation 325 'bitconcatenate' 't_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %dst_read_assign_4_load" [clefia.c:251->clefia.c:314]   --->   Operation 326 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %dst_read_assign_5_load, i32 1, i32 7" [clefia.c:251->clefia.c:314]   --->   Operation 327 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 328 [1/1] (0.00ns)   --->   "%t_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln5" [clefia.c:251->clefia.c:314]   --->   Operation 328 'bitconcatenate' 't_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i8 %dst_read_assign_5_load" [clefia.c:252->clefia.c:314]   --->   Operation 329 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %dst_read_assign_6_load, i32 1, i32 7" [clefia.c:252->clefia.c:314]   --->   Operation 330 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 331 [1/1] (0.00ns)   --->   "%t_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln6" [clefia.c:252->clefia.c:314]   --->   Operation 331 'bitconcatenate' 't_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %dst_read_assign_6_load" [clefia.c:253->clefia.c:314]   --->   Operation 332 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 333 [1/1] (0.00ns)   --->   "%t_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253, i7 %trunc_ln309" [clefia.c:253->clefia.c:314]   --->   Operation 333 'bitconcatenate' 't_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 334 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %dst_read_assign_7_load, i32 7" [clefia.c:255->clefia.c:314]   --->   Operation 334 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_0_load_1, i32 1, i32 7" [clefia.c:255->clefia.c:314]   --->   Operation 335 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%t_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_8, i1 %tmp" [clefia.c:255->clefia.c:314]   --->   Operation 336 'bitconcatenate' 't_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %dst_read_assign_8_load, i32 7" [clefia.c:256->clefia.c:314]   --->   Operation 337 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i8 %dst_read_assign_7_load" [clefia.c:256->clefia.c:314]   --->   Operation 338 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%t_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_1" [clefia.c:256->clefia.c:314]   --->   Operation 339 'bitconcatenate' 't_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %dst_read_assign_9_load, i32 7" [clefia.c:257->clefia.c:314]   --->   Operation 340 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i8 %dst_read_assign_8_load" [clefia.c:257->clefia.c:314]   --->   Operation 341 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 342 [1/1] (0.00ns)   --->   "%t_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_2" [clefia.c:257->clefia.c:314]   --->   Operation 342 'bitconcatenate' 't_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %dst_read_assign_10_load, i32 7" [clefia.c:258->clefia.c:314]   --->   Operation 343 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i8 %dst_read_assign_9_load" [clefia.c:258->clefia.c:314]   --->   Operation 344 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (0.00ns)   --->   "%t_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_3" [clefia.c:258->clefia.c:314]   --->   Operation 345 'bitconcatenate' 't_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %dst_read_assign_11_load, i32 7" [clefia.c:259->clefia.c:314]   --->   Operation 346 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i8 %dst_read_assign_10_load" [clefia.c:259->clefia.c:314]   --->   Operation 347 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%t_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_4" [clefia.c:259->clefia.c:314]   --->   Operation 348 'bitconcatenate' 't_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %dst_read_assign_12_load, i32 7" [clefia.c:260->clefia.c:314]   --->   Operation 349 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %dst_read_assign_11_load" [clefia.c:260->clefia.c:314]   --->   Operation 350 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "%t_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_5" [clefia.c:260->clefia.c:314]   --->   Operation 351 'bitconcatenate' 't_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %dst_read_assign_13_load, i32 7" [clefia.c:261->clefia.c:314]   --->   Operation 352 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %dst_read_assign_12_load" [clefia.c:261->clefia.c:314]   --->   Operation 353 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 354 [1/1] (0.00ns)   --->   "%t_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_6" [clefia.c:261->clefia.c:314]   --->   Operation 354 'bitconcatenate' 't_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %dst_read_assign_14_load_1, i32 7" [clefia.c:262->clefia.c:314]   --->   Operation 355 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i8 %dst_read_assign_13_load" [clefia.c:262->clefia.c:314]   --->   Operation 356 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 357 [1/1] (0.00ns)   --->   "%t_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_7" [clefia.c:262->clefia.c:314]   --->   Operation 357 'bitconcatenate' 't_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 358 [1/1] (1.91ns)   --->   "%add_ln315 = add i8 %idx42_load, i8 16" [clefia.c:315]   --->   Operation 358 'add' 'add_ln315' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 359 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_30, i8 %dst_read_assign_14" [clefia.c:309]   --->   Operation 359 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 360 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_29, i8 %dst_read_assign_13" [clefia.c:309]   --->   Operation 360 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 361 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_28, i8 %dst_read_assign_12" [clefia.c:309]   --->   Operation 361 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 362 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_27, i8 %dst_read_assign_11" [clefia.c:309]   --->   Operation 362 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 363 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_26, i8 %dst_read_assign_10" [clefia.c:309]   --->   Operation 363 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 364 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_25, i8 %dst_read_assign_9" [clefia.c:309]   --->   Operation 364 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 365 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_24, i8 %dst_read_assign_8" [clefia.c:309]   --->   Operation 365 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 366 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_23, i8 %dst_read_assign_7" [clefia.c:309]   --->   Operation 366 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 367 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_22, i8 %dst_read_assign_6" [clefia.c:309]   --->   Operation 367 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 368 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_21, i8 %dst_read_assign_5" [clefia.c:309]   --->   Operation 368 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 369 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_20, i8 %dst_read_assign_4" [clefia.c:309]   --->   Operation 369 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 370 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_19, i8 %dst_read_assign_3" [clefia.c:309]   --->   Operation 370 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 371 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_18, i8 %dst_read_assign_2" [clefia.c:309]   --->   Operation 371 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 372 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_17, i8 %dst_read_assign_1" [clefia.c:309]   --->   Operation 372 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 373 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t_16, i8 %dst_read_assign" [clefia.c:309]   --->   Operation 373 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 374 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %t, i8 %lk_0" [clefia.c:309]   --->   Operation 374 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 375 [1/1] (1.58ns)   --->   "%store_ln309 = store i8 %add_ln315, i8 %idx42" [clefia.c:309]   --->   Operation 375 'store' 'store_ln309' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln309 = br void %while.body.i13" [clefia.c:309]   --->   Operation 376 'br' 'br_ln309' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	'alloca' operation ('i') [20]  (0 ns)
	'load' operation ('i') on local variable 'i' [73]  (0 ns)
	'add' operation ('add_ln310', clefia.c:310) [103]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:310) [105]  (0 ns)
	'load' operation ('con128_load', clefia.c:124) on array 'con128' [109]  (3.25 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124', clefia.c:124) [106]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [108]  (0 ns)
	'load' operation ('con128_load_1', clefia.c:124) on array 'con128' [118]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_1', clefia.c:124) [115]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [117]  (0 ns)
	'load' operation ('con128_load_2', clefia.c:124) on array 'con128' [127]  (3.25 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_3', clefia.c:124) [124]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [126]  (0 ns)
	'load' operation ('con128_load_3', clefia.c:124) on array 'con128' [136]  (3.25 ns)

 <State 5>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_2', clefia.c:124) [120]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [122]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'rk' [132]  (3.25 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_6', clefia.c:124) [142]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [144]  (0 ns)
	'load' operation ('con128_load_5', clefia.c:124) on array 'con128' [154]  (3.25 ns)

 <State 7>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_5', clefia.c:124) [138]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [140]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_4', clefia.c:124 on array 'rk' [150]  (3.25 ns)

 <State 8>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_7', clefia.c:124) [147]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [149]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_5', clefia.c:124 on array 'rk' [159]  (3.25 ns)

 <State 9>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_9', clefia.c:124) [156]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [158]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_6', clefia.c:124 on array 'rk' [168]  (3.25 ns)

 <State 10>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_13', clefia.c:124) [178]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [180]  (0 ns)
	'load' operation ('con128_load_9', clefia.c:124) on array 'con128' [190]  (3.25 ns)

 <State 11>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_12', clefia.c:124) [174]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [176]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_8', clefia.c:124 on array 'rk' [186]  (3.25 ns)

 <State 12>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_14', clefia.c:124) [183]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [185]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_9', clefia.c:124 on array 'rk' [195]  (3.25 ns)

 <State 13>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_16', clefia.c:124) [192]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [194]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_10', clefia.c:124 on array 'rk' [204]  (3.25 ns)

 <State 14>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_18', clefia.c:124) [201]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [203]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_11', clefia.c:124 on array 'rk' [213]  (3.25 ns)

 <State 15>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_20', clefia.c:124) [210]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [212]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_12', clefia.c:124 on array 'rk' [222]  (3.25 ns)

 <State 16>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_22', clefia.c:124) [219]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [221]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_13', clefia.c:124 on array 'rk' [231]  (3.25 ns)

 <State 17>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_24', clefia.c:124) [228]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [230]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_14', clefia.c:124 on array 'rk' [240]  (3.25 ns)

 <State 18>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_26', clefia.c:124) [237]  (1.92 ns)
	'getelementptr' operation ('dst', clefia.c:124) [239]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_15', clefia.c:124 on array 'rk' [243]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
