
---------- Begin Simulation Statistics ----------
final_tick                                 2607776400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211614                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407896                       # Number of bytes of host memory used
host_op_rate                                   424505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.65                       # Real time elapsed on the host
host_tick_rate                               73150969                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7543878                       # Number of instructions simulated
sim_ops                                      15133274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002608                       # Number of seconds simulated
sim_ticks                                  2607776400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1558175                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             41534                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2238276                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1114842                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1558175                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           443333                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2339318                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   48729                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26253                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11551657                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7320161                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             41642                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2137596                       # Number of branches committed
system.cpu.commit.bw_lim_events               2651711                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             781                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1131854                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              7543878                       # Number of instructions committed
system.cpu.commit.committedOps               15133274                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6041604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.504844                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.643464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1425924     23.60%     23.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       474498      7.85%     31.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       416481      6.89%     38.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1072990     17.76%     56.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2651711     43.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6041604                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     240046                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                45348                       # Number of function calls committed.
system.cpu.commit.int_insts                  14936080                       # Number of committed integer instructions.
system.cpu.commit.loads                       1647747                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        39464      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         12733675     84.14%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           14505      0.10%     84.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37936      0.25%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           8969      0.06%     84.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1280      0.01%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6268      0.04%     84.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           47266      0.31%     85.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           39238      0.26%     85.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          63617      0.42%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1144      0.01%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1610333     10.64%     96.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         476140      3.15%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        37414      0.25%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        16025      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          15133274                       # Class of committed instruction
system.cpu.commit.refs                        2139912                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     7543878                       # Number of Instructions Simulated
system.cpu.committedOps                      15133274                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.864203                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.864203                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8293                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33718                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49447                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4793                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1099243                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               16626264                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   695197                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4412410                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  41729                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                103989                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1751528                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2047                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      525932                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           174                       # TLB misses on write requests
system.cpu.fetch.Branches                     2339318                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    595193                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5602640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5756                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        8536500                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  137                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           748                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   83458                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.358822                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             707306                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1163571                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.309391                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6352568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.669074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.728891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1692050     26.64%     26.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   208287      3.28%     29.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   115908      1.82%     31.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   829924     13.06%     44.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3506399     55.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6352568                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    414081                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   213927                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    885968000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    885968000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    885968000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    885967600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    885967600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    885967600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     11266000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     11265600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1182800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1182400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1182000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1182000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     16926000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     15746400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     16762400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     16738400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    230658000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    230699200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    230675600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    230690800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     6331964400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          166874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                49950                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2176933                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.425161                       # Inst execution rate
system.cpu.iew.exec_refs                      2278622                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     525448                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  750496                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1797847                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1313                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3472                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               552580                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16265082                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1753174                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             71327                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15810696                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3387                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 12280                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  41729                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 18550                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           590                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            59061                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          262                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       150098                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        60414                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             97                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        36667                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13283                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  18685990                       # num instructions consuming a value
system.cpu.iew.wb_count                      15779686                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.658720                       # average fanout of values written-back
system.cpu.iew.wb_producers                  12308838                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.420404                       # insts written-back per cycle
system.cpu.iew.wb_sent                       15789052                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20861835                       # number of integer regfile reads
system.cpu.int_regfile_writes                12938694                       # number of integer regfile writes
system.cpu.ipc                               1.157136                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.157136                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             52112      0.33%      0.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13289518     83.68%     84.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14573      0.09%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41756      0.26%     84.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10497      0.07%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1326      0.01%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6927      0.04%     84.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                51030      0.32%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                41022      0.26%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               64219      0.40%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2235      0.01%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1726115     10.87%     96.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              508547      3.20%     99.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           43741      0.28%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          28408      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15882026                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  268394                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              539183                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       260672                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             324270                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15561520                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           37602021                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15519014                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17072706                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16262922                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15882026                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2160                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1131797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             24587                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1379                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1628742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6352568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.500095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.588147                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1436674     22.62%     22.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              388254      6.11%     28.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              608057      9.57%     38.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1400674     22.05%     60.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2518909     39.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6352568                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.436102                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      595319                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           382                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             23209                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7526                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1797847                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              552580                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6686617                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    720                       # number of misc regfile writes
system.cpu.numCycles                          6519442                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     60                       # Number of system calls
system.cpu.rename.BlockCycles                  895367                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              19709704                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              146                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  51067                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   759017                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  12789                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4482                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              41725578                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               16509657                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            21438728                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4443245                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  89989                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  41729                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                192114                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1729001                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            459936                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         22112260                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21096                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                922                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    221080                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            975                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     19655021                       # The number of ROB reads
system.cpu.rob.rob_writes                    32842215                       # The number of ROB writes
system.cpu.timesIdled                            1747                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          460                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          40024                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              460                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          808                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            808                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               96                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23618                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12370                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1361                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8383                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1504                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1504                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12370                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       975040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       975040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  975040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13874                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13874    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13874                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11659698                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           30074102                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18384                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4266                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24945                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1134                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2268                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2268                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18384                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9665                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        51008                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   60673                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       211520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1295936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1507456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10976                       # Total snoops (count)
system.l2bus.snoopTraffic                       87296                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31625                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014925                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121254                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31153     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      472      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31625                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20813598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19802175                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3970797                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2607776400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       591155                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           591155                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       591155                       # number of overall hits
system.cpu.icache.overall_hits::total          591155                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4037                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4037                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4037                       # number of overall misses
system.cpu.icache.overall_misses::total          4037                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    186594000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186594000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    186594000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186594000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       595192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       595192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       595192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       595192                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006783                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006783                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006783                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006783                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46220.956156                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46220.956156                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46220.956156                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46220.956156                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          729                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          729                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          729                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          729                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3308                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3308                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3308                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3308                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151045600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151045600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151045600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151045600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005558                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005558                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005558                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005558                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45660.701330                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45660.701330                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45660.701330                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45660.701330                       # average overall mshr miss latency
system.cpu.icache.replacements                   3052                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       591155                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          591155                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4037                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4037                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    186594000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186594000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       595192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       595192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46220.956156                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46220.956156                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          729                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          729                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151045600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151045600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005558                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005558                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45660.701330                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45660.701330                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.945302                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              433907                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3052                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            142.171363                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.945302                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1193692                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1193692                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2148661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2148661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2148661                       # number of overall hits
system.cpu.dcache.overall_hits::total         2148661                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35292                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35292                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35292                       # number of overall misses
system.cpu.dcache.overall_misses::total         35292                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1713716000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1713716000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1713716000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1713716000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2183953                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2183953                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2183953                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2183953                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48558.200159                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48558.200159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48558.200159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48558.200159                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28674                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               747                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.385542                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1859                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2905                       # number of writebacks
system.cpu.dcache.writebacks::total              2905                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22422                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22422                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17344                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    590152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    590152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    590152000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249632437                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    839784437                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005893                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005893                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005893                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007942                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45854.856255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45854.856255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45854.856255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55796.253241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48419.305639                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16320                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1658325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1658325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1597433200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1597433200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1691307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1691307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019501                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019501                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48433.484931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48433.484931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477345200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477345200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45019.824578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45019.824578                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       490336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         490336                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    116282800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    116282800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       492646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       492646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004689                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004689                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50338.874459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50338.874459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2267                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2267                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112806800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112806800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49760.388178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49760.388178                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4474                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4474                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249632437                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249632437                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55796.253241                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55796.253241                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1004.560300                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              672421                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.202267                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   768.964318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   235.595983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.750942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.230074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          750                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.219727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4385250                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4385250                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1284                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5080                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1051                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7415                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1284                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5080                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1051                       # number of overall hits
system.l2cache.overall_hits::total               7415                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2021                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7790                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3423                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13234                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2021                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7790                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3423                       # number of overall misses
system.l2cache.overall_misses::total            13234                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136257200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    531721600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238245665                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    906224465                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136257200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    531721600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238245665                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    906224465                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3305                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12870                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4474                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20649                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3305                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12870                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4474                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20649                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.611498                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.605284                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.765087                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.640903                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.611498                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.605284                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.765087                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.640903                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67420.682830                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68256.944801                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69601.421268                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68476.988439                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67420.682830                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68256.944801                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69601.421268                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68476.988439                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1361                       # number of writebacks
system.l2cache.writebacks::total                 1361                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             29                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            29                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2021                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7779                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3405                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13205                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2021                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7779                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3405                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          669                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13874                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120089200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    469057200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210142484                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    799288884                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120089200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    469057200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210142484                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     40266548                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    839555432                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.611498                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.604429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.761064                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.639498                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.611498                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.604429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.761064                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.671897                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59420.682830                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60297.878905                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61715.854332                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60529.260432                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59420.682830                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60297.878905                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61715.854332                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60189.159940                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60512.860891                       # average overall mshr miss latency
system.l2cache.replacements                      9839                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2905                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2905                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2905                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2905                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          365                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          365                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          669                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          669                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     40266548                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     40266548                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60189.159940                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60189.159940                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          763                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              763                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1505                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1505                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    103669200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    103669200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2268                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2268                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.663580                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.663580                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68883.189369                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68883.189369                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1504                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1504                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     91621600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     91621600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.663139                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.663139                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60918.617021                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60918.617021                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1284                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4317                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1051                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6652                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2021                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6285                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3423                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11729                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136257200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    428052400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238245665                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    802555265                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3305                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10602                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4474                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18381                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.611498                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.592813                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.765087                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.638105                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67420.682830                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68106.984885                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69601.421268                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68424.866996                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           28                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2021                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6275                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3405                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11701                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120089200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    377435600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210142484                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    707667284                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.611498                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.591869                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.761064                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.636581                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59420.682830                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60149.099602                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61715.854332                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60479.214084                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3936.697707                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27242                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9839                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.768777                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    25.662411                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   720.109483                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2104.007476                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   903.837760                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   183.080577                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.006265                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.175808                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.513674                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220664                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.044697                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.961108                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1063                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3033                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1063                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2975                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.259521                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.740479                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               334031                       # Number of tag accesses
system.l2cache.tags.data_accesses              334031                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2607776400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          497856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        42816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              887936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87104                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87104                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2021                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7779                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3405                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          669                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13874                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1361                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1361                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           49599344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          190912074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     83565447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     16418586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              340495450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      49599344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          49599344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        33401637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              33401637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        33401637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          49599344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         190912074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     83565447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     16418586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             373897087                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3212706800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1217784                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407896                       # Number of bytes of host memory used
host_op_rate                                  2324828                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.67                       # Real time elapsed on the host
host_tick_rate                               69801020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10553820                       # Number of instructions simulated
sim_ops                                      20148068                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000605                       # Number of seconds simulated
sim_ticks                                   604930400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               503279                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               659                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            503314                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             502534                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          503279                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              745                       # Number of indirect misses.
system.cpu.branchPred.lookups                  503379                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      38                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7511673                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2010196                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               659                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     501939                       # Number of branches committed
system.cpu.commit.bw_lim_events               1001986                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6461                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3009942                       # Number of instructions committed
system.cpu.commit.committedOps                5014794                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1509956                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.321152                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.959957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3549      0.24%      0.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3422      0.23%      0.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       499569     33.09%     33.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1430      0.09%     33.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1001986     66.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1509956                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    3                       # Number of function calls committed.
system.cpu.commit.int_insts                   5014792                       # Number of committed integer instructions.
system.cpu.commit.loads                        501035                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4513239     90.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          501035      9.99%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            519      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5014794                       # Class of committed instruction
system.cpu.commit.refs                         501554                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3009942                       # Number of Instructions Simulated
system.cpu.committedOps                       5014794                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.502444                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.502444                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           53                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           53                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             3                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  1230                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5027917                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2204                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1507170                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    659                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   579                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      501691                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             5                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         521                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      503379                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2386                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1508516                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    94                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3019792                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1318                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.332851                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2667                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             502572                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.996786                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1511842                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.327526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.953894                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3329      0.22%      0.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      116      0.01%      0.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   501007     33.14%     33.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      997      0.07%     33.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1006393     66.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1511842                       # Number of instructions fetched each cycle (Total)
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    301106400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    301106000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    301106000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    301106400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    301106400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    301106400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     50223200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     50223600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     50222800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     50223200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2007530400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                             484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  665                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   501948                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.318004                       # Inst execution rate
system.cpu.iew.exec_refs                       502212                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        521                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1227                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                501718                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  578                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5021256                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                501691                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               936                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5017903                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    659                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          683                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           60                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            583                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8018501                       # num instructions consuming a value
system.cpu.iew.wb_count                       5017252                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.500421                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4012624                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.317573                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5017794                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 10030458                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4515310                       # number of integer regfile writes
system.cpu.ipc                               1.990273                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.990273                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4516596     89.99%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               501708     10.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 522      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5018839                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5018826                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11549522                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5017252                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5027717                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5021255                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5018839                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 2                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined        16421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1511842                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.319685                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.961089                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                4475      0.30%      0.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1685      0.11%      0.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              501930     33.20%     33.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1714      0.11%     33.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1002038     66.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1511842                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.318622                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2386                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 2                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               501718                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 578                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1506647                       # number of misc regfile reads
system.cpu.numCycles                          1512326                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    1227                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6521398                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                     2857                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups              19081896                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5026310                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6536830                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1506594                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    659                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   503                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15430                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         10047511                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              2                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  1                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2011                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5529225                       # The number of ROB reads
system.cpu.rob.rob_writes                    10044398                       # The number of ROB writes
system.cpu.timesIdled                              10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           17                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests             34                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             8                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  4                       # Transaction distribution
system.membus.trans_dist::CleanEvict                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             4                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 4                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       4    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   4                       # Request fanout histogram
system.membus.reqLayer2.occupancy                3200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy               8900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  17                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                21                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             17                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           45                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                      51                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     1088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 21                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       21    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   21                       # Request fanout histogram
system.l2bus.respLayer1.occupancy                2400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                13600                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       604930400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2370                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2370                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2370                       # number of overall hits
system.cpu.icache.overall_hits::total            2370                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       381200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       381200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       381200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       381200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2386                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2386                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2386                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2386                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006706                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006706                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006706                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006706                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        23825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        23825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        23825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        23825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       369200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       369200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       369200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       369200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006706                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006706                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006706                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006706                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        23075                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        23075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        23075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        23075                       # average overall mshr miss latency
system.cpu.icache.replacements                     15                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2370                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2370                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       381200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       381200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006706                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006706                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        23825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        23825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       369200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       369200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006706                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006706                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        23075                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        23075                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                8672                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                15                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            578.133333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4787                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4787                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       502189                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           502189                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       502189                       # number of overall hits
system.cpu.dcache.overall_hits::total          502189                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           16                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           16                       # number of overall misses
system.cpu.dcache.overall_misses::total            16                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data       110400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       110400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data       110400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       110400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       502205                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502205                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       502205                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       502205                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data         6900                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total         6900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data         6900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total         6900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data        19200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        19200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data        19200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        19200                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data         9600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total         9600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data         9600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total         9600                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       501670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          501670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           16                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       110400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       110400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       501686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       501686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data         6900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total         6900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data        19200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total        19200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data         9600                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total         9600                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   3                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          799                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher          225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.780273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.219727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          753                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.219727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1004412                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1004412                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  13                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              2                       # number of overall hits
system.l2cache.overall_hits::total                 13                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst             4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                 4                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst            4                       # number of overall misses
system.l2cache.overall_misses::total                4                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       258800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total       258800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       258800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total       258800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              17                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             17                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.266667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.235294                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.266667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.235294                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64700                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        64700                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64700                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        64700                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       226800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total       226800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       226800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total       226800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.266667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.235294                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.266667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.235294                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56700                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        56700                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56700                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        56700                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       258800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total       258800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           17                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.266667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.235294                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64700                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        64700                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       226800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total       226800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.266667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.235294                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56700                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        56700                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     18                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                    4                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.500000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           36                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1069.996613                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1929.003387                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher          857                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          204                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008789                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.261230                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.470948                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.209229                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.049805                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1063                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3033                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1063                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2975                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.259521                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.740479                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  276                       # Number of tag accesses
system.l2cache.tags.data_accesses                 276                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    604930400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                 256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            256                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst                4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                    4                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             423189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 423189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        423189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            423189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            423189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                423189                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3273708800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               14307034                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413016                       # Number of bytes of host memory used
host_op_rate                                 27312466                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.75                       # Real time elapsed on the host
host_tick_rate                               81754915                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10674137                       # Number of instructions simulated
sim_ops                                      20378994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000061                       # Number of seconds simulated
sim_ticks                                    61002000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                28338                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2041                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             27928                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11649                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           28338                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            16689                       # Number of indirect misses.
system.cpu.branchPred.lookups                   32200                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2073                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1553                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    138316                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    81110                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2076                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      24380                       # Number of branches committed
system.cpu.commit.bw_lim_events                 36161                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           39520                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               120317                       # Number of instructions committed
system.cpu.commit.committedOps                 230926                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       120854                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.910785                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.671117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        40740     33.71%     33.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        16240     13.44%     47.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13097     10.84%     57.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14616     12.09%     70.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        36161     29.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       120854                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      12719                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1707                       # Number of function calls committed.
system.cpu.commit.int_insts                    222526                       # Number of committed integer instructions.
system.cpu.commit.loads                         29520                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          969      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           174197     75.43%     75.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             503      0.22%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.10%     76.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            401      0.17%     76.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.10%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             106      0.05%     76.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1756      0.76%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2380      1.03%     78.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3123      1.35%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            74      0.03%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           27116     11.74%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          16362      7.09%     98.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2404      1.04%     99.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1084      0.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            230926                       # Class of committed instruction
system.cpu.commit.refs                          46966                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      120317                       # Number of Instructions Simulated
system.cpu.committedOps                        230926                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.267527                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.267527                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           66                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          152                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          278                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            22                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21703                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 285639                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    29810                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     76166                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2084                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2301                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       33096                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            94                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       18910                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       32200                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     21537                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         98424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   481                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         154416                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           220                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4168                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.211141                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              31292                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              13722                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.012531                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             132064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.247940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.884208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    49258     37.30%     37.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7237      5.48%     42.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4176      3.16%     45.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4289      3.25%     49.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    67104     50.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               132064                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     20642                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10873                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     12932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     12932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     12932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     12932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     12932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     12932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       157200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       156800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        71200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        71200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        71200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        71200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       783200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       781600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       786400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       780400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      5319200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      5316000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      5314800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      5316800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      102594000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           20441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2540                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    26042                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.669198                       # Inst execution rate
system.cpu.iew.exec_refs                        51825                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      18845                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14769                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 35198                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                35                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                20302                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              270432                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 32980                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3761                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                254561                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   222                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2084                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   292                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1474                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5680                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2856                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2172                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            368                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    284503                       # num instructions consuming a value
system.cpu.iew.wb_count                        252926                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.624327                       # average fanout of values written-back
system.cpu.iew.wb_producers                    177623                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.658477                       # insts written-back per cycle
system.cpu.iew.wb_sent                         253499                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   377499                       # number of integer regfile reads
system.cpu.int_regfile_writes                  197240                       # number of integer regfile writes
system.cpu.ipc                               0.788938                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.788938                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1837      0.71%      0.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                193989     75.10%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  504      0.20%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   281      0.11%     76.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 476      0.18%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.09%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  128      0.05%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1918      0.74%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2509      0.97%     78.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3142      1.22%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                132      0.05%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                31183     12.07%     91.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               17977      6.96%     98.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2762      1.07%     99.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1245      0.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 258319                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   13758                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               27591                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        13515                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              16135                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 242724                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             621998                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       239411                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            293823                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     270117                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    258319                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 315                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           39517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               884                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            187                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        51547                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        132064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.956014                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.627981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               43367     32.84%     32.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12851      9.73%     42.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17155     12.99%     55.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               23606     17.87%     73.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               35085     26.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          132064                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.693840                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       21575                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            69                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               629                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              290                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                35198                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               20302                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  106614                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           152505                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   16606                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                265990                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    680                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    31256                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    274                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    51                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                719802                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 281279                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              320569                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     76896                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1380                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2084                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2496                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    54604                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             22604                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           420936                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2726                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2748                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       355139                       # The number of ROB reads
system.cpu.rob.rob_writes                      552153                       # The number of ROB writes
system.cpu.timesIdled                             278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           40                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1589                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               40                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           21                       # Transaction distribution
system.membus.trans_dist::CleanEvict              342                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           381                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               387                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     387    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 387                       # Request fanout histogram
system.membus.reqLayer2.occupancy              333636                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             835364                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 773                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           169                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1021                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 21                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                21                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            774                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1438                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          945                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2383                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        30656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        29632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    60288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               396                       # Total snoops (count)
system.l2bus.snoopTraffic                        1344                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1191                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.036944                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.188703                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1147     96.31%     96.31% # Request fanout histogram
system.l2bus.snoop_fanout::1                       44      3.69%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1191                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              378000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               768756                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              574800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        61002000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        20953                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            20953                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        20953                       # number of overall hits
system.cpu.icache.overall_hits::total           20953                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          584                       # number of overall misses
system.cpu.icache.overall_misses::total           584                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22806000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22806000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22806000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22806000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        21537                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        21537                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        21537                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        21537                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.027116                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.027116                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.027116                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.027116                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39051.369863                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39051.369863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39051.369863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39051.369863                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          105                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          479                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          479                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          479                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17787200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17787200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17787200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17787200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022241                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022241                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022241                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022241                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37134.029228                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37134.029228                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37134.029228                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37134.029228                       # average overall mshr miss latency
system.cpu.icache.replacements                    479                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        20953                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           20953                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           584                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22806000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22806000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        21537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        21537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.027116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.027116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39051.369863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39051.369863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17787200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17787200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022241                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022241                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37134.029228                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37134.029228                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              175701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               735                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            239.048980                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             43553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            43553                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        48586                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            48586                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        48586                       # number of overall hits
system.cpu.dcache.overall_hits::total           48586                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          506                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            506                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          506                       # number of overall misses
system.cpu.dcache.overall_misses::total           506                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20108400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20108400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20108400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20108400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        49092                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        49092                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        49092                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        49092                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010307                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010307                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010307                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39739.920949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39739.920949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39739.920949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39739.920949                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          244                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                16                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          148                       # number of writebacks
system.cpu.dcache.writebacks::total               148                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          235                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          235                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          315                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9882400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9882400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9882400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2566756                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12449156                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006417                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36466.420664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36466.420664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36466.420664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58335.363636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39521.130159                       # average overall mshr miss latency
system.cpu.dcache.replacements                    315                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        31099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           31099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        31584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        31584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015356                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015356                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40226.804124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40226.804124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9300800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9300800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37203.200000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37203.200000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        17487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          17487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           21                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       598400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       598400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        17508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28495.238095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28495.238095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       581600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       581600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001199                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001199                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27695.238095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27695.238095                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2566756                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2566756                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58335.363636                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58335.363636                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2044673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1527.014937                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   812.317236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   211.682764                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.793279                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.206721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          575                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.181641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             98499                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            98499                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             255                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             145                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 407                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            255                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            145                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                407                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           225                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           126                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               388                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          225                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          126                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              388                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15066800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8325600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2486363                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25878763                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15066800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8325600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2486363                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25878763                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          480                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          271                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             795                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          480                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          271                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            795                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.468750                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.464945                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.488050                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.468750                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.464945                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.488050                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66963.555556                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66076.190476                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        67199                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66697.842784                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66963.555556                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66076.190476                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        67199                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66697.842784                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             21                       # number of writebacks
system.l2cache.writebacks::total                   21                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          225                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          126                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          225                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          126                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13274800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7317600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2190363                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22782763                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13274800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7317600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2190363                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22782763                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.468750                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.464945                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.488050                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.468750                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.464945                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.488050                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58999.111111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58076.190476                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59199                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58718.461340                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58999.111111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58076.190476                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59199                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58718.461340                       # average overall mshr miss latency
system.l2cache.replacements                       396                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          148                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          148                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          148                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          148                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           15                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               15                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       430400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       430400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           21                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.285714                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.285714                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71733.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71733.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       382400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       382400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63733.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63733.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          255                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          130                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          392                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          225                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          120                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          382                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15066800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7895200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2486363                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25448363                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          480                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          250                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          774                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.468750                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.480000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.493540                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66963.555556                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65793.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        67199                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66618.751309                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          225                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          120                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          382                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13274800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6935200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2190363                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22400363                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.468750                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.480000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.493540                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58999.111111                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57793.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59199                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58639.693717                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14642                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4492                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.259573                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.006819                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1133.168993                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1901.359515                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   822.885996                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   199.578676                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009523                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.276653                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.464199                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.200900                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.048725                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          970                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3126                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          932                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2710                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.236816                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.763184                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                13108                       # Number of tag accesses
system.l2cache.tags.data_accesses               13108                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     61002000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14336                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1344                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1344                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              224                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              126                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  387                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            21                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  21                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          235008688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          132192387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     38818399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              406019475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     235008688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         235008688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        22032065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              22032065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        22032065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         235008688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         132192387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     38818399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             428051539                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
