/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/


/* clang-format off */
#ifndef LLD_TOF2_INTERRUPT_STRUCT_MBUS_INCLUDED
#define LLD_TOF2_INTERRUPT_STRUCT_MBUS_INCLUDED

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P1_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P1_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P1_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P1_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p1.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p1.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p1.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p1.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P1_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p1.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p1.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p1.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p1.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P1_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p1.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P1_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p1.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P1_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P1_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P1_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P1_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P1_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P1_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P1_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P1_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P1_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P1_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P1_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P1_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P1_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p1.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P1_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P1_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P2_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P2_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P2_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P2_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p2.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p2.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p2.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p2.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P2_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p2.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p2.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p2.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p2.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P2_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p2.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P2_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p2.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P2_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P2_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P2_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P2_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P2_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P2_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P2_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P2_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P2_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P2_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P2_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P2_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P2_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p2.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P2_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P2_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P3_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P3_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P3_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P3_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p3.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p3.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p3.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p3.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P3_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p3.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p3.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p3.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p3.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P3_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p3.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P3_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p3.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P3_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P3_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P3_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P3_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P3_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P3_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P3_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P3_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P3_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P3_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P3_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P3_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P3_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p3.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P3_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P3_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P4_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P4_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P4_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P4_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p4.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p4.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p4.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p4.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P4_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p4.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p4.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p4.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p4.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P4_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p4.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P4_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p4.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P4_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P4_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P4_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P4_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P4_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P4_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P4_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P4_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P4_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P4_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P4_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P4_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P4_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p4.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P4_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P4_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P5_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P5_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P5_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P5_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p5.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p5.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p5.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p5.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P5_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p5.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p5.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p5.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p5.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P5_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p5.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P5_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p5.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P5_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P5_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P5_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P5_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P5_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P5_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P5_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P5_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P5_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P5_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P5_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P5_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P5_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p5.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P5_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P5_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P6_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P6_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P6_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P6_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p6.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p6.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p6.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p6.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P6_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p6.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p6.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p6.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p6.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P6_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p6.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P6_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p6.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P6_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P6_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P6_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P6_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P6_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P6_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P6_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P6_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P6_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P6_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P6_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P6_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P6_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p6.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P6_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P6_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P7_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P7_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P7_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P7_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p7.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p7.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p7.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p7.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P7_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p7.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p7.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p7.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p7.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P7_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p7.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P7_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p7.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P7_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P7_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P7_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P7_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P7_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P7_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P7_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P7_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P7_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P7_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P7_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P7_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P7_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p7.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P7_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P7_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P8_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P8_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P8_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P8_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p8.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p8.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p8.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p8.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P8_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p8.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p8.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p8.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p8.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P8_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p8.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P8_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p8.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P8_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P8_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P8_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P8_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P8_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P8_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P8_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P8_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P8_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P8_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P8_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P8_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P8_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p8.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P8_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P8_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P9_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P9_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P9_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P9_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p9.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p9.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p9.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p9.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P9_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p9.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p9.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p9.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p9.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P9_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p9.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P9_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p9.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P9_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P9_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P9_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P9_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P9_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P9_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P9_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P9_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P9_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P9_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P9_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P9_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P9_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p9.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P9_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P9_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P10_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P10_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P10_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P10_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p10.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p10.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p10.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p10.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P10_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p10.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p10.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p10.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p10.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P10_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p10.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P10_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p10.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P10_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P10_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P10_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P10_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P10_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P10_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P10_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P10_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P10_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P10_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P10_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P10_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P10_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p10.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P10_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P10_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P11_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P11_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P11_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P11_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p11.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p11.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p11.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p11.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P11_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p11.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p11.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p11.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p11.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P11_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p11.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P11_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[172]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[172]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[300]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[300]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[428]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[428]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[556]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[556]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[684]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[684]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[812]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[812]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
  {offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[940]),
   offsetof(tof2_reg, eth400g_p11.eth400g_umac4.dummy_register[940]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P11_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P11_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P11_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P11_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P11_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P11_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P11_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P11_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P11_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P11_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P11_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P11_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P11_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p11.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P11_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P11_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P12_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P12_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P12_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P12_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p12.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p12.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p12.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p12.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P12_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p12.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p12.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p12.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p12.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P12_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p12.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P12_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p12.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P12_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P12_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P12_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P12_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P12_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P12_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P12_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P12_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P12_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P12_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P12_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P12_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P12_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p12.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P12_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P12_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P13_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P13_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P13_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P13_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p13.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p13.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p13.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p13.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P13_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p13.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p13.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p13.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p13.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P13_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p13.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P13_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p13.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P13_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P13_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P13_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P13_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P13_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P13_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P13_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P13_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P13_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P13_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P13_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P13_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P13_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p13.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P13_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P13_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P14_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P14_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P14_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P14_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p14.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p14.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p14.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p14.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P14_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p14.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p14.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p14.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p14.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P14_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p14.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P14_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p14.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P14_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P14_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P14_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P14_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P14_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P14_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P14_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P14_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P14_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P14_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P14_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P14_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P14_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p14.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P14_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P14_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P15_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P15_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P15_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P15_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p15.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p15.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p15.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p15.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P15_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p15.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p15.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p15.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p15.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P15_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p15.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P15_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p15.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P15_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P15_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P15_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P15_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P15_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P15_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P15_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P15_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P15_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P15_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P15_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P15_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P15_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p15.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P15_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P15_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P16_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P16_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P16_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P16_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p16.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p16.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p16.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p16.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P16_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p16.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p16.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p16.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p16.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P16_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p16.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P16_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p16.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P16_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P16_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P16_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P16_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P16_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P16_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P16_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P16_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P16_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P16_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P16_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P16_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P16_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p16.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P16_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P16_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P17_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P17_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P17_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P17_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p17.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p17.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p17.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p17.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P17_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p17.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p17.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p17.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p17.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P17_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p17.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P17_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p17.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P17_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P17_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P17_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P17_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P17_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P17_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P17_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P17_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P17_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P17_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P17_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P17_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P17_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p17.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P17_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P17_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P18_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P18_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P18_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P18_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p18.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p18.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p18.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p18.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P18_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p18.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p18.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p18.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p18.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P18_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p18.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P18_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p18.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P18_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P18_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P18_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P18_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P18_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P18_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P18_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P18_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P18_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P18_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P18_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P18_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P18_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p18.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P18_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P18_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P19_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P19_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P19_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P19_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p19.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p19.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p19.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p19.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P19_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p19.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p19.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p19.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p19.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P19_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p19.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P19_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p19.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P19_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P19_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P19_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P19_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P19_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P19_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P19_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P19_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P19_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P19_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P19_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P19_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P19_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p19.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P19_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P19_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P20_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P20_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P20_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P20_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p20.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p20.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p20.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p20.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P20_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p20.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p20.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p20.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p20.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P20_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p20.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P20_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p20.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P20_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P20_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P20_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P20_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P20_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P20_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P20_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P20_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P20_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P20_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P20_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P20_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P20_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p20.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P20_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P20_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P21_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P21_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P21_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P21_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p21.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p21.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p21.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p21.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P21_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p21.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p21.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p21.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p21.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P21_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p21.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P21_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p21.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P21_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P21_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P21_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P21_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P21_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P21_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P21_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P21_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P21_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P21_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P21_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P21_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P21_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p21.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P21_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P21_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P22_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P22_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P22_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P22_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p22.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p22.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p22.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p22.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P22_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p22.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p22.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p22.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p22.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P22_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p22.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P22_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p22.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P22_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P22_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P22_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P22_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P22_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P22_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P22_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P22_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P22_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P22_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P22_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P22_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P22_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p22.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P22_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P22_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P23_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P23_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P23_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P23_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p23.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p23.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p23.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p23.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P23_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p23.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p23.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p23.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p23.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P23_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p23.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P23_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p23.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P23_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P23_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P23_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P23_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P23_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P23_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P23_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P23_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P23_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P23_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P23_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P23_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P23_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p23.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P23_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P23_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P24_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P24_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P24_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P24_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p24.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p24.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p24.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p24.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P24_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p24.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p24.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p24.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p24.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P24_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p24.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P24_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p24.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P24_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P24_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P24_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P24_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P24_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P24_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P24_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P24_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P24_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P24_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P24_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P24_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P24_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p24.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P24_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P24_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P25_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P25_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P25_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P25_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p25.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p25.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p25.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p25.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P25_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p25.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p25.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p25.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p25.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P25_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p25.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P25_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p25.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P25_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P25_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P25_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P25_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P25_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P25_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P25_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P25_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P25_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P25_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P25_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P25_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P25_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p25.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P25_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P25_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P26_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P26_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P26_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P26_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p26.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p26.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p26.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p26.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P26_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p26.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p26.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p26.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p26.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P26_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p26.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P26_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p26.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P26_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P26_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P26_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P26_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P26_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P26_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P26_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P26_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P26_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P26_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P26_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P26_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P26_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p26.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P26_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P26_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P27_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P27_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P27_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P27_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p27.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p27.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p27.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p27.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P27_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p27.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p27.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p27.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p27.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P27_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p27.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P27_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p27.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P27_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P27_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P27_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P27_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P27_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P27_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P27_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P27_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P27_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P27_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P27_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P27_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P27_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p27.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P27_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P27_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P28_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P28_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P28_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P28_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p28.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p28.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p28.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p28.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P28_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p28.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p28.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p28.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p28.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P28_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p28.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P28_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p28.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P28_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P28_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P28_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P28_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P28_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P28_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P28_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P28_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P28_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P28_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P28_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P28_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P28_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p28.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P28_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P28_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P29_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P29_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P29_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P29_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p29.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p29.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p29.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p29.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P29_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p29.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p29.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p29.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p29.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P29_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p29.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P29_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p29.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P29_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P29_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P29_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P29_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P29_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P29_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P29_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P29_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P29_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P29_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P29_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P29_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P29_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p29.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P29_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P29_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P30_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P30_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P30_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P30_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p30.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p30.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p30.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p30.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P30_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p30.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p30.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p30.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p30.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P30_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p30.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P30_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p30.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P30_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P30_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P30_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P30_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P30_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P30_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P30_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P30_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P30_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P30_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P30_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P30_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P30_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p30.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P30_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P30_tv80_intr_blk_lvl_int)},
};


lld_tof2_blk_lvl_int_t MBUS_ETH400G_P31_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P31_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P31_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P31_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p31.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p31.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p31.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p31.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P31_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p31.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p31.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p31.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p31.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P31_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p31.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P31_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p31.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P31_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P31_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P31_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P31_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P31_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P31_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P31_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P31_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P31_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P31_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P31_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P31_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P31_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p31.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P31_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P31_tv80_intr_blk_lvl_int)},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P32_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.chnl_intr.stat),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.chnl_intr.en0),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.chnl_intr.en1),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P32_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P32_cts_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.cts_intr.stat),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.cts_intr.en0),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.cts_intr.en1),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.cts_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P32_pcs_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p32.eth400g_pcs.mem_intr.stat),
   offsetof(tof2_reg, eth400g_p32.eth400g_pcs.mem_intr.en0),
   offsetof(tof2_reg, eth400g_p32.eth400g_pcs.mem_intr.en1),
   offsetof(tof2_reg, eth400g_p32.eth400g_pcs.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P32_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p32.eth400g_pcs.mdioci_intr_stat),
   offsetof(tof2_reg, eth400g_p32.eth400g_pcs.mdioci_en0),
   offsetof(tof2_reg, eth400g_p32.eth400g_pcs.mdioci_en1),
   offsetof(tof2_reg, eth400g_p32.eth400g_pcs.mdioci_intr_stat), // ? no inj reg
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P32_tv80_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.tv80_intr.stat),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.tv80_intr.en0),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.tv80_intr.en1),
   offsetof(tof2_reg, eth400g_p32.eth400g_mac.tv80_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH400G_P32_umac4_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[44]),
   offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[44]),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
   {offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[172]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[172]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[300]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[300]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[428]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[428]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[556]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[556]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[684]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[684]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[812]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[812]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
   {offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[940]),
    offsetof(tof2_reg, eth400g_p32.eth400g_umac4.dummy_register[940]),
    0xffffffff,
    {0},
    {0},
    {{0}},
    {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH400G_P32_blk_lvl_list[] = {
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P32_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P32_chnl_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P32_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P32_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P32_cts_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P32_cts_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P32_umac4_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P32_umac4_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P32_pcs_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P32_pcs_mem_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.global_intr_stat),
   0x2020,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P32_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P32_mdioci_intr_blk_lvl_int)},
  {offsetof(tof2_reg, eth400g_p32.eth400g_mac.global_intr_stat),
   0x4040,
   true,
   .u.blk_lvl_int = MBUS_ETH400G_P32_tv80_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P32_tv80_intr_blk_lvl_int)},
};

lld_tof2_blk_lvl_int_t MBUS_ETH100G_P33_chnl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth100g_regs.eth100g_reg.chnl_intr.stat),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.chnl_intr.en0),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.chnl_intr.en1),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.chnl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH100G_P33_mem_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth100g_regs.eth100g_reg.mem_intr.stat),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.mem_intr.en0),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.mem_intr.en1),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.mem_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH100G_P33_umac3_intr_blk_lvl_int[] = {
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[32]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[34]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[36]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[38]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[40]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[42]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[44]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[46]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[48]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},

 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[50]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[52]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[54]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[56]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[58]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
 {offsetof(tof2_reg, eth100g_regs.eth100g_umac3.dummy_register[60]),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en0),
  offsetof(tof2_reg, eth100g_regs.eth100g_reg.mac_en1),
  0x00000000,
  0xffffffff,
  {0},
  {0},
  {{0}},
  {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH100G_P33_mdioci_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth100g_regs.eth100g_reg.mdioci_intr_stat),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.mdioci_en0),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.mdioci_en1),
   0x00000000,
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_t MBUS_ETH100G_P33_uctrl_intr_blk_lvl_int[] = {
  {offsetof(tof2_reg, eth100g_regs.eth100g_reg.uctrl_intr.stat),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.uctrl_intr.en0),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.uctrl_intr.en1),
   offsetof(tof2_reg, eth100g_regs.eth100g_reg.uctrl_intr.inj),
   0xffffffff,
   {0},
   {0},
   {{0}},
   {{0}}},
};

lld_tof2_blk_lvl_int_list_t MBUS_ETH100G_P33_blk_lvl_list[] = {
  // umac3 channel interrupt
  {offsetof(tof2_reg, eth100g_regs.eth100g_reg.global_intr_stat),
   0x0101,
   true,
   .u.blk_lvl_int = MBUS_ETH100G_P33_chnl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P32_mem_intr_blk_lvl_int)},
  // umac3 mem interrupt
  {offsetof(tof2_reg, eth100g_regs.eth100g_reg.global_intr_stat),
   0x0202,
   true,
   .u.blk_lvl_int = MBUS_ETH100G_P33_mem_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH400G_P32_mem_intr_blk_lvl_int)},
  // umac3 MAC interrupt
  {offsetof(tof2_reg, eth100g_regs.eth100g_reg.global_intr_stat),
   0x0404,
   true,
   .u.blk_lvl_int = MBUS_ETH100G_P33_umac3_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH100G_P33_umac3_intr_blk_lvl_int)},
  // umac3 MDIOCI interrupt
  {offsetof(tof2_reg, eth100g_regs.eth100g_reg.global_intr_stat),
   0x0808,
   true,
   .u.blk_lvl_int = MBUS_ETH100G_P33_mdioci_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH100G_P33_mdioci_intr_blk_lvl_int)},
  // umac3 Microcontroller interrupt
  {offsetof(tof2_reg, eth100g_regs.eth100g_reg.global_intr_stat),
   0x1010,
   true,
   .u.blk_lvl_int = MBUS_ETH100G_P33_uctrl_intr_blk_lvl_int,
   STRUCT_LEN(MBUS_ETH100G_P33_uctrl_intr_blk_lvl_int)},
};

#endif // LLD_TOF2_INTERRUPT_STRUCT_MBUS_INCLUDED/* clang-format on */
