
TestLaunchCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000577c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  08005890  08005890  00015890  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b40  08005b40  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08005b40  08005b40  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b40  08005b40  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b40  08005b40  00015b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b44  08005b44  00015b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005b48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  200001dc  08005d24  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  08005d24  000203a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b6f4  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ac7  00000000  00000000  0002b8f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bb0  00000000  00000000  0002d3c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ae8  00000000  00000000  0002df70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014b49  00000000  00000000  0002ea58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009224  00000000  00000000  000435a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000737c8  00000000  00000000  0004c7c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bff8d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ad8  00000000  00000000  000c0008  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08005874 	.word	0x08005874

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08005874 	.word	0x08005874

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ca4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000ca8:	b09e      	sub	sp, #120	; 0x78
 8000caa:	af06      	add	r7, sp, #24
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cac:	f000 fd3a 	bl	8001724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cb0:	f000 f8b4 	bl	8000e1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cb4:	f000 fa4e 	bl	8001154 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000cb8:	f000 f90c 	bl	8000ed4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000cbc:	f000 f968 	bl	8000f90 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000cc0:	f000 f994 	bl	8000fec <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000cc4:	f000 f9f2 	bl	80010ac <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000cc8:	f000 f9c6 	bl	8001058 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000ccc:	f000 fa18 	bl	8001100 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	2110      	movs	r1, #16
 8000cd4:	484b      	ldr	r0, [pc, #300]	; (8000e04 <main+0x160>)
 8000cd6:	f001 fbf7 	bl	80024c8 <HAL_GPIO_WritePin>
  char buffer[80] = {0};
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	2250      	movs	r2, #80	; 0x50
 8000cde:	2100      	movs	r1, #0
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f002 fd6d 	bl	80037c0 <memset>

  int accelZ=0, accelY=0, accelX=0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000cea:	2300      	movs	r3, #0
 8000cec:	65bb      	str	r3, [r7, #88]	; 0x58
 8000cee:	2300      	movs	r3, #0
 8000cf0:	657b      	str	r3, [r7, #84]	; 0x54
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		// dummy read
		HAL_ADC_Start(&hadc1);
 8000cf2:	4845      	ldr	r0, [pc, #276]	; (8000e08 <main+0x164>)
 8000cf4:	f000 fe72 	bl	80019dc <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 8000cf8:	2164      	movs	r1, #100	; 0x64
 8000cfa:	4843      	ldr	r0, [pc, #268]	; (8000e08 <main+0x164>)
 8000cfc:	f000 ff1c 	bl	8001b38 <HAL_ADC_PollForConversion>
		accelZ = HAL_ADC_GetValue(&hadc1) - 2048;
 8000d00:	4841      	ldr	r0, [pc, #260]	; (8000e08 <main+0x164>)
 8000d02:	f001 f813 	bl	8001d2c <HAL_ADC_GetValue>
 8000d06:	4603      	mov	r3, r0
 8000d08:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8000d0c:	65fb      	str	r3, [r7, #92]	; 0x5c

		HAL_ADC_Start(&hadc1);
 8000d0e:	483e      	ldr	r0, [pc, #248]	; (8000e08 <main+0x164>)
 8000d10:	f000 fe64 	bl	80019dc <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 8000d14:	2164      	movs	r1, #100	; 0x64
 8000d16:	483c      	ldr	r0, [pc, #240]	; (8000e08 <main+0x164>)
 8000d18:	f000 ff0e 	bl	8001b38 <HAL_ADC_PollForConversion>
		accelY = HAL_ADC_GetValue(&hadc1) - 2048;
 8000d1c:	483a      	ldr	r0, [pc, #232]	; (8000e08 <main+0x164>)
 8000d1e:	f001 f805 	bl	8001d2c <HAL_ADC_GetValue>
 8000d22:	4603      	mov	r3, r0
 8000d24:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8000d28:	65bb      	str	r3, [r7, #88]	; 0x58

		HAL_ADC_Start(&hadc1);
 8000d2a:	4837      	ldr	r0, [pc, #220]	; (8000e08 <main+0x164>)
 8000d2c:	f000 fe56 	bl	80019dc <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 8000d30:	2164      	movs	r1, #100	; 0x64
 8000d32:	4835      	ldr	r0, [pc, #212]	; (8000e08 <main+0x164>)
 8000d34:	f000 ff00 	bl	8001b38 <HAL_ADC_PollForConversion>
		accelX = HAL_ADC_GetValue(&hadc1) - 2048;
 8000d38:	4833      	ldr	r0, [pc, #204]	; (8000e08 <main+0x164>)
 8000d3a:	f000 fff7 	bl	8001d2c <HAL_ADC_GetValue>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8000d44:	657b      	str	r3, [r7, #84]	; 0x54


		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8000d46:	2110      	movs	r1, #16
 8000d48:	482e      	ldr	r0, [pc, #184]	; (8000e04 <main+0x160>)
 8000d4a:	f001 fbd5 	bl	80024f8 <HAL_GPIO_TogglePin>
		// send data over UART1 (TX = A9, RX = A10)
		snprintf(buffer, sizeof(buffer), "%6.3f %6.3f %6.3f\r\n", ((float)accelX) / 372.0 + 0.250, ((float)accelY) / 372.0 + 0.250, ((float)accelZ) / 372.0);
 8000d4e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000d50:	f7ff ff54 	bl	8000bfc <__aeabi_i2f>
 8000d54:	4603      	mov	r3, r0
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fb66 	bl	8000428 <__aeabi_f2d>
 8000d5c:	f04f 0200 	mov.w	r2, #0
 8000d60:	4b2a      	ldr	r3, [pc, #168]	; (8000e0c <main+0x168>)
 8000d62:	f7ff fce3 	bl	800072c <__aeabi_ddiv>
 8000d66:	4603      	mov	r3, r0
 8000d68:	460c      	mov	r4, r1
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	4621      	mov	r1, r4
 8000d6e:	f04f 0200 	mov.w	r2, #0
 8000d72:	4b27      	ldr	r3, [pc, #156]	; (8000e10 <main+0x16c>)
 8000d74:	f7ff f9fa 	bl	800016c <__adddf3>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	4625      	mov	r5, r4
 8000d7e:	461c      	mov	r4, r3
 8000d80:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000d82:	f7ff ff3b 	bl	8000bfc <__aeabi_i2f>
 8000d86:	4603      	mov	r3, r0
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff fb4d 	bl	8000428 <__aeabi_f2d>
 8000d8e:	f04f 0200 	mov.w	r2, #0
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <main+0x168>)
 8000d94:	f7ff fcca 	bl	800072c <__aeabi_ddiv>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	460b      	mov	r3, r1
 8000d9c:	4610      	mov	r0, r2
 8000d9e:	4619      	mov	r1, r3
 8000da0:	f04f 0200 	mov.w	r2, #0
 8000da4:	4b1a      	ldr	r3, [pc, #104]	; (8000e10 <main+0x16c>)
 8000da6:	f7ff f9e1 	bl	800016c <__adddf3>
 8000daa:	4602      	mov	r2, r0
 8000dac:	460b      	mov	r3, r1
 8000dae:	4690      	mov	r8, r2
 8000db0:	4699      	mov	r9, r3
 8000db2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8000db4:	f7ff ff22 	bl	8000bfc <__aeabi_i2f>
 8000db8:	4603      	mov	r3, r0
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff fb34 	bl	8000428 <__aeabi_f2d>
 8000dc0:	f04f 0200 	mov.w	r2, #0
 8000dc4:	4b11      	ldr	r3, [pc, #68]	; (8000e0c <main+0x168>)
 8000dc6:	f7ff fcb1 	bl	800072c <__aeabi_ddiv>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	460b      	mov	r3, r1
 8000dce:	1d38      	adds	r0, r7, #4
 8000dd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000dd4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8000dd8:	e9cd 4500 	strd	r4, r5, [sp]
 8000ddc:	4a0d      	ldr	r2, [pc, #52]	; (8000e14 <main+0x170>)
 8000dde:	2150      	movs	r1, #80	; 0x50
 8000de0:	f003 f946 	bl	8004070 <sniprintf>
		//snprintf(buffer, sizeof(buffer), "%5d %5d %5d\r\n", accelX, accelY, accelZ);
		HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), HAL_MAX_DELAY);
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff f9b2 	bl	8000150 <strlen>
 8000dec:	4603      	mov	r3, r0
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	1d39      	adds	r1, r7, #4
 8000df2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000df6:	4808      	ldr	r0, [pc, #32]	; (8000e18 <main+0x174>)
 8000df8:	f002 fafa 	bl	80033f0 <HAL_UART_Transmit>
		HAL_Delay(1);
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	f000 fcf3 	bl	80017e8 <HAL_Delay>
		HAL_ADC_Start(&hadc1);
 8000e02:	e776      	b.n	8000cf2 <main+0x4e>
 8000e04:	40010c00 	.word	0x40010c00
 8000e08:	20000298 	.word	0x20000298
 8000e0c:	40774000 	.word	0x40774000
 8000e10:	3fd00000 	.word	0x3fd00000
 8000e14:	08005890 	.word	0x08005890
 8000e18:	200002c8 	.word	0x200002c8

08000e1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b094      	sub	sp, #80	; 0x50
 8000e20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e26:	2228      	movs	r2, #40	; 0x28
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f002 fcc8 	bl	80037c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
 8000e3c:	60da      	str	r2, [r3, #12]
 8000e3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e40:	1d3b      	adds	r3, r7, #4
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e54:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e56:	2300      	movs	r3, #0
 8000e58:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e66:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e68:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000e6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e72:	4618      	mov	r0, r3
 8000e74:	f001 fc80 	bl	8002778 <HAL_RCC_OscConfig>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000e7e:	f000 f9cd 	bl	800121c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e82:	230f      	movs	r3, #15
 8000e84:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e86:	2302      	movs	r3, #2
 8000e88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e92:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e94:	2300      	movs	r3, #0
 8000e96:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	2102      	movs	r1, #2
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f001 feea 	bl	8002c78 <HAL_RCC_ClockConfig>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000eaa:	f000 f9b7 	bl	800121c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000eb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000eb6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eb8:	1d3b      	adds	r3, r7, #4
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f002 f878 	bl	8002fb0 <HAL_RCCEx_PeriphCLKConfig>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000ec6:	f000 f9a9 	bl	800121c <Error_Handler>
  }
}
 8000eca:	bf00      	nop
 8000ecc:	3750      	adds	r7, #80	; 0x50
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
	...

08000ed4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eda:	1d3b      	adds	r3, r7, #4
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000ee4:	4b28      	ldr	r3, [pc, #160]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000ee6:	4a29      	ldr	r2, [pc, #164]	; (8000f8c <MX_ADC1_Init+0xb8>)
 8000ee8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000eea:	4b27      	ldr	r3, [pc, #156]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000eec:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ef0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ef2:	4b25      	ldr	r3, [pc, #148]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000ef8:	4b23      	ldr	r3, [pc, #140]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000efe:	4b22      	ldr	r3, [pc, #136]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	619a      	str	r2, [r3, #24]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f04:	4b20      	ldr	r3, [pc, #128]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000f06:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000f0a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f0c:	4b1e      	ldr	r3, [pc, #120]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8000f12:	4b1d      	ldr	r3, [pc, #116]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000f14:	2203      	movs	r2, #3
 8000f16:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f18:	481b      	ldr	r0, [pc, #108]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000f1a:	f000 fc87 	bl	800182c <HAL_ADC_Init>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_ADC1_Init+0x54>
  {
    Error_Handler();
 8000f24:	f000 f97a 	bl	800121c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f28:	2309      	movs	r3, #9
 8000f2a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000f30:	2300      	movs	r3, #0
 8000f32:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	4619      	mov	r1, r3
 8000f38:	4813      	ldr	r0, [pc, #76]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000f3a:	f000 ff03 	bl	8001d44 <HAL_ADC_ConfigChannel>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000f44:	f000 f96a 	bl	800121c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	4619      	mov	r1, r3
 8000f54:	480c      	ldr	r0, [pc, #48]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000f56:	f000 fef5 	bl	8001d44 <HAL_ADC_ConfigChannel>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f60:	f000 f95c 	bl	800121c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f64:	2304      	movs	r3, #4
 8000f66:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4805      	ldr	r0, [pc, #20]	; (8000f88 <MX_ADC1_Init+0xb4>)
 8000f72:	f000 fee7 	bl	8001d44 <HAL_ADC_ConfigChannel>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f7c:	f000 f94e 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f80:	bf00      	nop
 8000f82:	3710      	adds	r7, #16
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20000298 	.word	0x20000298
 8000f8c:	40012400 	.word	0x40012400

08000f90 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f94:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <MX_I2C1_Init+0x50>)
 8000f96:	4a13      	ldr	r2, [pc, #76]	; (8000fe4 <MX_I2C1_Init+0x54>)
 8000f98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f9a:	4b11      	ldr	r3, [pc, #68]	; (8000fe0 <MX_I2C1_Init+0x50>)
 8000f9c:	4a12      	ldr	r2, [pc, #72]	; (8000fe8 <MX_I2C1_Init+0x58>)
 8000f9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	; (8000fe0 <MX_I2C1_Init+0x50>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	; (8000fe0 <MX_I2C1_Init+0x50>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fac:	4b0c      	ldr	r3, [pc, #48]	; (8000fe0 <MX_I2C1_Init+0x50>)
 8000fae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000fb2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fb4:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <MX_I2C1_Init+0x50>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fba:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <MX_I2C1_Init+0x50>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fc0:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <MX_I2C1_Init+0x50>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <MX_I2C1_Init+0x50>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fcc:	4804      	ldr	r0, [pc, #16]	; (8000fe0 <MX_I2C1_Init+0x50>)
 8000fce:	f001 faab 	bl	8002528 <HAL_I2C_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fd8:	f000 f920 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fdc:	bf00      	nop
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000244 	.word	0x20000244
 8000fe4:	40005400 	.word	0x40005400
 8000fe8:	000186a0 	.word	0x000186a0

08000fec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ff0:	4b17      	ldr	r3, [pc, #92]	; (8001050 <MX_SPI1_Init+0x64>)
 8000ff2:	4a18      	ldr	r2, [pc, #96]	; (8001054 <MX_SPI1_Init+0x68>)
 8000ff4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ff6:	4b16      	ldr	r3, [pc, #88]	; (8001050 <MX_SPI1_Init+0x64>)
 8000ff8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ffc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ffe:	4b14      	ldr	r3, [pc, #80]	; (8001050 <MX_SPI1_Init+0x64>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001004:	4b12      	ldr	r3, [pc, #72]	; (8001050 <MX_SPI1_Init+0x64>)
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800100a:	4b11      	ldr	r3, [pc, #68]	; (8001050 <MX_SPI1_Init+0x64>)
 800100c:	2200      	movs	r2, #0
 800100e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <MX_SPI1_Init+0x64>)
 8001012:	2200      	movs	r2, #0
 8001014:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <MX_SPI1_Init+0x64>)
 8001018:	f44f 7200 	mov.w	r2, #512	; 0x200
 800101c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800101e:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_SPI1_Init+0x64>)
 8001020:	2238      	movs	r2, #56	; 0x38
 8001022:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001024:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <MX_SPI1_Init+0x64>)
 8001026:	2200      	movs	r2, #0
 8001028:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_SPI1_Init+0x64>)
 800102c:	2200      	movs	r2, #0
 800102e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001030:	4b07      	ldr	r3, [pc, #28]	; (8001050 <MX_SPI1_Init+0x64>)
 8001032:	2200      	movs	r2, #0
 8001034:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001036:	4b06      	ldr	r3, [pc, #24]	; (8001050 <MX_SPI1_Init+0x64>)
 8001038:	220a      	movs	r2, #10
 800103a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800103c:	4804      	ldr	r0, [pc, #16]	; (8001050 <MX_SPI1_Init+0x64>)
 800103e:	f002 f929 	bl	8003294 <HAL_SPI_Init>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001048:	f000 f8e8 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000308 	.word	0x20000308
 8001054:	40013000 	.word	0x40013000

08001058 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800105c:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <MX_USART1_UART_Init+0x4c>)
 800105e:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <MX_USART1_UART_Init+0x50>)
 8001060:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <MX_USART1_UART_Init+0x4c>)
 8001064:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001068:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800106a:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <MX_USART1_UART_Init+0x4c>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <MX_USART1_UART_Init+0x4c>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <MX_USART1_UART_Init+0x4c>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800107c:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <MX_USART1_UART_Init+0x4c>)
 800107e:	220c      	movs	r2, #12
 8001080:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001082:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <MX_USART1_UART_Init+0x4c>)
 8001084:	2200      	movs	r2, #0
 8001086:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <MX_USART1_UART_Init+0x4c>)
 800108a:	2200      	movs	r2, #0
 800108c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800108e:	4805      	ldr	r0, [pc, #20]	; (80010a4 <MX_USART1_UART_Init+0x4c>)
 8001090:	f002 f961 	bl	8003356 <HAL_UART_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800109a:	f000 f8bf 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200002c8 	.word	0x200002c8
 80010a8:	40013800 	.word	0x40013800

080010ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010b0:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010b2:	4a12      	ldr	r2, [pc, #72]	; (80010fc <MX_USART2_UART_Init+0x50>)
 80010b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010b6:	4b10      	ldr	r3, [pc, #64]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010be:	4b0e      	ldr	r3, [pc, #56]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010c4:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010ca:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010d0:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010d2:	220c      	movs	r2, #12
 80010d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010d6:	4b08      	ldr	r3, [pc, #32]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010e2:	4805      	ldr	r0, [pc, #20]	; (80010f8 <MX_USART2_UART_Init+0x4c>)
 80010e4:	f002 f937 	bl	8003356 <HAL_UART_Init>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010ee:	f000 f895 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000360 	.word	0x20000360
 80010fc:	40004400 	.word	0x40004400

08001100 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001104:	4b11      	ldr	r3, [pc, #68]	; (800114c <MX_USART3_UART_Init+0x4c>)
 8001106:	4a12      	ldr	r2, [pc, #72]	; (8001150 <MX_USART3_UART_Init+0x50>)
 8001108:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800110a:	4b10      	ldr	r3, [pc, #64]	; (800114c <MX_USART3_UART_Init+0x4c>)
 800110c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001110:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001112:	4b0e      	ldr	r3, [pc, #56]	; (800114c <MX_USART3_UART_Init+0x4c>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001118:	4b0c      	ldr	r3, [pc, #48]	; (800114c <MX_USART3_UART_Init+0x4c>)
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800111e:	4b0b      	ldr	r3, [pc, #44]	; (800114c <MX_USART3_UART_Init+0x4c>)
 8001120:	2200      	movs	r2, #0
 8001122:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001124:	4b09      	ldr	r3, [pc, #36]	; (800114c <MX_USART3_UART_Init+0x4c>)
 8001126:	220c      	movs	r2, #12
 8001128:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800112a:	4b08      	ldr	r3, [pc, #32]	; (800114c <MX_USART3_UART_Init+0x4c>)
 800112c:	2200      	movs	r2, #0
 800112e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <MX_USART3_UART_Init+0x4c>)
 8001132:	2200      	movs	r2, #0
 8001134:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001136:	4805      	ldr	r0, [pc, #20]	; (800114c <MX_USART3_UART_Init+0x4c>)
 8001138:	f002 f90d 	bl	8003356 <HAL_UART_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001142:	f000 f86b 	bl	800121c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000204 	.word	0x20000204
 8001150:	40004800 	.word	0x40004800

08001154 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115a:	f107 0310 	add.w	r3, r7, #16
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001168:	4b29      	ldr	r3, [pc, #164]	; (8001210 <MX_GPIO_Init+0xbc>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	4a28      	ldr	r2, [pc, #160]	; (8001210 <MX_GPIO_Init+0xbc>)
 800116e:	f043 0310 	orr.w	r3, r3, #16
 8001172:	6193      	str	r3, [r2, #24]
 8001174:	4b26      	ldr	r3, [pc, #152]	; (8001210 <MX_GPIO_Init+0xbc>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	f003 0310 	and.w	r3, r3, #16
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001180:	4b23      	ldr	r3, [pc, #140]	; (8001210 <MX_GPIO_Init+0xbc>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	4a22      	ldr	r2, [pc, #136]	; (8001210 <MX_GPIO_Init+0xbc>)
 8001186:	f043 0320 	orr.w	r3, r3, #32
 800118a:	6193      	str	r3, [r2, #24]
 800118c:	4b20      	ldr	r3, [pc, #128]	; (8001210 <MX_GPIO_Init+0xbc>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	f003 0320 	and.w	r3, r3, #32
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001198:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <MX_GPIO_Init+0xbc>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	4a1c      	ldr	r2, [pc, #112]	; (8001210 <MX_GPIO_Init+0xbc>)
 800119e:	f043 0304 	orr.w	r3, r3, #4
 80011a2:	6193      	str	r3, [r2, #24]
 80011a4:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <MX_GPIO_Init+0xbc>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	f003 0304 	and.w	r3, r3, #4
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b0:	4b17      	ldr	r3, [pc, #92]	; (8001210 <MX_GPIO_Init+0xbc>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	4a16      	ldr	r2, [pc, #88]	; (8001210 <MX_GPIO_Init+0xbc>)
 80011b6:	f043 0308 	orr.w	r3, r3, #8
 80011ba:	6193      	str	r3, [r2, #24]
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <MX_GPIO_Init+0xbc>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	f003 0308 	and.w	r3, r3, #8
 80011c4:	603b      	str	r3, [r7, #0]
 80011c6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2111      	movs	r1, #17
 80011cc:	4811      	ldr	r0, [pc, #68]	; (8001214 <MX_GPIO_Init+0xc0>)
 80011ce:	f001 f97b 	bl	80024c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 80011d2:	2311      	movs	r3, #17
 80011d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011de:	2302      	movs	r3, #2
 80011e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e2:	f107 0310 	add.w	r3, r7, #16
 80011e6:	4619      	mov	r1, r3
 80011e8:	480a      	ldr	r0, [pc, #40]	; (8001214 <MX_GPIO_Init+0xc0>)
 80011ea:	f001 f813 	bl	8002214 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8;
 80011ee:	f44f 7390 	mov.w	r3, #288	; 0x120
 80011f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011f4:	4b08      	ldr	r3, [pc, #32]	; (8001218 <MX_GPIO_Init+0xc4>)
 80011f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fc:	f107 0310 	add.w	r3, r7, #16
 8001200:	4619      	mov	r1, r3
 8001202:	4804      	ldr	r0, [pc, #16]	; (8001214 <MX_GPIO_Init+0xc0>)
 8001204:	f001 f806 	bl	8002214 <HAL_GPIO_Init>

}
 8001208:	bf00      	nop
 800120a:	3720      	adds	r7, #32
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	40021000 	.word	0x40021000
 8001214:	40010c00 	.word	0x40010c00
 8001218:	10110000 	.word	0x10110000

0800121c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr

08001228 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800122e:	4b15      	ldr	r3, [pc, #84]	; (8001284 <HAL_MspInit+0x5c>)
 8001230:	699b      	ldr	r3, [r3, #24]
 8001232:	4a14      	ldr	r2, [pc, #80]	; (8001284 <HAL_MspInit+0x5c>)
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	6193      	str	r3, [r2, #24]
 800123a:	4b12      	ldr	r3, [pc, #72]	; (8001284 <HAL_MspInit+0x5c>)
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	60bb      	str	r3, [r7, #8]
 8001244:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001246:	4b0f      	ldr	r3, [pc, #60]	; (8001284 <HAL_MspInit+0x5c>)
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	4a0e      	ldr	r2, [pc, #56]	; (8001284 <HAL_MspInit+0x5c>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001250:	61d3      	str	r3, [r2, #28]
 8001252:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <HAL_MspInit+0x5c>)
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800125e:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <HAL_MspInit+0x60>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	4a04      	ldr	r2, [pc, #16]	; (8001288 <HAL_MspInit+0x60>)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800127a:	bf00      	nop
 800127c:	3714      	adds	r7, #20
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr
 8001284:	40021000 	.word	0x40021000
 8001288:	40010000 	.word	0x40010000

0800128c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08a      	sub	sp, #40	; 0x28
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001294:	f107 0318 	add.w	r3, r7, #24
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a1f      	ldr	r2, [pc, #124]	; (8001324 <HAL_ADC_MspInit+0x98>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d137      	bne.n	800131c <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012ac:	4b1e      	ldr	r3, [pc, #120]	; (8001328 <HAL_ADC_MspInit+0x9c>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	4a1d      	ldr	r2, [pc, #116]	; (8001328 <HAL_ADC_MspInit+0x9c>)
 80012b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012b6:	6193      	str	r3, [r2, #24]
 80012b8:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <HAL_ADC_MspInit+0x9c>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012c0:	617b      	str	r3, [r7, #20]
 80012c2:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c4:	4b18      	ldr	r3, [pc, #96]	; (8001328 <HAL_ADC_MspInit+0x9c>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	4a17      	ldr	r2, [pc, #92]	; (8001328 <HAL_ADC_MspInit+0x9c>)
 80012ca:	f043 0304 	orr.w	r3, r3, #4
 80012ce:	6193      	str	r3, [r2, #24]
 80012d0:	4b15      	ldr	r3, [pc, #84]	; (8001328 <HAL_ADC_MspInit+0x9c>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	613b      	str	r3, [r7, #16]
 80012da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <HAL_ADC_MspInit+0x9c>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	4a11      	ldr	r2, [pc, #68]	; (8001328 <HAL_ADC_MspInit+0x9c>)
 80012e2:	f043 0308 	orr.w	r3, r3, #8
 80012e6:	6193      	str	r3, [r2, #24]
 80012e8:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <HAL_ADC_MspInit+0x9c>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	f003 0308 	and.w	r3, r3, #8
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80012f4:	2312      	movs	r3, #18
 80012f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012f8:	2303      	movs	r3, #3
 80012fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fc:	f107 0318 	add.w	r3, r7, #24
 8001300:	4619      	mov	r1, r3
 8001302:	480a      	ldr	r0, [pc, #40]	; (800132c <HAL_ADC_MspInit+0xa0>)
 8001304:	f000 ff86 	bl	8002214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001308:	2302      	movs	r3, #2
 800130a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800130c:	2303      	movs	r3, #3
 800130e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001310:	f107 0318 	add.w	r3, r7, #24
 8001314:	4619      	mov	r1, r3
 8001316:	4806      	ldr	r0, [pc, #24]	; (8001330 <HAL_ADC_MspInit+0xa4>)
 8001318:	f000 ff7c 	bl	8002214 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800131c:	bf00      	nop
 800131e:	3728      	adds	r7, #40	; 0x28
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40012400 	.word	0x40012400
 8001328:	40021000 	.word	0x40021000
 800132c:	40010800 	.word	0x40010800
 8001330:	40010c00 	.word	0x40010c00

08001334 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 0310 	add.w	r3, r7, #16
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a15      	ldr	r2, [pc, #84]	; (80013a4 <HAL_I2C_MspInit+0x70>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d123      	bne.n	800139c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001354:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <HAL_I2C_MspInit+0x74>)
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	4a13      	ldr	r2, [pc, #76]	; (80013a8 <HAL_I2C_MspInit+0x74>)
 800135a:	f043 0308 	orr.w	r3, r3, #8
 800135e:	6193      	str	r3, [r2, #24]
 8001360:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <HAL_I2C_MspInit+0x74>)
 8001362:	699b      	ldr	r3, [r3, #24]
 8001364:	f003 0308 	and.w	r3, r3, #8
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800136c:	23c0      	movs	r3, #192	; 0xc0
 800136e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001370:	2312      	movs	r3, #18
 8001372:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001374:	2303      	movs	r3, #3
 8001376:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001378:	f107 0310 	add.w	r3, r7, #16
 800137c:	4619      	mov	r1, r3
 800137e:	480b      	ldr	r0, [pc, #44]	; (80013ac <HAL_I2C_MspInit+0x78>)
 8001380:	f000 ff48 	bl	8002214 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001384:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <HAL_I2C_MspInit+0x74>)
 8001386:	69db      	ldr	r3, [r3, #28]
 8001388:	4a07      	ldr	r2, [pc, #28]	; (80013a8 <HAL_I2C_MspInit+0x74>)
 800138a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800138e:	61d3      	str	r3, [r2, #28]
 8001390:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <HAL_I2C_MspInit+0x74>)
 8001392:	69db      	ldr	r3, [r3, #28]
 8001394:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001398:	60bb      	str	r3, [r7, #8]
 800139a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800139c:	bf00      	nop
 800139e:	3720      	adds	r7, #32
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40005400 	.word	0x40005400
 80013a8:	40021000 	.word	0x40021000
 80013ac:	40010c00 	.word	0x40010c00

080013b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b088      	sub	sp, #32
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	f107 0310 	add.w	r3, r7, #16
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a1b      	ldr	r2, [pc, #108]	; (8001438 <HAL_SPI_MspInit+0x88>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d12f      	bne.n	8001430 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013d0:	4b1a      	ldr	r3, [pc, #104]	; (800143c <HAL_SPI_MspInit+0x8c>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	4a19      	ldr	r2, [pc, #100]	; (800143c <HAL_SPI_MspInit+0x8c>)
 80013d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013da:	6193      	str	r3, [r2, #24]
 80013dc:	4b17      	ldr	r3, [pc, #92]	; (800143c <HAL_SPI_MspInit+0x8c>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e8:	4b14      	ldr	r3, [pc, #80]	; (800143c <HAL_SPI_MspInit+0x8c>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	4a13      	ldr	r2, [pc, #76]	; (800143c <HAL_SPI_MspInit+0x8c>)
 80013ee:	f043 0304 	orr.w	r3, r3, #4
 80013f2:	6193      	str	r3, [r2, #24]
 80013f4:	4b11      	ldr	r3, [pc, #68]	; (800143c <HAL_SPI_MspInit+0x8c>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001400:	23a0      	movs	r3, #160	; 0xa0
 8001402:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001404:	2302      	movs	r3, #2
 8001406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001408:	2303      	movs	r3, #3
 800140a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	4619      	mov	r1, r3
 8001412:	480b      	ldr	r0, [pc, #44]	; (8001440 <HAL_SPI_MspInit+0x90>)
 8001414:	f000 fefe 	bl	8002214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001418:	2340      	movs	r3, #64	; 0x40
 800141a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001424:	f107 0310 	add.w	r3, r7, #16
 8001428:	4619      	mov	r1, r3
 800142a:	4805      	ldr	r0, [pc, #20]	; (8001440 <HAL_SPI_MspInit+0x90>)
 800142c:	f000 fef2 	bl	8002214 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001430:	bf00      	nop
 8001432:	3720      	adds	r7, #32
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40013000 	.word	0x40013000
 800143c:	40021000 	.word	0x40021000
 8001440:	40010800 	.word	0x40010800

08001444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b08c      	sub	sp, #48	; 0x30
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144c:	f107 0320 	add.w	r3, r7, #32
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
 8001458:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a53      	ldr	r2, [pc, #332]	; (80015ac <HAL_UART_MspInit+0x168>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d132      	bne.n	80014ca <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001464:	4b52      	ldr	r3, [pc, #328]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	4a51      	ldr	r2, [pc, #324]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 800146a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800146e:	6193      	str	r3, [r2, #24]
 8001470:	4b4f      	ldr	r3, [pc, #316]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001478:	61fb      	str	r3, [r7, #28]
 800147a:	69fb      	ldr	r3, [r7, #28]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800147c:	4b4c      	ldr	r3, [pc, #304]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	4a4b      	ldr	r2, [pc, #300]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 8001482:	f043 0304 	orr.w	r3, r3, #4
 8001486:	6193      	str	r3, [r2, #24]
 8001488:	4b49      	ldr	r3, [pc, #292]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	61bb      	str	r3, [r7, #24]
 8001492:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001494:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001498:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149a:	2302      	movs	r3, #2
 800149c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800149e:	2303      	movs	r3, #3
 80014a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a2:	f107 0320 	add.w	r3, r7, #32
 80014a6:	4619      	mov	r1, r3
 80014a8:	4842      	ldr	r0, [pc, #264]	; (80015b4 <HAL_UART_MspInit+0x170>)
 80014aa:	f000 feb3 	bl	8002214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014b4:	2300      	movs	r3, #0
 80014b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014bc:	f107 0320 	add.w	r3, r7, #32
 80014c0:	4619      	mov	r1, r3
 80014c2:	483c      	ldr	r0, [pc, #240]	; (80015b4 <HAL_UART_MspInit+0x170>)
 80014c4:	f000 fea6 	bl	8002214 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80014c8:	e06c      	b.n	80015a4 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART2)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a3a      	ldr	r2, [pc, #232]	; (80015b8 <HAL_UART_MspInit+0x174>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d130      	bne.n	8001536 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80014d4:	4b36      	ldr	r3, [pc, #216]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 80014d6:	69db      	ldr	r3, [r3, #28]
 80014d8:	4a35      	ldr	r2, [pc, #212]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 80014da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014de:	61d3      	str	r3, [r2, #28]
 80014e0:	4b33      	ldr	r3, [pc, #204]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 80014e2:	69db      	ldr	r3, [r3, #28]
 80014e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e8:	617b      	str	r3, [r7, #20]
 80014ea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ec:	4b30      	ldr	r3, [pc, #192]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	4a2f      	ldr	r2, [pc, #188]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 80014f2:	f043 0304 	orr.w	r3, r3, #4
 80014f6:	6193      	str	r3, [r2, #24]
 80014f8:	4b2d      	ldr	r3, [pc, #180]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001504:	2304      	movs	r3, #4
 8001506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001508:	2302      	movs	r3, #2
 800150a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800150c:	2303      	movs	r3, #3
 800150e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001510:	f107 0320 	add.w	r3, r7, #32
 8001514:	4619      	mov	r1, r3
 8001516:	4827      	ldr	r0, [pc, #156]	; (80015b4 <HAL_UART_MspInit+0x170>)
 8001518:	f000 fe7c 	bl	8002214 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800151c:	2308      	movs	r3, #8
 800151e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001520:	2300      	movs	r3, #0
 8001522:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001528:	f107 0320 	add.w	r3, r7, #32
 800152c:	4619      	mov	r1, r3
 800152e:	4821      	ldr	r0, [pc, #132]	; (80015b4 <HAL_UART_MspInit+0x170>)
 8001530:	f000 fe70 	bl	8002214 <HAL_GPIO_Init>
}
 8001534:	e036      	b.n	80015a4 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART3)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a20      	ldr	r2, [pc, #128]	; (80015bc <HAL_UART_MspInit+0x178>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d131      	bne.n	80015a4 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001540:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 8001542:	69db      	ldr	r3, [r3, #28]
 8001544:	4a1a      	ldr	r2, [pc, #104]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 8001546:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800154a:	61d3      	str	r3, [r2, #28]
 800154c:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 800154e:	69db      	ldr	r3, [r3, #28]
 8001550:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001558:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	4a14      	ldr	r2, [pc, #80]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 800155e:	f043 0308 	orr.w	r3, r3, #8
 8001562:	6193      	str	r3, [r2, #24]
 8001564:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <HAL_UART_MspInit+0x16c>)
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	f003 0308 	and.w	r3, r3, #8
 800156c:	60bb      	str	r3, [r7, #8]
 800156e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001570:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001576:	2302      	movs	r3, #2
 8001578:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800157a:	2303      	movs	r3, #3
 800157c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157e:	f107 0320 	add.w	r3, r7, #32
 8001582:	4619      	mov	r1, r3
 8001584:	480e      	ldr	r0, [pc, #56]	; (80015c0 <HAL_UART_MspInit+0x17c>)
 8001586:	f000 fe45 	bl	8002214 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800158a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800158e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001590:	2300      	movs	r3, #0
 8001592:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001598:	f107 0320 	add.w	r3, r7, #32
 800159c:	4619      	mov	r1, r3
 800159e:	4808      	ldr	r0, [pc, #32]	; (80015c0 <HAL_UART_MspInit+0x17c>)
 80015a0:	f000 fe38 	bl	8002214 <HAL_GPIO_Init>
}
 80015a4:	bf00      	nop
 80015a6:	3730      	adds	r7, #48	; 0x30
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40013800 	.word	0x40013800
 80015b0:	40021000 	.word	0x40021000
 80015b4:	40010800 	.word	0x40010800
 80015b8:	40004400 	.word	0x40004400
 80015bc:	40004800 	.word	0x40004800
 80015c0:	40010c00 	.word	0x40010c00

080015c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80015c8:	bf00      	nop
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr

080015d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015d4:	e7fe      	b.n	80015d4 <HardFault_Handler+0x4>

080015d6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015d6:	b480      	push	{r7}
 80015d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015da:	e7fe      	b.n	80015da <MemManage_Handler+0x4>

080015dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015e0:	e7fe      	b.n	80015e0 <BusFault_Handler+0x4>

080015e2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015e2:	b480      	push	{r7}
 80015e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015e6:	e7fe      	b.n	80015e6 <UsageFault_Handler+0x4>

080015e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr

080015f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr

08001600 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001610:	f000 f8ce 	bl	80017b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}

08001618 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001620:	4b11      	ldr	r3, [pc, #68]	; (8001668 <_sbrk+0x50>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d102      	bne.n	800162e <_sbrk+0x16>
		heap_end = &end;
 8001628:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <_sbrk+0x50>)
 800162a:	4a10      	ldr	r2, [pc, #64]	; (800166c <_sbrk+0x54>)
 800162c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800162e:	4b0e      	ldr	r3, [pc, #56]	; (8001668 <_sbrk+0x50>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001634:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <_sbrk+0x50>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4413      	add	r3, r2
 800163c:	466a      	mov	r2, sp
 800163e:	4293      	cmp	r3, r2
 8001640:	d907      	bls.n	8001652 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001642:	f002 f893 	bl	800376c <__errno>
 8001646:	4602      	mov	r2, r0
 8001648:	230c      	movs	r3, #12
 800164a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800164c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001650:	e006      	b.n	8001660 <_sbrk+0x48>
	}

	heap_end += incr;
 8001652:	4b05      	ldr	r3, [pc, #20]	; (8001668 <_sbrk+0x50>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	4a03      	ldr	r2, [pc, #12]	; (8001668 <_sbrk+0x50>)
 800165c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800165e:	68fb      	ldr	r3, [r7, #12]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200001f8 	.word	0x200001f8
 800166c:	200003a8 	.word	0x200003a8

08001670 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001674:	4b15      	ldr	r3, [pc, #84]	; (80016cc <SystemInit+0x5c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a14      	ldr	r2, [pc, #80]	; (80016cc <SystemInit+0x5c>)
 800167a:	f043 0301 	orr.w	r3, r3, #1
 800167e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <SystemInit+0x5c>)
 8001682:	685a      	ldr	r2, [r3, #4]
 8001684:	4911      	ldr	r1, [pc, #68]	; (80016cc <SystemInit+0x5c>)
 8001686:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <SystemInit+0x60>)
 8001688:	4013      	ands	r3, r2
 800168a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800168c:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <SystemInit+0x5c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a0e      	ldr	r2, [pc, #56]	; (80016cc <SystemInit+0x5c>)
 8001692:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001696:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800169a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800169c:	4b0b      	ldr	r3, [pc, #44]	; (80016cc <SystemInit+0x5c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a0a      	ldr	r2, [pc, #40]	; (80016cc <SystemInit+0x5c>)
 80016a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016a6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80016a8:	4b08      	ldr	r3, [pc, #32]	; (80016cc <SystemInit+0x5c>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	4a07      	ldr	r2, [pc, #28]	; (80016cc <SystemInit+0x5c>)
 80016ae:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80016b2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80016b4:	4b05      	ldr	r3, [pc, #20]	; (80016cc <SystemInit+0x5c>)
 80016b6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80016ba:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80016bc:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <SystemInit+0x64>)
 80016be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80016c2:	609a      	str	r2, [r3, #8]
#endif 
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr
 80016cc:	40021000 	.word	0x40021000
 80016d0:	f8ff0000 	.word	0xf8ff0000
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80016d8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80016da:	e003      	b.n	80016e4 <LoopCopyDataInit>

080016dc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80016dc:	4b0b      	ldr	r3, [pc, #44]	; (800170c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80016de:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80016e0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80016e2:	3104      	adds	r1, #4

080016e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80016e4:	480a      	ldr	r0, [pc, #40]	; (8001710 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80016e6:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80016e8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80016ea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80016ec:	d3f6      	bcc.n	80016dc <CopyDataInit>
  ldr r2, =_sbss
 80016ee:	4a0a      	ldr	r2, [pc, #40]	; (8001718 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80016f0:	e002      	b.n	80016f8 <LoopFillZerobss>

080016f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80016f2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80016f4:	f842 3b04 	str.w	r3, [r2], #4

080016f8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80016f8:	4b08      	ldr	r3, [pc, #32]	; (800171c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80016fa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80016fc:	d3f9      	bcc.n	80016f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80016fe:	f7ff ffb7 	bl	8001670 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001702:	f002 f839 	bl	8003778 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001706:	f7ff facd 	bl	8000ca4 <main>
  bx lr
 800170a:	4770      	bx	lr
  ldr r3, =_sidata
 800170c:	08005b48 	.word	0x08005b48
  ldr r0, =_sdata
 8001710:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001714:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8001718:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 800171c:	200003a8 	.word	0x200003a8

08001720 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001720:	e7fe      	b.n	8001720 <ADC1_2_IRQHandler>
	...

08001724 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001728:	4b08      	ldr	r3, [pc, #32]	; (800174c <HAL_Init+0x28>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a07      	ldr	r2, [pc, #28]	; (800174c <HAL_Init+0x28>)
 800172e:	f043 0310 	orr.w	r3, r3, #16
 8001732:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001734:	2003      	movs	r0, #3
 8001736:	f000 fd39 	bl	80021ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800173a:	2000      	movs	r0, #0
 800173c:	f000 f808 	bl	8001750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001740:	f7ff fd72 	bl	8001228 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40022000 	.word	0x40022000

08001750 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001758:	4b12      	ldr	r3, [pc, #72]	; (80017a4 <HAL_InitTick+0x54>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <HAL_InitTick+0x58>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	4619      	mov	r1, r3
 8001762:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001766:	fbb3 f3f1 	udiv	r3, r3, r1
 800176a:	fbb2 f3f3 	udiv	r3, r2, r3
 800176e:	4618      	mov	r0, r3
 8001770:	f000 fd43 	bl	80021fa <HAL_SYSTICK_Config>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e00e      	b.n	800179c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d80a      	bhi.n	800179a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001784:	2200      	movs	r2, #0
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800178c:	f000 fd19 	bl	80021c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001790:	4a06      	ldr	r2, [pc, #24]	; (80017ac <HAL_InitTick+0x5c>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001796:	2300      	movs	r3, #0
 8001798:	e000      	b.n	800179c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
}
 800179c:	4618      	mov	r0, r3
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000000 	.word	0x20000000
 80017a8:	20000008 	.word	0x20000008
 80017ac:	20000004 	.word	0x20000004

080017b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017b4:	4b05      	ldr	r3, [pc, #20]	; (80017cc <HAL_IncTick+0x1c>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	461a      	mov	r2, r3
 80017ba:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <HAL_IncTick+0x20>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4413      	add	r3, r2
 80017c0:	4a03      	ldr	r2, [pc, #12]	; (80017d0 <HAL_IncTick+0x20>)
 80017c2:	6013      	str	r3, [r2, #0]
}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr
 80017cc:	20000008 	.word	0x20000008
 80017d0:	200003a0 	.word	0x200003a0

080017d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  return uwTick;
 80017d8:	4b02      	ldr	r3, [pc, #8]	; (80017e4 <HAL_GetTick+0x10>)
 80017da:	681b      	ldr	r3, [r3, #0]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	46bd      	mov	sp, r7
 80017e0:	bc80      	pop	{r7}
 80017e2:	4770      	bx	lr
 80017e4:	200003a0 	.word	0x200003a0

080017e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017f0:	f7ff fff0 	bl	80017d4 <HAL_GetTick>
 80017f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001800:	d005      	beq.n	800180e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001802:	4b09      	ldr	r3, [pc, #36]	; (8001828 <HAL_Delay+0x40>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	461a      	mov	r2, r3
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4413      	add	r3, r2
 800180c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800180e:	bf00      	nop
 8001810:	f7ff ffe0 	bl	80017d4 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	68fa      	ldr	r2, [r7, #12]
 800181c:	429a      	cmp	r2, r3
 800181e:	d8f7      	bhi.n	8001810 <HAL_Delay+0x28>
  {
  }
}
 8001820:	bf00      	nop
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000008 	.word	0x20000008

0800182c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001834:	2300      	movs	r3, #0
 8001836:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001838:	2300      	movs	r3, #0
 800183a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800183c:	2300      	movs	r3, #0
 800183e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001840:	2300      	movs	r3, #0
 8001842:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d101      	bne.n	800184e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e0be      	b.n	80019cc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001858:	2b00      	cmp	r3, #0
 800185a:	d109      	bne.n	8001870 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2200      	movs	r2, #0
 8001860:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f7ff fd0e 	bl	800128c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f000 fbb1 	bl	8001fd8 <ADC_ConversionStop_Disable>
 8001876:	4603      	mov	r3, r0
 8001878:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800187e:	f003 0310 	and.w	r3, r3, #16
 8001882:	2b00      	cmp	r3, #0
 8001884:	f040 8099 	bne.w	80019ba <HAL_ADC_Init+0x18e>
 8001888:	7dfb      	ldrb	r3, [r7, #23]
 800188a:	2b00      	cmp	r3, #0
 800188c:	f040 8095 	bne.w	80019ba <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001894:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001898:	f023 0302 	bic.w	r3, r3, #2
 800189c:	f043 0202 	orr.w	r2, r3, #2
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018ac:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	7b1b      	ldrb	r3, [r3, #12]
 80018b2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80018b4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018c4:	d003      	beq.n	80018ce <HAL_ADC_Init+0xa2>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d102      	bne.n	80018d4 <HAL_ADC_Init+0xa8>
 80018ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018d2:	e000      	b.n	80018d6 <HAL_ADC_Init+0xaa>
 80018d4:	2300      	movs	r3, #0
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	4313      	orrs	r3, r2
 80018da:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	7d1b      	ldrb	r3, [r3, #20]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d119      	bne.n	8001918 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	7b1b      	ldrb	r3, [r3, #12]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d109      	bne.n	8001900 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	3b01      	subs	r3, #1
 80018f2:	035a      	lsls	r2, r3, #13
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018fc:	613b      	str	r3, [r7, #16]
 80018fe:	e00b      	b.n	8001918 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001904:	f043 0220 	orr.w	r2, r3, #32
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001910:	f043 0201 	orr.w	r2, r3, #1
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	430a      	orrs	r2, r1
 800192a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	689a      	ldr	r2, [r3, #8]
 8001932:	4b28      	ldr	r3, [pc, #160]	; (80019d4 <HAL_ADC_Init+0x1a8>)
 8001934:	4013      	ands	r3, r2
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6812      	ldr	r2, [r2, #0]
 800193a:	68b9      	ldr	r1, [r7, #8]
 800193c:	430b      	orrs	r3, r1
 800193e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001948:	d003      	beq.n	8001952 <HAL_ADC_Init+0x126>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d104      	bne.n	800195c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	691b      	ldr	r3, [r3, #16]
 8001956:	3b01      	subs	r3, #1
 8001958:	051b      	lsls	r3, r3, #20
 800195a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001962:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	430a      	orrs	r2, r1
 800196e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689a      	ldr	r2, [r3, #8]
 8001976:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <HAL_ADC_Init+0x1ac>)
 8001978:	4013      	ands	r3, r2
 800197a:	68ba      	ldr	r2, [r7, #8]
 800197c:	429a      	cmp	r2, r3
 800197e:	d10b      	bne.n	8001998 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198a:	f023 0303 	bic.w	r3, r3, #3
 800198e:	f043 0201 	orr.w	r2, r3, #1
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001996:	e018      	b.n	80019ca <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199c:	f023 0312 	bic.w	r3, r3, #18
 80019a0:	f043 0210 	orr.w	r2, r3, #16
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ac:	f043 0201 	orr.w	r2, r3, #1
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80019b8:	e007      	b.n	80019ca <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019be:	f043 0210 	orr.w	r2, r3, #16
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80019ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3718      	adds	r7, #24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	ffe1f7fd 	.word	0xffe1f7fd
 80019d8:	ff1f0efe 	.word	0xff1f0efe

080019dc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019e4:	2300      	movs	r3, #0
 80019e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d101      	bne.n	80019f6 <HAL_ADC_Start+0x1a>
 80019f2:	2302      	movs	r3, #2
 80019f4:	e098      	b.n	8001b28 <HAL_ADC_Start+0x14c>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f000 fa98 	bl	8001f34 <ADC_Enable>
 8001a04:	4603      	mov	r3, r0
 8001a06:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f040 8087 	bne.w	8001b1e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a18:	f023 0301 	bic.w	r3, r3, #1
 8001a1c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a41      	ldr	r2, [pc, #260]	; (8001b30 <HAL_ADC_Start+0x154>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d105      	bne.n	8001a3a <HAL_ADC_Start+0x5e>
 8001a2e:	4b41      	ldr	r3, [pc, #260]	; (8001b34 <HAL_ADC_Start+0x158>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d115      	bne.n	8001a66 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a3e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d026      	beq.n	8001aa2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a58:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a5c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a64:	e01d      	b.n	8001aa2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a6a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a2f      	ldr	r2, [pc, #188]	; (8001b34 <HAL_ADC_Start+0x158>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d004      	beq.n	8001a86 <HAL_ADC_Start+0xaa>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a2b      	ldr	r2, [pc, #172]	; (8001b30 <HAL_ADC_Start+0x154>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d10d      	bne.n	8001aa2 <HAL_ADC_Start+0xc6>
 8001a86:	4b2b      	ldr	r3, [pc, #172]	; (8001b34 <HAL_ADC_Start+0x158>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d007      	beq.n	8001aa2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a96:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a9a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d006      	beq.n	8001abc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab2:	f023 0206 	bic.w	r2, r3, #6
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001aba:	e002      	b.n	8001ac2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f06f 0202 	mvn.w	r2, #2
 8001ad2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001ade:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001ae2:	d113      	bne.n	8001b0c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ae8:	4a11      	ldr	r2, [pc, #68]	; (8001b30 <HAL_ADC_Start+0x154>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d105      	bne.n	8001afa <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001aee:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <HAL_ADC_Start+0x158>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d108      	bne.n	8001b0c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	e00c      	b.n	8001b26 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	689a      	ldr	r2, [r3, #8]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	e003      	b.n	8001b26 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3710      	adds	r7, #16
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40012800 	.word	0x40012800
 8001b34:	40012400 	.word	0x40012400

08001b38 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001b38:	b590      	push	{r4, r7, lr}
 8001b3a:	b087      	sub	sp, #28
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b42:	2300      	movs	r3, #0
 8001b44:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001b4e:	f7ff fe41 	bl	80017d4 <HAL_GetTick>
 8001b52:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d00b      	beq.n	8001b7a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b66:	f043 0220 	orr.w	r2, r3, #32
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e0c8      	b.n	8001d0c <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d12a      	bne.n	8001bde <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d123      	bne.n	8001bde <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b96:	e01a      	b.n	8001bce <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b9e:	d016      	beq.n	8001bce <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d007      	beq.n	8001bb6 <HAL_ADC_PollForConversion+0x7e>
 8001ba6:	f7ff fe15 	bl	80017d4 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d20b      	bcs.n	8001bce <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bba:	f043 0204 	orr.w	r2, r3, #4
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e09e      	b.n	8001d0c <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d0dd      	beq.n	8001b98 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001bdc:	e06c      	b.n	8001cb8 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001bde:	4b4d      	ldr	r3, [pc, #308]	; (8001d14 <HAL_ADC_PollForConversion+0x1dc>)
 8001be0:	681c      	ldr	r4, [r3, #0]
 8001be2:	2002      	movs	r0, #2
 8001be4:	f001 fa9a 	bl	800311c <HAL_RCCEx_GetPeriphCLKFreq>
 8001be8:	4603      	mov	r3, r0
 8001bea:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	6919      	ldr	r1, [r3, #16]
 8001bf4:	4b48      	ldr	r3, [pc, #288]	; (8001d18 <HAL_ADC_PollForConversion+0x1e0>)
 8001bf6:	400b      	ands	r3, r1
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d118      	bne.n	8001c2e <HAL_ADC_PollForConversion+0xf6>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	68d9      	ldr	r1, [r3, #12]
 8001c02:	4b46      	ldr	r3, [pc, #280]	; (8001d1c <HAL_ADC_PollForConversion+0x1e4>)
 8001c04:	400b      	ands	r3, r1
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d111      	bne.n	8001c2e <HAL_ADC_PollForConversion+0xf6>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	6919      	ldr	r1, [r3, #16]
 8001c10:	4b43      	ldr	r3, [pc, #268]	; (8001d20 <HAL_ADC_PollForConversion+0x1e8>)
 8001c12:	400b      	ands	r3, r1
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d108      	bne.n	8001c2a <HAL_ADC_PollForConversion+0xf2>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	68d9      	ldr	r1, [r3, #12]
 8001c1e:	4b41      	ldr	r3, [pc, #260]	; (8001d24 <HAL_ADC_PollForConversion+0x1ec>)
 8001c20:	400b      	ands	r3, r1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_ADC_PollForConversion+0xf2>
 8001c26:	2314      	movs	r3, #20
 8001c28:	e020      	b.n	8001c6c <HAL_ADC_PollForConversion+0x134>
 8001c2a:	2329      	movs	r3, #41	; 0x29
 8001c2c:	e01e      	b.n	8001c6c <HAL_ADC_PollForConversion+0x134>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	6919      	ldr	r1, [r3, #16]
 8001c34:	4b3a      	ldr	r3, [pc, #232]	; (8001d20 <HAL_ADC_PollForConversion+0x1e8>)
 8001c36:	400b      	ands	r3, r1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d106      	bne.n	8001c4a <HAL_ADC_PollForConversion+0x112>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68d9      	ldr	r1, [r3, #12]
 8001c42:	4b38      	ldr	r3, [pc, #224]	; (8001d24 <HAL_ADC_PollForConversion+0x1ec>)
 8001c44:	400b      	ands	r3, r1
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d00d      	beq.n	8001c66 <HAL_ADC_PollForConversion+0x12e>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6919      	ldr	r1, [r3, #16]
 8001c50:	4b35      	ldr	r3, [pc, #212]	; (8001d28 <HAL_ADC_PollForConversion+0x1f0>)
 8001c52:	400b      	ands	r3, r1
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d108      	bne.n	8001c6a <HAL_ADC_PollForConversion+0x132>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	68d9      	ldr	r1, [r3, #12]
 8001c5e:	4b32      	ldr	r3, [pc, #200]	; (8001d28 <HAL_ADC_PollForConversion+0x1f0>)
 8001c60:	400b      	ands	r3, r1
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <HAL_ADC_PollForConversion+0x132>
 8001c66:	2354      	movs	r3, #84	; 0x54
 8001c68:	e000      	b.n	8001c6c <HAL_ADC_PollForConversion+0x134>
 8001c6a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001c6c:	fb02 f303 	mul.w	r3, r2, r3
 8001c70:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c72:	e01d      	b.n	8001cb0 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c7a:	d016      	beq.n	8001caa <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d007      	beq.n	8001c92 <HAL_ADC_PollForConversion+0x15a>
 8001c82:	f7ff fda7 	bl	80017d4 <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	683a      	ldr	r2, [r7, #0]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d20b      	bcs.n	8001caa <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c96:	f043 0204 	orr.w	r2, r3, #4
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e030      	b.n	8001d0c <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	3301      	adds	r3, #1
 8001cae:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d8dd      	bhi.n	8001c74 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f06f 0212 	mvn.w	r2, #18
 8001cc0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001cd8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001cdc:	d115      	bne.n	8001d0a <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d111      	bne.n	8001d0a <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d105      	bne.n	8001d0a <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d02:	f043 0201 	orr.w	r2, r3, #1
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001d0a:	2300      	movs	r3, #0
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	371c      	adds	r7, #28
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd90      	pop	{r4, r7, pc}
 8001d14:	20000000 	.word	0x20000000
 8001d18:	24924924 	.word	0x24924924
 8001d1c:	00924924 	.word	0x00924924
 8001d20:	12492492 	.word	0x12492492
 8001d24:	00492492 	.word	0x00492492
 8001d28:	00249249 	.word	0x00249249

08001d2c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bc80      	pop	{r7}
 8001d42:	4770      	bx	lr

08001d44 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001d52:	2300      	movs	r3, #0
 8001d54:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d101      	bne.n	8001d64 <HAL_ADC_ConfigChannel+0x20>
 8001d60:	2302      	movs	r3, #2
 8001d62:	e0dc      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x1da>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	2b06      	cmp	r3, #6
 8001d72:	d81c      	bhi.n	8001dae <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685a      	ldr	r2, [r3, #4]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	3b05      	subs	r3, #5
 8001d86:	221f      	movs	r2, #31
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	4019      	ands	r1, r3
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	6818      	ldr	r0, [r3, #0]
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685a      	ldr	r2, [r3, #4]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4413      	add	r3, r2
 8001d9e:	3b05      	subs	r3, #5
 8001da0:	fa00 f203 	lsl.w	r2, r0, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	430a      	orrs	r2, r1
 8001daa:	635a      	str	r2, [r3, #52]	; 0x34
 8001dac:	e03c      	b.n	8001e28 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b0c      	cmp	r3, #12
 8001db4:	d81c      	bhi.n	8001df0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685a      	ldr	r2, [r3, #4]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	4413      	add	r3, r2
 8001dc6:	3b23      	subs	r3, #35	; 0x23
 8001dc8:	221f      	movs	r2, #31
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	4019      	ands	r1, r3
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	6818      	ldr	r0, [r3, #0]
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	3b23      	subs	r3, #35	; 0x23
 8001de2:	fa00 f203 	lsl.w	r2, r0, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	430a      	orrs	r2, r1
 8001dec:	631a      	str	r2, [r3, #48]	; 0x30
 8001dee:	e01b      	b.n	8001e28 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685a      	ldr	r2, [r3, #4]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	3b41      	subs	r3, #65	; 0x41
 8001e02:	221f      	movs	r2, #31
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	4019      	ands	r1, r3
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	6818      	ldr	r0, [r3, #0]
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685a      	ldr	r2, [r3, #4]
 8001e14:	4613      	mov	r3, r2
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	4413      	add	r3, r2
 8001e1a:	3b41      	subs	r3, #65	; 0x41
 8001e1c:	fa00 f203 	lsl.w	r2, r0, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2b09      	cmp	r3, #9
 8001e2e:	d91c      	bls.n	8001e6a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	68d9      	ldr	r1, [r3, #12]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	4413      	add	r3, r2
 8001e40:	3b1e      	subs	r3, #30
 8001e42:	2207      	movs	r2, #7
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	4019      	ands	r1, r3
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	6898      	ldr	r0, [r3, #8]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	4613      	mov	r3, r2
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	4413      	add	r3, r2
 8001e5a:	3b1e      	subs	r3, #30
 8001e5c:	fa00 f203 	lsl.w	r2, r0, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	430a      	orrs	r2, r1
 8001e66:	60da      	str	r2, [r3, #12]
 8001e68:	e019      	b.n	8001e9e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	6919      	ldr	r1, [r3, #16]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4613      	mov	r3, r2
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	4413      	add	r3, r2
 8001e7a:	2207      	movs	r2, #7
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	43db      	mvns	r3, r3
 8001e82:	4019      	ands	r1, r3
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	6898      	ldr	r0, [r3, #8]
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	4413      	add	r3, r2
 8001e92:	fa00 f203 	lsl.w	r2, r0, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2b10      	cmp	r3, #16
 8001ea4:	d003      	beq.n	8001eae <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001eaa:	2b11      	cmp	r3, #17
 8001eac:	d132      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a1d      	ldr	r2, [pc, #116]	; (8001f28 <HAL_ADC_ConfigChannel+0x1e4>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d125      	bne.n	8001f04 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d126      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	689a      	ldr	r2, [r3, #8]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001ed4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2b10      	cmp	r3, #16
 8001edc:	d11a      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ede:	4b13      	ldr	r3, [pc, #76]	; (8001f2c <HAL_ADC_ConfigChannel+0x1e8>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a13      	ldr	r2, [pc, #76]	; (8001f30 <HAL_ADC_ConfigChannel+0x1ec>)
 8001ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee8:	0c9a      	lsrs	r2, r3, #18
 8001eea:	4613      	mov	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	4413      	add	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ef4:	e002      	b.n	8001efc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f9      	bne.n	8001ef6 <HAL_ADC_ConfigChannel+0x1b2>
 8001f02:	e007      	b.n	8001f14 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f08:	f043 0220 	orr.w	r2, r3, #32
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3714      	adds	r7, #20
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr
 8001f28:	40012400 	.word	0x40012400
 8001f2c:	20000000 	.word	0x20000000
 8001f30:	431bde83 	.word	0x431bde83

08001f34 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d039      	beq.n	8001fc6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f042 0201 	orr.w	r2, r2, #1
 8001f60:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f62:	4b1b      	ldr	r3, [pc, #108]	; (8001fd0 <ADC_Enable+0x9c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a1b      	ldr	r2, [pc, #108]	; (8001fd4 <ADC_Enable+0xa0>)
 8001f68:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6c:	0c9b      	lsrs	r3, r3, #18
 8001f6e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f70:	e002      	b.n	8001f78 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	3b01      	subs	r3, #1
 8001f76:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1f9      	bne.n	8001f72 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f7e:	f7ff fc29 	bl	80017d4 <HAL_GetTick>
 8001f82:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f84:	e018      	b.n	8001fb8 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f86:	f7ff fc25 	bl	80017d4 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d911      	bls.n	8001fb8 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f98:	f043 0210 	orr.w	r2, r3, #16
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa4:	f043 0201 	orr.w	r2, r3, #1
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e007      	b.n	8001fc8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d1df      	bne.n	8001f86 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000000 	.word	0x20000000
 8001fd4:	431bde83 	.word	0x431bde83

08001fd8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d127      	bne.n	8002042 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	689a      	ldr	r2, [r3, #8]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 0201 	bic.w	r2, r2, #1
 8002000:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002002:	f7ff fbe7 	bl	80017d4 <HAL_GetTick>
 8002006:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002008:	e014      	b.n	8002034 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800200a:	f7ff fbe3 	bl	80017d4 <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d90d      	bls.n	8002034 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201c:	f043 0210 	orr.w	r2, r3, #16
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002028:	f043 0201 	orr.w	r2, r3, #1
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e007      	b.n	8002044 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b01      	cmp	r3, #1
 8002040:	d0e3      	beq.n	800200a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f003 0307 	and.w	r3, r3, #7
 800205a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800205c:	4b0c      	ldr	r3, [pc, #48]	; (8002090 <__NVIC_SetPriorityGrouping+0x44>)
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002062:	68ba      	ldr	r2, [r7, #8]
 8002064:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002068:	4013      	ands	r3, r2
 800206a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002074:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002078:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800207c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800207e:	4a04      	ldr	r2, [pc, #16]	; (8002090 <__NVIC_SetPriorityGrouping+0x44>)
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	60d3      	str	r3, [r2, #12]
}
 8002084:	bf00      	nop
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002098:	4b04      	ldr	r3, [pc, #16]	; (80020ac <__NVIC_GetPriorityGrouping+0x18>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	0a1b      	lsrs	r3, r3, #8
 800209e:	f003 0307 	and.w	r3, r3, #7
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	6039      	str	r1, [r7, #0]
 80020ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	db0a      	blt.n	80020da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	490c      	ldr	r1, [pc, #48]	; (80020fc <__NVIC_SetPriority+0x4c>)
 80020ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ce:	0112      	lsls	r2, r2, #4
 80020d0:	b2d2      	uxtb	r2, r2
 80020d2:	440b      	add	r3, r1
 80020d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020d8:	e00a      	b.n	80020f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	4908      	ldr	r1, [pc, #32]	; (8002100 <__NVIC_SetPriority+0x50>)
 80020e0:	79fb      	ldrb	r3, [r7, #7]
 80020e2:	f003 030f 	and.w	r3, r3, #15
 80020e6:	3b04      	subs	r3, #4
 80020e8:	0112      	lsls	r2, r2, #4
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	440b      	add	r3, r1
 80020ee:	761a      	strb	r2, [r3, #24]
}
 80020f0:	bf00      	nop
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	e000e100 	.word	0xe000e100
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002104:	b480      	push	{r7}
 8002106:	b089      	sub	sp, #36	; 0x24
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f003 0307 	and.w	r3, r3, #7
 8002116:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	f1c3 0307 	rsb	r3, r3, #7
 800211e:	2b04      	cmp	r3, #4
 8002120:	bf28      	it	cs
 8002122:	2304      	movcs	r3, #4
 8002124:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	3304      	adds	r3, #4
 800212a:	2b06      	cmp	r3, #6
 800212c:	d902      	bls.n	8002134 <NVIC_EncodePriority+0x30>
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	3b03      	subs	r3, #3
 8002132:	e000      	b.n	8002136 <NVIC_EncodePriority+0x32>
 8002134:	2300      	movs	r3, #0
 8002136:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002138:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43da      	mvns	r2, r3
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	401a      	ands	r2, r3
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800214c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	fa01 f303 	lsl.w	r3, r1, r3
 8002156:	43d9      	mvns	r1, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800215c:	4313      	orrs	r3, r2
         );
}
 800215e:	4618      	mov	r0, r3
 8002160:	3724      	adds	r7, #36	; 0x24
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr

08002168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3b01      	subs	r3, #1
 8002174:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002178:	d301      	bcc.n	800217e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800217a:	2301      	movs	r3, #1
 800217c:	e00f      	b.n	800219e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800217e:	4a0a      	ldr	r2, [pc, #40]	; (80021a8 <SysTick_Config+0x40>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3b01      	subs	r3, #1
 8002184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002186:	210f      	movs	r1, #15
 8002188:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800218c:	f7ff ff90 	bl	80020b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002190:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <SysTick_Config+0x40>)
 8002192:	2200      	movs	r2, #0
 8002194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002196:	4b04      	ldr	r3, [pc, #16]	; (80021a8 <SysTick_Config+0x40>)
 8002198:	2207      	movs	r2, #7
 800219a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	e000e010 	.word	0xe000e010

080021ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ff49 	bl	800204c <__NVIC_SetPriorityGrouping>
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b086      	sub	sp, #24
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	4603      	mov	r3, r0
 80021ca:	60b9      	str	r1, [r7, #8]
 80021cc:	607a      	str	r2, [r7, #4]
 80021ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021d4:	f7ff ff5e 	bl	8002094 <__NVIC_GetPriorityGrouping>
 80021d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	68b9      	ldr	r1, [r7, #8]
 80021de:	6978      	ldr	r0, [r7, #20]
 80021e0:	f7ff ff90 	bl	8002104 <NVIC_EncodePriority>
 80021e4:	4602      	mov	r2, r0
 80021e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ea:	4611      	mov	r1, r2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ff5f 	bl	80020b0 <__NVIC_SetPriority>
}
 80021f2:	bf00      	nop
 80021f4:	3718      	adds	r7, #24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff ffb0 	bl	8002168 <SysTick_Config>
 8002208:	4603      	mov	r3, r0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002214:	b480      	push	{r7}
 8002216:	b08b      	sub	sp, #44	; 0x2c
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800221e:	2300      	movs	r3, #0
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002222:	2300      	movs	r3, #0
 8002224:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002226:	e127      	b.n	8002478 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002228:	2201      	movs	r2, #1
 800222a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	69fa      	ldr	r2, [r7, #28]
 8002238:	4013      	ands	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	429a      	cmp	r2, r3
 8002242:	f040 8116 	bne.w	8002472 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	2b12      	cmp	r3, #18
 800224c:	d034      	beq.n	80022b8 <HAL_GPIO_Init+0xa4>
 800224e:	2b12      	cmp	r3, #18
 8002250:	d80d      	bhi.n	800226e <HAL_GPIO_Init+0x5a>
 8002252:	2b02      	cmp	r3, #2
 8002254:	d02b      	beq.n	80022ae <HAL_GPIO_Init+0x9a>
 8002256:	2b02      	cmp	r3, #2
 8002258:	d804      	bhi.n	8002264 <HAL_GPIO_Init+0x50>
 800225a:	2b00      	cmp	r3, #0
 800225c:	d031      	beq.n	80022c2 <HAL_GPIO_Init+0xae>
 800225e:	2b01      	cmp	r3, #1
 8002260:	d01c      	beq.n	800229c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002262:	e048      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002264:	2b03      	cmp	r3, #3
 8002266:	d043      	beq.n	80022f0 <HAL_GPIO_Init+0xdc>
 8002268:	2b11      	cmp	r3, #17
 800226a:	d01b      	beq.n	80022a4 <HAL_GPIO_Init+0x90>
          break;
 800226c:	e043      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800226e:	4a89      	ldr	r2, [pc, #548]	; (8002494 <HAL_GPIO_Init+0x280>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d026      	beq.n	80022c2 <HAL_GPIO_Init+0xae>
 8002274:	4a87      	ldr	r2, [pc, #540]	; (8002494 <HAL_GPIO_Init+0x280>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d806      	bhi.n	8002288 <HAL_GPIO_Init+0x74>
 800227a:	4a87      	ldr	r2, [pc, #540]	; (8002498 <HAL_GPIO_Init+0x284>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d020      	beq.n	80022c2 <HAL_GPIO_Init+0xae>
 8002280:	4a86      	ldr	r2, [pc, #536]	; (800249c <HAL_GPIO_Init+0x288>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d01d      	beq.n	80022c2 <HAL_GPIO_Init+0xae>
          break;
 8002286:	e036      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002288:	4a85      	ldr	r2, [pc, #532]	; (80024a0 <HAL_GPIO_Init+0x28c>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d019      	beq.n	80022c2 <HAL_GPIO_Init+0xae>
 800228e:	4a85      	ldr	r2, [pc, #532]	; (80024a4 <HAL_GPIO_Init+0x290>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d016      	beq.n	80022c2 <HAL_GPIO_Init+0xae>
 8002294:	4a84      	ldr	r2, [pc, #528]	; (80024a8 <HAL_GPIO_Init+0x294>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d013      	beq.n	80022c2 <HAL_GPIO_Init+0xae>
          break;
 800229a:	e02c      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	623b      	str	r3, [r7, #32]
          break;
 80022a2:	e028      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	3304      	adds	r3, #4
 80022aa:	623b      	str	r3, [r7, #32]
          break;
 80022ac:	e023      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	3308      	adds	r3, #8
 80022b4:	623b      	str	r3, [r7, #32]
          break;
 80022b6:	e01e      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	330c      	adds	r3, #12
 80022be:	623b      	str	r3, [r7, #32]
          break;
 80022c0:	e019      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d102      	bne.n	80022d0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022ca:	2304      	movs	r3, #4
 80022cc:	623b      	str	r3, [r7, #32]
          break;
 80022ce:	e012      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d105      	bne.n	80022e4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022d8:	2308      	movs	r3, #8
 80022da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	69fa      	ldr	r2, [r7, #28]
 80022e0:	611a      	str	r2, [r3, #16]
          break;
 80022e2:	e008      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022e4:	2308      	movs	r3, #8
 80022e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69fa      	ldr	r2, [r7, #28]
 80022ec:	615a      	str	r2, [r3, #20]
          break;
 80022ee:	e002      	b.n	80022f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80022f0:	2300      	movs	r3, #0
 80022f2:	623b      	str	r3, [r7, #32]
          break;
 80022f4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	2bff      	cmp	r3, #255	; 0xff
 80022fa:	d801      	bhi.n	8002300 <HAL_GPIO_Init+0xec>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	e001      	b.n	8002304 <HAL_GPIO_Init+0xf0>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3304      	adds	r3, #4
 8002304:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	2bff      	cmp	r3, #255	; 0xff
 800230a:	d802      	bhi.n	8002312 <HAL_GPIO_Init+0xfe>
 800230c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	e002      	b.n	8002318 <HAL_GPIO_Init+0x104>
 8002312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002314:	3b08      	subs	r3, #8
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	210f      	movs	r1, #15
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	fa01 f303 	lsl.w	r3, r1, r3
 8002326:	43db      	mvns	r3, r3
 8002328:	401a      	ands	r2, r3
 800232a:	6a39      	ldr	r1, [r7, #32]
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	fa01 f303 	lsl.w	r3, r1, r3
 8002332:	431a      	orrs	r2, r3
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002340:	2b00      	cmp	r3, #0
 8002342:	f000 8096 	beq.w	8002472 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002346:	4b59      	ldr	r3, [pc, #356]	; (80024ac <HAL_GPIO_Init+0x298>)
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	4a58      	ldr	r2, [pc, #352]	; (80024ac <HAL_GPIO_Init+0x298>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	6193      	str	r3, [r2, #24]
 8002352:	4b56      	ldr	r3, [pc, #344]	; (80024ac <HAL_GPIO_Init+0x298>)
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	60bb      	str	r3, [r7, #8]
 800235c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800235e:	4a54      	ldr	r2, [pc, #336]	; (80024b0 <HAL_GPIO_Init+0x29c>)
 8002360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002362:	089b      	lsrs	r3, r3, #2
 8002364:	3302      	adds	r3, #2
 8002366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800236a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800236c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236e:	f003 0303 	and.w	r3, r3, #3
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	220f      	movs	r2, #15
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	43db      	mvns	r3, r3
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	4013      	ands	r3, r2
 8002380:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4b      	ldr	r2, [pc, #300]	; (80024b4 <HAL_GPIO_Init+0x2a0>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d013      	beq.n	80023b2 <HAL_GPIO_Init+0x19e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4a      	ldr	r2, [pc, #296]	; (80024b8 <HAL_GPIO_Init+0x2a4>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d00d      	beq.n	80023ae <HAL_GPIO_Init+0x19a>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a49      	ldr	r2, [pc, #292]	; (80024bc <HAL_GPIO_Init+0x2a8>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d007      	beq.n	80023aa <HAL_GPIO_Init+0x196>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a48      	ldr	r2, [pc, #288]	; (80024c0 <HAL_GPIO_Init+0x2ac>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d101      	bne.n	80023a6 <HAL_GPIO_Init+0x192>
 80023a2:	2303      	movs	r3, #3
 80023a4:	e006      	b.n	80023b4 <HAL_GPIO_Init+0x1a0>
 80023a6:	2304      	movs	r3, #4
 80023a8:	e004      	b.n	80023b4 <HAL_GPIO_Init+0x1a0>
 80023aa:	2302      	movs	r3, #2
 80023ac:	e002      	b.n	80023b4 <HAL_GPIO_Init+0x1a0>
 80023ae:	2301      	movs	r3, #1
 80023b0:	e000      	b.n	80023b4 <HAL_GPIO_Init+0x1a0>
 80023b2:	2300      	movs	r3, #0
 80023b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023b6:	f002 0203 	and.w	r2, r2, #3
 80023ba:	0092      	lsls	r2, r2, #2
 80023bc:	4093      	lsls	r3, r2
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023c4:	493a      	ldr	r1, [pc, #232]	; (80024b0 <HAL_GPIO_Init+0x29c>)
 80023c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c8:	089b      	lsrs	r3, r3, #2
 80023ca:	3302      	adds	r3, #2
 80023cc:	68fa      	ldr	r2, [r7, #12]
 80023ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d006      	beq.n	80023ec <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80023de:	4b39      	ldr	r3, [pc, #228]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	4938      	ldr	r1, [pc, #224]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	600b      	str	r3, [r1, #0]
 80023ea:	e006      	b.n	80023fa <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023ec:	4b35      	ldr	r3, [pc, #212]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	43db      	mvns	r3, r3
 80023f4:	4933      	ldr	r1, [pc, #204]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 80023f6:	4013      	ands	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d006      	beq.n	8002414 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002406:	4b2f      	ldr	r3, [pc, #188]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	492e      	ldr	r1, [pc, #184]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	4313      	orrs	r3, r2
 8002410:	604b      	str	r3, [r1, #4]
 8002412:	e006      	b.n	8002422 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002414:	4b2b      	ldr	r3, [pc, #172]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 8002416:	685a      	ldr	r2, [r3, #4]
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	43db      	mvns	r3, r3
 800241c:	4929      	ldr	r1, [pc, #164]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 800241e:	4013      	ands	r3, r2
 8002420:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d006      	beq.n	800243c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800242e:	4b25      	ldr	r3, [pc, #148]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	4924      	ldr	r1, [pc, #144]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	4313      	orrs	r3, r2
 8002438:	608b      	str	r3, [r1, #8]
 800243a:	e006      	b.n	800244a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800243c:	4b21      	ldr	r3, [pc, #132]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	43db      	mvns	r3, r3
 8002444:	491f      	ldr	r1, [pc, #124]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 8002446:	4013      	ands	r3, r2
 8002448:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d006      	beq.n	8002464 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002456:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 8002458:	68da      	ldr	r2, [r3, #12]
 800245a:	491a      	ldr	r1, [pc, #104]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	4313      	orrs	r3, r2
 8002460:	60cb      	str	r3, [r1, #12]
 8002462:	e006      	b.n	8002472 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002464:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	43db      	mvns	r3, r3
 800246c:	4915      	ldr	r1, [pc, #84]	; (80024c4 <HAL_GPIO_Init+0x2b0>)
 800246e:	4013      	ands	r3, r2
 8002470:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002474:	3301      	adds	r3, #1
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247e:	fa22 f303 	lsr.w	r3, r2, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	f47f aed0 	bne.w	8002228 <HAL_GPIO_Init+0x14>
  }
}
 8002488:	bf00      	nop
 800248a:	372c      	adds	r7, #44	; 0x2c
 800248c:	46bd      	mov	sp, r7
 800248e:	bc80      	pop	{r7}
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	10210000 	.word	0x10210000
 8002498:	10110000 	.word	0x10110000
 800249c:	10120000 	.word	0x10120000
 80024a0:	10310000 	.word	0x10310000
 80024a4:	10320000 	.word	0x10320000
 80024a8:	10220000 	.word	0x10220000
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40010000 	.word	0x40010000
 80024b4:	40010800 	.word	0x40010800
 80024b8:	40010c00 	.word	0x40010c00
 80024bc:	40011000 	.word	0x40011000
 80024c0:	40011400 	.word	0x40011400
 80024c4:	40010400 	.word	0x40010400

080024c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	807b      	strh	r3, [r7, #2]
 80024d4:	4613      	mov	r3, r2
 80024d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024d8:	787b      	ldrb	r3, [r7, #1]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024de:	887a      	ldrh	r2, [r7, #2]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80024e4:	e003      	b.n	80024ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80024e6:	887b      	ldrh	r3, [r7, #2]
 80024e8:	041a      	lsls	r2, r3, #16
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	611a      	str	r2, [r3, #16]
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr

080024f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	460b      	mov	r3, r1
 8002502:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	887b      	ldrh	r3, [r7, #2]
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002510:	887a      	ldrh	r2, [r7, #2]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002516:	e002      	b.n	800251e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002518:	887a      	ldrh	r2, [r7, #2]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	611a      	str	r2, [r3, #16]
}
 800251e:	bf00      	nop
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr

08002528 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e10f      	b.n	800275a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d106      	bne.n	8002554 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f7fe fef0 	bl	8001334 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2224      	movs	r2, #36	; 0x24
 8002558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f022 0201 	bic.w	r2, r2, #1
 800256a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800256c:	f000 fcda 	bl	8002f24 <HAL_RCC_GetPCLK1Freq>
 8002570:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	4a7b      	ldr	r2, [pc, #492]	; (8002764 <HAL_I2C_Init+0x23c>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d807      	bhi.n	800258c <HAL_I2C_Init+0x64>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	4a7a      	ldr	r2, [pc, #488]	; (8002768 <HAL_I2C_Init+0x240>)
 8002580:	4293      	cmp	r3, r2
 8002582:	bf94      	ite	ls
 8002584:	2301      	movls	r3, #1
 8002586:	2300      	movhi	r3, #0
 8002588:	b2db      	uxtb	r3, r3
 800258a:	e006      	b.n	800259a <HAL_I2C_Init+0x72>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	4a77      	ldr	r2, [pc, #476]	; (800276c <HAL_I2C_Init+0x244>)
 8002590:	4293      	cmp	r3, r2
 8002592:	bf94      	ite	ls
 8002594:	2301      	movls	r3, #1
 8002596:	2300      	movhi	r3, #0
 8002598:	b2db      	uxtb	r3, r3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e0db      	b.n	800275a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	4a72      	ldr	r2, [pc, #456]	; (8002770 <HAL_I2C_Init+0x248>)
 80025a6:	fba2 2303 	umull	r2, r3, r2, r3
 80025aa:	0c9b      	lsrs	r3, r3, #18
 80025ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	68ba      	ldr	r2, [r7, #8]
 80025be:	430a      	orrs	r2, r1
 80025c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	4a64      	ldr	r2, [pc, #400]	; (8002764 <HAL_I2C_Init+0x23c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d802      	bhi.n	80025dc <HAL_I2C_Init+0xb4>
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	3301      	adds	r3, #1
 80025da:	e009      	b.n	80025f0 <HAL_I2C_Init+0xc8>
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80025e2:	fb02 f303 	mul.w	r3, r2, r3
 80025e6:	4a63      	ldr	r2, [pc, #396]	; (8002774 <HAL_I2C_Init+0x24c>)
 80025e8:	fba2 2303 	umull	r2, r3, r2, r3
 80025ec:	099b      	lsrs	r3, r3, #6
 80025ee:	3301      	adds	r3, #1
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	6812      	ldr	r2, [r2, #0]
 80025f4:	430b      	orrs	r3, r1
 80025f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	69db      	ldr	r3, [r3, #28]
 80025fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002602:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	4956      	ldr	r1, [pc, #344]	; (8002764 <HAL_I2C_Init+0x23c>)
 800260c:	428b      	cmp	r3, r1
 800260e:	d80d      	bhi.n	800262c <HAL_I2C_Init+0x104>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	1e59      	subs	r1, r3, #1
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	fbb1 f3f3 	udiv	r3, r1, r3
 800261e:	3301      	adds	r3, #1
 8002620:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002624:	2b04      	cmp	r3, #4
 8002626:	bf38      	it	cc
 8002628:	2304      	movcc	r3, #4
 800262a:	e04f      	b.n	80026cc <HAL_I2C_Init+0x1a4>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d111      	bne.n	8002658 <HAL_I2C_Init+0x130>
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	1e58      	subs	r0, r3, #1
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6859      	ldr	r1, [r3, #4]
 800263c:	460b      	mov	r3, r1
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	440b      	add	r3, r1
 8002642:	fbb0 f3f3 	udiv	r3, r0, r3
 8002646:	3301      	adds	r3, #1
 8002648:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800264c:	2b00      	cmp	r3, #0
 800264e:	bf0c      	ite	eq
 8002650:	2301      	moveq	r3, #1
 8002652:	2300      	movne	r3, #0
 8002654:	b2db      	uxtb	r3, r3
 8002656:	e012      	b.n	800267e <HAL_I2C_Init+0x156>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	1e58      	subs	r0, r3, #1
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6859      	ldr	r1, [r3, #4]
 8002660:	460b      	mov	r3, r1
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	440b      	add	r3, r1
 8002666:	0099      	lsls	r1, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	fbb0 f3f3 	udiv	r3, r0, r3
 800266e:	3301      	adds	r3, #1
 8002670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002674:	2b00      	cmp	r3, #0
 8002676:	bf0c      	ite	eq
 8002678:	2301      	moveq	r3, #1
 800267a:	2300      	movne	r3, #0
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <HAL_I2C_Init+0x15e>
 8002682:	2301      	movs	r3, #1
 8002684:	e022      	b.n	80026cc <HAL_I2C_Init+0x1a4>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d10e      	bne.n	80026ac <HAL_I2C_Init+0x184>
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	1e58      	subs	r0, r3, #1
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6859      	ldr	r1, [r3, #4]
 8002696:	460b      	mov	r3, r1
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	440b      	add	r3, r1
 800269c:	fbb0 f3f3 	udiv	r3, r0, r3
 80026a0:	3301      	adds	r3, #1
 80026a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026aa:	e00f      	b.n	80026cc <HAL_I2C_Init+0x1a4>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	1e58      	subs	r0, r3, #1
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6859      	ldr	r1, [r3, #4]
 80026b4:	460b      	mov	r3, r1
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	440b      	add	r3, r1
 80026ba:	0099      	lsls	r1, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	fbb0 f3f3 	udiv	r3, r0, r3
 80026c2:	3301      	adds	r3, #1
 80026c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026cc:	6879      	ldr	r1, [r7, #4]
 80026ce:	6809      	ldr	r1, [r1, #0]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69da      	ldr	r2, [r3, #28]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	431a      	orrs	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	430a      	orrs	r2, r1
 80026ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80026fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6911      	ldr	r1, [r2, #16]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	68d2      	ldr	r2, [r2, #12]
 8002706:	4311      	orrs	r1, r2
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	430b      	orrs	r3, r1
 800270e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	695a      	ldr	r2, [r3, #20]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	431a      	orrs	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	430a      	orrs	r2, r1
 800272a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 0201 	orr.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2220      	movs	r2, #32
 8002746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	000186a0 	.word	0x000186a0
 8002768:	001e847f 	.word	0x001e847f
 800276c:	003d08ff 	.word	0x003d08ff
 8002770:	431bde83 	.word	0x431bde83
 8002774:	10624dd3 	.word	0x10624dd3

08002778 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e26c      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	2b00      	cmp	r3, #0
 8002794:	f000 8087 	beq.w	80028a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002798:	4b92      	ldr	r3, [pc, #584]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f003 030c 	and.w	r3, r3, #12
 80027a0:	2b04      	cmp	r3, #4
 80027a2:	d00c      	beq.n	80027be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027a4:	4b8f      	ldr	r3, [pc, #572]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f003 030c 	and.w	r3, r3, #12
 80027ac:	2b08      	cmp	r3, #8
 80027ae:	d112      	bne.n	80027d6 <HAL_RCC_OscConfig+0x5e>
 80027b0:	4b8c      	ldr	r3, [pc, #560]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027bc:	d10b      	bne.n	80027d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027be:	4b89      	ldr	r3, [pc, #548]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d06c      	beq.n	80028a4 <HAL_RCC_OscConfig+0x12c>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d168      	bne.n	80028a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e246      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027de:	d106      	bne.n	80027ee <HAL_RCC_OscConfig+0x76>
 80027e0:	4b80      	ldr	r3, [pc, #512]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a7f      	ldr	r2, [pc, #508]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ea:	6013      	str	r3, [r2, #0]
 80027ec:	e02e      	b.n	800284c <HAL_RCC_OscConfig+0xd4>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d10c      	bne.n	8002810 <HAL_RCC_OscConfig+0x98>
 80027f6:	4b7b      	ldr	r3, [pc, #492]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a7a      	ldr	r2, [pc, #488]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80027fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002800:	6013      	str	r3, [r2, #0]
 8002802:	4b78      	ldr	r3, [pc, #480]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a77      	ldr	r2, [pc, #476]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002808:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800280c:	6013      	str	r3, [r2, #0]
 800280e:	e01d      	b.n	800284c <HAL_RCC_OscConfig+0xd4>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002818:	d10c      	bne.n	8002834 <HAL_RCC_OscConfig+0xbc>
 800281a:	4b72      	ldr	r3, [pc, #456]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a71      	ldr	r2, [pc, #452]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002820:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002824:	6013      	str	r3, [r2, #0]
 8002826:	4b6f      	ldr	r3, [pc, #444]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a6e      	ldr	r2, [pc, #440]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800282c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002830:	6013      	str	r3, [r2, #0]
 8002832:	e00b      	b.n	800284c <HAL_RCC_OscConfig+0xd4>
 8002834:	4b6b      	ldr	r3, [pc, #428]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a6a      	ldr	r2, [pc, #424]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800283a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	4b68      	ldr	r3, [pc, #416]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a67      	ldr	r2, [pc, #412]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002846:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800284a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d013      	beq.n	800287c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002854:	f7fe ffbe 	bl	80017d4 <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800285c:	f7fe ffba 	bl	80017d4 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b64      	cmp	r3, #100	; 0x64
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e1fa      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800286e:	4b5d      	ldr	r3, [pc, #372]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d0f0      	beq.n	800285c <HAL_RCC_OscConfig+0xe4>
 800287a:	e014      	b.n	80028a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800287c:	f7fe ffaa 	bl	80017d4 <HAL_GetTick>
 8002880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002882:	e008      	b.n	8002896 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002884:	f7fe ffa6 	bl	80017d4 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b64      	cmp	r3, #100	; 0x64
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e1e6      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002896:	4b53      	ldr	r3, [pc, #332]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1f0      	bne.n	8002884 <HAL_RCC_OscConfig+0x10c>
 80028a2:	e000      	b.n	80028a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d063      	beq.n	800297a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028b2:	4b4c      	ldr	r3, [pc, #304]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f003 030c 	and.w	r3, r3, #12
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00b      	beq.n	80028d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028be:	4b49      	ldr	r3, [pc, #292]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f003 030c 	and.w	r3, r3, #12
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d11c      	bne.n	8002904 <HAL_RCC_OscConfig+0x18c>
 80028ca:	4b46      	ldr	r3, [pc, #280]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d116      	bne.n	8002904 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028d6:	4b43      	ldr	r3, [pc, #268]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d005      	beq.n	80028ee <HAL_RCC_OscConfig+0x176>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d001      	beq.n	80028ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e1ba      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ee:	4b3d      	ldr	r3, [pc, #244]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	4939      	ldr	r1, [pc, #228]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002902:	e03a      	b.n	800297a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d020      	beq.n	800294e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800290c:	4b36      	ldr	r3, [pc, #216]	; (80029e8 <HAL_RCC_OscConfig+0x270>)
 800290e:	2201      	movs	r2, #1
 8002910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002912:	f7fe ff5f 	bl	80017d4 <HAL_GetTick>
 8002916:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002918:	e008      	b.n	800292c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800291a:	f7fe ff5b 	bl	80017d4 <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b02      	cmp	r3, #2
 8002926:	d901      	bls.n	800292c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e19b      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800292c:	4b2d      	ldr	r3, [pc, #180]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0f0      	beq.n	800291a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002938:	4b2a      	ldr	r3, [pc, #168]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	4927      	ldr	r1, [pc, #156]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002948:	4313      	orrs	r3, r2
 800294a:	600b      	str	r3, [r1, #0]
 800294c:	e015      	b.n	800297a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800294e:	4b26      	ldr	r3, [pc, #152]	; (80029e8 <HAL_RCC_OscConfig+0x270>)
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002954:	f7fe ff3e 	bl	80017d4 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800295c:	f7fe ff3a 	bl	80017d4 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e17a      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800296e:	4b1d      	ldr	r3, [pc, #116]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1f0      	bne.n	800295c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	2b00      	cmp	r3, #0
 8002984:	d03a      	beq.n	80029fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d019      	beq.n	80029c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800298e:	4b17      	ldr	r3, [pc, #92]	; (80029ec <HAL_RCC_OscConfig+0x274>)
 8002990:	2201      	movs	r2, #1
 8002992:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002994:	f7fe ff1e 	bl	80017d4 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800299c:	f7fe ff1a 	bl	80017d4 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e15a      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ae:	4b0d      	ldr	r3, [pc, #52]	; (80029e4 <HAL_RCC_OscConfig+0x26c>)
 80029b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0f0      	beq.n	800299c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029ba:	2001      	movs	r0, #1
 80029bc:	f000 fada 	bl	8002f74 <RCC_Delay>
 80029c0:	e01c      	b.n	80029fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029c2:	4b0a      	ldr	r3, [pc, #40]	; (80029ec <HAL_RCC_OscConfig+0x274>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029c8:	f7fe ff04 	bl	80017d4 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ce:	e00f      	b.n	80029f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d0:	f7fe ff00 	bl	80017d4 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d908      	bls.n	80029f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e140      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
 80029e2:	bf00      	nop
 80029e4:	40021000 	.word	0x40021000
 80029e8:	42420000 	.word	0x42420000
 80029ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029f0:	4b9e      	ldr	r3, [pc, #632]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 80029f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f4:	f003 0302 	and.w	r3, r3, #2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1e9      	bne.n	80029d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0304 	and.w	r3, r3, #4
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 80a6 	beq.w	8002b56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a0e:	4b97      	ldr	r3, [pc, #604]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10d      	bne.n	8002a36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a1a:	4b94      	ldr	r3, [pc, #592]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	4a93      	ldr	r2, [pc, #588]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a24:	61d3      	str	r3, [r2, #28]
 8002a26:	4b91      	ldr	r3, [pc, #580]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a2e:	60bb      	str	r3, [r7, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a32:	2301      	movs	r3, #1
 8002a34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a36:	4b8e      	ldr	r3, [pc, #568]	; (8002c70 <HAL_RCC_OscConfig+0x4f8>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d118      	bne.n	8002a74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a42:	4b8b      	ldr	r3, [pc, #556]	; (8002c70 <HAL_RCC_OscConfig+0x4f8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a8a      	ldr	r2, [pc, #552]	; (8002c70 <HAL_RCC_OscConfig+0x4f8>)
 8002a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a4e:	f7fe fec1 	bl	80017d4 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a56:	f7fe febd 	bl	80017d4 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b64      	cmp	r3, #100	; 0x64
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e0fd      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a68:	4b81      	ldr	r3, [pc, #516]	; (8002c70 <HAL_RCC_OscConfig+0x4f8>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f0      	beq.n	8002a56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d106      	bne.n	8002a8a <HAL_RCC_OscConfig+0x312>
 8002a7c:	4b7b      	ldr	r3, [pc, #492]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	4a7a      	ldr	r2, [pc, #488]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a82:	f043 0301 	orr.w	r3, r3, #1
 8002a86:	6213      	str	r3, [r2, #32]
 8002a88:	e02d      	b.n	8002ae6 <HAL_RCC_OscConfig+0x36e>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10c      	bne.n	8002aac <HAL_RCC_OscConfig+0x334>
 8002a92:	4b76      	ldr	r3, [pc, #472]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	4a75      	ldr	r2, [pc, #468]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002a98:	f023 0301 	bic.w	r3, r3, #1
 8002a9c:	6213      	str	r3, [r2, #32]
 8002a9e:	4b73      	ldr	r3, [pc, #460]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002aa0:	6a1b      	ldr	r3, [r3, #32]
 8002aa2:	4a72      	ldr	r2, [pc, #456]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002aa4:	f023 0304 	bic.w	r3, r3, #4
 8002aa8:	6213      	str	r3, [r2, #32]
 8002aaa:	e01c      	b.n	8002ae6 <HAL_RCC_OscConfig+0x36e>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	2b05      	cmp	r3, #5
 8002ab2:	d10c      	bne.n	8002ace <HAL_RCC_OscConfig+0x356>
 8002ab4:	4b6d      	ldr	r3, [pc, #436]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	4a6c      	ldr	r2, [pc, #432]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002aba:	f043 0304 	orr.w	r3, r3, #4
 8002abe:	6213      	str	r3, [r2, #32]
 8002ac0:	4b6a      	ldr	r3, [pc, #424]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	4a69      	ldr	r2, [pc, #420]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ac6:	f043 0301 	orr.w	r3, r3, #1
 8002aca:	6213      	str	r3, [r2, #32]
 8002acc:	e00b      	b.n	8002ae6 <HAL_RCC_OscConfig+0x36e>
 8002ace:	4b67      	ldr	r3, [pc, #412]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ad0:	6a1b      	ldr	r3, [r3, #32]
 8002ad2:	4a66      	ldr	r2, [pc, #408]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ad4:	f023 0301 	bic.w	r3, r3, #1
 8002ad8:	6213      	str	r3, [r2, #32]
 8002ada:	4b64      	ldr	r3, [pc, #400]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	4a63      	ldr	r2, [pc, #396]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002ae0:	f023 0304 	bic.w	r3, r3, #4
 8002ae4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d015      	beq.n	8002b1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aee:	f7fe fe71 	bl	80017d4 <HAL_GetTick>
 8002af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002af4:	e00a      	b.n	8002b0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002af6:	f7fe fe6d 	bl	80017d4 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d901      	bls.n	8002b0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e0ab      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b0c:	4b57      	ldr	r3, [pc, #348]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0ee      	beq.n	8002af6 <HAL_RCC_OscConfig+0x37e>
 8002b18:	e014      	b.n	8002b44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b1a:	f7fe fe5b 	bl	80017d4 <HAL_GetTick>
 8002b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b20:	e00a      	b.n	8002b38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b22:	f7fe fe57 	bl	80017d4 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e095      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b38:	4b4c      	ldr	r3, [pc, #304]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d1ee      	bne.n	8002b22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b44:	7dfb      	ldrb	r3, [r7, #23]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d105      	bne.n	8002b56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b4a:	4b48      	ldr	r3, [pc, #288]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	4a47      	ldr	r2, [pc, #284]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	69db      	ldr	r3, [r3, #28]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 8081 	beq.w	8002c62 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b60:	4b42      	ldr	r3, [pc, #264]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f003 030c 	and.w	r3, r3, #12
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	d061      	beq.n	8002c30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d146      	bne.n	8002c02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b74:	4b3f      	ldr	r3, [pc, #252]	; (8002c74 <HAL_RCC_OscConfig+0x4fc>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b7a:	f7fe fe2b 	bl	80017d4 <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b82:	f7fe fe27 	bl	80017d4 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e067      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b94:	4b35      	ldr	r3, [pc, #212]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1f0      	bne.n	8002b82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ba8:	d108      	bne.n	8002bbc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002baa:	4b30      	ldr	r3, [pc, #192]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	492d      	ldr	r1, [pc, #180]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bbc:	4b2b      	ldr	r3, [pc, #172]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a19      	ldr	r1, [r3, #32]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bcc:	430b      	orrs	r3, r1
 8002bce:	4927      	ldr	r1, [pc, #156]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bd4:	4b27      	ldr	r3, [pc, #156]	; (8002c74 <HAL_RCC_OscConfig+0x4fc>)
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bda:	f7fe fdfb 	bl	80017d4 <HAL_GetTick>
 8002bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be2:	f7fe fdf7 	bl	80017d4 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e037      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bf4:	4b1d      	ldr	r3, [pc, #116]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d0f0      	beq.n	8002be2 <HAL_RCC_OscConfig+0x46a>
 8002c00:	e02f      	b.n	8002c62 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c02:	4b1c      	ldr	r3, [pc, #112]	; (8002c74 <HAL_RCC_OscConfig+0x4fc>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c08:	f7fe fde4 	bl	80017d4 <HAL_GetTick>
 8002c0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c10:	f7fe fde0 	bl	80017d4 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e020      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c22:	4b12      	ldr	r3, [pc, #72]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1f0      	bne.n	8002c10 <HAL_RCC_OscConfig+0x498>
 8002c2e:	e018      	b.n	8002c62 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	69db      	ldr	r3, [r3, #28]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d101      	bne.n	8002c3c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e013      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c3c:	4b0b      	ldr	r3, [pc, #44]	; (8002c6c <HAL_RCC_OscConfig+0x4f4>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d106      	bne.n	8002c5e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d001      	beq.n	8002c62 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	40007000 	.word	0x40007000
 8002c74:	42420060 	.word	0x42420060

08002c78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e0d0      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c8c:	4b6a      	ldr	r3, [pc, #424]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0307 	and.w	r3, r3, #7
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d910      	bls.n	8002cbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c9a:	4b67      	ldr	r3, [pc, #412]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f023 0207 	bic.w	r2, r3, #7
 8002ca2:	4965      	ldr	r1, [pc, #404]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002caa:	4b63      	ldr	r3, [pc, #396]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d001      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e0b8      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d020      	beq.n	8002d0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d005      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cd4:	4b59      	ldr	r3, [pc, #356]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	4a58      	ldr	r2, [pc, #352]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002cda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002cde:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0308 	and.w	r3, r3, #8
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d005      	beq.n	8002cf8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cec:	4b53      	ldr	r3, [pc, #332]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	4a52      	ldr	r2, [pc, #328]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002cf2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002cf6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cf8:	4b50      	ldr	r3, [pc, #320]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	494d      	ldr	r1, [pc, #308]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d040      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d107      	bne.n	8002d2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d1e:	4b47      	ldr	r3, [pc, #284]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d115      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e07f      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d107      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d36:	4b41      	ldr	r3, [pc, #260]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d109      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e073      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d46:	4b3d      	ldr	r3, [pc, #244]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e06b      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d56:	4b39      	ldr	r3, [pc, #228]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f023 0203 	bic.w	r2, r3, #3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	4936      	ldr	r1, [pc, #216]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d64:	4313      	orrs	r3, r2
 8002d66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d68:	f7fe fd34 	bl	80017d4 <HAL_GetTick>
 8002d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d6e:	e00a      	b.n	8002d86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d70:	f7fe fd30 	bl	80017d4 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e053      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d86:	4b2d      	ldr	r3, [pc, #180]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f003 020c 	and.w	r2, r3, #12
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d1eb      	bne.n	8002d70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d98:	4b27      	ldr	r3, [pc, #156]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0307 	and.w	r3, r3, #7
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d210      	bcs.n	8002dc8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002da6:	4b24      	ldr	r3, [pc, #144]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f023 0207 	bic.w	r2, r3, #7
 8002dae:	4922      	ldr	r1, [pc, #136]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002db6:	4b20      	ldr	r3, [pc, #128]	; (8002e38 <HAL_RCC_ClockConfig+0x1c0>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d001      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e032      	b.n	8002e2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d008      	beq.n	8002de6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dd4:	4b19      	ldr	r3, [pc, #100]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	4916      	ldr	r1, [pc, #88]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0308 	and.w	r3, r3, #8
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d009      	beq.n	8002e06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002df2:	4b12      	ldr	r3, [pc, #72]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	490e      	ldr	r1, [pc, #56]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e02:	4313      	orrs	r3, r2
 8002e04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e06:	f000 f821 	bl	8002e4c <HAL_RCC_GetSysClockFreq>
 8002e0a:	4601      	mov	r1, r0
 8002e0c:	4b0b      	ldr	r3, [pc, #44]	; (8002e3c <HAL_RCC_ClockConfig+0x1c4>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	091b      	lsrs	r3, r3, #4
 8002e12:	f003 030f 	and.w	r3, r3, #15
 8002e16:	4a0a      	ldr	r2, [pc, #40]	; (8002e40 <HAL_RCC_ClockConfig+0x1c8>)
 8002e18:	5cd3      	ldrb	r3, [r2, r3]
 8002e1a:	fa21 f303 	lsr.w	r3, r1, r3
 8002e1e:	4a09      	ldr	r2, [pc, #36]	; (8002e44 <HAL_RCC_ClockConfig+0x1cc>)
 8002e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e22:	4b09      	ldr	r3, [pc, #36]	; (8002e48 <HAL_RCC_ClockConfig+0x1d0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7fe fc92 	bl	8001750 <HAL_InitTick>

  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40022000 	.word	0x40022000
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	080058cc 	.word	0x080058cc
 8002e44:	20000000 	.word	0x20000000
 8002e48:	20000004 	.word	0x20000004

08002e4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e4c:	b490      	push	{r4, r7}
 8002e4e:	b08a      	sub	sp, #40	; 0x28
 8002e50:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002e52:	4b2a      	ldr	r3, [pc, #168]	; (8002efc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002e54:	1d3c      	adds	r4, r7, #4
 8002e56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002e5c:	4b28      	ldr	r3, [pc, #160]	; (8002f00 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e5e:	881b      	ldrh	r3, [r3, #0]
 8002e60:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	61fb      	str	r3, [r7, #28]
 8002e66:	2300      	movs	r3, #0
 8002e68:	61bb      	str	r3, [r7, #24]
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e76:	4b23      	ldr	r3, [pc, #140]	; (8002f04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	f003 030c 	and.w	r3, r3, #12
 8002e82:	2b04      	cmp	r3, #4
 8002e84:	d002      	beq.n	8002e8c <HAL_RCC_GetSysClockFreq+0x40>
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d003      	beq.n	8002e92 <HAL_RCC_GetSysClockFreq+0x46>
 8002e8a:	e02d      	b.n	8002ee8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e8c:	4b1e      	ldr	r3, [pc, #120]	; (8002f08 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e8e:	623b      	str	r3, [r7, #32]
      break;
 8002e90:	e02d      	b.n	8002eee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	0c9b      	lsrs	r3, r3, #18
 8002e96:	f003 030f 	and.w	r3, r3, #15
 8002e9a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002e9e:	4413      	add	r3, r2
 8002ea0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002ea4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d013      	beq.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002eb0:	4b14      	ldr	r3, [pc, #80]	; (8002f04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	0c5b      	lsrs	r3, r3, #17
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002ebe:	4413      	add	r3, r2
 8002ec0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002ec4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	4a0f      	ldr	r2, [pc, #60]	; (8002f08 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002eca:	fb02 f203 	mul.w	r2, r2, r3
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ed6:	e004      	b.n	8002ee2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	4a0c      	ldr	r2, [pc, #48]	; (8002f0c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002edc:	fb02 f303 	mul.w	r3, r2, r3
 8002ee0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee4:	623b      	str	r3, [r7, #32]
      break;
 8002ee6:	e002      	b.n	8002eee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ee8:	4b07      	ldr	r3, [pc, #28]	; (8002f08 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002eea:	623b      	str	r3, [r7, #32]
      break;
 8002eec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002eee:	6a3b      	ldr	r3, [r7, #32]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3728      	adds	r7, #40	; 0x28
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc90      	pop	{r4, r7}
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	080058a4 	.word	0x080058a4
 8002f00:	080058b4 	.word	0x080058b4
 8002f04:	40021000 	.word	0x40021000
 8002f08:	007a1200 	.word	0x007a1200
 8002f0c:	003d0900 	.word	0x003d0900

08002f10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f14:	4b02      	ldr	r3, [pc, #8]	; (8002f20 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f16:	681b      	ldr	r3, [r3, #0]
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bc80      	pop	{r7}
 8002f1e:	4770      	bx	lr
 8002f20:	20000000 	.word	0x20000000

08002f24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f28:	f7ff fff2 	bl	8002f10 <HAL_RCC_GetHCLKFreq>
 8002f2c:	4601      	mov	r1, r0
 8002f2e:	4b05      	ldr	r3, [pc, #20]	; (8002f44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	0a1b      	lsrs	r3, r3, #8
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	4a03      	ldr	r2, [pc, #12]	; (8002f48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f3a:	5cd3      	ldrb	r3, [r2, r3]
 8002f3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40021000 	.word	0x40021000
 8002f48:	080058dc 	.word	0x080058dc

08002f4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f50:	f7ff ffde 	bl	8002f10 <HAL_RCC_GetHCLKFreq>
 8002f54:	4601      	mov	r1, r0
 8002f56:	4b05      	ldr	r3, [pc, #20]	; (8002f6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	0adb      	lsrs	r3, r3, #11
 8002f5c:	f003 0307 	and.w	r3, r3, #7
 8002f60:	4a03      	ldr	r2, [pc, #12]	; (8002f70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f62:	5cd3      	ldrb	r3, [r2, r3]
 8002f64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	080058dc 	.word	0x080058dc

08002f74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f7c:	4b0a      	ldr	r3, [pc, #40]	; (8002fa8 <RCC_Delay+0x34>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a0a      	ldr	r2, [pc, #40]	; (8002fac <RCC_Delay+0x38>)
 8002f82:	fba2 2303 	umull	r2, r3, r2, r3
 8002f86:	0a5b      	lsrs	r3, r3, #9
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	fb02 f303 	mul.w	r3, r2, r3
 8002f8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f90:	bf00      	nop
  }
  while (Delay --);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	1e5a      	subs	r2, r3, #1
 8002f96:	60fa      	str	r2, [r7, #12]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d1f9      	bne.n	8002f90 <RCC_Delay+0x1c>
}
 8002f9c:	bf00      	nop
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	20000000 	.word	0x20000000
 8002fac:	10624dd3 	.word	0x10624dd3

08002fb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b086      	sub	sp, #24
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	613b      	str	r3, [r7, #16]
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0301 	and.w	r3, r3, #1
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d07d      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fd0:	4b4f      	ldr	r3, [pc, #316]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fd2:	69db      	ldr	r3, [r3, #28]
 8002fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d10d      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fdc:	4b4c      	ldr	r3, [pc, #304]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	4a4b      	ldr	r2, [pc, #300]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fe2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fe6:	61d3      	str	r3, [r2, #28]
 8002fe8:	4b49      	ldr	r3, [pc, #292]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ff8:	4b46      	ldr	r3, [pc, #280]	; (8003114 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003000:	2b00      	cmp	r3, #0
 8003002:	d118      	bne.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003004:	4b43      	ldr	r3, [pc, #268]	; (8003114 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a42      	ldr	r2, [pc, #264]	; (8003114 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800300a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800300e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003010:	f7fe fbe0 	bl	80017d4 <HAL_GetTick>
 8003014:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003016:	e008      	b.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003018:	f7fe fbdc 	bl	80017d4 <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	2b64      	cmp	r3, #100	; 0x64
 8003024:	d901      	bls.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e06d      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800302a:	4b3a      	ldr	r3, [pc, #232]	; (8003114 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0f0      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003036:	4b36      	ldr	r3, [pc, #216]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800303e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d02e      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800304e:	68fa      	ldr	r2, [r7, #12]
 8003050:	429a      	cmp	r2, r3
 8003052:	d027      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003054:	4b2e      	ldr	r3, [pc, #184]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800305c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800305e:	4b2e      	ldr	r3, [pc, #184]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003060:	2201      	movs	r2, #1
 8003062:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003064:	4b2c      	ldr	r3, [pc, #176]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003066:	2200      	movs	r2, #0
 8003068:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800306a:	4a29      	ldr	r2, [pc, #164]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d014      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307a:	f7fe fbab 	bl	80017d4 <HAL_GetTick>
 800307e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003080:	e00a      	b.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003082:	f7fe fba7 	bl	80017d4 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003090:	4293      	cmp	r3, r2
 8003092:	d901      	bls.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e036      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003098:	4b1d      	ldr	r3, [pc, #116]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0ee      	beq.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030a4:	4b1a      	ldr	r3, [pc, #104]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	4917      	ldr	r1, [pc, #92]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80030b6:	7dfb      	ldrb	r3, [r7, #23]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d105      	bne.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030bc:	4b14      	ldr	r3, [pc, #80]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030be:	69db      	ldr	r3, [r3, #28]
 80030c0:	4a13      	ldr	r2, [pc, #76]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d008      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030d4:	4b0e      	ldr	r3, [pc, #56]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	490b      	ldr	r1, [pc, #44]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0310 	and.w	r3, r3, #16
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d008      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030f2:	4b07      	ldr	r3, [pc, #28]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	4904      	ldr	r1, [pc, #16]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003100:	4313      	orrs	r3, r2
 8003102:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3718      	adds	r7, #24
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	40021000 	.word	0x40021000
 8003114:	40007000 	.word	0x40007000
 8003118:	42420440 	.word	0x42420440

0800311c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800311c:	b590      	push	{r4, r7, lr}
 800311e:	b08d      	sub	sp, #52	; 0x34
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003124:	4b55      	ldr	r3, [pc, #340]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003126:	f107 040c 	add.w	r4, r7, #12
 800312a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800312c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003130:	4b53      	ldr	r3, [pc, #332]	; (8003280 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003132:	881b      	ldrh	r3, [r3, #0]
 8003134:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003136:	2300      	movs	r3, #0
 8003138:	627b      	str	r3, [r7, #36]	; 0x24
 800313a:	2300      	movs	r3, #0
 800313c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800313e:	2300      	movs	r3, #0
 8003140:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
 8003146:	2300      	movs	r3, #0
 8003148:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b02      	cmp	r3, #2
 800314e:	d07f      	beq.n	8003250 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003150:	2b10      	cmp	r3, #16
 8003152:	d002      	beq.n	800315a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003154:	2b01      	cmp	r3, #1
 8003156:	d048      	beq.n	80031ea <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003158:	e08b      	b.n	8003272 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800315a:	4b4a      	ldr	r3, [pc, #296]	; (8003284 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003160:	4b48      	ldr	r3, [pc, #288]	; (8003284 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d07f      	beq.n	800326c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	0c9b      	lsrs	r3, r3, #18
 8003170:	f003 030f 	and.w	r3, r3, #15
 8003174:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003178:	4413      	add	r3, r2
 800317a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800317e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d018      	beq.n	80031bc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800318a:	4b3e      	ldr	r3, [pc, #248]	; (8003284 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	0c5b      	lsrs	r3, r3, #17
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003198:	4413      	add	r3, r2
 800319a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800319e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00d      	beq.n	80031c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80031aa:	4a37      	ldr	r2, [pc, #220]	; (8003288 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80031ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80031b2:	6a3b      	ldr	r3, [r7, #32]
 80031b4:	fb02 f303 	mul.w	r3, r2, r3
 80031b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031ba:	e004      	b.n	80031c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031bc:	6a3b      	ldr	r3, [r7, #32]
 80031be:	4a33      	ldr	r2, [pc, #204]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80031c0:	fb02 f303 	mul.w	r3, r2, r3
 80031c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80031c6:	4b2f      	ldr	r3, [pc, #188]	; (8003284 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031d2:	d102      	bne.n	80031da <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 80031d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031d6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80031d8:	e048      	b.n	800326c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 80031da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	4a2c      	ldr	r2, [pc, #176]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80031e0:	fba2 2303 	umull	r2, r3, r2, r3
 80031e4:	085b      	lsrs	r3, r3, #1
 80031e6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80031e8:	e040      	b.n	800326c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 80031ea:	4b26      	ldr	r3, [pc, #152]	; (8003284 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031fa:	d108      	bne.n	800320e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8003206:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800320a:	62bb      	str	r3, [r7, #40]	; 0x28
 800320c:	e01f      	b.n	800324e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003214:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003218:	d109      	bne.n	800322e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800321a:	4b1a      	ldr	r3, [pc, #104]	; (8003284 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800321c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d003      	beq.n	800322e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8003226:	f649 4340 	movw	r3, #40000	; 0x9c40
 800322a:	62bb      	str	r3, [r7, #40]	; 0x28
 800322c:	e00f      	b.n	800324e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003234:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003238:	d11a      	bne.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800323a:	4b12      	ldr	r3, [pc, #72]	; (8003284 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d014      	beq.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003246:	f24f 4324 	movw	r3, #62500	; 0xf424
 800324a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800324c:	e010      	b.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800324e:	e00f      	b.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003250:	f7ff fe7c 	bl	8002f4c <HAL_RCC_GetPCLK2Freq>
 8003254:	4602      	mov	r2, r0
 8003256:	4b0b      	ldr	r3, [pc, #44]	; (8003284 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	0b9b      	lsrs	r3, r3, #14
 800325c:	f003 0303 	and.w	r3, r3, #3
 8003260:	3301      	adds	r3, #1
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	fbb2 f3f3 	udiv	r3, r2, r3
 8003268:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800326a:	e002      	b.n	8003272 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 800326c:	bf00      	nop
 800326e:	e000      	b.n	8003272 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003270:	bf00      	nop
    }
  }
  return (frequency);
 8003272:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003274:	4618      	mov	r0, r3
 8003276:	3734      	adds	r7, #52	; 0x34
 8003278:	46bd      	mov	sp, r7
 800327a:	bd90      	pop	{r4, r7, pc}
 800327c:	080058b8 	.word	0x080058b8
 8003280:	080058c8 	.word	0x080058c8
 8003284:	40021000 	.word	0x40021000
 8003288:	007a1200 	.word	0x007a1200
 800328c:	003d0900 	.word	0x003d0900
 8003290:	aaaaaaab 	.word	0xaaaaaaab

08003294 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e053      	b.n	800334e <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d106      	bne.n	80032c6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f7fe f875 	bl	80013b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2202      	movs	r2, #2
 80032ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032dc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685a      	ldr	r2, [r3, #4]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	431a      	orrs	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	431a      	orrs	r2, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	431a      	orrs	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	431a      	orrs	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003302:	431a      	orrs	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	69db      	ldr	r3, [r3, #28]
 8003308:	431a      	orrs	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	ea42 0103 	orr.w	r1, r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	0c1a      	lsrs	r2, r3, #16
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f002 0204 	and.w	r2, r2, #4
 800332c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	69da      	ldr	r2, [r3, #28]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800333c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e03f      	b.n	80033e8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b00      	cmp	r3, #0
 8003372:	d106      	bne.n	8003382 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f7fe f861 	bl	8001444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2224      	movs	r2, #36	; 0x24
 8003386:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	68da      	ldr	r2, [r3, #12]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003398:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 f90c 	bl	80035b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	691a      	ldr	r2, [r3, #16]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033ae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	695a      	ldr	r2, [r3, #20]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033be:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68da      	ldr	r2, [r3, #12]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033ce:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2220      	movs	r2, #32
 80033da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2220      	movs	r2, #32
 80033e2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b088      	sub	sp, #32
 80033f4:	af02      	add	r7, sp, #8
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	603b      	str	r3, [r7, #0]
 80033fc:	4613      	mov	r3, r2
 80033fe:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003400:	2300      	movs	r3, #0
 8003402:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800340a:	b2db      	uxtb	r3, r3
 800340c:	2b20      	cmp	r3, #32
 800340e:	f040 8083 	bne.w	8003518 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d002      	beq.n	800341e <HAL_UART_Transmit+0x2e>
 8003418:	88fb      	ldrh	r3, [r7, #6]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d101      	bne.n	8003422 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e07b      	b.n	800351a <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003428:	2b01      	cmp	r3, #1
 800342a:	d101      	bne.n	8003430 <HAL_UART_Transmit+0x40>
 800342c:	2302      	movs	r3, #2
 800342e:	e074      	b.n	800351a <HAL_UART_Transmit+0x12a>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2221      	movs	r2, #33	; 0x21
 8003442:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003446:	f7fe f9c5 	bl	80017d4 <HAL_GetTick>
 800344a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	88fa      	ldrh	r2, [r7, #6]
 8003450:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	88fa      	ldrh	r2, [r7, #6]
 8003456:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003458:	e042      	b.n	80034e0 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800345e:	b29b      	uxth	r3, r3
 8003460:	3b01      	subs	r3, #1
 8003462:	b29a      	uxth	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003470:	d122      	bne.n	80034b8 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	2200      	movs	r2, #0
 800347a:	2180      	movs	r1, #128	; 0x80
 800347c:	68f8      	ldr	r0, [r7, #12]
 800347e:	f000 f850 	bl	8003522 <UART_WaitOnFlagUntilTimeout>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e046      	b.n	800351a <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	881b      	ldrh	r3, [r3, #0]
 8003494:	461a      	mov	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800349e:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d103      	bne.n	80034b0 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	3302      	adds	r3, #2
 80034ac:	60bb      	str	r3, [r7, #8]
 80034ae:	e017      	b.n	80034e0 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	3301      	adds	r3, #1
 80034b4:	60bb      	str	r3, [r7, #8]
 80034b6:	e013      	b.n	80034e0 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	2200      	movs	r2, #0
 80034c0:	2180      	movs	r1, #128	; 0x80
 80034c2:	68f8      	ldr	r0, [r7, #12]
 80034c4:	f000 f82d 	bl	8003522 <UART_WaitOnFlagUntilTimeout>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e023      	b.n	800351a <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	1c5a      	adds	r2, r3, #1
 80034d6:	60ba      	str	r2, [r7, #8]
 80034d8:	781a      	ldrb	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1b7      	bne.n	800345a <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	9300      	str	r3, [sp, #0]
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	2200      	movs	r2, #0
 80034f2:	2140      	movs	r1, #64	; 0x40
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 f814 	bl	8003522 <UART_WaitOnFlagUntilTimeout>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e00a      	b.n	800351a <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2220      	movs	r2, #32
 8003508:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8003514:	2300      	movs	r3, #0
 8003516:	e000      	b.n	800351a <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003518:	2302      	movs	r3, #2
  }
}
 800351a:	4618      	mov	r0, r3
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b084      	sub	sp, #16
 8003526:	af00      	add	r7, sp, #0
 8003528:	60f8      	str	r0, [r7, #12]
 800352a:	60b9      	str	r1, [r7, #8]
 800352c:	603b      	str	r3, [r7, #0]
 800352e:	4613      	mov	r3, r2
 8003530:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003532:	e02c      	b.n	800358e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800353a:	d028      	beq.n	800358e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d007      	beq.n	8003552 <UART_WaitOnFlagUntilTimeout+0x30>
 8003542:	f7fe f947 	bl	80017d4 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	429a      	cmp	r2, r3
 8003550:	d21d      	bcs.n	800358e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68da      	ldr	r2, [r3, #12]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003560:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	695a      	ldr	r2, [r3, #20]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0201 	bic.w	r2, r2, #1
 8003570:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2220      	movs	r2, #32
 8003576:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2220      	movs	r2, #32
 800357e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e00f      	b.n	80035ae <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	4013      	ands	r3, r2
 8003598:	68ba      	ldr	r2, [r7, #8]
 800359a:	429a      	cmp	r2, r3
 800359c:	bf0c      	ite	eq
 800359e:	2301      	moveq	r3, #1
 80035a0:	2300      	movne	r3, #0
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	461a      	mov	r2, r3
 80035a6:	79fb      	ldrb	r3, [r7, #7]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d0c3      	beq.n	8003534 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3710      	adds	r7, #16
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
	...

080035b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689a      	ldr	r2, [r3, #8]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	431a      	orrs	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80035f2:	f023 030c 	bic.w	r3, r3, #12
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6812      	ldr	r2, [r2, #0]
 80035fa:	68f9      	ldr	r1, [r7, #12]
 80035fc:	430b      	orrs	r3, r1
 80035fe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	699a      	ldr	r2, [r3, #24]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a52      	ldr	r2, [pc, #328]	; (8003764 <UART_SetConfig+0x1ac>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d14e      	bne.n	80036be <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003620:	f7ff fc94 	bl	8002f4c <HAL_RCC_GetPCLK2Freq>
 8003624:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	4613      	mov	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	4413      	add	r3, r2
 800362e:	009a      	lsls	r2, r3, #2
 8003630:	441a      	add	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	fbb2 f3f3 	udiv	r3, r2, r3
 800363c:	4a4a      	ldr	r2, [pc, #296]	; (8003768 <UART_SetConfig+0x1b0>)
 800363e:	fba2 2303 	umull	r2, r3, r2, r3
 8003642:	095b      	lsrs	r3, r3, #5
 8003644:	0119      	lsls	r1, r3, #4
 8003646:	68ba      	ldr	r2, [r7, #8]
 8003648:	4613      	mov	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	009a      	lsls	r2, r3, #2
 8003650:	441a      	add	r2, r3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	fbb2 f2f3 	udiv	r2, r2, r3
 800365c:	4b42      	ldr	r3, [pc, #264]	; (8003768 <UART_SetConfig+0x1b0>)
 800365e:	fba3 0302 	umull	r0, r3, r3, r2
 8003662:	095b      	lsrs	r3, r3, #5
 8003664:	2064      	movs	r0, #100	; 0x64
 8003666:	fb00 f303 	mul.w	r3, r0, r3
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	011b      	lsls	r3, r3, #4
 800366e:	3332      	adds	r3, #50	; 0x32
 8003670:	4a3d      	ldr	r2, [pc, #244]	; (8003768 <UART_SetConfig+0x1b0>)
 8003672:	fba2 2303 	umull	r2, r3, r2, r3
 8003676:	095b      	lsrs	r3, r3, #5
 8003678:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800367c:	4419      	add	r1, r3
 800367e:	68ba      	ldr	r2, [r7, #8]
 8003680:	4613      	mov	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	009a      	lsls	r2, r3, #2
 8003688:	441a      	add	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	fbb2 f2f3 	udiv	r2, r2, r3
 8003694:	4b34      	ldr	r3, [pc, #208]	; (8003768 <UART_SetConfig+0x1b0>)
 8003696:	fba3 0302 	umull	r0, r3, r3, r2
 800369a:	095b      	lsrs	r3, r3, #5
 800369c:	2064      	movs	r0, #100	; 0x64
 800369e:	fb00 f303 	mul.w	r3, r0, r3
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	011b      	lsls	r3, r3, #4
 80036a6:	3332      	adds	r3, #50	; 0x32
 80036a8:	4a2f      	ldr	r2, [pc, #188]	; (8003768 <UART_SetConfig+0x1b0>)
 80036aa:	fba2 2303 	umull	r2, r3, r2, r3
 80036ae:	095b      	lsrs	r3, r3, #5
 80036b0:	f003 020f 	and.w	r2, r3, #15
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	440a      	add	r2, r1
 80036ba:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80036bc:	e04d      	b.n	800375a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80036be:	f7ff fc31 	bl	8002f24 <HAL_RCC_GetPCLK1Freq>
 80036c2:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	4613      	mov	r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	4413      	add	r3, r2
 80036cc:	009a      	lsls	r2, r3, #2
 80036ce:	441a      	add	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80036da:	4a23      	ldr	r2, [pc, #140]	; (8003768 <UART_SetConfig+0x1b0>)
 80036dc:	fba2 2303 	umull	r2, r3, r2, r3
 80036e0:	095b      	lsrs	r3, r3, #5
 80036e2:	0119      	lsls	r1, r3, #4
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	4613      	mov	r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	4413      	add	r3, r2
 80036ec:	009a      	lsls	r2, r3, #2
 80036ee:	441a      	add	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80036fa:	4b1b      	ldr	r3, [pc, #108]	; (8003768 <UART_SetConfig+0x1b0>)
 80036fc:	fba3 0302 	umull	r0, r3, r3, r2
 8003700:	095b      	lsrs	r3, r3, #5
 8003702:	2064      	movs	r0, #100	; 0x64
 8003704:	fb00 f303 	mul.w	r3, r0, r3
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	3332      	adds	r3, #50	; 0x32
 800370e:	4a16      	ldr	r2, [pc, #88]	; (8003768 <UART_SetConfig+0x1b0>)
 8003710:	fba2 2303 	umull	r2, r3, r2, r3
 8003714:	095b      	lsrs	r3, r3, #5
 8003716:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800371a:	4419      	add	r1, r3
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	4613      	mov	r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	4413      	add	r3, r2
 8003724:	009a      	lsls	r2, r3, #2
 8003726:	441a      	add	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003732:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <UART_SetConfig+0x1b0>)
 8003734:	fba3 0302 	umull	r0, r3, r3, r2
 8003738:	095b      	lsrs	r3, r3, #5
 800373a:	2064      	movs	r0, #100	; 0x64
 800373c:	fb00 f303 	mul.w	r3, r0, r3
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	011b      	lsls	r3, r3, #4
 8003744:	3332      	adds	r3, #50	; 0x32
 8003746:	4a08      	ldr	r2, [pc, #32]	; (8003768 <UART_SetConfig+0x1b0>)
 8003748:	fba2 2303 	umull	r2, r3, r2, r3
 800374c:	095b      	lsrs	r3, r3, #5
 800374e:	f003 020f 	and.w	r2, r3, #15
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	440a      	add	r2, r1
 8003758:	609a      	str	r2, [r3, #8]
}
 800375a:	bf00      	nop
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40013800 	.word	0x40013800
 8003768:	51eb851f 	.word	0x51eb851f

0800376c <__errno>:
 800376c:	4b01      	ldr	r3, [pc, #4]	; (8003774 <__errno+0x8>)
 800376e:	6818      	ldr	r0, [r3, #0]
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	2000000c 	.word	0x2000000c

08003778 <__libc_init_array>:
 8003778:	b570      	push	{r4, r5, r6, lr}
 800377a:	2500      	movs	r5, #0
 800377c:	4e0c      	ldr	r6, [pc, #48]	; (80037b0 <__libc_init_array+0x38>)
 800377e:	4c0d      	ldr	r4, [pc, #52]	; (80037b4 <__libc_init_array+0x3c>)
 8003780:	1ba4      	subs	r4, r4, r6
 8003782:	10a4      	asrs	r4, r4, #2
 8003784:	42a5      	cmp	r5, r4
 8003786:	d109      	bne.n	800379c <__libc_init_array+0x24>
 8003788:	f002 f874 	bl	8005874 <_init>
 800378c:	2500      	movs	r5, #0
 800378e:	4e0a      	ldr	r6, [pc, #40]	; (80037b8 <__libc_init_array+0x40>)
 8003790:	4c0a      	ldr	r4, [pc, #40]	; (80037bc <__libc_init_array+0x44>)
 8003792:	1ba4      	subs	r4, r4, r6
 8003794:	10a4      	asrs	r4, r4, #2
 8003796:	42a5      	cmp	r5, r4
 8003798:	d105      	bne.n	80037a6 <__libc_init_array+0x2e>
 800379a:	bd70      	pop	{r4, r5, r6, pc}
 800379c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80037a0:	4798      	blx	r3
 80037a2:	3501      	adds	r5, #1
 80037a4:	e7ee      	b.n	8003784 <__libc_init_array+0xc>
 80037a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80037aa:	4798      	blx	r3
 80037ac:	3501      	adds	r5, #1
 80037ae:	e7f2      	b.n	8003796 <__libc_init_array+0x1e>
 80037b0:	08005b40 	.word	0x08005b40
 80037b4:	08005b40 	.word	0x08005b40
 80037b8:	08005b40 	.word	0x08005b40
 80037bc:	08005b44 	.word	0x08005b44

080037c0 <memset>:
 80037c0:	4603      	mov	r3, r0
 80037c2:	4402      	add	r2, r0
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d100      	bne.n	80037ca <memset+0xa>
 80037c8:	4770      	bx	lr
 80037ca:	f803 1b01 	strb.w	r1, [r3], #1
 80037ce:	e7f9      	b.n	80037c4 <memset+0x4>

080037d0 <__cvt>:
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037d6:	461e      	mov	r6, r3
 80037d8:	bfbb      	ittet	lt
 80037da:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80037de:	461e      	movlt	r6, r3
 80037e0:	2300      	movge	r3, #0
 80037e2:	232d      	movlt	r3, #45	; 0x2d
 80037e4:	b088      	sub	sp, #32
 80037e6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80037e8:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80037ec:	f027 0720 	bic.w	r7, r7, #32
 80037f0:	2f46      	cmp	r7, #70	; 0x46
 80037f2:	4614      	mov	r4, r2
 80037f4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80037f6:	700b      	strb	r3, [r1, #0]
 80037f8:	d004      	beq.n	8003804 <__cvt+0x34>
 80037fa:	2f45      	cmp	r7, #69	; 0x45
 80037fc:	d100      	bne.n	8003800 <__cvt+0x30>
 80037fe:	3501      	adds	r5, #1
 8003800:	2302      	movs	r3, #2
 8003802:	e000      	b.n	8003806 <__cvt+0x36>
 8003804:	2303      	movs	r3, #3
 8003806:	aa07      	add	r2, sp, #28
 8003808:	9204      	str	r2, [sp, #16]
 800380a:	aa06      	add	r2, sp, #24
 800380c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003810:	e9cd 3500 	strd	r3, r5, [sp]
 8003814:	4622      	mov	r2, r4
 8003816:	4633      	mov	r3, r6
 8003818:	f000 fcee 	bl	80041f8 <_dtoa_r>
 800381c:	2f47      	cmp	r7, #71	; 0x47
 800381e:	4680      	mov	r8, r0
 8003820:	d102      	bne.n	8003828 <__cvt+0x58>
 8003822:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003824:	07db      	lsls	r3, r3, #31
 8003826:	d526      	bpl.n	8003876 <__cvt+0xa6>
 8003828:	2f46      	cmp	r7, #70	; 0x46
 800382a:	eb08 0905 	add.w	r9, r8, r5
 800382e:	d111      	bne.n	8003854 <__cvt+0x84>
 8003830:	f898 3000 	ldrb.w	r3, [r8]
 8003834:	2b30      	cmp	r3, #48	; 0x30
 8003836:	d10a      	bne.n	800384e <__cvt+0x7e>
 8003838:	2200      	movs	r2, #0
 800383a:	2300      	movs	r3, #0
 800383c:	4620      	mov	r0, r4
 800383e:	4631      	mov	r1, r6
 8003840:	f7fd f8b2 	bl	80009a8 <__aeabi_dcmpeq>
 8003844:	b918      	cbnz	r0, 800384e <__cvt+0x7e>
 8003846:	f1c5 0501 	rsb	r5, r5, #1
 800384a:	f8ca 5000 	str.w	r5, [sl]
 800384e:	f8da 3000 	ldr.w	r3, [sl]
 8003852:	4499      	add	r9, r3
 8003854:	2200      	movs	r2, #0
 8003856:	2300      	movs	r3, #0
 8003858:	4620      	mov	r0, r4
 800385a:	4631      	mov	r1, r6
 800385c:	f7fd f8a4 	bl	80009a8 <__aeabi_dcmpeq>
 8003860:	b938      	cbnz	r0, 8003872 <__cvt+0xa2>
 8003862:	2230      	movs	r2, #48	; 0x30
 8003864:	9b07      	ldr	r3, [sp, #28]
 8003866:	454b      	cmp	r3, r9
 8003868:	d205      	bcs.n	8003876 <__cvt+0xa6>
 800386a:	1c59      	adds	r1, r3, #1
 800386c:	9107      	str	r1, [sp, #28]
 800386e:	701a      	strb	r2, [r3, #0]
 8003870:	e7f8      	b.n	8003864 <__cvt+0x94>
 8003872:	f8cd 901c 	str.w	r9, [sp, #28]
 8003876:	4640      	mov	r0, r8
 8003878:	9b07      	ldr	r3, [sp, #28]
 800387a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800387c:	eba3 0308 	sub.w	r3, r3, r8
 8003880:	6013      	str	r3, [r2, #0]
 8003882:	b008      	add	sp, #32
 8003884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003888 <__exponent>:
 8003888:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800388a:	2900      	cmp	r1, #0
 800388c:	bfb4      	ite	lt
 800388e:	232d      	movlt	r3, #45	; 0x2d
 8003890:	232b      	movge	r3, #43	; 0x2b
 8003892:	4604      	mov	r4, r0
 8003894:	bfb8      	it	lt
 8003896:	4249      	neglt	r1, r1
 8003898:	2909      	cmp	r1, #9
 800389a:	f804 2b02 	strb.w	r2, [r4], #2
 800389e:	7043      	strb	r3, [r0, #1]
 80038a0:	dd21      	ble.n	80038e6 <__exponent+0x5e>
 80038a2:	f10d 0307 	add.w	r3, sp, #7
 80038a6:	461f      	mov	r7, r3
 80038a8:	260a      	movs	r6, #10
 80038aa:	fb91 f5f6 	sdiv	r5, r1, r6
 80038ae:	fb06 1115 	mls	r1, r6, r5, r1
 80038b2:	2d09      	cmp	r5, #9
 80038b4:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80038b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80038bc:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80038c0:	4629      	mov	r1, r5
 80038c2:	dc09      	bgt.n	80038d8 <__exponent+0x50>
 80038c4:	3130      	adds	r1, #48	; 0x30
 80038c6:	3b02      	subs	r3, #2
 80038c8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80038cc:	42bb      	cmp	r3, r7
 80038ce:	4622      	mov	r2, r4
 80038d0:	d304      	bcc.n	80038dc <__exponent+0x54>
 80038d2:	1a10      	subs	r0, r2, r0
 80038d4:	b003      	add	sp, #12
 80038d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038d8:	4613      	mov	r3, r2
 80038da:	e7e6      	b.n	80038aa <__exponent+0x22>
 80038dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80038e0:	f804 2b01 	strb.w	r2, [r4], #1
 80038e4:	e7f2      	b.n	80038cc <__exponent+0x44>
 80038e6:	2330      	movs	r3, #48	; 0x30
 80038e8:	4419      	add	r1, r3
 80038ea:	7083      	strb	r3, [r0, #2]
 80038ec:	1d02      	adds	r2, r0, #4
 80038ee:	70c1      	strb	r1, [r0, #3]
 80038f0:	e7ef      	b.n	80038d2 <__exponent+0x4a>
	...

080038f4 <_printf_float>:
 80038f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038f8:	b091      	sub	sp, #68	; 0x44
 80038fa:	460c      	mov	r4, r1
 80038fc:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80038fe:	4693      	mov	fp, r2
 8003900:	461e      	mov	r6, r3
 8003902:	4605      	mov	r5, r0
 8003904:	f001 fa2c 	bl	8004d60 <_localeconv_r>
 8003908:	6803      	ldr	r3, [r0, #0]
 800390a:	4618      	mov	r0, r3
 800390c:	9309      	str	r3, [sp, #36]	; 0x24
 800390e:	f7fc fc1f 	bl	8000150 <strlen>
 8003912:	2300      	movs	r3, #0
 8003914:	930e      	str	r3, [sp, #56]	; 0x38
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	900a      	str	r0, [sp, #40]	; 0x28
 800391a:	3307      	adds	r3, #7
 800391c:	f023 0307 	bic.w	r3, r3, #7
 8003920:	f103 0208 	add.w	r2, r3, #8
 8003924:	f894 8018 	ldrb.w	r8, [r4, #24]
 8003928:	f8d4 a000 	ldr.w	sl, [r4]
 800392c:	603a      	str	r2, [r7, #0]
 800392e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003932:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003936:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800393a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800393e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003940:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003944:	4ba6      	ldr	r3, [pc, #664]	; (8003be0 <_printf_float+0x2ec>)
 8003946:	4638      	mov	r0, r7
 8003948:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800394a:	f7fd f85f 	bl	8000a0c <__aeabi_dcmpun>
 800394e:	bb68      	cbnz	r0, 80039ac <_printf_float+0xb8>
 8003950:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003954:	4ba2      	ldr	r3, [pc, #648]	; (8003be0 <_printf_float+0x2ec>)
 8003956:	4638      	mov	r0, r7
 8003958:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800395a:	f7fd f839 	bl	80009d0 <__aeabi_dcmple>
 800395e:	bb28      	cbnz	r0, 80039ac <_printf_float+0xb8>
 8003960:	2200      	movs	r2, #0
 8003962:	2300      	movs	r3, #0
 8003964:	4638      	mov	r0, r7
 8003966:	4649      	mov	r1, r9
 8003968:	f7fd f828 	bl	80009bc <__aeabi_dcmplt>
 800396c:	b110      	cbz	r0, 8003974 <_printf_float+0x80>
 800396e:	232d      	movs	r3, #45	; 0x2d
 8003970:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003974:	4f9b      	ldr	r7, [pc, #620]	; (8003be4 <_printf_float+0x2f0>)
 8003976:	4b9c      	ldr	r3, [pc, #624]	; (8003be8 <_printf_float+0x2f4>)
 8003978:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800397c:	bf98      	it	ls
 800397e:	461f      	movls	r7, r3
 8003980:	2303      	movs	r3, #3
 8003982:	f04f 0900 	mov.w	r9, #0
 8003986:	6123      	str	r3, [r4, #16]
 8003988:	f02a 0304 	bic.w	r3, sl, #4
 800398c:	6023      	str	r3, [r4, #0]
 800398e:	9600      	str	r6, [sp, #0]
 8003990:	465b      	mov	r3, fp
 8003992:	aa0f      	add	r2, sp, #60	; 0x3c
 8003994:	4621      	mov	r1, r4
 8003996:	4628      	mov	r0, r5
 8003998:	f000 f9e2 	bl	8003d60 <_printf_common>
 800399c:	3001      	adds	r0, #1
 800399e:	f040 8090 	bne.w	8003ac2 <_printf_float+0x1ce>
 80039a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80039a6:	b011      	add	sp, #68	; 0x44
 80039a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039ac:	463a      	mov	r2, r7
 80039ae:	464b      	mov	r3, r9
 80039b0:	4638      	mov	r0, r7
 80039b2:	4649      	mov	r1, r9
 80039b4:	f7fd f82a 	bl	8000a0c <__aeabi_dcmpun>
 80039b8:	b110      	cbz	r0, 80039c0 <_printf_float+0xcc>
 80039ba:	4f8c      	ldr	r7, [pc, #560]	; (8003bec <_printf_float+0x2f8>)
 80039bc:	4b8c      	ldr	r3, [pc, #560]	; (8003bf0 <_printf_float+0x2fc>)
 80039be:	e7db      	b.n	8003978 <_printf_float+0x84>
 80039c0:	6863      	ldr	r3, [r4, #4]
 80039c2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80039c6:	1c59      	adds	r1, r3, #1
 80039c8:	a80d      	add	r0, sp, #52	; 0x34
 80039ca:	a90e      	add	r1, sp, #56	; 0x38
 80039cc:	d140      	bne.n	8003a50 <_printf_float+0x15c>
 80039ce:	2306      	movs	r3, #6
 80039d0:	6063      	str	r3, [r4, #4]
 80039d2:	f04f 0c00 	mov.w	ip, #0
 80039d6:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80039da:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80039de:	6863      	ldr	r3, [r4, #4]
 80039e0:	6022      	str	r2, [r4, #0]
 80039e2:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80039e6:	9300      	str	r3, [sp, #0]
 80039e8:	463a      	mov	r2, r7
 80039ea:	464b      	mov	r3, r9
 80039ec:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80039f0:	4628      	mov	r0, r5
 80039f2:	f7ff feed 	bl	80037d0 <__cvt>
 80039f6:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80039fa:	2b47      	cmp	r3, #71	; 0x47
 80039fc:	4607      	mov	r7, r0
 80039fe:	d109      	bne.n	8003a14 <_printf_float+0x120>
 8003a00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a02:	1cd8      	adds	r0, r3, #3
 8003a04:	db02      	blt.n	8003a0c <_printf_float+0x118>
 8003a06:	6862      	ldr	r2, [r4, #4]
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	dd47      	ble.n	8003a9c <_printf_float+0x1a8>
 8003a0c:	f1a8 0802 	sub.w	r8, r8, #2
 8003a10:	fa5f f888 	uxtb.w	r8, r8
 8003a14:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003a18:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003a1a:	d824      	bhi.n	8003a66 <_printf_float+0x172>
 8003a1c:	3901      	subs	r1, #1
 8003a1e:	4642      	mov	r2, r8
 8003a20:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003a24:	910d      	str	r1, [sp, #52]	; 0x34
 8003a26:	f7ff ff2f 	bl	8003888 <__exponent>
 8003a2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a2c:	4681      	mov	r9, r0
 8003a2e:	1813      	adds	r3, r2, r0
 8003a30:	2a01      	cmp	r2, #1
 8003a32:	6123      	str	r3, [r4, #16]
 8003a34:	dc02      	bgt.n	8003a3c <_printf_float+0x148>
 8003a36:	6822      	ldr	r2, [r4, #0]
 8003a38:	07d1      	lsls	r1, r2, #31
 8003a3a:	d501      	bpl.n	8003a40 <_printf_float+0x14c>
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	6123      	str	r3, [r4, #16]
 8003a40:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0a2      	beq.n	800398e <_printf_float+0x9a>
 8003a48:	232d      	movs	r3, #45	; 0x2d
 8003a4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a4e:	e79e      	b.n	800398e <_printf_float+0x9a>
 8003a50:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8003a54:	f000 816e 	beq.w	8003d34 <_printf_float+0x440>
 8003a58:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003a5c:	d1b9      	bne.n	80039d2 <_printf_float+0xde>
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1b7      	bne.n	80039d2 <_printf_float+0xde>
 8003a62:	2301      	movs	r3, #1
 8003a64:	e7b4      	b.n	80039d0 <_printf_float+0xdc>
 8003a66:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8003a6a:	d119      	bne.n	8003aa0 <_printf_float+0x1ac>
 8003a6c:	2900      	cmp	r1, #0
 8003a6e:	6863      	ldr	r3, [r4, #4]
 8003a70:	dd0c      	ble.n	8003a8c <_printf_float+0x198>
 8003a72:	6121      	str	r1, [r4, #16]
 8003a74:	b913      	cbnz	r3, 8003a7c <_printf_float+0x188>
 8003a76:	6822      	ldr	r2, [r4, #0]
 8003a78:	07d2      	lsls	r2, r2, #31
 8003a7a:	d502      	bpl.n	8003a82 <_printf_float+0x18e>
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	440b      	add	r3, r1
 8003a80:	6123      	str	r3, [r4, #16]
 8003a82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a84:	f04f 0900 	mov.w	r9, #0
 8003a88:	65a3      	str	r3, [r4, #88]	; 0x58
 8003a8a:	e7d9      	b.n	8003a40 <_printf_float+0x14c>
 8003a8c:	b913      	cbnz	r3, 8003a94 <_printf_float+0x1a0>
 8003a8e:	6822      	ldr	r2, [r4, #0]
 8003a90:	07d0      	lsls	r0, r2, #31
 8003a92:	d501      	bpl.n	8003a98 <_printf_float+0x1a4>
 8003a94:	3302      	adds	r3, #2
 8003a96:	e7f3      	b.n	8003a80 <_printf_float+0x18c>
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e7f1      	b.n	8003a80 <_printf_float+0x18c>
 8003a9c:	f04f 0867 	mov.w	r8, #103	; 0x67
 8003aa0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	db05      	blt.n	8003ab4 <_printf_float+0x1c0>
 8003aa8:	6822      	ldr	r2, [r4, #0]
 8003aaa:	6123      	str	r3, [r4, #16]
 8003aac:	07d1      	lsls	r1, r2, #31
 8003aae:	d5e8      	bpl.n	8003a82 <_printf_float+0x18e>
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	e7e5      	b.n	8003a80 <_printf_float+0x18c>
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	bfcc      	ite	gt
 8003ab8:	2301      	movgt	r3, #1
 8003aba:	f1c3 0302 	rsble	r3, r3, #2
 8003abe:	4413      	add	r3, r2
 8003ac0:	e7de      	b.n	8003a80 <_printf_float+0x18c>
 8003ac2:	6823      	ldr	r3, [r4, #0]
 8003ac4:	055a      	lsls	r2, r3, #21
 8003ac6:	d407      	bmi.n	8003ad8 <_printf_float+0x1e4>
 8003ac8:	6923      	ldr	r3, [r4, #16]
 8003aca:	463a      	mov	r2, r7
 8003acc:	4659      	mov	r1, fp
 8003ace:	4628      	mov	r0, r5
 8003ad0:	47b0      	blx	r6
 8003ad2:	3001      	adds	r0, #1
 8003ad4:	d129      	bne.n	8003b2a <_printf_float+0x236>
 8003ad6:	e764      	b.n	80039a2 <_printf_float+0xae>
 8003ad8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003adc:	f240 80d7 	bls.w	8003c8e <_printf_float+0x39a>
 8003ae0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	f7fc ff5e 	bl	80009a8 <__aeabi_dcmpeq>
 8003aec:	b388      	cbz	r0, 8003b52 <_printf_float+0x25e>
 8003aee:	2301      	movs	r3, #1
 8003af0:	4a40      	ldr	r2, [pc, #256]	; (8003bf4 <_printf_float+0x300>)
 8003af2:	4659      	mov	r1, fp
 8003af4:	4628      	mov	r0, r5
 8003af6:	47b0      	blx	r6
 8003af8:	3001      	adds	r0, #1
 8003afa:	f43f af52 	beq.w	80039a2 <_printf_float+0xae>
 8003afe:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b02:	429a      	cmp	r2, r3
 8003b04:	db02      	blt.n	8003b0c <_printf_float+0x218>
 8003b06:	6823      	ldr	r3, [r4, #0]
 8003b08:	07d8      	lsls	r0, r3, #31
 8003b0a:	d50e      	bpl.n	8003b2a <_printf_float+0x236>
 8003b0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b10:	4659      	mov	r1, fp
 8003b12:	4628      	mov	r0, r5
 8003b14:	47b0      	blx	r6
 8003b16:	3001      	adds	r0, #1
 8003b18:	f43f af43 	beq.w	80039a2 <_printf_float+0xae>
 8003b1c:	2700      	movs	r7, #0
 8003b1e:	f104 081a 	add.w	r8, r4, #26
 8003b22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b24:	3b01      	subs	r3, #1
 8003b26:	42bb      	cmp	r3, r7
 8003b28:	dc09      	bgt.n	8003b3e <_printf_float+0x24a>
 8003b2a:	6823      	ldr	r3, [r4, #0]
 8003b2c:	079f      	lsls	r7, r3, #30
 8003b2e:	f100 80fd 	bmi.w	8003d2c <_printf_float+0x438>
 8003b32:	68e0      	ldr	r0, [r4, #12]
 8003b34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b36:	4298      	cmp	r0, r3
 8003b38:	bfb8      	it	lt
 8003b3a:	4618      	movlt	r0, r3
 8003b3c:	e733      	b.n	80039a6 <_printf_float+0xb2>
 8003b3e:	2301      	movs	r3, #1
 8003b40:	4642      	mov	r2, r8
 8003b42:	4659      	mov	r1, fp
 8003b44:	4628      	mov	r0, r5
 8003b46:	47b0      	blx	r6
 8003b48:	3001      	adds	r0, #1
 8003b4a:	f43f af2a 	beq.w	80039a2 <_printf_float+0xae>
 8003b4e:	3701      	adds	r7, #1
 8003b50:	e7e7      	b.n	8003b22 <_printf_float+0x22e>
 8003b52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	dc2b      	bgt.n	8003bb0 <_printf_float+0x2bc>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	4a26      	ldr	r2, [pc, #152]	; (8003bf4 <_printf_float+0x300>)
 8003b5c:	4659      	mov	r1, fp
 8003b5e:	4628      	mov	r0, r5
 8003b60:	47b0      	blx	r6
 8003b62:	3001      	adds	r0, #1
 8003b64:	f43f af1d 	beq.w	80039a2 <_printf_float+0xae>
 8003b68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b6a:	b923      	cbnz	r3, 8003b76 <_printf_float+0x282>
 8003b6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b6e:	b913      	cbnz	r3, 8003b76 <_printf_float+0x282>
 8003b70:	6823      	ldr	r3, [r4, #0]
 8003b72:	07d9      	lsls	r1, r3, #31
 8003b74:	d5d9      	bpl.n	8003b2a <_printf_float+0x236>
 8003b76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b7a:	4659      	mov	r1, fp
 8003b7c:	4628      	mov	r0, r5
 8003b7e:	47b0      	blx	r6
 8003b80:	3001      	adds	r0, #1
 8003b82:	f43f af0e 	beq.w	80039a2 <_printf_float+0xae>
 8003b86:	f04f 0800 	mov.w	r8, #0
 8003b8a:	f104 091a 	add.w	r9, r4, #26
 8003b8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b90:	425b      	negs	r3, r3
 8003b92:	4543      	cmp	r3, r8
 8003b94:	dc01      	bgt.n	8003b9a <_printf_float+0x2a6>
 8003b96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b98:	e797      	b.n	8003aca <_printf_float+0x1d6>
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	464a      	mov	r2, r9
 8003b9e:	4659      	mov	r1, fp
 8003ba0:	4628      	mov	r0, r5
 8003ba2:	47b0      	blx	r6
 8003ba4:	3001      	adds	r0, #1
 8003ba6:	f43f aefc 	beq.w	80039a2 <_printf_float+0xae>
 8003baa:	f108 0801 	add.w	r8, r8, #1
 8003bae:	e7ee      	b.n	8003b8e <_printf_float+0x29a>
 8003bb0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003bb2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	bfa8      	it	ge
 8003bb8:	461a      	movge	r2, r3
 8003bba:	2a00      	cmp	r2, #0
 8003bbc:	4690      	mov	r8, r2
 8003bbe:	dd07      	ble.n	8003bd0 <_printf_float+0x2dc>
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	4659      	mov	r1, fp
 8003bc4:	463a      	mov	r2, r7
 8003bc6:	4628      	mov	r0, r5
 8003bc8:	47b0      	blx	r6
 8003bca:	3001      	adds	r0, #1
 8003bcc:	f43f aee9 	beq.w	80039a2 <_printf_float+0xae>
 8003bd0:	f104 031a 	add.w	r3, r4, #26
 8003bd4:	f04f 0a00 	mov.w	sl, #0
 8003bd8:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8003bdc:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bde:	e015      	b.n	8003c0c <_printf_float+0x318>
 8003be0:	7fefffff 	.word	0x7fefffff
 8003be4:	080058e8 	.word	0x080058e8
 8003be8:	080058e4 	.word	0x080058e4
 8003bec:	080058f0 	.word	0x080058f0
 8003bf0:	080058ec 	.word	0x080058ec
 8003bf4:	080058f4 	.word	0x080058f4
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003bfc:	4659      	mov	r1, fp
 8003bfe:	4628      	mov	r0, r5
 8003c00:	47b0      	blx	r6
 8003c02:	3001      	adds	r0, #1
 8003c04:	f43f aecd 	beq.w	80039a2 <_printf_float+0xae>
 8003c08:	f10a 0a01 	add.w	sl, sl, #1
 8003c0c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8003c10:	eba9 0308 	sub.w	r3, r9, r8
 8003c14:	4553      	cmp	r3, sl
 8003c16:	dcef      	bgt.n	8003bf8 <_printf_float+0x304>
 8003c18:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	444f      	add	r7, r9
 8003c20:	db14      	blt.n	8003c4c <_printf_float+0x358>
 8003c22:	6823      	ldr	r3, [r4, #0]
 8003c24:	07da      	lsls	r2, r3, #31
 8003c26:	d411      	bmi.n	8003c4c <_printf_float+0x358>
 8003c28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c2a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c2c:	eba3 0209 	sub.w	r2, r3, r9
 8003c30:	eba3 0901 	sub.w	r9, r3, r1
 8003c34:	4591      	cmp	r9, r2
 8003c36:	bfa8      	it	ge
 8003c38:	4691      	movge	r9, r2
 8003c3a:	f1b9 0f00 	cmp.w	r9, #0
 8003c3e:	dc0d      	bgt.n	8003c5c <_printf_float+0x368>
 8003c40:	2700      	movs	r7, #0
 8003c42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c46:	f104 081a 	add.w	r8, r4, #26
 8003c4a:	e018      	b.n	8003c7e <_printf_float+0x38a>
 8003c4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c50:	4659      	mov	r1, fp
 8003c52:	4628      	mov	r0, r5
 8003c54:	47b0      	blx	r6
 8003c56:	3001      	adds	r0, #1
 8003c58:	d1e6      	bne.n	8003c28 <_printf_float+0x334>
 8003c5a:	e6a2      	b.n	80039a2 <_printf_float+0xae>
 8003c5c:	464b      	mov	r3, r9
 8003c5e:	463a      	mov	r2, r7
 8003c60:	4659      	mov	r1, fp
 8003c62:	4628      	mov	r0, r5
 8003c64:	47b0      	blx	r6
 8003c66:	3001      	adds	r0, #1
 8003c68:	d1ea      	bne.n	8003c40 <_printf_float+0x34c>
 8003c6a:	e69a      	b.n	80039a2 <_printf_float+0xae>
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	4642      	mov	r2, r8
 8003c70:	4659      	mov	r1, fp
 8003c72:	4628      	mov	r0, r5
 8003c74:	47b0      	blx	r6
 8003c76:	3001      	adds	r0, #1
 8003c78:	f43f ae93 	beq.w	80039a2 <_printf_float+0xae>
 8003c7c:	3701      	adds	r7, #1
 8003c7e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003c82:	1a9b      	subs	r3, r3, r2
 8003c84:	eba3 0309 	sub.w	r3, r3, r9
 8003c88:	42bb      	cmp	r3, r7
 8003c8a:	dcef      	bgt.n	8003c6c <_printf_float+0x378>
 8003c8c:	e74d      	b.n	8003b2a <_printf_float+0x236>
 8003c8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c90:	2a01      	cmp	r2, #1
 8003c92:	dc01      	bgt.n	8003c98 <_printf_float+0x3a4>
 8003c94:	07db      	lsls	r3, r3, #31
 8003c96:	d538      	bpl.n	8003d0a <_printf_float+0x416>
 8003c98:	2301      	movs	r3, #1
 8003c9a:	463a      	mov	r2, r7
 8003c9c:	4659      	mov	r1, fp
 8003c9e:	4628      	mov	r0, r5
 8003ca0:	47b0      	blx	r6
 8003ca2:	3001      	adds	r0, #1
 8003ca4:	f43f ae7d 	beq.w	80039a2 <_printf_float+0xae>
 8003ca8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003cac:	4659      	mov	r1, fp
 8003cae:	4628      	mov	r0, r5
 8003cb0:	47b0      	blx	r6
 8003cb2:	3001      	adds	r0, #1
 8003cb4:	f107 0701 	add.w	r7, r7, #1
 8003cb8:	f43f ae73 	beq.w	80039a2 <_printf_float+0xae>
 8003cbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003cc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8003cc8:	2300      	movs	r3, #0
 8003cca:	f7fc fe6d 	bl	80009a8 <__aeabi_dcmpeq>
 8003cce:	b9c0      	cbnz	r0, 8003d02 <_printf_float+0x40e>
 8003cd0:	4643      	mov	r3, r8
 8003cd2:	463a      	mov	r2, r7
 8003cd4:	4659      	mov	r1, fp
 8003cd6:	4628      	mov	r0, r5
 8003cd8:	47b0      	blx	r6
 8003cda:	3001      	adds	r0, #1
 8003cdc:	d10d      	bne.n	8003cfa <_printf_float+0x406>
 8003cde:	e660      	b.n	80039a2 <_printf_float+0xae>
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	4642      	mov	r2, r8
 8003ce4:	4659      	mov	r1, fp
 8003ce6:	4628      	mov	r0, r5
 8003ce8:	47b0      	blx	r6
 8003cea:	3001      	adds	r0, #1
 8003cec:	f43f ae59 	beq.w	80039a2 <_printf_float+0xae>
 8003cf0:	3701      	adds	r7, #1
 8003cf2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	42bb      	cmp	r3, r7
 8003cf8:	dcf2      	bgt.n	8003ce0 <_printf_float+0x3ec>
 8003cfa:	464b      	mov	r3, r9
 8003cfc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003d00:	e6e4      	b.n	8003acc <_printf_float+0x1d8>
 8003d02:	2700      	movs	r7, #0
 8003d04:	f104 081a 	add.w	r8, r4, #26
 8003d08:	e7f3      	b.n	8003cf2 <_printf_float+0x3fe>
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e7e1      	b.n	8003cd2 <_printf_float+0x3de>
 8003d0e:	2301      	movs	r3, #1
 8003d10:	4642      	mov	r2, r8
 8003d12:	4659      	mov	r1, fp
 8003d14:	4628      	mov	r0, r5
 8003d16:	47b0      	blx	r6
 8003d18:	3001      	adds	r0, #1
 8003d1a:	f43f ae42 	beq.w	80039a2 <_printf_float+0xae>
 8003d1e:	3701      	adds	r7, #1
 8003d20:	68e3      	ldr	r3, [r4, #12]
 8003d22:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003d24:	1a9b      	subs	r3, r3, r2
 8003d26:	42bb      	cmp	r3, r7
 8003d28:	dcf1      	bgt.n	8003d0e <_printf_float+0x41a>
 8003d2a:	e702      	b.n	8003b32 <_printf_float+0x23e>
 8003d2c:	2700      	movs	r7, #0
 8003d2e:	f104 0819 	add.w	r8, r4, #25
 8003d32:	e7f5      	b.n	8003d20 <_printf_float+0x42c>
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f43f ae94 	beq.w	8003a62 <_printf_float+0x16e>
 8003d3a:	f04f 0c00 	mov.w	ip, #0
 8003d3e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003d42:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8003d46:	6022      	str	r2, [r4, #0]
 8003d48:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003d4c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	463a      	mov	r2, r7
 8003d54:	464b      	mov	r3, r9
 8003d56:	4628      	mov	r0, r5
 8003d58:	f7ff fd3a 	bl	80037d0 <__cvt>
 8003d5c:	4607      	mov	r7, r0
 8003d5e:	e64f      	b.n	8003a00 <_printf_float+0x10c>

08003d60 <_printf_common>:
 8003d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d64:	4691      	mov	r9, r2
 8003d66:	461f      	mov	r7, r3
 8003d68:	688a      	ldr	r2, [r1, #8]
 8003d6a:	690b      	ldr	r3, [r1, #16]
 8003d6c:	4606      	mov	r6, r0
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	bfb8      	it	lt
 8003d72:	4613      	movlt	r3, r2
 8003d74:	f8c9 3000 	str.w	r3, [r9]
 8003d78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d7c:	460c      	mov	r4, r1
 8003d7e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d82:	b112      	cbz	r2, 8003d8a <_printf_common+0x2a>
 8003d84:	3301      	adds	r3, #1
 8003d86:	f8c9 3000 	str.w	r3, [r9]
 8003d8a:	6823      	ldr	r3, [r4, #0]
 8003d8c:	0699      	lsls	r1, r3, #26
 8003d8e:	bf42      	ittt	mi
 8003d90:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003d94:	3302      	addmi	r3, #2
 8003d96:	f8c9 3000 	strmi.w	r3, [r9]
 8003d9a:	6825      	ldr	r5, [r4, #0]
 8003d9c:	f015 0506 	ands.w	r5, r5, #6
 8003da0:	d107      	bne.n	8003db2 <_printf_common+0x52>
 8003da2:	f104 0a19 	add.w	sl, r4, #25
 8003da6:	68e3      	ldr	r3, [r4, #12]
 8003da8:	f8d9 2000 	ldr.w	r2, [r9]
 8003dac:	1a9b      	subs	r3, r3, r2
 8003dae:	42ab      	cmp	r3, r5
 8003db0:	dc29      	bgt.n	8003e06 <_printf_common+0xa6>
 8003db2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003db6:	6822      	ldr	r2, [r4, #0]
 8003db8:	3300      	adds	r3, #0
 8003dba:	bf18      	it	ne
 8003dbc:	2301      	movne	r3, #1
 8003dbe:	0692      	lsls	r2, r2, #26
 8003dc0:	d42e      	bmi.n	8003e20 <_printf_common+0xc0>
 8003dc2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003dc6:	4639      	mov	r1, r7
 8003dc8:	4630      	mov	r0, r6
 8003dca:	47c0      	blx	r8
 8003dcc:	3001      	adds	r0, #1
 8003dce:	d021      	beq.n	8003e14 <_printf_common+0xb4>
 8003dd0:	6823      	ldr	r3, [r4, #0]
 8003dd2:	68e5      	ldr	r5, [r4, #12]
 8003dd4:	f003 0306 	and.w	r3, r3, #6
 8003dd8:	2b04      	cmp	r3, #4
 8003dda:	bf18      	it	ne
 8003ddc:	2500      	movne	r5, #0
 8003dde:	f8d9 2000 	ldr.w	r2, [r9]
 8003de2:	f04f 0900 	mov.w	r9, #0
 8003de6:	bf08      	it	eq
 8003de8:	1aad      	subeq	r5, r5, r2
 8003dea:	68a3      	ldr	r3, [r4, #8]
 8003dec:	6922      	ldr	r2, [r4, #16]
 8003dee:	bf08      	it	eq
 8003df0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003df4:	4293      	cmp	r3, r2
 8003df6:	bfc4      	itt	gt
 8003df8:	1a9b      	subgt	r3, r3, r2
 8003dfa:	18ed      	addgt	r5, r5, r3
 8003dfc:	341a      	adds	r4, #26
 8003dfe:	454d      	cmp	r5, r9
 8003e00:	d11a      	bne.n	8003e38 <_printf_common+0xd8>
 8003e02:	2000      	movs	r0, #0
 8003e04:	e008      	b.n	8003e18 <_printf_common+0xb8>
 8003e06:	2301      	movs	r3, #1
 8003e08:	4652      	mov	r2, sl
 8003e0a:	4639      	mov	r1, r7
 8003e0c:	4630      	mov	r0, r6
 8003e0e:	47c0      	blx	r8
 8003e10:	3001      	adds	r0, #1
 8003e12:	d103      	bne.n	8003e1c <_printf_common+0xbc>
 8003e14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e1c:	3501      	adds	r5, #1
 8003e1e:	e7c2      	b.n	8003da6 <_printf_common+0x46>
 8003e20:	2030      	movs	r0, #48	; 0x30
 8003e22:	18e1      	adds	r1, r4, r3
 8003e24:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e2e:	4422      	add	r2, r4
 8003e30:	3302      	adds	r3, #2
 8003e32:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e36:	e7c4      	b.n	8003dc2 <_printf_common+0x62>
 8003e38:	2301      	movs	r3, #1
 8003e3a:	4622      	mov	r2, r4
 8003e3c:	4639      	mov	r1, r7
 8003e3e:	4630      	mov	r0, r6
 8003e40:	47c0      	blx	r8
 8003e42:	3001      	adds	r0, #1
 8003e44:	d0e6      	beq.n	8003e14 <_printf_common+0xb4>
 8003e46:	f109 0901 	add.w	r9, r9, #1
 8003e4a:	e7d8      	b.n	8003dfe <_printf_common+0x9e>

08003e4c <_printf_i>:
 8003e4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e50:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003e54:	460c      	mov	r4, r1
 8003e56:	7e09      	ldrb	r1, [r1, #24]
 8003e58:	b085      	sub	sp, #20
 8003e5a:	296e      	cmp	r1, #110	; 0x6e
 8003e5c:	4617      	mov	r7, r2
 8003e5e:	4606      	mov	r6, r0
 8003e60:	4698      	mov	r8, r3
 8003e62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003e64:	f000 80b3 	beq.w	8003fce <_printf_i+0x182>
 8003e68:	d822      	bhi.n	8003eb0 <_printf_i+0x64>
 8003e6a:	2963      	cmp	r1, #99	; 0x63
 8003e6c:	d036      	beq.n	8003edc <_printf_i+0x90>
 8003e6e:	d80a      	bhi.n	8003e86 <_printf_i+0x3a>
 8003e70:	2900      	cmp	r1, #0
 8003e72:	f000 80b9 	beq.w	8003fe8 <_printf_i+0x19c>
 8003e76:	2958      	cmp	r1, #88	; 0x58
 8003e78:	f000 8083 	beq.w	8003f82 <_printf_i+0x136>
 8003e7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e80:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003e84:	e032      	b.n	8003eec <_printf_i+0xa0>
 8003e86:	2964      	cmp	r1, #100	; 0x64
 8003e88:	d001      	beq.n	8003e8e <_printf_i+0x42>
 8003e8a:	2969      	cmp	r1, #105	; 0x69
 8003e8c:	d1f6      	bne.n	8003e7c <_printf_i+0x30>
 8003e8e:	6820      	ldr	r0, [r4, #0]
 8003e90:	6813      	ldr	r3, [r2, #0]
 8003e92:	0605      	lsls	r5, r0, #24
 8003e94:	f103 0104 	add.w	r1, r3, #4
 8003e98:	d52a      	bpl.n	8003ef0 <_printf_i+0xa4>
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6011      	str	r1, [r2, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	da03      	bge.n	8003eaa <_printf_i+0x5e>
 8003ea2:	222d      	movs	r2, #45	; 0x2d
 8003ea4:	425b      	negs	r3, r3
 8003ea6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003eaa:	486f      	ldr	r0, [pc, #444]	; (8004068 <_printf_i+0x21c>)
 8003eac:	220a      	movs	r2, #10
 8003eae:	e039      	b.n	8003f24 <_printf_i+0xd8>
 8003eb0:	2973      	cmp	r1, #115	; 0x73
 8003eb2:	f000 809d 	beq.w	8003ff0 <_printf_i+0x1a4>
 8003eb6:	d808      	bhi.n	8003eca <_printf_i+0x7e>
 8003eb8:	296f      	cmp	r1, #111	; 0x6f
 8003eba:	d020      	beq.n	8003efe <_printf_i+0xb2>
 8003ebc:	2970      	cmp	r1, #112	; 0x70
 8003ebe:	d1dd      	bne.n	8003e7c <_printf_i+0x30>
 8003ec0:	6823      	ldr	r3, [r4, #0]
 8003ec2:	f043 0320 	orr.w	r3, r3, #32
 8003ec6:	6023      	str	r3, [r4, #0]
 8003ec8:	e003      	b.n	8003ed2 <_printf_i+0x86>
 8003eca:	2975      	cmp	r1, #117	; 0x75
 8003ecc:	d017      	beq.n	8003efe <_printf_i+0xb2>
 8003ece:	2978      	cmp	r1, #120	; 0x78
 8003ed0:	d1d4      	bne.n	8003e7c <_printf_i+0x30>
 8003ed2:	2378      	movs	r3, #120	; 0x78
 8003ed4:	4865      	ldr	r0, [pc, #404]	; (800406c <_printf_i+0x220>)
 8003ed6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003eda:	e055      	b.n	8003f88 <_printf_i+0x13c>
 8003edc:	6813      	ldr	r3, [r2, #0]
 8003ede:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ee2:	1d19      	adds	r1, r3, #4
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6011      	str	r1, [r2, #0]
 8003ee8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003eec:	2301      	movs	r3, #1
 8003eee:	e08c      	b.n	800400a <_printf_i+0x1be>
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ef6:	6011      	str	r1, [r2, #0]
 8003ef8:	bf18      	it	ne
 8003efa:	b21b      	sxthne	r3, r3
 8003efc:	e7cf      	b.n	8003e9e <_printf_i+0x52>
 8003efe:	6813      	ldr	r3, [r2, #0]
 8003f00:	6825      	ldr	r5, [r4, #0]
 8003f02:	1d18      	adds	r0, r3, #4
 8003f04:	6010      	str	r0, [r2, #0]
 8003f06:	0628      	lsls	r0, r5, #24
 8003f08:	d501      	bpl.n	8003f0e <_printf_i+0xc2>
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	e002      	b.n	8003f14 <_printf_i+0xc8>
 8003f0e:	0668      	lsls	r0, r5, #25
 8003f10:	d5fb      	bpl.n	8003f0a <_printf_i+0xbe>
 8003f12:	881b      	ldrh	r3, [r3, #0]
 8003f14:	296f      	cmp	r1, #111	; 0x6f
 8003f16:	bf14      	ite	ne
 8003f18:	220a      	movne	r2, #10
 8003f1a:	2208      	moveq	r2, #8
 8003f1c:	4852      	ldr	r0, [pc, #328]	; (8004068 <_printf_i+0x21c>)
 8003f1e:	2100      	movs	r1, #0
 8003f20:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f24:	6865      	ldr	r5, [r4, #4]
 8003f26:	2d00      	cmp	r5, #0
 8003f28:	60a5      	str	r5, [r4, #8]
 8003f2a:	f2c0 8095 	blt.w	8004058 <_printf_i+0x20c>
 8003f2e:	6821      	ldr	r1, [r4, #0]
 8003f30:	f021 0104 	bic.w	r1, r1, #4
 8003f34:	6021      	str	r1, [r4, #0]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d13d      	bne.n	8003fb6 <_printf_i+0x16a>
 8003f3a:	2d00      	cmp	r5, #0
 8003f3c:	f040 808e 	bne.w	800405c <_printf_i+0x210>
 8003f40:	4665      	mov	r5, ip
 8003f42:	2a08      	cmp	r2, #8
 8003f44:	d10b      	bne.n	8003f5e <_printf_i+0x112>
 8003f46:	6823      	ldr	r3, [r4, #0]
 8003f48:	07db      	lsls	r3, r3, #31
 8003f4a:	d508      	bpl.n	8003f5e <_printf_i+0x112>
 8003f4c:	6923      	ldr	r3, [r4, #16]
 8003f4e:	6862      	ldr	r2, [r4, #4]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	bfde      	ittt	le
 8003f54:	2330      	movle	r3, #48	; 0x30
 8003f56:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f5a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003f5e:	ebac 0305 	sub.w	r3, ip, r5
 8003f62:	6123      	str	r3, [r4, #16]
 8003f64:	f8cd 8000 	str.w	r8, [sp]
 8003f68:	463b      	mov	r3, r7
 8003f6a:	aa03      	add	r2, sp, #12
 8003f6c:	4621      	mov	r1, r4
 8003f6e:	4630      	mov	r0, r6
 8003f70:	f7ff fef6 	bl	8003d60 <_printf_common>
 8003f74:	3001      	adds	r0, #1
 8003f76:	d14d      	bne.n	8004014 <_printf_i+0x1c8>
 8003f78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f7c:	b005      	add	sp, #20
 8003f7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003f82:	4839      	ldr	r0, [pc, #228]	; (8004068 <_printf_i+0x21c>)
 8003f84:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003f88:	6813      	ldr	r3, [r2, #0]
 8003f8a:	6821      	ldr	r1, [r4, #0]
 8003f8c:	1d1d      	adds	r5, r3, #4
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6015      	str	r5, [r2, #0]
 8003f92:	060a      	lsls	r2, r1, #24
 8003f94:	d50b      	bpl.n	8003fae <_printf_i+0x162>
 8003f96:	07ca      	lsls	r2, r1, #31
 8003f98:	bf44      	itt	mi
 8003f9a:	f041 0120 	orrmi.w	r1, r1, #32
 8003f9e:	6021      	strmi	r1, [r4, #0]
 8003fa0:	b91b      	cbnz	r3, 8003faa <_printf_i+0x15e>
 8003fa2:	6822      	ldr	r2, [r4, #0]
 8003fa4:	f022 0220 	bic.w	r2, r2, #32
 8003fa8:	6022      	str	r2, [r4, #0]
 8003faa:	2210      	movs	r2, #16
 8003fac:	e7b7      	b.n	8003f1e <_printf_i+0xd2>
 8003fae:	064d      	lsls	r5, r1, #25
 8003fb0:	bf48      	it	mi
 8003fb2:	b29b      	uxthmi	r3, r3
 8003fb4:	e7ef      	b.n	8003f96 <_printf_i+0x14a>
 8003fb6:	4665      	mov	r5, ip
 8003fb8:	fbb3 f1f2 	udiv	r1, r3, r2
 8003fbc:	fb02 3311 	mls	r3, r2, r1, r3
 8003fc0:	5cc3      	ldrb	r3, [r0, r3]
 8003fc2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	2900      	cmp	r1, #0
 8003fca:	d1f5      	bne.n	8003fb8 <_printf_i+0x16c>
 8003fcc:	e7b9      	b.n	8003f42 <_printf_i+0xf6>
 8003fce:	6813      	ldr	r3, [r2, #0]
 8003fd0:	6825      	ldr	r5, [r4, #0]
 8003fd2:	1d18      	adds	r0, r3, #4
 8003fd4:	6961      	ldr	r1, [r4, #20]
 8003fd6:	6010      	str	r0, [r2, #0]
 8003fd8:	0628      	lsls	r0, r5, #24
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	d501      	bpl.n	8003fe2 <_printf_i+0x196>
 8003fde:	6019      	str	r1, [r3, #0]
 8003fe0:	e002      	b.n	8003fe8 <_printf_i+0x19c>
 8003fe2:	066a      	lsls	r2, r5, #25
 8003fe4:	d5fb      	bpl.n	8003fde <_printf_i+0x192>
 8003fe6:	8019      	strh	r1, [r3, #0]
 8003fe8:	2300      	movs	r3, #0
 8003fea:	4665      	mov	r5, ip
 8003fec:	6123      	str	r3, [r4, #16]
 8003fee:	e7b9      	b.n	8003f64 <_printf_i+0x118>
 8003ff0:	6813      	ldr	r3, [r2, #0]
 8003ff2:	1d19      	adds	r1, r3, #4
 8003ff4:	6011      	str	r1, [r2, #0]
 8003ff6:	681d      	ldr	r5, [r3, #0]
 8003ff8:	6862      	ldr	r2, [r4, #4]
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	4628      	mov	r0, r5
 8003ffe:	f000 fec5 	bl	8004d8c <memchr>
 8004002:	b108      	cbz	r0, 8004008 <_printf_i+0x1bc>
 8004004:	1b40      	subs	r0, r0, r5
 8004006:	6060      	str	r0, [r4, #4]
 8004008:	6863      	ldr	r3, [r4, #4]
 800400a:	6123      	str	r3, [r4, #16]
 800400c:	2300      	movs	r3, #0
 800400e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004012:	e7a7      	b.n	8003f64 <_printf_i+0x118>
 8004014:	6923      	ldr	r3, [r4, #16]
 8004016:	462a      	mov	r2, r5
 8004018:	4639      	mov	r1, r7
 800401a:	4630      	mov	r0, r6
 800401c:	47c0      	blx	r8
 800401e:	3001      	adds	r0, #1
 8004020:	d0aa      	beq.n	8003f78 <_printf_i+0x12c>
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	079b      	lsls	r3, r3, #30
 8004026:	d413      	bmi.n	8004050 <_printf_i+0x204>
 8004028:	68e0      	ldr	r0, [r4, #12]
 800402a:	9b03      	ldr	r3, [sp, #12]
 800402c:	4298      	cmp	r0, r3
 800402e:	bfb8      	it	lt
 8004030:	4618      	movlt	r0, r3
 8004032:	e7a3      	b.n	8003f7c <_printf_i+0x130>
 8004034:	2301      	movs	r3, #1
 8004036:	464a      	mov	r2, r9
 8004038:	4639      	mov	r1, r7
 800403a:	4630      	mov	r0, r6
 800403c:	47c0      	blx	r8
 800403e:	3001      	adds	r0, #1
 8004040:	d09a      	beq.n	8003f78 <_printf_i+0x12c>
 8004042:	3501      	adds	r5, #1
 8004044:	68e3      	ldr	r3, [r4, #12]
 8004046:	9a03      	ldr	r2, [sp, #12]
 8004048:	1a9b      	subs	r3, r3, r2
 800404a:	42ab      	cmp	r3, r5
 800404c:	dcf2      	bgt.n	8004034 <_printf_i+0x1e8>
 800404e:	e7eb      	b.n	8004028 <_printf_i+0x1dc>
 8004050:	2500      	movs	r5, #0
 8004052:	f104 0919 	add.w	r9, r4, #25
 8004056:	e7f5      	b.n	8004044 <_printf_i+0x1f8>
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1ac      	bne.n	8003fb6 <_printf_i+0x16a>
 800405c:	7803      	ldrb	r3, [r0, #0]
 800405e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004062:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004066:	e76c      	b.n	8003f42 <_printf_i+0xf6>
 8004068:	080058f6 	.word	0x080058f6
 800406c:	08005907 	.word	0x08005907

08004070 <sniprintf>:
 8004070:	b40c      	push	{r2, r3}
 8004072:	b530      	push	{r4, r5, lr}
 8004074:	4b17      	ldr	r3, [pc, #92]	; (80040d4 <sniprintf+0x64>)
 8004076:	1e0c      	subs	r4, r1, #0
 8004078:	b09d      	sub	sp, #116	; 0x74
 800407a:	681d      	ldr	r5, [r3, #0]
 800407c:	da08      	bge.n	8004090 <sniprintf+0x20>
 800407e:	238b      	movs	r3, #139	; 0x8b
 8004080:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004084:	602b      	str	r3, [r5, #0]
 8004086:	b01d      	add	sp, #116	; 0x74
 8004088:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800408c:	b002      	add	sp, #8
 800408e:	4770      	bx	lr
 8004090:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004094:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004098:	bf0c      	ite	eq
 800409a:	4623      	moveq	r3, r4
 800409c:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80040a0:	9304      	str	r3, [sp, #16]
 80040a2:	9307      	str	r3, [sp, #28]
 80040a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80040a8:	9002      	str	r0, [sp, #8]
 80040aa:	9006      	str	r0, [sp, #24]
 80040ac:	f8ad 3016 	strh.w	r3, [sp, #22]
 80040b0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80040b2:	ab21      	add	r3, sp, #132	; 0x84
 80040b4:	a902      	add	r1, sp, #8
 80040b6:	4628      	mov	r0, r5
 80040b8:	9301      	str	r3, [sp, #4]
 80040ba:	f001 fa6b 	bl	8005594 <_svfiprintf_r>
 80040be:	1c43      	adds	r3, r0, #1
 80040c0:	bfbc      	itt	lt
 80040c2:	238b      	movlt	r3, #139	; 0x8b
 80040c4:	602b      	strlt	r3, [r5, #0]
 80040c6:	2c00      	cmp	r4, #0
 80040c8:	d0dd      	beq.n	8004086 <sniprintf+0x16>
 80040ca:	2200      	movs	r2, #0
 80040cc:	9b02      	ldr	r3, [sp, #8]
 80040ce:	701a      	strb	r2, [r3, #0]
 80040d0:	e7d9      	b.n	8004086 <sniprintf+0x16>
 80040d2:	bf00      	nop
 80040d4:	2000000c 	.word	0x2000000c

080040d8 <quorem>:
 80040d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040dc:	6903      	ldr	r3, [r0, #16]
 80040de:	690c      	ldr	r4, [r1, #16]
 80040e0:	4680      	mov	r8, r0
 80040e2:	42a3      	cmp	r3, r4
 80040e4:	f2c0 8084 	blt.w	80041f0 <quorem+0x118>
 80040e8:	3c01      	subs	r4, #1
 80040ea:	f101 0714 	add.w	r7, r1, #20
 80040ee:	f100 0614 	add.w	r6, r0, #20
 80040f2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80040f6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80040fa:	3501      	adds	r5, #1
 80040fc:	fbb0 f5f5 	udiv	r5, r0, r5
 8004100:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004104:	eb06 030c 	add.w	r3, r6, ip
 8004108:	eb07 090c 	add.w	r9, r7, ip
 800410c:	9301      	str	r3, [sp, #4]
 800410e:	b39d      	cbz	r5, 8004178 <quorem+0xa0>
 8004110:	f04f 0a00 	mov.w	sl, #0
 8004114:	4638      	mov	r0, r7
 8004116:	46b6      	mov	lr, r6
 8004118:	46d3      	mov	fp, sl
 800411a:	f850 2b04 	ldr.w	r2, [r0], #4
 800411e:	b293      	uxth	r3, r2
 8004120:	fb05 a303 	mla	r3, r5, r3, sl
 8004124:	0c12      	lsrs	r2, r2, #16
 8004126:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800412a:	fb05 a202 	mla	r2, r5, r2, sl
 800412e:	b29b      	uxth	r3, r3
 8004130:	ebab 0303 	sub.w	r3, fp, r3
 8004134:	f8de b000 	ldr.w	fp, [lr]
 8004138:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800413c:	fa1f fb8b 	uxth.w	fp, fp
 8004140:	445b      	add	r3, fp
 8004142:	fa1f fb82 	uxth.w	fp, r2
 8004146:	f8de 2000 	ldr.w	r2, [lr]
 800414a:	4581      	cmp	r9, r0
 800414c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004150:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004154:	b29b      	uxth	r3, r3
 8004156:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800415a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800415e:	f84e 3b04 	str.w	r3, [lr], #4
 8004162:	d2da      	bcs.n	800411a <quorem+0x42>
 8004164:	f856 300c 	ldr.w	r3, [r6, ip]
 8004168:	b933      	cbnz	r3, 8004178 <quorem+0xa0>
 800416a:	9b01      	ldr	r3, [sp, #4]
 800416c:	3b04      	subs	r3, #4
 800416e:	429e      	cmp	r6, r3
 8004170:	461a      	mov	r2, r3
 8004172:	d331      	bcc.n	80041d8 <quorem+0x100>
 8004174:	f8c8 4010 	str.w	r4, [r8, #16]
 8004178:	4640      	mov	r0, r8
 800417a:	f001 f835 	bl	80051e8 <__mcmp>
 800417e:	2800      	cmp	r0, #0
 8004180:	db26      	blt.n	80041d0 <quorem+0xf8>
 8004182:	4630      	mov	r0, r6
 8004184:	f04f 0c00 	mov.w	ip, #0
 8004188:	3501      	adds	r5, #1
 800418a:	f857 1b04 	ldr.w	r1, [r7], #4
 800418e:	f8d0 e000 	ldr.w	lr, [r0]
 8004192:	b28b      	uxth	r3, r1
 8004194:	ebac 0303 	sub.w	r3, ip, r3
 8004198:	fa1f f28e 	uxth.w	r2, lr
 800419c:	4413      	add	r3, r2
 800419e:	0c0a      	lsrs	r2, r1, #16
 80041a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80041a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80041ae:	45b9      	cmp	r9, r7
 80041b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80041b4:	f840 3b04 	str.w	r3, [r0], #4
 80041b8:	d2e7      	bcs.n	800418a <quorem+0xb2>
 80041ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80041be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80041c2:	b92a      	cbnz	r2, 80041d0 <quorem+0xf8>
 80041c4:	3b04      	subs	r3, #4
 80041c6:	429e      	cmp	r6, r3
 80041c8:	461a      	mov	r2, r3
 80041ca:	d30b      	bcc.n	80041e4 <quorem+0x10c>
 80041cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80041d0:	4628      	mov	r0, r5
 80041d2:	b003      	add	sp, #12
 80041d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041d8:	6812      	ldr	r2, [r2, #0]
 80041da:	3b04      	subs	r3, #4
 80041dc:	2a00      	cmp	r2, #0
 80041de:	d1c9      	bne.n	8004174 <quorem+0x9c>
 80041e0:	3c01      	subs	r4, #1
 80041e2:	e7c4      	b.n	800416e <quorem+0x96>
 80041e4:	6812      	ldr	r2, [r2, #0]
 80041e6:	3b04      	subs	r3, #4
 80041e8:	2a00      	cmp	r2, #0
 80041ea:	d1ef      	bne.n	80041cc <quorem+0xf4>
 80041ec:	3c01      	subs	r4, #1
 80041ee:	e7ea      	b.n	80041c6 <quorem+0xee>
 80041f0:	2000      	movs	r0, #0
 80041f2:	e7ee      	b.n	80041d2 <quorem+0xfa>
 80041f4:	0000      	movs	r0, r0
	...

080041f8 <_dtoa_r>:
 80041f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041fc:	4616      	mov	r6, r2
 80041fe:	461f      	mov	r7, r3
 8004200:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004202:	b095      	sub	sp, #84	; 0x54
 8004204:	4604      	mov	r4, r0
 8004206:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800420a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800420e:	b93d      	cbnz	r5, 8004220 <_dtoa_r+0x28>
 8004210:	2010      	movs	r0, #16
 8004212:	f000 fdb3 	bl	8004d7c <malloc>
 8004216:	6260      	str	r0, [r4, #36]	; 0x24
 8004218:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800421c:	6005      	str	r5, [r0, #0]
 800421e:	60c5      	str	r5, [r0, #12]
 8004220:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004222:	6819      	ldr	r1, [r3, #0]
 8004224:	b151      	cbz	r1, 800423c <_dtoa_r+0x44>
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	2301      	movs	r3, #1
 800422a:	4093      	lsls	r3, r2
 800422c:	604a      	str	r2, [r1, #4]
 800422e:	608b      	str	r3, [r1, #8]
 8004230:	4620      	mov	r0, r4
 8004232:	f000 fdf8 	bl	8004e26 <_Bfree>
 8004236:	2200      	movs	r2, #0
 8004238:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800423a:	601a      	str	r2, [r3, #0]
 800423c:	1e3b      	subs	r3, r7, #0
 800423e:	bfaf      	iteee	ge
 8004240:	2300      	movge	r3, #0
 8004242:	2201      	movlt	r2, #1
 8004244:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004248:	9303      	strlt	r3, [sp, #12]
 800424a:	bfac      	ite	ge
 800424c:	f8c8 3000 	strge.w	r3, [r8]
 8004250:	f8c8 2000 	strlt.w	r2, [r8]
 8004254:	4bae      	ldr	r3, [pc, #696]	; (8004510 <_dtoa_r+0x318>)
 8004256:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800425a:	ea33 0308 	bics.w	r3, r3, r8
 800425e:	d11b      	bne.n	8004298 <_dtoa_r+0xa0>
 8004260:	f242 730f 	movw	r3, #9999	; 0x270f
 8004264:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004266:	6013      	str	r3, [r2, #0]
 8004268:	9b02      	ldr	r3, [sp, #8]
 800426a:	b923      	cbnz	r3, 8004276 <_dtoa_r+0x7e>
 800426c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004270:	2800      	cmp	r0, #0
 8004272:	f000 8545 	beq.w	8004d00 <_dtoa_r+0xb08>
 8004276:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004278:	b953      	cbnz	r3, 8004290 <_dtoa_r+0x98>
 800427a:	4ba6      	ldr	r3, [pc, #664]	; (8004514 <_dtoa_r+0x31c>)
 800427c:	e021      	b.n	80042c2 <_dtoa_r+0xca>
 800427e:	4ba6      	ldr	r3, [pc, #664]	; (8004518 <_dtoa_r+0x320>)
 8004280:	9306      	str	r3, [sp, #24]
 8004282:	3308      	adds	r3, #8
 8004284:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004286:	6013      	str	r3, [r2, #0]
 8004288:	9806      	ldr	r0, [sp, #24]
 800428a:	b015      	add	sp, #84	; 0x54
 800428c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004290:	4ba0      	ldr	r3, [pc, #640]	; (8004514 <_dtoa_r+0x31c>)
 8004292:	9306      	str	r3, [sp, #24]
 8004294:	3303      	adds	r3, #3
 8004296:	e7f5      	b.n	8004284 <_dtoa_r+0x8c>
 8004298:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800429c:	2200      	movs	r2, #0
 800429e:	2300      	movs	r3, #0
 80042a0:	4630      	mov	r0, r6
 80042a2:	4639      	mov	r1, r7
 80042a4:	f7fc fb80 	bl	80009a8 <__aeabi_dcmpeq>
 80042a8:	4682      	mov	sl, r0
 80042aa:	b160      	cbz	r0, 80042c6 <_dtoa_r+0xce>
 80042ac:	2301      	movs	r3, #1
 80042ae:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80042b0:	6013      	str	r3, [r2, #0]
 80042b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 8520 	beq.w	8004cfa <_dtoa_r+0xb02>
 80042ba:	4b98      	ldr	r3, [pc, #608]	; (800451c <_dtoa_r+0x324>)
 80042bc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80042be:	6013      	str	r3, [r2, #0]
 80042c0:	3b01      	subs	r3, #1
 80042c2:	9306      	str	r3, [sp, #24]
 80042c4:	e7e0      	b.n	8004288 <_dtoa_r+0x90>
 80042c6:	ab12      	add	r3, sp, #72	; 0x48
 80042c8:	9301      	str	r3, [sp, #4]
 80042ca:	ab13      	add	r3, sp, #76	; 0x4c
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	4632      	mov	r2, r6
 80042d0:	463b      	mov	r3, r7
 80042d2:	4620      	mov	r0, r4
 80042d4:	f001 f800 	bl	80052d8 <__d2b>
 80042d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80042dc:	4683      	mov	fp, r0
 80042de:	2d00      	cmp	r5, #0
 80042e0:	d07d      	beq.n	80043de <_dtoa_r+0x1e6>
 80042e2:	46b0      	mov	r8, r6
 80042e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80042e8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80042ec:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80042f0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80042f4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80042f8:	2200      	movs	r2, #0
 80042fa:	4b89      	ldr	r3, [pc, #548]	; (8004520 <_dtoa_r+0x328>)
 80042fc:	4640      	mov	r0, r8
 80042fe:	4649      	mov	r1, r9
 8004300:	f7fb ff32 	bl	8000168 <__aeabi_dsub>
 8004304:	a37c      	add	r3, pc, #496	; (adr r3, 80044f8 <_dtoa_r+0x300>)
 8004306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430a:	f7fc f8e5 	bl	80004d8 <__aeabi_dmul>
 800430e:	a37c      	add	r3, pc, #496	; (adr r3, 8004500 <_dtoa_r+0x308>)
 8004310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004314:	f7fb ff2a 	bl	800016c <__adddf3>
 8004318:	4606      	mov	r6, r0
 800431a:	4628      	mov	r0, r5
 800431c:	460f      	mov	r7, r1
 800431e:	f7fc f871 	bl	8000404 <__aeabi_i2d>
 8004322:	a379      	add	r3, pc, #484	; (adr r3, 8004508 <_dtoa_r+0x310>)
 8004324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004328:	f7fc f8d6 	bl	80004d8 <__aeabi_dmul>
 800432c:	4602      	mov	r2, r0
 800432e:	460b      	mov	r3, r1
 8004330:	4630      	mov	r0, r6
 8004332:	4639      	mov	r1, r7
 8004334:	f7fb ff1a 	bl	800016c <__adddf3>
 8004338:	4606      	mov	r6, r0
 800433a:	460f      	mov	r7, r1
 800433c:	f7fc fb7c 	bl	8000a38 <__aeabi_d2iz>
 8004340:	2200      	movs	r2, #0
 8004342:	4682      	mov	sl, r0
 8004344:	2300      	movs	r3, #0
 8004346:	4630      	mov	r0, r6
 8004348:	4639      	mov	r1, r7
 800434a:	f7fc fb37 	bl	80009bc <__aeabi_dcmplt>
 800434e:	b148      	cbz	r0, 8004364 <_dtoa_r+0x16c>
 8004350:	4650      	mov	r0, sl
 8004352:	f7fc f857 	bl	8000404 <__aeabi_i2d>
 8004356:	4632      	mov	r2, r6
 8004358:	463b      	mov	r3, r7
 800435a:	f7fc fb25 	bl	80009a8 <__aeabi_dcmpeq>
 800435e:	b908      	cbnz	r0, 8004364 <_dtoa_r+0x16c>
 8004360:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004364:	f1ba 0f16 	cmp.w	sl, #22
 8004368:	d85a      	bhi.n	8004420 <_dtoa_r+0x228>
 800436a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800436e:	496d      	ldr	r1, [pc, #436]	; (8004524 <_dtoa_r+0x32c>)
 8004370:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004374:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004378:	f7fc fb3e 	bl	80009f8 <__aeabi_dcmpgt>
 800437c:	2800      	cmp	r0, #0
 800437e:	d051      	beq.n	8004424 <_dtoa_r+0x22c>
 8004380:	2300      	movs	r3, #0
 8004382:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004386:	930d      	str	r3, [sp, #52]	; 0x34
 8004388:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800438a:	1b5d      	subs	r5, r3, r5
 800438c:	1e6b      	subs	r3, r5, #1
 800438e:	9307      	str	r3, [sp, #28]
 8004390:	bf43      	ittte	mi
 8004392:	2300      	movmi	r3, #0
 8004394:	f1c5 0901 	rsbmi	r9, r5, #1
 8004398:	9307      	strmi	r3, [sp, #28]
 800439a:	f04f 0900 	movpl.w	r9, #0
 800439e:	f1ba 0f00 	cmp.w	sl, #0
 80043a2:	db41      	blt.n	8004428 <_dtoa_r+0x230>
 80043a4:	9b07      	ldr	r3, [sp, #28]
 80043a6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80043aa:	4453      	add	r3, sl
 80043ac:	9307      	str	r3, [sp, #28]
 80043ae:	2300      	movs	r3, #0
 80043b0:	9308      	str	r3, [sp, #32]
 80043b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80043b4:	2b09      	cmp	r3, #9
 80043b6:	f200 808f 	bhi.w	80044d8 <_dtoa_r+0x2e0>
 80043ba:	2b05      	cmp	r3, #5
 80043bc:	bfc4      	itt	gt
 80043be:	3b04      	subgt	r3, #4
 80043c0:	931e      	strgt	r3, [sp, #120]	; 0x78
 80043c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80043c4:	bfc8      	it	gt
 80043c6:	2500      	movgt	r5, #0
 80043c8:	f1a3 0302 	sub.w	r3, r3, #2
 80043cc:	bfd8      	it	le
 80043ce:	2501      	movle	r5, #1
 80043d0:	2b03      	cmp	r3, #3
 80043d2:	f200 808d 	bhi.w	80044f0 <_dtoa_r+0x2f8>
 80043d6:	e8df f003 	tbb	[pc, r3]
 80043da:	7d7b      	.short	0x7d7b
 80043dc:	6f2f      	.short	0x6f2f
 80043de:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80043e2:	441d      	add	r5, r3
 80043e4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80043e8:	2820      	cmp	r0, #32
 80043ea:	dd13      	ble.n	8004414 <_dtoa_r+0x21c>
 80043ec:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80043f0:	9b02      	ldr	r3, [sp, #8]
 80043f2:	fa08 f800 	lsl.w	r8, r8, r0
 80043f6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80043fa:	fa23 f000 	lsr.w	r0, r3, r0
 80043fe:	ea48 0000 	orr.w	r0, r8, r0
 8004402:	f7fb ffef 	bl	80003e4 <__aeabi_ui2d>
 8004406:	2301      	movs	r3, #1
 8004408:	4680      	mov	r8, r0
 800440a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800440e:	3d01      	subs	r5, #1
 8004410:	9310      	str	r3, [sp, #64]	; 0x40
 8004412:	e771      	b.n	80042f8 <_dtoa_r+0x100>
 8004414:	9b02      	ldr	r3, [sp, #8]
 8004416:	f1c0 0020 	rsb	r0, r0, #32
 800441a:	fa03 f000 	lsl.w	r0, r3, r0
 800441e:	e7f0      	b.n	8004402 <_dtoa_r+0x20a>
 8004420:	2301      	movs	r3, #1
 8004422:	e7b0      	b.n	8004386 <_dtoa_r+0x18e>
 8004424:	900d      	str	r0, [sp, #52]	; 0x34
 8004426:	e7af      	b.n	8004388 <_dtoa_r+0x190>
 8004428:	f1ca 0300 	rsb	r3, sl, #0
 800442c:	9308      	str	r3, [sp, #32]
 800442e:	2300      	movs	r3, #0
 8004430:	eba9 090a 	sub.w	r9, r9, sl
 8004434:	930c      	str	r3, [sp, #48]	; 0x30
 8004436:	e7bc      	b.n	80043b2 <_dtoa_r+0x1ba>
 8004438:	2301      	movs	r3, #1
 800443a:	9309      	str	r3, [sp, #36]	; 0x24
 800443c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800443e:	2b00      	cmp	r3, #0
 8004440:	dd74      	ble.n	800452c <_dtoa_r+0x334>
 8004442:	4698      	mov	r8, r3
 8004444:	9304      	str	r3, [sp, #16]
 8004446:	2200      	movs	r2, #0
 8004448:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800444a:	6072      	str	r2, [r6, #4]
 800444c:	2204      	movs	r2, #4
 800444e:	f102 0014 	add.w	r0, r2, #20
 8004452:	4298      	cmp	r0, r3
 8004454:	6871      	ldr	r1, [r6, #4]
 8004456:	d96e      	bls.n	8004536 <_dtoa_r+0x33e>
 8004458:	4620      	mov	r0, r4
 800445a:	f000 fcb0 	bl	8004dbe <_Balloc>
 800445e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004460:	6030      	str	r0, [r6, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f1b8 0f0e 	cmp.w	r8, #14
 8004468:	9306      	str	r3, [sp, #24]
 800446a:	f200 80ed 	bhi.w	8004648 <_dtoa_r+0x450>
 800446e:	2d00      	cmp	r5, #0
 8004470:	f000 80ea 	beq.w	8004648 <_dtoa_r+0x450>
 8004474:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004478:	f1ba 0f00 	cmp.w	sl, #0
 800447c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8004480:	dd77      	ble.n	8004572 <_dtoa_r+0x37a>
 8004482:	4a28      	ldr	r2, [pc, #160]	; (8004524 <_dtoa_r+0x32c>)
 8004484:	f00a 030f 	and.w	r3, sl, #15
 8004488:	ea4f 162a 	mov.w	r6, sl, asr #4
 800448c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004490:	06f0      	lsls	r0, r6, #27
 8004492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004496:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800449a:	d568      	bpl.n	800456e <_dtoa_r+0x376>
 800449c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80044a0:	4b21      	ldr	r3, [pc, #132]	; (8004528 <_dtoa_r+0x330>)
 80044a2:	2503      	movs	r5, #3
 80044a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80044a8:	f7fc f940 	bl	800072c <__aeabi_ddiv>
 80044ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044b0:	f006 060f 	and.w	r6, r6, #15
 80044b4:	4f1c      	ldr	r7, [pc, #112]	; (8004528 <_dtoa_r+0x330>)
 80044b6:	e04f      	b.n	8004558 <_dtoa_r+0x360>
 80044b8:	2301      	movs	r3, #1
 80044ba:	9309      	str	r3, [sp, #36]	; 0x24
 80044bc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80044be:	4453      	add	r3, sl
 80044c0:	f103 0801 	add.w	r8, r3, #1
 80044c4:	9304      	str	r3, [sp, #16]
 80044c6:	4643      	mov	r3, r8
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	bfb8      	it	lt
 80044cc:	2301      	movlt	r3, #1
 80044ce:	e7ba      	b.n	8004446 <_dtoa_r+0x24e>
 80044d0:	2300      	movs	r3, #0
 80044d2:	e7b2      	b.n	800443a <_dtoa_r+0x242>
 80044d4:	2300      	movs	r3, #0
 80044d6:	e7f0      	b.n	80044ba <_dtoa_r+0x2c2>
 80044d8:	2501      	movs	r5, #1
 80044da:	2300      	movs	r3, #0
 80044dc:	9509      	str	r5, [sp, #36]	; 0x24
 80044de:	931e      	str	r3, [sp, #120]	; 0x78
 80044e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80044e4:	2200      	movs	r2, #0
 80044e6:	9304      	str	r3, [sp, #16]
 80044e8:	4698      	mov	r8, r3
 80044ea:	2312      	movs	r3, #18
 80044ec:	921f      	str	r2, [sp, #124]	; 0x7c
 80044ee:	e7aa      	b.n	8004446 <_dtoa_r+0x24e>
 80044f0:	2301      	movs	r3, #1
 80044f2:	9309      	str	r3, [sp, #36]	; 0x24
 80044f4:	e7f4      	b.n	80044e0 <_dtoa_r+0x2e8>
 80044f6:	bf00      	nop
 80044f8:	636f4361 	.word	0x636f4361
 80044fc:	3fd287a7 	.word	0x3fd287a7
 8004500:	8b60c8b3 	.word	0x8b60c8b3
 8004504:	3fc68a28 	.word	0x3fc68a28
 8004508:	509f79fb 	.word	0x509f79fb
 800450c:	3fd34413 	.word	0x3fd34413
 8004510:	7ff00000 	.word	0x7ff00000
 8004514:	08005921 	.word	0x08005921
 8004518:	08005918 	.word	0x08005918
 800451c:	080058f5 	.word	0x080058f5
 8004520:	3ff80000 	.word	0x3ff80000
 8004524:	08005950 	.word	0x08005950
 8004528:	08005928 	.word	0x08005928
 800452c:	2301      	movs	r3, #1
 800452e:	9304      	str	r3, [sp, #16]
 8004530:	4698      	mov	r8, r3
 8004532:	461a      	mov	r2, r3
 8004534:	e7da      	b.n	80044ec <_dtoa_r+0x2f4>
 8004536:	3101      	adds	r1, #1
 8004538:	6071      	str	r1, [r6, #4]
 800453a:	0052      	lsls	r2, r2, #1
 800453c:	e787      	b.n	800444e <_dtoa_r+0x256>
 800453e:	07f1      	lsls	r1, r6, #31
 8004540:	d508      	bpl.n	8004554 <_dtoa_r+0x35c>
 8004542:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004546:	e9d7 2300 	ldrd	r2, r3, [r7]
 800454a:	f7fb ffc5 	bl	80004d8 <__aeabi_dmul>
 800454e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004552:	3501      	adds	r5, #1
 8004554:	1076      	asrs	r6, r6, #1
 8004556:	3708      	adds	r7, #8
 8004558:	2e00      	cmp	r6, #0
 800455a:	d1f0      	bne.n	800453e <_dtoa_r+0x346>
 800455c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004560:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004564:	f7fc f8e2 	bl	800072c <__aeabi_ddiv>
 8004568:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800456c:	e01b      	b.n	80045a6 <_dtoa_r+0x3ae>
 800456e:	2502      	movs	r5, #2
 8004570:	e7a0      	b.n	80044b4 <_dtoa_r+0x2bc>
 8004572:	f000 80a4 	beq.w	80046be <_dtoa_r+0x4c6>
 8004576:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800457a:	f1ca 0600 	rsb	r6, sl, #0
 800457e:	4ba0      	ldr	r3, [pc, #640]	; (8004800 <_dtoa_r+0x608>)
 8004580:	f006 020f 	and.w	r2, r6, #15
 8004584:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800458c:	f7fb ffa4 	bl	80004d8 <__aeabi_dmul>
 8004590:	2502      	movs	r5, #2
 8004592:	2300      	movs	r3, #0
 8004594:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004598:	4f9a      	ldr	r7, [pc, #616]	; (8004804 <_dtoa_r+0x60c>)
 800459a:	1136      	asrs	r6, r6, #4
 800459c:	2e00      	cmp	r6, #0
 800459e:	f040 8083 	bne.w	80046a8 <_dtoa_r+0x4b0>
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1e0      	bne.n	8004568 <_dtoa_r+0x370>
 80045a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f000 808a 	beq.w	80046c2 <_dtoa_r+0x4ca>
 80045ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80045b2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80045b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80045ba:	2200      	movs	r2, #0
 80045bc:	4b92      	ldr	r3, [pc, #584]	; (8004808 <_dtoa_r+0x610>)
 80045be:	f7fc f9fd 	bl	80009bc <__aeabi_dcmplt>
 80045c2:	2800      	cmp	r0, #0
 80045c4:	d07d      	beq.n	80046c2 <_dtoa_r+0x4ca>
 80045c6:	f1b8 0f00 	cmp.w	r8, #0
 80045ca:	d07a      	beq.n	80046c2 <_dtoa_r+0x4ca>
 80045cc:	9b04      	ldr	r3, [sp, #16]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	dd36      	ble.n	8004640 <_dtoa_r+0x448>
 80045d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80045d6:	2200      	movs	r2, #0
 80045d8:	4b8c      	ldr	r3, [pc, #560]	; (800480c <_dtoa_r+0x614>)
 80045da:	f7fb ff7d 	bl	80004d8 <__aeabi_dmul>
 80045de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045e2:	9e04      	ldr	r6, [sp, #16]
 80045e4:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 80045e8:	3501      	adds	r5, #1
 80045ea:	4628      	mov	r0, r5
 80045ec:	f7fb ff0a 	bl	8000404 <__aeabi_i2d>
 80045f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80045f4:	f7fb ff70 	bl	80004d8 <__aeabi_dmul>
 80045f8:	2200      	movs	r2, #0
 80045fa:	4b85      	ldr	r3, [pc, #532]	; (8004810 <_dtoa_r+0x618>)
 80045fc:	f7fb fdb6 	bl	800016c <__adddf3>
 8004600:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8004604:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004608:	950b      	str	r5, [sp, #44]	; 0x2c
 800460a:	2e00      	cmp	r6, #0
 800460c:	d15c      	bne.n	80046c8 <_dtoa_r+0x4d0>
 800460e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004612:	2200      	movs	r2, #0
 8004614:	4b7f      	ldr	r3, [pc, #508]	; (8004814 <_dtoa_r+0x61c>)
 8004616:	f7fb fda7 	bl	8000168 <__aeabi_dsub>
 800461a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800461c:	462b      	mov	r3, r5
 800461e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004622:	f7fc f9e9 	bl	80009f8 <__aeabi_dcmpgt>
 8004626:	2800      	cmp	r0, #0
 8004628:	f040 8281 	bne.w	8004b2e <_dtoa_r+0x936>
 800462c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004630:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004632:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004636:	f7fc f9c1 	bl	80009bc <__aeabi_dcmplt>
 800463a:	2800      	cmp	r0, #0
 800463c:	f040 8275 	bne.w	8004b2a <_dtoa_r+0x932>
 8004640:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004644:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004648:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800464a:	2b00      	cmp	r3, #0
 800464c:	f2c0 814b 	blt.w	80048e6 <_dtoa_r+0x6ee>
 8004650:	f1ba 0f0e 	cmp.w	sl, #14
 8004654:	f300 8147 	bgt.w	80048e6 <_dtoa_r+0x6ee>
 8004658:	4b69      	ldr	r3, [pc, #420]	; (8004800 <_dtoa_r+0x608>)
 800465a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800465e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004662:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004666:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004668:	2b00      	cmp	r3, #0
 800466a:	f280 80d7 	bge.w	800481c <_dtoa_r+0x624>
 800466e:	f1b8 0f00 	cmp.w	r8, #0
 8004672:	f300 80d3 	bgt.w	800481c <_dtoa_r+0x624>
 8004676:	f040 8257 	bne.w	8004b28 <_dtoa_r+0x930>
 800467a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800467e:	2200      	movs	r2, #0
 8004680:	4b64      	ldr	r3, [pc, #400]	; (8004814 <_dtoa_r+0x61c>)
 8004682:	f7fb ff29 	bl	80004d8 <__aeabi_dmul>
 8004686:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800468a:	f7fc f9ab 	bl	80009e4 <__aeabi_dcmpge>
 800468e:	4646      	mov	r6, r8
 8004690:	4647      	mov	r7, r8
 8004692:	2800      	cmp	r0, #0
 8004694:	f040 822d 	bne.w	8004af2 <_dtoa_r+0x8fa>
 8004698:	9b06      	ldr	r3, [sp, #24]
 800469a:	9a06      	ldr	r2, [sp, #24]
 800469c:	1c5d      	adds	r5, r3, #1
 800469e:	2331      	movs	r3, #49	; 0x31
 80046a0:	f10a 0a01 	add.w	sl, sl, #1
 80046a4:	7013      	strb	r3, [r2, #0]
 80046a6:	e228      	b.n	8004afa <_dtoa_r+0x902>
 80046a8:	07f2      	lsls	r2, r6, #31
 80046aa:	d505      	bpl.n	80046b8 <_dtoa_r+0x4c0>
 80046ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046b0:	f7fb ff12 	bl	80004d8 <__aeabi_dmul>
 80046b4:	2301      	movs	r3, #1
 80046b6:	3501      	adds	r5, #1
 80046b8:	1076      	asrs	r6, r6, #1
 80046ba:	3708      	adds	r7, #8
 80046bc:	e76e      	b.n	800459c <_dtoa_r+0x3a4>
 80046be:	2502      	movs	r5, #2
 80046c0:	e771      	b.n	80045a6 <_dtoa_r+0x3ae>
 80046c2:	4657      	mov	r7, sl
 80046c4:	4646      	mov	r6, r8
 80046c6:	e790      	b.n	80045ea <_dtoa_r+0x3f2>
 80046c8:	4b4d      	ldr	r3, [pc, #308]	; (8004800 <_dtoa_r+0x608>)
 80046ca:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80046ce:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80046d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d048      	beq.n	800476a <_dtoa_r+0x572>
 80046d8:	4602      	mov	r2, r0
 80046da:	460b      	mov	r3, r1
 80046dc:	2000      	movs	r0, #0
 80046de:	494e      	ldr	r1, [pc, #312]	; (8004818 <_dtoa_r+0x620>)
 80046e0:	f7fc f824 	bl	800072c <__aeabi_ddiv>
 80046e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80046e8:	f7fb fd3e 	bl	8000168 <__aeabi_dsub>
 80046ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80046f0:	9d06      	ldr	r5, [sp, #24]
 80046f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80046f6:	f7fc f99f 	bl	8000a38 <__aeabi_d2iz>
 80046fa:	9011      	str	r0, [sp, #68]	; 0x44
 80046fc:	f7fb fe82 	bl	8000404 <__aeabi_i2d>
 8004700:	4602      	mov	r2, r0
 8004702:	460b      	mov	r3, r1
 8004704:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004708:	f7fb fd2e 	bl	8000168 <__aeabi_dsub>
 800470c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800470e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004712:	3330      	adds	r3, #48	; 0x30
 8004714:	f805 3b01 	strb.w	r3, [r5], #1
 8004718:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800471c:	f7fc f94e 	bl	80009bc <__aeabi_dcmplt>
 8004720:	2800      	cmp	r0, #0
 8004722:	d163      	bne.n	80047ec <_dtoa_r+0x5f4>
 8004724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004728:	2000      	movs	r0, #0
 800472a:	4937      	ldr	r1, [pc, #220]	; (8004808 <_dtoa_r+0x610>)
 800472c:	f7fb fd1c 	bl	8000168 <__aeabi_dsub>
 8004730:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004734:	f7fc f942 	bl	80009bc <__aeabi_dcmplt>
 8004738:	2800      	cmp	r0, #0
 800473a:	f040 80b5 	bne.w	80048a8 <_dtoa_r+0x6b0>
 800473e:	9b06      	ldr	r3, [sp, #24]
 8004740:	1aeb      	subs	r3, r5, r3
 8004742:	429e      	cmp	r6, r3
 8004744:	f77f af7c 	ble.w	8004640 <_dtoa_r+0x448>
 8004748:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800474c:	2200      	movs	r2, #0
 800474e:	4b2f      	ldr	r3, [pc, #188]	; (800480c <_dtoa_r+0x614>)
 8004750:	f7fb fec2 	bl	80004d8 <__aeabi_dmul>
 8004754:	2200      	movs	r2, #0
 8004756:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800475a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800475e:	4b2b      	ldr	r3, [pc, #172]	; (800480c <_dtoa_r+0x614>)
 8004760:	f7fb feba 	bl	80004d8 <__aeabi_dmul>
 8004764:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004768:	e7c3      	b.n	80046f2 <_dtoa_r+0x4fa>
 800476a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800476e:	f7fb feb3 	bl	80004d8 <__aeabi_dmul>
 8004772:	9b06      	ldr	r3, [sp, #24]
 8004774:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004778:	199d      	adds	r5, r3, r6
 800477a:	461e      	mov	r6, r3
 800477c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004780:	f7fc f95a 	bl	8000a38 <__aeabi_d2iz>
 8004784:	9011      	str	r0, [sp, #68]	; 0x44
 8004786:	f7fb fe3d 	bl	8000404 <__aeabi_i2d>
 800478a:	4602      	mov	r2, r0
 800478c:	460b      	mov	r3, r1
 800478e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004792:	f7fb fce9 	bl	8000168 <__aeabi_dsub>
 8004796:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004798:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800479c:	3330      	adds	r3, #48	; 0x30
 800479e:	f806 3b01 	strb.w	r3, [r6], #1
 80047a2:	42ae      	cmp	r6, r5
 80047a4:	f04f 0200 	mov.w	r2, #0
 80047a8:	d124      	bne.n	80047f4 <_dtoa_r+0x5fc>
 80047aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80047ae:	4b1a      	ldr	r3, [pc, #104]	; (8004818 <_dtoa_r+0x620>)
 80047b0:	f7fb fcdc 	bl	800016c <__adddf3>
 80047b4:	4602      	mov	r2, r0
 80047b6:	460b      	mov	r3, r1
 80047b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047bc:	f7fc f91c 	bl	80009f8 <__aeabi_dcmpgt>
 80047c0:	2800      	cmp	r0, #0
 80047c2:	d171      	bne.n	80048a8 <_dtoa_r+0x6b0>
 80047c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80047c8:	2000      	movs	r0, #0
 80047ca:	4913      	ldr	r1, [pc, #76]	; (8004818 <_dtoa_r+0x620>)
 80047cc:	f7fb fccc 	bl	8000168 <__aeabi_dsub>
 80047d0:	4602      	mov	r2, r0
 80047d2:	460b      	mov	r3, r1
 80047d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047d8:	f7fc f8f0 	bl	80009bc <__aeabi_dcmplt>
 80047dc:	2800      	cmp	r0, #0
 80047de:	f43f af2f 	beq.w	8004640 <_dtoa_r+0x448>
 80047e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80047e6:	1e6a      	subs	r2, r5, #1
 80047e8:	2b30      	cmp	r3, #48	; 0x30
 80047ea:	d001      	beq.n	80047f0 <_dtoa_r+0x5f8>
 80047ec:	46ba      	mov	sl, r7
 80047ee:	e04a      	b.n	8004886 <_dtoa_r+0x68e>
 80047f0:	4615      	mov	r5, r2
 80047f2:	e7f6      	b.n	80047e2 <_dtoa_r+0x5ea>
 80047f4:	4b05      	ldr	r3, [pc, #20]	; (800480c <_dtoa_r+0x614>)
 80047f6:	f7fb fe6f 	bl	80004d8 <__aeabi_dmul>
 80047fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80047fe:	e7bd      	b.n	800477c <_dtoa_r+0x584>
 8004800:	08005950 	.word	0x08005950
 8004804:	08005928 	.word	0x08005928
 8004808:	3ff00000 	.word	0x3ff00000
 800480c:	40240000 	.word	0x40240000
 8004810:	401c0000 	.word	0x401c0000
 8004814:	40140000 	.word	0x40140000
 8004818:	3fe00000 	.word	0x3fe00000
 800481c:	9d06      	ldr	r5, [sp, #24]
 800481e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004822:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004826:	4630      	mov	r0, r6
 8004828:	4639      	mov	r1, r7
 800482a:	f7fb ff7f 	bl	800072c <__aeabi_ddiv>
 800482e:	f7fc f903 	bl	8000a38 <__aeabi_d2iz>
 8004832:	4681      	mov	r9, r0
 8004834:	f7fb fde6 	bl	8000404 <__aeabi_i2d>
 8004838:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800483c:	f7fb fe4c 	bl	80004d8 <__aeabi_dmul>
 8004840:	4602      	mov	r2, r0
 8004842:	460b      	mov	r3, r1
 8004844:	4630      	mov	r0, r6
 8004846:	4639      	mov	r1, r7
 8004848:	f7fb fc8e 	bl	8000168 <__aeabi_dsub>
 800484c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8004850:	f805 6b01 	strb.w	r6, [r5], #1
 8004854:	9e06      	ldr	r6, [sp, #24]
 8004856:	4602      	mov	r2, r0
 8004858:	1bae      	subs	r6, r5, r6
 800485a:	45b0      	cmp	r8, r6
 800485c:	460b      	mov	r3, r1
 800485e:	d135      	bne.n	80048cc <_dtoa_r+0x6d4>
 8004860:	f7fb fc84 	bl	800016c <__adddf3>
 8004864:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004868:	4606      	mov	r6, r0
 800486a:	460f      	mov	r7, r1
 800486c:	f7fc f8c4 	bl	80009f8 <__aeabi_dcmpgt>
 8004870:	b9c8      	cbnz	r0, 80048a6 <_dtoa_r+0x6ae>
 8004872:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004876:	4630      	mov	r0, r6
 8004878:	4639      	mov	r1, r7
 800487a:	f7fc f895 	bl	80009a8 <__aeabi_dcmpeq>
 800487e:	b110      	cbz	r0, 8004886 <_dtoa_r+0x68e>
 8004880:	f019 0f01 	tst.w	r9, #1
 8004884:	d10f      	bne.n	80048a6 <_dtoa_r+0x6ae>
 8004886:	4659      	mov	r1, fp
 8004888:	4620      	mov	r0, r4
 800488a:	f000 facc 	bl	8004e26 <_Bfree>
 800488e:	2300      	movs	r3, #0
 8004890:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004892:	702b      	strb	r3, [r5, #0]
 8004894:	f10a 0301 	add.w	r3, sl, #1
 8004898:	6013      	str	r3, [r2, #0]
 800489a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800489c:	2b00      	cmp	r3, #0
 800489e:	f43f acf3 	beq.w	8004288 <_dtoa_r+0x90>
 80048a2:	601d      	str	r5, [r3, #0]
 80048a4:	e4f0      	b.n	8004288 <_dtoa_r+0x90>
 80048a6:	4657      	mov	r7, sl
 80048a8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80048ac:	1e6b      	subs	r3, r5, #1
 80048ae:	2a39      	cmp	r2, #57	; 0x39
 80048b0:	d106      	bne.n	80048c0 <_dtoa_r+0x6c8>
 80048b2:	9a06      	ldr	r2, [sp, #24]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d107      	bne.n	80048c8 <_dtoa_r+0x6d0>
 80048b8:	2330      	movs	r3, #48	; 0x30
 80048ba:	7013      	strb	r3, [r2, #0]
 80048bc:	4613      	mov	r3, r2
 80048be:	3701      	adds	r7, #1
 80048c0:	781a      	ldrb	r2, [r3, #0]
 80048c2:	3201      	adds	r2, #1
 80048c4:	701a      	strb	r2, [r3, #0]
 80048c6:	e791      	b.n	80047ec <_dtoa_r+0x5f4>
 80048c8:	461d      	mov	r5, r3
 80048ca:	e7ed      	b.n	80048a8 <_dtoa_r+0x6b0>
 80048cc:	2200      	movs	r2, #0
 80048ce:	4b99      	ldr	r3, [pc, #612]	; (8004b34 <_dtoa_r+0x93c>)
 80048d0:	f7fb fe02 	bl	80004d8 <__aeabi_dmul>
 80048d4:	2200      	movs	r2, #0
 80048d6:	2300      	movs	r3, #0
 80048d8:	4606      	mov	r6, r0
 80048da:	460f      	mov	r7, r1
 80048dc:	f7fc f864 	bl	80009a8 <__aeabi_dcmpeq>
 80048e0:	2800      	cmp	r0, #0
 80048e2:	d09e      	beq.n	8004822 <_dtoa_r+0x62a>
 80048e4:	e7cf      	b.n	8004886 <_dtoa_r+0x68e>
 80048e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048e8:	2a00      	cmp	r2, #0
 80048ea:	f000 8088 	beq.w	80049fe <_dtoa_r+0x806>
 80048ee:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80048f0:	2a01      	cmp	r2, #1
 80048f2:	dc6d      	bgt.n	80049d0 <_dtoa_r+0x7d8>
 80048f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80048f6:	2a00      	cmp	r2, #0
 80048f8:	d066      	beq.n	80049c8 <_dtoa_r+0x7d0>
 80048fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80048fe:	464d      	mov	r5, r9
 8004900:	9e08      	ldr	r6, [sp, #32]
 8004902:	9a07      	ldr	r2, [sp, #28]
 8004904:	2101      	movs	r1, #1
 8004906:	441a      	add	r2, r3
 8004908:	4620      	mov	r0, r4
 800490a:	4499      	add	r9, r3
 800490c:	9207      	str	r2, [sp, #28]
 800490e:	f000 fb2a 	bl	8004f66 <__i2b>
 8004912:	4607      	mov	r7, r0
 8004914:	2d00      	cmp	r5, #0
 8004916:	dd0b      	ble.n	8004930 <_dtoa_r+0x738>
 8004918:	9b07      	ldr	r3, [sp, #28]
 800491a:	2b00      	cmp	r3, #0
 800491c:	dd08      	ble.n	8004930 <_dtoa_r+0x738>
 800491e:	42ab      	cmp	r3, r5
 8004920:	bfa8      	it	ge
 8004922:	462b      	movge	r3, r5
 8004924:	9a07      	ldr	r2, [sp, #28]
 8004926:	eba9 0903 	sub.w	r9, r9, r3
 800492a:	1aed      	subs	r5, r5, r3
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	9307      	str	r3, [sp, #28]
 8004930:	9b08      	ldr	r3, [sp, #32]
 8004932:	b1eb      	cbz	r3, 8004970 <_dtoa_r+0x778>
 8004934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004936:	2b00      	cmp	r3, #0
 8004938:	d065      	beq.n	8004a06 <_dtoa_r+0x80e>
 800493a:	b18e      	cbz	r6, 8004960 <_dtoa_r+0x768>
 800493c:	4639      	mov	r1, r7
 800493e:	4632      	mov	r2, r6
 8004940:	4620      	mov	r0, r4
 8004942:	f000 fbaf 	bl	80050a4 <__pow5mult>
 8004946:	465a      	mov	r2, fp
 8004948:	4601      	mov	r1, r0
 800494a:	4607      	mov	r7, r0
 800494c:	4620      	mov	r0, r4
 800494e:	f000 fb13 	bl	8004f78 <__multiply>
 8004952:	4659      	mov	r1, fp
 8004954:	900a      	str	r0, [sp, #40]	; 0x28
 8004956:	4620      	mov	r0, r4
 8004958:	f000 fa65 	bl	8004e26 <_Bfree>
 800495c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800495e:	469b      	mov	fp, r3
 8004960:	9b08      	ldr	r3, [sp, #32]
 8004962:	1b9a      	subs	r2, r3, r6
 8004964:	d004      	beq.n	8004970 <_dtoa_r+0x778>
 8004966:	4659      	mov	r1, fp
 8004968:	4620      	mov	r0, r4
 800496a:	f000 fb9b 	bl	80050a4 <__pow5mult>
 800496e:	4683      	mov	fp, r0
 8004970:	2101      	movs	r1, #1
 8004972:	4620      	mov	r0, r4
 8004974:	f000 faf7 	bl	8004f66 <__i2b>
 8004978:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800497a:	4606      	mov	r6, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	f000 81c6 	beq.w	8004d0e <_dtoa_r+0xb16>
 8004982:	461a      	mov	r2, r3
 8004984:	4601      	mov	r1, r0
 8004986:	4620      	mov	r0, r4
 8004988:	f000 fb8c 	bl	80050a4 <__pow5mult>
 800498c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800498e:	4606      	mov	r6, r0
 8004990:	2b01      	cmp	r3, #1
 8004992:	dc3e      	bgt.n	8004a12 <_dtoa_r+0x81a>
 8004994:	9b02      	ldr	r3, [sp, #8]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d137      	bne.n	8004a0a <_dtoa_r+0x812>
 800499a:	9b03      	ldr	r3, [sp, #12]
 800499c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d134      	bne.n	8004a0e <_dtoa_r+0x816>
 80049a4:	9b03      	ldr	r3, [sp, #12]
 80049a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80049aa:	0d1b      	lsrs	r3, r3, #20
 80049ac:	051b      	lsls	r3, r3, #20
 80049ae:	b12b      	cbz	r3, 80049bc <_dtoa_r+0x7c4>
 80049b0:	9b07      	ldr	r3, [sp, #28]
 80049b2:	f109 0901 	add.w	r9, r9, #1
 80049b6:	3301      	adds	r3, #1
 80049b8:	9307      	str	r3, [sp, #28]
 80049ba:	2301      	movs	r3, #1
 80049bc:	9308      	str	r3, [sp, #32]
 80049be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d128      	bne.n	8004a16 <_dtoa_r+0x81e>
 80049c4:	2001      	movs	r0, #1
 80049c6:	e02e      	b.n	8004a26 <_dtoa_r+0x82e>
 80049c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80049ca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80049ce:	e796      	b.n	80048fe <_dtoa_r+0x706>
 80049d0:	9b08      	ldr	r3, [sp, #32]
 80049d2:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 80049d6:	42b3      	cmp	r3, r6
 80049d8:	bfb7      	itett	lt
 80049da:	9b08      	ldrlt	r3, [sp, #32]
 80049dc:	1b9e      	subge	r6, r3, r6
 80049de:	1af2      	sublt	r2, r6, r3
 80049e0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80049e2:	bfbf      	itttt	lt
 80049e4:	9608      	strlt	r6, [sp, #32]
 80049e6:	189b      	addlt	r3, r3, r2
 80049e8:	930c      	strlt	r3, [sp, #48]	; 0x30
 80049ea:	2600      	movlt	r6, #0
 80049ec:	f1b8 0f00 	cmp.w	r8, #0
 80049f0:	bfb9      	ittee	lt
 80049f2:	eba9 0508 	sublt.w	r5, r9, r8
 80049f6:	2300      	movlt	r3, #0
 80049f8:	464d      	movge	r5, r9
 80049fa:	4643      	movge	r3, r8
 80049fc:	e781      	b.n	8004902 <_dtoa_r+0x70a>
 80049fe:	9e08      	ldr	r6, [sp, #32]
 8004a00:	464d      	mov	r5, r9
 8004a02:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004a04:	e786      	b.n	8004914 <_dtoa_r+0x71c>
 8004a06:	9a08      	ldr	r2, [sp, #32]
 8004a08:	e7ad      	b.n	8004966 <_dtoa_r+0x76e>
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	e7d6      	b.n	80049bc <_dtoa_r+0x7c4>
 8004a0e:	9b02      	ldr	r3, [sp, #8]
 8004a10:	e7d4      	b.n	80049bc <_dtoa_r+0x7c4>
 8004a12:	2300      	movs	r3, #0
 8004a14:	9308      	str	r3, [sp, #32]
 8004a16:	6933      	ldr	r3, [r6, #16]
 8004a18:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004a1c:	6918      	ldr	r0, [r3, #16]
 8004a1e:	f000 fa54 	bl	8004eca <__hi0bits>
 8004a22:	f1c0 0020 	rsb	r0, r0, #32
 8004a26:	9b07      	ldr	r3, [sp, #28]
 8004a28:	4418      	add	r0, r3
 8004a2a:	f010 001f 	ands.w	r0, r0, #31
 8004a2e:	d047      	beq.n	8004ac0 <_dtoa_r+0x8c8>
 8004a30:	f1c0 0320 	rsb	r3, r0, #32
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	dd3b      	ble.n	8004ab0 <_dtoa_r+0x8b8>
 8004a38:	9b07      	ldr	r3, [sp, #28]
 8004a3a:	f1c0 001c 	rsb	r0, r0, #28
 8004a3e:	4481      	add	r9, r0
 8004a40:	4405      	add	r5, r0
 8004a42:	4403      	add	r3, r0
 8004a44:	9307      	str	r3, [sp, #28]
 8004a46:	f1b9 0f00 	cmp.w	r9, #0
 8004a4a:	dd05      	ble.n	8004a58 <_dtoa_r+0x860>
 8004a4c:	4659      	mov	r1, fp
 8004a4e:	464a      	mov	r2, r9
 8004a50:	4620      	mov	r0, r4
 8004a52:	f000 fb75 	bl	8005140 <__lshift>
 8004a56:	4683      	mov	fp, r0
 8004a58:	9b07      	ldr	r3, [sp, #28]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	dd05      	ble.n	8004a6a <_dtoa_r+0x872>
 8004a5e:	4631      	mov	r1, r6
 8004a60:	461a      	mov	r2, r3
 8004a62:	4620      	mov	r0, r4
 8004a64:	f000 fb6c 	bl	8005140 <__lshift>
 8004a68:	4606      	mov	r6, r0
 8004a6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a6c:	b353      	cbz	r3, 8004ac4 <_dtoa_r+0x8cc>
 8004a6e:	4631      	mov	r1, r6
 8004a70:	4658      	mov	r0, fp
 8004a72:	f000 fbb9 	bl	80051e8 <__mcmp>
 8004a76:	2800      	cmp	r0, #0
 8004a78:	da24      	bge.n	8004ac4 <_dtoa_r+0x8cc>
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	4659      	mov	r1, fp
 8004a7e:	220a      	movs	r2, #10
 8004a80:	4620      	mov	r0, r4
 8004a82:	f000 f9e7 	bl	8004e54 <__multadd>
 8004a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a88:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004a8c:	4683      	mov	fp, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f000 8144 	beq.w	8004d1c <_dtoa_r+0xb24>
 8004a94:	2300      	movs	r3, #0
 8004a96:	4639      	mov	r1, r7
 8004a98:	220a      	movs	r2, #10
 8004a9a:	4620      	mov	r0, r4
 8004a9c:	f000 f9da 	bl	8004e54 <__multadd>
 8004aa0:	9b04      	ldr	r3, [sp, #16]
 8004aa2:	4607      	mov	r7, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	dc4d      	bgt.n	8004b44 <_dtoa_r+0x94c>
 8004aa8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	dd4a      	ble.n	8004b44 <_dtoa_r+0x94c>
 8004aae:	e011      	b.n	8004ad4 <_dtoa_r+0x8dc>
 8004ab0:	d0c9      	beq.n	8004a46 <_dtoa_r+0x84e>
 8004ab2:	9a07      	ldr	r2, [sp, #28]
 8004ab4:	331c      	adds	r3, #28
 8004ab6:	441a      	add	r2, r3
 8004ab8:	4499      	add	r9, r3
 8004aba:	441d      	add	r5, r3
 8004abc:	4613      	mov	r3, r2
 8004abe:	e7c1      	b.n	8004a44 <_dtoa_r+0x84c>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	e7f6      	b.n	8004ab2 <_dtoa_r+0x8ba>
 8004ac4:	f1b8 0f00 	cmp.w	r8, #0
 8004ac8:	dc36      	bgt.n	8004b38 <_dtoa_r+0x940>
 8004aca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	dd33      	ble.n	8004b38 <_dtoa_r+0x940>
 8004ad0:	f8cd 8010 	str.w	r8, [sp, #16]
 8004ad4:	9b04      	ldr	r3, [sp, #16]
 8004ad6:	b963      	cbnz	r3, 8004af2 <_dtoa_r+0x8fa>
 8004ad8:	4631      	mov	r1, r6
 8004ada:	2205      	movs	r2, #5
 8004adc:	4620      	mov	r0, r4
 8004ade:	f000 f9b9 	bl	8004e54 <__multadd>
 8004ae2:	4601      	mov	r1, r0
 8004ae4:	4606      	mov	r6, r0
 8004ae6:	4658      	mov	r0, fp
 8004ae8:	f000 fb7e 	bl	80051e8 <__mcmp>
 8004aec:	2800      	cmp	r0, #0
 8004aee:	f73f add3 	bgt.w	8004698 <_dtoa_r+0x4a0>
 8004af2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004af4:	9d06      	ldr	r5, [sp, #24]
 8004af6:	ea6f 0a03 	mvn.w	sl, r3
 8004afa:	f04f 0900 	mov.w	r9, #0
 8004afe:	4631      	mov	r1, r6
 8004b00:	4620      	mov	r0, r4
 8004b02:	f000 f990 	bl	8004e26 <_Bfree>
 8004b06:	2f00      	cmp	r7, #0
 8004b08:	f43f aebd 	beq.w	8004886 <_dtoa_r+0x68e>
 8004b0c:	f1b9 0f00 	cmp.w	r9, #0
 8004b10:	d005      	beq.n	8004b1e <_dtoa_r+0x926>
 8004b12:	45b9      	cmp	r9, r7
 8004b14:	d003      	beq.n	8004b1e <_dtoa_r+0x926>
 8004b16:	4649      	mov	r1, r9
 8004b18:	4620      	mov	r0, r4
 8004b1a:	f000 f984 	bl	8004e26 <_Bfree>
 8004b1e:	4639      	mov	r1, r7
 8004b20:	4620      	mov	r0, r4
 8004b22:	f000 f980 	bl	8004e26 <_Bfree>
 8004b26:	e6ae      	b.n	8004886 <_dtoa_r+0x68e>
 8004b28:	2600      	movs	r6, #0
 8004b2a:	4637      	mov	r7, r6
 8004b2c:	e7e1      	b.n	8004af2 <_dtoa_r+0x8fa>
 8004b2e:	46ba      	mov	sl, r7
 8004b30:	4637      	mov	r7, r6
 8004b32:	e5b1      	b.n	8004698 <_dtoa_r+0x4a0>
 8004b34:	40240000 	.word	0x40240000
 8004b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b3a:	f8cd 8010 	str.w	r8, [sp, #16]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	f000 80f3 	beq.w	8004d2a <_dtoa_r+0xb32>
 8004b44:	2d00      	cmp	r5, #0
 8004b46:	dd05      	ble.n	8004b54 <_dtoa_r+0x95c>
 8004b48:	4639      	mov	r1, r7
 8004b4a:	462a      	mov	r2, r5
 8004b4c:	4620      	mov	r0, r4
 8004b4e:	f000 faf7 	bl	8005140 <__lshift>
 8004b52:	4607      	mov	r7, r0
 8004b54:	9b08      	ldr	r3, [sp, #32]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d04c      	beq.n	8004bf4 <_dtoa_r+0x9fc>
 8004b5a:	6879      	ldr	r1, [r7, #4]
 8004b5c:	4620      	mov	r0, r4
 8004b5e:	f000 f92e 	bl	8004dbe <_Balloc>
 8004b62:	4605      	mov	r5, r0
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	f107 010c 	add.w	r1, r7, #12
 8004b6a:	3202      	adds	r2, #2
 8004b6c:	0092      	lsls	r2, r2, #2
 8004b6e:	300c      	adds	r0, #12
 8004b70:	f000 f91a 	bl	8004da8 <memcpy>
 8004b74:	2201      	movs	r2, #1
 8004b76:	4629      	mov	r1, r5
 8004b78:	4620      	mov	r0, r4
 8004b7a:	f000 fae1 	bl	8005140 <__lshift>
 8004b7e:	46b9      	mov	r9, r7
 8004b80:	4607      	mov	r7, r0
 8004b82:	9b06      	ldr	r3, [sp, #24]
 8004b84:	9307      	str	r3, [sp, #28]
 8004b86:	9b02      	ldr	r3, [sp, #8]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	9308      	str	r3, [sp, #32]
 8004b8e:	4631      	mov	r1, r6
 8004b90:	4658      	mov	r0, fp
 8004b92:	f7ff faa1 	bl	80040d8 <quorem>
 8004b96:	4649      	mov	r1, r9
 8004b98:	4605      	mov	r5, r0
 8004b9a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004b9e:	4658      	mov	r0, fp
 8004ba0:	f000 fb22 	bl	80051e8 <__mcmp>
 8004ba4:	463a      	mov	r2, r7
 8004ba6:	9002      	str	r0, [sp, #8]
 8004ba8:	4631      	mov	r1, r6
 8004baa:	4620      	mov	r0, r4
 8004bac:	f000 fb36 	bl	800521c <__mdiff>
 8004bb0:	68c3      	ldr	r3, [r0, #12]
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	bb03      	cbnz	r3, 8004bf8 <_dtoa_r+0xa00>
 8004bb6:	4601      	mov	r1, r0
 8004bb8:	9009      	str	r0, [sp, #36]	; 0x24
 8004bba:	4658      	mov	r0, fp
 8004bbc:	f000 fb14 	bl	80051e8 <__mcmp>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004bc4:	4611      	mov	r1, r2
 8004bc6:	4620      	mov	r0, r4
 8004bc8:	9309      	str	r3, [sp, #36]	; 0x24
 8004bca:	f000 f92c 	bl	8004e26 <_Bfree>
 8004bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bd0:	b9a3      	cbnz	r3, 8004bfc <_dtoa_r+0xa04>
 8004bd2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004bd4:	b992      	cbnz	r2, 8004bfc <_dtoa_r+0xa04>
 8004bd6:	9a08      	ldr	r2, [sp, #32]
 8004bd8:	b982      	cbnz	r2, 8004bfc <_dtoa_r+0xa04>
 8004bda:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004bde:	d029      	beq.n	8004c34 <_dtoa_r+0xa3c>
 8004be0:	9b02      	ldr	r3, [sp, #8]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	dd01      	ble.n	8004bea <_dtoa_r+0x9f2>
 8004be6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8004bea:	9b07      	ldr	r3, [sp, #28]
 8004bec:	1c5d      	adds	r5, r3, #1
 8004bee:	f883 8000 	strb.w	r8, [r3]
 8004bf2:	e784      	b.n	8004afe <_dtoa_r+0x906>
 8004bf4:	4638      	mov	r0, r7
 8004bf6:	e7c2      	b.n	8004b7e <_dtoa_r+0x986>
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e7e3      	b.n	8004bc4 <_dtoa_r+0x9cc>
 8004bfc:	9a02      	ldr	r2, [sp, #8]
 8004bfe:	2a00      	cmp	r2, #0
 8004c00:	db04      	blt.n	8004c0c <_dtoa_r+0xa14>
 8004c02:	d123      	bne.n	8004c4c <_dtoa_r+0xa54>
 8004c04:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004c06:	bb0a      	cbnz	r2, 8004c4c <_dtoa_r+0xa54>
 8004c08:	9a08      	ldr	r2, [sp, #32]
 8004c0a:	b9fa      	cbnz	r2, 8004c4c <_dtoa_r+0xa54>
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	ddec      	ble.n	8004bea <_dtoa_r+0x9f2>
 8004c10:	4659      	mov	r1, fp
 8004c12:	2201      	movs	r2, #1
 8004c14:	4620      	mov	r0, r4
 8004c16:	f000 fa93 	bl	8005140 <__lshift>
 8004c1a:	4631      	mov	r1, r6
 8004c1c:	4683      	mov	fp, r0
 8004c1e:	f000 fae3 	bl	80051e8 <__mcmp>
 8004c22:	2800      	cmp	r0, #0
 8004c24:	dc03      	bgt.n	8004c2e <_dtoa_r+0xa36>
 8004c26:	d1e0      	bne.n	8004bea <_dtoa_r+0x9f2>
 8004c28:	f018 0f01 	tst.w	r8, #1
 8004c2c:	d0dd      	beq.n	8004bea <_dtoa_r+0x9f2>
 8004c2e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004c32:	d1d8      	bne.n	8004be6 <_dtoa_r+0x9ee>
 8004c34:	9b07      	ldr	r3, [sp, #28]
 8004c36:	9a07      	ldr	r2, [sp, #28]
 8004c38:	1c5d      	adds	r5, r3, #1
 8004c3a:	2339      	movs	r3, #57	; 0x39
 8004c3c:	7013      	strb	r3, [r2, #0]
 8004c3e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004c42:	1e6a      	subs	r2, r5, #1
 8004c44:	2b39      	cmp	r3, #57	; 0x39
 8004c46:	d04d      	beq.n	8004ce4 <_dtoa_r+0xaec>
 8004c48:	3301      	adds	r3, #1
 8004c4a:	e052      	b.n	8004cf2 <_dtoa_r+0xafa>
 8004c4c:	9a07      	ldr	r2, [sp, #28]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f102 0501 	add.w	r5, r2, #1
 8004c54:	dd06      	ble.n	8004c64 <_dtoa_r+0xa6c>
 8004c56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004c5a:	d0eb      	beq.n	8004c34 <_dtoa_r+0xa3c>
 8004c5c:	f108 0801 	add.w	r8, r8, #1
 8004c60:	9b07      	ldr	r3, [sp, #28]
 8004c62:	e7c4      	b.n	8004bee <_dtoa_r+0x9f6>
 8004c64:	9b06      	ldr	r3, [sp, #24]
 8004c66:	9a04      	ldr	r2, [sp, #16]
 8004c68:	1aeb      	subs	r3, r5, r3
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8004c70:	d021      	beq.n	8004cb6 <_dtoa_r+0xabe>
 8004c72:	4659      	mov	r1, fp
 8004c74:	2300      	movs	r3, #0
 8004c76:	220a      	movs	r2, #10
 8004c78:	4620      	mov	r0, r4
 8004c7a:	f000 f8eb 	bl	8004e54 <__multadd>
 8004c7e:	45b9      	cmp	r9, r7
 8004c80:	4683      	mov	fp, r0
 8004c82:	f04f 0300 	mov.w	r3, #0
 8004c86:	f04f 020a 	mov.w	r2, #10
 8004c8a:	4649      	mov	r1, r9
 8004c8c:	4620      	mov	r0, r4
 8004c8e:	d105      	bne.n	8004c9c <_dtoa_r+0xaa4>
 8004c90:	f000 f8e0 	bl	8004e54 <__multadd>
 8004c94:	4681      	mov	r9, r0
 8004c96:	4607      	mov	r7, r0
 8004c98:	9507      	str	r5, [sp, #28]
 8004c9a:	e778      	b.n	8004b8e <_dtoa_r+0x996>
 8004c9c:	f000 f8da 	bl	8004e54 <__multadd>
 8004ca0:	4639      	mov	r1, r7
 8004ca2:	4681      	mov	r9, r0
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	220a      	movs	r2, #10
 8004ca8:	4620      	mov	r0, r4
 8004caa:	f000 f8d3 	bl	8004e54 <__multadd>
 8004cae:	4607      	mov	r7, r0
 8004cb0:	e7f2      	b.n	8004c98 <_dtoa_r+0xaa0>
 8004cb2:	f04f 0900 	mov.w	r9, #0
 8004cb6:	4659      	mov	r1, fp
 8004cb8:	2201      	movs	r2, #1
 8004cba:	4620      	mov	r0, r4
 8004cbc:	f000 fa40 	bl	8005140 <__lshift>
 8004cc0:	4631      	mov	r1, r6
 8004cc2:	4683      	mov	fp, r0
 8004cc4:	f000 fa90 	bl	80051e8 <__mcmp>
 8004cc8:	2800      	cmp	r0, #0
 8004cca:	dcb8      	bgt.n	8004c3e <_dtoa_r+0xa46>
 8004ccc:	d102      	bne.n	8004cd4 <_dtoa_r+0xadc>
 8004cce:	f018 0f01 	tst.w	r8, #1
 8004cd2:	d1b4      	bne.n	8004c3e <_dtoa_r+0xa46>
 8004cd4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004cd8:	1e6a      	subs	r2, r5, #1
 8004cda:	2b30      	cmp	r3, #48	; 0x30
 8004cdc:	f47f af0f 	bne.w	8004afe <_dtoa_r+0x906>
 8004ce0:	4615      	mov	r5, r2
 8004ce2:	e7f7      	b.n	8004cd4 <_dtoa_r+0xadc>
 8004ce4:	9b06      	ldr	r3, [sp, #24]
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d105      	bne.n	8004cf6 <_dtoa_r+0xafe>
 8004cea:	2331      	movs	r3, #49	; 0x31
 8004cec:	9a06      	ldr	r2, [sp, #24]
 8004cee:	f10a 0a01 	add.w	sl, sl, #1
 8004cf2:	7013      	strb	r3, [r2, #0]
 8004cf4:	e703      	b.n	8004afe <_dtoa_r+0x906>
 8004cf6:	4615      	mov	r5, r2
 8004cf8:	e7a1      	b.n	8004c3e <_dtoa_r+0xa46>
 8004cfa:	4b17      	ldr	r3, [pc, #92]	; (8004d58 <_dtoa_r+0xb60>)
 8004cfc:	f7ff bae1 	b.w	80042c2 <_dtoa_r+0xca>
 8004d00:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f47f aabb 	bne.w	800427e <_dtoa_r+0x86>
 8004d08:	4b14      	ldr	r3, [pc, #80]	; (8004d5c <_dtoa_r+0xb64>)
 8004d0a:	f7ff bada 	b.w	80042c2 <_dtoa_r+0xca>
 8004d0e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	f77f ae3f 	ble.w	8004994 <_dtoa_r+0x79c>
 8004d16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d18:	9308      	str	r3, [sp, #32]
 8004d1a:	e653      	b.n	80049c4 <_dtoa_r+0x7cc>
 8004d1c:	9b04      	ldr	r3, [sp, #16]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	dc03      	bgt.n	8004d2a <_dtoa_r+0xb32>
 8004d22:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	f73f aed5 	bgt.w	8004ad4 <_dtoa_r+0x8dc>
 8004d2a:	9d06      	ldr	r5, [sp, #24]
 8004d2c:	4631      	mov	r1, r6
 8004d2e:	4658      	mov	r0, fp
 8004d30:	f7ff f9d2 	bl	80040d8 <quorem>
 8004d34:	9b06      	ldr	r3, [sp, #24]
 8004d36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004d3a:	f805 8b01 	strb.w	r8, [r5], #1
 8004d3e:	9a04      	ldr	r2, [sp, #16]
 8004d40:	1aeb      	subs	r3, r5, r3
 8004d42:	429a      	cmp	r2, r3
 8004d44:	ddb5      	ble.n	8004cb2 <_dtoa_r+0xaba>
 8004d46:	4659      	mov	r1, fp
 8004d48:	2300      	movs	r3, #0
 8004d4a:	220a      	movs	r2, #10
 8004d4c:	4620      	mov	r0, r4
 8004d4e:	f000 f881 	bl	8004e54 <__multadd>
 8004d52:	4683      	mov	fp, r0
 8004d54:	e7ea      	b.n	8004d2c <_dtoa_r+0xb34>
 8004d56:	bf00      	nop
 8004d58:	080058f4 	.word	0x080058f4
 8004d5c:	08005918 	.word	0x08005918

08004d60 <_localeconv_r>:
 8004d60:	4b04      	ldr	r3, [pc, #16]	; (8004d74 <_localeconv_r+0x14>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	6a18      	ldr	r0, [r3, #32]
 8004d66:	4b04      	ldr	r3, [pc, #16]	; (8004d78 <_localeconv_r+0x18>)
 8004d68:	2800      	cmp	r0, #0
 8004d6a:	bf08      	it	eq
 8004d6c:	4618      	moveq	r0, r3
 8004d6e:	30f0      	adds	r0, #240	; 0xf0
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	2000000c 	.word	0x2000000c
 8004d78:	20000070 	.word	0x20000070

08004d7c <malloc>:
 8004d7c:	4b02      	ldr	r3, [pc, #8]	; (8004d88 <malloc+0xc>)
 8004d7e:	4601      	mov	r1, r0
 8004d80:	6818      	ldr	r0, [r3, #0]
 8004d82:	f000 bb53 	b.w	800542c <_malloc_r>
 8004d86:	bf00      	nop
 8004d88:	2000000c 	.word	0x2000000c

08004d8c <memchr>:
 8004d8c:	b510      	push	{r4, lr}
 8004d8e:	b2c9      	uxtb	r1, r1
 8004d90:	4402      	add	r2, r0
 8004d92:	4290      	cmp	r0, r2
 8004d94:	4603      	mov	r3, r0
 8004d96:	d101      	bne.n	8004d9c <memchr+0x10>
 8004d98:	2300      	movs	r3, #0
 8004d9a:	e003      	b.n	8004da4 <memchr+0x18>
 8004d9c:	781c      	ldrb	r4, [r3, #0]
 8004d9e:	3001      	adds	r0, #1
 8004da0:	428c      	cmp	r4, r1
 8004da2:	d1f6      	bne.n	8004d92 <memchr+0x6>
 8004da4:	4618      	mov	r0, r3
 8004da6:	bd10      	pop	{r4, pc}

08004da8 <memcpy>:
 8004da8:	b510      	push	{r4, lr}
 8004daa:	1e43      	subs	r3, r0, #1
 8004dac:	440a      	add	r2, r1
 8004dae:	4291      	cmp	r1, r2
 8004db0:	d100      	bne.n	8004db4 <memcpy+0xc>
 8004db2:	bd10      	pop	{r4, pc}
 8004db4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004db8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004dbc:	e7f7      	b.n	8004dae <memcpy+0x6>

08004dbe <_Balloc>:
 8004dbe:	b570      	push	{r4, r5, r6, lr}
 8004dc0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004dc2:	4604      	mov	r4, r0
 8004dc4:	460e      	mov	r6, r1
 8004dc6:	b93d      	cbnz	r5, 8004dd8 <_Balloc+0x1a>
 8004dc8:	2010      	movs	r0, #16
 8004dca:	f7ff ffd7 	bl	8004d7c <malloc>
 8004dce:	6260      	str	r0, [r4, #36]	; 0x24
 8004dd0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004dd4:	6005      	str	r5, [r0, #0]
 8004dd6:	60c5      	str	r5, [r0, #12]
 8004dd8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004dda:	68eb      	ldr	r3, [r5, #12]
 8004ddc:	b183      	cbz	r3, 8004e00 <_Balloc+0x42>
 8004dde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004de6:	b9b8      	cbnz	r0, 8004e18 <_Balloc+0x5a>
 8004de8:	2101      	movs	r1, #1
 8004dea:	fa01 f506 	lsl.w	r5, r1, r6
 8004dee:	1d6a      	adds	r2, r5, #5
 8004df0:	0092      	lsls	r2, r2, #2
 8004df2:	4620      	mov	r0, r4
 8004df4:	f000 fabf 	bl	8005376 <_calloc_r>
 8004df8:	b160      	cbz	r0, 8004e14 <_Balloc+0x56>
 8004dfa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8004dfe:	e00e      	b.n	8004e1e <_Balloc+0x60>
 8004e00:	2221      	movs	r2, #33	; 0x21
 8004e02:	2104      	movs	r1, #4
 8004e04:	4620      	mov	r0, r4
 8004e06:	f000 fab6 	bl	8005376 <_calloc_r>
 8004e0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e0c:	60e8      	str	r0, [r5, #12]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1e4      	bne.n	8004dde <_Balloc+0x20>
 8004e14:	2000      	movs	r0, #0
 8004e16:	bd70      	pop	{r4, r5, r6, pc}
 8004e18:	6802      	ldr	r2, [r0, #0]
 8004e1a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004e1e:	2300      	movs	r3, #0
 8004e20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004e24:	e7f7      	b.n	8004e16 <_Balloc+0x58>

08004e26 <_Bfree>:
 8004e26:	b570      	push	{r4, r5, r6, lr}
 8004e28:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004e2a:	4606      	mov	r6, r0
 8004e2c:	460d      	mov	r5, r1
 8004e2e:	b93c      	cbnz	r4, 8004e40 <_Bfree+0x1a>
 8004e30:	2010      	movs	r0, #16
 8004e32:	f7ff ffa3 	bl	8004d7c <malloc>
 8004e36:	6270      	str	r0, [r6, #36]	; 0x24
 8004e38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004e3c:	6004      	str	r4, [r0, #0]
 8004e3e:	60c4      	str	r4, [r0, #12]
 8004e40:	b13d      	cbz	r5, 8004e52 <_Bfree+0x2c>
 8004e42:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004e44:	686a      	ldr	r2, [r5, #4]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e4c:	6029      	str	r1, [r5, #0]
 8004e4e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004e52:	bd70      	pop	{r4, r5, r6, pc}

08004e54 <__multadd>:
 8004e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e58:	461f      	mov	r7, r3
 8004e5a:	4606      	mov	r6, r0
 8004e5c:	460c      	mov	r4, r1
 8004e5e:	2300      	movs	r3, #0
 8004e60:	690d      	ldr	r5, [r1, #16]
 8004e62:	f101 0c14 	add.w	ip, r1, #20
 8004e66:	f8dc 0000 	ldr.w	r0, [ip]
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	b281      	uxth	r1, r0
 8004e6e:	fb02 7101 	mla	r1, r2, r1, r7
 8004e72:	0c00      	lsrs	r0, r0, #16
 8004e74:	0c0f      	lsrs	r7, r1, #16
 8004e76:	fb02 7000 	mla	r0, r2, r0, r7
 8004e7a:	b289      	uxth	r1, r1
 8004e7c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004e80:	429d      	cmp	r5, r3
 8004e82:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004e86:	f84c 1b04 	str.w	r1, [ip], #4
 8004e8a:	dcec      	bgt.n	8004e66 <__multadd+0x12>
 8004e8c:	b1d7      	cbz	r7, 8004ec4 <__multadd+0x70>
 8004e8e:	68a3      	ldr	r3, [r4, #8]
 8004e90:	42ab      	cmp	r3, r5
 8004e92:	dc12      	bgt.n	8004eba <__multadd+0x66>
 8004e94:	6861      	ldr	r1, [r4, #4]
 8004e96:	4630      	mov	r0, r6
 8004e98:	3101      	adds	r1, #1
 8004e9a:	f7ff ff90 	bl	8004dbe <_Balloc>
 8004e9e:	4680      	mov	r8, r0
 8004ea0:	6922      	ldr	r2, [r4, #16]
 8004ea2:	f104 010c 	add.w	r1, r4, #12
 8004ea6:	3202      	adds	r2, #2
 8004ea8:	0092      	lsls	r2, r2, #2
 8004eaa:	300c      	adds	r0, #12
 8004eac:	f7ff ff7c 	bl	8004da8 <memcpy>
 8004eb0:	4621      	mov	r1, r4
 8004eb2:	4630      	mov	r0, r6
 8004eb4:	f7ff ffb7 	bl	8004e26 <_Bfree>
 8004eb8:	4644      	mov	r4, r8
 8004eba:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004ebe:	3501      	adds	r5, #1
 8004ec0:	615f      	str	r7, [r3, #20]
 8004ec2:	6125      	str	r5, [r4, #16]
 8004ec4:	4620      	mov	r0, r4
 8004ec6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004eca <__hi0bits>:
 8004eca:	0c02      	lsrs	r2, r0, #16
 8004ecc:	0412      	lsls	r2, r2, #16
 8004ece:	4603      	mov	r3, r0
 8004ed0:	b9b2      	cbnz	r2, 8004f00 <__hi0bits+0x36>
 8004ed2:	0403      	lsls	r3, r0, #16
 8004ed4:	2010      	movs	r0, #16
 8004ed6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004eda:	bf04      	itt	eq
 8004edc:	021b      	lsleq	r3, r3, #8
 8004ede:	3008      	addeq	r0, #8
 8004ee0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004ee4:	bf04      	itt	eq
 8004ee6:	011b      	lsleq	r3, r3, #4
 8004ee8:	3004      	addeq	r0, #4
 8004eea:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004eee:	bf04      	itt	eq
 8004ef0:	009b      	lsleq	r3, r3, #2
 8004ef2:	3002      	addeq	r0, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	db06      	blt.n	8004f06 <__hi0bits+0x3c>
 8004ef8:	005b      	lsls	r3, r3, #1
 8004efa:	d503      	bpl.n	8004f04 <__hi0bits+0x3a>
 8004efc:	3001      	adds	r0, #1
 8004efe:	4770      	bx	lr
 8004f00:	2000      	movs	r0, #0
 8004f02:	e7e8      	b.n	8004ed6 <__hi0bits+0xc>
 8004f04:	2020      	movs	r0, #32
 8004f06:	4770      	bx	lr

08004f08 <__lo0bits>:
 8004f08:	6803      	ldr	r3, [r0, #0]
 8004f0a:	4601      	mov	r1, r0
 8004f0c:	f013 0207 	ands.w	r2, r3, #7
 8004f10:	d00b      	beq.n	8004f2a <__lo0bits+0x22>
 8004f12:	07da      	lsls	r2, r3, #31
 8004f14:	d423      	bmi.n	8004f5e <__lo0bits+0x56>
 8004f16:	0798      	lsls	r0, r3, #30
 8004f18:	bf49      	itett	mi
 8004f1a:	085b      	lsrmi	r3, r3, #1
 8004f1c:	089b      	lsrpl	r3, r3, #2
 8004f1e:	2001      	movmi	r0, #1
 8004f20:	600b      	strmi	r3, [r1, #0]
 8004f22:	bf5c      	itt	pl
 8004f24:	600b      	strpl	r3, [r1, #0]
 8004f26:	2002      	movpl	r0, #2
 8004f28:	4770      	bx	lr
 8004f2a:	b298      	uxth	r0, r3
 8004f2c:	b9a8      	cbnz	r0, 8004f5a <__lo0bits+0x52>
 8004f2e:	2010      	movs	r0, #16
 8004f30:	0c1b      	lsrs	r3, r3, #16
 8004f32:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004f36:	bf04      	itt	eq
 8004f38:	0a1b      	lsreq	r3, r3, #8
 8004f3a:	3008      	addeq	r0, #8
 8004f3c:	071a      	lsls	r2, r3, #28
 8004f3e:	bf04      	itt	eq
 8004f40:	091b      	lsreq	r3, r3, #4
 8004f42:	3004      	addeq	r0, #4
 8004f44:	079a      	lsls	r2, r3, #30
 8004f46:	bf04      	itt	eq
 8004f48:	089b      	lsreq	r3, r3, #2
 8004f4a:	3002      	addeq	r0, #2
 8004f4c:	07da      	lsls	r2, r3, #31
 8004f4e:	d402      	bmi.n	8004f56 <__lo0bits+0x4e>
 8004f50:	085b      	lsrs	r3, r3, #1
 8004f52:	d006      	beq.n	8004f62 <__lo0bits+0x5a>
 8004f54:	3001      	adds	r0, #1
 8004f56:	600b      	str	r3, [r1, #0]
 8004f58:	4770      	bx	lr
 8004f5a:	4610      	mov	r0, r2
 8004f5c:	e7e9      	b.n	8004f32 <__lo0bits+0x2a>
 8004f5e:	2000      	movs	r0, #0
 8004f60:	4770      	bx	lr
 8004f62:	2020      	movs	r0, #32
 8004f64:	4770      	bx	lr

08004f66 <__i2b>:
 8004f66:	b510      	push	{r4, lr}
 8004f68:	460c      	mov	r4, r1
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	f7ff ff27 	bl	8004dbe <_Balloc>
 8004f70:	2201      	movs	r2, #1
 8004f72:	6144      	str	r4, [r0, #20]
 8004f74:	6102      	str	r2, [r0, #16]
 8004f76:	bd10      	pop	{r4, pc}

08004f78 <__multiply>:
 8004f78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f7c:	4614      	mov	r4, r2
 8004f7e:	690a      	ldr	r2, [r1, #16]
 8004f80:	6923      	ldr	r3, [r4, #16]
 8004f82:	4688      	mov	r8, r1
 8004f84:	429a      	cmp	r2, r3
 8004f86:	bfbe      	ittt	lt
 8004f88:	460b      	movlt	r3, r1
 8004f8a:	46a0      	movlt	r8, r4
 8004f8c:	461c      	movlt	r4, r3
 8004f8e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004f92:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004f96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004f9a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004f9e:	eb07 0609 	add.w	r6, r7, r9
 8004fa2:	42b3      	cmp	r3, r6
 8004fa4:	bfb8      	it	lt
 8004fa6:	3101      	addlt	r1, #1
 8004fa8:	f7ff ff09 	bl	8004dbe <_Balloc>
 8004fac:	f100 0514 	add.w	r5, r0, #20
 8004fb0:	462b      	mov	r3, r5
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004fb8:	4573      	cmp	r3, lr
 8004fba:	d316      	bcc.n	8004fea <__multiply+0x72>
 8004fbc:	f104 0214 	add.w	r2, r4, #20
 8004fc0:	f108 0114 	add.w	r1, r8, #20
 8004fc4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8004fc8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004fcc:	9300      	str	r3, [sp, #0]
 8004fce:	9b00      	ldr	r3, [sp, #0]
 8004fd0:	9201      	str	r2, [sp, #4]
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d80c      	bhi.n	8004ff0 <__multiply+0x78>
 8004fd6:	2e00      	cmp	r6, #0
 8004fd8:	dd03      	ble.n	8004fe2 <__multiply+0x6a>
 8004fda:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d05d      	beq.n	800509e <__multiply+0x126>
 8004fe2:	6106      	str	r6, [r0, #16]
 8004fe4:	b003      	add	sp, #12
 8004fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fea:	f843 2b04 	str.w	r2, [r3], #4
 8004fee:	e7e3      	b.n	8004fb8 <__multiply+0x40>
 8004ff0:	f8b2 b000 	ldrh.w	fp, [r2]
 8004ff4:	f1bb 0f00 	cmp.w	fp, #0
 8004ff8:	d023      	beq.n	8005042 <__multiply+0xca>
 8004ffa:	4689      	mov	r9, r1
 8004ffc:	46ac      	mov	ip, r5
 8004ffe:	f04f 0800 	mov.w	r8, #0
 8005002:	f859 4b04 	ldr.w	r4, [r9], #4
 8005006:	f8dc a000 	ldr.w	sl, [ip]
 800500a:	b2a3      	uxth	r3, r4
 800500c:	fa1f fa8a 	uxth.w	sl, sl
 8005010:	fb0b a303 	mla	r3, fp, r3, sl
 8005014:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005018:	f8dc 4000 	ldr.w	r4, [ip]
 800501c:	4443      	add	r3, r8
 800501e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005022:	fb0b 840a 	mla	r4, fp, sl, r8
 8005026:	46e2      	mov	sl, ip
 8005028:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800502c:	b29b      	uxth	r3, r3
 800502e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005032:	454f      	cmp	r7, r9
 8005034:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005038:	f84a 3b04 	str.w	r3, [sl], #4
 800503c:	d82b      	bhi.n	8005096 <__multiply+0x11e>
 800503e:	f8cc 8004 	str.w	r8, [ip, #4]
 8005042:	9b01      	ldr	r3, [sp, #4]
 8005044:	3204      	adds	r2, #4
 8005046:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800504a:	f1ba 0f00 	cmp.w	sl, #0
 800504e:	d020      	beq.n	8005092 <__multiply+0x11a>
 8005050:	4689      	mov	r9, r1
 8005052:	46a8      	mov	r8, r5
 8005054:	f04f 0b00 	mov.w	fp, #0
 8005058:	682b      	ldr	r3, [r5, #0]
 800505a:	f8b9 c000 	ldrh.w	ip, [r9]
 800505e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005062:	b29b      	uxth	r3, r3
 8005064:	fb0a 440c 	mla	r4, sl, ip, r4
 8005068:	46c4      	mov	ip, r8
 800506a:	445c      	add	r4, fp
 800506c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005070:	f84c 3b04 	str.w	r3, [ip], #4
 8005074:	f859 3b04 	ldr.w	r3, [r9], #4
 8005078:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800507c:	0c1b      	lsrs	r3, r3, #16
 800507e:	fb0a b303 	mla	r3, sl, r3, fp
 8005082:	454f      	cmp	r7, r9
 8005084:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005088:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800508c:	d805      	bhi.n	800509a <__multiply+0x122>
 800508e:	f8c8 3004 	str.w	r3, [r8, #4]
 8005092:	3504      	adds	r5, #4
 8005094:	e79b      	b.n	8004fce <__multiply+0x56>
 8005096:	46d4      	mov	ip, sl
 8005098:	e7b3      	b.n	8005002 <__multiply+0x8a>
 800509a:	46e0      	mov	r8, ip
 800509c:	e7dd      	b.n	800505a <__multiply+0xe2>
 800509e:	3e01      	subs	r6, #1
 80050a0:	e799      	b.n	8004fd6 <__multiply+0x5e>
	...

080050a4 <__pow5mult>:
 80050a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050a8:	4615      	mov	r5, r2
 80050aa:	f012 0203 	ands.w	r2, r2, #3
 80050ae:	4606      	mov	r6, r0
 80050b0:	460f      	mov	r7, r1
 80050b2:	d007      	beq.n	80050c4 <__pow5mult+0x20>
 80050b4:	4c21      	ldr	r4, [pc, #132]	; (800513c <__pow5mult+0x98>)
 80050b6:	3a01      	subs	r2, #1
 80050b8:	2300      	movs	r3, #0
 80050ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80050be:	f7ff fec9 	bl	8004e54 <__multadd>
 80050c2:	4607      	mov	r7, r0
 80050c4:	10ad      	asrs	r5, r5, #2
 80050c6:	d035      	beq.n	8005134 <__pow5mult+0x90>
 80050c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80050ca:	b93c      	cbnz	r4, 80050dc <__pow5mult+0x38>
 80050cc:	2010      	movs	r0, #16
 80050ce:	f7ff fe55 	bl	8004d7c <malloc>
 80050d2:	6270      	str	r0, [r6, #36]	; 0x24
 80050d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80050d8:	6004      	str	r4, [r0, #0]
 80050da:	60c4      	str	r4, [r0, #12]
 80050dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80050e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80050e4:	b94c      	cbnz	r4, 80050fa <__pow5mult+0x56>
 80050e6:	f240 2171 	movw	r1, #625	; 0x271
 80050ea:	4630      	mov	r0, r6
 80050ec:	f7ff ff3b 	bl	8004f66 <__i2b>
 80050f0:	2300      	movs	r3, #0
 80050f2:	4604      	mov	r4, r0
 80050f4:	f8c8 0008 	str.w	r0, [r8, #8]
 80050f8:	6003      	str	r3, [r0, #0]
 80050fa:	f04f 0800 	mov.w	r8, #0
 80050fe:	07eb      	lsls	r3, r5, #31
 8005100:	d50a      	bpl.n	8005118 <__pow5mult+0x74>
 8005102:	4639      	mov	r1, r7
 8005104:	4622      	mov	r2, r4
 8005106:	4630      	mov	r0, r6
 8005108:	f7ff ff36 	bl	8004f78 <__multiply>
 800510c:	4681      	mov	r9, r0
 800510e:	4639      	mov	r1, r7
 8005110:	4630      	mov	r0, r6
 8005112:	f7ff fe88 	bl	8004e26 <_Bfree>
 8005116:	464f      	mov	r7, r9
 8005118:	106d      	asrs	r5, r5, #1
 800511a:	d00b      	beq.n	8005134 <__pow5mult+0x90>
 800511c:	6820      	ldr	r0, [r4, #0]
 800511e:	b938      	cbnz	r0, 8005130 <__pow5mult+0x8c>
 8005120:	4622      	mov	r2, r4
 8005122:	4621      	mov	r1, r4
 8005124:	4630      	mov	r0, r6
 8005126:	f7ff ff27 	bl	8004f78 <__multiply>
 800512a:	6020      	str	r0, [r4, #0]
 800512c:	f8c0 8000 	str.w	r8, [r0]
 8005130:	4604      	mov	r4, r0
 8005132:	e7e4      	b.n	80050fe <__pow5mult+0x5a>
 8005134:	4638      	mov	r0, r7
 8005136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800513a:	bf00      	nop
 800513c:	08005a18 	.word	0x08005a18

08005140 <__lshift>:
 8005140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005144:	460c      	mov	r4, r1
 8005146:	4607      	mov	r7, r0
 8005148:	4616      	mov	r6, r2
 800514a:	6923      	ldr	r3, [r4, #16]
 800514c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005150:	eb0a 0903 	add.w	r9, sl, r3
 8005154:	6849      	ldr	r1, [r1, #4]
 8005156:	68a3      	ldr	r3, [r4, #8]
 8005158:	f109 0501 	add.w	r5, r9, #1
 800515c:	42ab      	cmp	r3, r5
 800515e:	db32      	blt.n	80051c6 <__lshift+0x86>
 8005160:	4638      	mov	r0, r7
 8005162:	f7ff fe2c 	bl	8004dbe <_Balloc>
 8005166:	2300      	movs	r3, #0
 8005168:	4680      	mov	r8, r0
 800516a:	461a      	mov	r2, r3
 800516c:	f100 0114 	add.w	r1, r0, #20
 8005170:	4553      	cmp	r3, sl
 8005172:	db2b      	blt.n	80051cc <__lshift+0x8c>
 8005174:	6920      	ldr	r0, [r4, #16]
 8005176:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800517a:	f104 0314 	add.w	r3, r4, #20
 800517e:	f016 021f 	ands.w	r2, r6, #31
 8005182:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005186:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800518a:	d025      	beq.n	80051d8 <__lshift+0x98>
 800518c:	2000      	movs	r0, #0
 800518e:	f1c2 0e20 	rsb	lr, r2, #32
 8005192:	468a      	mov	sl, r1
 8005194:	681e      	ldr	r6, [r3, #0]
 8005196:	4096      	lsls	r6, r2
 8005198:	4330      	orrs	r0, r6
 800519a:	f84a 0b04 	str.w	r0, [sl], #4
 800519e:	f853 0b04 	ldr.w	r0, [r3], #4
 80051a2:	459c      	cmp	ip, r3
 80051a4:	fa20 f00e 	lsr.w	r0, r0, lr
 80051a8:	d814      	bhi.n	80051d4 <__lshift+0x94>
 80051aa:	6048      	str	r0, [r1, #4]
 80051ac:	b108      	cbz	r0, 80051b2 <__lshift+0x72>
 80051ae:	f109 0502 	add.w	r5, r9, #2
 80051b2:	3d01      	subs	r5, #1
 80051b4:	4638      	mov	r0, r7
 80051b6:	f8c8 5010 	str.w	r5, [r8, #16]
 80051ba:	4621      	mov	r1, r4
 80051bc:	f7ff fe33 	bl	8004e26 <_Bfree>
 80051c0:	4640      	mov	r0, r8
 80051c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051c6:	3101      	adds	r1, #1
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	e7c7      	b.n	800515c <__lshift+0x1c>
 80051cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80051d0:	3301      	adds	r3, #1
 80051d2:	e7cd      	b.n	8005170 <__lshift+0x30>
 80051d4:	4651      	mov	r1, sl
 80051d6:	e7dc      	b.n	8005192 <__lshift+0x52>
 80051d8:	3904      	subs	r1, #4
 80051da:	f853 2b04 	ldr.w	r2, [r3], #4
 80051de:	459c      	cmp	ip, r3
 80051e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80051e4:	d8f9      	bhi.n	80051da <__lshift+0x9a>
 80051e6:	e7e4      	b.n	80051b2 <__lshift+0x72>

080051e8 <__mcmp>:
 80051e8:	6903      	ldr	r3, [r0, #16]
 80051ea:	690a      	ldr	r2, [r1, #16]
 80051ec:	b530      	push	{r4, r5, lr}
 80051ee:	1a9b      	subs	r3, r3, r2
 80051f0:	d10c      	bne.n	800520c <__mcmp+0x24>
 80051f2:	0092      	lsls	r2, r2, #2
 80051f4:	3014      	adds	r0, #20
 80051f6:	3114      	adds	r1, #20
 80051f8:	1884      	adds	r4, r0, r2
 80051fa:	4411      	add	r1, r2
 80051fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005200:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005204:	4295      	cmp	r5, r2
 8005206:	d003      	beq.n	8005210 <__mcmp+0x28>
 8005208:	d305      	bcc.n	8005216 <__mcmp+0x2e>
 800520a:	2301      	movs	r3, #1
 800520c:	4618      	mov	r0, r3
 800520e:	bd30      	pop	{r4, r5, pc}
 8005210:	42a0      	cmp	r0, r4
 8005212:	d3f3      	bcc.n	80051fc <__mcmp+0x14>
 8005214:	e7fa      	b.n	800520c <__mcmp+0x24>
 8005216:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800521a:	e7f7      	b.n	800520c <__mcmp+0x24>

0800521c <__mdiff>:
 800521c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005220:	460d      	mov	r5, r1
 8005222:	4607      	mov	r7, r0
 8005224:	4611      	mov	r1, r2
 8005226:	4628      	mov	r0, r5
 8005228:	4614      	mov	r4, r2
 800522a:	f7ff ffdd 	bl	80051e8 <__mcmp>
 800522e:	1e06      	subs	r6, r0, #0
 8005230:	d108      	bne.n	8005244 <__mdiff+0x28>
 8005232:	4631      	mov	r1, r6
 8005234:	4638      	mov	r0, r7
 8005236:	f7ff fdc2 	bl	8004dbe <_Balloc>
 800523a:	2301      	movs	r3, #1
 800523c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005244:	bfa4      	itt	ge
 8005246:	4623      	movge	r3, r4
 8005248:	462c      	movge	r4, r5
 800524a:	4638      	mov	r0, r7
 800524c:	6861      	ldr	r1, [r4, #4]
 800524e:	bfa6      	itte	ge
 8005250:	461d      	movge	r5, r3
 8005252:	2600      	movge	r6, #0
 8005254:	2601      	movlt	r6, #1
 8005256:	f7ff fdb2 	bl	8004dbe <_Balloc>
 800525a:	f04f 0e00 	mov.w	lr, #0
 800525e:	60c6      	str	r6, [r0, #12]
 8005260:	692b      	ldr	r3, [r5, #16]
 8005262:	6926      	ldr	r6, [r4, #16]
 8005264:	f104 0214 	add.w	r2, r4, #20
 8005268:	f105 0914 	add.w	r9, r5, #20
 800526c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005270:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005274:	f100 0114 	add.w	r1, r0, #20
 8005278:	f852 ab04 	ldr.w	sl, [r2], #4
 800527c:	f859 5b04 	ldr.w	r5, [r9], #4
 8005280:	fa1f f38a 	uxth.w	r3, sl
 8005284:	4473      	add	r3, lr
 8005286:	b2ac      	uxth	r4, r5
 8005288:	1b1b      	subs	r3, r3, r4
 800528a:	0c2c      	lsrs	r4, r5, #16
 800528c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8005290:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8005294:	b29b      	uxth	r3, r3
 8005296:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800529a:	45c8      	cmp	r8, r9
 800529c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80052a0:	4694      	mov	ip, r2
 80052a2:	f841 4b04 	str.w	r4, [r1], #4
 80052a6:	d8e7      	bhi.n	8005278 <__mdiff+0x5c>
 80052a8:	45bc      	cmp	ip, r7
 80052aa:	d304      	bcc.n	80052b6 <__mdiff+0x9a>
 80052ac:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80052b0:	b183      	cbz	r3, 80052d4 <__mdiff+0xb8>
 80052b2:	6106      	str	r6, [r0, #16]
 80052b4:	e7c4      	b.n	8005240 <__mdiff+0x24>
 80052b6:	f85c 4b04 	ldr.w	r4, [ip], #4
 80052ba:	b2a2      	uxth	r2, r4
 80052bc:	4472      	add	r2, lr
 80052be:	1413      	asrs	r3, r2, #16
 80052c0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80052c4:	b292      	uxth	r2, r2
 80052c6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80052ca:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80052ce:	f841 2b04 	str.w	r2, [r1], #4
 80052d2:	e7e9      	b.n	80052a8 <__mdiff+0x8c>
 80052d4:	3e01      	subs	r6, #1
 80052d6:	e7e9      	b.n	80052ac <__mdiff+0x90>

080052d8 <__d2b>:
 80052d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80052dc:	461c      	mov	r4, r3
 80052de:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80052e2:	2101      	movs	r1, #1
 80052e4:	4690      	mov	r8, r2
 80052e6:	f7ff fd6a 	bl	8004dbe <_Balloc>
 80052ea:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80052ee:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80052f2:	4607      	mov	r7, r0
 80052f4:	bb34      	cbnz	r4, 8005344 <__d2b+0x6c>
 80052f6:	9201      	str	r2, [sp, #4]
 80052f8:	f1b8 0200 	subs.w	r2, r8, #0
 80052fc:	d027      	beq.n	800534e <__d2b+0x76>
 80052fe:	a802      	add	r0, sp, #8
 8005300:	f840 2d08 	str.w	r2, [r0, #-8]!
 8005304:	f7ff fe00 	bl	8004f08 <__lo0bits>
 8005308:	9900      	ldr	r1, [sp, #0]
 800530a:	b1f0      	cbz	r0, 800534a <__d2b+0x72>
 800530c:	9a01      	ldr	r2, [sp, #4]
 800530e:	f1c0 0320 	rsb	r3, r0, #32
 8005312:	fa02 f303 	lsl.w	r3, r2, r3
 8005316:	430b      	orrs	r3, r1
 8005318:	40c2      	lsrs	r2, r0
 800531a:	617b      	str	r3, [r7, #20]
 800531c:	9201      	str	r2, [sp, #4]
 800531e:	9b01      	ldr	r3, [sp, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	bf14      	ite	ne
 8005324:	2102      	movne	r1, #2
 8005326:	2101      	moveq	r1, #1
 8005328:	61bb      	str	r3, [r7, #24]
 800532a:	6139      	str	r1, [r7, #16]
 800532c:	b1c4      	cbz	r4, 8005360 <__d2b+0x88>
 800532e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005332:	4404      	add	r4, r0
 8005334:	6034      	str	r4, [r6, #0]
 8005336:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800533a:	6028      	str	r0, [r5, #0]
 800533c:	4638      	mov	r0, r7
 800533e:	b002      	add	sp, #8
 8005340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005344:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005348:	e7d5      	b.n	80052f6 <__d2b+0x1e>
 800534a:	6179      	str	r1, [r7, #20]
 800534c:	e7e7      	b.n	800531e <__d2b+0x46>
 800534e:	a801      	add	r0, sp, #4
 8005350:	f7ff fdda 	bl	8004f08 <__lo0bits>
 8005354:	2101      	movs	r1, #1
 8005356:	9b01      	ldr	r3, [sp, #4]
 8005358:	6139      	str	r1, [r7, #16]
 800535a:	617b      	str	r3, [r7, #20]
 800535c:	3020      	adds	r0, #32
 800535e:	e7e5      	b.n	800532c <__d2b+0x54>
 8005360:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005364:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005368:	6030      	str	r0, [r6, #0]
 800536a:	6918      	ldr	r0, [r3, #16]
 800536c:	f7ff fdad 	bl	8004eca <__hi0bits>
 8005370:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005374:	e7e1      	b.n	800533a <__d2b+0x62>

08005376 <_calloc_r>:
 8005376:	b538      	push	{r3, r4, r5, lr}
 8005378:	fb02 f401 	mul.w	r4, r2, r1
 800537c:	4621      	mov	r1, r4
 800537e:	f000 f855 	bl	800542c <_malloc_r>
 8005382:	4605      	mov	r5, r0
 8005384:	b118      	cbz	r0, 800538e <_calloc_r+0x18>
 8005386:	4622      	mov	r2, r4
 8005388:	2100      	movs	r1, #0
 800538a:	f7fe fa19 	bl	80037c0 <memset>
 800538e:	4628      	mov	r0, r5
 8005390:	bd38      	pop	{r3, r4, r5, pc}
	...

08005394 <_free_r>:
 8005394:	b538      	push	{r3, r4, r5, lr}
 8005396:	4605      	mov	r5, r0
 8005398:	2900      	cmp	r1, #0
 800539a:	d043      	beq.n	8005424 <_free_r+0x90>
 800539c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053a0:	1f0c      	subs	r4, r1, #4
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	bfb8      	it	lt
 80053a6:	18e4      	addlt	r4, r4, r3
 80053a8:	f000 fa27 	bl	80057fa <__malloc_lock>
 80053ac:	4a1e      	ldr	r2, [pc, #120]	; (8005428 <_free_r+0x94>)
 80053ae:	6813      	ldr	r3, [r2, #0]
 80053b0:	4610      	mov	r0, r2
 80053b2:	b933      	cbnz	r3, 80053c2 <_free_r+0x2e>
 80053b4:	6063      	str	r3, [r4, #4]
 80053b6:	6014      	str	r4, [r2, #0]
 80053b8:	4628      	mov	r0, r5
 80053ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053be:	f000 ba1d 	b.w	80057fc <__malloc_unlock>
 80053c2:	42a3      	cmp	r3, r4
 80053c4:	d90b      	bls.n	80053de <_free_r+0x4a>
 80053c6:	6821      	ldr	r1, [r4, #0]
 80053c8:	1862      	adds	r2, r4, r1
 80053ca:	4293      	cmp	r3, r2
 80053cc:	bf01      	itttt	eq
 80053ce:	681a      	ldreq	r2, [r3, #0]
 80053d0:	685b      	ldreq	r3, [r3, #4]
 80053d2:	1852      	addeq	r2, r2, r1
 80053d4:	6022      	streq	r2, [r4, #0]
 80053d6:	6063      	str	r3, [r4, #4]
 80053d8:	6004      	str	r4, [r0, #0]
 80053da:	e7ed      	b.n	80053b8 <_free_r+0x24>
 80053dc:	4613      	mov	r3, r2
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	b10a      	cbz	r2, 80053e6 <_free_r+0x52>
 80053e2:	42a2      	cmp	r2, r4
 80053e4:	d9fa      	bls.n	80053dc <_free_r+0x48>
 80053e6:	6819      	ldr	r1, [r3, #0]
 80053e8:	1858      	adds	r0, r3, r1
 80053ea:	42a0      	cmp	r0, r4
 80053ec:	d10b      	bne.n	8005406 <_free_r+0x72>
 80053ee:	6820      	ldr	r0, [r4, #0]
 80053f0:	4401      	add	r1, r0
 80053f2:	1858      	adds	r0, r3, r1
 80053f4:	4282      	cmp	r2, r0
 80053f6:	6019      	str	r1, [r3, #0]
 80053f8:	d1de      	bne.n	80053b8 <_free_r+0x24>
 80053fa:	6810      	ldr	r0, [r2, #0]
 80053fc:	6852      	ldr	r2, [r2, #4]
 80053fe:	4401      	add	r1, r0
 8005400:	6019      	str	r1, [r3, #0]
 8005402:	605a      	str	r2, [r3, #4]
 8005404:	e7d8      	b.n	80053b8 <_free_r+0x24>
 8005406:	d902      	bls.n	800540e <_free_r+0x7a>
 8005408:	230c      	movs	r3, #12
 800540a:	602b      	str	r3, [r5, #0]
 800540c:	e7d4      	b.n	80053b8 <_free_r+0x24>
 800540e:	6820      	ldr	r0, [r4, #0]
 8005410:	1821      	adds	r1, r4, r0
 8005412:	428a      	cmp	r2, r1
 8005414:	bf01      	itttt	eq
 8005416:	6811      	ldreq	r1, [r2, #0]
 8005418:	6852      	ldreq	r2, [r2, #4]
 800541a:	1809      	addeq	r1, r1, r0
 800541c:	6021      	streq	r1, [r4, #0]
 800541e:	6062      	str	r2, [r4, #4]
 8005420:	605c      	str	r4, [r3, #4]
 8005422:	e7c9      	b.n	80053b8 <_free_r+0x24>
 8005424:	bd38      	pop	{r3, r4, r5, pc}
 8005426:	bf00      	nop
 8005428:	200001fc 	.word	0x200001fc

0800542c <_malloc_r>:
 800542c:	b570      	push	{r4, r5, r6, lr}
 800542e:	1ccd      	adds	r5, r1, #3
 8005430:	f025 0503 	bic.w	r5, r5, #3
 8005434:	3508      	adds	r5, #8
 8005436:	2d0c      	cmp	r5, #12
 8005438:	bf38      	it	cc
 800543a:	250c      	movcc	r5, #12
 800543c:	2d00      	cmp	r5, #0
 800543e:	4606      	mov	r6, r0
 8005440:	db01      	blt.n	8005446 <_malloc_r+0x1a>
 8005442:	42a9      	cmp	r1, r5
 8005444:	d903      	bls.n	800544e <_malloc_r+0x22>
 8005446:	230c      	movs	r3, #12
 8005448:	6033      	str	r3, [r6, #0]
 800544a:	2000      	movs	r0, #0
 800544c:	bd70      	pop	{r4, r5, r6, pc}
 800544e:	f000 f9d4 	bl	80057fa <__malloc_lock>
 8005452:	4a21      	ldr	r2, [pc, #132]	; (80054d8 <_malloc_r+0xac>)
 8005454:	6814      	ldr	r4, [r2, #0]
 8005456:	4621      	mov	r1, r4
 8005458:	b991      	cbnz	r1, 8005480 <_malloc_r+0x54>
 800545a:	4c20      	ldr	r4, [pc, #128]	; (80054dc <_malloc_r+0xb0>)
 800545c:	6823      	ldr	r3, [r4, #0]
 800545e:	b91b      	cbnz	r3, 8005468 <_malloc_r+0x3c>
 8005460:	4630      	mov	r0, r6
 8005462:	f000 f98f 	bl	8005784 <_sbrk_r>
 8005466:	6020      	str	r0, [r4, #0]
 8005468:	4629      	mov	r1, r5
 800546a:	4630      	mov	r0, r6
 800546c:	f000 f98a 	bl	8005784 <_sbrk_r>
 8005470:	1c43      	adds	r3, r0, #1
 8005472:	d124      	bne.n	80054be <_malloc_r+0x92>
 8005474:	230c      	movs	r3, #12
 8005476:	4630      	mov	r0, r6
 8005478:	6033      	str	r3, [r6, #0]
 800547a:	f000 f9bf 	bl	80057fc <__malloc_unlock>
 800547e:	e7e4      	b.n	800544a <_malloc_r+0x1e>
 8005480:	680b      	ldr	r3, [r1, #0]
 8005482:	1b5b      	subs	r3, r3, r5
 8005484:	d418      	bmi.n	80054b8 <_malloc_r+0x8c>
 8005486:	2b0b      	cmp	r3, #11
 8005488:	d90f      	bls.n	80054aa <_malloc_r+0x7e>
 800548a:	600b      	str	r3, [r1, #0]
 800548c:	18cc      	adds	r4, r1, r3
 800548e:	50cd      	str	r5, [r1, r3]
 8005490:	4630      	mov	r0, r6
 8005492:	f000 f9b3 	bl	80057fc <__malloc_unlock>
 8005496:	f104 000b 	add.w	r0, r4, #11
 800549a:	1d23      	adds	r3, r4, #4
 800549c:	f020 0007 	bic.w	r0, r0, #7
 80054a0:	1ac3      	subs	r3, r0, r3
 80054a2:	d0d3      	beq.n	800544c <_malloc_r+0x20>
 80054a4:	425a      	negs	r2, r3
 80054a6:	50e2      	str	r2, [r4, r3]
 80054a8:	e7d0      	b.n	800544c <_malloc_r+0x20>
 80054aa:	684b      	ldr	r3, [r1, #4]
 80054ac:	428c      	cmp	r4, r1
 80054ae:	bf16      	itet	ne
 80054b0:	6063      	strne	r3, [r4, #4]
 80054b2:	6013      	streq	r3, [r2, #0]
 80054b4:	460c      	movne	r4, r1
 80054b6:	e7eb      	b.n	8005490 <_malloc_r+0x64>
 80054b8:	460c      	mov	r4, r1
 80054ba:	6849      	ldr	r1, [r1, #4]
 80054bc:	e7cc      	b.n	8005458 <_malloc_r+0x2c>
 80054be:	1cc4      	adds	r4, r0, #3
 80054c0:	f024 0403 	bic.w	r4, r4, #3
 80054c4:	42a0      	cmp	r0, r4
 80054c6:	d005      	beq.n	80054d4 <_malloc_r+0xa8>
 80054c8:	1a21      	subs	r1, r4, r0
 80054ca:	4630      	mov	r0, r6
 80054cc:	f000 f95a 	bl	8005784 <_sbrk_r>
 80054d0:	3001      	adds	r0, #1
 80054d2:	d0cf      	beq.n	8005474 <_malloc_r+0x48>
 80054d4:	6025      	str	r5, [r4, #0]
 80054d6:	e7db      	b.n	8005490 <_malloc_r+0x64>
 80054d8:	200001fc 	.word	0x200001fc
 80054dc:	20000200 	.word	0x20000200

080054e0 <__ssputs_r>:
 80054e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054e4:	688e      	ldr	r6, [r1, #8]
 80054e6:	4682      	mov	sl, r0
 80054e8:	429e      	cmp	r6, r3
 80054ea:	460c      	mov	r4, r1
 80054ec:	4690      	mov	r8, r2
 80054ee:	4699      	mov	r9, r3
 80054f0:	d837      	bhi.n	8005562 <__ssputs_r+0x82>
 80054f2:	898a      	ldrh	r2, [r1, #12]
 80054f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80054f8:	d031      	beq.n	800555e <__ssputs_r+0x7e>
 80054fa:	2302      	movs	r3, #2
 80054fc:	6825      	ldr	r5, [r4, #0]
 80054fe:	6909      	ldr	r1, [r1, #16]
 8005500:	1a6f      	subs	r7, r5, r1
 8005502:	6965      	ldr	r5, [r4, #20]
 8005504:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005508:	fb95 f5f3 	sdiv	r5, r5, r3
 800550c:	f109 0301 	add.w	r3, r9, #1
 8005510:	443b      	add	r3, r7
 8005512:	429d      	cmp	r5, r3
 8005514:	bf38      	it	cc
 8005516:	461d      	movcc	r5, r3
 8005518:	0553      	lsls	r3, r2, #21
 800551a:	d530      	bpl.n	800557e <__ssputs_r+0x9e>
 800551c:	4629      	mov	r1, r5
 800551e:	f7ff ff85 	bl	800542c <_malloc_r>
 8005522:	4606      	mov	r6, r0
 8005524:	b950      	cbnz	r0, 800553c <__ssputs_r+0x5c>
 8005526:	230c      	movs	r3, #12
 8005528:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800552c:	f8ca 3000 	str.w	r3, [sl]
 8005530:	89a3      	ldrh	r3, [r4, #12]
 8005532:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005536:	81a3      	strh	r3, [r4, #12]
 8005538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800553c:	463a      	mov	r2, r7
 800553e:	6921      	ldr	r1, [r4, #16]
 8005540:	f7ff fc32 	bl	8004da8 <memcpy>
 8005544:	89a3      	ldrh	r3, [r4, #12]
 8005546:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800554a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800554e:	81a3      	strh	r3, [r4, #12]
 8005550:	6126      	str	r6, [r4, #16]
 8005552:	443e      	add	r6, r7
 8005554:	6026      	str	r6, [r4, #0]
 8005556:	464e      	mov	r6, r9
 8005558:	6165      	str	r5, [r4, #20]
 800555a:	1bed      	subs	r5, r5, r7
 800555c:	60a5      	str	r5, [r4, #8]
 800555e:	454e      	cmp	r6, r9
 8005560:	d900      	bls.n	8005564 <__ssputs_r+0x84>
 8005562:	464e      	mov	r6, r9
 8005564:	4632      	mov	r2, r6
 8005566:	4641      	mov	r1, r8
 8005568:	6820      	ldr	r0, [r4, #0]
 800556a:	f000 f92d 	bl	80057c8 <memmove>
 800556e:	68a3      	ldr	r3, [r4, #8]
 8005570:	2000      	movs	r0, #0
 8005572:	1b9b      	subs	r3, r3, r6
 8005574:	60a3      	str	r3, [r4, #8]
 8005576:	6823      	ldr	r3, [r4, #0]
 8005578:	441e      	add	r6, r3
 800557a:	6026      	str	r6, [r4, #0]
 800557c:	e7dc      	b.n	8005538 <__ssputs_r+0x58>
 800557e:	462a      	mov	r2, r5
 8005580:	f000 f93d 	bl	80057fe <_realloc_r>
 8005584:	4606      	mov	r6, r0
 8005586:	2800      	cmp	r0, #0
 8005588:	d1e2      	bne.n	8005550 <__ssputs_r+0x70>
 800558a:	6921      	ldr	r1, [r4, #16]
 800558c:	4650      	mov	r0, sl
 800558e:	f7ff ff01 	bl	8005394 <_free_r>
 8005592:	e7c8      	b.n	8005526 <__ssputs_r+0x46>

08005594 <_svfiprintf_r>:
 8005594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005598:	461d      	mov	r5, r3
 800559a:	898b      	ldrh	r3, [r1, #12]
 800559c:	b09d      	sub	sp, #116	; 0x74
 800559e:	061f      	lsls	r7, r3, #24
 80055a0:	4680      	mov	r8, r0
 80055a2:	460c      	mov	r4, r1
 80055a4:	4616      	mov	r6, r2
 80055a6:	d50f      	bpl.n	80055c8 <_svfiprintf_r+0x34>
 80055a8:	690b      	ldr	r3, [r1, #16]
 80055aa:	b96b      	cbnz	r3, 80055c8 <_svfiprintf_r+0x34>
 80055ac:	2140      	movs	r1, #64	; 0x40
 80055ae:	f7ff ff3d 	bl	800542c <_malloc_r>
 80055b2:	6020      	str	r0, [r4, #0]
 80055b4:	6120      	str	r0, [r4, #16]
 80055b6:	b928      	cbnz	r0, 80055c4 <_svfiprintf_r+0x30>
 80055b8:	230c      	movs	r3, #12
 80055ba:	f8c8 3000 	str.w	r3, [r8]
 80055be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055c2:	e0c8      	b.n	8005756 <_svfiprintf_r+0x1c2>
 80055c4:	2340      	movs	r3, #64	; 0x40
 80055c6:	6163      	str	r3, [r4, #20]
 80055c8:	2300      	movs	r3, #0
 80055ca:	9309      	str	r3, [sp, #36]	; 0x24
 80055cc:	2320      	movs	r3, #32
 80055ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80055d2:	2330      	movs	r3, #48	; 0x30
 80055d4:	f04f 0b01 	mov.w	fp, #1
 80055d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80055dc:	9503      	str	r5, [sp, #12]
 80055de:	4637      	mov	r7, r6
 80055e0:	463d      	mov	r5, r7
 80055e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80055e6:	b10b      	cbz	r3, 80055ec <_svfiprintf_r+0x58>
 80055e8:	2b25      	cmp	r3, #37	; 0x25
 80055ea:	d13e      	bne.n	800566a <_svfiprintf_r+0xd6>
 80055ec:	ebb7 0a06 	subs.w	sl, r7, r6
 80055f0:	d00b      	beq.n	800560a <_svfiprintf_r+0x76>
 80055f2:	4653      	mov	r3, sl
 80055f4:	4632      	mov	r2, r6
 80055f6:	4621      	mov	r1, r4
 80055f8:	4640      	mov	r0, r8
 80055fa:	f7ff ff71 	bl	80054e0 <__ssputs_r>
 80055fe:	3001      	adds	r0, #1
 8005600:	f000 80a4 	beq.w	800574c <_svfiprintf_r+0x1b8>
 8005604:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005606:	4453      	add	r3, sl
 8005608:	9309      	str	r3, [sp, #36]	; 0x24
 800560a:	783b      	ldrb	r3, [r7, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	f000 809d 	beq.w	800574c <_svfiprintf_r+0x1b8>
 8005612:	2300      	movs	r3, #0
 8005614:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005618:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800561c:	9304      	str	r3, [sp, #16]
 800561e:	9307      	str	r3, [sp, #28]
 8005620:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005624:	931a      	str	r3, [sp, #104]	; 0x68
 8005626:	462f      	mov	r7, r5
 8005628:	2205      	movs	r2, #5
 800562a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800562e:	4850      	ldr	r0, [pc, #320]	; (8005770 <_svfiprintf_r+0x1dc>)
 8005630:	f7ff fbac 	bl	8004d8c <memchr>
 8005634:	9b04      	ldr	r3, [sp, #16]
 8005636:	b9d0      	cbnz	r0, 800566e <_svfiprintf_r+0xda>
 8005638:	06d9      	lsls	r1, r3, #27
 800563a:	bf44      	itt	mi
 800563c:	2220      	movmi	r2, #32
 800563e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005642:	071a      	lsls	r2, r3, #28
 8005644:	bf44      	itt	mi
 8005646:	222b      	movmi	r2, #43	; 0x2b
 8005648:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800564c:	782a      	ldrb	r2, [r5, #0]
 800564e:	2a2a      	cmp	r2, #42	; 0x2a
 8005650:	d015      	beq.n	800567e <_svfiprintf_r+0xea>
 8005652:	462f      	mov	r7, r5
 8005654:	2000      	movs	r0, #0
 8005656:	250a      	movs	r5, #10
 8005658:	9a07      	ldr	r2, [sp, #28]
 800565a:	4639      	mov	r1, r7
 800565c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005660:	3b30      	subs	r3, #48	; 0x30
 8005662:	2b09      	cmp	r3, #9
 8005664:	d94d      	bls.n	8005702 <_svfiprintf_r+0x16e>
 8005666:	b1b8      	cbz	r0, 8005698 <_svfiprintf_r+0x104>
 8005668:	e00f      	b.n	800568a <_svfiprintf_r+0xf6>
 800566a:	462f      	mov	r7, r5
 800566c:	e7b8      	b.n	80055e0 <_svfiprintf_r+0x4c>
 800566e:	4a40      	ldr	r2, [pc, #256]	; (8005770 <_svfiprintf_r+0x1dc>)
 8005670:	463d      	mov	r5, r7
 8005672:	1a80      	subs	r0, r0, r2
 8005674:	fa0b f000 	lsl.w	r0, fp, r0
 8005678:	4318      	orrs	r0, r3
 800567a:	9004      	str	r0, [sp, #16]
 800567c:	e7d3      	b.n	8005626 <_svfiprintf_r+0x92>
 800567e:	9a03      	ldr	r2, [sp, #12]
 8005680:	1d11      	adds	r1, r2, #4
 8005682:	6812      	ldr	r2, [r2, #0]
 8005684:	9103      	str	r1, [sp, #12]
 8005686:	2a00      	cmp	r2, #0
 8005688:	db01      	blt.n	800568e <_svfiprintf_r+0xfa>
 800568a:	9207      	str	r2, [sp, #28]
 800568c:	e004      	b.n	8005698 <_svfiprintf_r+0x104>
 800568e:	4252      	negs	r2, r2
 8005690:	f043 0302 	orr.w	r3, r3, #2
 8005694:	9207      	str	r2, [sp, #28]
 8005696:	9304      	str	r3, [sp, #16]
 8005698:	783b      	ldrb	r3, [r7, #0]
 800569a:	2b2e      	cmp	r3, #46	; 0x2e
 800569c:	d10c      	bne.n	80056b8 <_svfiprintf_r+0x124>
 800569e:	787b      	ldrb	r3, [r7, #1]
 80056a0:	2b2a      	cmp	r3, #42	; 0x2a
 80056a2:	d133      	bne.n	800570c <_svfiprintf_r+0x178>
 80056a4:	9b03      	ldr	r3, [sp, #12]
 80056a6:	3702      	adds	r7, #2
 80056a8:	1d1a      	adds	r2, r3, #4
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	9203      	str	r2, [sp, #12]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	bfb8      	it	lt
 80056b2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80056b6:	9305      	str	r3, [sp, #20]
 80056b8:	4d2e      	ldr	r5, [pc, #184]	; (8005774 <_svfiprintf_r+0x1e0>)
 80056ba:	2203      	movs	r2, #3
 80056bc:	7839      	ldrb	r1, [r7, #0]
 80056be:	4628      	mov	r0, r5
 80056c0:	f7ff fb64 	bl	8004d8c <memchr>
 80056c4:	b138      	cbz	r0, 80056d6 <_svfiprintf_r+0x142>
 80056c6:	2340      	movs	r3, #64	; 0x40
 80056c8:	1b40      	subs	r0, r0, r5
 80056ca:	fa03 f000 	lsl.w	r0, r3, r0
 80056ce:	9b04      	ldr	r3, [sp, #16]
 80056d0:	3701      	adds	r7, #1
 80056d2:	4303      	orrs	r3, r0
 80056d4:	9304      	str	r3, [sp, #16]
 80056d6:	7839      	ldrb	r1, [r7, #0]
 80056d8:	2206      	movs	r2, #6
 80056da:	4827      	ldr	r0, [pc, #156]	; (8005778 <_svfiprintf_r+0x1e4>)
 80056dc:	1c7e      	adds	r6, r7, #1
 80056de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80056e2:	f7ff fb53 	bl	8004d8c <memchr>
 80056e6:	2800      	cmp	r0, #0
 80056e8:	d038      	beq.n	800575c <_svfiprintf_r+0x1c8>
 80056ea:	4b24      	ldr	r3, [pc, #144]	; (800577c <_svfiprintf_r+0x1e8>)
 80056ec:	bb13      	cbnz	r3, 8005734 <_svfiprintf_r+0x1a0>
 80056ee:	9b03      	ldr	r3, [sp, #12]
 80056f0:	3307      	adds	r3, #7
 80056f2:	f023 0307 	bic.w	r3, r3, #7
 80056f6:	3308      	adds	r3, #8
 80056f8:	9303      	str	r3, [sp, #12]
 80056fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056fc:	444b      	add	r3, r9
 80056fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005700:	e76d      	b.n	80055de <_svfiprintf_r+0x4a>
 8005702:	fb05 3202 	mla	r2, r5, r2, r3
 8005706:	2001      	movs	r0, #1
 8005708:	460f      	mov	r7, r1
 800570a:	e7a6      	b.n	800565a <_svfiprintf_r+0xc6>
 800570c:	2300      	movs	r3, #0
 800570e:	250a      	movs	r5, #10
 8005710:	4619      	mov	r1, r3
 8005712:	3701      	adds	r7, #1
 8005714:	9305      	str	r3, [sp, #20]
 8005716:	4638      	mov	r0, r7
 8005718:	f810 2b01 	ldrb.w	r2, [r0], #1
 800571c:	3a30      	subs	r2, #48	; 0x30
 800571e:	2a09      	cmp	r2, #9
 8005720:	d903      	bls.n	800572a <_svfiprintf_r+0x196>
 8005722:	2b00      	cmp	r3, #0
 8005724:	d0c8      	beq.n	80056b8 <_svfiprintf_r+0x124>
 8005726:	9105      	str	r1, [sp, #20]
 8005728:	e7c6      	b.n	80056b8 <_svfiprintf_r+0x124>
 800572a:	fb05 2101 	mla	r1, r5, r1, r2
 800572e:	2301      	movs	r3, #1
 8005730:	4607      	mov	r7, r0
 8005732:	e7f0      	b.n	8005716 <_svfiprintf_r+0x182>
 8005734:	ab03      	add	r3, sp, #12
 8005736:	9300      	str	r3, [sp, #0]
 8005738:	4622      	mov	r2, r4
 800573a:	4b11      	ldr	r3, [pc, #68]	; (8005780 <_svfiprintf_r+0x1ec>)
 800573c:	a904      	add	r1, sp, #16
 800573e:	4640      	mov	r0, r8
 8005740:	f7fe f8d8 	bl	80038f4 <_printf_float>
 8005744:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8005748:	4681      	mov	r9, r0
 800574a:	d1d6      	bne.n	80056fa <_svfiprintf_r+0x166>
 800574c:	89a3      	ldrh	r3, [r4, #12]
 800574e:	065b      	lsls	r3, r3, #25
 8005750:	f53f af35 	bmi.w	80055be <_svfiprintf_r+0x2a>
 8005754:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005756:	b01d      	add	sp, #116	; 0x74
 8005758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800575c:	ab03      	add	r3, sp, #12
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	4622      	mov	r2, r4
 8005762:	4b07      	ldr	r3, [pc, #28]	; (8005780 <_svfiprintf_r+0x1ec>)
 8005764:	a904      	add	r1, sp, #16
 8005766:	4640      	mov	r0, r8
 8005768:	f7fe fb70 	bl	8003e4c <_printf_i>
 800576c:	e7ea      	b.n	8005744 <_svfiprintf_r+0x1b0>
 800576e:	bf00      	nop
 8005770:	08005a24 	.word	0x08005a24
 8005774:	08005a2a 	.word	0x08005a2a
 8005778:	08005a2e 	.word	0x08005a2e
 800577c:	080038f5 	.word	0x080038f5
 8005780:	080054e1 	.word	0x080054e1

08005784 <_sbrk_r>:
 8005784:	b538      	push	{r3, r4, r5, lr}
 8005786:	2300      	movs	r3, #0
 8005788:	4c05      	ldr	r4, [pc, #20]	; (80057a0 <_sbrk_r+0x1c>)
 800578a:	4605      	mov	r5, r0
 800578c:	4608      	mov	r0, r1
 800578e:	6023      	str	r3, [r4, #0]
 8005790:	f7fb ff42 	bl	8001618 <_sbrk>
 8005794:	1c43      	adds	r3, r0, #1
 8005796:	d102      	bne.n	800579e <_sbrk_r+0x1a>
 8005798:	6823      	ldr	r3, [r4, #0]
 800579a:	b103      	cbz	r3, 800579e <_sbrk_r+0x1a>
 800579c:	602b      	str	r3, [r5, #0]
 800579e:	bd38      	pop	{r3, r4, r5, pc}
 80057a0:	200003a4 	.word	0x200003a4

080057a4 <__ascii_mbtowc>:
 80057a4:	b082      	sub	sp, #8
 80057a6:	b901      	cbnz	r1, 80057aa <__ascii_mbtowc+0x6>
 80057a8:	a901      	add	r1, sp, #4
 80057aa:	b142      	cbz	r2, 80057be <__ascii_mbtowc+0x1a>
 80057ac:	b14b      	cbz	r3, 80057c2 <__ascii_mbtowc+0x1e>
 80057ae:	7813      	ldrb	r3, [r2, #0]
 80057b0:	600b      	str	r3, [r1, #0]
 80057b2:	7812      	ldrb	r2, [r2, #0]
 80057b4:	1c10      	adds	r0, r2, #0
 80057b6:	bf18      	it	ne
 80057b8:	2001      	movne	r0, #1
 80057ba:	b002      	add	sp, #8
 80057bc:	4770      	bx	lr
 80057be:	4610      	mov	r0, r2
 80057c0:	e7fb      	b.n	80057ba <__ascii_mbtowc+0x16>
 80057c2:	f06f 0001 	mvn.w	r0, #1
 80057c6:	e7f8      	b.n	80057ba <__ascii_mbtowc+0x16>

080057c8 <memmove>:
 80057c8:	4288      	cmp	r0, r1
 80057ca:	b510      	push	{r4, lr}
 80057cc:	eb01 0302 	add.w	r3, r1, r2
 80057d0:	d807      	bhi.n	80057e2 <memmove+0x1a>
 80057d2:	1e42      	subs	r2, r0, #1
 80057d4:	4299      	cmp	r1, r3
 80057d6:	d00a      	beq.n	80057ee <memmove+0x26>
 80057d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057dc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80057e0:	e7f8      	b.n	80057d4 <memmove+0xc>
 80057e2:	4283      	cmp	r3, r0
 80057e4:	d9f5      	bls.n	80057d2 <memmove+0xa>
 80057e6:	1881      	adds	r1, r0, r2
 80057e8:	1ad2      	subs	r2, r2, r3
 80057ea:	42d3      	cmn	r3, r2
 80057ec:	d100      	bne.n	80057f0 <memmove+0x28>
 80057ee:	bd10      	pop	{r4, pc}
 80057f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80057f4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80057f8:	e7f7      	b.n	80057ea <memmove+0x22>

080057fa <__malloc_lock>:
 80057fa:	4770      	bx	lr

080057fc <__malloc_unlock>:
 80057fc:	4770      	bx	lr

080057fe <_realloc_r>:
 80057fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005800:	4607      	mov	r7, r0
 8005802:	4614      	mov	r4, r2
 8005804:	460e      	mov	r6, r1
 8005806:	b921      	cbnz	r1, 8005812 <_realloc_r+0x14>
 8005808:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800580c:	4611      	mov	r1, r2
 800580e:	f7ff be0d 	b.w	800542c <_malloc_r>
 8005812:	b922      	cbnz	r2, 800581e <_realloc_r+0x20>
 8005814:	f7ff fdbe 	bl	8005394 <_free_r>
 8005818:	4625      	mov	r5, r4
 800581a:	4628      	mov	r0, r5
 800581c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800581e:	f000 f821 	bl	8005864 <_malloc_usable_size_r>
 8005822:	42a0      	cmp	r0, r4
 8005824:	d20f      	bcs.n	8005846 <_realloc_r+0x48>
 8005826:	4621      	mov	r1, r4
 8005828:	4638      	mov	r0, r7
 800582a:	f7ff fdff 	bl	800542c <_malloc_r>
 800582e:	4605      	mov	r5, r0
 8005830:	2800      	cmp	r0, #0
 8005832:	d0f2      	beq.n	800581a <_realloc_r+0x1c>
 8005834:	4631      	mov	r1, r6
 8005836:	4622      	mov	r2, r4
 8005838:	f7ff fab6 	bl	8004da8 <memcpy>
 800583c:	4631      	mov	r1, r6
 800583e:	4638      	mov	r0, r7
 8005840:	f7ff fda8 	bl	8005394 <_free_r>
 8005844:	e7e9      	b.n	800581a <_realloc_r+0x1c>
 8005846:	4635      	mov	r5, r6
 8005848:	e7e7      	b.n	800581a <_realloc_r+0x1c>

0800584a <__ascii_wctomb>:
 800584a:	b149      	cbz	r1, 8005860 <__ascii_wctomb+0x16>
 800584c:	2aff      	cmp	r2, #255	; 0xff
 800584e:	bf8b      	itete	hi
 8005850:	238a      	movhi	r3, #138	; 0x8a
 8005852:	700a      	strbls	r2, [r1, #0]
 8005854:	6003      	strhi	r3, [r0, #0]
 8005856:	2001      	movls	r0, #1
 8005858:	bf88      	it	hi
 800585a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800585e:	4770      	bx	lr
 8005860:	4608      	mov	r0, r1
 8005862:	4770      	bx	lr

08005864 <_malloc_usable_size_r>:
 8005864:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005868:	1f18      	subs	r0, r3, #4
 800586a:	2b00      	cmp	r3, #0
 800586c:	bfbc      	itt	lt
 800586e:	580b      	ldrlt	r3, [r1, r0]
 8005870:	18c0      	addlt	r0, r0, r3
 8005872:	4770      	bx	lr

08005874 <_init>:
 8005874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005876:	bf00      	nop
 8005878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800587a:	bc08      	pop	{r3}
 800587c:	469e      	mov	lr, r3
 800587e:	4770      	bx	lr

08005880 <_fini>:
 8005880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005882:	bf00      	nop
 8005884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005886:	bc08      	pop	{r3}
 8005888:	469e      	mov	lr, r3
 800588a:	4770      	bx	lr
