# Details on MCU memory order, DMA2D interrupt requests, and register map

**Source**: Page 73, Chunk 332  
**Category**: Details on MCU memory order, DMA2D interrupt requests, and register map  
**Chunk Index**: 332

---

Table 142. MCU order in memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 729
Table 143. DMA2D interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 730
Table 144. DMA2D register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 747

---

**AI Reasoning**: The content chunk includes tables related to the memory order of the MCU, DMA2D interrupt requests, and register maps, which are all technical specifications of the microcontroller. Grouping them under 'specifications' makes it easy to locate detailed technical data. The filename captures the essence of the tables included in the chunk.
