{"Source Block": ["oh/emmu/hdl/emmu.v@93:105@HdlStmAssign", "   /*MMU WRITE LOGIC            */\n   /*****************************/\n   assign emmu_write  = mi_en & mi_we;\n      \n   //write controls\n   assign emmu_wr_en[5:0] = (emmu_write & ~mi_addr[2]) ? 6'b001111 :\n\t                    (emmu_write & mi_addr[2])  ? 6'b110000 :\n\t\t\t                                6'b000000 ;\n\n   //write data\n   assign emmu_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};\n\n`ifdef TARGET_XILINX\n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@98:108", "   assign emmu_wr_en[5:0] = (emmu_write & ~mi_addr[2]) ? 6'b001111 :\n\t                    (emmu_write & mi_addr[2])  ? 6'b110000 :\n\t\t\t                                6'b000000 ;\n\n   //write data\n   assign emmu_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};\n\n`ifdef TARGET_XILINX\n   memory_dp_48x4096 memory_dp_48x4096(\n\t\t\t\t       //write (portA)\n\t\t\t\t       .clka\t(mi_clk),\n"]], "Diff Content": {"Delete": [[100, "\t\t\t                                6'b000000 ;\n"]], "Add": [[100, "\t\t\t                                 6'b000000 ;\n"]]}}