{
    "chapter": "Computer Organization and Architecture",
    "types": [
      {
        "numerical_type_id": "COA-COA-TYPE-01",
        "numerical_type_name": "Memory Hierarchy Performance and Organization",
        "numerical_type_description": "These questions focus on the structure and performance of a computer's memory system, including cache, main memory, and secondary storage. Problems typically involve calculating address breakdowns (tag, index, offset), determining cache hits/misses, calculating Average Memory Access Time (AMAT), and evaluating disk access times.",
        "question_ids": [
          "2009-Q.29",
          "2009-Q.7",
          "2010-48",
          "2010-49",
          "2010-7",
          "2011-Q.43",
          "2011-Q.44",
          "2012-Q.54",
          "2012-Q.55",
          "2013-Q.20",
          "2014-44",
          "2014-43",
          "2014-44",
          "2014-55",
          "2014-9",
          "2015-14",
          "2015-24",
          "2015-25",
          "2015-30",
          "2015-49",
          "2015-Q. 48",
          "2016-Q.32",
          "2016-Q.50",
          "2017-25",
          "2017-51",
          "2017-54",
          "2018-23",
          "2018-34",
          "2020-21",
          "2020-30",
          "2021-CS Q.19",
          "2021-CS Q.27",
          "2022-Q.24",
          "2022-Q.33",
          "2022-Q.54",
          "2023-Q.42",
          "2023-Q.64",
          "2024-Q.53",
          "2025-Q.36",
          "2025-Q.53",
          "2025-Q.39",
          "2025-Q.55"
        ]
      },
      {
        "numerical_type_id": "COA-COA-TYPE-02",
        "numerical_type_name": "Pipelining Performance and Hazards",
        "numerical_type_description": "These questions involve calculating the performance metrics of pipelined processors, such as execution time, speedup, and throughput. They often require an understanding of pipeline stages, clock cycle time, stalls caused by data and control hazards, and techniques like operand forwarding.",
        "question_ids": [
          "2009-Q.28",
          "2010-33",
          "2011-Q.41",
          "2012-Q.20",
          "2014-43",
          "2014-Q.9",
          "2015-44",
          "2015-47",
          "2015-51",
          "2015-Q. 38",
          "2016-Q.30",
          "2016-Q.32",
          "2016-Q.33",
          "2017-50",
          "2018-50",
          "2020-43",
          "2021-CS Q.53",
          "2022-Q.61",
          "2023-Q.33",
          "2024-Q.31",
          "2024-Q.58",
          "2025-Q.56"
        ]
      },
      {
        "numerical_type_id": "COA-COA-TYPE-03",
        "numerical_type_name": "Instruction Formats and Addressing Modes",
        "numerical_type_description": "These questions deal with the encoding of machine instructions and how operands are specified. They require calculating the bit-widths of different fields (opcode, registers, immediate values) within a fixed-size instruction word and identifying the addressing mode used by an instruction.",
        "question_ids": [
          "2011-Q.21",
          "2014-9",
          "2015-42",
          "2015-Q. 8",
          "2016-Q.10",
          "2016-Q.31",
          "2016-Q.9",
          "2017-11",
          "2017-49",
          "2018-51",
          "2020-44",
          "2021-CS-Q.55",
          "2023-Q.41",
          "2024-Q.57",
          "2024-Q.61",
          "2025-Q.28",
          "2025-Q.37"
        ]
      },
      {
        "numerical_type_id": "COA-COA-TYPE-04",
        "numerical_type_name": "I/O, Interrupts, and DMA",
        "numerical_type_description": "This category covers the mechanisms for communication between the CPU and peripheral devices. Questions focus on the sequence of events during interrupt handling, comparing polling vs. interrupts, and calculating data transfer rates for Direct Memory Access (DMA).",
        "question_ids": [
          "2009-Q.8",
          "2011-Q.11",
          "2011-Q.28",
          "2016-Q.31",
          "2018-9",
          "2020-3",
          "2021-CS Q.20",
          "2022-Q.17",
          "2023-Q.34",
          "2024-Q.11",
          "2025-Q.11"
        ]
      },
      {
        "numerical_type_id": "COA-COA-TYPE-05",
        "numerical_type_name": "CPU Performance, Datapath, and Control",
        "numerical_type_description": "These questions relate to the overall performance of the CPU and the fundamental hardware components that execute instructions. This includes calculating CPU execution time based on clock speed and CPI (Clock Cycles Per Instruction), analyzing the flow of data through datapath components, and understanding processor design principles like RISC vs. CISC.",
        "question_ids": [
          "2014-55",
          "2018-5",
          "2020-4",
          "2025-Q.27",
          "2025-Q.61"
        ]
      }
    ]
  }