<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='usb_fpga_1_2.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: usb_fpga_1_2
    <br/>
    Created: May 11, 2009
    <br/>
    Updated: Jul 15, 2010
    <br/>
    SVN Updated: Aug 11, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Prototype board
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Desciption">
    <h2>
     
     
     Desciption
    </h2>
    <p id="p_Desciption">
     The ZTEX USB-FPGA-Module 1.2 is a Spartan 3 FPGA board with USB 2.0 interface.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     <ul>
      <li>
       Xilinx Spartan-3 XC3S400 FPGA
      </li>
      <li>
       High-Speed (480 MBit/s) USB interface via Mini-USB connector
      </li>
      <li>
       Up to approx. 300 MBit/s net transfer rate via USB
      </li>
      <li>
       Cypress CY7C68013A EZ-USB-Microcontroller
      </li>
      <li>
       60 General Purpose I/O's (GPIO):
       <ul>
        <li>
         52 FPGA GPIO's
        </li>
        <li>
         8 EZ-USB FX2 GPIO's (4 if Flash option is installed)
        </li>
       </ul>
      </li>
      <li>
       20 special I/O's (SIO):
       <ul>
        <li>
         6 SIO's for FPGA configuration including JTAG
        </li>
        <li>
         2 serial ports (4 pins)
        </li>
        <li>
         I
         <sup>
          2
         </sup>
         C interface (2 pins)
        </li>
        <li>
         2 interrupts
        </li>
        <li>
         3 timers
        </li>
        <li>
         1 clock output
        </li>
        <li>
         1 Wakeup pin
        </li>
        <li>
         1 Breakpoint pin
        </li>
       </ul>
      </li>
      <li>
       FPGA configuration via USB (No JTAG adapters or other additional utilities required.)
      </li>
      <li>
       128 Kbit EEPROM memory can be used to store the firmware)
      </li>
      <li>
       Flash memory (optional, can be used to store the Bitstream)
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Images">
    <h2>
     
     
     Images
    </h2>
    <p id="p_Images">
    </p>
    <p>
     <table border="0" cellspacing="1" cellpadding="15">
      <tr>
       <td>
        
         <img src="//www.ztex.de//imgs/usb-fpga-1.2-top-800.jpg" width="800" height="448" alt="Spartan 3 ZTEX USB-FPGA-Module 1.2 from ZTEX"/>
        
        <p>
         Top side of the Spartan 3 USB-FPGA-Module 1.2 from ZTEX. Click on the image for a larger version.
        </p>
       </td>
      </tr>
      <tr>
       <td>
        <img src="//www.ztex.de/imgs/usb-fpga-1.2.png" alt="Block diagram of ZTEX USB-FPGA-Module 1.2" width="800" height="514"/>
        <p>
         Block diagram of Spartan 3 USB-FPGA-Module 1.2 from ZTEX.
        </p>
       </td>
      </tr>
     </table>
    </p>
   </div>
   <div id="d_References">
    <h2>
     
     
     References
    </h2>
    <p id="p_References">
     <ul>
      <li>
       
        Product Homepage
       
      </li>
      <li>
       
        ZTEX Wiki
       
      </li>
      <li>
       
        Schematics (PDF)
       
      </li>
     </ul>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
