<HTML><HEAD><script async src="https://www.googletagmanager.com/gtag/js?id=UA-83731338-2"></script><script>  window.dataLayer = window.dataLayer || [];  function gtag(){dataLayer.push(arguments);}  gtag('js', new Date());  gtag('config', 'UA-83731338-2');</script><title>Pentium Counters</TITLE><META HTTP-EQUIV="CONTENT-TYPE" CONTENT="text/html; charset= iso-8859-1"><style>@import url(msdn_ie4.css);</style>
<link disabled rel="stylesheet" href="msdn_ie3.css"></HEAD>
<BODY BGCOLOR="#FFFFFF"><FONT FACE="Verdana, Arial, Helvetica" SIZE="2"><FORM NAME="x"><OBJECT CLASSID="clsid:9c2ac687-ceef-11cf-96d9-00a0c903b016" NAME="iv"></OBJECT></FORM>
<H2>Pentium Counters</H2><P CLASS="t">Intel Pentium and Pentium Pro processors have special counters that monitor the inner workings of the chip. You can see a graph of these counters by using Pperf, a tool on the Windows&nbsp;NT Resource Kit 4.0 CD. Better yet, you can set up the counters by using Pperf, and then use Performance Monitor to chart, log, report, or set alerts on them.</P>
<P></P>
<P CLASS="t"><B>Tip</B></P>
<P>The Pentium counters are extensible counters for Windows NT. You can confirm that the installation of these counters was successful and find useful information about them by using Extensible Counter List, a tool on the Windows NT 4.0 Workstation Resource Kit CD. Extensible Counter List is in the Performance Tools group in \PerfTool\Cntrtool\Exctrlst.exe. For more information, see Rktools.hlp.</P>
<P></P>
<H3><A NAME="sec0"></A>To use the counters</H3><P>    1.    Install the P5Ctrs directory from the Windows&nbsp;NT Resource Kit 4.0 CD. It is in the Performance Tools group in \PerfTool\P5Ctrs.</P>
<P>    2.    Complete the installation of Pperf by loading new registry values, copying some files to different directories, and installing counter names and explain text for the Pentium counters in Performance Monitor. For instructions, see P5perf.txt, in the P5Ctrs subdirectory.</P>
<P>    3.    Use Pperf to activate the Pentium counters by selecting them and assigning them to registers  You activate two at a time. For instructions, see P5perf.txt, in the P5Ctrs subdirectory.</P>
<P><img src="xwr_j09.gif"></P>
<P>    4.    In Performance Monitor, select the Pentium object, then select one or both of the counters you activated with Pperf.</P>
<P></P>
<P CLASS="t"><B>Note</B></P>
<P>The Pentium object and the names of all Pentium counters appear in Performance Monitor when you complete the installation of Pperf. However, only the counters you activate by using Pperf will display valid values in Performance Monitor.</P>
<P></P>
<P>And, as you can with  any Windows&nbsp;NT&nbsp;4.0 application, you can create a shortcut to Pperf on your desktop.</P>
<P></P>
<H3><A NAME="sec1"></A>Simple and Composite Counters</H3><P CLASS="t">There are two types of Pentium counters: simple and composite. <I>Simple</I> <I>counters</I> require that one Pperf counter be activated for each Performance Monitor. C<I>omposite</I> <I>counters</I> require that two Pperf counters be activated for each Performance Monitor counter.</P>
<P CLASS="t">For example, to use the simple counter, FLOPs/sec, in Performance Monitor, FLOPs must be activated in Pperf. However, to use the composite counter %&nbsp;Data Cache Misses in Performance Monitor, both Data R/W and Data R/W Miss must be activated in Pperf.</P>
<P><img src="xwr_j25.gif"></P>
<H3><A NAME="sec2"></A>Counter Table</H3><P CLASS="t">The following table associates the Pentium counters with the Pperf counters that activate them:. Descriptions of the counters appear in the Explain text in Performance Monitor.</P>

<TABLE COLS="2" BORDER="0" CELLPADDING="7"><COLGROUP><COL WIDTH="164pt" VALIGN="TOP"><COL WIDTH="183pt" VALIGN="TOP"></COLGROUP><TBODY><TR><TD VALIGN="TOP"><P CLASS="th"><B>Pentium Counter (as seen in Performance Monitor)</B></P></TD><TD VALIGN="TOP"><P CLASS="th"><B>Required Pperf Counters</B></P></TD></TR><TR><TD COLSPAN="2" VALIGN="TOP"><P>   </P></TD></TR><TR><TD VALIGN="TOP"><P>% Branch Target Buffer Hit</P></TD><TD VALIGN="TOP"><P>Branches and BTB hits</P></TD></TR><TR><TD VALIGN="TOP"><P>% Branches</P></TD><TD VALIGN="TOP"><P>Instructions executed and Branches</P></TD></TR><TR><TD VALIGN="TOP"><P>% Code Cache Misses</P></TD><TD VALIGN="TOP"><P>Code Read and Code cache miss</P></TD></TR><TR><TD VALIGN="TOP"><P>% Code TLB Misses</P></TD><TD VALIGN="TOP"><P>Code Read and Code TLB miss</P></TD></TR><TR><TD VALIGN="TOP"><P>% Data Cache Misses</P></TD><TD VALIGN="TOP"><P>Data R/W and Data R/W miss</P></TD></TR><TR><TD VALIGN="TOP"><P>% Data Cache Read Misses</P></TD><TD VALIGN="TOP"><P>Data Read and Data Read miss</P></TD></TR><TR><TD VALIGN="TOP"><P>% Data Cache Write Misses</P></TD><TD VALIGN="TOP"><P>Data Write and Data Write miss</P></TD></TR><TR><TD VALIGN="TOP"><P>% Data Snoop Hits</P></TD><TD VALIGN="TOP"><P>Data cache snoops and Data cache snoop hits</P></TD></TR><TR><TD VALIGN="TOP"><P>% Data TLB Misses</P></TD><TD VALIGN="TOP"><P>Data R/W and Data TLB miss</P></TD></TR><TR><TD VALIGN="TOP"><P>% Segment Cache Hits</P></TD><TD VALIGN="TOP"><P>Segment cache accesses and Segment cache hits</P></TD></TR><TR><TD VALIGN="TOP"><P>% V-Pipe Instructions</P></TD><TD VALIGN="TOP"><P>Instructions executed and Instructions executed in vpipe</P></TD></TR><TR><TD VALIGN="TOP"><P>Bank Conflicts/sec</P></TD><TD VALIGN="TOP"><P>Bank conflicts</P></TD></TR><TR><TD VALIGN="TOP"><P>Branches Taken or BTB Hits/sec</P></TD><TD VALIGN="TOP"><P>Taken branch or BTB hits</P></TD></TR><TR><TD VALIGN="TOP"><P>Branches/sec</P></TD><TD VALIGN="TOP"><P>Branches</P></TD></TR><TR><TD VALIGN="TOP"><P>BTB Hits/sec</P></TD><TD VALIGN="TOP"><P>BTB hits</P></TD></TR><TR><TD VALIGN="TOP"><P>Bus Utilization (clks)/sec</P></TD><TD VALIGN="TOP"><P>Bus utilization (clks)</P></TD></TR><TR><TD VALIGN="TOP"><P>Code Cache Miss/sec</P></TD><TD VALIGN="TOP"><P>Code cache miss</P></TD></TR><TR><TD VALIGN="TOP"><P>Code Read/sec</P></TD><TD VALIGN="TOP"><P>Code Read</P></TD></TR><TR><TD VALIGN="TOP"><P>Code TLB Miss/sec</P></TD><TD VALIGN="TOP"><P>Code TLB miss</P></TD></TR><TR><TD VALIGN="TOP"><P>Data Cache Line WB/sec</P></TD><TD VALIGN="TOP"><P>Data Cache line WB</P></TD></TR><TR><TD VALIGN="TOP"><P>Data Cache Snoop Hits/sec</P></TD><TD VALIGN="TOP"><P>Data Cache snoop hits</P></TD></TR><TR><TD VALIGN="TOP"><P>Data Cache Snoops/sec</P></TD><TD VALIGN="TOP"><P>Data Cache snoops</P></TD></TR><TR><TD VALIGN="TOP"><P>Data R/W Miss/sec</P></TD><TD VALIGN="TOP"><P>Data R/W miss</P></TD></TR><TR><TD VALIGN="TOP"><P>Data Read Miss/sec</P></TD><TD VALIGN="TOP"><P>Data Read miss</P></TD></TR><TR><TD VALIGN="TOP"><P>Data Read/sec</P></TD><TD VALIGN="TOP"><P>Data Read</P></TD></TR><TR><TD VALIGN="TOP"><P>Data Reads &amp; Writes/sec</P></TD><TD VALIGN="TOP"><P>Data R/W</P></TD></TR><TR><TD VALIGN="TOP"><P>Data TLB Miss/sec</P></TD><TD VALIGN="TOP"><P>Data TLB miss</P></TD></TR><TR><TD VALIGN="TOP"><P>Data Write Miss/sec</P></TD><TD VALIGN="TOP"><P>Data Write miss</P></TD></TR><TR><TD VALIGN="TOP"><P>Data Write/sec</P></TD><TD VALIGN="TOP"><P>Data Write</P></TD></TR><TR><TD VALIGN="TOP"><P>Debug Register 0</P></TD><TD VALIGN="TOP"><P>Debug Register 0</P></TD></TR><TR><TD VALIGN="TOP"><P>Debug Register 1</P></TD><TD VALIGN="TOP"><P>Debug Register 1</P></TD></TR><TR><TD VALIGN="TOP"><P>Debug Register 2</P></TD><TD VALIGN="TOP"><P>Debug Register 2</P></TD></TR><TR><TD VALIGN="TOP"><P>Debug Register 3</P></TD><TD VALIGN="TOP"><P>Debug Register 3</P></TD></TR><TR><TD VALIGN="TOP"><P>FLOPs/sec</P></TD><TD VALIGN="TOP"><P>FLOPs</P></TD></TR><TR><TD VALIGN="TOP"><P>I/O R/W Cycle/sec</P></TD><TD VALIGN="TOP"><P>IO r/w cycle</P></TD></TR><TR><TD VALIGN="TOP"><P>Instructions Executed In vPipe/sec</P></TD><TD VALIGN="TOP"><P>Instructions executed in vpipe</P></TD></TR><TR><TD VALIGN="TOP"><P>Instructions Executed/sec</P></TD><TD VALIGN="TOP"><P>Instructions executed</P></TD></TR><TR><TD VALIGN="TOP"><P>Interrupts/sec</P></TD><TD VALIGN="TOP"><P>Interrupts</P></TD></TR><TR><TD VALIGN="TOP"><P>Locked Bus Cycle/sec</P></TD><TD VALIGN="TOP"><P>Locked bus cycle</P></TD></TR><TR><TD VALIGN="TOP"><P>Memory Accesses In Pipes/sec</P></TD><TD VALIGN="TOP"><P>Memory Accesses in pipes</P></TD></TR><TR><TD VALIGN="TOP"><P>Misaligned Data Refs/sec</P></TD><TD VALIGN="TOP"><P>Misaligned data refs</P></TD></TR><TR><TD VALIGN="TOP"><P>Non_Cached Memory Ref/sec</P></TD><TD VALIGN="TOP"><P>Non_cached memory ref</P></TD></TR><TR><TD VALIGN="TOP"><P>Pipe Stalled On Addr Gen (clks)/sec</P></TD><TD VALIGN="TOP"><P>Pipe stalled on addr gen (clks)</P></TD></TR><TR><TD VALIGN="TOP"><P>Pipe Stalled On Read (clks)/sec</P></TD><TD VALIGN="TOP"><P>Pipe stalled on read (clks)</P></TD></TR><TR><TD VALIGN="TOP"><P>Pipe Stalled On Writes (clks)/sec</P></TD><TD VALIGN="TOP"><P>Pipe stalled on writes (clks)</P></TD></TR><TR><TD VALIGN="TOP"><P>Pipeline Flushes/sec</P></TD><TD VALIGN="TOP"><P>Pipeline flushes</P></TD></TR><TR><TD VALIGN="TOP"><P>Segment Cache Accesses/sec</P></TD><TD VALIGN="TOP"><P>Segment cache accesses</P></TD></TR><TR><TD VALIGN="TOP"><P>Segment Cache Hits/sec</P></TD><TD VALIGN="TOP"><P>Segment cache hits</P></TD></TR><TR><TD VALIGN="TOP"><P>Segment Loads/sec</P></TD><TD VALIGN="TOP"><P>Segment loads</P></TD></TR><TR><TD VALIGN="TOP"><P>Stalled While EWBE#/sec</P></TD><TD VALIGN="TOP"><P>Stalled while EWBE#</P></TD></TR><TR><TD VALIGN="TOP"><P>Write Hit To M/E Line/sec</P></TD><TD VALIGN="TOP"><P>Write hit to M/E line</P></TD></TR></TBODY></TABLE>
<P CLASS="spacing"><BR></P><P></P></BODY></HTML>
