FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
%"RSMD1206"
"1","(-2700,3300)","0","parts_lib","I1";
;
CDS_LMAN_SYM_OUTLINE"-50,25,50,-25"
POSTOL"5%"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.25W"
CDS_LIB"parts_lib"
VALUE"51"
TOL"5%"
PACKTYPE"1206";
"B<0>"0;
"A<0>"0;
END.
