NDFramePage.OnPageTitleLoaded("File18:uvm_reg_access_seq.svh","uvm_reg_access_seq.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_access_seq.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Groups","Group"],["Sections","Section"],["Variables","Variable"]],[[317,0,2,"Register Access Test Sequences","Register_Access_Test_Sequences"],[318,0,0,"uvm_reg_single_access_seq","uvm_reg_single_access_seq"],[319,0,1,"Variables","uvm_reg_single_access_seq.Variables"],[320,0,3,"rg","uvm_reg_single_access_seq.rg"],[321,0,0,"uvm_reg_access_seq","uvm_reg_access_seq"],[322,0,1,"Variables","uvm_reg_access_seq.Variables"],[323,0,3,"model","uvm_reg_access_seq.model"],[324,0,3,"reg_seq","uvm_reg_access_seq.reg_seq"],[325,0,0,"uvm_reg_mem_access_seq","uvm_reg_mem_access_seq"]]);