

================================================================
== Vitis HLS Report for 'bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2'
================================================================
* Date:           Sun May  1 11:32:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        color_detect
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |        2|  8294413|  6.666 ns|  27.645 ms|    2|  8294413|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_128_1_VITIS_LOOP_132_2  |        0|  8294411|        13|          1|          1|  0 ~ 8294400|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     2|        -|       -|    -|
|Expression           |        -|     -|        0|     563|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        5|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      689|     192|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        5|     2|      689|     809|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------------+---------------------------------------+---------------------+
    |                  Instance                 |                 Module                |      Expression     |
    +-------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_13s_9s_17ns_12ns_30_4_1_U68  |ama_addmuladd_13s_9s_17ns_12ns_30_4_1  |  i0 * (i1 + i2) + i3|
    |mac_muladd_20s_8ns_12ns_20_4_1_U67         |mac_muladd_20s_8ns_12ns_20_4_1         |         i0 * i1 + i2|
    +-------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                   Memory                                  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U  |bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2_void_bgr2hsvcud  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U  |bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2_void_bgr2hsvdEe  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |xf_cv_icvSaturate8u_cv_U                                                   |bgr2hsv_9_2160_3840_1_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2_xf_cv_icvSatbkb  |        3|  0|   0|    0|   769|    8|     1|         6152|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                      |                                                                                  |        5|  0|   0|    0|  1281|   72|     3|        22536|
    +---------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln128_fu_221_p2        |         +|   0|  0|  71|          64|           1|
    |add_ln1540_fu_268_p2       |         +|   0|  0|  19|           9|           9|
    |add_ln157_1_fu_507_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln157_2_fu_523_p2      |         +|   0|  0|  20|          13|          13|
    |add_ln157_fu_464_p2        |         +|   0|  0|  18|          11|          11|
    |add_ln161_fu_586_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln229_1_fu_368_p2      |         +|   0|  0|  19|           8|           8|
    |add_ln229_fu_363_p2        |         +|   0|  0|  19|           8|           8|
    |diff_V_fu_378_p2           |         +|   0|  0|  19|           8|           8|
    |ret_fu_315_p2              |         +|   0|  0|  19|          10|           9|
    |v_3_fu_283_p2              |         +|   0|  0|  16|           9|           9|
    |v_fu_335_p2                |         +|   0|  0|  17|          10|          10|
    |ret_36_fu_403_p2           |         -|   0|  0|  16|           9|           9|
    |ret_37_fu_407_p2           |         -|   0|  0|  16|           9|           9|
    |ret_38_fu_262_p2           |         -|   0|  0|  19|          10|           9|
    |ret_39_fu_309_p2           |         -|   0|  0|  19|          10|          10|
    |ret_40_fu_288_p2           |         -|   0|  0|  16|           9|           9|
    |ret_41_fu_346_p2           |         -|   0|  0|  16|           9|           9|
    |ret_42_fu_399_p2           |         -|   0|  0|  16|           9|           9|
    |sub_ln229_fu_373_p2        |         -|   0|  0|  19|           8|           8|
    |vmin_V_fu_326_p2           |         -|   0|  0|  15|           8|           8|
    |and_ln157_1_fu_513_p2      |       and|   0|  0|  12|          12|          12|
    |and_ln157_2_fu_529_p2      |       and|   0|  0|  13|          13|          13|
    |and_ln157_fu_470_p2        |       and|   0|  0|  11|          11|          11|
    |ret_35_fu_432_p2           |       and|   0|  0|   9|           9|           9|
    |icmp_ln128_fu_216_p2       |      icmp|   0|  0|  29|          64|          64|
    |vg_fu_390_p2               |      icmp|   0|  0|  11|          10|          10|
    |vr_fu_383_p2               |      icmp|   0|  0|  11|          10|          10|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln126_1_fu_418_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln126_fu_411_p3     |    select|   0|  0|   2|           1|           2|
    |select_ln1541_1_fu_485_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln1541_fu_442_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln159_fu_578_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ret_29_fu_292_p2           |       xor|   0|  0|  10|           9|          10|
    |ret_31_fu_352_p2           |       xor|   0|  0|  10|           9|          10|
    |xor_ln157_1_fu_480_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln157_fu_437_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 563|         407|         358|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |imgInput_499_blk_n       |   9|          2|    1|          2|
    |indvar_flatten_fu_110    |   9|          2|   64|        128|
    |rgb2hsv_4100_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   69|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add_ln161_reg_811                                  |   8|   0|    8|          0|
    |add_ln229_1_reg_730                                |   8|   0|    8|          0|
    |and_ln157_2_reg_791                                |  13|   0|   13|          0|
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                   |   1|   0|    1|          0|
    |b_V_reg_637                                        |   8|   0|    8|          0|
    |diff_V_reg_736                                     |   8|   0|    8|          0|
    |g_V_reg_644                                        |   8|   0|    8|          0|
    |indvar_flatten_fu_110                              |  64|   0|   64|          0|
    |op_assign_1_reg_806                                |   8|   0|    8|          0|
    |op_assign_1_reg_806_pp0_iter12_reg                 |   8|   0|    8|          0|
    |r_V_reg_650                                        |   8|   0|    8|          0|
    |ret_35_reg_786                                     |   9|   0|    9|          0|
    |ret_36_reg_766                                     |   9|   0|    9|          0|
    |ret_37_reg_771                                     |   9|   0|    9|          0|
    |ret_42_reg_761                                     |   9|   0|    9|          0|
    |v_3_reg_681                                        |   9|   0|    9|          0|
    |v_reg_712                                          |  10|   0|   10|          0|
    |vg_reg_750                                         |   1|   0|    1|          0|
    |vmin_V_reg_706                                     |   8|   0|    8|          0|
    |vmin_V_reg_706_pp0_iter6_reg                       |   8|   0|    8|          0|
    |vr_reg_744                                         |   1|   0|    1|          0|
    |xf_cv_icvSaturate8u_cv_load_reg_676                |   8|   0|    8|          0|
    |xf_cv_icvSaturate8u_cv_load_reg_676_pp0_iter5_reg  |   8|   0|    8|          0|
    |zext_ln123_1_reg_691                               |   9|   0|   10|          1|
    |zext_ln123_reg_656                                 |   8|   0|    9|          1|
    |zext_ln1541_1_reg_696                              |   8|   0|   10|          2|
    |zext_ln1541_1_reg_696_pp0_iter6_reg                |   8|   0|   10|          2|
    |zext_ln1541_reg_664                                |   8|   0|    9|          1|
    |zext_ln232_1_reg_719                               |   8|   0|    9|          1|
    |add_ln229_1_reg_730                                |  64|  32|    8|          0|
    |b_V_reg_637                                        |  64|  32|    8|          0|
    |g_V_reg_644                                        |  64|  32|    8|          0|
    |r_V_reg_650                                        |  64|  32|    8|          0|
    |zext_ln123_reg_656                                 |  64|  32|    9|          1|
    |zext_ln1541_reg_664                                |  64|  32|    9|          1|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 689| 192|  363|         10|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  bgr2hsv<9, 2160, 3840, 1>_Pipeline_VITIS_LOOP_128_1_VITIS_LOOP_132_2|  return value|
|imgInput_499_dout     |   in|   24|     ap_fifo|                                                          imgInput_499|       pointer|
|imgInput_499_empty_n  |   in|    1|     ap_fifo|                                                          imgInput_499|       pointer|
|imgInput_499_read     |  out|    1|     ap_fifo|                                                          imgInput_499|       pointer|
|rgb2hsv_4100_din      |  out|   24|     ap_fifo|                                                          rgb2hsv_4100|       pointer|
|rgb2hsv_4100_full_n   |   in|    1|     ap_fifo|                                                          rgb2hsv_4100|       pointer|
|rgb2hsv_4100_write    |  out|    1|     ap_fifo|                                                          rgb2hsv_4100|       pointer|
|bound                 |   in|   64|     ap_none|                                                                 bound|        scalar|
+----------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

