(footprint "CASTELLATED-VIA_P1.27MM" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (attr through_hole)
  (fp_text reference "REF**" (at 0 -0.5 unlocked) (layer "F.SilkS")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 480ebdea-9a1c-4658-8939-745cda3eb56c)
  )
  (fp_text value "CASTELLATED-VIA_P1.27MM" (at 0 1 unlocked) (layer "F.Fab")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 12051a62-c3a0-4deb-9e5c-9484f5d850f9)
  )
  (pad "1" smd rect (at 0 -0.5 90) (size 1.05 1.15) (layers "F.Cu" "F.Mask") (tstamp 221744c2-0d92-4d8c-aa5a-246178fc3402))
  (pad "1" smd rect (at 0 -1.725 90) (size 1.05 1.15) (layers "F.Cu" "F.Mask") (tstamp 6be08c29-8d3b-4c1b-b1ff-828550cb42fe))
  (pad "1" thru_hole oval (at 0 0) (size 1.15 1.7) (drill 0.65) (layers *.Cu *.Mask) (tstamp e0911154-7325-4ce1-b555-06bfae9f51b5))
)
