
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:

	return fd_entry->obj;
}

int z_reserve_fd(void)
{
   0:	20000c58 	.word	0x20000c58
		parm0.val = timeout;
		return (int) arch_syscall_invoke3(*(uintptr_t *)&mutex, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
   4:	00001511 	.word	0x00001511
   8:	000048ad 	.word	0x000048ad
   c:	00001541 	.word	0x00001541
  10:	00001541 	.word	0x00001541
		if (fdtable[fd].obj == NULL) {
  14:	00001541 	.word	0x00001541
  18:	00001541 	.word	0x00001541
	for (fd = 0; fd < ARRAY_SIZE(fdtable); fd++) {
  1c:	00001541 	.word	0x00001541
	...
	if (z_syscall_trap()) {
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
  2c:	00001359 	.word	0x00001359
  30:	00001541 	.word	0x00001541
	}

	k_mutex_unlock(&fdtable_lock);

	return fd;
}
  34:	00000000 	.word	0x00000000
		fdtable[fd].obj = FD_OBJ_RESERVED;
  38:	00001311 	.word	0x00001311
  3c:	0000474f 	.word	0x0000474f

00000040 <_irq_vector_table>:
  40:	000014d1 000014d1 000014d1 000014d1     ................
  50:	000014d1 000014d1 000014d1 000014d1     ................
  60:	000014d1 000014d1 000014d1 000014d1     ................
  70:	000014d1 000014d1 000014d1 000014d1     ................
  80:	000014d1 000014d1 000014d1 000014d1     ................
  90:	000014d1 000014d1 000014d1 000014d1     ................
  a0:	000014d1 000014d1 000014d1 000014d1     ................
  b0:	000014d1 000014d1 000014d1 000014d1     ................
  c0:	000014d1 000014d1 000014d1 000014d1     ................
  d0:	000014d1 000014d1 000014d1 000014d1     ................
  e0:	000014d1 000014d1 000014d1 000014d1     ................
  f0:	000014d1 000014d1 000014d1 000014d1     ................
 100:	000014d1 000014d1 000014d1 000014d1     ................
 110:	000014d1 000014d1 000014d1 000014d1     ................
 120:	000014d1 000014d1 000014d1 000014d1     ................
 130:	000014d1 000014d1 000014d1 000014d1     ................
 140:	000014d1                                ....

00000144 <_vector_end>:
	...

00000200 <m_firmware_info>:
 200:	281ee6de 8fcebb4c 00005b02 0000003c     ...(L....[..<...
 210:	00008000 00000001 00000000 00000000     ................
 220:	9102ffff 00000000 00000000 00000000     ................
	...

Disassembly of section text:

0000023c <__aeabi_uldivmod>:
     23c:	b953      	cbnz	r3, 254 <__aeabi_uldivmod+0x18>
     23e:	b94a      	cbnz	r2, 254 <__aeabi_uldivmod+0x18>
     240:	2900      	cmp	r1, #0
     242:	bf08      	it	eq
     244:	2800      	cmpeq	r0, #0
     246:	bf1c      	itt	ne
     248:	f04f 31ff 	movne.w	r1, #4294967295
     24c:	f04f 30ff 	movne.w	r0, #4294967295
     250:	f000 b96c 	b.w	52c <__aeabi_idiv0>
     254:	f1ad 0c08 	sub.w	ip, sp, #8
     258:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     25c:	f000 f806 	bl	26c <__udivmoddi4>
     260:	f8dd e004 	ldr.w	lr, [sp, #4]
     264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     268:	b004      	add	sp, #16
     26a:	4770      	bx	lr

0000026c <__udivmoddi4>:
     26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     270:	9d08      	ldr	r5, [sp, #32]
     272:	4604      	mov	r4, r0
     274:	4688      	mov	r8, r1
     276:	2b00      	cmp	r3, #0
     278:	d17d      	bne.n	376 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xf6>
     27a:	428a      	cmp	r2, r1
     27c:	4617      	mov	r7, r2
     27e:	d93f      	bls.n	300 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x80>
     280:	fab2 f282 	clz	r2, r2
     284:	b142      	cbz	r2, 298 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x18>
     286:	f1c2 0020 	rsb	r0, r2, #32
     28a:	4091      	lsls	r1, r2
     28c:	4097      	lsls	r7, r2
     28e:	fa24 f000 	lsr.w	r0, r4, r0
     292:	4094      	lsls	r4, r2
     294:	ea40 0801 	orr.w	r8, r0, r1
     298:	ea4f 4c17 	mov.w	ip, r7, lsr #16
     29c:	0c23      	lsrs	r3, r4, #16
     29e:	fa1f fe87 	uxth.w	lr, r7
     2a2:	fbb8 f6fc 	udiv	r6, r8, ip
     2a6:	fb0c 8116 	mls	r1, ip, r6, r8
     2aa:	fb06 f00e 	mul.w	r0, r6, lr
     2ae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     2b2:	4298      	cmp	r0, r3
     2b4:	d905      	bls.n	2c2 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x42>
     2b6:	18fb      	adds	r3, r7, r3
     2b8:	d202      	bcs.n	2c0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x40>
     2ba:	4298      	cmp	r0, r3
     2bc:	f200 8124 	bhi.w	508 <CONFIG_FLASH_SIZE+0x108>
     2c0:	3e01      	subs	r6, #1
     2c2:	1a19      	subs	r1, r3, r0
     2c4:	b2a3      	uxth	r3, r4
     2c6:	fbb1 f0fc 	udiv	r0, r1, ip
     2ca:	fb0c 1110 	mls	r1, ip, r0, r1
     2ce:	fb00 fe0e 	mul.w	lr, r0, lr
     2d2:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     2d6:	45a6      	cmp	lr, r4
     2d8:	d905      	bls.n	2e6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x66>
     2da:	193c      	adds	r4, r7, r4
     2dc:	d202      	bcs.n	2e4 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x64>
     2de:	45a6      	cmp	lr, r4
     2e0:	f200 810f 	bhi.w	502 <CONFIG_FLASH_SIZE+0x102>
     2e4:	3801      	subs	r0, #1
     2e6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
     2ea:	eba4 040e 	sub.w	r4, r4, lr
     2ee:	2600      	movs	r6, #0
     2f0:	b11d      	cbz	r5, 2fa <CONFIG_PM_PARTITION_SIZE_PROVISION+0x7a>
     2f2:	40d4      	lsrs	r4, r2
     2f4:	2300      	movs	r3, #0
     2f6:	e9c5 4300 	strd	r4, r3, [r5]
     2fa:	4631      	mov	r1, r6
     2fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     300:	b902      	cbnz	r2, 304 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x84>
     302:	deff      	udf	#255	; 0xff
     304:	fab2 f282 	clz	r2, r2
     308:	2a00      	cmp	r2, #0
     30a:	d150      	bne.n	3ae <CONFIG_PM_PARTITION_SIZE_PROVISION+0x12e>
     30c:	1bcb      	subs	r3, r1, r7
     30e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     312:	fa1f f887 	uxth.w	r8, r7
     316:	2601      	movs	r6, #1
     318:	0c21      	lsrs	r1, r4, #16
     31a:	fbb3 fcfe 	udiv	ip, r3, lr
     31e:	fb0e 301c 	mls	r0, lr, ip, r3
     322:	460b      	mov	r3, r1
     324:	fb08 f90c 	mul.w	r9, r8, ip
     328:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     32c:	4589      	cmp	r9, r1
     32e:	d90a      	bls.n	346 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xc6>
     330:	1879      	adds	r1, r7, r1
     332:	bf2c      	ite	cs
     334:	2301      	movcs	r3, #1
     336:	2300      	movcc	r3, #0
     338:	4589      	cmp	r9, r1
     33a:	d902      	bls.n	342 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xc2>
     33c:	2b00      	cmp	r3, #0
     33e:	f000 80d9 	beq.w	4f4 <CONFIG_FLASH_SIZE+0xf4>
     342:	f10c 3cff 	add.w	ip, ip, #4294967295
     346:	eba1 0109 	sub.w	r1, r1, r9
     34a:	b2a3      	uxth	r3, r4
     34c:	fbb1 f0fe 	udiv	r0, r1, lr
     350:	fb0e 1110 	mls	r1, lr, r0, r1
     354:	fb08 f800 	mul.w	r8, r8, r0
     358:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
     35c:	45a0      	cmp	r8, r4
     35e:	d905      	bls.n	36c <CONFIG_PM_PARTITION_SIZE_PROVISION+0xec>
     360:	193c      	adds	r4, r7, r4
     362:	d202      	bcs.n	36a <CONFIG_PM_PARTITION_SIZE_PROVISION+0xea>
     364:	45a0      	cmp	r8, r4
     366:	f200 80c9 	bhi.w	4fc <CONFIG_FLASH_SIZE+0xfc>
     36a:	3801      	subs	r0, #1
     36c:	eba4 0408 	sub.w	r4, r4, r8
     370:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     374:	e7bc      	b.n	2f0 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x70>
     376:	428b      	cmp	r3, r1
     378:	d909      	bls.n	38e <CONFIG_PM_PARTITION_SIZE_PROVISION+0x10e>
     37a:	2d00      	cmp	r5, #0
     37c:	f000 80b1 	beq.w	4e2 <CONFIG_FLASH_SIZE+0xe2>
     380:	2600      	movs	r6, #0
     382:	e9c5 0100 	strd	r0, r1, [r5]
     386:	4630      	mov	r0, r6
     388:	4631      	mov	r1, r6
     38a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     38e:	fab3 f683 	clz	r6, r3
     392:	2e00      	cmp	r6, #0
     394:	d146      	bne.n	424 <CONFIG_FLASH_SIZE+0x24>
     396:	428b      	cmp	r3, r1
     398:	f0c0 80a6 	bcc.w	4e8 <CONFIG_FLASH_SIZE+0xe8>
     39c:	4282      	cmp	r2, r0
     39e:	f240 80a3 	bls.w	4e8 <CONFIG_FLASH_SIZE+0xe8>
     3a2:	4630      	mov	r0, r6
     3a4:	2d00      	cmp	r5, #0
     3a6:	d0a8      	beq.n	2fa <CONFIG_PM_PARTITION_SIZE_PROVISION+0x7a>
     3a8:	e9c5 4800 	strd	r4, r8, [r5]
     3ac:	e7a5      	b.n	2fa <CONFIG_PM_PARTITION_SIZE_PROVISION+0x7a>
     3ae:	4097      	lsls	r7, r2
     3b0:	f1c2 0320 	rsb	r3, r2, #32
     3b4:	fa01 f002 	lsl.w	r0, r1, r2
     3b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     3bc:	40d9      	lsrs	r1, r3
     3be:	fa24 f303 	lsr.w	r3, r4, r3
     3c2:	fa1f f887 	uxth.w	r8, r7
     3c6:	4094      	lsls	r4, r2
     3c8:	4303      	orrs	r3, r0
     3ca:	fbb1 f0fe 	udiv	r0, r1, lr
     3ce:	0c1e      	lsrs	r6, r3, #16
     3d0:	fb0e 1110 	mls	r1, lr, r0, r1
     3d4:	fb00 fc08 	mul.w	ip, r0, r8
     3d8:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
     3dc:	458c      	cmp	ip, r1
     3de:	d909      	bls.n	3f4 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x174>
     3e0:	1879      	adds	r1, r7, r1
     3e2:	bf2c      	ite	cs
     3e4:	2601      	movcs	r6, #1
     3e6:	2600      	movcc	r6, #0
     3e8:	458c      	cmp	ip, r1
     3ea:	d902      	bls.n	3f2 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x172>
     3ec:	2e00      	cmp	r6, #0
     3ee:	f000 8093 	beq.w	518 <CONFIG_FLASH_SIZE+0x118>
     3f2:	3801      	subs	r0, #1
     3f4:	eba1 010c 	sub.w	r1, r1, ip
     3f8:	b29b      	uxth	r3, r3
     3fa:	fbb1 f6fe 	udiv	r6, r1, lr
     3fe:	fb0e 1116 	mls	r1, lr, r6, r1
     402:	fb06 fc08 	mul.w	ip, r6, r8
     406:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
     40a:	458c      	cmp	ip, r1
     40c:	d905      	bls.n	41a <CONFIG_FLASH_SIZE+0x1a>
     40e:	1879      	adds	r1, r7, r1
     410:	d202      	bcs.n	418 <CONFIG_FLASH_SIZE+0x18>
     412:	458c      	cmp	ip, r1
     414:	f200 8087 	bhi.w	526 <CONFIG_FLASH_SIZE+0x126>
     418:	3e01      	subs	r6, #1
     41a:	eba1 030c 	sub.w	r3, r1, ip
     41e:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
     422:	e779      	b.n	318 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x98>
     424:	f1c6 0720 	rsb	r7, r6, #32
     428:	fa03 f406 	lsl.w	r4, r3, r6
     42c:	fa02 fc06 	lsl.w	ip, r2, r6
     430:	fa01 fe06 	lsl.w	lr, r1, r6
     434:	40fa      	lsrs	r2, r7
     436:	fa20 f807 	lsr.w	r8, r0, r7
     43a:	40f9      	lsrs	r1, r7
     43c:	fa00 f306 	lsl.w	r3, r0, r6
     440:	4322      	orrs	r2, r4
     442:	ea48 040e 	orr.w	r4, r8, lr
     446:	ea4f 4812 	mov.w	r8, r2, lsr #16
     44a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
     44e:	fa1f f982 	uxth.w	r9, r2
     452:	fbb1 faf8 	udiv	sl, r1, r8
     456:	fb08 111a 	mls	r1, r8, sl, r1
     45a:	fb0a f009 	mul.w	r0, sl, r9
     45e:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
     462:	4570      	cmp	r0, lr
     464:	d90a      	bls.n	47c <CONFIG_FLASH_SIZE+0x7c>
     466:	eb12 0e0e 	adds.w	lr, r2, lr
     46a:	bf2c      	ite	cs
     46c:	2101      	movcs	r1, #1
     46e:	2100      	movcc	r1, #0
     470:	4570      	cmp	r0, lr
     472:	d901      	bls.n	478 <CONFIG_FLASH_SIZE+0x78>
     474:	2900      	cmp	r1, #0
     476:	d052      	beq.n	51e <CONFIG_FLASH_SIZE+0x11e>
     478:	f10a 3aff 	add.w	sl, sl, #4294967295
     47c:	ebae 0e00 	sub.w	lr, lr, r0
     480:	b2a4      	uxth	r4, r4
     482:	fbbe f0f8 	udiv	r0, lr, r8
     486:	fb08 ee10 	mls	lr, r8, r0, lr
     48a:	fb00 f909 	mul.w	r9, r0, r9
     48e:	ea44 4e0e 	orr.w	lr, r4, lr, lsl #16
     492:	45f1      	cmp	r9, lr
     494:	d905      	bls.n	4a2 <CONFIG_FLASH_SIZE+0xa2>
     496:	eb12 0e0e 	adds.w	lr, r2, lr
     49a:	d201      	bcs.n	4a0 <CONFIG_FLASH_SIZE+0xa0>
     49c:	45f1      	cmp	r9, lr
     49e:	d838      	bhi.n	512 <CONFIG_FLASH_SIZE+0x112>
     4a0:	3801      	subs	r0, #1
     4a2:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
     4a6:	ebae 0e09 	sub.w	lr, lr, r9
     4aa:	fba0 890c 	umull	r8, r9, r0, ip
     4ae:	45ce      	cmp	lr, r9
     4b0:	4641      	mov	r1, r8
     4b2:	464c      	mov	r4, r9
     4b4:	d302      	bcc.n	4bc <CONFIG_FLASH_SIZE+0xbc>
     4b6:	d106      	bne.n	4c6 <CONFIG_FLASH_SIZE+0xc6>
     4b8:	4543      	cmp	r3, r8
     4ba:	d204      	bcs.n	4c6 <CONFIG_FLASH_SIZE+0xc6>
     4bc:	3801      	subs	r0, #1
     4be:	ebb8 010c 	subs.w	r1, r8, ip
     4c2:	eb69 0402 	sbc.w	r4, r9, r2
     4c6:	b315      	cbz	r5, 50e <CONFIG_FLASH_SIZE+0x10e>
     4c8:	1a5a      	subs	r2, r3, r1
     4ca:	eb6e 0e04 	sbc.w	lr, lr, r4
     4ce:	40f2      	lsrs	r2, r6
     4d0:	fa0e f707 	lsl.w	r7, lr, r7
     4d4:	fa2e f306 	lsr.w	r3, lr, r6
     4d8:	2600      	movs	r6, #0
     4da:	4317      	orrs	r7, r2
     4dc:	e9c5 7300 	strd	r7, r3, [r5]
     4e0:	e70b      	b.n	2fa <CONFIG_PM_PARTITION_SIZE_PROVISION+0x7a>
     4e2:	462e      	mov	r6, r5
     4e4:	4628      	mov	r0, r5
     4e6:	e708      	b.n	2fa <CONFIG_PM_PARTITION_SIZE_PROVISION+0x7a>
     4e8:	1a84      	subs	r4, r0, r2
     4ea:	eb61 0103 	sbc.w	r1, r1, r3
     4ee:	2001      	movs	r0, #1
     4f0:	4688      	mov	r8, r1
     4f2:	e757      	b.n	3a4 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x124>
     4f4:	f1ac 0c02 	sub.w	ip, ip, #2
     4f8:	4439      	add	r1, r7
     4fa:	e724      	b.n	346 <CONFIG_PM_PARTITION_SIZE_PROVISION+0xc6>
     4fc:	3802      	subs	r0, #2
     4fe:	443c      	add	r4, r7
     500:	e734      	b.n	36c <CONFIG_PM_PARTITION_SIZE_PROVISION+0xec>
     502:	3802      	subs	r0, #2
     504:	443c      	add	r4, r7
     506:	e6ee      	b.n	2e6 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x66>
     508:	3e02      	subs	r6, #2
     50a:	443b      	add	r3, r7
     50c:	e6d9      	b.n	2c2 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x42>
     50e:	462e      	mov	r6, r5
     510:	e6f3      	b.n	2fa <CONFIG_PM_PARTITION_SIZE_PROVISION+0x7a>
     512:	3802      	subs	r0, #2
     514:	4496      	add	lr, r2
     516:	e7c4      	b.n	4a2 <CONFIG_FLASH_SIZE+0xa2>
     518:	3802      	subs	r0, #2
     51a:	4439      	add	r1, r7
     51c:	e76a      	b.n	3f4 <CONFIG_PM_PARTITION_SIZE_PROVISION+0x174>
     51e:	f1aa 0a02 	sub.w	sl, sl, #2
     522:	4496      	add	lr, r2
     524:	e7aa      	b.n	47c <CONFIG_FLASH_SIZE+0x7c>
     526:	3e02      	subs	r6, #2
     528:	4439      	add	r1, r7
     52a:	e776      	b.n	41a <CONFIG_FLASH_SIZE+0x1a>

0000052c <__aeabi_idiv0>:
     52c:	4770      	bx	lr
     52e:	bf00      	nop

00000530 <__gnu_cmse_nonsecure_call>:
     530:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
     534:	4627      	mov	r7, r4
     536:	46a0      	mov	r8, r4
     538:	46a1      	mov	r9, r4
     53a:	46a2      	mov	sl, r4
     53c:	46a3      	mov	fp, r4
     53e:	46a4      	mov	ip, r4
     540:	ed2d 8b10 	vpush	{d8-d15}
     544:	f04f 0500 	mov.w	r5, #0
     548:	ec45 5b18 	vmov	d8, r5, r5
     54c:	ec45 5a19 	vmov	s18, s19, r5, r5
     550:	ec45 5a1a 	vmov	s20, s21, r5, r5
     554:	ec45 5a1b 	vmov	s22, s23, r5, r5
     558:	ec45 5a1c 	vmov	s24, s25, r5, r5
     55c:	ec45 5a1d 	vmov	s26, s27, r5, r5
     560:	ec45 5a1e 	vmov	s28, s29, r5, r5
     564:	ec45 5a1f 	vmov	s30, s31, r5, r5
     568:	eef1 5a10 	vmrs	r5, fpscr
     56c:	f64f 7660 	movw	r6, #65376	; 0xff60
     570:	f6c0 76ff 	movt	r6, #4095	; 0xfff
     574:	4035      	ands	r5, r6
     576:	eee1 5a10 	vmsr	fpscr, r5
     57a:	f384 8800 	msr	CPSR_f, r4
     57e:	4625      	mov	r5, r4
     580:	4626      	mov	r6, r4
     582:	47a4      	blxns	r4
     584:	ecbd 8b10 	vpop	{d8-d15}
     588:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0000058c <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     58c:	680b      	ldr	r3, [r1, #0]
     58e:	3301      	adds	r3, #1
     590:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     592:	4b01      	ldr	r3, [pc, #4]	; (598 <char_out+0xc>)
     594:	681b      	ldr	r3, [r3, #0]
     596:	4718      	bx	r3
     598:	20000000 	.word	0x20000000

0000059c <_printk_dec_ulong>:
 * @return N/A
 */
static void _printk_dec_ulong(out_func_t out, void *ctx,
			      const unsigned long num, enum pad_type padding,
			      int min_width)
{
     59c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5a0:	ed2d 8b02 	vpush	{d8}
     5a4:	b083      	sub	sp, #12
     5a6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
     5a8:	469a      	mov	sl, r3
     5aa:	2c01      	cmp	r4, #1
     5ac:	bfb8      	it	lt
     5ae:	2401      	movlt	r4, #1
     5b0:	2b01      	cmp	r3, #1
     5b2:	bf0c      	ite	eq
     5b4:	2330      	moveq	r3, #48	; 0x30
     5b6:	2320      	movne	r3, #32
     5b8:	4615      	mov	r5, r2
     5ba:	4606      	mov	r6, r0
     5bc:	ee08 3a10 	vmov	s16, r3
     5c0:	2701      	movs	r7, #1
     5c2:	f04f 080a 	mov.w	r8, #10
     5c6:	2200      	movs	r2, #0
     5c8:	f8df b074 	ldr.w	fp, [pc, #116]	; 640 <_printk_dec_ulong+0xa4>
	if (min_width <= 0) {
		min_width = 1;
	}

	while (pos >= 10) {
		if (found_largest_digit != 0 || remainder >= pos) {
     5cc:	fbb5 f9fb 	udiv	r9, r5, fp
     5d0:	b90a      	cbnz	r2, 5d6 <_printk_dec_ulong+0x3a>
     5d2:	45ab      	cmp	fp, r5
     5d4:	d820      	bhi.n	618 <_printk_dec_ulong+0x7c>
			found_largest_digit = 1;
			out((int)(remainder / pos + 48), ctx);
     5d6:	f109 0030 	add.w	r0, r9, #48	; 0x30
     5da:	9100      	str	r1, [sp, #0]
     5dc:	47b0      	blx	r6
			found_largest_digit = 1;
     5de:	2201      	movs	r2, #1
			digits++;
     5e0:	3701      	adds	r7, #1
		} else if (remaining <= min_width
				&& padding < PAD_SPACE_AFTER) {
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
			digits++;
     5e2:	9900      	ldr	r1, [sp, #0]
		}
		remaining--;
		remainder %= pos;
		pos /= 10;
     5e4:	230a      	movs	r3, #10
		remaining--;
     5e6:	f108 38ff 	add.w	r8, r8, #4294967295
	while (pos >= 10) {
     5ea:	f1b8 0f01 	cmp.w	r8, #1
		remainder %= pos;
     5ee:	fb0b 5519 	mls	r5, fp, r9, r5
		pos /= 10;
     5f2:	fbbb fbf3 	udiv	fp, fp, r3
	while (pos >= 10) {
     5f6:	d1e9      	bne.n	5cc <_printk_dec_ulong+0x30>
	}
	out((int)(remainder + 48), ctx);
     5f8:	f105 0030 	add.w	r0, r5, #48	; 0x30
     5fc:	9100      	str	r1, [sp, #0]
     5fe:	47b0      	blx	r6

	if (padding == PAD_SPACE_AFTER) {
     600:	f1ba 0f03 	cmp.w	sl, #3
     604:	9900      	ldr	r1, [sp, #0]
     606:	d102      	bne.n	60e <_printk_dec_ulong+0x72>
		remaining = min_width - digits;
     608:	1be4      	subs	r4, r4, r7
		while (remaining-- > 0) {
     60a:	2c00      	cmp	r4, #0
     60c:	dc11      	bgt.n	632 <_printk_dec_ulong+0x96>
			out(' ', ctx);
		}
	}
}
     60e:	b003      	add	sp, #12
     610:	ecbd 8b02 	vpop	{d8}
     614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		} else if (remaining <= min_width
     618:	4544      	cmp	r4, r8
     61a:	dbe3      	blt.n	5e4 <_printk_dec_ulong+0x48>
				&& padding < PAD_SPACE_AFTER) {
     61c:	f1ba 0f02 	cmp.w	sl, #2
     620:	d8e0      	bhi.n	5e4 <_printk_dec_ulong+0x48>
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
     622:	ee18 0a10 	vmov	r0, s16
     626:	e9cd 1200 	strd	r1, r2, [sp]
			digits++;
     62a:	3701      	adds	r7, #1
			out((int)(padding == PAD_ZERO_BEFORE ? '0' : ' '), ctx);
     62c:	47b0      	blx	r6
			digits++;
     62e:	9a01      	ldr	r2, [sp, #4]
     630:	e7d7      	b.n	5e2 <_printk_dec_ulong+0x46>
			out(' ', ctx);
     632:	2020      	movs	r0, #32
     634:	9100      	str	r1, [sp, #0]
     636:	3c01      	subs	r4, #1
     638:	47b0      	blx	r6
     63a:	9900      	ldr	r1, [sp, #0]
     63c:	e7e5      	b.n	60a <_printk_dec_ulong+0x6e>
     63e:	bf00      	nop
     640:	3b9aca00 	.word	0x3b9aca00

00000644 <__printk_hook_install>:
	_char_out = fn;
     644:	4b01      	ldr	r3, [pc, #4]	; (64c <__printk_hook_install+0x8>)
     646:	6018      	str	r0, [r3, #0]
}
     648:	4770      	bx	lr
     64a:	bf00      	nop
     64c:	20000000 	.word	0x20000000

00000650 <z_vprintk>:
{
     650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char length_mod = 0;
     654:	2700      	movs	r7, #0
{
     656:	4605      	mov	r5, r0
     658:	468b      	mov	fp, r1
	int min_width = -1;
     65a:	f04f 39ff 	mov.w	r9, #4294967295
	enum pad_type padding = PAD_NONE;
     65e:	46b8      	mov	r8, r7
{
     660:	461c      	mov	r4, r3
     662:	b08d      	sub	sp, #52	; 0x34
     664:	1e53      	subs	r3, r2, #1
     666:	9303      	str	r3, [sp, #12]
			might_format = 0;
     668:	2600      	movs	r6, #0
					break;
     66a:	e005      	b.n	678 <z_vprintk+0x28>
		if (!might_format) {
     66c:	b96e      	cbnz	r6, 68a <z_vprintk+0x3a>
			if (*fmt != '%') {
     66e:	2825      	cmp	r0, #37	; 0x25
     670:	f000 8171 	beq.w	956 <CONFIG_ISR_STACK_SIZE+0x156>
				out((int)*fmt, ctx);
     674:	4659      	mov	r1, fp
     676:	47a8      	blx	r5
	while (*fmt) {
     678:	9b03      	ldr	r3, [sp, #12]
     67a:	f813 0f01 	ldrb.w	r0, [r3, #1]!
     67e:	9303      	str	r3, [sp, #12]
     680:	2800      	cmp	r0, #0
     682:	d1f3      	bne.n	66c <z_vprintk+0x1c>
}
     684:	b00d      	add	sp, #52	; 0x34
     686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			switch (*fmt) {
     68a:	287a      	cmp	r0, #122	; 0x7a
     68c:	d80a      	bhi.n	6a4 <z_vprintk+0x54>
     68e:	2862      	cmp	r0, #98	; 0x62
     690:	d810      	bhi.n	6b4 <z_vprintk+0x64>
     692:	2830      	cmp	r0, #48	; 0x30
     694:	d054      	beq.n	740 <z_vprintk+0xf0>
     696:	d845      	bhi.n	724 <z_vprintk+0xd4>
     698:	2825      	cmp	r0, #37	; 0x25
     69a:	f000 815a 	beq.w	952 <CONFIG_ISR_STACK_SIZE+0x152>
     69e:	282d      	cmp	r0, #45	; 0x2d
     6a0:	f000 815f 	beq.w	962 <CONFIG_ISR_STACK_SIZE+0x162>
					out((int)'%', ctx);
     6a4:	4659      	mov	r1, fp
     6a6:	2025      	movs	r0, #37	; 0x25
     6a8:	47a8      	blx	r5
					out((int)*fmt, ctx);
     6aa:	4659      	mov	r1, fp
     6ac:	9b03      	ldr	r3, [sp, #12]
     6ae:	7818      	ldrb	r0, [r3, #0]
     6b0:	47a8      	blx	r5
     6b2:	e7d9      	b.n	668 <z_vprintk+0x18>
     6b4:	f1a0 0363 	sub.w	r3, r0, #99	; 0x63
     6b8:	2b17      	cmp	r3, #23
     6ba:	d8f3      	bhi.n	6a4 <z_vprintk+0x54>
     6bc:	a201      	add	r2, pc, #4	; (adr r2, 6c4 <z_vprintk+0x74>)
     6be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     6c2:	bf00      	nop
     6c4:	0000094b 	.word	0x0000094b
     6c8:	0000078f 	.word	0x0000078f
     6cc:	000006a5 	.word	0x000006a5
     6d0:	000006a5 	.word	0x000006a5
     6d4:	000006a5 	.word	0x000006a5
     6d8:	00000771 	.word	0x00000771
     6dc:	0000078f 	.word	0x0000078f
     6e0:	000006a5 	.word	0x000006a5
     6e4:	000006a5 	.word	0x000006a5
     6e8:	00000771 	.word	0x00000771
     6ec:	000006a5 	.word	0x000006a5
     6f0:	000006a5 	.word	0x000006a5
     6f4:	000006a5 	.word	0x000006a5
     6f8:	00000831 	.word	0x00000831
     6fc:	000006a5 	.word	0x000006a5
     700:	000006a5 	.word	0x000006a5
     704:	0000091b 	.word	0x0000091b
     708:	000006a5 	.word	0x000006a5
     70c:	000007ff 	.word	0x000007ff
     710:	000006a5 	.word	0x000006a5
     714:	000006a5 	.word	0x000006a5
     718:	0000072d 	.word	0x0000072d
     71c:	000006a5 	.word	0x000006a5
     720:	00000771 	.word	0x00000771
			switch (*fmt) {
     724:	2839      	cmp	r0, #57	; 0x39
     726:	d91a      	bls.n	75e <z_vprintk+0x10e>
     728:	2858      	cmp	r0, #88	; 0x58
     72a:	d1bb      	bne.n	6a4 <z_vprintk+0x54>
				if (*fmt == 'p') {
     72c:	9b03      	ldr	r3, [sp, #12]
     72e:	781b      	ldrb	r3, [r3, #0]
     730:	2b70      	cmp	r3, #112	; 0x70
     732:	f040 8088 	bne.w	846 <CONFIG_ISR_STACK_SIZE+0x46>
					x = va_arg(ap, unsigned int);
     736:	f854 3b04 	ldr.w	r3, [r4], #4
     73a:	2200      	movs	r2, #0
     73c:	9306      	str	r3, [sp, #24]
     73e:	e090      	b.n	862 <CONFIG_ISR_STACK_SIZE+0x62>
				if (min_width < 0 && padding == PAD_NONE) {
     740:	f1b9 0f00 	cmp.w	r9, #0
     744:	da0e      	bge.n	764 <z_vprintk+0x114>
     746:	f1b8 0f00 	cmp.w	r8, #0
     74a:	f000 810d 	beq.w	968 <CONFIG_ISR_STACK_SIZE+0x168>
					min_width = *fmt - '0';
     74e:	f1a0 0930 	sub.w	r9, r0, #48	; 0x30
					padding = PAD_SPACE_BEFORE;
     752:	f1b8 0f00 	cmp.w	r8, #0
     756:	bf08      	it	eq
     758:	f04f 0802 	moveq.w	r8, #2
     75c:	e78c      	b.n	678 <z_vprintk+0x28>
				if (min_width < 0) {
     75e:	f1b9 0f00 	cmp.w	r9, #0
     762:	dbf4      	blt.n	74e <z_vprintk+0xfe>
					min_width = 10 * min_width + *fmt - '0';
     764:	230a      	movs	r3, #10
     766:	fb03 0909 	mla	r9, r3, r9, r0
     76a:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
     76e:	e7f0      	b.n	752 <z_vprintk+0x102>
				if (*fmt == 'h' && length_mod == 'h') {
     770:	2868      	cmp	r0, #104	; 0x68
     772:	d103      	bne.n	77c <z_vprintk+0x12c>
     774:	2f68      	cmp	r7, #104	; 0x68
     776:	d106      	bne.n	786 <z_vprintk+0x136>
					length_mod = 'H';
     778:	2748      	movs	r7, #72	; 0x48
     77a:	e77d      	b.n	678 <z_vprintk+0x28>
				} else if (*fmt == 'l' && length_mod == 'l') {
     77c:	286c      	cmp	r0, #108	; 0x6c
     77e:	d102      	bne.n	786 <z_vprintk+0x136>
     780:	2f6c      	cmp	r7, #108	; 0x6c
     782:	f000 80f4 	beq.w	96e <CONFIG_ISR_STACK_SIZE+0x16e>
				} else if (length_mod == 0) {
     786:	2f00      	cmp	r7, #0
     788:	d18c      	bne.n	6a4 <z_vprintk+0x54>
     78a:	4607      	mov	r7, r0
     78c:	e774      	b.n	678 <z_vprintk+0x28>
				if (length_mod == 'z') {
     78e:	2f7a      	cmp	r7, #122	; 0x7a
     790:	d102      	bne.n	798 <z_vprintk+0x148>
					d = va_arg(ap, int);
     792:	f854 6b04 	ldr.w	r6, [r4], #4
     796:	e021      	b.n	7dc <z_vprintk+0x18c>
				} else if (length_mod == 'l') {
     798:	2f6c      	cmp	r7, #108	; 0x6c
     79a:	d0fa      	beq.n	792 <z_vprintk+0x142>
				} else if (length_mod == 'L') {
     79c:	2f4c      	cmp	r7, #76	; 0x4c
     79e:	d1f8      	bne.n	792 <z_vprintk+0x142>
					long long lld = va_arg(ap, long long);
     7a0:	3407      	adds	r4, #7
     7a2:	f024 0407 	bic.w	r4, r4, #7
     7a6:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     7aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
					if (lld > __LONG_MAX__ ||
     7ae:	9b04      	ldr	r3, [sp, #16]
     7b0:	f04f 30ff 	mov.w	r0, #4294967295
     7b4:	f113 4100 	adds.w	r1, r3, #2147483648	; 0x80000000
     7b8:	9b05      	ldr	r3, [sp, #20]
     7ba:	9108      	str	r1, [sp, #32]
     7bc:	f143 0100 	adc.w	r1, r3, #0
     7c0:	9109      	str	r1, [sp, #36]	; 0x24
     7c2:	2100      	movs	r1, #0
     7c4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
     7c8:	4299      	cmp	r1, r3
     7ca:	bf08      	it	eq
     7cc:	4290      	cmpeq	r0, r2
     7ce:	d204      	bcs.n	7da <z_vprintk+0x18a>
						print_err(out, ctx);
     7d0:	4659      	mov	r1, fp
     7d2:	4628      	mov	r0, r5
     7d4:	f003 fe31 	bl	443a <print_err>
						break;
     7d8:	e746      	b.n	668 <z_vprintk+0x18>
					d = lld;
     7da:	9e04      	ldr	r6, [sp, #16]
				if (d < 0) {
     7dc:	2e00      	cmp	r6, #0
     7de:	da05      	bge.n	7ec <z_vprintk+0x19c>
					out((int)'-', ctx);
     7e0:	4659      	mov	r1, fp
     7e2:	202d      	movs	r0, #45	; 0x2d
     7e4:	47a8      	blx	r5
					d = -d;
     7e6:	4276      	negs	r6, r6
					min_width--;
     7e8:	f109 39ff 	add.w	r9, r9, #4294967295
				_printk_dec_ulong(out, ctx, d, padding,
     7ec:	4643      	mov	r3, r8
     7ee:	4632      	mov	r2, r6
     7f0:	f8cd 9000 	str.w	r9, [sp]
				_printk_dec_ulong(out, ctx, u, padding,
     7f4:	4659      	mov	r1, fp
     7f6:	4628      	mov	r0, r5
     7f8:	f7ff fed0 	bl	59c <_printk_dec_ulong>
				break;
     7fc:	e734      	b.n	668 <z_vprintk+0x18>
				if (length_mod == 'z') {
     7fe:	2f7a      	cmp	r7, #122	; 0x7a
     800:	d102      	bne.n	808 <CONFIG_ISR_STACK_SIZE+0x8>
					u = va_arg(ap, unsigned int);
     802:	f854 2b04 	ldr.w	r2, [r4], #4
     806:	e00f      	b.n	828 <CONFIG_ISR_STACK_SIZE+0x28>
				} else if (length_mod == 'l') {
     808:	2f6c      	cmp	r7, #108	; 0x6c
     80a:	d0fa      	beq.n	802 <CONFIG_ISR_STACK_SIZE+0x2>
				} else if (length_mod == 'L') {
     80c:	2f4c      	cmp	r7, #76	; 0x4c
     80e:	d1f8      	bne.n	802 <CONFIG_ISR_STACK_SIZE+0x2>
					if (llu > ~0UL) {
     810:	2100      	movs	r1, #0
     812:	f04f 30ff 	mov.w	r0, #4294967295
					unsigned long long llu =
     816:	3407      	adds	r4, #7
     818:	f024 0407 	bic.w	r4, r4, #7
     81c:	e8f4 2302 	ldrd	r2, r3, [r4], #8
					if (llu > ~0UL) {
     820:	4299      	cmp	r1, r3
     822:	bf08      	it	eq
     824:	4290      	cmpeq	r0, r2
     826:	d3d3      	bcc.n	7d0 <z_vprintk+0x180>
				_printk_dec_ulong(out, ctx, u, padding,
     828:	4643      	mov	r3, r8
     82a:	f8cd 9000 	str.w	r9, [sp]
     82e:	e7e1      	b.n	7f4 <z_vprintk+0x1a4>
				out('0', ctx);
     830:	4659      	mov	r1, fp
     832:	2030      	movs	r0, #48	; 0x30
     834:	47a8      	blx	r5
				out('x', ctx);
     836:	4659      	mov	r1, fp
     838:	2078      	movs	r0, #120	; 0x78
     83a:	47a8      	blx	r5
					min_width = 8;
     83c:	f04f 0908 	mov.w	r9, #8
				padding = PAD_ZERO_BEFORE;
     840:	f04f 0801 	mov.w	r8, #1
     844:	e772      	b.n	72c <z_vprintk+0xdc>
				} else if (length_mod == 'l') {
     846:	2f6c      	cmp	r7, #108	; 0x6c
     848:	f43f af75 	beq.w	736 <z_vprintk+0xe6>
				} else if (length_mod == 'L') {
     84c:	2f4c      	cmp	r7, #76	; 0x4c
     84e:	f47f af72 	bne.w	736 <z_vprintk+0xe6>
					x = va_arg(ap, unsigned long long);
     852:	1de3      	adds	r3, r4, #7
     854:	f023 0307 	bic.w	r3, r3, #7
     858:	461c      	mov	r4, r3
     85a:	f854 2b08 	ldr.w	r2, [r4], #8
     85e:	9206      	str	r2, [sp, #24]
     860:	685a      	ldr	r2, [r3, #4]
	int digits = 0;
     862:	2100      	movs	r1, #0
	int remaining = 16; /* 16 digits max */
     864:	2310      	movs	r3, #16
	int shift = sizeof(num) * 8;
     866:	f04f 0a40 	mov.w	sl, #64	; 0x40
	int digits = 0;
     86a:	9104      	str	r1, [sp, #16]
	int found_largest_digit = 0;
     86c:	9107      	str	r1, [sp, #28]
		shift -= 4;
     86e:	f1aa 0a04 	sub.w	sl, sl, #4
		nibble = (num >> shift) & 0xf;
     872:	9906      	ldr	r1, [sp, #24]
     874:	f1ca 0e20 	rsb	lr, sl, #32
     878:	f1aa 0c20 	sub.w	ip, sl, #32
     87c:	fa21 f00a 	lsr.w	r0, r1, sl
     880:	fa02 fe0e 	lsl.w	lr, r2, lr
     884:	ea40 000e 	orr.w	r0, r0, lr
     888:	fa22 fc0c 	lsr.w	ip, r2, ip
     88c:	ea40 000c 	orr.w	r0, r0, ip
		if (nibble != 0 || found_largest_digit != 0 || shift == 0) {
     890:	f010 000f 	ands.w	r0, r0, #15
     894:	d107      	bne.n	8a6 <CONFIG_ISR_STACK_SIZE+0xa6>
     896:	9907      	ldr	r1, [sp, #28]
     898:	b911      	cbnz	r1, 8a0 <CONFIG_ISR_STACK_SIZE+0xa0>
     89a:	f1ba 0f00 	cmp.w	sl, #0
     89e:	d125      	bne.n	8ec <CONFIG_ISR_STACK_SIZE+0xec>
			nibble += nibble > 9 ? 87 : 48;
     8a0:	f04f 0c30 	mov.w	ip, #48	; 0x30
     8a4:	e005      	b.n	8b2 <CONFIG_ISR_STACK_SIZE+0xb2>
     8a6:	2809      	cmp	r0, #9
     8a8:	bf8c      	ite	hi
     8aa:	f04f 0c57 	movhi.w	ip, #87	; 0x57
     8ae:	f04f 0c30 	movls.w	ip, #48	; 0x30
     8b2:	4460      	add	r0, ip
			out((int)nibble, ctx);
     8b4:	4659      	mov	r1, fp
     8b6:	b240      	sxtb	r0, r0
     8b8:	920a      	str	r2, [sp, #40]	; 0x28
     8ba:	9307      	str	r3, [sp, #28]
     8bc:	47a8      	blx	r5
			digits++;
     8be:	9b04      	ldr	r3, [sp, #16]
	while (shift >= 4) {
     8c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
			digits++;
     8c2:	3301      	adds	r3, #1
     8c4:	9304      	str	r3, [sp, #16]
	while (shift >= 4) {
     8c6:	9b07      	ldr	r3, [sp, #28]
     8c8:	f1ba 0f00 	cmp.w	sl, #0
     8cc:	d123      	bne.n	916 <CONFIG_ISR_STACK_SIZE+0x116>
	if (padding == PAD_SPACE_AFTER) {
     8ce:	f1b8 0f03 	cmp.w	r8, #3
     8d2:	f47f aec9 	bne.w	668 <z_vprintk+0x18>
		remaining = min_width * 2 - digits;
     8d6:	9b04      	ldr	r3, [sp, #16]
     8d8:	ebc3 0649 	rsb	r6, r3, r9, lsl #1
		while (remaining-- > 0) {
     8dc:	2e00      	cmp	r6, #0
     8de:	f77f aec3 	ble.w	668 <z_vprintk+0x18>
			out(' ', ctx);
     8e2:	4659      	mov	r1, fp
     8e4:	2020      	movs	r0, #32
     8e6:	47a8      	blx	r5
     8e8:	3e01      	subs	r6, #1
     8ea:	e7f7      	b.n	8dc <CONFIG_ISR_STACK_SIZE+0xdc>
		if (remaining-- <= min_width) {
     8ec:	1e59      	subs	r1, r3, #1
     8ee:	4599      	cmp	r9, r3
     8f0:	910a      	str	r1, [sp, #40]	; 0x28
     8f2:	db07      	blt.n	904 <CONFIG_ISR_STACK_SIZE+0x104>
			if (padding == PAD_ZERO_BEFORE) {
     8f4:	f1b8 0f01 	cmp.w	r8, #1
     8f8:	d106      	bne.n	908 <CONFIG_ISR_STACK_SIZE+0x108>
				out('0', ctx);
     8fa:	4659      	mov	r1, fp
     8fc:	2030      	movs	r0, #48	; 0x30
     8fe:	920b      	str	r2, [sp, #44]	; 0x2c
				out(' ', ctx);
     900:	47a8      	blx	r5
     902:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
			nibble += nibble > 9 ? 87 : 48;
     904:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     906:	e7b2      	b.n	86e <CONFIG_ISR_STACK_SIZE+0x6e>
			} else if (padding == PAD_SPACE_BEFORE) {
     908:	f1b8 0f02 	cmp.w	r8, #2
     90c:	d1fa      	bne.n	904 <CONFIG_ISR_STACK_SIZE+0x104>
				out(' ', ctx);
     90e:	4659      	mov	r1, fp
     910:	2020      	movs	r0, #32
     912:	920b      	str	r2, [sp, #44]	; 0x2c
     914:	e7f4      	b.n	900 <CONFIG_ISR_STACK_SIZE+0x100>
			found_largest_digit = 1;
     916:	9607      	str	r6, [sp, #28]
     918:	e7a9      	b.n	86e <CONFIG_ISR_STACK_SIZE+0x6e>
				char *s = va_arg(ap, char *);
     91a:	f854 6b04 	ldr.w	r6, [r4], #4
				while (*s) {
     91e:	46b2      	mov	sl, r6
     920:	4653      	mov	r3, sl
     922:	f81a 0b01 	ldrb.w	r0, [sl], #1
     926:	b968      	cbnz	r0, 944 <CONFIG_ISR_STACK_SIZE+0x144>
				if (padding == PAD_SPACE_AFTER) {
     928:	f1b8 0f03 	cmp.w	r8, #3
     92c:	d121      	bne.n	972 <CONFIG_ISR_STACK_SIZE+0x172>
					int remaining = min_width - (s - start);
     92e:	1b9e      	subs	r6, r3, r6
     930:	eba9 0606 	sub.w	r6, r9, r6
					while (remaining-- > 0) {
     934:	2e00      	cmp	r6, #0
     936:	f77f ae97 	ble.w	668 <z_vprintk+0x18>
						out(' ', ctx);
     93a:	4659      	mov	r1, fp
     93c:	2020      	movs	r0, #32
     93e:	47a8      	blx	r5
     940:	3e01      	subs	r6, #1
     942:	e7f7      	b.n	934 <CONFIG_ISR_STACK_SIZE+0x134>
					out((int)(*s++), ctx);
     944:	4659      	mov	r1, fp
     946:	47a8      	blx	r5
     948:	e7ea      	b.n	920 <CONFIG_ISR_STACK_SIZE+0x120>
				out(c, ctx);
     94a:	4659      	mov	r1, fp
     94c:	f854 0b04 	ldr.w	r0, [r4], #4
     950:	e6ae      	b.n	6b0 <z_vprintk+0x60>
				out((int)'%', ctx);
     952:	4659      	mov	r1, fp
     954:	e6ac      	b.n	6b0 <z_vprintk+0x60>
				length_mod = 0;
     956:	4637      	mov	r7, r6
				padding = PAD_NONE;
     958:	46b0      	mov	r8, r6
				min_width = -1;
     95a:	f04f 39ff 	mov.w	r9, #4294967295
				might_format = 1;
     95e:	2601      	movs	r6, #1
     960:	e68a      	b.n	678 <z_vprintk+0x28>
			switch (*fmt) {
     962:	f04f 0803 	mov.w	r8, #3
     966:	e687      	b.n	678 <z_vprintk+0x28>
					padding = PAD_ZERO_BEFORE;
     968:	f04f 0801 	mov.w	r8, #1
     96c:	e684      	b.n	678 <z_vprintk+0x28>
					length_mod = 'L';
     96e:	274c      	movs	r7, #76	; 0x4c
     970:	e682      	b.n	678 <z_vprintk+0x28>
			might_format = 0;
     972:	4606      	mov	r6, r0
		++fmt;
     974:	e680      	b.n	678 <z_vprintk+0x28>
     976:	bf00      	nop

00000978 <vprintk>:
{
     978:	b507      	push	{r0, r1, r2, lr}
     97a:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
     97c:	2100      	movs	r1, #0
{
     97e:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
     980:	9101      	str	r1, [sp, #4]
	z_vprintk(char_out, &ctx, fmt, ap);
     982:	4803      	ldr	r0, [pc, #12]	; (990 <vprintk+0x18>)
     984:	a901      	add	r1, sp, #4
     986:	f7ff fe63 	bl	650 <z_vprintk>
}
     98a:	b003      	add	sp, #12
     98c:	f85d fb04 	ldr.w	pc, [sp], #4
     990:	0000058d 	.word	0x0000058d

00000994 <nordicsemi_nrf91_init>:
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
     994:	f04f 0220 	mov.w	r2, #32
     998:	f3ef 8311 	mrs	r3, BASEPRI
     99c:	f382 8811 	msr	BASEPRI, r2
     9a0:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
     9a4:	2101      	movs	r1, #1
     9a6:	4a04      	ldr	r2, [pc, #16]	; (9b8 <nordicsemi_nrf91_init+0x24>)
     9a8:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     9ac:	f383 8811 	msr	BASEPRI, r3
     9b0:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
     9b4:	2000      	movs	r0, #0
     9b6:	4770      	bx	lr
     9b8:	50039000 	.word	0x50039000

000009bc <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
     9bc:	b120      	cbz	r0, 9c8 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
     9be:	4b03      	ldr	r3, [pc, #12]	; (9cc <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
     9c0:	0180      	lsls	r0, r0, #6
     9c2:	f043 0301 	orr.w	r3, r3, #1
     9c6:	4718      	bx	r3

void arch_busy_wait(u32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
     9c8:	4770      	bx	lr
     9ca:	bf00      	nop
     9cc:	00005120 	.word	0x00005120

000009d0 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(struct device *arg)
{
     9d0:	b508      	push	{r3, lr}
	if (z_syscall_trap()) {
		return (struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     9d2:	4806      	ldr	r0, [pc, #24]	; (9ec <uart_console_init+0x1c>)
     9d4:	f001 fea4 	bl	2720 <z_impl_device_get_binding>

	ARG_UNUSED(arg);

	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
     9d8:	4b05      	ldr	r3, [pc, #20]	; (9f0 <uart_console_init+0x20>)
     9da:	6018      	str	r0, [r3, #0]
	__stdout_hook_install(console_out);
     9dc:	4805      	ldr	r0, [pc, #20]	; (9f4 <uart_console_init+0x24>)
     9de:	f001 f8f7 	bl	1bd0 <__stdout_hook_install>
	__printk_hook_install(console_out);
     9e2:	4804      	ldr	r0, [pc, #16]	; (9f4 <uart_console_init+0x24>)
     9e4:	f7ff fe2e 	bl	644 <__printk_hook_install>
#endif

	uart_console_hook_install();

	return 0;
}
     9e8:	2000      	movs	r0, #0
     9ea:	bd08      	pop	{r3, pc}
     9ec:	000053d2 	.word	0x000053d2
     9f0:	20000188 	.word	0x20000188
     9f4:	000009f9 	.word	0x000009f9

000009f8 <console_out>:
	if ('\n' == c) {
     9f8:	280a      	cmp	r0, #10
{
     9fa:	b538      	push	{r3, r4, r5, lr}
     9fc:	4604      	mov	r4, r0
     9fe:	4d07      	ldr	r5, [pc, #28]	; (a1c <console_out+0x24>)
	if ('\n' == c) {
     a00:	d104      	bne.n	a0c <console_out+0x14>
     a02:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->driver_api;

	api->poll_out(dev, out_char);
     a04:	6883      	ldr	r3, [r0, #8]
     a06:	210d      	movs	r1, #13
     a08:	685b      	ldr	r3, [r3, #4]
     a0a:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
     a0c:	6828      	ldr	r0, [r5, #0]
     a0e:	6883      	ldr	r3, [r0, #8]
     a10:	b2e1      	uxtb	r1, r4
     a12:	685b      	ldr	r3, [r3, #4]
     a14:	4798      	blx	r3
}
     a16:	4620      	mov	r0, r4
     a18:	bd38      	pop	{r3, r4, r5, pc}
     a1a:	bf00      	nop
     a1c:	20000188 	.word	0x20000188

00000a20 <clkstarted_handle.constprop.0>:
DEVICE_AND_API_INIT(clock_nrf, DT_INST_LABEL(0),
		    clk_init, &data, &config, PRE_KERNEL_1,
		    CONFIG_KERNEL_INIT_PRIORITY_DEVICE,
		    &clock_control_api);

static void clkstarted_handle(struct device *dev,
     a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
{
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
	struct clock_control_async_data *async_data;

	DBG(dev, type, "Clock started");
	sub_data->started = true;
     a22:	240c      	movs	r4, #12
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
     a24:	4f11      	ldr	r7, [pc, #68]	; (a6c <clkstarted_handle.constprop.0+0x4c>)
static void clkstarted_handle(struct device *dev,
     a26:	4605      	mov	r5, r0
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
     a28:	68fb      	ldr	r3, [r7, #12]
	sub_data->started = true;
     a2a:	fb04 3400 	mla	r4, r4, r0, r3
     a2e:	2301      	movs	r3, #1
     a30:	7263      	strb	r3, [r4, #9]
	__asm__ volatile(
     a32:	f04f 0320 	mov.w	r3, #32
     a36:	f3ef 8111 	mrs	r1, BASEPRI
     a3a:	f383 8811 	msr	BASEPRI, r3
     a3e:	f3bf 8f6f 	isb	sy
 *
 * @return a boolean, true if it's empty, false otherwise
 */
static inline bool sys_slist_is_empty(sys_slist_t *list);

Z_GENLIST_IS_EMPTY(slist)
     a42:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
     a44:	b12b      	cbz	r3, a52 <clkstarted_handle.constprop.0+0x32>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
     a46:	6866      	ldr	r6, [r4, #4]
     a48:	681a      	ldr	r2, [r3, #0]
     a4a:	42b3      	cmp	r3, r6
	list->head = node;
     a4c:	6022      	str	r2, [r4, #0]
	list->tail = node;
     a4e:	bf08      	it	eq
     a50:	6062      	streq	r2, [r4, #4]
	__asm__ volatile(
     a52:	f381 8811 	msr	BASEPRI, r1
     a56:	f3bf 8f6f 	isb	sy

	while ((async_data = list_get(&sub_data->list)) != NULL) {
     a5a:	b903      	cbnz	r3, a5e <clkstarted_handle.constprop.0+0x3e>
		async_data->cb(dev, (clock_control_subsys_t)type,
				async_data->user_data);
	}
}
     a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		async_data->cb(dev, (clock_control_subsys_t)type,
     a5e:	4629      	mov	r1, r5
     a60:	e9d3 6201 	ldrd	r6, r2, [r3, #4]
     a64:	4638      	mov	r0, r7
     a66:	47b0      	blx	r6
     a68:	e7e3      	b.n	a32 <clkstarted_handle.constprop.0+0x12>
     a6a:	bf00      	nop
     a6c:	200000bc 	.word	0x200000bc

00000a70 <nrf_power_clock_isr>:
	}
#endif
}

void nrf_power_clock_isr(void *arg)
{
     a70:	b508      	push	{r3, lr}
#endif
}

NRF_STATIC_INLINE bool nrf_clock_event_check(NRF_CLOCK_Type const * p_reg, nrf_clock_event_t event)
{
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     a72:	4b11      	ldr	r3, [pc, #68]	; (ab8 <nrf_power_clock_isr+0x48>)
     a74:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
     a76:	b16a      	cbz	r2, a94 <nrf_power_clock_isr+0x24>
    return p_reg->INTENSET & mask;
     a78:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     a7c:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
     a80:	07d1      	lsls	r1, r2, #31
     a82:	d507      	bpl.n	a94 <nrf_power_clock_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     a84:	2200      	movs	r2, #0
     a86:	601a      	str	r2, [r3, #0]
	struct device *dev = DEVICE_GET(clock_nrf);

	if (clock_event_check_and_clean(NRF_CLOCK_EVENT_HFCLKSTARTED,
					NRF_CLOCK_INT_HF_STARTED_MASK)) {
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
     a88:	4b0c      	ldr	r3, [pc, #48]	; (abc <nrf_power_clock_isr+0x4c>)

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (!data->started) {
     a8a:	68db      	ldr	r3, [r3, #12]
     a8c:	7a58      	ldrb	r0, [r3, #9]
     a8e:	b908      	cbnz	r0, a94 <nrf_power_clock_isr+0x24>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
     a90:	f7ff ffc6 	bl	a20 <clkstarted_handle.constprop.0>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     a94:	4b0a      	ldr	r3, [pc, #40]	; (ac0 <nrf_power_clock_isr+0x50>)
     a96:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
     a98:	b162      	cbz	r2, ab4 <nrf_power_clock_isr+0x44>
    return p_reg->INTENSET & mask;
     a9a:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
     a9e:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
     aa2:	0792      	lsls	r2, r2, #30
     aa4:	d506      	bpl.n	ab4 <nrf_power_clock_isr+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     aa6:	2200      	movs	r2, #0
					NRF_CLOCK_INT_LF_STARTED_MASK)) {
		if (IS_ENABLED(
			CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
			z_nrf_clock_calibration_lfclk_started();
		}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
     aa8:	2001      	movs	r0, #1
     aaa:	601a      	str	r2, [r3, #0]
	usb_power_isr();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
		z_nrf_clock_calibration_isr();
	}
}
     aac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
     ab0:	f7ff bfb6 	b.w	a20 <clkstarted_handle.constprop.0>
}
     ab4:	bd08      	pop	{r3, pc}
     ab6:	bf00      	nop
     ab8:	50005100 	.word	0x50005100
     abc:	200000bc 	.word	0x200000bc
     ac0:	50005104 	.word	0x50005104

00000ac4 <handle_next_tick_case>:
 * counter progresses during that time it means that 1 tick elapsed and
 * interrupt is set pending.
 */
static void handle_next_tick_case(u32_t t)
{
	set_comparator(t + 2);
     ac4:	1c82      	adds	r2, r0, #2

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
     ac6:	4b08      	ldr	r3, [pc, #32]	; (ae8 <handle_next_tick_case+0x24>)
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     ac8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
     acc:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
#endif
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
     ad0:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
	while (t != counter()) {
     ad4:	4290      	cmp	r0, r2
     ad6:	d100      	bne.n	ada <handle_next_tick_case+0x16>
		 * generated. Trigger interrupt.
		 */
		t = counter();
		set_comparator(t + 2);
	}
}
     ad8:	4770      	bx	lr
     ada:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		set_comparator(t + 2);
     ade:	1c82      	adds	r2, r0, #2
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     ae0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
     ae4:	e7f2      	b.n	acc <handle_next_tick_case+0x8>
     ae6:	bf00      	nop
     ae8:	50015000 	.word	0x50015000

00000aec <rtc1_nrf_isr>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     aec:	2200      	movs	r2, #0
     aee:	4b06      	ldr	r3, [pc, #24]	; (b08 <rtc1_nrf_isr+0x1c>)
     af0:	601a      	str	r2, [r3, #0]
{
	ARG_UNUSED(arg);
	event_clear();

	u32_t t = get_comparator();
	u32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
     af2:	4a06      	ldr	r2, [pc, #24]	; (b0c <rtc1_nrf_isr+0x20>)
    return p_reg->CC[ch];
     af4:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
     af8:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
     afa:	1ac0      	subs	r0, r0, r3
     afc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
     b00:	4403      	add	r3, r0
     b02:	6013      	str	r3, [r2, #0]
		 * so it won't get preempted by the interrupt.
		 */
		set_absolute_ticks(last_count + CYC_PER_TICK);
	}

	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
     b04:	f002 bd2a 	b.w	355c <z_clock_announce>
     b08:	50015140 	.word	0x50015140
     b0c:	200001a4 	.word	0x200001a4

00000b10 <z_clock_driver_init>:
}

int z_clock_driver_init(struct device *device)
{
     b10:	b538      	push	{r3, r4, r5, lr}
     b12:	4814      	ldr	r0, [pc, #80]	; (b64 <z_clock_driver_init+0x54>)
     b14:	f001 fe04 	bl	2720 <z_impl_device_get_binding>
	struct device *clock;

	ARG_UNUSED(device);

	clock = device_get_binding(DT_LABEL(DT_INST(0, nordic_nrf_clock)));
	if (!clock) {
     b18:	b300      	cbz	r0, b5c <z_clock_driver_init+0x4c>
				   clock_control_subsys_t sys)
{
	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->driver_api;

	return api->on(dev, sys);
     b1a:	6883      	ldr	r3, [r0, #8]
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
     b1c:	2400      	movs	r4, #0
     b1e:	2101      	movs	r1, #1
     b20:	681b      	ldr	r3, [r3, #0]
     b22:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     b24:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     b28:	4d0f      	ldr	r5, [pc, #60]	; (b68 <z_clock_driver_init+0x58>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     b2a:	4b10      	ldr	r3, [pc, #64]	; (b6c <z_clock_driver_init+0x5c>)
    p_reg->PRESCALER = val;
     b2c:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     b30:	601c      	str	r4, [r3, #0]
     b32:	4b0f      	ldr	r3, [pc, #60]	; (b70 <z_clock_driver_init+0x60>)
	nrf_rtc_prescaler_set(RTC, 0);
	event_clear();
	NVIC_ClearPendingIRQ(RTC1_IRQn);
	int_enable();

	IRQ_CONNECT(RTC1_IRQn, 1, rtc1_nrf_isr, 0, 0);
     b34:	2101      	movs	r1, #1
     b36:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    p_reg->INTENSET = mask;
     b3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
     b3e:	4622      	mov	r2, r4
     b40:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
     b44:	2015      	movs	r0, #21
     b46:	f000 fc27 	bl	1398 <z_arm_irq_priority_set>
	irq_enable(RTC1_IRQn);
     b4a:	2015      	movs	r0, #21
     b4c:	f000 fc14 	bl	1378 <arch_irq_enable>
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
     b50:	2301      	movs	r3, #1

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
	}

	return 0;
     b52:	4620      	mov	r0, r4
     b54:	4a07      	ldr	r2, [pc, #28]	; (b74 <z_clock_driver_init+0x64>)
     b56:	6013      	str	r3, [r2, #0]
     b58:	602b      	str	r3, [r5, #0]
}
     b5a:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
     b5c:	f04f 30ff 	mov.w	r0, #4294967295
     b60:	e7fb      	b.n	b5a <z_clock_driver_init+0x4a>
     b62:	bf00      	nop
     b64:	00005599 	.word	0x00005599
     b68:	50015000 	.word	0x50015000
     b6c:	50015140 	.word	0x50015140
     b70:	e000e100 	.word	0xe000e100
     b74:	50015008 	.word	0x50015008

00000b78 <z_clock_set_timeout>:

void z_clock_set_timeout(s32_t ticks, bool idle)
{
     b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     return p_reg->COUNTER;
     b7a:	4b2c      	ldr	r3, [pc, #176]	; (c2c <z_clock_set_timeout+0xb4>)

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
     b7c:	4c2c      	ldr	r4, [pc, #176]	; (c30 <z_clock_set_timeout+0xb8>)
     b7e:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);

	u32_t unannounced = counter_sub(counter(), last_count);
     b82:	4b2c      	ldr	r3, [pc, #176]	; (c34 <z_clock_set_timeout+0xbc>)
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
     b84:	f1b0 3fff 	cmp.w	r0, #4294967295
     b88:	bf08      	it	eq
     b8a:	4620      	moveq	r0, r4
	u32_t unannounced = counter_sub(counter(), last_count);
     b8c:	6819      	ldr	r1, [r3, #0]
	return (a - b) & COUNTER_MAX;
     b8e:	1a52      	subs	r2, r2, r1
     b90:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
     b94:	0212      	lsls	r2, r2, #8
     b96:	d436      	bmi.n	c06 <z_clock_set_timeout+0x8e>
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
     b98:	3801      	subs	r0, #1
     b9a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
     b9e:	42a0      	cmp	r0, r4
     ba0:	bfa8      	it	ge
     ba2:	4620      	movge	r0, r4
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
     ba4:	3301      	adds	r3, #1
     ba6:	4418      	add	r0, r3
	 */
	if (cyc > MAX_CYCLES) {
		cyc = MAX_CYCLES;
	}

	cyc += last_count;
     ba8:	42a0      	cmp	r0, r4
     baa:	bf94      	ite	ls
     bac:	180c      	addls	r4, r1, r0
     bae:	190c      	addhi	r4, r1, r4
    p_reg->INTENCLR = mask;
     bb0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     bb4:	2700      	movs	r7, #0
    p_reg->INTENCLR = mask;
     bb6:	4b1d      	ldr	r3, [pc, #116]	; (c2c <z_clock_set_timeout+0xb4>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     bb8:	4e1f      	ldr	r6, [pc, #124]	; (c38 <z_clock_set_timeout+0xc0>)
    p_reg->INTENCLR = mask;
     bba:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
     return p_reg->COUNTER;
     bbe:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
    return p_reg->CC[ch];
     bc2:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     bc6:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	return (a - b) & COUNTER_MAX;
     bca:	1a52      	subs	r2, r2, r1
     bcc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
	if (counter_sub(prev_val, now) == 1) {
     bd0:	2a01      	cmp	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     bd2:	6037      	str	r7, [r6, #0]
    p_reg->CC[ch] = cc_val;
     bd4:	f8c3 5540 	str.w	r5, [r3, #1344]	; 0x540
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
     bd8:	461d      	mov	r5, r3
     bda:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
     bde:	d103      	bne.n	be8 <z_clock_set_timeout+0x70>
	z_impl_k_busy_wait(usec_to_wait);
     be0:	200f      	movs	r0, #15
     be2:	f004 f8e4 	bl	4dae <z_impl_k_busy_wait>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     be6:	6037      	str	r7, [r6, #0]
     be8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     bec:	4b13      	ldr	r3, [pc, #76]	; (c3c <z_clock_set_timeout+0xc4>)
     bee:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
     return p_reg->COUNTER;
     bf2:	f8d5 0504 	ldr.w	r0, [r5, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
     bf6:	1a23      	subs	r3, r4, r0
     bf8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	if (diff == 1) {
     bfc:	2b01      	cmp	r3, #1
     bfe:	d104      	bne.n	c0a <z_clock_set_timeout+0x92>
		handle_next_tick_case(t);
     c00:	f7ff ff60 	bl	ac4 <handle_next_tick_case>
     c04:	e00b      	b.n	c1e <z_clock_set_timeout+0xa6>
		ticks = 0;
     c06:	2000      	movs	r0, #0
     c08:	e7cc      	b.n	ba4 <z_clock_set_timeout+0x2c>
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     c0a:	f024 437f 	bic.w	r3, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
     c0e:	f8c5 3540 	str.w	r3, [r5, #1344]	; 0x540
     return p_reg->COUNTER;
     c12:	f8d5 0504 	ldr.w	r0, [r5, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
     c16:	1a24      	subs	r4, r4, r0
     c18:	3c02      	subs	r4, #2
	if (diff > MAX_TICKS) {
     c1a:	0223      	lsls	r3, r4, #8
     c1c:	d4f0      	bmi.n	c00 <z_clock_set_timeout+0x88>
    p_reg->INTENSET = mask;
     c1e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
     c22:	4b02      	ldr	r3, [pc, #8]	; (c2c <z_clock_set_timeout+0xb4>)
     c24:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	set_protected_absolute_ticks(cyc);
}
     c28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     c2a:	bf00      	nop
     c2c:	50015000 	.word	0x50015000
     c30:	007fffff 	.word	0x007fffff
     c34:	200001a4 	.word	0x200001a4
     c38:	50015140 	.word	0x50015140
     c3c:	e000e100 	.word	0xe000e100

00000c40 <z_clock_elapsed>:
	__asm__ volatile(
     c40:	f04f 0220 	mov.w	r2, #32
     c44:	f3ef 8311 	mrs	r3, BASEPRI
     c48:	f382 8811 	msr	BASEPRI, r2
     c4c:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
     c50:	4a06      	ldr	r2, [pc, #24]	; (c6c <z_clock_elapsed+0x2c>)
     c52:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
     c56:	4a06      	ldr	r2, [pc, #24]	; (c70 <z_clock_elapsed+0x30>)
	return (a - b) & COUNTER_MAX;
     c58:	6812      	ldr	r2, [r2, #0]
     c5a:	1a80      	subs	r0, r0, r2
     c5c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	__asm__ volatile(
     c60:	f383 8811 	msr	BASEPRI, r3
     c64:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
     c68:	4770      	bx	lr
     c6a:	bf00      	nop
     c6c:	50015000 	.word	0x50015000
     c70:	200001a4 	.word	0x200001a4

00000c74 <adp536x_reg_read>:


static struct device *i2c_dev;

static int adp536x_reg_read(u8_t reg, u8_t *buff)
{
     c74:	4603      	mov	r3, r0
     c76:	b510      	push	{r4, lr}
     c78:	b088      	sub	sp, #32
     c7a:	f88d 3007 	strb.w	r3, [sp, #7]
				 const void *write_buf, size_t num_write,
				 void *read_buf, size_t num_read)
{
	struct i2c_msg msg[2];

	msg[0].buf = (u8_t *)write_buf;
     c7e:	f10d 0307 	add.w	r3, sp, #7
     c82:	9302      	str	r3, [sp, #8]
	msg[0].len = num_write;
     c84:	2301      	movs	r3, #1
	return i2c_reg_read_byte(i2c_dev, ADP536X_I2C_ADDR, reg, buff);
     c86:	4a09      	ldr	r2, [pc, #36]	; (cac <adp536x_reg_read+0x38>)
	msg[0].flags = I2C_MSG_WRITE;

	msg[1].buf = (u8_t *)read_buf;
	msg[1].len = num_read;
     c88:	e9cd 1305 	strd	r1, r3, [sp, #20]
     c8c:	6810      	ldr	r0, [r2, #0]
	msg[0].len = num_write;
     c8e:	9303      	str	r3, [sp, #12]
	msg[0].flags = I2C_MSG_WRITE;
     c90:	2200      	movs	r2, #0
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
     c92:	2307      	movs	r3, #7
	msg[0].flags = I2C_MSG_WRITE;
     c94:	f88d 2010 	strb.w	r2, [sp, #16]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
     c98:	f88d 301c 	strb.w	r3, [sp, #28]
	return api->transfer(dev, msgs, num_msgs, addr);
     c9c:	6883      	ldr	r3, [r0, #8]
     c9e:	2202      	movs	r2, #2
     ca0:	685c      	ldr	r4, [r3, #4]
     ca2:	a902      	add	r1, sp, #8
     ca4:	2346      	movs	r3, #70	; 0x46
     ca6:	47a0      	blx	r4
}
     ca8:	b008      	add	sp, #32
     caa:	bd10      	pop	{r4, pc}
     cac:	200001a8 	.word	0x200001a8

00000cb0 <adp536x_reg_write_mask>:
}

static int adp536x_reg_write_mask(u8_t reg_addr,
			       u32_t mask,
			       u8_t data)
{
     cb0:	b570      	push	{r4, r5, r6, lr}
     cb2:	b086      	sub	sp, #24
     cb4:	460e      	mov	r6, r1
	int err;
	u8_t tmp;

	err = adp536x_reg_read(reg_addr, &tmp);
     cb6:	f10d 0107 	add.w	r1, sp, #7
{
     cba:	4605      	mov	r5, r0
     cbc:	4614      	mov	r4, r2
	err = adp536x_reg_read(reg_addr, &tmp);
     cbe:	f7ff ffd9 	bl	c74 <adp536x_reg_read>
	if (err) {
     cc2:	b9c8      	cbnz	r0, cf8 <adp536x_reg_write_mask+0x48>
		return err;
	}

	tmp &= ~mask;
     cc4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 * @retval -EIO General input / output error.
 */
static inline int i2c_reg_write_byte(struct device *dev, u16_t dev_addr,
				     u8_t reg_addr, u8_t value)
{
	u8_t tx_buf[2] = {reg_addr, value};
     cc8:	f88d 5008 	strb.w	r5, [sp, #8]
     ccc:	ea23 0106 	bic.w	r1, r3, r6
	return i2c_reg_write_byte(i2c_dev, ADP536X_I2C_ADDR, reg, val);
     cd0:	4b0a      	ldr	r3, [pc, #40]	; (cfc <adp536x_reg_write_mask+0x4c>)
	tmp |= data;
     cd2:	ea44 0201 	orr.w	r2, r4, r1
	return i2c_reg_write_byte(i2c_dev, ADP536X_I2C_ADDR, reg, val);
     cd6:	6818      	ldr	r0, [r3, #0]
	msg.buf = (u8_t *)buf;
     cd8:	ab02      	add	r3, sp, #8
     cda:	9303      	str	r3, [sp, #12]
	msg.len = num_bytes;
     cdc:	2302      	movs	r3, #2
	tmp |= data;
     cde:	f88d 2007 	strb.w	r2, [sp, #7]
	u8_t tx_buf[2] = {reg_addr, value};
     ce2:	f88d 2009 	strb.w	r2, [sp, #9]
	msg.len = num_bytes;
     ce6:	9304      	str	r3, [sp, #16]
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
     ce8:	f88d 3014 	strb.w	r3, [sp, #20]
	return api->transfer(dev, msgs, num_msgs, addr);
     cec:	6883      	ldr	r3, [r0, #8]
     cee:	2201      	movs	r2, #1
     cf0:	685c      	ldr	r4, [r3, #4]
     cf2:	a903      	add	r1, sp, #12
     cf4:	2346      	movs	r3, #70	; 0x46
     cf6:	47a0      	blx	r4

	return adp536x_reg_write(reg_addr, tmp);
}
     cf8:	b006      	add	sp, #24
     cfa:	bd70      	pop	{r4, r5, r6, pc}
     cfc:	200001a8 	.word	0x200001a8

00000d00 <adp536x_init>:

	return 0;
}

int adp536x_init(const char *dev_name)
{
     d00:	b508      	push	{r3, lr}
     d02:	f001 fd0d 	bl	2720 <z_impl_device_get_binding>
	int err = 0;

	i2c_dev = device_get_binding(dev_name);
     d06:	4b02      	ldr	r3, [pc, #8]	; (d10 <adp536x_init+0x10>)
     d08:	6018      	str	r0, [r3, #0]
	if (err) {
		err = -ENODEV;
	}

	return err;
}
     d0a:	2000      	movs	r0, #0
     d0c:	bd08      	pop	{r3, pc}
     d0e:	bf00      	nop
     d10:	200001a8 	.word	0x200001a8

00000d14 <config_regions>:
}
#endif /* CONFIG_ARM_FIRMWARE_HAS_SECURE_ENTRY_FUNCS */


static void config_regions(bool ram, size_t start, size_t end, u32_t perm)
{
     d14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	const size_t region_size = ram ? RAM_SECURE_ATTRIBUTION_REGION_SIZE
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
     d16:	2800      	cmp	r0, #0
{
     d18:	461c      	mov	r4, r3

	for (size_t i = start; i < end; i++) {
     d1a:	460d      	mov	r5, r1
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
     d1c:	bf14      	ite	ne
     d1e:	f44f 5300 	movne.w	r3, #8192	; 0x2000
     d22:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
	for (size_t i = start; i < end; i++) {
     d26:	4e20      	ldr	r6, [pc, #128]	; (da8 <config_regions+0x94>)
     d28:	4295      	cmp	r5, r2
     d2a:	d332      	bcc.n	d92 <config_regions+0x7e>
		} else {
			NRF_SPU->FLASHREGION[i].PERM = perm;
		}
	}

	PRINT("%02u %02u 0x%05x 0x%05x \t", start, end - 1,
     d2c:	fb02 f003 	mul.w	r0, r2, r3
     d30:	3a01      	subs	r2, #1
     d32:	434b      	muls	r3, r1
     d34:	9000      	str	r0, [sp, #0]
     d36:	481d      	ldr	r0, [pc, #116]	; (dac <config_regions+0x98>)
     d38:	f003 fb8d 	bl	4456 <printk>
				region_size * start, region_size * end);
	PRINT("%s", perm & (ram ? SRAM_SECURE : FLASH_SECURE) ? "Secure\t\t" :
     d3c:	4b1c      	ldr	r3, [pc, #112]	; (db0 <config_regions+0x9c>)
     d3e:	f014 0f10 	tst.w	r4, #16
     d42:	491c      	ldr	r1, [pc, #112]	; (db4 <config_regions+0xa0>)
     d44:	481c      	ldr	r0, [pc, #112]	; (db8 <config_regions+0xa4>)
     d46:	bf08      	it	eq
     d48:	4619      	moveq	r1, r3
     d4a:	f003 fb84 	bl	4456 <printk>
								"Non-Secure\t");
	PRINT("%c", perm & (ram ? SRAM_READ : FLASH_READ)  ? 'r' : '-');
     d4e:	f014 0f04 	tst.w	r4, #4
     d52:	bf14      	ite	ne
     d54:	2172      	movne	r1, #114	; 0x72
     d56:	212d      	moveq	r1, #45	; 0x2d
     d58:	4818      	ldr	r0, [pc, #96]	; (dbc <config_regions+0xa8>)
     d5a:	f003 fb7c 	bl	4456 <printk>
	PRINT("%c", perm & (ram ? SRAM_WRITE : FLASH_WRITE) ? 'w' : '-');
     d5e:	f014 0f02 	tst.w	r4, #2
     d62:	bf14      	ite	ne
     d64:	2177      	movne	r1, #119	; 0x77
     d66:	212d      	moveq	r1, #45	; 0x2d
     d68:	4814      	ldr	r0, [pc, #80]	; (dbc <config_regions+0xa8>)
     d6a:	f003 fb74 	bl	4456 <printk>
	PRINT("%c", perm & (ram ? SRAM_EXEC : FLASH_EXEC)  ? 'x' : '-');
     d6e:	f014 0f01 	tst.w	r4, #1
     d72:	bf0c      	ite	eq
     d74:	212d      	moveq	r1, #45	; 0x2d
     d76:	2178      	movne	r1, #120	; 0x78
     d78:	4810      	ldr	r0, [pc, #64]	; (dbc <config_regions+0xa8>)
     d7a:	f003 fb6c 	bl	4456 <printk>
	PRINT("%c", perm & (ram ? SRAM_LOCK : FLASH_LOCK)  ? 'l' : '-');
     d7e:	216c      	movs	r1, #108	; 0x6c
     d80:	480e      	ldr	r0, [pc, #56]	; (dbc <config_regions+0xa8>)
     d82:	f003 fb68 	bl	4456 <printk>
	PRINT("\n");
     d86:	480e      	ldr	r0, [pc, #56]	; (dc0 <config_regions+0xac>)
}
     d88:	b003      	add	sp, #12
     d8a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	PRINT("\n");
     d8e:	f003 bb62 	b.w	4456 <printk>
		if (ram) {
     d92:	b128      	cbz	r0, da0 <config_regions+0x8c>
			NRF_SPU->RAMREGION[i].PERM = perm;
     d94:	f505 77e0 	add.w	r7, r5, #448	; 0x1c0
			NRF_SPU->FLASHREGION[i].PERM = perm;
     d98:	f846 4027 	str.w	r4, [r6, r7, lsl #2]
	for (size_t i = start; i < end; i++) {
     d9c:	3501      	adds	r5, #1
     d9e:	e7c3      	b.n	d28 <config_regions+0x14>
			NRF_SPU->FLASHREGION[i].PERM = perm;
     da0:	f505 77c0 	add.w	r7, r5, #384	; 0x180
     da4:	e7f8      	b.n	d98 <config_regions+0x84>
     da6:	bf00      	nop
     da8:	50003000 	.word	0x50003000
     dac:	000053f8 	.word	0x000053f8
     db0:	000053ec 	.word	0x000053ec
     db4:	000053e3 	.word	0x000053e3
     db8:	00005577 	.word	0x00005577
     dbc:	00005412 	.word	0x00005412
     dc0:	00005753 	.word	0x00005753

00000dc4 <spm_config_peripheral.constprop.0>:
		     SPU_PERIPHID_PERM_SECUREMAPPING_Split;

	return present && (usel || split);
}

static int spm_config_peripheral(u8_t id, bool dma_present)
     dc4:	b508      	push	{r3, lr}
	 * Assign DMA capabilities and lock down the attribution.
	 *
	 * Note: the function assumes that the peripheral ID matches
	 * the IRQ line.
	 */
	NVIC_DisableIRQ(id);
     dc6:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
     dc8:	2b00      	cmp	r3, #0
     dca:	db0c      	blt.n	de6 <spm_config_peripheral.constprop.0+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     dcc:	2201      	movs	r2, #1
     dce:	f000 011f 	and.w	r1, r0, #31
     dd2:	408a      	lsls	r2, r1
     dd4:	095b      	lsrs	r3, r3, #5
     dd6:	4910      	ldr	r1, [pc, #64]	; (e18 <spm_config_peripheral.constprop.0+0x54>)
     dd8:	3320      	adds	r3, #32
     dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     dde:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     de2:	f3bf 8f6f 	isb	sy
	const u32_t perm = NRF_SPU->PERIPHID[id].PERM;
     de6:	0083      	lsls	r3, r0, #2
     de8:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
     dec:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
     df0:	2831      	cmp	r0, #49	; 0x31
	const u32_t perm = NRF_SPU->PERIPHID[id].PERM;
     df2:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
     df6:	d006      	beq.n	e06 <spm_config_peripheral.constprop.0+0x42>
	return present && (usel || split);
     df8:	2a00      	cmp	r2, #0
     dfa:	da07      	bge.n	e0c <spm_config_peripheral.constprop.0+0x48>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
     dfc:	f002 0203 	and.w	r2, r2, #3
	return present && (usel || split);
     e00:	3a02      	subs	r2, #2
     e02:	2a01      	cmp	r2, #1
     e04:	d802      	bhi.n	e0c <spm_config_peripheral.constprop.0+0x48>

	if (usel_or_split(id)) {
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
     e06:	4a05      	ldr	r2, [pc, #20]	; (e1c <spm_config_peripheral.constprop.0+0x58>)
     e08:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	}

	/* Even for non-present peripherals we force IRQs to be routed
	 * to Non-Secure state.
	 */
	irq_target_state_set(id, 0);
     e0c:	2100      	movs	r1, #0
     e0e:	f003 fd1e 	bl	484e <irq_target_state_set>
	return 0;
}
     e12:	2000      	movs	r0, #0
     e14:	bd08      	pop	{r3, pc}
     e16:	bf00      	nop
     e18:	e000e100 	.word	0xe000e100
     e1c:	80000100 	.word	0x80000100

00000e20 <spm_jump>:
	tz_nonsecure_fpu_access_enable();
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */
}

void spm_jump(void)
{
     e20:	b530      	push	{r4, r5, lr}
	 * The assumption is that the MSP is located at VTOR_NS[0].
	 */
	u32_t *vtor_ns = (u32_t *)NON_SECURE_APP_ADDRESS;

	PRINT("SPM: NS image at 0x%x\n", (u32_t)vtor_ns);
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
     e22:	f44f 4440 	mov.w	r4, #49152	; 0xc000
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
     e26:	f24c 0504 	movw	r5, #49156	; 0xc004
{
     e2a:	b085      	sub	sp, #20
	PRINT("SPM: NS image at 0x%x\n", (u32_t)vtor_ns);
     e2c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
     e30:	482c      	ldr	r0, [pc, #176]	; (ee4 <spm_jump+0xc4>)
     e32:	f003 fb10 	bl	4456 <printk>
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
     e36:	6821      	ldr	r1, [r4, #0]
     e38:	482b      	ldr	r0, [pc, #172]	; (ee8 <spm_jump+0xc8>)
     e3a:	f003 fb0c 	bl	4456 <printk>
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
     e3e:	6829      	ldr	r1, [r5, #0]
     e40:	482a      	ldr	r0, [pc, #168]	; (eec <spm_jump+0xcc>)
     e42:	f003 fb08 	bl	4456 <printk>

	/* Configure Non-Secure stack */
	tz_nonsecure_setup_conf_t spm_ns_conf = {
     e46:	2210      	movs	r2, #16
     e48:	2100      	movs	r1, #0
     e4a:	4668      	mov	r0, sp
     e4c:	f003 fdbd 	bl	49ca <memset>
		.vtor_ns = (u32_t)vtor_ns,
		.msp_ns = vtor_ns[0],
     e50:	6823      	ldr	r3, [r4, #0]
	tz_nonsecure_state_setup(spm_ns_conf);
     e52:	4668      	mov	r0, sp
	tz_nonsecure_setup_conf_t spm_ns_conf = {
     e54:	9300      	str	r3, [sp, #0]
     e56:	9402      	str	r4, [sp, #8]
	tz_nonsecure_state_setup(spm_ns_conf);
     e58:	f000 fe44 	bl	1ae4 <tz_nonsecure_state_setup>
	tz_nonsecure_exception_prio_config(1);
     e5c:	2001      	movs	r0, #1
     e5e:	f000 fe71 	bl	1b44 <tz_nonsecure_exception_prio_config>
	tz_nbanked_exception_target_state_set(0);
     e62:	2000      	movs	r0, #0
     e64:	f000 fe5a 	bl	1b1c <tz_nbanked_exception_target_state_set>
	tz_nonsecure_system_reset_req_block(
     e68:	2000      	movs	r0, #0
     e6a:	f000 fe7f 	bl	1b6c <tz_nonsecure_system_reset_req_block>
	tz_sau_configure(0, 1);
     e6e:	2101      	movs	r1, #1
     e70:	2000      	movs	r0, #0
     e72:	f000 fe99 	bl	1ba8 <tz_sau_configure>
	tz_nonsecure_fpu_access_enable();
     e76:	f000 fe8d 	bl	1b94 <tz_nonsecure_fpu_access_enable>

	spm_configure_ns(&spm_ns_conf);

	/* Generate function pointer for Non-Secure function call. */
	TZ_NONSECURE_FUNC_PTR_DECLARE(reset_ns);
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
     e7a:	682c      	ldr	r4, [r5, #0]

	if (TZ_NONSECURE_FUNC_PTR_IS_NS(reset_ns)) {
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
     e7c:	481c      	ldr	r0, [pc, #112]	; (ef0 <spm_jump+0xd0>)
     e7e:	f003 faea 	bl	4456 <printk>
		/* Note: Move UARTE0 before jumping, if it is
		 * to be used on the Non-Secure domain.
		 */

		/* Configure UARTE0 as non-secure */
		spm_config_peripheral(
     e82:	2008      	movs	r0, #8
     e84:	f7ff ff9e 	bl	dc4 <spm_config_peripheral.constprop.0>
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
     e88:	f024 0401 	bic.w	r4, r4, #1
  __ASM volatile ("dsb 0xF":::"memory");
     e8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     e90:	f3bf 8f6f 	isb	sy

		__DSB();
		__ISB();

		/* Jump to Non-Secure firmware */
		reset_ns();
     e94:	0864      	lsrs	r4, r4, #1
     e96:	0064      	lsls	r4, r4, #1
     e98:	4620      	mov	r0, r4
     e9a:	4621      	mov	r1, r4
     e9c:	4622      	mov	r2, r4
     e9e:	4623      	mov	r3, r4
     ea0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
     ea4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
     ea8:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
     eac:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
     eb0:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
     eb4:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
     eb8:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
     ebc:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
     ec0:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
     ec4:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
     ec8:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
     ecc:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
     ed0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
     ed4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
     ed8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
     edc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
     ee0:	f7ff fb26 	bl	530 <__gnu_cmse_nonsecure_call>

		CODE_UNREACHABLE;
     ee4:	00005415 	.word	0x00005415
     ee8:	0000542c 	.word	0x0000542c
     eec:	00005441 	.word	0x00005441
     ef0:	0000545f 	.word	0x0000545f

00000ef4 <spm_config>:
		      (u32_t)reset_ns);
	}
}

void spm_config(void)
{
     ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("Flash regions\t\tDomain\t\tPermissions\n");
     ef8:	483b      	ldr	r0, [pc, #236]	; (fe8 <spm_config+0xf4>)
     efa:	f003 faac 	bl	4456 <printk>
	config_regions(false, 0, NON_SECURE_FLASH_REGION_INDEX,
     efe:	2100      	movs	r1, #0
     f00:	f240 1317 	movw	r3, #279	; 0x117
     f04:	4608      	mov	r0, r1
     f06:	2201      	movs	r2, #1
     f08:	f7ff ff04 	bl	d14 <config_regions>
	config_regions(false, NON_SECURE_FLASH_REGION_INDEX,
     f0c:	f240 1307 	movw	r3, #263	; 0x107
     f10:	2220      	movs	r2, #32
     f12:	2101      	movs	r1, #1
     f14:	2000      	movs	r0, #0
     f16:	f7ff fefd 	bl	d14 <config_regions>
	PRINT("\n");
     f1a:	4834      	ldr	r0, [pc, #208]	; (fec <spm_config+0xf8>)
     f1c:	f003 fa9b 	bl	4456 <printk>
	u32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
     f20:	4b33      	ldr	r3, [pc, #204]	; (ff0 <spm_config+0xfc>)
                                            bool               lock_conf)
{
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].REGION & SPU_FLASHNSC_REGION_LOCK_Msk));
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].SIZE & SPU_FLASHNSC_SIZE_LOCK_Msk));

    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
     f22:	4a34      	ldr	r2, [pc, #208]	; (ff4 <spm_config+0x100>)
     f24:	f3c3 31c4 	ubfx	r1, r3, #15, #5
     f28:	f3c3 030e 	ubfx	r3, r3, #0, #15
     f2c:	f5c3 4300 	rsb	r3, r3, #32768	; 0x8000
        (lock_conf ? SPU_FLASHNSC_REGION_LOCK_Msk : 0);
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
     f30:	f3c3 1343 	ubfx	r3, r3, #5, #4
    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
     f34:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
     f38:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	PRINT("Non-secure callable region 0 placed in flash region %d with size %d.\n",
     f3c:	f8d2 1500 	ldr.w	r1, [r2, #1280]	; 0x500
     f40:	f8d2 2504 	ldr.w	r2, [r2, #1284]	; 0x504
     f44:	482c      	ldr	r0, [pc, #176]	; (ff8 <spm_config+0x104>)
     f46:	0152      	lsls	r2, r2, #5
     f48:	f003 fa85 	bl	4456 <printk>
	PRINT("\n");
     f4c:	4827      	ldr	r0, [pc, #156]	; (fec <spm_config+0xf8>)
     f4e:	f003 fa82 	bl	4456 <printk>
	int err = spm_secure_services_init();
     f52:	f003 fc2c 	bl	47ae <spm_secure_services_init>
	if (err != 0) {
     f56:	4601      	mov	r1, r0
     f58:	b110      	cbz	r0, f60 <spm_config+0x6c>
		PRINT("Could not initialize secure services (err %d).\n", err);
     f5a:	4828      	ldr	r0, [pc, #160]	; (ffc <spm_config+0x108>)
     f5c:	f003 fa7b 	bl	4456 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
     f60:	2400      	movs	r4, #0
	PRINT("SRAM region\t\tDomain\t\tPermissions\n");
     f62:	4827      	ldr	r0, [pc, #156]	; (1000 <spm_config+0x10c>)
     f64:	f003 fa77 	bl	4456 <printk>
	config_regions(true, 0, NON_SECURE_RAM_REGION_INDEX,
     f68:	f240 1317 	movw	r3, #279	; 0x117
     f6c:	2208      	movs	r2, #8
     f6e:	2100      	movs	r1, #0
     f70:	2001      	movs	r0, #1
     f72:	f7ff fecf 	bl	d14 <config_regions>
	NRF_SPU->DPPI[0].PERM = mask;
     f76:	4d1f      	ldr	r5, [pc, #124]	; (ff4 <spm_config+0x100>)
	config_regions(true, NON_SECURE_RAM_REGION_INDEX,
     f78:	f240 1307 	movw	r3, #263	; 0x107
     f7c:	2220      	movs	r2, #32
     f7e:	2108      	movs	r1, #8
     f80:	2001      	movs	r0, #1
     f82:	f7ff fec7 	bl	d14 <config_regions>
	PRINT("\n");
     f86:	4819      	ldr	r0, [pc, #100]	; (fec <spm_config+0xf8>)
     f88:	f003 fa65 	bl	4456 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
     f8c:	f8c5 4480 	str.w	r4, [r5, #1152]	; 0x480
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
     f90:	481c      	ldr	r0, [pc, #112]	; (1004 <spm_config+0x110>)
     f92:	f003 fa60 	bl	4456 <printk>
		PRINT("%02u %-21s%s", i, periph[i].name,
     f96:	4f1c      	ldr	r7, [pc, #112]	; (1008 <spm_config+0x114>)
		NRF_SPU->GPIOPORT[0].PERM = 0;
     f98:	f8c5 44c0 	str.w	r4, [r5, #1216]	; 0x4c0
		PRINT("%02u %-21s%s", i, periph[i].name,
     f9c:	f8df 807c 	ldr.w	r8, [pc, #124]	; 101c <spm_config+0x128>
     fa0:	4d1a      	ldr	r5, [pc, #104]	; (100c <spm_config+0x118>)
     fa2:	f8df 907c 	ldr.w	r9, [pc, #124]	; 1020 <spm_config+0x12c>
     fa6:	796e      	ldrb	r6, [r5, #5]
     fa8:	4621      	mov	r1, r4
     faa:	2e00      	cmp	r6, #0
     fac:	bf14      	ite	ne
     fae:	463b      	movne	r3, r7
     fb0:	4643      	moveq	r3, r8
     fb2:	4648      	mov	r0, r9
     fb4:	682a      	ldr	r2, [r5, #0]
     fb6:	f003 fa4e 	bl	4456 <printk>
		if (!periph[i].nonsecure) {
     fba:	b966      	cbnz	r6, fd6 <spm_config+0xe2>
			PRINT("\tSKIP\n");
     fbc:	4814      	ldr	r0, [pc, #80]	; (1010 <spm_config+0x11c>)
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
     fbe:	3401      	adds	r4, #1
			PRINT("\tOK\n");
     fc0:	f003 fa49 	bl	4456 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
     fc4:	2c1a      	cmp	r4, #26
     fc6:	f105 0508 	add.w	r5, r5, #8
     fca:	d1ec      	bne.n	fa6 <spm_config+0xb2>
	PRINT("\n");
     fcc:	4807      	ldr	r0, [pc, #28]	; (fec <spm_config+0xf8>)
	spm_config_flash();
	spm_config_sram();
	spm_config_peripherals();
}
     fce:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("\n");
     fd2:	f003 ba40 	b.w	4456 <printk>
		err = spm_config_peripheral(periph[i].id, false);
     fd6:	7928      	ldrb	r0, [r5, #4]
     fd8:	f7ff fef4 	bl	dc4 <spm_config_peripheral.constprop.0>
		if (err) {
     fdc:	b108      	cbz	r0, fe2 <spm_config+0xee>
			PRINT("\tERROR\n");
     fde:	480d      	ldr	r0, [pc, #52]	; (1014 <spm_config+0x120>)
     fe0:	e7ed      	b.n	fbe <spm_config+0xca>
			PRINT("\tOK\n");
     fe2:	480d      	ldr	r0, [pc, #52]	; (1018 <spm_config+0x124>)
     fe4:	e7eb      	b.n	fbe <spm_config+0xca>
     fe6:	bf00      	nop
     fe8:	00005495 	.word	0x00005495
     fec:	00005753 	.word	0x00005753
     ff0:	00007fe0 	.word	0x00007fe0
     ff4:	50003000 	.word	0x50003000
     ff8:	000054b9 	.word	0x000054b9
     ffc:	000054ff 	.word	0x000054ff
    1000:	0000552f 	.word	0x0000552f
    1004:	00005551 	.word	0x00005551
    1008:	0000548a 	.word	0x0000548a
    100c:	0000513c 	.word	0x0000513c
    1010:	0000557a 	.word	0x0000557a
    1014:	00005581 	.word	0x00005581
    1018:	00005589 	.word	0x00005589
    101c:	000053f0 	.word	0x000053f0
    1020:	0000556d 	.word	0x0000556d

00001024 <__acle_se_spm_request_read>:
};


__TZ_NONSECURE_ENTRY_FUNC
int spm_request_read(void *destination, u32_t addr, size_t len)
{
    1024:	b510      	push	{r4, lr}
		 .size = FICR_PUBLIC_SIZE},
		{.start = FICR_RESTRICTED_ADDR,
		 .size = FICR_RESTRICTED_SIZE},
	};

	if (destination == NULL || len <= 0) {
    1026:	2800      	cmp	r0, #0
    1028:	d04b      	beq.n	10c2 <__acle_se_spm_request_read+0x9e>
    102a:	2a00      	cmp	r2, #0
    102c:	d049      	beq.n	10c2 <__acle_se_spm_request_read+0x9e>

	for (size_t i = 0; i < ARRAY_SIZE(ranges); i++) {
		u32_t start = ranges[i].start;
		u32_t size = ranges[i].size;

		if (addr >= start && addr + len <= start + size) {
    102e:	4b26      	ldr	r3, [pc, #152]	; (10c8 <__acle_se_spm_request_read+0xa4>)
    1030:	4299      	cmp	r1, r3
    1032:	d93c      	bls.n	10ae <__acle_se_spm_request_read+0x8a>
    1034:	1854      	adds	r4, r2, r1
    1036:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
    103a:	429c      	cmp	r4, r3
    103c:	d83a      	bhi.n	10b4 <__acle_se_spm_request_read+0x90>
			memcpy(destination, (const void *)addr, len);
    103e:	f003 fc99 	bl	4974 <memcpy>
			return 0;
    1042:	2000      	movs	r0, #0
		}
	}

	return -EPERM;
}
    1044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1048:	4671      	mov	r1, lr
    104a:	4672      	mov	r2, lr
    104c:	4673      	mov	r3, lr
    104e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    1052:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    1056:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    105a:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    105e:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    1062:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    1066:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    106a:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    106e:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    1072:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    1076:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    107a:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    107e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    1082:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    1086:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    108a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    108e:	f38e 8c00 	msr	CPSR_fs, lr
    1092:	b410      	push	{r4}
    1094:	eef1 ca10 	vmrs	ip, fpscr
    1098:	f64f 7460 	movw	r4, #65376	; 0xff60
    109c:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    10a0:	ea0c 0c04 	and.w	ip, ip, r4
    10a4:	eee1 ca10 	vmsr	fpscr, ip
    10a8:	bc10      	pop	{r4}
    10aa:	46f4      	mov	ip, lr
    10ac:	4774      	bxns	lr
		if (addr >= start && addr + len <= start + size) {
    10ae:	4b07      	ldr	r3, [pc, #28]	; (10cc <__acle_se_spm_request_read+0xa8>)
    10b0:	4299      	cmp	r1, r3
    10b2:	d903      	bls.n	10bc <__acle_se_spm_request_read+0x98>
    10b4:	4b06      	ldr	r3, [pc, #24]	; (10d0 <__acle_se_spm_request_read+0xac>)
    10b6:	1854      	adds	r4, r2, r1
    10b8:	429c      	cmp	r4, r3
    10ba:	d9c0      	bls.n	103e <__acle_se_spm_request_read+0x1a>
	return -EPERM;
    10bc:	f04f 30ff 	mov.w	r0, #4294967295
    10c0:	e7c0      	b.n	1044 <__acle_se_spm_request_read+0x20>
		return -EINVAL;
    10c2:	f06f 0015 	mvn.w	r0, #21
    10c6:	e7bd      	b.n	1044 <__acle_se_spm_request_read+0x20>
    10c8:	00ff0203 	.word	0x00ff0203
    10cc:	00ff012f 	.word	0x00ff012f
    10d0:	00ff0138 	.word	0x00ff0138

000010d4 <__acle_se_spm_firmware_info>:


#ifdef CONFIG_SPM_SERVICE_FIND_FIRMWARE_INFO
__TZ_NONSECURE_ENTRY_FUNC
int spm_firmware_info(u32_t fw_address, struct fw_info *info)
{
    10d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    10d8:	4681      	mov	r9, r0
	const struct fw_info *tmp_info;

	if (info == NULL) {
    10da:	460e      	mov	r6, r1
{
    10dc:	b085      	sub	sp, #20
	if (info == NULL) {
    10de:	2900      	cmp	r1, #0
    10e0:	d054      	beq.n	118c <__acle_se_spm_firmware_info+0xb8>
 */
static inline const struct fw_info *fw_info_find(u32_t firmware_address)
{
	const struct fw_info *finfo;

	for (u32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    10e2:	f04f 0800 	mov.w	r8, #0
    10e6:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 11a0 <__acle_se_spm_firmware_info+0xcc>
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    10ea:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 11a4 <__acle_se_spm_firmware_info+0xd0>
    10ee:	af01      	add	r7, sp, #4
		finfo = fw_info_check(firmware_address +
						fw_info_allowed_offsets[i]);
    10f0:	f85b 5b04 	ldr.w	r5, [fp], #4
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    10f4:	e89a 0007 	ldmia.w	sl, {r0, r1, r2}
		finfo = fw_info_check(firmware_address +
    10f8:	444d      	add	r5, r9
	const u32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    10fa:	e887 0007 	stmia.w	r7, {r0, r1, r2}
	if (memcmp(finfo->magic, fw_info_magic, CONFIG_FW_INFO_MAGIC_LEN)
    10fe:	220c      	movs	r2, #12
    1100:	4639      	mov	r1, r7
    1102:	4628      	mov	r0, r5
    1104:	f003 fc0f 	bl	4926 <memcmp>
    1108:	4604      	mov	r4, r0
    110a:	b908      	cbnz	r0, 1110 <__acle_se_spm_firmware_info+0x3c>
		if (finfo) {
    110c:	2d00      	cmp	r5, #0
    110e:	d140      	bne.n	1192 <__acle_se_spm_firmware_info+0xbe>
	for (u32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    1110:	f108 0801 	add.w	r8, r8, #1
    1114:	f1b8 0f05 	cmp.w	r8, #5
    1118:	d1ea      	bne.n	10f0 <__acle_se_spm_firmware_info+0x1c>
	if (tmp_info != NULL) {
		memcpy(info, tmp_info, sizeof(*tmp_info));
		return 0;
	}

	return -EFAULT;
    111a:	f06f 040d 	mvn.w	r4, #13
}
    111e:	4620      	mov	r0, r4
    1120:	b005      	add	sp, #20
    1122:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    1126:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    112a:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    112e:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    1132:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    1136:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    113a:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    113e:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    1142:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    1146:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    114a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    114e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    1152:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    1156:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    115a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    115e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1162:	4671      	mov	r1, lr
    1164:	4672      	mov	r2, lr
    1166:	4673      	mov	r3, lr
    1168:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    116c:	f38e 8c00 	msr	CPSR_fs, lr
    1170:	b410      	push	{r4}
    1172:	eef1 ca10 	vmrs	ip, fpscr
    1176:	f64f 7460 	movw	r4, #65376	; 0xff60
    117a:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    117e:	ea0c 0c04 	and.w	ip, ip, r4
    1182:	eee1 ca10 	vmsr	fpscr, ip
    1186:	bc10      	pop	{r4}
    1188:	46f4      	mov	ip, lr
    118a:	4774      	bxns	lr
		return -EINVAL;
    118c:	f06f 0415 	mvn.w	r4, #21
    1190:	e7c5      	b.n	111e <__acle_se_spm_firmware_info+0x4a>
		memcpy(info, tmp_info, sizeof(*tmp_info));
    1192:	223c      	movs	r2, #60	; 0x3c
    1194:	4629      	mov	r1, r5
    1196:	4630      	mov	r0, r6
    1198:	f003 fbec 	bl	4974 <memcpy>
		return 0;
    119c:	e7bf      	b.n	111e <__acle_se_spm_firmware_info+0x4a>
    119e:	bf00      	nop
    11a0:	0000520c 	.word	0x0000520c
    11a4:	000050d0 	.word	0x000050d0

000011a8 <nrf_cc310_platform_abort_init>:

/** @brief Function to initialize the nrf_cc310_platform abort APIs.
 */
void nrf_cc310_platform_abort_init(void)
{
	nrf_cc310_platform_set_abort(&apis);
    11a8:	4801      	ldr	r0, [pc, #4]	; (11b0 <nrf_cc310_platform_abort_init+0x8>)
    11aa:	f002 bc5b 	b.w	3a64 <nrf_cc310_platform_set_abort>
    11ae:	bf00      	nop
    11b0:	00005220 	.word	0x00005220

000011b4 <mutex_unlock>:
}


/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock(nrf_cc310_platform_mutex_t *mutex) {
    11b4:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    11b6:	b130      	cbz	r0, 11c6 <mutex_unlock+0x12>
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
    }

    /* Ensure that the mutex has been initialized */
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
    11b8:	6843      	ldr	r3, [r0, #4]
    11ba:	b13b      	cbz	r3, 11cc <mutex_unlock+0x18>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    }

    p_mutex = (struct k_mutex *)mutex->mutex;
    11bc:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    11be:	f001 fcb1 	bl	2b24 <z_impl_k_mutex_unlock>

    k_mutex_unlock(p_mutex);
    return NRF_CC310_PLATFORM_SUCCESS;
    11c2:	2000      	movs	r0, #0
}
    11c4:	bd08      	pop	{r3, pc}
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
    11c6:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    11ca:	e7fb      	b.n	11c4 <mutex_unlock+0x10>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    11cc:	4800      	ldr	r0, [pc, #0]	; (11d0 <mutex_unlock+0x1c>)
    11ce:	e7f9      	b.n	11c4 <mutex_unlock+0x10>
    11d0:	ffff8fea 	.word	0xffff8fea

000011d4 <mutex_free>:
static void mutex_free(nrf_cc310_platform_mutex_t *mutex) {
    11d4:	b538      	push	{r3, r4, r5, lr}
    if (mutex == NULL) {
    11d6:	4604      	mov	r4, r0
    11d8:	b918      	cbnz	r0, 11e2 <mutex_free+0xe>
        platform_abort_apis.abort_fn(
    11da:	4b0b      	ldr	r3, [pc, #44]	; (1208 <mutex_free+0x34>)
    11dc:	480b      	ldr	r0, [pc, #44]	; (120c <mutex_free+0x38>)
    11de:	685b      	ldr	r3, [r3, #4]
    11e0:	4798      	blx	r3
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
    11e2:	6865      	ldr	r5, [r4, #4]
    11e4:	b155      	cbz	r5, 11fc <mutex_free+0x28>
    if ((mutex->flags & NRF_CC310_PLATFORM_MUTEX_MASK_IS_ALLOCATED) == 0) {
    11e6:	f015 0502 	ands.w	r5, r5, #2
    11ea:	6820      	ldr	r0, [r4, #0]
    11ec:	d107      	bne.n	11fe <mutex_free+0x2a>
        k_mem_slab_free(&mutex_slab, mutex->mutex);
    11ee:	4601      	mov	r1, r0
    11f0:	4807      	ldr	r0, [pc, #28]	; (1210 <mutex_free+0x3c>)
    11f2:	f001 fbf5 	bl	29e0 <k_mem_slab_free>
        mutex->mutex = NULL;
    11f6:	6025      	str	r5, [r4, #0]
    mutex->flags = NRF_CC310_PLATFORM_MUTEX_MASK_INVALID;
    11f8:	2300      	movs	r3, #0
    11fa:	6063      	str	r3, [r4, #4]
}
    11fc:	bd38      	pop	{r3, r4, r5, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    11fe:	2214      	movs	r2, #20
    1200:	2100      	movs	r1, #0
    1202:	f003 fbe2 	bl	49ca <memset>
    1206:	e7f7      	b.n	11f8 <mutex_free+0x24>
    1208:	20000090 	.word	0x20000090
    120c:	0000568a 	.word	0x0000568a
    1210:	200001ac 	.word	0x200001ac

00001214 <mutex_init>:
static void mutex_init(nrf_cc310_platform_mutex_t *mutex) {
    1214:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1216:	4604      	mov	r4, r0
    1218:	b918      	cbnz	r0, 1222 <mutex_init+0xe>
        platform_abort_apis.abort_fn(
    121a:	4b14      	ldr	r3, [pc, #80]	; (126c <mutex_init+0x58>)
    121c:	4814      	ldr	r0, [pc, #80]	; (1270 <mutex_init+0x5c>)
    121e:	685b      	ldr	r3, [r3, #4]
    1220:	4798      	blx	r3
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID &&
    1222:	6863      	ldr	r3, [r4, #4]
    1224:	b9cb      	cbnz	r3, 125a <mutex_init+0x46>
    1226:	6823      	ldr	r3, [r4, #0]
    1228:	b9bb      	cbnz	r3, 125a <mutex_init+0x46>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    122a:	f04f 32ff 	mov.w	r2, #4294967295
    122e:	f04f 33ff 	mov.w	r3, #4294967295
    1232:	4621      	mov	r1, r4
    1234:	480f      	ldr	r0, [pc, #60]	; (1274 <mutex_init+0x60>)
    1236:	f001 fba1 	bl	297c <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    123a:	b908      	cbnz	r0, 1240 <mutex_init+0x2c>
    123c:	6823      	ldr	r3, [r4, #0]
    123e:	b91b      	cbnz	r3, 1248 <mutex_init+0x34>
            platform_abort_apis.abort_fn(
    1240:	4b0a      	ldr	r3, [pc, #40]	; (126c <mutex_init+0x58>)
    1242:	480d      	ldr	r0, [pc, #52]	; (1278 <mutex_init+0x64>)
    1244:	685b      	ldr	r3, [r3, #4]
    1246:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1248:	2214      	movs	r2, #20
    124a:	2100      	movs	r1, #0
    124c:	6820      	ldr	r0, [r4, #0]
    124e:	f003 fbbc 	bl	49ca <memset>
        mutex->flags |= NRF_CC310_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1252:	6863      	ldr	r3, [r4, #4]
    1254:	f043 0302 	orr.w	r3, r3, #2
    1258:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    125a:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    125c:	f003 fccc 	bl	4bf8 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC310_PLATFORM_MUTEX_MASK_IS_VALID;
    1260:	6863      	ldr	r3, [r4, #4]
    1262:	f043 0301 	orr.w	r3, r3, #1
    1266:	6063      	str	r3, [r4, #4]
}
    1268:	bd10      	pop	{r4, pc}
    126a:	bf00      	nop
    126c:	20000090 	.word	0x20000090
    1270:	0000568a 	.word	0x0000568a
    1274:	200001ac 	.word	0x200001ac
    1278:	000056b0 	.word	0x000056b0

0000127c <mutex_lock>:
static int32_t mutex_lock(nrf_cc310_platform_mutex_t *mutex) {
    127c:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    127e:	b168      	cbz	r0, 129c <mutex_lock+0x20>
    if (mutex->flags == NRF_CC310_PLATFORM_MUTEX_MASK_INVALID) {
    1280:	6843      	ldr	r3, [r0, #4]
    1282:	b173      	cbz	r3, 12a2 <mutex_lock+0x26>
    p_mutex = (struct k_mutex *)mutex->mutex;
    1284:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1286:	f04f 33ff 	mov.w	r3, #4294967295
    128a:	f04f 32ff 	mov.w	r2, #4294967295
    128e:	f001 fbd1 	bl	2a34 <z_impl_k_mutex_lock>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_FAILED;
    1292:	4b05      	ldr	r3, [pc, #20]	; (12a8 <mutex_lock+0x2c>)
    if (ret == 0) {
    1294:	2800      	cmp	r0, #0
        return NRF_CC310_PLATFORM_ERROR_MUTEX_FAILED;
    1296:	bf18      	it	ne
    1298:	4618      	movne	r0, r3
}
    129a:	bd08      	pop	{r3, pc}
        return NRF_CC310_PLATFORM_ERROR_PARAM_NULL;
    129c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    12a0:	e7fb      	b.n	129a <mutex_lock+0x1e>
        return NRF_CC310_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    12a2:	4802      	ldr	r0, [pc, #8]	; (12ac <mutex_lock+0x30>)
    12a4:	e7f9      	b.n	129a <mutex_lock+0x1e>
    12a6:	bf00      	nop
    12a8:	ffff8fe9 	.word	0xffff8fe9
    12ac:	ffff8fea 	.word	0xffff8fea

000012b0 <nrf_cc310_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc310_platform mutex APIs
 */
void nrf_cc310_platform_mutex_init(void)
{
    12b0:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    12b2:	4906      	ldr	r1, [pc, #24]	; (12cc <nrf_cc310_platform_mutex_init+0x1c>)
    12b4:	2340      	movs	r3, #64	; 0x40
    12b6:	2214      	movs	r2, #20
    12b8:	4805      	ldr	r0, [pc, #20]	; (12d0 <nrf_cc310_platform_mutex_init+0x20>)
    12ba:	f003 fc82 	bl	4bc2 <k_mem_slab_init>
            mutex_slab_buffer,
            sizeof(struct k_mutex),
            NUM_MUTEXES);

    nrf_cc310_platform_set_mutexes(&mutex_apis, &mutexes);
}
    12be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc310_platform_set_mutexes(&mutex_apis, &mutexes);
    12c2:	4904      	ldr	r1, [pc, #16]	; (12d4 <nrf_cc310_platform_mutex_init+0x24>)
    12c4:	4804      	ldr	r0, [pc, #16]	; (12d8 <nrf_cc310_platform_mutex_init+0x28>)
    12c6:	f002 bc05 	b.w	3ad4 <nrf_cc310_platform_set_mutexes>
    12ca:	bf00      	nop
    12cc:	200001c8 	.word	0x200001c8
    12d0:	200001ac 	.word	0x200001ac
    12d4:	00005238 	.word	0x00005238
    12d8:	00005228 	.word	0x00005228

000012dc <arch_swap>:
#ifdef CONFIG_EXECUTION_BENCHMARKING
	read_timer_start_of_swap();
#endif

	/* store off key and return value */
	_current->arch.basepri = key;
    12dc:	4a09      	ldr	r2, [pc, #36]	; (1304 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    12de:	490a      	ldr	r1, [pc, #40]	; (1308 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    12e0:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    12e2:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    12e4:	66d8      	str	r0, [r3, #108]	; 0x6c
	_current->arch.swap_return_value = _k_neg_eagain;
    12e6:	6719      	str	r1, [r3, #112]	; 0x70

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    12e8:	4908      	ldr	r1, [pc, #32]	; (130c <arch_swap+0x30>)
    12ea:	684b      	ldr	r3, [r1, #4]
    12ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    12f0:	604b      	str	r3, [r1, #4]
    12f2:	2300      	movs	r3, #0
    12f4:	f383 8811 	msr	BASEPRI, r3
    12f8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    12fc:	6893      	ldr	r3, [r2, #8]
}
    12fe:	6f18      	ldr	r0, [r3, #112]	; 0x70
    1300:	4770      	bx	lr
    1302:	bf00      	nop
    1304:	200007f8 	.word	0x200007f8
    1308:	000052d8 	.word	0x000052d8
    130c:	e000ed00 	.word	0xe000ed00

00001310 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1310:	490f      	ldr	r1, [pc, #60]	; (1350 <z_arm_pendsv+0x40>)
    ldr r2, [r1, #_kernel_offset_to_current]
    1312:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1314:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1318:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    131a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    131e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1322:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1324:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1328:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    132c:	4f09      	ldr	r7, [pc, #36]	; (1354 <z_arm_pendsv+0x44>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    132e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1332:	6a4a      	ldr	r2, [r1, #36]	; 0x24

    str r2, [r1, #_kernel_offset_to_current]
    1334:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1336:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1338:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
    movs r3, #0
    133a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    133c:	66d3      	str	r3, [r2, #108]	; 0x6c
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    133e:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    1342:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1346:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    134a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
    134e:	4770      	bx	lr
    ldr r1, =_kernel
    1350:	200007f8 	.word	0x200007f8
    ldr v4, =_SCS_ICSR
    1354:	e000ed04 	.word	0xe000ed04

00001358 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
    1358:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    135c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    135e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    1362:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1366:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1368:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    136c:	2902      	cmp	r1, #2
    beq _oops
    136e:	d0ff      	beq.n	1370 <_oops>

00001370 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1370:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    1372:	f003 fa97 	bl	48a4 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1376:	bd01      	pop	{r0, pc}

00001378 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1378:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    137a:	2b00      	cmp	r3, #0
    137c:	db08      	blt.n	1390 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    137e:	2201      	movs	r2, #1
    1380:	f000 001f 	and.w	r0, r0, #31
    1384:	fa02 f000 	lsl.w	r0, r2, r0
    1388:	4a02      	ldr	r2, [pc, #8]	; (1394 <arch_irq_enable+0x1c>)
    138a:	095b      	lsrs	r3, r3, #5
    138c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1390:	4770      	bx	lr
    1392:	bf00      	nop
    1394:	e000e100 	.word	0xe000e100

00001398 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1398:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    139a:	2b00      	cmp	r3, #0
	prio += _IRQ_PRIO_OFFSET;
    139c:	f101 0101 	add.w	r1, r1, #1
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    13a0:	bfac      	ite	ge
    13a2:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    13a6:	4b06      	ldrlt	r3, [pc, #24]	; (13c0 <z_arm_irq_priority_set+0x28>)
    13a8:	ea4f 1141 	mov.w	r1, r1, lsl #5
    13ac:	b2c9      	uxtb	r1, r1
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    13ae:	bfab      	itete	ge
    13b0:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    13b4:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    13b8:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    13bc:	5419      	strblt	r1, [r3, r0]
}
    13be:	4770      	bx	lr
    13c0:	e000ed14 	.word	0xe000ed14

000013c4 <arch_new_thread>:
#ifdef CONFIG_INIT_STACKS
	memset(stack, 0xaa, stack_size);
#endif
#if defined(CONFIG_THREAD_STACK_INFO)
	thread->stack_info.start = (uintptr_t)stack;
	thread->stack_info.size = stack_size;
    13c4:	e9c0 1218 	strd	r1, r2, [r0, #96]	; 0x60
			- MPU_GUARD_ALIGN_AND_SIZE;
		stackSize -= MPU_GUARD_ALIGN_AND_SIZE_FLOAT
			- MPU_GUARD_ALIGN_AND_SIZE;
	}
#endif
	stackEnd = pStackMem + stackSize;
    13c8:	440a      	add	r2, r1
	 *
	 * The initial carved stack frame only needs to contain the basic
	 * stack frame (state context), because no FP operations have been
	 * performed yet for this thread.
	 */
	pInitCtx = (struct __esf *)(Z_STACK_PTR_ALIGN(stackEnd -
    13ca:	3a20      	subs	r2, #32
    13cc:	f022 0207 	bic.w	r2, r2, #7
#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	pInitCtx->basic.pc &= 0xfffffffe;
#endif

	pInitCtx->basic.a1 = (u32_t)pEntry;
    13d0:	6013      	str	r3, [r2, #0]
	pInitCtx->basic.a2 = (u32_t)parameter1;
    13d2:	9b00      	ldr	r3, [sp, #0]
	pInitCtx->basic.pc &= 0xfffffffe;
    13d4:	4907      	ldr	r1, [pc, #28]	; (13f4 <arch_new_thread+0x30>)
	pInitCtx->basic.a2 = (u32_t)parameter1;
    13d6:	6053      	str	r3, [r2, #4]
	pInitCtx->basic.a3 = (u32_t)parameter2;
    13d8:	9b01      	ldr	r3, [sp, #4]
	pInitCtx->basic.pc &= 0xfffffffe;
    13da:	f021 0101 	bic.w	r1, r1, #1
	pInitCtx->basic.a3 = (u32_t)parameter2;
    13de:	6093      	str	r3, [r2, #8]
	pInitCtx->basic.a4 = (u32_t)parameter3;
    13e0:	9b02      	ldr	r3, [sp, #8]
	pInitCtx->basic.pc &= 0xfffffffe;
    13e2:	6191      	str	r1, [r2, #24]
	pInitCtx->basic.a4 = (u32_t)parameter3;
    13e4:	60d3      	str	r3, [r2, #12]

#if defined(CONFIG_CPU_CORTEX_M)
	pInitCtx->basic.xpsr =
    13e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    13ea:	61d3      	str	r3, [r2, #28]
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (u32_t)pInitCtx;

	thread->arch.basepri = 0;
    13ec:	2300      	movs	r3, #0
	thread->callee_saved.psp = (u32_t)pInitCtx;
    13ee:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    13f0:	66c3      	str	r3, [r0, #108]	; 0x6c

	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    13f2:	4770      	bx	lr
    13f4:	00004471 	.word	0x00004471

000013f8 <arch_switch_to_main_thread>:

void arch_switch_to_main_thread(struct k_thread *main_thread,
				k_thread_stack_t *main_stack,
				size_t main_stack_size,
				k_thread_entry_t _main)
{
    13f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    13fa:	461d      	mov	r5, r3
    13fc:	4606      	mov	r6, r0
    13fe:	460c      	mov	r4, r1
    1400:	4617      	mov	r7, r2
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    1402:	2300      	movs	r3, #0
    1404:	eee1 3a10 	vmsr	fpscr, r3
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    1408:	f000 f9f4 	bl	17f4 <z_arm_configure_static_mpu_regions>
	start_of_main_stack =
		Z_THREAD_STACK_BUFFER(main_stack) + main_stack_size;

	start_of_main_stack = (char *)Z_STACK_PTR_ALIGN(start_of_main_stack);

	_current = main_thread;
    140c:	4b08      	ldr	r3, [pc, #32]	; (1430 <arch_switch_to_main_thread+0x38>)
	start_of_main_stack =
    140e:	19e2      	adds	r2, r4, r7
	start_of_main_stack = (char *)Z_STACK_PTR_ALIGN(start_of_main_stack);
    1410:	f022 0407 	bic.w	r4, r2, #7
	_current = main_thread;
    1414:	609e      	str	r6, [r3, #8]

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1416:	4628      	mov	r0, r5
    1418:	f384 8809 	msr	PSP, r4
    141c:	2100      	movs	r1, #0
    141e:	b663      	cpsie	if
    1420:	f381 8811 	msr	BASEPRI, r1
    1424:	f3bf 8f6f 	isb	sy
    1428:	2200      	movs	r2, #0
    142a:	2300      	movs	r3, #0
    142c:	f003 f820 	bl	4470 <z_thread_entry>
	:
	: "r" (_main), "r" (start_of_main_stack)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1430:	200007f8 	.word	0x200007f8

00001434 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1434:	4901      	ldr	r1, [pc, #4]	; (143c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1436:	2210      	movs	r2, #16
	str	r2, [r1]
    1438:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    143a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    143c:	e000ed10 	.word	0xe000ed10

00001440 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1440:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1442:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1444:	f380 8811 	msr	BASEPRI, r0
	isb
    1448:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    144c:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1450:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1452:	b662      	cpsie	i
	isb
    1454:	f3bf 8f6f 	isb	sy

	bx	lr
    1458:	4770      	bx	lr
    145a:	bf00      	nop

0000145c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    145c:	bf30      	wfi
    b z_SysNmiOnReset
    145e:	f7ff bffd 	b.w	145c <z_SysNmiOnReset>
    1462:	bf00      	nop

00001464 <z_arm_prep_c>:
#else
#define VECTOR_ADDRESS CONFIG_SRAM_BASE_ADDRESS
#endif
static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1464:	4a17      	ldr	r2, [pc, #92]	; (14c4 <z_arm_prep_c+0x60>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    1466:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1468:	4b17      	ldr	r3, [pc, #92]	; (14c8 <z_arm_prep_c+0x64>)
    146a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    146e:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    1470:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1474:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1478:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    147c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1480:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	SCB->CPACR |= CPACR_CP10_PRIV_ACCESS | CPACR_CP11_PRIV_ACCESS;
    1484:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1488:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
    148c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	FPU->FPCCR &= (~(FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk));
    1490:	4a0e      	ldr	r2, [pc, #56]	; (14cc <z_arm_prep_c+0x68>)
    1492:	6853      	ldr	r3, [r2, #4]
    1494:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
    1498:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    149a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    149e:	f3bf 8f6f 	isb	sy
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    14a2:	2300      	movs	r3, #0
    14a4:	eee1 3a10 	vmsr	fpscr, r3
  __ASM volatile ("MRS %0, control" : "=r" (result) );
    14a8:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
    14ac:	f023 0304 	bic.w	r3, r3, #4
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
    14b0:	f383 8814 	msr	CONTROL, r3
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    14b4:	f001 f972 	bl	279c <z_bss_zero>
	z_data_copy();
    14b8:	f001 f97a 	bl	27b0 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    14bc:	f000 f968 	bl	1790 <z_arm_interrupt_init>
	z_cstart();
    14c0:	f001 f9b4 	bl	282c <z_cstart>
    14c4:	00000000 	.word	0x00000000
    14c8:	e000ed00 	.word	0xe000ed00
    14cc:	e000ef30 	.word	0xe000ef30

000014d0 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    14d0:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    14d2:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    14d4:	4a0b      	ldr	r2, [pc, #44]	; (1504 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    14d6:	6a10      	ldr	r0, [r2, #32]
	cmp r0, #0
    14d8:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_sys_power_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    14da:	bf1e      	ittt	ne
	movne	r1, #0
    14dc:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    14de:	6211      	strne	r1, [r2, #32]
		blne	z_sys_power_save_idle_exit
    14e0:	f003 fb6d 	blne	4bbe <z_sys_power_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    14e4:	b662      	cpsie	i
#endif

#endif /* CONFIG_SYS_POWER_MANAGEMENT */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    14e6:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    14ea:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    14ee:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 * interface function.
	 */
	cpsie i
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    14f2:	4905      	ldr	r1, [pc, #20]	; (1508 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    14f4:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    14f6:	c909      	ldmia	r1!, {r0, r3}
#ifdef CONFIG_EXECUTION_BENCHMARKING
	push {r0, r3}	/* Save r0 and r3 into stack */
	bl read_timer_end_of_isr
	pop {r0, r3}	/* Restore r0 and r3 regs */
#endif /* CONFIG_EXECUTION_BENCHMARKING */
	blx r3		/* call ISR */
    14f8:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    14fa:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    14fe:	4903      	ldr	r1, [pc, #12]	; (150c <_isr_wrapper+0x3c>)
	bx r1
    1500:	4708      	bx	r1
    1502:	0000      	.short	0x0000
	ldr r2, =_kernel
    1504:	200007f8 	.word	0x200007f8
	ldr r1, =_sw_isr_table
    1508:	00004ec0 	.word	0x00004ec0
	ldr r1, =z_arm_int_exit
    150c:	00001751 	.word	0x00001751

00001510 <__start>:
 * search for a __start symbol instead, so create that alias here.
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    1510:	f003 f863 	bl	45da <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1514:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1516:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    151a:	4808      	ldr	r0, [pc, #32]	; (153c <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE
    151c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    1520:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1522:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1526:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    152a:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    152c:	4308      	orrs	r0, r1
    msr CONTROL, r0
    152e:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1532:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1536:	f7ff ff95 	bl	1464 <z_arm_prep_c>
    153a:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
    153c:	20000d98 	.word	0x20000d98

00001540 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1540:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1544:	f3ef 8109 	mrs	r1, PSP
	mov r2, lr /* EXC_RETURN */
    1548:	4672      	mov	r2, lr

	push {r0, lr}
    154a:	b501      	push	{r0, lr}

	bl z_arm_fault
    154c:	f000 f86c 	bl	1628 <z_arm_fault>

	pop {r0, pc}
    1550:	bd01      	pop	{r0, pc}
    1552:	bf00      	nop

00001554 <mem_manage_fault.isra.0>:
	u32_t reason = K_ERR_CPU_EXCEPTION;
	u32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1554:	4b0c      	ldr	r3, [pc, #48]	; (1588 <mem_manage_fault.isra.0+0x34>)
    1556:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1558:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    155a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    155c:	0792      	lsls	r2, r2, #30
    155e:	d508      	bpl.n	1572 <mem_manage_fault.isra.0+0x1e>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
    1560:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1562:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1564:	0612      	lsls	r2, r2, #24
    1566:	d504      	bpl.n	1572 <mem_manage_fault.isra.0+0x1e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
    1568:	b118      	cbz	r0, 1572 <mem_manage_fault.isra.0+0x1e>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    156a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    156c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1570:	629a      	str	r2, [r3, #40]	; 0x28

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
    1572:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1574:	4b04      	ldr	r3, [pc, #16]	; (1588 <mem_manage_fault.isra.0+0x34>)
    1576:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1578:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
    157a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    157c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    157e:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    1582:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    1584:	7008      	strb	r0, [r1, #0]

	return reason;
}
    1586:	4770      	bx	lr
    1588:	e000ed00 	.word	0xe000ed00

0000158c <bus_fault.isra.0>:
{
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    158c:	4b0d      	ldr	r3, [pc, #52]	; (15c4 <bus_fault.isra.0+0x38>)
    158e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1590:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1592:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1594:	0592      	lsls	r2, r2, #22
    1596:	d508      	bpl.n	15aa <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1598:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    159a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    159c:	0412      	lsls	r2, r2, #16
    159e:	d504      	bpl.n	15aa <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
    15a0:	b118      	cbz	r0, 15aa <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    15a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    15a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    15a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf);
    15aa:	2000      	movs	r0, #0
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    15ac:	4b05      	ldr	r3, [pc, #20]	; (15c4 <bus_fault.isra.0+0x38>)
    15ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    15b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    15b2:	05d2      	lsls	r2, r2, #23
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    15b4:	bf58      	it	pl
    15b6:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    15b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    15ba:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    15be:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    15c0:	7008      	strb	r0, [r1, #0]

	return reason;
}
    15c2:	4770      	bx	lr
    15c4:	e000ed00 	.word	0xe000ed00

000015c8 <usage_fault.isra.0>:
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    15c8:	4b07      	ldr	r3, [pc, #28]	; (15e8 <usage_fault.isra.0+0x20>)

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;

	return reason;
}
    15ca:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    15cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    15ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    15d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    15d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    15d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    15d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    15d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    15da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    15dc:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    15e0:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    15e4:	629a      	str	r2, [r3, #40]	; 0x28
}
    15e6:	4770      	bx	lr
    15e8:	e000ed00 	.word	0xe000ed00

000015ec <secure_fault.isra.0>:
 */
static void secure_fault(const z_arch_esf_t *esf)
{
	PR_FAULT_INFO("***** SECURE FAULT *****");

	STORE_xFAR(sfar, SAU->SFAR);
    15ec:	4b0d      	ldr	r3, [pc, #52]	; (1624 <secure_fault.isra.0+0x38>)
    15ee:	699a      	ldr	r2, [r3, #24]
	if ((SAU->SFSR & SAU_SFSR_SFARVALID_Msk) != 0) {
    15f0:	695a      	ldr	r2, [r3, #20]
		PR_EXC("  Address: 0x%x", sfar);
	}

	/* bits are sticky: they stack and must be reset */
	if ((SAU->SFSR & SAU_SFSR_INVEP_Msk) != 0) {
    15f2:	695a      	ldr	r2, [r3, #20]
    15f4:	07d0      	lsls	r0, r2, #31
    15f6:	d40f      	bmi.n	1618 <secure_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Invalid entry point");
	} else if ((SAU->SFSR & SAU_SFSR_INVIS_Msk) != 0) {
    15f8:	695a      	ldr	r2, [r3, #20]
    15fa:	0791      	lsls	r1, r2, #30
    15fc:	d40c      	bmi.n	1618 <secure_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Invalid integrity signature");
	} else if ((SAU->SFSR & SAU_SFSR_INVER_Msk) != 0) {
    15fe:	695a      	ldr	r2, [r3, #20]
    1600:	0752      	lsls	r2, r2, #29
    1602:	d409      	bmi.n	1618 <secure_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Invalid exception return");
	} else if ((SAU->SFSR & SAU_SFSR_AUVIOL_Msk) != 0) {
    1604:	695a      	ldr	r2, [r3, #20]
    1606:	0710      	lsls	r0, r2, #28
    1608:	d406      	bmi.n	1618 <secure_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Attribution unit violation");
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
    160a:	695a      	ldr	r2, [r3, #20]
    160c:	06d1      	lsls	r1, r2, #27
    160e:	d403      	bmi.n	1618 <secure_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Invalid transition");
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
    1610:	695a      	ldr	r2, [r3, #20]
    1612:	0692      	lsls	r2, r2, #26
		PR_FAULT_INFO("  Lazy state preservation");
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
    1614:	bf58      	it	pl
    1616:	695a      	ldrpl	r2, [r3, #20]
		PR_FAULT_INFO("  Lazy state error");
	}

	/* clear SFSR sticky bits */
	SAU->SFSR |= 0xFF;
    1618:	695a      	ldr	r2, [r3, #20]
    161a:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    161e:	615a      	str	r2, [r3, #20]
}
    1620:	4770      	bx	lr
    1622:	bf00      	nop
    1624:	e000edd0 	.word	0xe000edd0

00001628 <z_arm_fault>:
 * @param psp PSP value immediately after the exception occurred
 * @param exc_return EXC_RETURN value present in LR after exception entry.
 *
 */
void z_arm_fault(u32_t msp, u32_t psp, u32_t exc_return)
{
    1628:	b5f0      	push	{r4, r5, r6, r7, lr}
	u32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    162a:	4b41      	ldr	r3, [pc, #260]	; (1730 <z_arm_fault+0x108>)
    162c:	2500      	movs	r5, #0
    162e:	685b      	ldr	r3, [r3, #4]
{
    1630:	b08b      	sub	sp, #44	; 0x2c
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1632:	f3c3 0308 	ubfx	r3, r3, #0, #9
    1636:	f385 8811 	msr	BASEPRI, r5
    163a:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    163e:	f002 447f 	and.w	r4, r2, #4278190080	; 0xff000000
    1642:	f1b4 4f7f 	cmp.w	r4, #4278190080	; 0xff000000
    1646:	d11e      	bne.n	1686 <z_arm_fault+0x5e>
	if ((exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) == 0U) {
    1648:	f012 0401 	ands.w	r4, r2, #1
    164c:	d01a      	beq.n	1684 <z_arm_fault+0x5c>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
    164e:	0656      	lsls	r6, r2, #25
    1650:	f002 0408 	and.w	r4, r2, #8
    1654:	d467      	bmi.n	1726 <z_arm_fault+0xfe>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
    1656:	f082 0204 	eor.w	r2, r2, #4
    165a:	f3c2 0580 	ubfx	r5, r2, #2, #1
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    165e:	b164      	cbz	r4, 167a <z_arm_fault+0x52>
  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
    1660:	f3ef 8689 	mrs	r6, PSP_NS
	*recoverable = false;
    1664:	2200      	movs	r2, #0
    1666:	3b03      	subs	r3, #3
    1668:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    166c:	2b04      	cmp	r3, #4
    166e:	d84b      	bhi.n	1708 <z_arm_fault+0xe0>
    1670:	e8df f003 	tbb	[pc, r3]
    1674:	41504c0b 	.word	0x41504c0b
    1678:	48          	.byte	0x48
    1679:	00          	.byte	0x00
  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
    167a:	f3ef 8688 	mrs	r6, MSP_NS
  return(result);
    167e:	e7f1      	b.n	1664 <z_arm_fault+0x3c>
			ptr_esf =  (z_arch_esf_t *)psp;
    1680:	460e      	mov	r6, r1
    1682:	e7ef      	b.n	1664 <z_arm_fault+0x3c>
	*nested_exc = false;
    1684:	4625      	mov	r5, r4
		return NULL;
    1686:	462e      	mov	r6, r5
    1688:	e7ec      	b.n	1664 <z_arm_fault+0x3c>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    168a:	4b29      	ldr	r3, [pc, #164]	; (1730 <z_arm_fault+0x108>)
    168c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    168e:	0792      	lsls	r2, r2, #30
    1690:	d43a      	bmi.n	1708 <z_arm_fault+0xe0>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1692:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    1694:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    1698:	d008      	beq.n	16ac <z_arm_fault+0x84>
		if (SCB_MMFSR != 0) {
    169a:	3328      	adds	r3, #40	; 0x28
    169c:	781b      	ldrb	r3, [r3, #0]
    169e:	b1eb      	cbz	r3, 16dc <z_arm_fault+0xb4>
			reason = mem_manage_fault(esf, 1, recoverable);
    16a0:	2001      	movs	r0, #1
    16a2:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    16a6:	f7ff ff55 	bl	1554 <mem_manage_fault.isra.0>
    16aa:	4604      	mov	r4, r0
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
		"ESF could not be retrieved successfully. Shall never occur.");

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    16ac:	f89d 3007 	ldrb.w	r3, [sp, #7]
    16b0:	b993      	cbnz	r3, 16d8 <z_arm_fault+0xb0>
		return;
	}

	/* Copy ESF */
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    16b2:	2220      	movs	r2, #32
    16b4:	4631      	mov	r1, r6
    16b6:	a802      	add	r0, sp, #8
    16b8:	f003 f95c 	bl	4974 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    16bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    16be:	b36d      	cbz	r5, 171c <z_arm_fault+0xf4>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    16c0:	f3c3 0208 	ubfx	r2, r3, #0, #9
    16c4:	b922      	cbnz	r2, 16d0 <z_arm_fault+0xa8>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    16c6:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    16ca:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    16ce:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    16d0:	4620      	mov	r0, r4
    16d2:	a902      	add	r1, sp, #8
    16d4:	f003 f8e4 	bl	48a0 <z_arm_fatal_error>
}
    16d8:	b00b      	add	sp, #44	; 0x2c
    16da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (SCB_BFSR != 0) {
    16dc:	4b15      	ldr	r3, [pc, #84]	; (1734 <z_arm_fault+0x10c>)
    16de:	781b      	ldrb	r3, [r3, #0]
    16e0:	b12b      	cbz	r3, 16ee <z_arm_fault+0xc6>
			reason = bus_fault(esf, 1, recoverable);
    16e2:	2001      	movs	r0, #1
    16e4:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    16e8:	f7ff ff50 	bl	158c <bus_fault.isra.0>
    16ec:	e7dd      	b.n	16aa <z_arm_fault+0x82>
		} else if (SCB_UFSR != 0) {
    16ee:	4b12      	ldr	r3, [pc, #72]	; (1738 <z_arm_fault+0x110>)
    16f0:	881f      	ldrh	r7, [r3, #0]
    16f2:	b2bf      	uxth	r7, r7
    16f4:	b117      	cbz	r7, 16fc <z_arm_fault+0xd4>
		reason = usage_fault(esf);
    16f6:	f7ff ff67 	bl	15c8 <usage_fault.isra.0>
    16fa:	e7d6      	b.n	16aa <z_arm_fault+0x82>
		} else if (SAU->SFSR != 0) {
    16fc:	4b0f      	ldr	r3, [pc, #60]	; (173c <z_arm_fault+0x114>)
    16fe:	695c      	ldr	r4, [r3, #20]
    1700:	2c00      	cmp	r4, #0
    1702:	d0d3      	beq.n	16ac <z_arm_fault+0x84>
		secure_fault(esf);
    1704:	f7ff ff72 	bl	15ec <secure_fault.isra.0>
	u32_t reason = K_ERR_CPU_EXCEPTION;
    1708:	2400      	movs	r4, #0
    170a:	e7cf      	b.n	16ac <z_arm_fault+0x84>
		reason = mem_manage_fault(esf, 0, recoverable);
    170c:	2000      	movs	r0, #0
    170e:	f10d 0107 	add.w	r1, sp, #7
    1712:	e7c8      	b.n	16a6 <z_arm_fault+0x7e>
		reason = bus_fault(esf, 0, recoverable);
    1714:	2000      	movs	r0, #0
    1716:	f10d 0107 	add.w	r1, sp, #7
    171a:	e7e5      	b.n	16e8 <z_arm_fault+0xc0>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    171c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1720:	f023 0301 	bic.w	r3, r3, #1
    1724:	e7d3      	b.n	16ce <z_arm_fault+0xa6>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1726:	2c00      	cmp	r4, #0
    1728:	d1aa      	bne.n	1680 <z_arm_fault+0x58>
			ptr_esf = (z_arch_esf_t *)msp;
    172a:	4606      	mov	r6, r0
			*nested_exc = true;
    172c:	2501      	movs	r5, #1
    172e:	e799      	b.n	1664 <z_arm_fault+0x3c>
    1730:	e000ed00 	.word	0xe000ed00
    1734:	e000ed29 	.word	0xe000ed29
    1738:	e000ed2a 	.word	0xe000ed2a
    173c:	e000edd0 	.word	0xe000edd0

00001740 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1740:	4a02      	ldr	r2, [pc, #8]	; (174c <z_arm_fault_init+0xc>)
    1742:	6953      	ldr	r3, [r2, #20]
    1744:	f043 0310 	orr.w	r3, r3, #16
    1748:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    174a:	4770      	bx	lr
    174c:	e000ed00 	.word	0xe000ed00

00001750 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1750:	4b04      	ldr	r3, [pc, #16]	; (1764 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1752:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1754:	6a58      	ldr	r0, [r3, #36]	; 0x24
	cmp r0, r1
    1756:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1758:	d003      	beq.n	1762 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    175a:	4903      	ldr	r1, [pc, #12]	; (1768 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    175c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1760:	600a      	str	r2, [r1, #0]

00001762 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1762:	4770      	bx	lr
	ldr r3, =_kernel
    1764:	200007f8 	.word	0x200007f8
	ldr r1, =_SCS_ICSR
    1768:	e000ed04 	.word	0xe000ed04

0000176c <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    176c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1770:	4905      	ldr	r1, [pc, #20]	; (1788 <sys_arch_reboot+0x1c>)
    1772:	4b06      	ldr	r3, [pc, #24]	; (178c <sys_arch_reboot+0x20>)
    1774:	68ca      	ldr	r2, [r1, #12]
    1776:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    177a:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    177c:	60cb      	str	r3, [r1, #12]
    177e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1782:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1784:	e7fd      	b.n	1782 <sys_arch_reboot+0x16>
    1786:	bf00      	nop
    1788:	e000ed00 	.word	0xe000ed00
    178c:	05fa0004 	.word	0x05fa0004

00001790 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1790:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1792:	2120      	movs	r1, #32
    1794:	4803      	ldr	r0, [pc, #12]	; (17a4 <z_arm_interrupt_init+0x14>)
    1796:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1798:	3301      	adds	r3, #1
    179a:	2b41      	cmp	r3, #65	; 0x41
    179c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    17a0:	d1f9      	bne.n	1796 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    17a2:	4770      	bx	lr
    17a4:	e000e100 	.word	0xe000e100

000017a8 <z_impl_k_thread_abort>:
#include <sys/__assert.h>

extern void z_thread_single_abort(struct k_thread *thread);

void z_impl_k_thread_abort(k_tid_t thread)
{
    17a8:	b538      	push	{r3, r4, r5, lr}
    17aa:	4604      	mov	r4, r0
	__asm__ volatile(
    17ac:	f04f 0320 	mov.w	r3, #32
    17b0:	f3ef 8511 	mrs	r5, BASEPRI
    17b4:	f383 8811 	msr	BASEPRI, r3
    17b8:	f3bf 8f6f 	isb	sy
	key = irq_lock();

	__ASSERT(!(thread->base.user_options & K_ESSENTIAL),
		 "essential thread aborted");

	z_thread_single_abort(thread);
    17bc:	f001 fba6 	bl	2f0c <z_thread_single_abort>
	z_thread_monitor_exit(thread);

	if (_current == thread) {
    17c0:	4b0a      	ldr	r3, [pc, #40]	; (17ec <z_impl_k_thread_abort+0x44>)
    17c2:	689b      	ldr	r3, [r3, #8]
    17c4:	42a3      	cmp	r3, r4
    17c6:	d10b      	bne.n	17e0 <z_impl_k_thread_abort+0x38>
		if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
    17c8:	4b09      	ldr	r3, [pc, #36]	; (17f0 <z_impl_k_thread_abort+0x48>)
    17ca:	685a      	ldr	r2, [r3, #4]
    17cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
    17d0:	b912      	cbnz	r2, 17d8 <z_impl_k_thread_abort+0x30>
	int ret;
	z_check_stack_sentinel();
#ifndef CONFIG_ARM
	sys_trace_thread_switched_out();
#endif
	ret = arch_swap(key);
    17d2:	4628      	mov	r0, r5
    17d4:	f7ff fd82 	bl	12dc <arch_swap>
			(void)z_swap_irqlock(key);
			CODE_UNREACHABLE;
		} else {
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    17d8:	685a      	ldr	r2, [r3, #4]
    17da:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    17de:	605a      	str	r2, [r3, #4]
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_irqlock(key);
    17e0:	4628      	mov	r0, r5
}
    17e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_irqlock(key);
    17e6:	f003 ba19 	b.w	4c1c <z_reschedule_irqlock>
    17ea:	bf00      	nop
    17ec:	200007f8 	.word	0x200007f8
    17f0:	e000ed00 	.word	0xe000ed00

000017f4 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    17f4:	b510      	push	{r4, lr}
		.size = (u32_t)&_nocache_ram_size,
		.attr = K_MEM_PARTITION_P_RW_U_NA_NOCACHE,
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
    17f6:	4b0e      	ldr	r3, [pc, #56]	; (1830 <z_arm_configure_static_mpu_regions+0x3c>)
{
    17f8:	b088      	sub	sp, #32
		const struct k_mem_partition ramfunc_region =
    17fa:	9302      	str	r3, [sp, #8]
    17fc:	4b0d      	ldr	r3, [pc, #52]	; (1834 <z_arm_configure_static_mpu_regions+0x40>)
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    17fe:	4c0e      	ldr	r4, [pc, #56]	; (1838 <z_arm_configure_static_mpu_regions+0x44>)
		const struct k_mem_partition ramfunc_region =
    1800:	9303      	str	r3, [sp, #12]
    1802:	4b0e      	ldr	r3, [pc, #56]	; (183c <z_arm_configure_static_mpu_regions+0x48>)
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1804:	4a0e      	ldr	r2, [pc, #56]	; (1840 <z_arm_configure_static_mpu_regions+0x4c>)
		const struct k_mem_partition ramfunc_region =
    1806:	9304      	str	r3, [sp, #16]
	const struct k_mem_partition *static_regions[] = {
    1808:	ab02      	add	r3, sp, #8
    180a:	9301      	str	r3, [sp, #4]
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    180c:	a801      	add	r0, sp, #4
    180e:	4623      	mov	r3, r4
    1810:	2101      	movs	r1, #1
    1812:	f000 f907 	bl	1a24 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of k_mem_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct k_mem_partition dyn_region_areas[] = {
    1816:	2300      	movs	r3, #0
    1818:	9307      	str	r3, [sp, #28]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    181a:	4b0a      	ldr	r3, [pc, #40]	; (1844 <z_arm_configure_static_mpu_regions+0x50>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    181c:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    181e:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1820:	a805      	add	r0, sp, #20
	const struct k_mem_partition dyn_region_areas[] = {
    1822:	9305      	str	r3, [sp, #20]
    1824:	9406      	str	r4, [sp, #24]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    1826:	f000 f907 	bl	1a38 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    182a:	b008      	add	sp, #32
    182c:	bd10      	pop	{r4, pc}
    182e:	bf00      	nop
    1830:	20000000 	.word	0x20000000
    1834:	00000000 	.word	0x00000000
    1838:	20010000 	.word	0x20010000
    183c:	00010006 	.word	0x00010006
    1840:	20000000 	.word	0x20000000
    1844:	20000180 	.word	0x20000180

00001848 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const u32_t index,
	const struct arm_mpu_region *region_conf)
{
    1848:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    184a:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    184c:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    184e:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    1852:	f004 031f 	and.w	r3, r4, #31
    1856:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    1858:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    185a:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    185c:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    1860:	4904      	ldr	r1, [pc, #16]	; (1874 <region_init+0x2c>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    1862:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    1866:	f043 0301 	orr.w	r3, r3, #1
    186a:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    186c:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    186e:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    1870:	bd10      	pop	{r4, pc}
    1872:	bf00      	nop
    1874:	e000ed90 	.word	0xe000ed90

00001878 <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct k_mem_partition
    1878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    187c:	4607      	mov	r7, r0
    187e:	4688      	mov	r8, r1
    1880:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    1882:	2600      	movs	r6, #0
	MPU->RNR = index;
    1884:	4d4a      	ldr	r5, [pc, #296]	; (19b0 <mpu_configure_regions_and_partition.constprop.0+0x138>)
static int mpu_configure_regions_and_partition(const struct k_mem_partition
    1886:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    1888:	4546      	cmp	r6, r8
    188a:	da0b      	bge.n	18a4 <mpu_configure_regions_and_partition.constprop.0+0x2c>
		if (regions[i]->size == 0U) {
    188c:	f857 3026 	ldr.w	r3, [r7, r6, lsl #2]
    1890:	f8d3 9004 	ldr.w	r9, [r3, #4]
    1894:	f1b9 0f00 	cmp.w	r9, #0
    1898:	d03a      	beq.n	1910 <mpu_configure_regions_and_partition.constprop.0+0x98>
		&&
    189a:	f1b9 0f1f 	cmp.w	r9, #31
    189e:	d805      	bhi.n	18ac <mpu_configure_regions_and_partition.constprop.0+0x34>

			reg_index =
				mpu_configure_region(reg_index, regions[i]);

			if (reg_index == -EINVAL) {
				return reg_index;
    18a0:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    18a4:	4620      	mov	r0, r4
    18a6:	b005      	add	sp, #20
    18a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		&&
    18ac:	f019 0f1f 	tst.w	r9, #31
    18b0:	d1f6      	bne.n	18a0 <mpu_configure_regions_and_partition.constprop.0+0x28>
		((part->start &
    18b2:	f8d3 a000 	ldr.w	sl, [r3]
		&&
    18b6:	f01a 0f1f 	tst.w	sl, #31
    18ba:	d1f1      	bne.n	18a0 <mpu_configure_regions_and_partition.constprop.0+0x28>
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    18bc:	4650      	mov	r0, sl
    18be:	f003 f81c 	bl	48fa <arm_cmse_mpu_region_get>
    18c2:	4683      	mov	fp, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    18c4:	eb09 000a 	add.w	r0, r9, sl
    18c8:	3801      	subs	r0, #1
    18ca:	f003 f816 	bl	48fa <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    18ce:	4583      	cmp	fp, r0
    18d0:	d1e6      	bne.n	18a0 <mpu_configure_regions_and_partition.constprop.0+0x28>
		if ((u_reg_index == -EINVAL) ||
    18d2:	f11b 0f16 	cmn.w	fp, #22
    18d6:	d0e3      	beq.n	18a0 <mpu_configure_regions_and_partition.constprop.0+0x28>
			(u_reg_index > (reg_index - 1))) {
    18d8:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    18da:	455b      	cmp	r3, fp
    18dc:	dbe0      	blt.n	18a0 <mpu_configure_regions_and_partition.constprop.0+0x28>
	MPU->RNR = index;
    18de:	f8c5 b008 	str.w	fp, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    18e2:	68e8      	ldr	r0, [r5, #12]
	MPU->RNR = index;
    18e4:	f8c5 b008 	str.w	fp, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    18e8:	692b      	ldr	r3, [r5, #16]
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    18ea:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    18ee:	f020 001f 	bic.w	r0, r0, #31
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    18f2:	f043 0a1f 	orr.w	sl, r3, #31
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    18f6:	e9d1 3200 	ldrd	r3, r2, [r1]
    18fa:	441a      	add	r2, r3
		if ((regions[i]->start == u_reg_base) &&
    18fc:	4298      	cmp	r0, r3
		u32_t reg_last = regions[i]->start + regions[i]->size - 1;
    18fe:	f102 39ff 	add.w	r9, r2, #4294967295
		if ((regions[i]->start == u_reg_base) &&
    1902:	d118      	bne.n	1936 <mpu_configure_regions_and_partition.constprop.0+0xbe>
    1904:	45ca      	cmp	sl, r9
    1906:	d105      	bne.n	1914 <mpu_configure_regions_and_partition.constprop.0+0x9c>
			mpu_configure_region(u_reg_index, regions[i]);
    1908:	fa5f f08b 	uxtb.w	r0, fp
    190c:	f002 ffd5 	bl	48ba <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    1910:	3601      	adds	r6, #1
    1912:	e7b9      	b.n	1888 <mpu_configure_regions_and_partition.constprop.0+0x10>
	MPU->RNR = index;
    1914:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1918:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    191a:	f022 021f 	bic.w	r2, r2, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    191e:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    1922:	431a      	orrs	r2, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    1924:	60ea      	str	r2, [r5, #12]
				mpu_configure_region(reg_index, regions[i]);
    1926:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, regions[i]);
    1928:	f002 ffc7 	bl	48ba <mpu_configure_region>
			if (reg_index == -EINVAL) {
    192c:	f110 0f16 	cmn.w	r0, #22
    1930:	d0b6      	beq.n	18a0 <mpu_configure_regions_and_partition.constprop.0+0x28>
			reg_index++;
    1932:	1c44      	adds	r4, r0, #1
    1934:	e7ec      	b.n	1910 <mpu_configure_regions_and_partition.constprop.0+0x98>
	MPU->RNR = index;
    1936:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    193a:	692a      	ldr	r2, [r5, #16]
    193c:	3b01      	subs	r3, #1
    193e:	f023 031f 	bic.w	r3, r3, #31
    1942:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    1946:	4313      	orrs	r3, r2
		} else if (reg_last == u_reg_last) {
    1948:	45ca      	cmp	sl, r9
    194a:	b2e0      	uxtb	r0, r4
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    194c:	612b      	str	r3, [r5, #16]
		} else if (reg_last == u_reg_last) {
    194e:	d0eb      	beq.n	1928 <mpu_configure_regions_and_partition.constprop.0+0xb0>
				mpu_configure_region(reg_index, regions[i]);
    1950:	f002 ffb3 	bl	48ba <mpu_configure_region>
			if (reg_index == -EINVAL) {
    1954:	f110 0f16 	cmn.w	r0, #22
    1958:	d0a2      	beq.n	18a0 <mpu_configure_regions_and_partition.constprop.0+0x28>
	MPU->RNR = index;
    195a:	f8c5 b008 	str.w	fp, [r5, #8]
	attr->rbar = MPU->RBAR &
    195e:	68ea      	ldr	r2, [r5, #12]
    1960:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i]->start +
    1964:	f10a 3aff 	add.w	sl, sl, #4294967295
	attr->rbar = MPU->RBAR &
    1968:	f362 0304 	bfi	r3, r2, #0, #5
    196c:	f88d 3008 	strb.w	r3, [sp, #8]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    1970:	692b      	ldr	r3, [r5, #16]
    1972:	f89d 2008 	ldrb.w	r2, [sp, #8]
    1976:	085b      	lsrs	r3, r3, #1
    1978:	f363 1247 	bfi	r2, r3, #5, #3
			fill_region.base = regions[i]->start +
    197c:	f857 3026 	ldr.w	r3, [r7, r6, lsl #2]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    1980:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i]->start +
    1984:	e9d3 1300 	ldrd	r1, r3, [r3]
    1988:	440b      	add	r3, r1
    198a:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i]->start +
    198c:	f023 031f 	bic.w	r3, r3, #31
			reg_index++;
    1990:	3001      	adds	r0, #1
			REGION_LIMIT_ADDR((regions[i]->start +
    1992:	4453      	add	r3, sl
    1994:	eba3 0309 	sub.w	r3, r3, r9
    1998:	b2c0      	uxtb	r0, r0
    199a:	f023 031f 	bic.w	r3, r3, #31

static int region_allocate_and_init(const u8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1)) {
    199e:	280f      	cmp	r0, #15
			fill_region.attr.r_limit =
    19a0:	9303      	str	r3, [sp, #12]
    19a2:	f63f af7d 	bhi.w	18a0 <mpu_configure_regions_and_partition.constprop.0+0x28>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    19a6:	4669      	mov	r1, sp
    19a8:	f7ff ff4e 	bl	1848 <region_init>
    19ac:	e7c1      	b.n	1932 <mpu_configure_regions_and_partition.constprop.0+0xba>
    19ae:	bf00      	nop
    19b0:	e000ed90 	.word	0xe000ed90

000019b4 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    19b4:	2205      	movs	r2, #5
    19b6:	4b03      	ldr	r3, [pc, #12]	; (19c4 <arm_core_mpu_enable+0x10>)
    19b8:	605a      	str	r2, [r3, #4]
    19ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    19be:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    19c2:	4770      	bx	lr
    19c4:	e000ed90 	.word	0xe000ed90

000019c8 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    19c8:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    19cc:	2200      	movs	r2, #0
    19ce:	4b01      	ldr	r3, [pc, #4]	; (19d4 <arm_core_mpu_disable+0xc>)
    19d0:	605a      	str	r2, [r3, #4]
}
    19d2:	4770      	bx	lr
    19d4:	e000ed90 	.word	0xe000ed90

000019d8 <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(struct device *arg)
{
    19d8:	b538      	push	{r3, r4, r5, lr}
	u32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    19da:	4c0e      	ldr	r4, [pc, #56]	; (1a14 <arm_mpu_init+0x3c>)
    19dc:	6825      	ldr	r5, [r4, #0]
    19de:	2d10      	cmp	r5, #16
    19e0:	d814      	bhi.n	1a0c <arm_mpu_init+0x34>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    19e2:	f7ff fff1 	bl	19c8 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    19e6:	2000      	movs	r0, #0
	MPU->MAIR0 =
    19e8:	4b0b      	ldr	r3, [pc, #44]	; (1a18 <arm_mpu_init+0x40>)
    19ea:	4a0c      	ldr	r2, [pc, #48]	; (1a1c <arm_mpu_init+0x44>)
    19ec:	631a      	str	r2, [r3, #48]	; 0x30
    19ee:	4285      	cmp	r5, r0
    19f0:	d105      	bne.n	19fe <arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    19f2:	4b0b      	ldr	r3, [pc, #44]	; (1a20 <arm_mpu_init+0x48>)
    19f4:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    19f6:	f7ff ffdd 	bl	19b4 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    19fa:	2000      	movs	r0, #0
}
    19fc:	bd38      	pop	{r3, r4, r5, pc}
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    19fe:	6861      	ldr	r1, [r4, #4]
    1a00:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    1a04:	f7ff ff20 	bl	1848 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1a08:	3001      	adds	r0, #1
    1a0a:	e7f0      	b.n	19ee <arm_mpu_init+0x16>
		return -1;
    1a0c:	f04f 30ff 	mov.w	r0, #4294967295
    1a10:	e7f4      	b.n	19fc <arm_mpu_init+0x24>
    1a12:	bf00      	nop
    1a14:	0000524c 	.word	0x0000524c
    1a18:	e000ed90 	.word	0xe000ed90
    1a1c:	0044ffaa 	.word	0x0044ffaa
    1a20:	20000854 	.word	0x20000854

00001a24 <arm_core_mpu_configure_static_mpu_regions>:
{
    1a24:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const u8_t regions_num,
	const u32_t background_area_base,
	const u32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    1a26:	4c03      	ldr	r4, [pc, #12]	; (1a34 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    1a28:	7822      	ldrb	r2, [r4, #0]
    1a2a:	f7ff ff25 	bl	1878 <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1a2e:	7020      	strb	r0, [r4, #0]
}
    1a30:	bd10      	pop	{r4, pc}
    1a32:	bf00      	nop
    1a34:	20000854 	.word	0x20000854

00001a38 <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    1a38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1a3c:	4d26      	ldr	r5, [pc, #152]	; (1ad8 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa0>)
    1a3e:	468a      	mov	sl, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1a40:	4606      	mov	r6, r0
    1a42:	f04f 0800 	mov.w	r8, #0
    1a46:	46ab      	mov	fp, r5
	MPU->RNR = index;
    1a48:	4f24      	ldr	r7, [pc, #144]	; (1adc <arm_core_mpu_mark_areas_for_dynamic_regions+0xa4>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1a4a:	45d0      	cmp	r8, sl
    1a4c:	da1b      	bge.n	1a86 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    1a4e:	f8d6 9004 	ldr.w	r9, [r6, #4]
    1a52:	f1b9 0f00 	cmp.w	r9, #0
    1a56:	d039      	beq.n	1acc <arm_core_mpu_mark_areas_for_dynamic_regions+0x94>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    1a58:	6831      	ldr	r1, [r6, #0]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1a5a:	4608      	mov	r0, r1
    1a5c:	9101      	str	r1, [sp, #4]
    1a5e:	f002 ff4c 	bl	48fa <arm_cmse_mpu_region_get>
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1a62:	9901      	ldr	r1, [sp, #4]
	u32_t region_start_addr = arm_cmse_mpu_region_get(start);
    1a64:	4604      	mov	r4, r0
	u32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    1a66:	eb09 0001 	add.w	r0, r9, r1
    1a6a:	3801      	subs	r0, #1
    1a6c:	f002 ff45 	bl	48fa <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    1a70:	4284      	cmp	r4, r0
    1a72:	f04f 0214 	mov.w	r2, #20
    1a76:	4b1a      	ldr	r3, [pc, #104]	; (1ae0 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa8>)
    1a78:	d008      	beq.n	1a8c <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
		dyn_reg_info[i].index =
    1a7a:	f06f 0315 	mvn.w	r3, #21
    1a7e:	fb02 f808 	mul.w	r8, r2, r8
    1a82:	f84b 3008 	str.w	r3, [fp, r8]
}
    1a86:	b003      	add	sp, #12
    1a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    1a8c:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
    1a90:	602c      	str	r4, [r5, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    1a92:	d0f8      	beq.n	1a86 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    1a94:	7819      	ldrb	r1, [r3, #0]
    1a96:	42a1      	cmp	r1, r4
    1a98:	ddf5      	ble.n	1a86 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
	attr->rbar = MPU->RBAR &
    1a9a:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = index;
    1a9e:	60bc      	str	r4, [r7, #8]
	MPU->RNR = index;
    1aa0:	60bc      	str	r4, [r7, #8]
	attr->rbar = MPU->RBAR &
    1aa2:	68fc      	ldr	r4, [r7, #12]
    1aa4:	f100 0108 	add.w	r1, r0, #8
    1aa8:	7b00      	ldrb	r0, [r0, #12]
    1aaa:	f364 0004 	bfi	r0, r4, #0, #5
    1aae:	7108      	strb	r0, [r1, #4]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    1ab0:	6938      	ldr	r0, [r7, #16]
    1ab2:	790c      	ldrb	r4, [r1, #4]
    1ab4:	0840      	lsrs	r0, r0, #1
    1ab6:	f360 1447 	bfi	r4, r0, #5, #3
    1aba:	710c      	strb	r4, [r1, #4]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    1abc:	68f9      	ldr	r1, [r7, #12]
    1abe:	f021 011f 	bic.w	r1, r1, #31
    1ac2:	6069      	str	r1, [r5, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    1ac4:	6939      	ldr	r1, [r7, #16]
    1ac6:	f021 011f 	bic.w	r1, r1, #31
    1aca:	6129      	str	r1, [r5, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    1acc:	f108 0801 	add.w	r8, r8, #1
    1ad0:	3514      	adds	r5, #20
    1ad2:	360c      	adds	r6, #12
    1ad4:	e7b9      	b.n	1a4a <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
    1ad6:	bf00      	nop
    1ad8:	200006c8 	.word	0x200006c8
    1adc:	e000ed90 	.word	0xe000ed90
    1ae0:	20000854 	.word	0x20000854

00001ae4 <tz_nonsecure_state_setup>:
}
#endif /* CONFIG_ARMV8_M_MAINLINE */

void tz_nonsecure_state_setup(const tz_nonsecure_setup_conf_t *p_ns_conf)
{
	configure_nonsecure_vtor_offset(p_ns_conf->vtor_ns);
    1ae4:	6882      	ldr	r2, [r0, #8]
	SCB_NS->VTOR = vtor_ns;
    1ae6:	4b0c      	ldr	r3, [pc, #48]	; (1b18 <tz_nonsecure_state_setup+0x34>)
    1ae8:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
    1aea:	6803      	ldr	r3, [r0, #0]
    1aec:	f383 8888 	msr	MSP_NS, r3
  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
    1af0:	6843      	ldr	r3, [r0, #4]
    1af2:	f383 8889 	msr	PSP_NS, r3
	configure_nonsecure_psp(p_ns_conf->psp_ns);
	/* Select which stack-pointer to use (MSP or PSP) and
	 * the privilege level for thread mode.
	 */
	configure_nonsecure_control(p_ns_conf->control_ns.spsel,
		p_ns_conf->control_ns.npriv);
    1af6:	7b02      	ldrb	r2, [r0, #12]
    1af8:	f002 0101 	and.w	r1, r2, #1
  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
    1afc:	f3ef 8394 	mrs	r3, CONTROL_NS
	control_ns &= ~(CONTROL_SPSEL_Msk | CONTROL_nPRIV_Msk);
    1b00:	f023 0303 	bic.w	r3, r3, #3
	if (spsel_ns) {
    1b04:	0792      	lsls	r2, r2, #30
		control_ns |= CONTROL_SPSEL_Msk;
    1b06:	bf48      	it	mi
    1b08:	f043 0302 	orrmi.w	r3, r3, #2
	if (npriv_ns) {
    1b0c:	b109      	cbz	r1, 1b12 <tz_nonsecure_state_setup+0x2e>
		control_ns |= CONTROL_nPRIV_Msk;
    1b0e:	f043 0301 	orr.w	r3, r3, #1
  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
    1b12:	f383 8894 	msr	CONTROL_NS, r3
}
    1b16:	4770      	bx	lr
    1b18:	e002ed00 	.word	0xe002ed00

00001b1c <tz_nbanked_exception_target_state_set>:

void tz_nbanked_exception_target_state_set(int secure_state)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1b1c:	4a08      	ldr	r2, [pc, #32]	; (1b40 <tz_nbanked_exception_target_state_set+0x24>)
    1b1e:	68d3      	ldr	r3, [r2, #12]
	if (secure_state) {
    1b20:	b148      	cbz	r0, 1b36 <tz_nbanked_exception_target_state_set+0x1a>
		aircr_payload &= ~(SCB_AIRCR_BFHFNMINS_Msk);
    1b22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    1b26:	041b      	lsls	r3, r3, #16
    1b28:	0c1b      	lsrs	r3, r3, #16
	} else {
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    1b2a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    1b2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    1b32:	60d3      	str	r3, [r2, #12]
}
    1b34:	4770      	bx	lr
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1b36:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
    1b38:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1b3c:	e7f5      	b.n	1b2a <tz_nbanked_exception_target_state_set+0xe>
    1b3e:	bf00      	nop
    1b40:	e000ed00 	.word	0xe000ed00

00001b44 <tz_nonsecure_exception_prio_config>:

void tz_nonsecure_exception_prio_config(int secure_boost)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1b44:	4a08      	ldr	r2, [pc, #32]	; (1b68 <tz_nonsecure_exception_prio_config+0x24>)
    1b46:	68d3      	ldr	r3, [r2, #12]
	if (secure_boost) {
    1b48:	b140      	cbz	r0, 1b5c <tz_nonsecure_exception_prio_config+0x18>
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1b4a:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_PRIS_Msk;
    1b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	} else {
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    1b50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    1b54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    1b58:	60d3      	str	r3, [r2, #12]
}
    1b5a:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
    1b5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    1b60:	041b      	lsls	r3, r3, #16
    1b62:	0c1b      	lsrs	r3, r3, #16
    1b64:	e7f4      	b.n	1b50 <tz_nonsecure_exception_prio_config+0xc>
    1b66:	bf00      	nop
    1b68:	e000ed00 	.word	0xe000ed00

00001b6c <tz_nonsecure_system_reset_req_block>:

void tz_nonsecure_system_reset_req_block(int block)
{
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1b6c:	4a08      	ldr	r2, [pc, #32]	; (1b90 <tz_nonsecure_system_reset_req_block+0x24>)
    1b6e:	68d3      	ldr	r3, [r2, #12]
	if (block) {
    1b70:	b140      	cbz	r0, 1b84 <tz_nonsecure_system_reset_req_block+0x18>
	u32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    1b72:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_SYSRESETREQS_Msk;
    1b74:	f043 0308 	orr.w	r3, r3, #8
	} else {
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
	}
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    1b78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    1b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
    1b80:	60d3      	str	r3, [r2, #12]
}
    1b82:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
    1b84:	f023 0308 	bic.w	r3, r3, #8
    1b88:	041b      	lsls	r3, r3, #16
    1b8a:	0c1b      	lsrs	r3, r3, #16
    1b8c:	e7f4      	b.n	1b78 <tz_nonsecure_system_reset_req_block+0xc>
    1b8e:	bf00      	nop
    1b90:	e000ed00 	.word	0xe000ed00

00001b94 <tz_nonsecure_fpu_access_enable>:

#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
void tz_nonsecure_fpu_access_enable(void)
{
	SCB->NSACR |=
    1b94:	4a03      	ldr	r2, [pc, #12]	; (1ba4 <tz_nonsecure_fpu_access_enable+0x10>)
    1b96:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    1b9a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    1b9e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		(1UL << SCB_NSACR_CP10_Pos) | (1UL << SCB_NSACR_CP11_Pos);
}
    1ba2:	4770      	bx	lr
    1ba4:	e000ed00 	.word	0xe000ed00

00001ba8 <tz_sau_configure>:
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

void tz_sau_configure(int enable, int allns)
{
	if (enable) {
    1ba8:	4b08      	ldr	r3, [pc, #32]	; (1bcc <tz_sau_configure+0x24>)
  \brief   Enable SAU
  \details Enables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Enable(void)
{
    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
    1baa:	681a      	ldr	r2, [r3, #0]
    1bac:	b118      	cbz	r0, 1bb6 <tz_sau_configure+0xe>
    1bae:	f042 0201 	orr.w	r2, r2, #1
	} else {
		TZ_SAU_Disable();
		if (allns) {
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
		} else {
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    1bb2:	601a      	str	r2, [r3, #0]
		}
	}
}
    1bb4:	4770      	bx	lr
  \brief   Disable SAU
  \details Disables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Disable(void)
{
    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
    1bb6:	f022 0201 	bic.w	r2, r2, #1
    1bba:	601a      	str	r2, [r3, #0]
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    1bbc:	681a      	ldr	r2, [r3, #0]
		if (allns) {
    1bbe:	b111      	cbz	r1, 1bc6 <tz_sau_configure+0x1e>
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    1bc0:	f042 0202 	orr.w	r2, r2, #2
    1bc4:	e7f5      	b.n	1bb2 <tz_sau_configure+0xa>
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    1bc6:	f022 0202 	bic.w	r2, r2, #2
    1bca:	e7f2      	b.n	1bb2 <tz_sau_configure+0xa>
    1bcc:	e000edd0 	.word	0xe000edd0

00001bd0 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    1bd0:	4b01      	ldr	r3, [pc, #4]	; (1bd8 <__stdout_hook_install+0x8>)
    1bd2:	6018      	str	r0, [r3, #0]
}
    1bd4:	4770      	bx	lr
    1bd6:	bf00      	nop
    1bd8:	20000024 	.word	0x20000024

00001bdc <thingy91_board_init>:

	return 0;
}

static int thingy91_board_init(struct device *dev)
{
    1bdc:	b508      	push	{r3, lr}
	err = adp536x_init(ADP536X_I2C_DEV_NAME);
    1bde:	4812      	ldr	r0, [pc, #72]	; (1c28 <thingy91_board_init+0x4c>)
    1be0:	f7ff f88e 	bl	d00 <adp536x_init>
	if (err) {
    1be4:	b9f0      	cbnz	r0, 1c24 <thingy91_board_init+0x48>
	err = adp536x_buck_1v8_set();
    1be6:	f002 fdcc 	bl	4782 <adp536x_buck_1v8_set>
	if (err) {
    1bea:	b9d8      	cbnz	r0, 1c24 <thingy91_board_init+0x48>
	err = adp536x_buckbst_3v3_set();
    1bec:	f002 fdd5 	bl	479a <adp536x_buckbst_3v3_set>
	if (err) {
    1bf0:	b9c0      	cbnz	r0, 1c24 <thingy91_board_init+0x48>
	err = adp536x_buckbst_enable(true);
    1bf2:	2001      	movs	r0, #1
    1bf4:	f002 fdd6 	bl	47a4 <adp536x_buckbst_enable>
	if (err) {
    1bf8:	b9a0      	cbnz	r0, 1c24 <thingy91_board_init+0x48>
	err = adp536x_buck_discharge_set(true);
    1bfa:	2001      	movs	r0, #1
    1bfc:	f002 fdc6 	bl	478c <adp536x_buck_discharge_set>
	if (err) {
    1c00:	b980      	cbnz	r0, 1c24 <thingy91_board_init+0x48>
	err = adp536x_vbus_current_set(ADP536X_VBUS_ILIM_500mA);
    1c02:	2007      	movs	r0, #7
    1c04:	f002 fdab 	bl	475e <adp536x_vbus_current_set>
	if (err) {
    1c08:	b960      	cbnz	r0, 1c24 <thingy91_board_init+0x48>
	err = adp536x_charger_current_set(ADP536X_CHG_CURRENT_320mA);
    1c0a:	201f      	movs	r0, #31
    1c0c:	f002 fda1 	bl	4752 <adp536x_charger_current_set>
	if (err) {
    1c10:	b940      	cbnz	r0, 1c24 <thingy91_board_init+0x48>
	err = adp536x_oc_chg_current_set(ADP536X_OC_CHG_THRESHOLD_400mA);
    1c12:	2007      	movs	r0, #7
    1c14:	f002 fdae 	bl	4774 <adp536x_oc_chg_current_set>
	if (err) {
    1c18:	b920      	cbnz	r0, 1c24 <thingy91_board_init+0x48>
		LOG_ERR("power_mgmt_init failed with error: %d", err);
		return err;
	}

	return 0;
}
    1c1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	err = adp536x_charging_enable(true);
    1c1e:	2001      	movs	r0, #1
    1c20:	f002 bda3 	b.w	476a <adp536x_charging_enable>
}
    1c24:	bd08      	pop	{r3, pc}
    1c26:	bf00      	nop
    1c28:	000056ec 	.word	0x000056ec

00001c2c <twim_2_init>:
#ifdef CONFIG_I2C_1_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(1);
#endif

#ifdef CONFIG_I2C_2_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(2);
    1c2c:	b510      	push	{r4, lr}
    1c2e:	4604      	mov	r4, r0
    1c30:	2200      	movs	r2, #0
    1c32:	2101      	movs	r1, #1
    1c34:	200a      	movs	r0, #10
    1c36:	f7ff fbaf 	bl	1398 <z_arm_irq_priority_set>
	nrfx_err_t result = nrfx_twim_init(&get_dev_config(dev)->twim,
    1c3a:	6860      	ldr	r0, [r4, #4]
    1c3c:	4623      	mov	r3, r4
    1c3e:	4a06      	ldr	r2, [pc, #24]	; (1c58 <twim_2_init+0x2c>)
    1c40:	f100 0108 	add.w	r1, r0, #8
    1c44:	f000 facc 	bl	21e0 <nrfx_twim_init>
	if (result != NRFX_SUCCESS) {
    1c48:	4b04      	ldr	r3, [pc, #16]	; (1c5c <twim_2_init+0x30>)
    1c4a:	4298      	cmp	r0, r3
I2C_NRFX_TWIM_DEVICE(2);
    1c4c:	bf14      	ite	ne
    1c4e:	f06f 000f 	mvnne.w	r0, #15
    1c52:	2000      	moveq	r0, #0
    1c54:	bd10      	pop	{r4, pc}
    1c56:	bf00      	nop
    1c58:	00001d21 	.word	0x00001d21
    1c5c:	0bad0000 	.word	0x0bad0000

00001c60 <i2c_nrfx_twim_transfer>:
{
    1c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1c64:	4604      	mov	r4, r0
    1c66:	b087      	sub	sp, #28
    1c68:	460d      	mov	r5, r1
    1c6a:	4616      	mov	r6, r2
    1c6c:	4698      	mov	r8, r3
	k_sem_take(&(get_dev_data(dev)->transfer_sync), K_FOREVER);
    1c6e:	68c0      	ldr	r0, [r0, #12]
		parm0.val = timeout;
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1c70:	f04f 32ff 	mov.w	r2, #4294967295
    1c74:	f04f 33ff 	mov.w	r3, #4294967295
    1c78:	f001 fb0a 	bl	3290 <z_impl_k_sem_take>
	nrfx_twim_enable(&get_dev_config(dev)->twim);
    1c7c:	6860      	ldr	r0, [r4, #4]
    1c7e:	f000 faf3 	bl	2268 <nrfx_twim_enable>
	for (size_t i = 0; i < num_msgs; i++) {
    1c82:	2700      	movs	r7, #0
		if (res != NRFX_SUCCESS) {
    1c84:	f8df 9094 	ldr.w	r9, [pc, #148]	; 1d1c <i2c_nrfx_twim_transfer+0xbc>
	for (size_t i = 0; i < num_msgs; i++) {
    1c88:	42b7      	cmp	r7, r6
    1c8a:	f8d4 b004 	ldr.w	fp, [r4, #4]
    1c8e:	d301      	bcc.n	1c94 <i2c_nrfx_twim_transfer+0x34>
	int ret = 0;
    1c90:	2500      	movs	r5, #0
    1c92:	e022      	b.n	1cda <i2c_nrfx_twim_transfer+0x7a>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    1c94:	f895 a008 	ldrb.w	sl, [r5, #8]
    1c98:	f01a 0108 	ands.w	r1, sl, #8
    1c9c:	d136      	bne.n	1d0c <i2c_nrfx_twim_transfer+0xac>
		nrfx_twim_xfer_desc_t cur_xfer = {
    1c9e:	2214      	movs	r2, #20
    1ca0:	a801      	add	r0, sp, #4
    1ca2:	f002 fe92 	bl	49ca <memset>
					  NRFX_TWIM_XFER_RX : NRFX_TWIM_XFER_TX
    1ca6:	f00a 0301 	and.w	r3, sl, #1
		nrfx_twim_xfer_desc_t cur_xfer = {
    1caa:	f88d 3004 	strb.w	r3, [sp, #4]
    1cae:	686b      	ldr	r3, [r5, #4]
		nrfx_err_t res = nrfx_twim_xfer(&get_dev_config(dev)->twim,
    1cb0:	f01a 0f02 	tst.w	sl, #2
		nrfx_twim_xfer_desc_t cur_xfer = {
    1cb4:	9302      	str	r3, [sp, #8]
    1cb6:	682b      	ldr	r3, [r5, #0]
		nrfx_err_t res = nrfx_twim_xfer(&get_dev_config(dev)->twim,
    1cb8:	bf0c      	ite	eq
    1cba:	2220      	moveq	r2, #32
    1cbc:	2200      	movne	r2, #0
    1cbe:	4658      	mov	r0, fp
    1cc0:	a901      	add	r1, sp, #4
		nrfx_twim_xfer_desc_t cur_xfer = {
    1cc2:	f88d 8005 	strb.w	r8, [sp, #5]
    1cc6:	9304      	str	r3, [sp, #16]
		nrfx_err_t res = nrfx_twim_xfer(&get_dev_config(dev)->twim,
    1cc8:	f000 fafa 	bl	22c0 <nrfx_twim_xfer>
		if (res != NRFX_SUCCESS) {
    1ccc:	4548      	cmp	r0, r9
    1cce:	d00e      	beq.n	1cee <i2c_nrfx_twim_transfer+0x8e>
			if (res == NRFX_ERROR_BUSY) {
    1cd0:	4b11      	ldr	r3, [pc, #68]	; (1d18 <i2c_nrfx_twim_transfer+0xb8>)
    1cd2:	4298      	cmp	r0, r3
    1cd4:	d01d      	beq.n	1d12 <i2c_nrfx_twim_transfer+0xb2>
				ret = -EIO;
    1cd6:	f06f 0504 	mvn.w	r5, #4
	nrfx_twim_disable(&get_dev_config(dev)->twim);
    1cda:	6860      	ldr	r0, [r4, #4]
    1cdc:	f000 fad4 	bl	2288 <nrfx_twim_disable>
	k_sem_give(&(get_dev_data(dev)->transfer_sync));
    1ce0:	68e0      	ldr	r0, [r4, #12]
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    1ce2:	f001 fab5 	bl	3250 <z_impl_k_sem_give>
}
    1ce6:	4628      	mov	r0, r5
    1ce8:	b007      	add	sp, #28
    1cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		k_sem_take(&(get_dev_data(dev)->completion_sync), K_FOREVER);
    1cee:	68e0      	ldr	r0, [r4, #12]
    1cf0:	3010      	adds	r0, #16
	return z_impl_k_sem_take(sem, timeout);
    1cf2:	f04f 33ff 	mov.w	r3, #4294967295
    1cf6:	f04f 32ff 	mov.w	r2, #4294967295
    1cfa:	f001 fac9 	bl	3290 <z_impl_k_sem_take>
		res = get_dev_data(dev)->res;
    1cfe:	68e3      	ldr	r3, [r4, #12]
	return dev->driver_data;
    1d00:	350c      	adds	r5, #12
		res = get_dev_data(dev)->res;
    1d02:	6a1b      	ldr	r3, [r3, #32]
		if (res != NRFX_SUCCESS) {
    1d04:	454b      	cmp	r3, r9
    1d06:	d1e6      	bne.n	1cd6 <i2c_nrfx_twim_transfer+0x76>
	for (size_t i = 0; i < num_msgs; i++) {
    1d08:	3701      	adds	r7, #1
    1d0a:	e7bd      	b.n	1c88 <i2c_nrfx_twim_transfer+0x28>
			ret = -ENOTSUP;
    1d0c:	f06f 0522 	mvn.w	r5, #34	; 0x22
    1d10:	e7e3      	b.n	1cda <i2c_nrfx_twim_transfer+0x7a>
				ret = -EBUSY;
    1d12:	f06f 050f 	mvn.w	r5, #15
    1d16:	e7e0      	b.n	1cda <i2c_nrfx_twim_transfer+0x7a>
    1d18:	0bad000b 	.word	0x0bad000b
    1d1c:	0bad0000 	.word	0x0bad0000

00001d20 <event_handler>:
	switch (p_event->type) {
    1d20:	7802      	ldrb	r2, [r0, #0]
	struct i2c_nrfx_twim_data *dev_data = get_dev_data(dev);
    1d22:	68cb      	ldr	r3, [r1, #12]
	switch (p_event->type) {
    1d24:	2a01      	cmp	r2, #1
    1d26:	d008      	beq.n	1d3a <event_handler+0x1a>
    1d28:	2a02      	cmp	r2, #2
    1d2a:	d008      	beq.n	1d3e <event_handler+0x1e>
    1d2c:	b94a      	cbnz	r2, 1d42 <event_handler+0x22>
		dev_data->res = NRFX_SUCCESS;
    1d2e:	4a06      	ldr	r2, [pc, #24]	; (1d48 <event_handler+0x28>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    1d30:	621a      	str	r2, [r3, #32]
	z_impl_k_sem_give(sem);
    1d32:	f103 0010 	add.w	r0, r3, #16
    1d36:	f001 ba8b 	b.w	3250 <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    1d3a:	4a04      	ldr	r2, [pc, #16]	; (1d4c <event_handler+0x2c>)
    1d3c:	e7f8      	b.n	1d30 <event_handler+0x10>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    1d3e:	4a04      	ldr	r2, [pc, #16]	; (1d50 <event_handler+0x30>)
    1d40:	e7f6      	b.n	1d30 <event_handler+0x10>
		dev_data->res = NRFX_ERROR_INTERNAL;
    1d42:	4a04      	ldr	r2, [pc, #16]	; (1d54 <event_handler+0x34>)
    1d44:	e7f4      	b.n	1d30 <event_handler+0x10>
    1d46:	bf00      	nop
    1d48:	0bad0000 	.word	0x0bad0000
    1d4c:	0bae0001 	.word	0x0bae0001
    1d50:	0bae0002 	.word	0x0bae0002
    1d54:	0bad0001 	.word	0x0bad0001

00001d58 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(struct device *dev,
				const struct uart_config *cfg)
{
    1d58:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    1d5a:	794b      	ldrb	r3, [r1, #5]
    1d5c:	2b01      	cmp	r3, #1
    1d5e:	d029      	beq.n	1db4 <uarte_nrfx_configure+0x5c>
    1d60:	2b03      	cmp	r3, #3
    1d62:	d124      	bne.n	1dae <uarte_nrfx_configure+0x56>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    1d64:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    1d66:	798b      	ldrb	r3, [r1, #6]
    1d68:	2b03      	cmp	r3, #3
    1d6a:	d120      	bne.n	1dae <uarte_nrfx_configure+0x56>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    1d6c:	79cc      	ldrb	r4, [r1, #7]
    1d6e:	b124      	cbz	r4, 1d7a <uarte_nrfx_configure+0x22>
    1d70:	2c01      	cmp	r4, #1
    1d72:	d11c      	bne.n	1dae <uarte_nrfx_configure+0x56>
	case UART_CFG_FLOW_CTRL_NONE:
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
		break;
	case UART_CFG_FLOW_CTRL_RTS_CTS:
		if (get_dev_config(dev)->rts_cts_pins_set) {
    1d74:	6843      	ldr	r3, [r0, #4]
    1d76:	791b      	ldrb	r3, [r3, #4]
    1d78:	b1cb      	cbz	r3, 1dae <uarte_nrfx_configure+0x56>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    1d7a:	790a      	ldrb	r2, [r1, #4]
    1d7c:	b112      	cbz	r2, 1d84 <uarte_nrfx_configure+0x2c>
    1d7e:	2a02      	cmp	r2, #2
    1d80:	d115      	bne.n	1dae <uarte_nrfx_configure+0x56>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    1d82:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    1d84:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    1d86:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    1d88:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    1d8c:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    1d8e:	d064      	beq.n	1e5a <uarte_nrfx_configure+0x102>
    1d90:	d82d      	bhi.n	1dee <uarte_nrfx_configure+0x96>
    1d92:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    1d96:	d063      	beq.n	1e60 <uarte_nrfx_configure+0x108>
    1d98:	d816      	bhi.n	1dc8 <uarte_nrfx_configure+0x70>
    1d9a:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    1d9e:	d061      	beq.n	1e64 <uarte_nrfx_configure+0x10c>
    1da0:	d80a      	bhi.n	1db8 <uarte_nrfx_configure+0x60>
    1da2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    1da6:	d060      	beq.n	1e6a <uarte_nrfx_configure+0x112>
    1da8:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    1dac:	d060      	beq.n	1e70 <uarte_nrfx_configure+0x118>
    1dae:	f06f 0022 	mvn.w	r0, #34	; 0x22
    1db2:	e051      	b.n	1e58 <uarte_nrfx_configure+0x100>
	switch (cfg->stop_bits) {
    1db4:	2600      	movs	r6, #0
    1db6:	e7d6      	b.n	1d66 <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    1db8:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    1dbc:	d05b      	beq.n	1e76 <uarte_nrfx_configure+0x11e>
    1dbe:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    1dc2:	d1f4      	bne.n	1dae <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    1dc4:	4b36      	ldr	r3, [pc, #216]	; (1ea0 <uarte_nrfx_configure+0x148>)
    1dc6:	e03c      	b.n	1e42 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    1dc8:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    1dcc:	d056      	beq.n	1e7c <uarte_nrfx_configure+0x124>
    1dce:	d807      	bhi.n	1de0 <uarte_nrfx_configure+0x88>
    1dd0:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    1dd4:	d054      	beq.n	1e80 <uarte_nrfx_configure+0x128>
    1dd6:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    1dda:	d1e8      	bne.n	1dae <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    1ddc:	4b31      	ldr	r3, [pc, #196]	; (1ea4 <uarte_nrfx_configure+0x14c>)
    1dde:	e030      	b.n	1e42 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    1de0:	f647 2712 	movw	r7, #31250	; 0x7a12
    1de4:	42bb      	cmp	r3, r7
    1de6:	d1e2      	bne.n	1dae <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    1de8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    1dec:	e029      	b.n	1e42 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    1dee:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    1df2:	d047      	beq.n	1e84 <uarte_nrfx_configure+0x12c>
    1df4:	d813      	bhi.n	1e1e <uarte_nrfx_configure+0xc6>
    1df6:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    1dfa:	d046      	beq.n	1e8a <uarte_nrfx_configure+0x132>
    1dfc:	d809      	bhi.n	1e12 <uarte_nrfx_configure+0xba>
    1dfe:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    1e02:	42bb      	cmp	r3, r7
    1e04:	d043      	beq.n	1e8e <uarte_nrfx_configure+0x136>
    1e06:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    1e0a:	d1d0      	bne.n	1dae <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    1e0c:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    1e10:	e017      	b.n	1e42 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    1e12:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    1e16:	d1ca      	bne.n	1dae <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    1e18:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    1e1c:	e011      	b.n	1e42 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    1e1e:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    1e22:	d037      	beq.n	1e94 <uarte_nrfx_configure+0x13c>
    1e24:	d808      	bhi.n	1e38 <uarte_nrfx_configure+0xe0>
    1e26:	4f20      	ldr	r7, [pc, #128]	; (1ea8 <uarte_nrfx_configure+0x150>)
    1e28:	42bb      	cmp	r3, r7
    1e2a:	d036      	beq.n	1e9a <uarte_nrfx_configure+0x142>
    1e2c:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    1e30:	d1bd      	bne.n	1dae <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    1e32:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    1e36:	e004      	b.n	1e42 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    1e38:	4f1c      	ldr	r7, [pc, #112]	; (1eac <uarte_nrfx_configure+0x154>)
    1e3a:	42bb      	cmp	r3, r7
    1e3c:	d1b7      	bne.n	1dae <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    1e3e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    1e42:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
                    | (uint32_t)p_cfg->hwfc;
    1e46:	4334      	orrs	r4, r6
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    1e48:	68c3      	ldr	r3, [r0, #12]
    1e4a:	4322      	orrs	r2, r4
    1e4c:	c903      	ldmia	r1, {r0, r1}
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    1e4e:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    1e52:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    1e56:	2000      	movs	r0, #0
}
    1e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    1e5a:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    1e5e:	e7f0      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    1e60:	4b13      	ldr	r3, [pc, #76]	; (1eb0 <uarte_nrfx_configure+0x158>)
    1e62:	e7ee      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    1e64:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    1e68:	e7eb      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = 0x00014000;
    1e6a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    1e6e:	e7e8      	b.n	1e42 <uarte_nrfx_configure+0xea>
	switch (baudrate) {
    1e70:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    1e74:	e7e5      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    1e76:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    1e7a:	e7e2      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    1e7c:	4b0d      	ldr	r3, [pc, #52]	; (1eb4 <uarte_nrfx_configure+0x15c>)
    1e7e:	e7e0      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    1e80:	4b0d      	ldr	r3, [pc, #52]	; (1eb8 <uarte_nrfx_configure+0x160>)
    1e82:	e7de      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    1e84:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    1e88:	e7db      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    1e8a:	4b0c      	ldr	r3, [pc, #48]	; (1ebc <uarte_nrfx_configure+0x164>)
    1e8c:	e7d9      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    1e8e:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    1e92:	e7d6      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    1e94:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    1e98:	e7d3      	b.n	1e42 <uarte_nrfx_configure+0xea>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    1e9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    1e9e:	e7d0      	b.n	1e42 <uarte_nrfx_configure+0xea>
    1ea0:	0013b000 	.word	0x0013b000
    1ea4:	004ea000 	.word	0x004ea000
    1ea8:	0003d090 	.word	0x0003d090
    1eac:	000f4240 	.word	0x000f4240
    1eb0:	00275000 	.word	0x00275000
    1eb4:	0075c000 	.word	0x0075c000
    1eb8:	003af000 	.word	0x003af000
    1ebc:	013a9000 	.word	0x013a9000

00001ec0 <uarte_instance_init.isra.0>:

NRF_STATIC_INLINE void nrf_gpio_pin_set(uint32_t pin_number)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);

    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    1ec0:	2201      	movs	r2, #1
	.irq_update		= uarte_nrfx_irq_update,
	.irq_callback_set	= uarte_nrfx_irq_callback_set,
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int uarte_instance_init(struct device *dev,
    1ec2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1ec4:	2703      	movs	r7, #3
    1ec6:	460d      	mov	r5, r1
	return config->uarte_regs;
    1ec8:	6843      	ldr	r3, [r0, #4]
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);

	nrf_gpio_pin_write(config->pseltxd, 1);
    1eca:	6809      	ldr	r1, [r1, #0]
	return config->uarte_regs;
    1ecc:	681c      	ldr	r4, [r3, #0]
}


NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask)
{
    p_reg->OUTSET = set_mask;
    1ece:	4b21      	ldr	r3, [pc, #132]	; (1f54 <uarte_instance_init.isra.0+0x94>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    1ed0:	408a      	lsls	r2, r1
	struct uarte_nrfx_data *data = get_dev_data(dev);
    1ed2:	68c6      	ldr	r6, [r0, #12]
    p_reg->OUTSET = set_mask;
    1ed4:	609a      	str	r2, [r3, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1ed6:	f101 0280 	add.w	r2, r1, #128	; 0x80
    1eda:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
	nrf_gpio_cfg_output(config->pseltxd);

	if (config->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
    1ede:	686a      	ldr	r2, [r5, #4]
    1ee0:	1c57      	adds	r7, r2, #1
    1ee2:	bf1e      	ittt	ne
    1ee4:	f04f 0c00 	movne.w	ip, #0
    1ee8:	f102 0780 	addne.w	r7, r2, #128	; 0x80
    1eec:	f843 c027 	strne.w	ip, [r3, r7, lsl #2]
    p_reg->PSEL.TXD = pseltxd;
    1ef0:	f8c4 150c 	str.w	r1, [r4, #1292]	; 0x50c
		nrf_gpio_cfg_input(config->pselrxd, NRF_GPIO_PIN_NOPULL);
	}

	nrf_uarte_txrx_pins_set(uarte, config->pseltxd, config->pselrxd);

	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED &&
    1ef4:	68a9      	ldr	r1, [r5, #8]
    p_reg->PSEL.RXD = pselrxd;
    1ef6:	f8c4 2514 	str.w	r2, [r4, #1300]	; 0x514
    1efa:	1c4a      	adds	r2, r1, #1
    1efc:	d015      	beq.n	1f2a <uarte_instance_init.isra.0+0x6a>
	    config->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
    1efe:	68ea      	ldr	r2, [r5, #12]
	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED &&
    1f00:	1c57      	adds	r7, r2, #1
    1f02:	d012      	beq.n	1f2a <uarte_instance_init.isra.0+0x6a>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    1f04:	2701      	movs	r7, #1
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1f06:	f04f 0c03 	mov.w	ip, #3
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    1f0a:	4097      	lsls	r7, r2
    p_reg->OUTSET = set_mask;
    1f0c:	609f      	str	r7, [r3, #8]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    1f0e:	f102 0780 	add.w	r7, r2, #128	; 0x80
    1f12:	f843 c027 	str.w	ip, [r3, r7, lsl #2]
    1f16:	f04f 0c00 	mov.w	ip, #0
    1f1a:	f101 0780 	add.w	r7, r1, #128	; 0x80
    1f1e:	f843 c027 	str.w	ip, [r3, r7, lsl #2]
    p_reg->PSEL.RTS = pselrts;
    1f22:	f8c4 2508 	str.w	r2, [r4, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    1f26:	f8c4 1510 	str.w	r1, [r4, #1296]	; 0x510
		nrf_uarte_hwfc_pins_set(uarte,
					config->pselrts,
					config->pselcts);
	}

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    1f2a:	4631      	mov	r1, r6
    1f2c:	f7ff ff14 	bl	1d58 <uarte_nrfx_configure>
	if (err) {
    1f30:	b970      	cbnz	r0, 1f50 <uarte_instance_init.isra.0+0x90>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    1f32:	2308      	movs	r3, #8
    1f34:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	}
#endif
	/* Enable receiver and transmitter */
	nrf_uarte_enable(uarte);

	if (config->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
    1f38:	686b      	ldr	r3, [r5, #4]
    1f3a:	3301      	adds	r3, #1
    1f3c:	d008      	beq.n	1f50 <uarte_instance_init.isra.0+0x90>
NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    p_reg->RXD.MAXCNT = length;
    1f3e:	2301      	movs	r3, #1
		nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

		nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    1f40:	360c      	adds	r6, #12
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1f42:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    1f46:	f8c4 6534 	str.w	r6, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    1f4a:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1f4e:	6023      	str	r3, [r4, #0]
		/* switch off transmitter to save an energy */
		nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);
	}
#endif
	return 0;
}
    1f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1f52:	bf00      	nop
    1f54:	50842500 	.word	0x50842500

00001f58 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    1f58:	b530      	push	{r4, r5, lr}
    1f5a:	b085      	sub	sp, #20
    1f5c:	4605      	mov	r5, r0
    1f5e:	466c      	mov	r4, sp
    1f60:	4b04      	ldr	r3, [pc, #16]	; (1f74 <uarte_0_init+0x1c>)
    1f62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1f64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1f68:	4621      	mov	r1, r4
    1f6a:	4628      	mov	r0, r5
    1f6c:	f7ff ffa8 	bl	1ec0 <uarte_instance_init.isra.0>
    1f70:	b005      	add	sp, #20
    1f72:	bd30      	pop	{r4, r5, pc}
    1f74:	000050dc 	.word	0x000050dc

00001f78 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    1f78:	b530      	push	{r4, r5, lr}
    1f7a:	b085      	sub	sp, #20
    1f7c:	4605      	mov	r5, r0
    1f7e:	466c      	mov	r4, sp
    1f80:	4b04      	ldr	r3, [pc, #16]	; (1f94 <uarte_1_init+0x1c>)
    1f82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    1f84:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    1f88:	4621      	mov	r1, r4
    1f8a:	4628      	mov	r0, r5
    1f8c:	f7ff ff98 	bl	1ec0 <uarte_instance_init.isra.0>
    1f90:	b005      	add	sp, #20
    1f92:	bd30      	pop	{r4, r5, pc}
    1f94:	000050ec 	.word	0x000050ec

00001f98 <check_ext_api_requests>:
	}
};
#endif

static int check_ext_api_requests(struct device *dev)
{
    1f98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	(void)dev;

	const struct fw_info_ext_api_request *ext_api_req =
			skip_ext_apis(&m_firmware_info);

	for (u32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    1f9c:	2500      	movs	r5, #0
			skip_ext_apis(&m_firmware_info);
    1f9e:	4c21      	ldr	r4, [pc, #132]	; (2024 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x24>)
 */
static inline const struct fw_info_ext_api *fw_info_ext_api_check(
							u32_t ext_api_addr)
{
	const struct fw_info_ext_api *ext_api;
	const u32_t ext_api_magic[] = {EXT_API_MAGIC};
    1fa0:	4e21      	ldr	r6, [pc, #132]	; (2028 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x28>)
	for (u32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    1fa2:	f854 8c04 	ldr.w	r8, [r4, #-4]
			/* EXT_API hard requirement not met. */
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
			k_panic();
		} else {
			/* EXT_API soft requirement not met. */
			printk("WARNING: Optional EXT_API request not "
    1fa6:	f8df 9088 	ldr.w	r9, [pc, #136]	; 2030 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x30>
{
    1faa:	b085      	sub	sp, #20
	for (u32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    1fac:	45a8      	cmp	r8, r5
    1fae:	d803      	bhi.n	1fb8 <check_ext_api_requests+0x20>
		}
		ADVANCE_EXT_API_REQ(ext_api_req);
	}

	return 0;
}
    1fb0:	2000      	movs	r0, #0
    1fb2:	b005      	add	sp, #20
    1fb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (fw_info_ext_api_check((u32_t)*(ext_api_req->ext_api))
    1fb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1fba:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    1fbe:	681f      	ldr	r7, [r3, #0]
    1fc0:	ab01      	add	r3, sp, #4
    1fc2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	ext_api = (const struct fw_info_ext_api *)(ext_api_addr);
	if (memcmp(ext_api->magic, ext_api_magic, CONFIG_FW_INFO_MAGIC_LEN)
    1fc6:	220c      	movs	r2, #12
    1fc8:	4619      	mov	r1, r3
    1fca:	4638      	mov	r0, r7
    1fcc:	f002 fcab 	bl	4926 <memcmp>
    1fd0:	b990      	cbnz	r0, 1ff8 <check_ext_api_requests+0x60>
    1fd2:	b18f      	cbz	r7, 1ff8 <check_ext_api_requests+0x60>
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    1fd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
	const u32_t req_id = ext_api_req->request.ext_api_id;
    1fd6:	6921      	ldr	r1, [r4, #16]
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    1fd8:	681b      	ldr	r3, [r3, #0]
	return ((ext_api->ext_api_id == req_id)
    1fda:	691a      	ldr	r2, [r3, #16]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    1fdc:	4291      	cmp	r1, r2
    1fde:	d10b      	bne.n	1ff8 <check_ext_api_requests+0x60>
		&&  (ext_api->ext_api_version >= req_min_version)
    1fe0:	699a      	ldr	r2, [r3, #24]
	const u32_t req_min_version = ext_api_req->request.ext_api_version;
    1fe2:	69a1      	ldr	r1, [r4, #24]
		&&  (ext_api->ext_api_version >= req_min_version)
    1fe4:	4291      	cmp	r1, r2
    1fe6:	d807      	bhi.n	1ff8 <check_ext_api_requests+0x60>
	const u32_t req_max_version = ext_api_req->ext_api_max_version;
    1fe8:	69e1      	ldr	r1, [r4, #28]
		&&  (ext_api->ext_api_version <  req_max_version)
    1fea:	4291      	cmp	r1, r2
    1fec:	d904      	bls.n	1ff8 <check_ext_api_requests+0x60>
	const u32_t req_flags = ext_api_req->request.ext_api_flags;
    1fee:	6962      	ldr	r2, [r4, #20]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    1ff0:	695b      	ldr	r3, [r3, #20]
    1ff2:	ea32 0303 	bics.w	r3, r2, r3
    1ff6:	d00a      	beq.n	200e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe>
		} else if (ext_api_req->required) {
    1ff8:	6a27      	ldr	r7, [r4, #32]
    1ffa:	b167      	cbz	r7, 2016 <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x16>
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
    1ffc:	480b      	ldr	r0, [pc, #44]	; (202c <CONFIG_NRF_SPU_RAM_REGION_SIZE+0x2c>)
    1ffe:	f002 fa2a 	bl	4456 <printk>
			k_panic();
    2002:	4040      	eors	r0, r0
    2004:	f380 8811 	msr	BASEPRI, r0
    2008:	f04f 0004 	mov.w	r0, #4
    200c:	df02      	svc	2
		ADVANCE_EXT_API_REQ(ext_api_req);
    200e:	68e3      	ldr	r3, [r4, #12]
	for (u32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    2010:	3501      	adds	r5, #1
		ADVANCE_EXT_API_REQ(ext_api_req);
    2012:	441c      	add	r4, r3
	for (u32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    2014:	e7ca      	b.n	1fac <check_ext_api_requests+0x14>
			printk("WARNING: Optional EXT_API request not "
    2016:	4648      	mov	r0, r9
    2018:	f002 fa1d 	bl	4456 <printk>
			*ext_api_req->ext_api = NULL;
    201c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    201e:	601f      	str	r7, [r3, #0]
    2020:	e7f5      	b.n	200e <CONFIG_NRF_SPU_RAM_REGION_SIZE+0xe>
    2022:	bf00      	nop
    2024:	0000023c 	.word	0x0000023c
    2028:	000050fc 	.word	0x000050fc
    202c:	000056f9 	.word	0x000056f9
    2030:	00005722 	.word	0x00005722

00002034 <nrf91_errata_31>:
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    2034:	4b06      	ldr	r3, [pc, #24]	; (2050 <nrf91_errata_31+0x1c>)
    2036:	6818      	ldr	r0, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    2038:	3b04      	subs	r3, #4
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    203a:	681b      	ldr	r3, [r3, #0]
    203c:	2b09      	cmp	r3, #9
    203e:	d105      	bne.n	204c <nrf91_errata_31+0x18>
            {
                switch(var2)
    2040:	3801      	subs	r0, #1
    2042:	2801      	cmp	r0, #1
    2044:	bf8c      	ite	hi
    2046:	2000      	movhi	r0, #0
    2048:	2001      	movls	r0, #1
    204a:	4770      	bx	lr
                    case 0x02ul:
                        return true;
                }
            }
        #endif
        return false;
    204c:	2000      	movs	r0, #0
    #endif
}
    204e:	4770      	bx	lr
    2050:	00ff0134 	.word	0x00ff0134

00002054 <nrf91_errata_14>:
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    2054:	4b05      	ldr	r3, [pc, #20]	; (206c <nrf91_errata_14+0x18>)
    2056:	6818      	ldr	r0, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    2058:	3b04      	subs	r3, #4
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    205a:	681b      	ldr	r3, [r3, #0]
    205c:	2b09      	cmp	r3, #9
    205e:	d103      	bne.n	2068 <nrf91_errata_14+0x14>
            {
                switch(var2)
    2060:	1e43      	subs	r3, r0, #1
    2062:	4258      	negs	r0, r3
    2064:	4158      	adcs	r0, r3
    2066:	4770      	bx	lr
                    case 0x02ul:
                        return false;
                }
            }
        #endif
        return false;
    2068:	2000      	movs	r0, #0
    #endif
}
    206a:	4770      	bx	lr
    206c:	00ff0134 	.word	0x00ff0134

00002070 <SystemInit>:
        /* Perform Secure-mode initialization routines. */

        /* Set all ARM SAU regions to NonSecure if TrustZone extensions are enabled.
        * Nordic SPU should handle Secure Attribution tasks */
        #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    2070:	4a4e      	ldr	r2, [pc, #312]	; (21ac <SystemInit+0x13c>)
{
    2072:	b508      	push	{r3, lr}
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    2074:	6813      	ldr	r3, [r2, #0]
    2076:	f043 0302 	orr.w	r3, r3, #2
    207a:	6013      	str	r3, [r2, #0]
        #endif
        
        /* Workaround for Errata 6 "POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_6()){
    207c:	f7ff ffda 	bl	2034 <nrf91_errata_31>
    2080:	b130      	cbz	r0, 2090 <SystemInit+0x20>
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    2082:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    2086:	2200      	movs	r2, #0
    2088:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    208c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
        }

        /* Workaround for Errata 14 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_14()){
    2090:	f7ff ffe0 	bl	2054 <nrf91_errata_14>
    2094:	b130      	cbz	r0, 20a4 <SystemInit+0x34>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    2096:	2301      	movs	r3, #1
    2098:	4a45      	ldr	r2, [pc, #276]	; (21b0 <SystemInit+0x140>)
    209a:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    209c:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    20a0:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    20a4:	4b43      	ldr	r3, [pc, #268]	; (21b4 <SystemInit+0x144>)
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    20a6:	681b      	ldr	r3, [r3, #0]
    20a8:	2b09      	cmp	r3, #9
    20aa:	d107      	bne.n	20bc <SystemInit+0x4c>
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    20ac:	4b42      	ldr	r3, [pc, #264]	; (21b8 <SystemInit+0x148>)
            {
                switch(var2)
    20ae:	681b      	ldr	r3, [r3, #0]
    20b0:	2b02      	cmp	r3, #2
        }

        /* Workaround for Errata 15 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_15()){
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    20b2:	bf02      	ittt	eq
    20b4:	2201      	moveq	r2, #1
    20b6:	4b41      	ldreq	r3, [pc, #260]	; (21bc <SystemInit+0x14c>)
    20b8:	f8c3 2578 	streq.w	r2, [r3, #1400]	; 0x578
        }

        /* Workaround for Errata 20 "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_20()){
    20bc:	f7ff ffca 	bl	2054 <nrf91_errata_14>
    20c0:	b110      	cbz	r0, 20c8 <SystemInit+0x58>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    20c2:	220e      	movs	r2, #14
    20c4:	4b3e      	ldr	r3, [pc, #248]	; (21c0 <SystemInit+0x150>)
    20c6:	601a      	str	r2, [r3, #0]
        }

        /* Workaround for Errata 31 "XOSC32k Startup Failure" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_31()){
    20c8:	f7ff ffb4 	bl	2034 <nrf91_errata_31>
    20cc:	b120      	cbz	r0, 20d8 <SystemInit+0x68>
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    20ce:	2200      	movs	r2, #0
    20d0:	4b3c      	ldr	r3, [pc, #240]	; (21c4 <SystemInit+0x154>)
    20d2:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    20d4:	2201      	movs	r2, #1
    20d6:	605a      	str	r2, [r3, #4]
{
    20d8:	2200      	movs	r2, #0
    20da:	00d3      	lsls	r3, r2, #3
    20dc:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    20e0:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    20e4:	3101      	adds	r1, #1
    20e6:	d008      	beq.n	20fa <SystemInit+0x8a>
          #if defined ( __ICCARM__ )
              #pragma diag_suppress=Pa082
          #endif
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    20e8:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    20ec:	3201      	adds	r2, #1
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    20ee:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    20f2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    20f6:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    20f8:	d1ef      	bne.n	20da <SystemInit+0x6a>
    }
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    20fa:	4b33      	ldr	r3, [pc, #204]	; (21c8 <SystemInit+0x158>)
    20fc:	69da      	ldr	r2, [r3, #28]
        if (uicr_HFXOSRC_erased() || uicr_HFXOCNT_erased()) {
    20fe:	07d1      	lsls	r1, r2, #31
    2100:	d53b      	bpl.n	217a <SystemInit+0x10a>
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2102:	4b32      	ldr	r3, [pc, #200]	; (21cc <SystemInit+0x15c>)
    2104:	4619      	mov	r1, r3
    2106:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    210a:	2a01      	cmp	r2, #1
    210c:	d1fb      	bne.n	2106 <SystemInit+0x96>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    210e:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2112:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    2116:	2b01      	cmp	r3, #1
    2118:	d1fb      	bne.n	2112 <SystemInit+0xa2>
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    211a:	4b2b      	ldr	r3, [pc, #172]	; (21c8 <SystemInit+0x158>)
    211c:	69da      	ldr	r2, [r3, #28]
          if (uicr_HFXOSRC_erased()){
    211e:	07d2      	lsls	r2, r2, #31
    2120:	d508      	bpl.n	2134 <SystemInit+0xc4>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    2122:	69da      	ldr	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2124:	4929      	ldr	r1, [pc, #164]	; (21cc <SystemInit+0x15c>)
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    2126:	f022 0201 	bic.w	r2, r2, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    212a:	61da      	str	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    212c:	f8d1 2400 	ldr.w	r2, [r1, #1024]	; 0x400
    2130:	2a01      	cmp	r2, #1
    2132:	d1fb      	bne.n	212c <SystemInit+0xbc>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    2134:	6a1a      	ldr	r2, [r3, #32]
    2136:	3201      	adds	r2, #1
    2138:	d10a      	bne.n	2150 <SystemInit+0xe0>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    213a:	6a1a      	ldr	r2, [r3, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    213c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
    2140:	f042 0220 	orr.w	r2, r2, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    2144:	621a      	str	r2, [r3, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2146:	4a21      	ldr	r2, [pc, #132]	; (21cc <SystemInit+0x15c>)
    2148:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    214c:	2b01      	cmp	r3, #1
    214e:	d1fb      	bne.n	2148 <SystemInit+0xd8>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    2150:	2200      	movs	r2, #0
    2152:	4b1e      	ldr	r3, [pc, #120]	; (21cc <SystemInit+0x15c>)
    2154:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    2158:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    215c:	2a01      	cmp	r2, #1
    215e:	d1fb      	bne.n	2158 <SystemInit+0xe8>
  __ASM volatile ("dsb 0xF":::"memory");
    2160:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2164:	491a      	ldr	r1, [pc, #104]	; (21d0 <SystemInit+0x160>)
    2166:	4b1b      	ldr	r3, [pc, #108]	; (21d4 <SystemInit+0x164>)
    2168:	68ca      	ldr	r2, [r1, #12]
    216a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    216e:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2170:	60cb      	str	r3, [r1, #12]
    2172:	f3bf 8f4f 	dsb	sy
    __NOP();
    2176:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2178:	e7fd      	b.n	2176 <SystemInit+0x106>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    217a:	6a1b      	ldr	r3, [r3, #32]
    217c:	3301      	adds	r3, #1
    217e:	d0c0      	beq.n	2102 <SystemInit+0x92>
        SCB->NSACR |= (3UL << 10);
    2180:	4b13      	ldr	r3, [pc, #76]	; (21d0 <SystemInit+0x160>)
    2182:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    2186:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
    218a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      SCB->CPACR |= (3UL << 20) | (3UL << 22);
    218e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2192:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    2196:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    219a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    219e:	f3bf 8f6f 	isb	sy
    SystemCoreClock = __SYSTEM_CLOCK;
    21a2:	4b0d      	ldr	r3, [pc, #52]	; (21d8 <SystemInit+0x168>)
    21a4:	4a0d      	ldr	r2, [pc, #52]	; (21dc <SystemInit+0x16c>)
    21a6:	601a      	str	r2, [r3, #0]
}
    21a8:	bd08      	pop	{r3, pc}
    21aa:	bf00      	nop
    21ac:	e000edd0 	.word	0xe000edd0
    21b0:	50004a38 	.word	0x50004a38
    21b4:	00ff0130 	.word	0x00ff0130
    21b8:	00ff0134 	.word	0x00ff0134
    21bc:	50004000 	.word	0x50004000
    21c0:	5003aee4 	.word	0x5003aee4
    21c4:	5000470c 	.word	0x5000470c
    21c8:	00ff8000 	.word	0x00ff8000
    21cc:	50039000 	.word	0x50039000
    21d0:	e000ed00 	.word	0xe000ed00
    21d4:	05fa0004 	.word	0x05fa0004
    21d8:	20000070 	.word	0x20000070
    21dc:	03d09000 	.word	0x03d09000

000021e0 <nrfx_twim_init>:
    NRFX_ASSERT(p_config);
    NRFX_ASSERT(p_config->scl != p_config->sda);
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    21e0:	f04f 0c34 	mov.w	ip, #52	; 0x34
{
    21e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    21e6:	7906      	ldrb	r6, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    21e8:	4d1b      	ldr	r5, [pc, #108]	; (2258 <nrfx_twim_init+0x78>)
    21ea:	fb0c fc06 	mul.w	ip, ip, r6
    21ee:	eb05 040c 	add.w	r4, r5, ip
    21f2:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
    21f6:	bb67      	cbnz	r7, 2252 <nrfx_twim_init+0x72>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler         = event_handler;
    21f8:	f845 200c 	str.w	r2, [r5, ip]
    21fc:	f240 6c0c 	movw	ip, #1548	; 0x60c
    p_cb->p_context       = p_context;
    2200:	6063      	str	r3, [r4, #4]
    p_cb->int_mask        = 0;
    p_cb->repeated        = false;
    p_cb->busy            = false;
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    2202:	7b4b      	ldrb	r3, [r1, #13]
    p_cb->int_mask        = 0;
    2204:	60a7      	str	r7, [r4, #8]
    p_cb->repeated        = false;
    2206:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
    p_cb->busy            = false;
    220a:	f884 702f 	strb.w	r7, [r4, #47]	; 0x2f
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    220e:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32

    /* To secure correct signal levels on the pins used by the TWI
       master when the system is in OFF mode, and when the TWI master is
       disabled, these pins must be configured in the GPIO peripheral.
    */
    TWIM_PIN_INIT(p_config->scl);
    2212:	680c      	ldr	r4, [r1, #0]
    2214:	4f11      	ldr	r7, [pc, #68]	; (225c <nrfx_twim_init+0x7c>)
    2216:	f104 0380 	add.w	r3, r4, #128	; 0x80
    221a:	f847 c023 	str.w	ip, [r7, r3, lsl #2]
    TWIM_PIN_INIT(p_config->sda);
    221e:	684b      	ldr	r3, [r1, #4]

    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    2220:	6800      	ldr	r0, [r0, #0]
    2222:	f103 0e80 	add.w	lr, r3, #128	; 0x80
    2226:	f847 c02e 	str.w	ip, [r7, lr, lsl #2]

NRF_STATIC_INLINE void nrf_twim_pins_set(NRF_TWIM_Type * p_reg,
                                         uint32_t scl_pin,
                                         uint32_t sda_pin)
{
    p_reg->PSEL.SCL = scl_pin;
    222a:	f8c0 4508 	str.w	r4, [r0, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
    222e:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
    nrf_twim_pins_set(p_twim, p_config->scl, p_config->sda);
    nrf_twim_frequency_set(p_twim,
        (nrf_twim_frequency_t)p_config->frequency);
    2232:	688b      	ldr	r3, [r1, #8]
}

NRF_STATIC_INLINE void nrf_twim_frequency_set(NRF_TWIM_Type * p_reg,
                                              nrf_twim_frequency_t frequency)
{
    p_reg->FREQUENCY = frequency;
    2234:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524

    if (p_cb->handler)
    2238:	b11a      	cbz	r2, 2242 <nrfx_twim_init+0x62>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_twim),
            p_config->interrupt_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twim));
    223a:	f340 3007 	sbfx	r0, r0, #12, #8
    223e:	f7ff f89b 	bl	1378 <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    2242:	2334      	movs	r3, #52	; 0x34
    2244:	fb03 5506 	mla	r5, r3, r6, r5
    2248:	2301      	movs	r3, #1

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    224a:	4805      	ldr	r0, [pc, #20]	; (2260 <nrfx_twim_init+0x80>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    224c:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
}
    2250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return err_code;
    2252:	4804      	ldr	r0, [pc, #16]	; (2264 <nrfx_twim_init+0x84>)
    2254:	e7fc      	b.n	2250 <nrfx_twim_init+0x70>
    2256:	bf00      	nop
    2258:	200006dc 	.word	0x200006dc
    225c:	50842500 	.word	0x50842500
    2260:	0bad0000 	.word	0x0bad0000
    2264:	0bad0005 	.word	0x0bad0005

00002268 <nrfx_twim_enable>:
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    2268:	2106      	movs	r1, #6
void nrfx_twim_enable(nrfx_twim_t const * p_instance)
{
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state == NRFX_DRV_STATE_INITIALIZED);

    nrf_twim_enable(p_instance->p_twim);
    226a:	6802      	ldr	r2, [r0, #0]
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    226c:	7903      	ldrb	r3, [r0, #4]
    226e:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500

    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    2272:	2134      	movs	r1, #52	; 0x34
    2274:	4a03      	ldr	r2, [pc, #12]	; (2284 <nrfx_twim_enable+0x1c>)
    2276:	fb01 2303 	mla	r3, r1, r3, r2
    227a:	2202      	movs	r2, #2
    227c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NRFX_LOG_INFO("Instance enabled: %d.", p_instance->drv_inst_idx);
}
    2280:	4770      	bx	lr
    2282:	bf00      	nop
    2284:	200006dc 	.word	0x200006dc

00002288 <nrfx_twim_disable>:
void nrfx_twim_disable(nrfx_twim_t const * p_instance)
{
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);

    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    2288:	6802      	ldr	r2, [r0, #0]
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    228a:	7903      	ldrb	r3, [r0, #4]
    p_cb->int_mask = 0;
    228c:	2034      	movs	r0, #52	; 0x34
    228e:	490a      	ldr	r1, [pc, #40]	; (22b8 <nrfx_twim_disable+0x30>)
    2290:	fb00 1303 	mla	r3, r0, r3, r1
    2294:	2000      	movs	r0, #0
    p_reg->INTENCLR = mask;
    2296:	4909      	ldr	r1, [pc, #36]	; (22bc <nrfx_twim_disable+0x34>)
    2298:	6098      	str	r0, [r3, #8]
    229a:	f8c2 1308 	str.w	r1, [r2, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    229e:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
    22a2:	f421 51bc 	bic.w	r1, r1, #6016	; 0x1780
    22a6:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    22aa:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    nrf_twim_int_disable(p_twim, NRF_TWIM_ALL_INTS_MASK);
    nrf_twim_shorts_disable(p_twim, NRF_TWIM_ALL_SHORTS_MASK);
    nrf_twim_disable(p_twim);

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    22ae:	2201      	movs	r2, #1
    22b0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NRFX_LOG_INFO("Instance disabled: %d.", p_instance->drv_inst_idx);
}
    22b4:	4770      	bx	lr
    22b6:	bf00      	nop
    22b8:	200006dc 	.word	0x200006dc
    22bc:	019c0202 	.word	0x019c0202

000022c0 <nrfx_twim_xfer>:


nrfx_err_t nrfx_twim_xfer(nrfx_twim_t           const * p_instance,
                          nrfx_twim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
    22c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    p_cb->error = false;
    22c4:	2634      	movs	r6, #52	; 0x34
    22c6:	2300      	movs	r3, #0
    NRFX_ASSERT(TWIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
                                     p_xfer_desc->primary_length,
                                     p_xfer_desc->secondary_length));

    nrfx_err_t err_code = NRFX_SUCCESS;
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    22c8:	f890 e004 	ldrb.w	lr, [r0, #4]
    p_cb->error = false;
    22cc:	4fa4      	ldr	r7, [pc, #656]	; (2560 <nrfx_twim_xfer+0x2a0>)
                           p_xfer_desc->primary_length * sizeof(p_xfer_desc->p_primary_buf[0]));
    NRFX_LOG_DEBUG("Secondary buffer data:");
    NRFX_LOG_HEXDUMP_DEBUG(p_xfer_desc->p_secondary_buf,
                           p_xfer_desc->secondary_length * sizeof(p_xfer_desc->p_secondary_buf[0]));

    err_code = twim_xfer(p_cb, (NRF_TWIM_Type *)p_instance->p_twim, p_xfer_desc, flags);
    22ce:	6804      	ldr	r4, [r0, #0]
    p_cb->error = false;
    22d0:	fb06 760e 	mla	r6, r6, lr, r7
    22d4:	f886 302e 	strb.w	r3, [r6, #46]	; 0x2e

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    22d8:	68cb      	ldr	r3, [r1, #12]
{
    22da:	460d      	mov	r5, r1
    22dc:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    if (!nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    22e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
{
    22e4:	4694      	mov	ip, r2
    if (!nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    22e6:	d003      	beq.n	22f0 <nrfx_twim_xfer+0x30>
        return err_code;
    22e8:	4e9e      	ldr	r6, [pc, #632]	; (2564 <nrfx_twim_xfer+0x2a4>)
    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    22ea:	4630      	mov	r0, r6
    22ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    p_reg->INTENCLR = mask;
    22f0:	4b9d      	ldr	r3, [pc, #628]	; (2568 <nrfx_twim_xfer+0x2a8>)
    22f2:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    if (p_cb->busy)
    22f6:	f896 302f 	ldrb.w	r3, [r6, #47]	; 0x2f
    22fa:	f003 0aff 	and.w	sl, r3, #255	; 0xff
    22fe:	b123      	cbz	r3, 230a <nrfx_twim_xfer+0x4a>
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    2300:	68b3      	ldr	r3, [r6, #8]
        return err_code;
    2302:	4e9a      	ldr	r6, [pc, #616]	; (256c <nrfx_twim_xfer+0x2ac>)
    p_reg->INTENSET = mask;
    2304:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    2308:	e7ef      	b.n	22ea <nrfx_twim_xfer+0x2a>
                      (NRFX_TWIM_FLAG_REPEATED_XFER & flags)) ? false: true;
    230a:	f012 0f14 	tst.w	r2, #20
    230e:	bf0c      	ite	eq
    2310:	2301      	moveq	r3, #1
    2312:	2300      	movne	r3, #0
    p_cb->xfer_desc = *p_xfer_desc;
    2314:	4689      	mov	r9, r1
        p_cb->busy = ((NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER & flags) ||
    2316:	f886 302f 	strb.w	r3, [r6, #47]	; 0x2f
    p_cb->xfer_desc = *p_xfer_desc;
    231a:	f106 080c 	add.w	r8, r6, #12
    231e:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
    2322:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
    2326:	f8d9 3000 	ldr.w	r3, [r9]
    p_cb->flags = flags;
    232a:	f8c6 c020 	str.w	ip, [r6, #32]
    p_cb->xfer_desc = *p_xfer_desc;
    232e:	f8c8 3000 	str.w	r3, [r8]
    p_cb->repeated = (flags & NRFX_TWIM_FLAG_REPEATED_XFER) ? true : false;
    2332:	f3cc 1300 	ubfx	r3, ip, #4, #1
    2336:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
}

NRF_STATIC_INLINE void nrf_twim_address_set(NRF_TWIM_Type * p_reg,
                                            uint8_t address)
{
    p_reg->ADDRESS = address;
    233a:	786b      	ldrb	r3, [r5, #1]
    233c:	f8c4 3588 	str.w	r3, [r4, #1416]	; 0x588
    if (NRFX_TWIM_FLAG_TX_POSTINC & flags)
    2340:	f01c 0301 	ands.w	r3, ip, #1
    return p_reg->RXD.AMOUNT;
}

NRF_STATIC_INLINE void nrf_twim_tx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_ArrayList << TWIM_TXD_LIST_LIST_Pos;
    2344:	bf18      	it	ne
    2346:	2301      	movne	r3, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2348:	f8c4 a104 	str.w	sl, [r4, #260]	; 0x104
    234c:	f8c4 a124 	str.w	sl, [r4, #292]	; 0x124
    2350:	f8c4 a160 	str.w	sl, [r4, #352]	; 0x160
    2354:	f8c4 a148 	str.w	sl, [r4, #328]	; 0x148
}

NRF_STATIC_INLINE void nrf_twim_tx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_Disabled << TWIM_TXD_LIST_LIST_Pos;
    2358:	f8c4 3550 	str.w	r3, [r4, #1360]	; 0x550
    if (NRFX_TWIM_FLAG_RX_POSTINC & flags)
    235c:	f01c 0302 	ands.w	r3, ip, #2
}

NRF_STATIC_INLINE void nrf_twim_rx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_ArrayList << TWIM_RXD_LIST_LIST_Pos;
    2360:	bf18      	it	ne
    2362:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_rx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_Disabled << TWIM_RXD_LIST_LIST_Pos;
    2364:	f8c4 3540 	str.w	r3, [r4, #1344]	; 0x540
    switch (p_xfer_desc->type)
    2368:	782b      	ldrb	r3, [r5, #0]
    236a:	2b03      	cmp	r3, #3
    236c:	f200 80a9 	bhi.w	24c2 <nrfx_twim_xfer+0x202>
    2370:	e8df f003 	tbb	[pc, r3]
    2374:	025d9478 	.word	0x025d9478
    2378:	692a      	ldr	r2, [r5, #16]
    237a:	f002 4360 	and.w	r3, r2, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
    237e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    2382:	d1b1      	bne.n	22e8 <nrfx_twim_xfer+0x28>
    p_reg->SHORTS = mask;
    2384:	f44f 7380 	mov.w	r3, #256	; 0x100
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2388:	68e9      	ldr	r1, [r5, #12]
    p_reg->SHORTS = mask;
    238a:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    238e:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2390:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2394:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2398:	2101      	movs	r1, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    239a:	2300      	movs	r3, #0
    239c:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    23a0:	6221      	str	r1, [r4, #32]
    23a2:	60a1      	str	r1, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    23a4:	f8d4 1150 	ldr.w	r1, [r4, #336]	; 0x150
        while (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_TXSTARTED))
    23a8:	2900      	cmp	r1, #0
    23aa:	d0fb      	beq.n	23a4 <nrfx_twim_xfer+0xe4>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    23ac:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
    23b0:	68ab      	ldr	r3, [r5, #8]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    23b2:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    23b6:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
        p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    23ba:	2334      	movs	r3, #52	; 0x34
    23bc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    23c0:	fb03 730e 	mla	r3, r3, lr, r7
    23c4:	609a      	str	r2, [r3, #8]
    nrf_twim_task_t  start_task = NRF_TWIM_TASK_STARTTX;
    23c6:	2308      	movs	r3, #8
    nrfx_err_t err_code = NRFX_SUCCESS;
    23c8:	4e69      	ldr	r6, [pc, #420]	; (2570 <nrfx_twim_xfer+0x2b0>)
    if (!(flags & NRFX_TWIM_FLAG_HOLD_XFER) && (p_xfer_desc->type != NRFX_TWIM_XFER_TXTX))
    23ca:	f01c 0f08 	tst.w	ip, #8
    23ce:	d104      	bne.n	23da <nrfx_twim_xfer+0x11a>
    23d0:	782a      	ldrb	r2, [r5, #0]
    23d2:	2a03      	cmp	r2, #3
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    23d4:	bf1c      	itt	ne
    23d6:	2201      	movne	r2, #1
    23d8:	50e2      	strne	r2, [r4, r3]
    if (p_cb->handler)
    23da:	2334      	movs	r3, #52	; 0x34
    23dc:	fb03 f30e 	mul.w	r3, r3, lr
    23e0:	18fa      	adds	r2, r7, r3
    23e2:	58fb      	ldr	r3, [r7, r3]
    23e4:	2b00      	cmp	r3, #0
    23e6:	d16f      	bne.n	24c8 <nrfx_twim_xfer+0x208>
                transmission_finished = true;
    23e8:	2101      	movs	r1, #1
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    23ea:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
    23ee:	f8d4 0104 	ldr.w	r0, [r4, #260]	; 0x104
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    23f2:	2800      	cmp	r0, #0
    23f4:	f040 8082 	bne.w	24fc <nrfx_twim_xfer+0x23c>
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_SUSPENDED))
    23f8:	3a00      	subs	r2, #0
    23fa:	bf18      	it	ne
    23fc:	2201      	movne	r2, #1
    23fe:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    2402:	2800      	cmp	r0, #0
    2404:	d07e      	beq.n	2504 <nrfx_twim_xfer+0x244>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2406:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    240a:	f8d4 5160 	ldr.w	r5, [r4, #352]	; 0x160
    return p_reg->SHORTS;
    240e:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
                if (!(lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_STOP_MASK)))
    2412:	b115      	cbz	r5, 241a <nrfx_twim_xfer+0x15a>
    2414:	f410 7f00 	tst.w	r0, #512	; 0x200
    2418:	d104      	bne.n	2424 <nrfx_twim_xfer+0x164>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    241a:	6221      	str	r1, [r4, #32]
    241c:	6161      	str	r1, [r4, #20]
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    241e:	2d00      	cmp	r5, #0
    2420:	d0e3      	beq.n	23ea <nrfx_twim_xfer+0x12a>
                    transmission_finished = false;
    2422:	2200      	movs	r2, #0
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
    2424:	05c0      	lsls	r0, r0, #23
    2426:	d56d      	bpl.n	2504 <nrfx_twim_xfer+0x244>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2428:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
        } while (!transmission_finished);
    242c:	e7dd      	b.n	23ea <nrfx_twim_xfer+0x12a>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    242e:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2430:	68ea      	ldr	r2, [r5, #12]
    2432:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2436:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    243a:	692b      	ldr	r3, [r5, #16]
    243c:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
    2440:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
    2444:	f47f af50 	bne.w	22e8 <nrfx_twim_xfer+0x28>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
    2448:	68aa      	ldr	r2, [r5, #8]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    244a:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->SHORTS = mask;
    244e:	f44f 5384 	mov.w	r3, #4224	; 0x1080
    p_reg->RXD.MAXCNT = length;
    2452:	f8c4 2538 	str.w	r2, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    2456:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    245a:	2334      	movs	r3, #52	; 0x34
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    245c:	2202      	movs	r2, #2
    245e:	fb03 730e 	mla	r3, r3, lr, r7
    2462:	e012      	b.n	248a <nrfx_twim_xfer+0x1ca>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    2464:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2466:	68ea      	ldr	r2, [r5, #12]
        if (NRFX_TWIM_FLAG_TX_NO_STOP & flags)
    2468:	f01c 0f20 	tst.w	ip, #32
    246c:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2470:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    2474:	f04f 0334 	mov.w	r3, #52	; 0x34
    2478:	d00b      	beq.n	2492 <nrfx_twim_xfer+0x1d2>
    p_reg->SHORTS = mask;
    247a:	f44f 7280 	mov.w	r2, #256	; 0x100
    247e:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
    2482:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    2486:	fb03 730e 	mla	r3, r3, lr, r7
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    248a:	609a      	str	r2, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    248c:	2301      	movs	r3, #1
    248e:	6223      	str	r3, [r4, #32]
    2490:	e799      	b.n	23c6 <nrfx_twim_xfer+0x106>
    p_reg->SHORTS = mask;
    2492:	f44f 7200 	mov.w	r2, #512	; 0x200
    2496:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
    249a:	e7df      	b.n	245c <nrfx_twim_xfer+0x19c>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
    249c:	686b      	ldr	r3, [r5, #4]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    249e:	68ea      	ldr	r2, [r5, #12]
    24a0:	f8c4 2534 	str.w	r2, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    24a4:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
    24a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    24ac:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    24b0:	2334      	movs	r3, #52	; 0x34
    24b2:	2202      	movs	r2, #2
    24b4:	fb03 730e 	mla	r3, r3, lr, r7
    24b8:	609a      	str	r2, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    24ba:	2301      	movs	r3, #1
    24bc:	6223      	str	r3, [r4, #32]
        start_task = NRF_TWIM_TASK_STARTRX;
    24be:	2300      	movs	r3, #0
    24c0:	e782      	b.n	23c8 <nrfx_twim_xfer+0x108>
    switch (p_xfer_desc->type)
    24c2:	2308      	movs	r3, #8
    24c4:	4e2b      	ldr	r6, [pc, #172]	; (2574 <nrfx_twim_xfer+0x2b4>)
    24c6:	e780      	b.n	23ca <nrfx_twim_xfer+0x10a>
        if (flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER)
    24c8:	f01c 0f04 	tst.w	ip, #4
            p_cb->int_mask = 0;
    24cc:	bf1c      	itt	ne
    24ce:	2300      	movne	r3, #0
    24d0:	6093      	strne	r3, [r2, #8]
        if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK))
    24d2:	f01c 0f40 	tst.w	ip, #64	; 0x40
    24d6:	d106      	bne.n	24e6 <nrfx_twim_xfer+0x226>
            p_cb->int_mask |= NRF_TWIM_INT_STOPPED_MASK;
    24d8:	2334      	movs	r3, #52	; 0x34
    24da:	fb03 730e 	mla	r3, r3, lr, r7
    24de:	689a      	ldr	r2, [r3, #8]
    24e0:	f042 0202 	orr.w	r2, r2, #2
    24e4:	609a      	str	r2, [r3, #8]
        p_cb->int_mask |= NRF_TWIM_INT_ERROR_MASK;
    24e6:	2334      	movs	r3, #52	; 0x34
    24e8:	fb03 770e 	mla	r7, r3, lr, r7
    24ec:	68bb      	ldr	r3, [r7, #8]
    24ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    24f2:	60bb      	str	r3, [r7, #8]
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    24f4:	68bb      	ldr	r3, [r7, #8]
    p_reg->INTENSET = mask;
    24f6:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    24fa:	e6f6      	b.n	22ea <nrfx_twim_xfer+0x2a>
                transmission_finished = true;
    24fc:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    24fe:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    2502:	e77c      	b.n	23fe <nrfx_twim_xfer+0x13e>
        } while (!transmission_finished);
    2504:	2a00      	cmp	r2, #0
    2506:	f43f af70 	beq.w	23ea <nrfx_twim_xfer+0x12a>
        p_cb->busy = false;
    250a:	2134      	movs	r1, #52	; 0x34
    250c:	2000      	movs	r0, #0
    250e:	fb01 720e 	mla	r2, r1, lr, r7
    uint32_t error_source = p_reg->ERRORSRC;
    2512:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    2516:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
    251a:	f882 002f 	strb.w	r0, [r2, #47]	; 0x2f
        if (errorsrc)
    251e:	b18b      	cbz	r3, 2544 <nrfx_twim_xfer+0x284>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    2520:	4a15      	ldr	r2, [pc, #84]	; (2578 <nrfx_twim_xfer+0x2b8>)
    2522:	f013 0f01 	tst.w	r3, #1
    2526:	4e15      	ldr	r6, [pc, #84]	; (257c <nrfx_twim_xfer+0x2bc>)
    2528:	bf18      	it	ne
    252a:	4616      	movne	r6, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    252c:	f013 0f02 	tst.w	r3, #2
    2530:	f102 0201 	add.w	r2, r2, #1
    2534:	bf18      	it	ne
    2536:	4616      	movne	r6, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    2538:	f013 0f04 	tst.w	r3, #4
    253c:	4b10      	ldr	r3, [pc, #64]	; (2580 <nrfx_twim_xfer+0x2c0>)
    253e:	bf18      	it	ne
    2540:	461e      	movne	r6, r3
    2542:	e6d2      	b.n	22ea <nrfx_twim_xfer+0x2a>
            if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) &&
    2544:	f01c 0f40 	tst.w	ip, #64	; 0x40
    2548:	f47f aecf 	bne.w	22ea <nrfx_twim_xfer+0x2a>
                !xfer_completeness_check(p_twim, p_cb))
    254c:	4620      	mov	r0, r4
    254e:	fb0e 7101 	mla	r1, lr, r1, r7
    2552:	f002 fae8 	bl	4b26 <xfer_completeness_check>
                err_code = NRFX_ERROR_INTERNAL;
    2556:	4b09      	ldr	r3, [pc, #36]	; (257c <nrfx_twim_xfer+0x2bc>)
    2558:	2800      	cmp	r0, #0
    255a:	bf08      	it	eq
    255c:	461e      	moveq	r6, r3
    255e:	e6c4      	b.n	22ea <nrfx_twim_xfer+0x2a>
    2560:	200006dc 	.word	0x200006dc
    2564:	0bad000a 	.word	0x0bad000a
    2568:	019c0202 	.word	0x019c0202
    256c:	0bad000b 	.word	0x0bad000b
    2570:	0bad0000 	.word	0x0bad0000
    2574:	0bad0004 	.word	0x0bad0004
    2578:	0bae0000 	.word	0x0bae0000
    257c:	0bad0001 	.word	0x0bad0001
    2580:	0bae0002 	.word	0x0bae0002

00002584 <nrfx_twim_2_irq_handler>:
}
#endif

#if NRFX_CHECK(NRFX_TWIM2_ENABLED)
void nrfx_twim_2_irq_handler(void)
{
    2584:	b5f0      	push	{r4, r5, r6, r7, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2586:	4b56      	ldr	r3, [pc, #344]	; (26e0 <nrfx_twim_2_irq_handler+0x15c>)
    2588:	4c56      	ldr	r4, [pc, #344]	; (26e4 <nrfx_twim_2_irq_handler+0x160>)
    258a:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    258e:	461d      	mov	r5, r3
    2590:	b087      	sub	sp, #28
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
    2592:	b1ea      	cbz	r2, 25d0 <nrfx_twim_2_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2594:	2200      	movs	r2, #0
    2596:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    259a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        if (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    259e:	b9ba      	cbnz	r2, 25d0 <nrfx_twim_2_irq_handler+0x4c>
            nrf_twim_int_disable(p_twim, p_cb->int_mask);
    25a0:	68a2      	ldr	r2, [r4, #8]
    p_reg->INTENCLR = mask;
    25a2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
    25a6:	2202      	movs	r2, #2
    25a8:	60a2      	str	r2, [r4, #8]
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
    25aa:	68a2      	ldr	r2, [r4, #8]
    p_reg->INTENSET = mask;
    25ac:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    25b0:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
            if (!(nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_LASTTX) &&
    25b4:	b11a      	cbz	r2, 25be <nrfx_twim_2_irq_handler+0x3a>
    return p_reg->SHORTS;
    25b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    25ba:	059e      	lsls	r6, r3, #22
    25bc:	d403      	bmi.n	25c6 <nrfx_twim_2_irq_handler+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    25be:	2201      	movs	r2, #1
    25c0:	4b47      	ldr	r3, [pc, #284]	; (26e0 <nrfx_twim_2_irq_handler+0x15c>)
    25c2:	621a      	str	r2, [r3, #32]
    25c4:	615a      	str	r2, [r3, #20]
            p_cb->error = true;
    25c6:	2301      	movs	r3, #1
    25c8:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    twim_irq_handler(NRF_TWIM2, &m_cb[NRFX_TWIM2_INST_IDX]);
}
    25cc:	b007      	add	sp, #28
    25ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    25d0:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
    25d4:	2b00      	cmp	r3, #0
    25d6:	d04e      	beq.n	2676 <nrfx_twim_2_irq_handler+0xf2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    25d8:	2300      	movs	r3, #0
    25da:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) && !p_cb->error)
    25de:	6a23      	ldr	r3, [r4, #32]
    25e0:	065d      	lsls	r5, r3, #25
    25e2:	d40a      	bmi.n	25fa <nrfx_twim_2_irq_handler+0x76>
    25e4:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    25e8:	b93b      	cbnz	r3, 25fa <nrfx_twim_2_irq_handler+0x76>
            p_cb->error = !xfer_completeness_check(p_twim, p_cb);
    25ea:	493e      	ldr	r1, [pc, #248]	; (26e4 <nrfx_twim_2_irq_handler+0x160>)
    25ec:	483c      	ldr	r0, [pc, #240]	; (26e0 <nrfx_twim_2_irq_handler+0x15c>)
    25ee:	f002 fa9a 	bl	4b26 <xfer_completeness_check>
    25f2:	f080 0001 	eor.w	r0, r0, #1
    25f6:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER))
    25fa:	6a23      	ldr	r3, [r4, #32]
    25fc:	f013 0704 	ands.w	r7, r3, #4
    2600:	d11e      	bne.n	2640 <nrfx_twim_2_irq_handler+0xbc>
            event.xfer_desc = p_cb->xfer_desc;
    2602:	4e39      	ldr	r6, [pc, #228]	; (26e8 <nrfx_twim_2_irq_handler+0x164>)
    2604:	ad01      	add	r5, sp, #4
    2606:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    2608:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    260a:	6833      	ldr	r3, [r6, #0]
    260c:	f894 c030 	ldrb.w	ip, [r4, #48]	; 0x30
    2610:	602b      	str	r3, [r5, #0]
    2612:	4b33      	ldr	r3, [pc, #204]	; (26e0 <nrfx_twim_2_irq_handler+0x15c>)
    2614:	f8c3 7160 	str.w	r7, [r3, #352]	; 0x160
    2618:	f8c3 715c 	str.w	r7, [r3, #348]	; 0x15c
            if (!p_cb->repeated || p_cb->error)
    261c:	f1bc 0f00 	cmp.w	ip, #0
    2620:	d002      	beq.n	2628 <nrfx_twim_2_irq_handler+0xa4>
    2622:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
    2626:	b15a      	cbz	r2, 2640 <nrfx_twim_2_irq_handler+0xbc>
    p_reg->SHORTS = mask;
    2628:	2200      	movs	r2, #0
    262a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
                p_cb->int_mask = 0;
    262e:	60a2      	str	r2, [r4, #8]
    p_reg->INTENCLR = mask;
    2630:	4a2e      	ldr	r2, [pc, #184]	; (26ec <nrfx_twim_2_irq_handler+0x168>)
    2632:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2636:	f44f 6280 	mov.w	r2, #1024	; 0x400
    263a:	4b2d      	ldr	r3, [pc, #180]	; (26f0 <nrfx_twim_2_irq_handler+0x16c>)
    263c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    uint32_t error_source = p_reg->ERRORSRC;
    2640:	4a27      	ldr	r2, [pc, #156]	; (26e0 <nrfx_twim_2_irq_handler+0x15c>)
    2642:	f8d2 34c4 	ldr.w	r3, [r2, #1220]	; 0x4c4
    if (errorsrc & NRF_TWIM_ERROR_ADDRESS_NACK)
    2646:	0798      	lsls	r0, r3, #30
    p_reg->ERRORSRC = error_source;
    2648:	f8c2 34c4 	str.w	r3, [r2, #1220]	; 0x4c4
    264c:	d53a      	bpl.n	26c4 <nrfx_twim_2_irq_handler+0x140>
        event.type = NRFX_TWIM_EVT_ADDRESS_NACK;
    264e:	2301      	movs	r3, #1
        event.type = NRFX_TWIM_EVT_DONE;
    2650:	f88d 3000 	strb.w	r3, [sp]
    if (!p_cb->repeated)
    2654:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    2658:	b90b      	cbnz	r3, 265e <nrfx_twim_2_irq_handler+0xda>
        p_cb->busy = false;
    265a:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
    265e:	6a23      	ldr	r3, [r4, #32]
    2660:	075b      	lsls	r3, r3, #29
    2662:	d503      	bpl.n	266c <nrfx_twim_2_irq_handler+0xe8>
    2664:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    2668:	2b00      	cmp	r3, #0
    266a:	d0af      	beq.n	25cc <nrfx_twim_2_irq_handler+0x48>
        p_cb->handler(&event, p_cb->p_context);
    266c:	e9d4 3100 	ldrd	r3, r1, [r4]
    2670:	4668      	mov	r0, sp
    2672:	4798      	blx	r3
}
    2674:	e7aa      	b.n	25cc <nrfx_twim_2_irq_handler+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2676:	f8c5 3148 	str.w	r3, [r5, #328]	; 0x148
        if (p_cb->xfer_desc.type == NRFX_TWIM_XFER_TX)
    267a:	7b23      	ldrb	r3, [r4, #12]
    267c:	b983      	cbnz	r3, 26a0 <nrfx_twim_2_irq_handler+0x11c>
            event.xfer_desc = p_cb->xfer_desc;
    267e:	4f1a      	ldr	r7, [pc, #104]	; (26e8 <nrfx_twim_2_irq_handler+0x164>)
    2680:	ae01      	add	r6, sp, #4
    2682:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    2684:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    2686:	683b      	ldr	r3, [r7, #0]
    2688:	6033      	str	r3, [r6, #0]
            if (!p_cb->repeated)
    268a:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    268e:	2b00      	cmp	r3, #0
    2690:	d1d6      	bne.n	2640 <nrfx_twim_2_irq_handler+0xbc>
    p_reg->SHORTS = mask;
    2692:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
                p_cb->int_mask = 0;
    2696:	60a3      	str	r3, [r4, #8]
    p_reg->INTENCLR = mask;
    2698:	4b14      	ldr	r3, [pc, #80]	; (26ec <nrfx_twim_2_irq_handler+0x168>)
    269a:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
    269e:	e7ca      	b.n	2636 <nrfx_twim_2_irq_handler+0xb2>
    p_reg->SHORTS = mask;
    26a0:	f44f 7300 	mov.w	r3, #512	; 0x200
    26a4:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK | NRF_TWIM_INT_ERROR_MASK;
    26a8:	f240 2302 	movw	r3, #514	; 0x202
    26ac:	60a3      	str	r3, [r4, #8]
    p_reg->INTENCLR = mask;
    26ae:	f103 73ce 	add.w	r3, r3, #27000832	; 0x19c0000
    26b2:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
    26b6:	68a3      	ldr	r3, [r4, #8]
    p_reg->INTENSET = mask;
    26b8:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    26bc:	2301      	movs	r3, #1
    26be:	60ab      	str	r3, [r5, #8]
    26c0:	622b      	str	r3, [r5, #32]
            return;
    26c2:	e783      	b.n	25cc <nrfx_twim_2_irq_handler+0x48>
    else if (errorsrc & NRF_TWIM_ERROR_DATA_NACK)
    26c4:	0759      	lsls	r1, r3, #29
    26c6:	d501      	bpl.n	26cc <nrfx_twim_2_irq_handler+0x148>
        event.type = NRFX_TWIM_EVT_DATA_NACK;
    26c8:	2302      	movs	r3, #2
    26ca:	e7c1      	b.n	2650 <nrfx_twim_2_irq_handler+0xcc>
    else if (errorsrc & NRF_TWIM_ERROR_OVERRUN)
    26cc:	07da      	lsls	r2, r3, #31
    26ce:	d501      	bpl.n	26d4 <nrfx_twim_2_irq_handler+0x150>
        event.type = NRFX_TWIM_EVT_OVERRUN;
    26d0:	2303      	movs	r3, #3
    26d2:	e7bd      	b.n	2650 <nrfx_twim_2_irq_handler+0xcc>
    else if (p_cb->error)
    26d4:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
    26d8:	2b00      	cmp	r3, #0
    26da:	d0b9      	beq.n	2650 <nrfx_twim_2_irq_handler+0xcc>
        event.type = NRFX_TWIM_EVT_BUS_ERROR;
    26dc:	2304      	movs	r3, #4
    26de:	e7b7      	b.n	2650 <nrfx_twim_2_irq_handler+0xcc>
    26e0:	5000a000 	.word	0x5000a000
    26e4:	200006dc 	.word	0x200006dc
    26e8:	200006e8 	.word	0x200006e8
    26ec:	019c0202 	.word	0x019c0202
    26f0:	e000e100 	.word	0xe000e100

000026f4 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(s32_t level)
{
    26f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if (dev) {
				/* Initialization failed. Clear the API struct
				 * so that device_get_binding() will not succeed
				 * for it.
				 */
				dev->driver_api = NULL;
    26f6:	2700      	movs	r7, #0
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    26f8:	4b08      	ldr	r3, [pc, #32]	; (271c <z_sys_init_run_level+0x28>)
    26fa:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    26fe:	3001      	adds	r0, #1
    2700:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    2704:	42a6      	cmp	r6, r4
    2706:	d800      	bhi.n	270a <z_sys_init_run_level+0x16>
			}
		}
	}
}
    2708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		retval = entry->init(dev);
    270a:	e9d4 3500 	ldrd	r3, r5, [r4]
    270e:	4628      	mov	r0, r5
    2710:	4798      	blx	r3
		if (retval != 0) {
    2712:	b108      	cbz	r0, 2718 <z_sys_init_run_level+0x24>
			if (dev) {
    2714:	b105      	cbz	r5, 2718 <z_sys_init_run_level+0x24>
				dev->driver_api = NULL;
    2716:	60af      	str	r7, [r5, #8]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    2718:	3408      	adds	r4, #8
    271a:	e7f3      	b.n	2704 <z_sys_init_run_level+0x10>
    271c:	000052c4 	.word	0x000052c4

00002720 <z_impl_device_get_binding>:
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed. Reserve string comparisons for a fallback.
	 */
	for (dev = __device_start; dev != __device_end; dev++) {
    2720:	4b0f      	ldr	r3, [pc, #60]	; (2760 <z_impl_device_get_binding+0x40>)
{
    2722:	b570      	push	{r4, r5, r6, lr}
    2724:	4605      	mov	r5, r0
    2726:	461e      	mov	r6, r3
	for (dev = __device_start; dev != __device_end; dev++) {
    2728:	4c0e      	ldr	r4, [pc, #56]	; (2764 <z_impl_device_get_binding+0x44>)
    272a:	429c      	cmp	r4, r3
    272c:	d104      	bne.n	2738 <z_impl_device_get_binding+0x18>
		    (dev->name == name)) {
			return dev;
		}
	}

	for (dev = __device_start; dev != __device_end; dev++) {
    272e:	4c0d      	ldr	r4, [pc, #52]	; (2764 <z_impl_device_get_binding+0x44>)
    2730:	42b4      	cmp	r4, r6
    2732:	d108      	bne.n	2746 <z_impl_device_get_binding+0x26>
		    (strcmp(name, dev->name) == 0)) {
			return dev;
		}
	}

	return NULL;
    2734:	2400      	movs	r4, #0
    2736:	e010      	b.n	275a <z_impl_device_get_binding+0x3a>
		if ((dev->driver_api != NULL) &&
    2738:	68a2      	ldr	r2, [r4, #8]
    273a:	b112      	cbz	r2, 2742 <z_impl_device_get_binding+0x22>
    273c:	6822      	ldr	r2, [r4, #0]
    273e:	42aa      	cmp	r2, r5
    2740:	d00b      	beq.n	275a <z_impl_device_get_binding+0x3a>
	for (dev = __device_start; dev != __device_end; dev++) {
    2742:	3410      	adds	r4, #16
    2744:	e7f1      	b.n	272a <z_impl_device_get_binding+0xa>
		if ((dev->driver_api != NULL) &&
    2746:	68a3      	ldr	r3, [r4, #8]
    2748:	b90b      	cbnz	r3, 274e <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    274a:	3410      	adds	r4, #16
    274c:	e7f0      	b.n	2730 <z_impl_device_get_binding+0x10>
		    (strcmp(name, dev->name) == 0)) {
    274e:	4628      	mov	r0, r5
    2750:	6821      	ldr	r1, [r4, #0]
    2752:	f002 f8dc 	bl	490e <strcmp>
		if ((dev->driver_api != NULL) &&
    2756:	2800      	cmp	r0, #0
    2758:	d1f7      	bne.n	274a <z_impl_device_get_binding+0x2a>
}
    275a:	4620      	mov	r0, r4
    275c:	bd70      	pop	{r4, r5, r6, pc}
    275e:	bf00      	nop
    2760:	2000011c 	.word	0x2000011c
    2764:	200000bc 	.word	0x200000bc

00002768 <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *unused1, void *unused2, void *unused3)
{
    2768:	b508      	push	{r3, lr}
	_kernel.idle = ticks;
    276a:	4d0b      	ldr	r5, [pc, #44]	; (2798 <idle+0x30>)
    276c:	f04f 0220 	mov.w	r2, #32
    2770:	f3ef 8311 	mrs	r3, BASEPRI
    2774:	f382 8811 	msr	BASEPRI, r2
    2778:	f3bf 8f6f 	isb	sy
	s32_t ticks = z_get_next_timeout_expiry();
    277c:	f002 fb2f 	bl	4dde <z_get_next_timeout_expiry>
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    2780:	2101      	movs	r1, #1
	s32_t ticks = z_get_next_timeout_expiry();
    2782:	4604      	mov	r4, r0
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    2784:	2802      	cmp	r0, #2
    2786:	bfd8      	it	le
    2788:	4608      	movle	r0, r1
    278a:	f002 fb38 	bl	4dfe <z_set_timeout_expiry>
	_kernel.idle = ticks;
    278e:	622c      	str	r4, [r5, #32]
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    2790:	f7fe fe56 	bl	1440 <arch_cpu_idle>
}
    2794:	e7ea      	b.n	276c <idle+0x4>
    2796:	bf00      	nop
    2798:	200007f8 	.word	0x200007f8

0000279c <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    279c:	4802      	ldr	r0, [pc, #8]	; (27a8 <z_bss_zero+0xc>)
    279e:	4a03      	ldr	r2, [pc, #12]	; (27ac <z_bss_zero+0x10>)
    27a0:	2100      	movs	r1, #0
    27a2:	1a12      	subs	r2, r2, r0
    27a4:	f002 b911 	b.w	49ca <memset>
    27a8:	20000180 	.word	0x20000180
    27ac:	20000858 	.word	0x20000858

000027b0 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    27b0:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    27b2:	4806      	ldr	r0, [pc, #24]	; (27cc <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    27b4:	4a06      	ldr	r2, [pc, #24]	; (27d0 <z_data_copy+0x20>)
    27b6:	4907      	ldr	r1, [pc, #28]	; (27d4 <z_data_copy+0x24>)
    27b8:	1a12      	subs	r2, r2, r0
    27ba:	f002 f8db 	bl	4974 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    27be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    27c2:	4a05      	ldr	r2, [pc, #20]	; (27d8 <z_data_copy+0x28>)
    27c4:	4905      	ldr	r1, [pc, #20]	; (27dc <z_data_copy+0x2c>)
    27c6:	4806      	ldr	r0, [pc, #24]	; (27e0 <z_data_copy+0x30>)
    27c8:	f002 b8d4 	b.w	4974 <memcpy>
    27cc:	20000000 	.word	0x20000000
    27d0:	20000180 	.word	0x20000180
    27d4:	000057a0 	.word	0x000057a0
    27d8:	00000000 	.word	0x00000000
    27dc:	000057a0 	.word	0x000057a0
    27e0:	20000000 	.word	0x20000000

000027e4 <bg_thread_main>:
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_post_kernel = true;
    27e4:	2201      	movs	r2, #1
{
    27e6:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    27e8:	4b0b      	ldr	r3, [pc, #44]	; (2818 <bg_thread_main+0x34>)

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    27ea:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    27ec:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    27ee:	f7ff ff81 	bl	26f4 <z_sys_init_run_level>
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    27f2:	4a0a      	ldr	r2, [pc, #40]	; (281c <bg_thread_main+0x38>)
    27f4:	490a      	ldr	r1, [pc, #40]	; (2820 <bg_thread_main+0x3c>)
    27f6:	480b      	ldr	r0, [pc, #44]	; (2824 <bg_thread_main+0x40>)
    27f8:	f001 fe2d 	bl	4456 <printk>
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    27fc:	2003      	movs	r0, #3
    27fe:	f7ff ff79 	bl	26f4 <z_sys_init_run_level>

	z_init_static_threads();
    2802:	f000 fd95 	bl	3330 <z_init_static_threads>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    2806:	f001 fe0f 	bl	4428 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    280a:	4a07      	ldr	r2, [pc, #28]	; (2828 <bg_thread_main+0x44>)
    280c:	7b13      	ldrb	r3, [r2, #12]
    280e:	f023 0301 	bic.w	r3, r3, #1
    2812:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    2814:	bd08      	pop	{r3, pc}
    2816:	bf00      	nop
    2818:	20000855 	.word	0x20000855
    281c:	000053eb 	.word	0x000053eb
    2820:	00005760 	.word	0x00005760
    2824:	00005770 	.word	0x00005770
    2828:	20000784 	.word	0x20000784

0000282c <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    282c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	u32_t msp = (u32_t)(Z_THREAD_STACK_BUFFER(z_interrupt_stacks[0])) +
    2830:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 292c <z_cstart+0x100>
    2834:	b0a5      	sub	sp, #148	; 0x94
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    2836:	f389 8808 	msr	MSP, r9
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    283a:	2400      	movs	r4, #0
    283c:	23e0      	movs	r3, #224	; 0xe0
    283e:	4d34      	ldr	r5, [pc, #208]	; (2910 <z_cstart+0xe4>)
	z_setup_new_thread(&z_main_thread, z_main_stack,
    2840:	f04f 0b01 	mov.w	fp, #1
    2844:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    2848:	77ec      	strb	r4, [r5, #31]
    284a:	762c      	strb	r4, [r5, #24]
    284c:	766c      	strb	r4, [r5, #25]
    284e:	76ac      	strb	r4, [r5, #26]
    2850:	76ec      	strb	r4, [r5, #27]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    2852:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	_kernel.ready_q.cache = &z_main_thread;
    2854:	4e2f      	ldr	r6, [pc, #188]	; (2914 <z_cstart+0xe8>)
    2856:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    285a:	626b      	str	r3, [r5, #36]	; 0x24
		      SCB_SHCSR_BUSFAULTENA_Msk;
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	/* Enable Secure Fault */
	SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
    285c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	z_setup_new_thread(&z_main_thread, z_main_stack,
    285e:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 2930 <z_cstart+0x104>
    2862:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    2866:	626b      	str	r3, [r5, #36]	; 0x24
	/* Clear BFAR before setting BusFaults to target Non-Secure state. */
	SCB->BFAR = 0;
    2868:	63ac      	str	r4, [r5, #56]	; 0x38

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    286a:	f7fe ff69 	bl	1740 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    286e:	f7fe fde1 	bl	1434 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    2872:	f04f 33ff 	mov.w	r3, #4294967295
    2876:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    2878:	62eb      	str	r3, [r5, #44]	; 0x2c
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    287a:	f240 1301 	movw	r3, #257	; 0x101
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = 0;
#endif

	_current_cpu->current = dummy_thread;
    287e:	4d26      	ldr	r5, [pc, #152]	; (2918 <z_cstart+0xec>)
	dummy_thread->base.user_options = K_ESSENTIAL;
    2880:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
	_current_cpu->current = dummy_thread;
    2884:	ab07      	add	r3, sp, #28
    2886:	60ab      	str	r3, [r5, #8]

	z_dummy_thread_init(&dummy_thread);
#endif

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    2888:	4620      	mov	r0, r4
	dummy_thread->stack_info.size = 0U;
    288a:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
    288e:	f7ff ff31 	bl	26f4 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    2892:	2001      	movs	r0, #1
    2894:	f7ff ff2e 	bl	26f4 <z_sys_init_run_level>
	z_setup_new_thread(&z_main_thread, z_main_stack,
    2898:	f8df 8098 	ldr.w	r8, [pc, #152]	; 2934 <z_cstart+0x108>
	z_sched_init();
    289c:	f000 fc58 	bl	3150 <z_sched_init>
	z_setup_new_thread(&z_main_thread, z_main_stack,
    28a0:	4b1e      	ldr	r3, [pc, #120]	; (291c <z_cstart+0xf0>)
	_kernel.ready_q.cache = &z_main_thread;
    28a2:	626e      	str	r6, [r5, #36]	; 0x24
	z_setup_new_thread(&z_main_thread, z_main_stack,
    28a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    28a8:	4641      	mov	r1, r8
    28aa:	4630      	mov	r0, r6
    28ac:	9305      	str	r3, [sp, #20]
    28ae:	e9cd 4b03 	strd	r4, fp, [sp, #12]
    28b2:	4653      	mov	r3, sl
    28b4:	e9cd 4401 	strd	r4, r4, [sp, #4]
    28b8:	9400      	str	r4, [sp, #0]
    28ba:	f000 fd13 	bl	32e4 <z_setup_new_thread>
	sys_trace_thread_resume(thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    28be:	7b73      	ldrb	r3, [r6, #13]
	z_ready_thread(&z_main_thread);
    28c0:	4630      	mov	r0, r6
    28c2:	f023 0304 	bic.w	r3, r3, #4
    28c6:	7373      	strb	r3, [r6, #13]
    28c8:	f002 f9c8 	bl	4c5c <z_ready_thread>
	z_setup_new_thread(thread, stack,
    28cc:	230f      	movs	r3, #15
    28ce:	4f14      	ldr	r7, [pc, #80]	; (2920 <z_cstart+0xf4>)
    28d0:	f44f 72a0 	mov.w	r2, #320	; 0x140
    28d4:	4638      	mov	r0, r7
    28d6:	e9cd 4302 	strd	r4, r3, [sp, #8]
    28da:	4912      	ldr	r1, [pc, #72]	; (2924 <z_cstart+0xf8>)
    28dc:	4b12      	ldr	r3, [pc, #72]	; (2928 <z_cstart+0xfc>)
    28de:	e9cd b404 	strd	fp, r4, [sp, #16]
    28e2:	e9cd 4400 	strd	r4, r4, [sp]
    28e6:	f000 fcfd 	bl	32e4 <z_setup_new_thread>
    28ea:	7b7b      	ldrb	r3, [r7, #13]
	arch_switch_to_main_thread(&z_main_thread, z_main_stack,
    28ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
    28f0:	f023 0304 	bic.w	r3, r3, #4
    28f4:	737b      	strb	r3, [r7, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    28f6:	f105 0318 	add.w	r3, r5, #24
	list->tail = (sys_dnode_t *)list;
    28fa:	e9c5 3306 	strd	r3, r3, [r5, #24]
    28fe:	4641      	mov	r1, r8
    2900:	4653      	mov	r3, sl
    2902:	4630      	mov	r0, r6
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    2904:	60ef      	str	r7, [r5, #12]
		_kernel.cpus[i].id = i;
    2906:	752c      	strb	r4, [r5, #20]
		_kernel.cpus[i].irq_stack =
    2908:	f8c5 9004 	str.w	r9, [r5, #4]
	arch_switch_to_main_thread(&z_main_thread, z_main_stack,
    290c:	f7fe fd74 	bl	13f8 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    2910:	e000ed00 	.word	0xe000ed00
    2914:	20000784 	.word	0x20000784
    2918:	200007f8 	.word	0x200007f8
    291c:	00005797 	.word	0x00005797
    2920:	20000710 	.word	0x20000710
    2924:	20000c58 	.word	0x20000c58
    2928:	00002769 	.word	0x00002769
    292c:	20001598 	.word	0x20001598
    2930:	000027e5 	.word	0x000027e5
    2934:	20000858 	.word	0x20000858

00002938 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(struct device *dev)
{
    2938:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    293a:	4b0e      	ldr	r3, [pc, #56]	; (2974 <init_mem_slab_module+0x3c>)
    293c:	4c0e      	ldr	r4, [pc, #56]	; (2978 <init_mem_slab_module+0x40>)
    293e:	42a3      	cmp	r3, r4
    2940:	d301      	bcc.n	2946 <init_mem_slab_module+0xe>
		}
		SYS_TRACING_OBJ_INIT(k_mem_slab, slab);
		z_object_init(slab);
	}

out:
    2942:	2000      	movs	r0, #0
	return rc;
}
    2944:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    2946:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    294a:	ea41 0200 	orr.w	r2, r1, r0
    294e:	f012 0203 	ands.w	r2, r2, #3
    2952:	d10b      	bne.n	296c <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    2954:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    2956:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    2958:	42aa      	cmp	r2, r5
    295a:	d101      	bne.n	2960 <init_mem_slab_module+0x28>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    295c:	331c      	adds	r3, #28
    295e:	e7ee      	b.n	293e <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    2960:	695e      	ldr	r6, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    2962:	3201      	adds	r2, #1
		*(char **)p = slab->free_list;
    2964:	600e      	str	r6, [r1, #0]
		slab->free_list = p;
    2966:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    2968:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    296a:	e7f5      	b.n	2958 <init_mem_slab_module+0x20>
		return -EINVAL;
    296c:	f06f 0015 	mvn.w	r0, #21
	return rc;
    2970:	e7e8      	b.n	2944 <init_mem_slab_module+0xc>
    2972:	bf00      	nop
    2974:	2000011c 	.word	0x2000011c
    2978:	2000011c 	.word	0x2000011c

0000297c <k_mem_slab_alloc>:
out:
	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    297c:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
    297e:	460c      	mov	r4, r1
    2980:	4616      	mov	r6, r2
    2982:	461f      	mov	r7, r3
    2984:	f04f 0320 	mov.w	r3, #32
    2988:	f3ef 8111 	mrs	r1, BASEPRI
    298c:	f383 8811 	msr	BASEPRI, r3
    2990:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	int result;

	if (slab->free_list != NULL) {
    2994:	6943      	ldr	r3, [r0, #20]
    2996:	b15b      	cbz	r3, 29b0 <k_mem_slab_alloc+0x34>
		/* take a free block */
		*mem = slab->free_list;
    2998:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    299a:	681b      	ldr	r3, [r3, #0]
    299c:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    299e:	6983      	ldr	r3, [r0, #24]
    29a0:	3301      	adds	r3, #1
    29a2:	6183      	str	r3, [r0, #24]
		result = 0;
    29a4:	2000      	movs	r0, #0
	__asm__ volatile(
    29a6:	f381 8811 	msr	BASEPRI, r1
    29aa:	f3bf 8f6f 	isb	sy
		return result;
	}

	k_spin_unlock(&lock, key);

	return result;
    29ae:	e011      	b.n	29d4 <k_mem_slab_alloc+0x58>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    29b0:	ea56 0207 	orrs.w	r2, r6, r7
    29b4:	d103      	bne.n	29be <k_mem_slab_alloc+0x42>
		result = -ENOMEM;
    29b6:	f06f 000b 	mvn.w	r0, #11
		*mem = NULL;
    29ba:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    29bc:	e7f3      	b.n	29a6 <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&lock, key, &slab->wait_q, timeout);
    29be:	4602      	mov	r2, r0
    29c0:	e9cd 6700 	strd	r6, r7, [sp]
    29c4:	4804      	ldr	r0, [pc, #16]	; (29d8 <k_mem_slab_alloc+0x5c>)
    29c6:	f000 fb6b 	bl	30a0 <z_pend_curr>
		if (result == 0) {
    29ca:	b918      	cbnz	r0, 29d4 <k_mem_slab_alloc+0x58>
			*mem = _current->base.swap_data;
    29cc:	4b03      	ldr	r3, [pc, #12]	; (29dc <k_mem_slab_alloc+0x60>)
    29ce:	689b      	ldr	r3, [r3, #8]
    29d0:	695b      	ldr	r3, [r3, #20]
    29d2:	6023      	str	r3, [r4, #0]
}
    29d4:	b002      	add	sp, #8
    29d6:	bdd0      	pop	{r4, r6, r7, pc}
    29d8:	20000856 	.word	0x20000856
    29dc:	200007f8 	.word	0x200007f8

000029e0 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    29e0:	b570      	push	{r4, r5, r6, lr}
    29e2:	4604      	mov	r4, r0
    29e4:	460d      	mov	r5, r1
	__asm__ volatile(
    29e6:	f04f 0320 	mov.w	r3, #32
    29ea:	f3ef 8611 	mrs	r6, BASEPRI
    29ee:	f383 8811 	msr	BASEPRI, r3
    29f2:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    29f6:	f002 f9a7 	bl	4d48 <z_unpend_first_thread>

	if (pending_thread != NULL) {
    29fa:	b158      	cbz	r0, 2a14 <k_mem_slab_free+0x34>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    29fc:	2100      	movs	r1, #0
		z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    29fe:	682a      	ldr	r2, [r5, #0]
    2a00:	6701      	str	r1, [r0, #112]	; 0x70
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    2a02:	6142      	str	r2, [r0, #20]
		z_ready_thread(pending_thread);
    2a04:	f002 f92a 	bl	4c5c <z_ready_thread>
		z_reschedule(&lock, key);
    2a08:	4631      	mov	r1, r6
		**(char ***)mem = slab->free_list;
		slab->free_list = *(char **)mem;
		slab->num_used--;
		k_spin_unlock(&lock, key);
	}
}
    2a0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule(&lock, key);
    2a0e:	4808      	ldr	r0, [pc, #32]	; (2a30 <k_mem_slab_free+0x50>)
    2a10:	f002 b8f9 	b.w	4c06 <z_reschedule>
		**(char ***)mem = slab->free_list;
    2a14:	682b      	ldr	r3, [r5, #0]
    2a16:	6962      	ldr	r2, [r4, #20]
    2a18:	601a      	str	r2, [r3, #0]
		slab->free_list = *(char **)mem;
    2a1a:	682b      	ldr	r3, [r5, #0]
    2a1c:	6163      	str	r3, [r4, #20]
		slab->num_used--;
    2a1e:	69a3      	ldr	r3, [r4, #24]
    2a20:	3b01      	subs	r3, #1
    2a22:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    2a24:	f386 8811 	msr	BASEPRI, r6
    2a28:	f3bf 8f6f 	isb	sy
}
    2a2c:	bd70      	pop	{r4, r5, r6, pc}
    2a2e:	bf00      	nop
    2a30:	20000856 	.word	0x20000856

00002a34 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    2a34:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    2a38:	4604      	mov	r4, r0
    2a3a:	4616      	mov	r6, r2
    2a3c:	461f      	mov	r7, r3
	__asm__ volatile(
    2a3e:	f04f 0320 	mov.w	r3, #32
    2a42:	f3ef 8811 	mrs	r8, BASEPRI
    2a46:	f383 8811 	msr	BASEPRI, r3
    2a4a:	f3bf 8f6f 	isb	sy
	bool resched = false;

	sys_trace_void(SYS_TRACE_ID_MUTEX_LOCK);
	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    2a4e:	68c3      	ldr	r3, [r0, #12]
    2a50:	4a32      	ldr	r2, [pc, #200]	; (2b1c <z_impl_k_mutex_lock+0xe8>)
    2a52:	b16b      	cbz	r3, 2a70 <z_impl_k_mutex_lock+0x3c>
    2a54:	6880      	ldr	r0, [r0, #8]
    2a56:	6891      	ldr	r1, [r2, #8]
    2a58:	4288      	cmp	r0, r1
    2a5a:	d019      	beq.n	2a90 <z_impl_k_mutex_lock+0x5c>
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    2a5c:	ea56 0307 	orrs.w	r3, r6, r7
    2a60:	d118      	bne.n	2a94 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    2a62:	f388 8811 	msr	BASEPRI, r8
    2a66:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
		return -EBUSY;
    2a6a:	f06f 000f 	mvn.w	r0, #15
    2a6e:	e00c      	b.n	2a8a <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    2a70:	6891      	ldr	r1, [r2, #8]
    2a72:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
    2a76:	3301      	adds	r3, #1
    2a78:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    2a7a:	6893      	ldr	r3, [r2, #8]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    2a7c:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
    2a7e:	60a3      	str	r3, [r4, #8]
    2a80:	f388 8811 	msr	BASEPRI, r8
    2a84:	f3bf 8f6f 	isb	sy
		return 0;
    2a88:	2000      	movs	r0, #0
		k_spin_unlock(&lock, key);
	}

	sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
	return -EAGAIN;
}
    2a8a:	b002      	add	sp, #8
    2a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    2a90:	6921      	ldr	r1, [r4, #16]
    2a92:	e7f0      	b.n	2a76 <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    2a94:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2a98:	f991 100e 	ldrsb.w	r1, [r1, #14]
    2a9c:	4299      	cmp	r1, r3
    2a9e:	bfa8      	it	ge
    2aa0:	4619      	movge	r1, r3
    2aa2:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    2aa6:	428b      	cmp	r3, r1
    2aa8:	dd2c      	ble.n	2b04 <z_impl_k_mutex_lock+0xd0>
		return z_set_prio(mutex->owner, new_prio);
    2aaa:	f000 fb0d 	bl	30c8 <z_set_prio>
    2aae:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    2ab0:	4622      	mov	r2, r4
    2ab2:	4641      	mov	r1, r8
    2ab4:	e9cd 6700 	strd	r6, r7, [sp]
    2ab8:	4819      	ldr	r0, [pc, #100]	; (2b20 <z_impl_k_mutex_lock+0xec>)
    2aba:	f000 faf1 	bl	30a0 <z_pend_curr>
	if (got_mutex == 0) {
    2abe:	2800      	cmp	r0, #0
    2ac0:	d0e3      	beq.n	2a8a <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    2ac2:	f04f 0320 	mov.w	r3, #32
    2ac6:	f3ef 8611 	mrs	r6, BASEPRI
    2aca:	f383 8811 	msr	BASEPRI, r3
    2ace:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    2ad2:	6823      	ldr	r3, [r4, #0]
    2ad4:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2ad6:	429c      	cmp	r4, r3
    2ad8:	d007      	beq.n	2aea <z_impl_k_mutex_lock+0xb6>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    2ada:	b133      	cbz	r3, 2aea <z_impl_k_mutex_lock+0xb6>
    2adc:	f993 300e 	ldrsb.w	r3, [r3, #14]
    2ae0:	4299      	cmp	r1, r3
    2ae2:	bfa8      	it	ge
    2ae4:	4619      	movge	r1, r3
    2ae6:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    2aea:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    2aec:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2af0:	4299      	cmp	r1, r3
    2af2:	d109      	bne.n	2b08 <z_impl_k_mutex_lock+0xd4>
	if (resched) {
    2af4:	b16d      	cbz	r5, 2b12 <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    2af6:	4631      	mov	r1, r6
    2af8:	4809      	ldr	r0, [pc, #36]	; (2b20 <z_impl_k_mutex_lock+0xec>)
    2afa:	f002 f884 	bl	4c06 <z_reschedule>
	return -EAGAIN;
    2afe:	f06f 000a 	mvn.w	r0, #10
    2b02:	e7c2      	b.n	2a8a <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    2b04:	2500      	movs	r5, #0
    2b06:	e7d3      	b.n	2ab0 <z_impl_k_mutex_lock+0x7c>
		return z_set_prio(mutex->owner, new_prio);
    2b08:	f000 fade 	bl	30c8 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    2b0c:	2800      	cmp	r0, #0
    2b0e:	d1f2      	bne.n	2af6 <z_impl_k_mutex_lock+0xc2>
    2b10:	e7f0      	b.n	2af4 <z_impl_k_mutex_lock+0xc0>
	__asm__ volatile(
    2b12:	f386 8811 	msr	BASEPRI, r6
    2b16:	f3bf 8f6f 	isb	sy
    2b1a:	e7f0      	b.n	2afe <z_impl_k_mutex_lock+0xca>
    2b1c:	200007f8 	.word	0x200007f8
    2b20:	20000856 	.word	0x20000856

00002b24 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    2b24:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *new_owner;

	CHECKIF(mutex->owner == NULL) {
    2b26:	6883      	ldr	r3, [r0, #8]
{
    2b28:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    2b2a:	2b00      	cmp	r3, #0
    2b2c:	d036      	beq.n	2b9c <z_impl_k_mutex_unlock+0x78>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    2b2e:	4a1e      	ldr	r2, [pc, #120]	; (2ba8 <z_impl_k_mutex_unlock+0x84>)
    2b30:	6892      	ldr	r2, [r2, #8]
    2b32:	4293      	cmp	r3, r2
    2b34:	d135      	bne.n	2ba2 <z_impl_k_mutex_unlock+0x7e>
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
    2b36:	7bda      	ldrb	r2, [r3, #15]
    2b38:	3a01      	subs	r2, #1
    2b3a:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count - 1U != 0U) {
    2b3c:	68c3      	ldr	r3, [r0, #12]
    2b3e:	2b01      	cmp	r3, #1
    2b40:	d005      	beq.n	2b4e <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    2b42:	3b01      	subs	r3, #1
    2b44:	60c3      	str	r3, [r0, #12]
		k_spin_unlock(&lock, key);
	}


k_mutex_unlock_return:
	k_sched_unlock();
    2b46:	f000 f8c3 	bl	2cd0 <k_sched_unlock>
	sys_trace_end_call(SYS_TRACE_ID_MUTEX_UNLOCK);

	return 0;
    2b4a:	2000      	movs	r0, #0
}
    2b4c:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    2b4e:	f04f 0320 	mov.w	r3, #32
    2b52:	f3ef 8511 	mrs	r5, BASEPRI
    2b56:	f383 8811 	msr	BASEPRI, r3
    2b5a:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    2b5e:	6901      	ldr	r1, [r0, #16]
    2b60:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    2b62:	f990 300e 	ldrsb.w	r3, [r0, #14]
    2b66:	4299      	cmp	r1, r3
    2b68:	d001      	beq.n	2b6e <z_impl_k_mutex_unlock+0x4a>
		return z_set_prio(mutex->owner, new_prio);
    2b6a:	f000 faad 	bl	30c8 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    2b6e:	4620      	mov	r0, r4
    2b70:	f002 f8ea 	bl	4d48 <z_unpend_first_thread>
	mutex->owner = new_owner;
    2b74:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    2b76:	b158      	cbz	r0, 2b90 <z_impl_k_mutex_unlock+0x6c>
		mutex->owner_orig_prio = new_owner->base.prio;
    2b78:	f990 200e 	ldrsb.w	r2, [r0, #14]
    2b7c:	6122      	str	r2, [r4, #16]
    2b7e:	2200      	movs	r2, #0
    2b80:	6702      	str	r2, [r0, #112]	; 0x70
		z_ready_thread(new_owner);
    2b82:	f002 f86b 	bl	4c5c <z_ready_thread>
		z_reschedule(&lock, key);
    2b86:	4629      	mov	r1, r5
    2b88:	4808      	ldr	r0, [pc, #32]	; (2bac <z_impl_k_mutex_unlock+0x88>)
    2b8a:	f002 f83c 	bl	4c06 <z_reschedule>
    2b8e:	e7da      	b.n	2b46 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    2b90:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    2b92:	f385 8811 	msr	BASEPRI, r5
    2b96:	f3bf 8f6f 	isb	sy
    2b9a:	e7d4      	b.n	2b46 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    2b9c:	f06f 0015 	mvn.w	r0, #21
    2ba0:	e7d4      	b.n	2b4c <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    2ba2:	f04f 30ff 	mov.w	r0, #4294967295
    2ba6:	e7d1      	b.n	2b4c <z_impl_k_mutex_unlock+0x28>
    2ba8:	200007f8 	.word	0x200007f8
    2bac:	20000856 	.word	0x20000856

00002bb0 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    2bb0:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    2bb2:	4c08      	ldr	r4, [pc, #32]	; (2bd4 <z_reset_time_slice+0x24>)
    2bb4:	6823      	ldr	r3, [r4, #0]
    2bb6:	b15b      	cbz	r3, 2bd0 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    2bb8:	f7fe f842 	bl	c40 <z_clock_elapsed>
    2bbc:	6822      	ldr	r2, [r4, #0]
    2bbe:	4906      	ldr	r1, [pc, #24]	; (2bd8 <z_reset_time_slice+0x28>)
    2bc0:	4410      	add	r0, r2
    2bc2:	6108      	str	r0, [r1, #16]
		z_set_timeout_expiry(slice_time, false);
	}
}
    2bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		z_set_timeout_expiry(slice_time, false);
    2bc8:	2100      	movs	r1, #0
    2bca:	4610      	mov	r0, r2
    2bcc:	f002 b917 	b.w	4dfe <z_set_timeout_expiry>
}
    2bd0:	bd10      	pop	{r4, pc}
    2bd2:	bf00      	nop
    2bd4:	20000830 	.word	0x20000830
    2bd8:	200007f8 	.word	0x200007f8

00002bdc <k_sched_time_slice_set>:

void k_sched_time_slice_set(s32_t slice, int prio)
{
    2bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2bde:	460c      	mov	r4, r1
	__asm__ volatile(
    2be0:	f04f 0320 	mov.w	r3, #32
    2be4:	f3ef 8511 	mrs	r5, BASEPRI
    2be8:	f383 8811 	msr	BASEPRI, r3
    2bec:	f3bf 8f6f 	isb	sy
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (u32_t)((t * to_hz + off) / from_hz);
    2bf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    2bf4:	f240 36e7 	movw	r6, #999	; 0x3e7
    2bf8:	2700      	movs	r7, #0
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    2bfa:	2200      	movs	r2, #0
    2bfc:	fbe1 6700 	umlal	r6, r7, r1, r0
    2c00:	4b09      	ldr	r3, [pc, #36]	; (2c28 <k_sched_time_slice_set+0x4c>)
    2c02:	4630      	mov	r0, r6
    2c04:	611a      	str	r2, [r3, #16]
    2c06:	4639      	mov	r1, r7
    2c08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    2c0c:	2300      	movs	r3, #0
    2c0e:	f7fd fb15 	bl	23c <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    2c12:	4b06      	ldr	r3, [pc, #24]	; (2c2c <k_sched_time_slice_set+0x50>)
    2c14:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    2c16:	4b06      	ldr	r3, [pc, #24]	; (2c30 <k_sched_time_slice_set+0x54>)
    2c18:	601c      	str	r4, [r3, #0]
		z_reset_time_slice();
    2c1a:	f7ff ffc9 	bl	2bb0 <z_reset_time_slice>
	__asm__ volatile(
    2c1e:	f385 8811 	msr	BASEPRI, r5
    2c22:	f3bf 8f6f 	isb	sy
	}
}
    2c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2c28:	200007f8 	.word	0x200007f8
    2c2c:	20000830 	.word	0x20000830
    2c30:	2000082c 	.word	0x2000082c

00002c34 <k_sched_lock>:
	__asm__ volatile(
    2c34:	f04f 0320 	mov.w	r3, #32
    2c38:	f3ef 8111 	mrs	r1, BASEPRI
    2c3c:	f383 8811 	msr	BASEPRI, r3
    2c40:	f3bf 8f6f 	isb	sy
    2c44:	4b04      	ldr	r3, [pc, #16]	; (2c58 <k_sched_lock+0x24>)
    2c46:	689a      	ldr	r2, [r3, #8]
    2c48:	7bd3      	ldrb	r3, [r2, #15]
    2c4a:	3b01      	subs	r3, #1
    2c4c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    2c4e:	f381 8811 	msr	BASEPRI, r1
    2c52:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
    2c56:	4770      	bx	lr
    2c58:	200007f8 	.word	0x200007f8

00002c5c <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    2c5c:	4b09      	ldr	r3, [pc, #36]	; (2c84 <z_priq_dumb_remove+0x28>)
    2c5e:	f103 0228 	add.w	r2, r3, #40	; 0x28
    2c62:	4282      	cmp	r2, r0
    2c64:	d105      	bne.n	2c72 <z_priq_dumb_remove+0x16>
    2c66:	689b      	ldr	r3, [r3, #8]
    2c68:	428b      	cmp	r3, r1
    2c6a:	d102      	bne.n	2c72 <z_priq_dumb_remove+0x16>
    2c6c:	7b4b      	ldrb	r3, [r1, #13]
    2c6e:	06db      	lsls	r3, r3, #27
    2c70:	d106      	bne.n	2c80 <z_priq_dumb_remove+0x24>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    2c72:	e9d1 3200 	ldrd	r3, r2, [r1]
    2c76:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    2c78:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    2c7a:	2300      	movs	r3, #0
	node->prev = NULL;
    2c7c:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    2c80:	4770      	bx	lr
    2c82:	bf00      	nop
    2c84:	200007f8 	.word	0x200007f8

00002c88 <update_cache>:
{
    2c88:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    2c8a:	4c10      	ldr	r4, [pc, #64]	; (2ccc <update_cache+0x44>)
{
    2c8c:	4606      	mov	r6, r0
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    2c8e:	f104 0028 	add.w	r0, r4, #40	; 0x28
    2c92:	f001 ffd9 	bl	4c48 <z_priq_dumb_best>
    2c96:	4605      	mov	r5, r0
	if (_current->base.thread_state & _THREAD_ABORTING) {
    2c98:	68a3      	ldr	r3, [r4, #8]
    2c9a:	7b59      	ldrb	r1, [r3, #13]
    2c9c:	0688      	lsls	r0, r1, #26
		_current->base.thread_state |= _THREAD_DEAD;
    2c9e:	bf44      	itt	mi
    2ca0:	f041 0108 	orrmi.w	r1, r1, #8
    2ca4:	7359      	strbmi	r1, [r3, #13]
	return thread ? thread : _current_cpu->idle_thread;
    2ca6:	b905      	cbnz	r5, 2caa <update_cache+0x22>
    2ca8:	68e5      	ldr	r5, [r4, #12]
	if (preempt_ok != 0) {
    2caa:	b94e      	cbnz	r6, 2cc0 <update_cache+0x38>
	if (z_is_thread_prevented_from_running(_current)) {
    2cac:	7b5a      	ldrb	r2, [r3, #13]
    2cae:	06d2      	lsls	r2, r2, #27
    2cb0:	d106      	bne.n	2cc0 <update_cache+0x38>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    2cb2:	69aa      	ldr	r2, [r5, #24]
    2cb4:	b922      	cbnz	r2, 2cc0 <update_cache+0x38>
	if (is_preempt(_current) || is_metairq(thread)) {
    2cb6:	89da      	ldrh	r2, [r3, #14]
    2cb8:	2a7f      	cmp	r2, #127	; 0x7f
    2cba:	d901      	bls.n	2cc0 <update_cache+0x38>
		_kernel.ready_q.cache = _current;
    2cbc:	6263      	str	r3, [r4, #36]	; 0x24
}
    2cbe:	bd70      	pop	{r4, r5, r6, pc}
		if (thread != _current) {
    2cc0:	42ab      	cmp	r3, r5
    2cc2:	d001      	beq.n	2cc8 <update_cache+0x40>
			z_reset_time_slice();
    2cc4:	f7ff ff74 	bl	2bb0 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    2cc8:	6265      	str	r5, [r4, #36]	; 0x24
}
    2cca:	e7f8      	b.n	2cbe <update_cache+0x36>
    2ccc:	200007f8 	.word	0x200007f8

00002cd0 <k_sched_unlock>:
{
    2cd0:	b510      	push	{r4, lr}
	__asm__ volatile(
    2cd2:	f04f 0320 	mov.w	r3, #32
    2cd6:	f3ef 8411 	mrs	r4, BASEPRI
    2cda:	f383 8811 	msr	BASEPRI, r3
    2cde:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    2ce2:	4b08      	ldr	r3, [pc, #32]	; (2d04 <k_sched_unlock+0x34>)
		update_cache(0);
    2ce4:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    2ce6:	689a      	ldr	r2, [r3, #8]
    2ce8:	7bd3      	ldrb	r3, [r2, #15]
    2cea:	3301      	adds	r3, #1
    2cec:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    2cee:	f7ff ffcb 	bl	2c88 <update_cache>
	__asm__ volatile(
    2cf2:	f384 8811 	msr	BASEPRI, r4
    2cf6:	f3bf 8f6f 	isb	sy
}
    2cfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    2cfe:	f001 bf99 	b.w	4c34 <z_reschedule_unlocked>
    2d02:	bf00      	nop
    2d04:	200007f8 	.word	0x200007f8

00002d08 <ready_thread>:
{
    2d08:	b470      	push	{r4, r5, r6}
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2d0a:	7b43      	ldrb	r3, [r0, #13]
    2d0c:	06db      	lsls	r3, r3, #27
    2d0e:	d12a      	bne.n	2d66 <ready_thread+0x5e>

int z_abort_timeout(struct _timeout *to);

static inline bool z_is_inactive_timeout(struct _timeout *t)
{
	return !sys_dnode_is_linked(&t->node);
    2d10:	6983      	ldr	r3, [r0, #24]
	if (z_is_thread_ready(thread)) {
    2d12:	bb43      	cbnz	r3, 2d66 <ready_thread+0x5e>
	return list->head == list;
    2d14:	4a15      	ldr	r2, [pc, #84]	; (2d6c <ready_thread+0x64>)
    2d16:	4611      	mov	r1, r2
    2d18:	f851 4f28 	ldr.w	r4, [r1, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2d1c:	428c      	cmp	r4, r1
    2d1e:	bf18      	it	ne
    2d20:	4623      	movne	r3, r4
    2d22:	2b00      	cmp	r3, #0
    2d24:	bf38      	it	cc
    2d26:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    2d28:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2d2a:	b1b3      	cbz	r3, 2d5a <ready_thread+0x52>
	if (thread_1->base.prio < thread_2->base.prio) {
    2d2c:	f990 600e 	ldrsb.w	r6, [r0, #14]
    2d30:	f993 500e 	ldrsb.w	r5, [r3, #14]
    2d34:	42ae      	cmp	r6, r5
    2d36:	db03      	blt.n	2d40 <ready_thread+0x38>
	return (node == list->tail) ? NULL : node->next;
    2d38:	42a3      	cmp	r3, r4
    2d3a:	d00e      	beq.n	2d5a <ready_thread+0x52>
    2d3c:	681b      	ldr	r3, [r3, #0]
    2d3e:	e7f4      	b.n	2d2a <ready_thread+0x22>
	node->prev = successor->prev;
    2d40:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    2d42:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
    2d46:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    2d48:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
    2d4a:	7b43      	ldrb	r3, [r0, #13]
    2d4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    2d50:	7343      	strb	r3, [r0, #13]
}
    2d52:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    2d54:	2000      	movs	r0, #0
    2d56:	f7ff bf97 	b.w	2c88 <update_cache>
	node->prev = list->tail;
    2d5a:	e9c0 1400 	strd	r1, r4, [r0]
	list->tail->next = node;
    2d5e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2d60:	6018      	str	r0, [r3, #0]
	list->tail = node;
    2d62:	62d0      	str	r0, [r2, #44]	; 0x2c
}
    2d64:	e7f1      	b.n	2d4a <ready_thread+0x42>
}
    2d66:	bc70      	pop	{r4, r5, r6}
    2d68:	4770      	bx	lr
    2d6a:	bf00      	nop
    2d6c:	200007f8 	.word	0x200007f8

00002d70 <z_sched_start>:
{
    2d70:	b510      	push	{r4, lr}
	__asm__ volatile(
    2d72:	f04f 0220 	mov.w	r2, #32
    2d76:	f3ef 8411 	mrs	r4, BASEPRI
    2d7a:	f382 8811 	msr	BASEPRI, r2
    2d7e:	f3bf 8f6f 	isb	sy
	if (z_has_thread_started(thread)) {
    2d82:	7b42      	ldrb	r2, [r0, #13]
    2d84:	0751      	lsls	r1, r2, #29
    2d86:	d404      	bmi.n	2d92 <z_sched_start+0x22>
	__asm__ volatile(
    2d88:	f384 8811 	msr	BASEPRI, r4
    2d8c:	f3bf 8f6f 	isb	sy
}
    2d90:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    2d92:	f022 0204 	bic.w	r2, r2, #4
    2d96:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    2d98:	f7ff ffb6 	bl	2d08 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    2d9c:	4621      	mov	r1, r4
}
    2d9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    2da2:	4801      	ldr	r0, [pc, #4]	; (2da8 <z_sched_start+0x38>)
    2da4:	f001 bf2f 	b.w	4c06 <z_reschedule>
    2da8:	20000856 	.word	0x20000856

00002dac <z_move_thread_to_end_of_prio_q>:
{
    2dac:	4601      	mov	r1, r0
    2dae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    2db0:	f04f 0320 	mov.w	r3, #32
    2db4:	f3ef 8411 	mrs	r4, BASEPRI
    2db8:	f383 8811 	msr	BASEPRI, r3
    2dbc:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    2dc0:	f990 300d 	ldrsb.w	r3, [r0, #13]
    2dc4:	2b00      	cmp	r3, #0
    2dc6:	da02      	bge.n	2dce <z_move_thread_to_end_of_prio_q+0x22>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    2dc8:	4819      	ldr	r0, [pc, #100]	; (2e30 <z_move_thread_to_end_of_prio_q+0x84>)
    2dca:	f7ff ff47 	bl	2c5c <z_priq_dumb_remove>
	return list->head == list;
    2dce:	4a19      	ldr	r2, [pc, #100]	; (2e34 <z_move_thread_to_end_of_prio_q+0x88>)
    2dd0:	4610      	mov	r0, r2
    2dd2:	f850 3f28 	ldr.w	r3, [r0, #40]!
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    2dd6:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2dd8:	4283      	cmp	r3, r0
    2dda:	bf08      	it	eq
    2ddc:	2300      	moveq	r3, #0
    2dde:	2b00      	cmp	r3, #0
    2de0:	bf38      	it	cc
    2de2:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2de4:	b1eb      	cbz	r3, 2e22 <z_move_thread_to_end_of_prio_q+0x76>
	if (thread_1->base.prio < thread_2->base.prio) {
    2de6:	f991 700e 	ldrsb.w	r7, [r1, #14]
    2dea:	f993 600e 	ldrsb.w	r6, [r3, #14]
    2dee:	42b7      	cmp	r7, r6
    2df0:	db03      	blt.n	2dfa <z_move_thread_to_end_of_prio_q+0x4e>
	return (node == list->tail) ? NULL : node->next;
    2df2:	429d      	cmp	r5, r3
    2df4:	d015      	beq.n	2e22 <z_move_thread_to_end_of_prio_q+0x76>
    2df6:	681b      	ldr	r3, [r3, #0]
    2df8:	e7f4      	b.n	2de4 <z_move_thread_to_end_of_prio_q+0x38>
	node->prev = successor->prev;
    2dfa:	6858      	ldr	r0, [r3, #4]
	node->next = successor;
    2dfc:	e9c1 3000 	strd	r3, r0, [r1]
	successor->prev->next = node;
    2e00:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    2e02:	6059      	str	r1, [r3, #4]
	thread->base.thread_state |= states;
    2e04:	7b4b      	ldrb	r3, [r1, #13]
		update_cache(thread == _current);
    2e06:	6890      	ldr	r0, [r2, #8]
    2e08:	f063 037f 	orn	r3, r3, #127	; 0x7f
    2e0c:	734b      	strb	r3, [r1, #13]
    2e0e:	1a43      	subs	r3, r0, r1
    2e10:	4258      	negs	r0, r3
    2e12:	4158      	adcs	r0, r3
    2e14:	f7ff ff38 	bl	2c88 <update_cache>
	__asm__ volatile(
    2e18:	f384 8811 	msr	BASEPRI, r4
    2e1c:	f3bf 8f6f 	isb	sy
}
    2e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	node->prev = list->tail;
    2e22:	e9c1 0500 	strd	r0, r5, [r1]
	list->tail->next = node;
    2e26:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2e28:	6019      	str	r1, [r3, #0]
	list->tail = node;
    2e2a:	62d1      	str	r1, [r2, #44]	; 0x2c
}
    2e2c:	e7ea      	b.n	2e04 <z_move_thread_to_end_of_prio_q+0x58>
    2e2e:	bf00      	nop
    2e30:	20000820 	.word	0x20000820
    2e34:	200007f8 	.word	0x200007f8

00002e38 <z_time_slice>:
{
    2e38:	b538      	push	{r3, r4, r5, lr}
	if (pending_current == _current) {
    2e3a:	4a15      	ldr	r2, [pc, #84]	; (2e90 <z_time_slice+0x58>)
    2e3c:	4b15      	ldr	r3, [pc, #84]	; (2e94 <z_time_slice+0x5c>)
    2e3e:	6814      	ldr	r4, [r2, #0]
{
    2e40:	4601      	mov	r1, r0
	if (pending_current == _current) {
    2e42:	6898      	ldr	r0, [r3, #8]
    2e44:	42a0      	cmp	r0, r4
    2e46:	461c      	mov	r4, r3
    2e48:	d103      	bne.n	2e52 <z_time_slice+0x1a>
}
    2e4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			z_reset_time_slice();
    2e4e:	f7ff beaf 	b.w	2bb0 <z_reset_time_slice>
	pending_current = NULL;
    2e52:	2500      	movs	r5, #0
    2e54:	6015      	str	r5, [r2, #0]
	if (slice_time && sliceable(_current)) {
    2e56:	4a10      	ldr	r2, [pc, #64]	; (2e98 <z_time_slice+0x60>)
    2e58:	6812      	ldr	r2, [r2, #0]
    2e5a:	b1b2      	cbz	r2, 2e8a <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(thread);
    2e5c:	89c2      	ldrh	r2, [r0, #14]
    2e5e:	2a7f      	cmp	r2, #127	; 0x7f
    2e60:	d813      	bhi.n	2e8a <z_time_slice+0x52>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    2e62:	4a0e      	ldr	r2, [pc, #56]	; (2e9c <z_time_slice+0x64>)
    2e64:	f990 500e 	ldrsb.w	r5, [r0, #14]
    2e68:	6812      	ldr	r2, [r2, #0]
    2e6a:	4295      	cmp	r5, r2
    2e6c:	db0d      	blt.n	2e8a <z_time_slice+0x52>
		&& !z_is_idle_thread_object(thread)
    2e6e:	4a0c      	ldr	r2, [pc, #48]	; (2ea0 <z_time_slice+0x68>)
    2e70:	4290      	cmp	r0, r2
    2e72:	d00a      	beq.n	2e8a <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(thread);
    2e74:	6982      	ldr	r2, [r0, #24]
    2e76:	b942      	cbnz	r2, 2e8a <z_time_slice+0x52>
		if (ticks >= _current_cpu->slice_ticks) {
    2e78:	691a      	ldr	r2, [r3, #16]
    2e7a:	428a      	cmp	r2, r1
    2e7c:	dc02      	bgt.n	2e84 <z_time_slice+0x4c>
			z_move_thread_to_end_of_prio_q(_current);
    2e7e:	f7ff ff95 	bl	2dac <z_move_thread_to_end_of_prio_q>
    2e82:	e7e2      	b.n	2e4a <z_time_slice+0x12>
			_current_cpu->slice_ticks -= ticks;
    2e84:	1a52      	subs	r2, r2, r1
    2e86:	611a      	str	r2, [r3, #16]
}
    2e88:	bd38      	pop	{r3, r4, r5, pc}
		_current_cpu->slice_ticks = 0;
    2e8a:	2300      	movs	r3, #0
    2e8c:	6123      	str	r3, [r4, #16]
    2e8e:	e7fb      	b.n	2e88 <z_time_slice+0x50>
    2e90:	20000828 	.word	0x20000828
    2e94:	200007f8 	.word	0x200007f8
    2e98:	20000830 	.word	0x20000830
    2e9c:	2000082c 	.word	0x2000082c
    2ea0:	20000710 	.word	0x20000710

00002ea4 <z_impl_k_thread_suspend>:
{
    2ea4:	b570      	push	{r4, r5, r6, lr}
    2ea6:	4604      	mov	r4, r0
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    2ea8:	3018      	adds	r0, #24
    2eaa:	f001 ff82 	bl	4db2 <z_abort_timeout>
	__asm__ volatile(
    2eae:	f04f 0320 	mov.w	r3, #32
    2eb2:	f3ef 8611 	mrs	r6, BASEPRI
    2eb6:	f383 8811 	msr	BASEPRI, r3
    2eba:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    2ebe:	f994 300d 	ldrsb.w	r3, [r4, #13]
    2ec2:	2b00      	cmp	r3, #0
    2ec4:	da07      	bge.n	2ed6 <z_impl_k_thread_suspend+0x32>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    2ec6:	4621      	mov	r1, r4
    2ec8:	480e      	ldr	r0, [pc, #56]	; (2f04 <z_impl_k_thread_suspend+0x60>)
    2eca:	f7ff fec7 	bl	2c5c <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    2ece:	7b63      	ldrb	r3, [r4, #13]
    2ed0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    2ed4:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    2ed6:	4d0c      	ldr	r5, [pc, #48]	; (2f08 <z_impl_k_thread_suspend+0x64>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    2ed8:	7b63      	ldrb	r3, [r4, #13]
    2eda:	68a8      	ldr	r0, [r5, #8]
    2edc:	f043 0310 	orr.w	r3, r3, #16
    2ee0:	7363      	strb	r3, [r4, #13]
    2ee2:	1b03      	subs	r3, r0, r4
    2ee4:	4258      	negs	r0, r3
    2ee6:	4158      	adcs	r0, r3
    2ee8:	f7ff fece 	bl	2c88 <update_cache>
	__asm__ volatile(
    2eec:	f386 8811 	msr	BASEPRI, r6
    2ef0:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    2ef4:	68ab      	ldr	r3, [r5, #8]
    2ef6:	42a3      	cmp	r3, r4
    2ef8:	d103      	bne.n	2f02 <z_impl_k_thread_suspend+0x5e>
}
    2efa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    2efe:	f001 be99 	b.w	4c34 <z_reschedule_unlocked>
}
    2f02:	bd70      	pop	{r4, r5, r6, pc}
    2f04:	20000820 	.word	0x20000820
    2f08:	200007f8 	.word	0x200007f8

00002f0c <z_thread_single_abort>:
	if (thread->fn_abort != NULL) {
    2f0c:	6d83      	ldr	r3, [r0, #88]	; 0x58
{
    2f0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2f12:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
    2f14:	b103      	cbz	r3, 2f18 <z_thread_single_abort+0xc>
		thread->fn_abort();
    2f16:	4798      	blx	r3
    2f18:	f104 0018 	add.w	r0, r4, #24
    2f1c:	f001 ff49 	bl	4db2 <z_abort_timeout>
	__asm__ volatile(
    2f20:	f04f 0320 	mov.w	r3, #32
    2f24:	f3ef 8611 	mrs	r6, BASEPRI
    2f28:	f383 8811 	msr	BASEPRI, r3
    2f2c:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2f30:	7b63      	ldrb	r3, [r4, #13]
    2f32:	06d8      	lsls	r0, r3, #27
    2f34:	d123      	bne.n	2f7e <z_thread_single_abort+0x72>
		if (z_is_thread_ready(thread)) {
    2f36:	69a2      	ldr	r2, [r4, #24]
    2f38:	bb0a      	cbnz	r2, 2f7e <z_thread_single_abort+0x72>
			if (z_is_thread_queued(thread)) {
    2f3a:	0619      	lsls	r1, r3, #24
    2f3c:	d507      	bpl.n	2f4e <z_thread_single_abort+0x42>
				_priq_run_remove(&_kernel.ready_q.runq,
    2f3e:	4621      	mov	r1, r4
    2f40:	481e      	ldr	r0, [pc, #120]	; (2fbc <z_thread_single_abort+0xb0>)
    2f42:	f7ff fe8b 	bl	2c5c <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    2f46:	7b63      	ldrb	r3, [r4, #13]
    2f48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    2f4c:	7363      	strb	r3, [r4, #13]
			update_cache(thread == _current);
    2f4e:	4b1c      	ldr	r3, [pc, #112]	; (2fc0 <z_thread_single_abort+0xb4>)
    2f50:	6898      	ldr	r0, [r3, #8]
    2f52:	1b02      	subs	r2, r0, r4
    2f54:	4250      	negs	r0, r2
    2f56:	4150      	adcs	r0, r2
    2f58:	f7ff fe96 	bl	2c88 <update_cache>
			waiter->base.pended_on = NULL;
    2f5c:	2700      	movs	r7, #0
		thread->base.thread_state |= mask;
    2f5e:	7b63      	ldrb	r3, [r4, #13]
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    2f60:	f104 0828 	add.w	r8, r4, #40	; 0x28
    2f64:	f043 0308 	orr.w	r3, r3, #8
    2f68:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    2f6a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2f6c:	4545      	cmp	r5, r8
    2f6e:	d000      	beq.n	2f72 <z_thread_single_abort+0x66>
		while ((waiter = z_waitq_head(&thread->base.join_waiters)) !=
    2f70:	b995      	cbnz	r5, 2f98 <z_thread_single_abort+0x8c>
	__asm__ volatile(
    2f72:	f386 8811 	msr	BASEPRI, r6
    2f76:	f3bf 8f6f 	isb	sy
}
    2f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (z_is_thread_pending(thread)) {
    2f7e:	079b      	lsls	r3, r3, #30
    2f80:	d5ec      	bpl.n	2f5c <z_thread_single_abort+0x50>
				_priq_wait_remove(&pended_on(thread)->waitq,
    2f82:	4621      	mov	r1, r4
    2f84:	68a0      	ldr	r0, [r4, #8]
    2f86:	f7ff fe69 	bl	2c5c <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    2f8a:	7b63      	ldrb	r3, [r4, #13]
    2f8c:	f023 0302 	bic.w	r3, r3, #2
    2f90:	7363      	strb	r3, [r4, #13]
				thread->base.pended_on = NULL;
    2f92:	2300      	movs	r3, #0
    2f94:	60a3      	str	r3, [r4, #8]
    2f96:	e7e1      	b.n	2f5c <z_thread_single_abort+0x50>
    2f98:	f105 0018 	add.w	r0, r5, #24
    2f9c:	f001 ff09 	bl	4db2 <z_abort_timeout>
			_priq_wait_remove(&pended_on(waiter)->waitq, waiter);
    2fa0:	68a8      	ldr	r0, [r5, #8]
    2fa2:	4629      	mov	r1, r5
    2fa4:	f7ff fe5a 	bl	2c5c <z_priq_dumb_remove>
    2fa8:	7b6b      	ldrb	r3, [r5, #13]
			ready_thread(waiter);
    2faa:	4628      	mov	r0, r5
    2fac:	f023 0302 	bic.w	r3, r3, #2
    2fb0:	736b      	strb	r3, [r5, #13]
			waiter->base.pended_on = NULL;
    2fb2:	60af      	str	r7, [r5, #8]
    2fb4:	672f      	str	r7, [r5, #112]	; 0x70
			ready_thread(waiter);
    2fb6:	f7ff fea7 	bl	2d08 <ready_thread>
    2fba:	e7d6      	b.n	2f6a <z_thread_single_abort+0x5e>
    2fbc:	20000820 	.word	0x20000820
    2fc0:	200007f8 	.word	0x200007f8

00002fc4 <unready_thread>:
{
    2fc4:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    2fc6:	f990 300d 	ldrsb.w	r3, [r0, #13]
{
    2fca:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    2fcc:	2b00      	cmp	r3, #0
    2fce:	da06      	bge.n	2fde <unready_thread+0x1a>
		_priq_run_remove(&_kernel.ready_q.runq, thread);
    2fd0:	4807      	ldr	r0, [pc, #28]	; (2ff0 <unready_thread+0x2c>)
    2fd2:	f7ff fe43 	bl	2c5c <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    2fd6:	7b4b      	ldrb	r3, [r1, #13]
    2fd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    2fdc:	734b      	strb	r3, [r1, #13]
	update_cache(thread == _current);
    2fde:	4b05      	ldr	r3, [pc, #20]	; (2ff4 <unready_thread+0x30>)
    2fe0:	6898      	ldr	r0, [r3, #8]
    2fe2:	1a43      	subs	r3, r0, r1
    2fe4:	4258      	negs	r0, r3
    2fe6:	4158      	adcs	r0, r3
}
    2fe8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    2fec:	f7ff be4c 	b.w	2c88 <update_cache>
    2ff0:	20000820 	.word	0x20000820
    2ff4:	200007f8 	.word	0x200007f8

00002ff8 <z_tick_sleep.part.0>:
	z_impl_k_yield();
}
#include <syscalls/k_yield_mrsh.c>
#endif

static s32_t z_tick_sleep(s32_t ticks)
    2ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2ffa:	4605      	mov	r5, r0
#else
	ticks += _TICK_ALIGN;
	timeout = (k_ticks_t) ticks;
#endif

	expected_wakeup_time = ticks + z_tick_get_32();
    2ffc:	f001 ff1a 	bl	4e34 <z_tick_get_32>
    3000:	182c      	adds	r4, r5, r0
	__asm__ volatile(
    3002:	f04f 0320 	mov.w	r3, #32
    3006:	f3ef 8711 	mrs	r7, BASEPRI
    300a:	f383 8811 	msr	BASEPRI, r3
    300e:	f3bf 8f6f 	isb	sy
	 */
	struct k_spinlock local_lock = {};
	k_spinlock_key_t key = k_spin_lock(&local_lock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    3012:	4e0d      	ldr	r6, [pc, #52]	; (3048 <z_tick_sleep.part.0+0x50>)
    3014:	4b0d      	ldr	r3, [pc, #52]	; (304c <z_tick_sleep.part.0+0x54>)
    3016:	68b0      	ldr	r0, [r6, #8]
    3018:	6018      	str	r0, [r3, #0]
#endif
	z_remove_thread_from_ready_q(_current);
    301a:	f001 fe5a 	bl	4cd2 <z_remove_thread_from_ready_q>
	z_add_thread_timeout(_current, timeout);
    301e:	68b0      	ldr	r0, [r6, #8]
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    3020:	490b      	ldr	r1, [pc, #44]	; (3050 <z_tick_sleep.part.0+0x58>)
    3022:	462a      	mov	r2, r5
    3024:	17eb      	asrs	r3, r5, #31
    3026:	3018      	adds	r0, #24
    3028:	f000 fa1e 	bl	3468 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    302c:	68b2      	ldr	r2, [r6, #8]
	ret = arch_swap(key);
    302e:	4638      	mov	r0, r7
	thread->base.thread_state |= _THREAD_SUSPENDED;
    3030:	7b53      	ldrb	r3, [r2, #13]
    3032:	f043 0310 	orr.w	r3, r3, #16
    3036:	7353      	strb	r3, [r2, #13]
    3038:	f7fe f950 	bl	12dc <arch_swap>

	(void)z_swap(&local_lock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = expected_wakeup_time - z_tick_get_32();
    303c:	f001 fefa 	bl	4e34 <z_tick_get_32>
    3040:	1a20      	subs	r0, r4, r0
		return ticks;
	}
#endif

	return 0;
}
    3042:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    3046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3048:	200007f8 	.word	0x200007f8
    304c:	20000828 	.word	0x20000828
    3050:	00004c7d 	.word	0x00004c7d

00003054 <pend>:
{
    3054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3058:	4606      	mov	r6, r0
    305a:	4614      	mov	r4, r2
    305c:	461d      	mov	r5, r3
    305e:	f04f 0320 	mov.w	r3, #32
    3062:	f3ef 8711 	mrs	r7, BASEPRI
    3066:	f383 8811 	msr	BASEPRI, r3
    306a:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    306e:	f001 fe40 	bl	4cf2 <add_to_waitq_locked>
	__asm__ volatile(
    3072:	f387 8811 	msr	BASEPRI, r7
    3076:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    307a:	1c6b      	adds	r3, r5, #1
    307c:	bf08      	it	eq
    307e:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    3082:	d008      	beq.n	3096 <pend+0x42>
    3084:	4622      	mov	r2, r4
    3086:	462b      	mov	r3, r5
    3088:	f106 0018 	add.w	r0, r6, #24
    308c:	4903      	ldr	r1, [pc, #12]	; (309c <pend+0x48>)
}
    308e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    3092:	f000 b9e9 	b.w	3468 <z_add_timeout>
    3096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    309a:	bf00      	nop
    309c:	00004c7d 	.word	0x00004c7d

000030a0 <z_pend_curr>:
{
    30a0:	b510      	push	{r4, lr}
    30a2:	460c      	mov	r4, r1
	pending_current = _current;
    30a4:	4b06      	ldr	r3, [pc, #24]	; (30c0 <z_pend_curr+0x20>)
{
    30a6:	4611      	mov	r1, r2
	pending_current = _current;
    30a8:	6898      	ldr	r0, [r3, #8]
    30aa:	4b06      	ldr	r3, [pc, #24]	; (30c4 <z_pend_curr+0x24>)
    30ac:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    30ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    30b2:	f7ff ffcf 	bl	3054 <pend>
    30b6:	4620      	mov	r0, r4
}
    30b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    30bc:	f7fe b90e 	b.w	12dc <arch_swap>
    30c0:	200007f8 	.word	0x200007f8
    30c4:	20000828 	.word	0x20000828

000030c8 <z_set_prio>:
{
    30c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    30cc:	4604      	mov	r4, r0
	__asm__ volatile(
    30ce:	f04f 0320 	mov.w	r3, #32
    30d2:	f3ef 8811 	mrs	r8, BASEPRI
    30d6:	f383 8811 	msr	BASEPRI, r3
    30da:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    30de:	7b43      	ldrb	r3, [r0, #13]
    30e0:	b24e      	sxtb	r6, r1
    30e2:	06db      	lsls	r3, r3, #27
    30e4:	d12e      	bne.n	3144 <z_set_prio+0x7c>
	return !sys_dnode_is_linked(&t->node);
    30e6:	6985      	ldr	r5, [r0, #24]
		if (need_sched) {
    30e8:	bb65      	cbnz	r5, 3144 <z_set_prio+0x7c>
				_priq_run_remove(&_kernel.ready_q.runq, thread);
    30ea:	4f18      	ldr	r7, [pc, #96]	; (314c <z_set_prio+0x84>)
    30ec:	4621      	mov	r1, r4
    30ee:	f107 0028 	add.w	r0, r7, #40	; 0x28
    30f2:	f7ff fdb3 	bl	2c5c <z_priq_dumb_remove>
	return list->head == list;
    30f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    30f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
	return sys_dlist_is_empty(list) ? NULL : list->head;
    30fa:	4283      	cmp	r3, r0
    30fc:	bf18      	it	ne
    30fe:	461d      	movne	r5, r3
    3100:	2d00      	cmp	r5, #0
    3102:	bf38      	it	cc
    3104:	2500      	movcc	r5, #0
				thread->base.prio = prio;
    3106:	73a6      	strb	r6, [r4, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3108:	b1b5      	cbz	r5, 3138 <z_set_prio+0x70>
	if (thread_1->base.prio < thread_2->base.prio) {
    310a:	f995 100e 	ldrsb.w	r1, [r5, #14]
    310e:	42b1      	cmp	r1, r6
    3110:	dc03      	bgt.n	311a <z_set_prio+0x52>
	return (node == list->tail) ? NULL : node->next;
    3112:	42aa      	cmp	r2, r5
    3114:	d010      	beq.n	3138 <z_set_prio+0x70>
    3116:	682d      	ldr	r5, [r5, #0]
    3118:	e7f6      	b.n	3108 <z_set_prio+0x40>
	node->prev = successor->prev;
    311a:	686a      	ldr	r2, [r5, #4]
	node->next = successor;
    311c:	e9c4 5200 	strd	r5, r2, [r4]
	successor->prev->next = node;
    3120:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    3122:	606c      	str	r4, [r5, #4]
			update_cache(1);
    3124:	2001      	movs	r0, #1
    3126:	f7ff fdaf 	bl	2c88 <update_cache>
    312a:	2001      	movs	r0, #1
	__asm__ volatile(
    312c:	f388 8811 	msr	BASEPRI, r8
    3130:	f3bf 8f6f 	isb	sy
}
    3134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	node->prev = list->tail;
    3138:	e9c4 0200 	strd	r0, r2, [r4]
	list->tail->next = node;
    313c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    313e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    3140:	62fc      	str	r4, [r7, #44]	; 0x2c
}
    3142:	e7ef      	b.n	3124 <z_set_prio+0x5c>
			thread->base.prio = prio;
    3144:	2000      	movs	r0, #0
    3146:	73a6      	strb	r6, [r4, #14]
    3148:	e7f0      	b.n	312c <z_set_prio+0x64>
    314a:	bf00      	nop
    314c:	200007f8 	.word	0x200007f8

00003150 <z_sched_init>:
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    3150:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    3152:	4b04      	ldr	r3, [pc, #16]	; (3164 <z_sched_init+0x14>)
    3154:	4608      	mov	r0, r1
    3156:	f103 0228 	add.w	r2, r3, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    315a:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
    315e:	f7ff bd3d 	b.w	2bdc <k_sched_time_slice_set>
    3162:	bf00      	nop
    3164:	200007f8 	.word	0x200007f8

00003168 <z_impl_k_yield>:
{
    3168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!z_is_idle_thread_object(_current)) {
    316a:	4c24      	ldr	r4, [pc, #144]	; (31fc <z_impl_k_yield+0x94>)
    316c:	4b24      	ldr	r3, [pc, #144]	; (3200 <z_impl_k_yield+0x98>)
    316e:	68a2      	ldr	r2, [r4, #8]
    3170:	429a      	cmp	r2, r3
    3172:	d030      	beq.n	31d6 <z_impl_k_yield+0x6e>
	__asm__ volatile(
    3174:	f04f 0320 	mov.w	r3, #32
    3178:	f3ef 8511 	mrs	r5, BASEPRI
    317c:	f383 8811 	msr	BASEPRI, r3
    3180:	f3bf 8f6f 	isb	sy
				_priq_run_remove(&_kernel.ready_q.runq,
    3184:	68a1      	ldr	r1, [r4, #8]
    3186:	f104 0028 	add.w	r0, r4, #40	; 0x28
    318a:	f7ff fd67 	bl	2c5c <z_priq_dumb_remove>
	return list->head == list;
    318e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
			_priq_run_add(&_kernel.ready_q.runq, _current);
    3190:	68a2      	ldr	r2, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3192:	4283      	cmp	r3, r0
    3194:	bf08      	it	eq
    3196:	2300      	moveq	r3, #0
    3198:	2b00      	cmp	r3, #0
    319a:	bf38      	it	cc
    319c:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    319e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    31a0:	b32b      	cbz	r3, 31ee <z_impl_k_yield+0x86>
	if (thread_1->base.prio < thread_2->base.prio) {
    31a2:	f992 700e 	ldrsb.w	r7, [r2, #14]
    31a6:	f993 600e 	ldrsb.w	r6, [r3, #14]
    31aa:	42b7      	cmp	r7, r6
    31ac:	db03      	blt.n	31b6 <z_impl_k_yield+0x4e>
	return (node == list->tail) ? NULL : node->next;
    31ae:	428b      	cmp	r3, r1
    31b0:	d01d      	beq.n	31ee <z_impl_k_yield+0x86>
    31b2:	681b      	ldr	r3, [r3, #0]
    31b4:	e7f4      	b.n	31a0 <z_impl_k_yield+0x38>
	node->prev = successor->prev;
    31b6:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    31b8:	e9c2 3100 	strd	r3, r1, [r2]
	successor->prev->next = node;
    31bc:	600a      	str	r2, [r1, #0]
	successor->prev = node;
    31be:	605a      	str	r2, [r3, #4]
	thread->base.thread_state |= states;
    31c0:	7b53      	ldrb	r3, [r2, #13]
			update_cache(1);
    31c2:	2001      	movs	r0, #1
    31c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    31c8:	7353      	strb	r3, [r2, #13]
    31ca:	f7ff fd5d 	bl	2c88 <update_cache>
	__asm__ volatile(
    31ce:	f385 8811 	msr	BASEPRI, r5
    31d2:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    31d6:	f04f 0320 	mov.w	r3, #32
    31da:	f3ef 8011 	mrs	r0, BASEPRI
    31de:	f383 8811 	msr	BASEPRI, r3
    31e2:	f3bf 8f6f 	isb	sy
}
    31e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    31ea:	f7fe b877 	b.w	12dc <arch_swap>
	node->prev = list->tail;
    31ee:	e9c2 0100 	strd	r0, r1, [r2]
	list->tail->next = node;
    31f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    31f4:	601a      	str	r2, [r3, #0]
	list->tail = node;
    31f6:	62e2      	str	r2, [r4, #44]	; 0x2c
}
    31f8:	e7e2      	b.n	31c0 <z_impl_k_yield+0x58>
    31fa:	bf00      	nop
    31fc:	200007f8 	.word	0x200007f8
    3200:	20000710 	.word	0x20000710

00003204 <z_impl_k_sleep>:

s32_t z_impl_k_sleep(k_timeout_t timeout)
{
    3204:	460b      	mov	r3, r1
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3206:	3301      	adds	r3, #1
    3208:	bf08      	it	eq
    320a:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    320e:	b510      	push	{r4, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3210:	d106      	bne.n	3220 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    3212:	4b0b      	ldr	r3, [pc, #44]	; (3240 <z_impl_k_sleep+0x3c>)
    3214:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    3216:	f7ff fe45 	bl	2ea4 <z_impl_k_thread_suspend>
		return (s32_t) K_TICKS_FOREVER;
    321a:	f04f 30ff 	mov.w	r0, #4294967295
	ticks = timeout.ticks;
#endif

	ticks = z_tick_sleep(ticks);
	return k_ticks_to_ms_floor64(ticks);
}
    321e:	bd10      	pop	{r4, pc}
	ticks = z_tick_sleep(ticks);
    3220:	4604      	mov	r4, r0
	if (ticks == 0) {
    3222:	b948      	cbnz	r0, 3238 <z_impl_k_sleep+0x34>
	z_impl_k_yield();
    3224:	f7ff ffa0 	bl	3168 <z_impl_k_yield>
		} else {
			return (t * to_hz + off) / from_hz;
    3228:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    322c:	fb84 3400 	smull	r3, r4, r4, r0
    3230:	0bd8      	lsrs	r0, r3, #15
    3232:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return k_ticks_to_ms_floor64(ticks);
    3236:	e7f2      	b.n	321e <z_impl_k_sleep+0x1a>
    3238:	f7ff fede 	bl	2ff8 <z_tick_sleep.part.0>
    323c:	4604      	mov	r4, r0
    323e:	e7f3      	b.n	3228 <z_impl_k_sleep+0x24>
    3240:	200007f8 	.word	0x200007f8

00003244 <z_impl_k_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    3244:	4b01      	ldr	r3, [pc, #4]	; (324c <z_impl_k_current_get+0x8>)
    3246:	6898      	ldr	r0, [r3, #8]
    3248:	4770      	bx	lr
    324a:	bf00      	nop
    324c:	200007f8 	.word	0x200007f8

00003250 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3250:	b538      	push	{r3, r4, r5, lr}
    3252:	4604      	mov	r4, r0
    3254:	f04f 0320 	mov.w	r3, #32
    3258:	f3ef 8511 	mrs	r5, BASEPRI
    325c:	f383 8811 	msr	BASEPRI, r3
    3260:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread = z_unpend_first_thread(&sem->wait_q);
    3264:	f001 fd70 	bl	4d48 <z_unpend_first_thread>

	sys_trace_void(SYS_TRACE_ID_SEMA_GIVE);

	if (thread != NULL) {
    3268:	b148      	cbz	r0, 327e <z_impl_k_sem_give+0x2e>
    326a:	2200      	movs	r2, #0
    326c:	6702      	str	r2, [r0, #112]	; 0x70
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    326e:	f001 fcf5 	bl	4c5c <z_ready_thread>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	sys_trace_end_call(SYS_TRACE_ID_SEMA_GIVE);
	z_reschedule(&lock, key);
    3272:	4629      	mov	r1, r5
}
    3274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    3278:	4804      	ldr	r0, [pc, #16]	; (328c <z_impl_k_sem_give+0x3c>)
    327a:	f001 bcc4 	b.w	4c06 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    327e:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    3282:	429a      	cmp	r2, r3
    3284:	bf18      	it	ne
    3286:	3301      	addne	r3, #1
    3288:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    328a:	e7f2      	b.n	3272 <z_impl_k_sem_give+0x22>
    328c:	20000856 	.word	0x20000856

00003290 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3290:	b537      	push	{r0, r1, r2, r4, r5, lr}
    3292:	4614      	mov	r4, r2
    3294:	461d      	mov	r5, r3
    3296:	f04f 0320 	mov.w	r3, #32
    329a:	f3ef 8111 	mrs	r1, BASEPRI
    329e:	f383 8811 	msr	BASEPRI, r3
    32a2:	f3bf 8f6f 	isb	sy
		  K_TIMEOUT_EQ(timeout, K_NO_WAIT)), "");

	sys_trace_void(SYS_TRACE_ID_SEMA_TAKE);
	k_spinlock_key_t key = k_spin_lock(&lock);

	if (likely(sem->count > 0U)) {
    32a6:	6883      	ldr	r3, [r0, #8]
    32a8:	b143      	cbz	r3, 32bc <z_impl_k_sem_take+0x2c>
		sem->count--;
    32aa:	3b01      	subs	r3, #1
    32ac:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    32ae:	f381 8811 	msr	BASEPRI, r1
    32b2:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    32b6:	2000      	movs	r0, #0
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);

out:
	sys_trace_end_call(SYS_TRACE_ID_SEMA_TAKE);
	return ret;
}
    32b8:	b003      	add	sp, #12
    32ba:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    32bc:	ea54 0305 	orrs.w	r3, r4, r5
    32c0:	d106      	bne.n	32d0 <z_impl_k_sem_take+0x40>
    32c2:	f381 8811 	msr	BASEPRI, r1
    32c6:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    32ca:	f06f 000f 	mvn.w	r0, #15
    32ce:	e7f3      	b.n	32b8 <z_impl_k_sem_take+0x28>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    32d0:	4602      	mov	r2, r0
    32d2:	e9cd 4500 	strd	r4, r5, [sp]
    32d6:	4802      	ldr	r0, [pc, #8]	; (32e0 <z_impl_k_sem_take+0x50>)
    32d8:	f7ff fee2 	bl	30a0 <z_pend_curr>
	return ret;
    32dc:	e7ec      	b.n	32b8 <z_impl_k_sem_take+0x28>
    32de:	bf00      	nop
    32e0:	20000856 	.word	0x20000856

000032e4 <z_setup_new_thread>:
void z_setup_new_thread(struct k_thread *new_thread,
		       k_thread_stack_t *stack, size_t stack_size,
		       k_thread_entry_t entry,
		       void *p1, void *p2, void *p3,
		       int prio, u32_t options, const char *name)
{
    32e4:	b5f0      	push	{r4, r5, r6, r7, lr}
	sys_dlist_init(&w->waitq);
    32e6:	f100 0528 	add.w	r5, r0, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    32ea:	e9c0 550a 	strd	r5, r5, [r0, #40]	; 0x28
		       u32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (u8_t)options;
	thread_base->thread_state = (u8_t)initial_state;
    32ee:	2504      	movs	r5, #4
    32f0:	7345      	strb	r5, [r0, #13]

	thread_base->prio = priority;

	thread_base->sched_locked = 0U;
    32f2:	2500      	movs	r5, #0
{
    32f4:	4604      	mov	r4, r0
    32f6:	b087      	sub	sp, #28
    32f8:	e9dd 670f 	ldrd	r6, r7, [sp, #60]	; 0x3c
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    32fc:	e9cd 6703 	strd	r6, r7, [sp, #12]
	thread_base->prio = priority;
    3300:	7386      	strb	r6, [r0, #14]
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    3302:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	node->prev = NULL;
    3304:	e9c0 5506 	strd	r5, r5, [r0, #24]
    3308:	9602      	str	r6, [sp, #8]
    330a:	9e0d      	ldr	r6, [sp, #52]	; 0x34
	thread_base->user_options = (u8_t)options;
    330c:	7307      	strb	r7, [r0, #12]
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    330e:	9601      	str	r6, [sp, #4]
    3310:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	thread_base->sched_locked = 0U;
    3312:	73c5      	strb	r5, [r0, #15]
	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    3314:	9600      	str	r6, [sp, #0]
    3316:	f7fe f855 	bl	13c4 <arch_new_thread>
	if (!_current) {
    331a:	4b04      	ldr	r3, [pc, #16]	; (332c <z_setup_new_thread+0x48>)
	new_thread->fn_abort = NULL;
    331c:	e9c4 5515 	strd	r5, r5, [r4, #84]	; 0x54
	if (!_current) {
    3320:	689b      	ldr	r3, [r3, #8]
    3322:	b103      	cbz	r3, 3326 <z_setup_new_thread+0x42>
	new_thread->resource_pool = _current->resource_pool;
    3324:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3326:	66a3      	str	r3, [r4, #104]	; 0x68
}
    3328:	b007      	add	sp, #28
    332a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    332c:	200007f8 	.word	0x200007f8

00003330 <z_init_static_threads>:
{
    3330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    3334:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 33ec <z_init_static_threads+0xbc>
    3338:	4d2b      	ldr	r5, [pc, #172]	; (33e8 <z_init_static_threads+0xb8>)
    333a:	46c8      	mov	r8, r9
{
    333c:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    333e:	454d      	cmp	r5, r9
    3340:	f105 0430 	add.w	r4, r5, #48	; 0x30
    3344:	d30d      	bcc.n	3362 <z_init_static_threads+0x32>
	k_sched_lock();
    3346:	f7ff fc75 	bl	2c34 <k_sched_lock>
			return (u32_t)((t * to_hz + off) / from_hz);
    334a:	f44f 4900 	mov.w	r9, #32768	; 0x8000
	_FOREACH_STATIC_THREAD(thread_data) {
    334e:	4c26      	ldr	r4, [pc, #152]	; (33e8 <z_init_static_threads+0xb8>)
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    3350:	f8df a09c 	ldr.w	sl, [pc, #156]	; 33f0 <z_init_static_threads+0xc0>
    3354:	4544      	cmp	r4, r8
    3356:	d321      	bcc.n	339c <z_init_static_threads+0x6c>
}
    3358:	b007      	add	sp, #28
    335a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	k_sched_unlock();
    335e:	f7ff bcb7 	b.w	2cd0 <k_sched_unlock>
		z_setup_new_thread(
    3362:	f854 3c04 	ldr.w	r3, [r4, #-4]
    3366:	9305      	str	r3, [sp, #20]
    3368:	f854 3c10 	ldr.w	r3, [r4, #-16]
    336c:	9304      	str	r3, [sp, #16]
    336e:	f854 3c14 	ldr.w	r3, [r4, #-20]
    3372:	9303      	str	r3, [sp, #12]
    3374:	f854 3c18 	ldr.w	r3, [r4, #-24]
    3378:	9302      	str	r3, [sp, #8]
    337a:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    337e:	9301      	str	r3, [sp, #4]
    3380:	f854 3c20 	ldr.w	r3, [r4, #-32]
    3384:	9300      	str	r3, [sp, #0]
    3386:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    338a:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    338e:	f7ff ffa9 	bl	32e4 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    3392:	f854 3c30 	ldr.w	r3, [r4, #-48]
    3396:	655d      	str	r5, [r3, #84]	; 0x54
    3398:	4625      	mov	r5, r4
    339a:	e7d0      	b.n	333e <z_init_static_threads+0xe>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    339c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    339e:	1c4b      	adds	r3, r1, #1
    33a0:	d017      	beq.n	33d2 <z_init_static_threads+0xa2>
    33a2:	f240 3be7 	movw	fp, #999	; 0x3e7
    33a6:	f04f 0c00 	mov.w	ip, #0
					    K_MSEC(thread_data->init_delay));
    33aa:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    33ae:	fbc9 bc01 	smlal	fp, ip, r9, r1
    33b2:	2300      	movs	r3, #0
    33b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    33b8:	4658      	mov	r0, fp
    33ba:	4661      	mov	r1, ip
    33bc:	f7fc ff3e 	bl	23c <__aeabi_uldivmod>
    33c0:	2700      	movs	r7, #0
    33c2:	4606      	mov	r6, r0
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    33c4:	ea56 0307 	orrs.w	r3, r6, r7
			schedule_new_thread(thread_data->init_thread,
    33c8:	6825      	ldr	r5, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    33ca:	d104      	bne.n	33d6 <z_init_static_threads+0xa6>
	z_sched_start(thread);
    33cc:	4628      	mov	r0, r5
    33ce:	f7ff fccf 	bl	2d70 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    33d2:	3430      	adds	r4, #48	; 0x30
    33d4:	e7be      	b.n	3354 <z_init_static_threads+0x24>
    33d6:	4602      	mov	r2, r0
    33d8:	463b      	mov	r3, r7
    33da:	4651      	mov	r1, sl
    33dc:	f105 0018 	add.w	r0, r5, #24
    33e0:	f000 f842 	bl	3468 <z_add_timeout>
    33e4:	e7f5      	b.n	33d2 <z_init_static_threads+0xa2>
    33e6:	bf00      	nop
    33e8:	2000011c 	.word	0x2000011c
    33ec:	2000011c 	.word	0x2000011c
    33f0:	00004c7d 	.word	0x00004c7d

000033f4 <elapsed>:
	sys_dlist_remove(&t->node);
}

static s32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    33f4:	4b03      	ldr	r3, [pc, #12]	; (3404 <elapsed+0x10>)
    33f6:	681b      	ldr	r3, [r3, #0]
    33f8:	b90b      	cbnz	r3, 33fe <elapsed+0xa>
    33fa:	f7fd bc21 	b.w	c40 <z_clock_elapsed>
}
    33fe:	2000      	movs	r0, #0
    3400:	4770      	bx	lr
    3402:	bf00      	nop
    3404:	20000834 	.word	0x20000834

00003408 <remove_timeout>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3408:	6803      	ldr	r3, [r0, #0]
    340a:	b140      	cbz	r0, 341e <remove_timeout+0x16>
    340c:	4a07      	ldr	r2, [pc, #28]	; (342c <remove_timeout+0x24>)
	return (node == list->tail) ? NULL : node->next;
    340e:	6852      	ldr	r2, [r2, #4]
    3410:	4290      	cmp	r0, r2
    3412:	d004      	beq.n	341e <remove_timeout+0x16>
	if (next(t) != NULL) {
    3414:	b11b      	cbz	r3, 341e <remove_timeout+0x16>
		next(t)->dticks += t->dticks;
    3416:	689a      	ldr	r2, [r3, #8]
    3418:	6881      	ldr	r1, [r0, #8]
    341a:	440a      	add	r2, r1
    341c:	609a      	str	r2, [r3, #8]
	node->prev->next = node->next;
    341e:	6842      	ldr	r2, [r0, #4]
    3420:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    3422:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    3424:	2300      	movs	r3, #0
	node->prev = NULL;
    3426:	e9c0 3300 	strd	r3, r3, [r0]
}
    342a:	4770      	bx	lr
    342c:	20000074 	.word	0x20000074

00003430 <next_timeout>:
	return list->head == list;
    3430:	4b0b      	ldr	r3, [pc, #44]	; (3460 <next_timeout+0x30>)

static s32_t next_timeout(void)
{
    3432:	b510      	push	{r4, lr}
    3434:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3436:	429c      	cmp	r4, r3
    3438:	bf08      	it	eq
    343a:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	s32_t ticks_elapsed = elapsed();
    343c:	f7ff ffda 	bl	33f4 <elapsed>
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    3440:	b154      	cbz	r4, 3458 <next_timeout+0x28>
    3442:	68a3      	ldr	r3, [r4, #8]
    3444:	1a18      	subs	r0, r3, r0
    3446:	ea20 70e0 	bic.w	r0, r0, r0, asr #31

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    344a:	4b06      	ldr	r3, [pc, #24]	; (3464 <next_timeout+0x34>)
    344c:	691b      	ldr	r3, [r3, #16]
    344e:	b113      	cbz	r3, 3456 <next_timeout+0x26>
    3450:	4298      	cmp	r0, r3
    3452:	bfa8      	it	ge
    3454:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    3456:	bd10      	pop	{r4, pc}
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    3458:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    345c:	e7f5      	b.n	344a <next_timeout+0x1a>
    345e:	bf00      	nop
    3460:	20000074 	.word	0x20000074
    3464:	200007f8 	.word	0x200007f8

00003468 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    3468:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    346c:	9101      	str	r1, [sp, #4]
    346e:	4619      	mov	r1, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3470:	1c4b      	adds	r3, r1, #1
    3472:	bf08      	it	eq
    3474:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    3478:	4682      	mov	sl, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    347a:	d061      	beq.n	3540 <z_add_timeout+0xd8>
#ifdef CONFIG_LEGACY_TIMEOUT_API
	k_ticks_t ticks = timeout;
#else
	k_ticks_t ticks = timeout.ticks + 1;

	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
    347c:	f06f 0301 	mvn.w	r3, #1
    3480:	f04f 3bff 	mov.w	fp, #4294967295
	k_ticks_t ticks = timeout.ticks + 1;
    3484:	1c54      	adds	r4, r2, #1
    3486:	f141 0500 	adc.w	r5, r1, #0
	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
    348a:	ebb3 0804 	subs.w	r8, r3, r4
    348e:	eb6b 0905 	sbc.w	r9, fp, r5
    3492:	f1b8 0f00 	cmp.w	r8, #0
    3496:	f179 0300 	sbcs.w	r3, r9, #0
    349a:	db0f      	blt.n	34bc <z_add_timeout+0x54>
		ticks = Z_TICK_ABS(ticks) - (curr_tick + elapsed());
    349c:	f7ff ffaa 	bl	33f4 <elapsed>
    34a0:	f06f 0301 	mvn.w	r3, #1
    34a4:	4a2b      	ldr	r2, [pc, #172]	; (3554 <z_add_timeout+0xec>)
    34a6:	e9d2 1c00 	ldrd	r1, ip, [r2]
    34aa:	1a5b      	subs	r3, r3, r1
    34ac:	eb6b 020c 	sbc.w	r2, fp, ip
    34b0:	1b1e      	subs	r6, r3, r4
    34b2:	eb62 0705 	sbc.w	r7, r2, r5
    34b6:	1a34      	subs	r4, r6, r0
    34b8:	eb67 75e0 	sbc.w	r5, r7, r0, asr #31
	}
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    34bc:	9b01      	ldr	r3, [sp, #4]
    34be:	f8ca 300c 	str.w	r3, [sl, #12]
	__asm__ volatile(
    34c2:	f04f 0320 	mov.w	r3, #32
    34c6:	f3ef 8611 	mrs	r6, BASEPRI
    34ca:	f383 8811 	msr	BASEPRI, r3
    34ce:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
    34d2:	f7ff ff8f 	bl	33f4 <elapsed>
	ticks = MAX(1, ticks);
    34d6:	2c01      	cmp	r4, #1
    34d8:	f175 0300 	sbcs.w	r3, r5, #0
    34dc:	bfb8      	it	lt
    34de:	2401      	movlt	r4, #1
	return list->head == list;
    34e0:	4b1d      	ldr	r3, [pc, #116]	; (3558 <z_add_timeout+0xf0>)
		to->dticks = ticks + elapsed();
    34e2:	4420      	add	r0, r4
    34e4:	681a      	ldr	r2, [r3, #0]
    34e6:	f8ca 0008 	str.w	r0, [sl, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    34ea:	429a      	cmp	r2, r3
    34ec:	d001      	beq.n	34f2 <z_add_timeout+0x8a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    34ee:	685c      	ldr	r4, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
    34f0:	b952      	cbnz	r2, 3508 <z_add_timeout+0xa0>
	node->prev = list->tail;
    34f2:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    34f4:	f8ca 3000 	str.w	r3, [sl]
	node->prev = list->tail;
    34f8:	f8ca 2004 	str.w	r2, [sl, #4]
	list->tail->next = node;
    34fc:	685a      	ldr	r2, [r3, #4]
    34fe:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    3502:	f8c3 a004 	str.w	sl, [r3, #4]
}
    3506:	e00d      	b.n	3524 <z_add_timeout+0xbc>
			__ASSERT(t->dticks >= 0, "");

			if (t->dticks > to->dticks) {
    3508:	6890      	ldr	r0, [r2, #8]
    350a:	f8da 1008 	ldr.w	r1, [sl, #8]
    350e:	4288      	cmp	r0, r1
    3510:	dd19      	ble.n	3546 <z_add_timeout+0xde>
				t->dticks -= to->dticks;
    3512:	1a41      	subs	r1, r0, r1
    3514:	6091      	str	r1, [r2, #8]
	node->prev = successor->prev;
    3516:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    3518:	e9ca 2100 	strd	r2, r1, [sl]
	successor->prev->next = node;
    351c:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    3520:	f8c2 a004 	str.w	sl, [r2, #4]
	return list->head == list;
    3524:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3526:	429a      	cmp	r2, r3
    3528:	d006      	beq.n	3538 <z_add_timeout+0xd0>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    352a:	4592      	cmp	sl, r2
    352c:	d104      	bne.n	3538 <z_add_timeout+0xd0>
			z_clock_set_timeout(next_timeout(), false);
    352e:	f7ff ff7f 	bl	3430 <next_timeout>
    3532:	2100      	movs	r1, #0
    3534:	f7fd fb20 	bl	b78 <z_clock_set_timeout>
	__asm__ volatile(
    3538:	f386 8811 	msr	BASEPRI, r6
    353c:	f3bf 8f6f 	isb	sy
		}
	}
}
    3540:	b003      	add	sp, #12
    3542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			to->dticks -= t->dticks;
    3546:	1a09      	subs	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    3548:	4294      	cmp	r4, r2
    354a:	f8ca 1008 	str.w	r1, [sl, #8]
    354e:	d0d0      	beq.n	34f2 <z_add_timeout+0x8a>
    3550:	6812      	ldr	r2, [r2, #0]
    3552:	e7cd      	b.n	34f0 <z_add_timeout+0x88>
    3554:	20000180 	.word	0x20000180
    3558:	20000074 	.word	0x20000074

0000355c <z_clock_announce>:
		}
	}
}

void z_clock_announce(s32_t ticks)
{
    355c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3560:	4606      	mov	r6, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    3562:	f7ff fc69 	bl	2e38 <z_time_slice>
	__asm__ volatile(
    3566:	f04f 0320 	mov.w	r3, #32
    356a:	f3ef 8411 	mrs	r4, BASEPRI
    356e:	f383 8811 	msr	BASEPRI, r3
    3572:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    3576:	f8df 8084 	ldr.w	r8, [pc, #132]	; 35fc <z_clock_announce+0xa0>
    357a:	4d1f      	ldr	r5, [pc, #124]	; (35f8 <z_clock_announce+0x9c>)
    357c:	46c1      	mov	r9, r8
	return list->head == list;
    357e:	f8df a080 	ldr.w	sl, [pc, #128]	; 3600 <z_clock_announce+0xa4>
    3582:	602e      	str	r6, [r5, #0]
    3584:	f8da 0000 	ldr.w	r0, [sl]
    3588:	682a      	ldr	r2, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    358a:	4550      	cmp	r0, sl
    358c:	e9d8 6700 	ldrd	r6, r7, [r8]
    3590:	d005      	beq.n	359e <z_clock_announce+0x42>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    3592:	b120      	cbz	r0, 359e <z_clock_announce+0x42>
    3594:	6883      	ldr	r3, [r0, #8]
    3596:	4293      	cmp	r3, r2
    3598:	dd13      	ble.n	35c2 <z_clock_announce+0x66>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    359a:	1a9b      	subs	r3, r3, r2
    359c:	6083      	str	r3, [r0, #8]
	}

	curr_tick += announce_remaining;
    359e:	18b6      	adds	r6, r6, r2
    35a0:	eb47 77e2 	adc.w	r7, r7, r2, asr #31
    35a4:	e9c9 6700 	strd	r6, r7, [r9]
	announce_remaining = 0;
    35a8:	2600      	movs	r6, #0
    35aa:	602e      	str	r6, [r5, #0]

	z_clock_set_timeout(next_timeout(), false);
    35ac:	f7ff ff40 	bl	3430 <next_timeout>
    35b0:	4631      	mov	r1, r6
    35b2:	f7fd fae1 	bl	b78 <z_clock_set_timeout>
	__asm__ volatile(
    35b6:	f384 8811 	msr	BASEPRI, r4
    35ba:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    35be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_tick += dt;
    35c2:	18f6      	adds	r6, r6, r3
    35c4:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
		announce_remaining -= dt;
    35c8:	1ad3      	subs	r3, r2, r3
    35ca:	602b      	str	r3, [r5, #0]
		t->dticks = 0;
    35cc:	2300      	movs	r3, #0
    35ce:	6083      	str	r3, [r0, #8]
		curr_tick += dt;
    35d0:	e9c8 6700 	strd	r6, r7, [r8]
		remove_timeout(t);
    35d4:	f7ff ff18 	bl	3408 <remove_timeout>
    35d8:	f384 8811 	msr	BASEPRI, r4
    35dc:	f3bf 8f6f 	isb	sy
		t->fn(t);
    35e0:	68c3      	ldr	r3, [r0, #12]
    35e2:	4798      	blx	r3
	__asm__ volatile(
    35e4:	f04f 0320 	mov.w	r3, #32
    35e8:	f3ef 8411 	mrs	r4, BASEPRI
    35ec:	f383 8811 	msr	BASEPRI, r3
    35f0:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    35f4:	e7c6      	b.n	3584 <z_clock_announce+0x28>
    35f6:	bf00      	nop
    35f8:	20000834 	.word	0x20000834
    35fc:	20000180 	.word	0x20000180
    3600:	20000074 	.word	0x20000074

00003604 <z_tick_get>:

s64_t z_tick_get(void)
{
    3604:	b510      	push	{r4, lr}
    3606:	f04f 0320 	mov.w	r3, #32
    360a:	f3ef 8411 	mrs	r4, BASEPRI
    360e:	f383 8811 	msr	BASEPRI, r3
    3612:	f3bf 8f6f 	isb	sy
	u64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + z_clock_elapsed();
    3616:	f7fd fb13 	bl	c40 <z_clock_elapsed>
    361a:	4b06      	ldr	r3, [pc, #24]	; (3634 <z_tick_get+0x30>)
    361c:	e9d3 2300 	ldrd	r2, r3, [r3]
    3620:	1812      	adds	r2, r2, r0
    3622:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    3626:	f384 8811 	msr	BASEPRI, r4
    362a:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    362e:	4610      	mov	r0, r2
    3630:	4619      	mov	r1, r3
    3632:	bd10      	pop	{r4, pc}
    3634:	20000180 	.word	0x20000180

00003638 <statics_init>:
	z_waitq_init(&h->wait_q);
	sys_heap_init(&h->heap, mem, bytes);
}

static int statics_init(struct device *unused)
{
    3638:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    363a:	4c06      	ldr	r4, [pc, #24]	; (3654 <statics_init+0x1c>)
    363c:	4d06      	ldr	r5, [pc, #24]	; (3658 <statics_init+0x20>)
    363e:	42ac      	cmp	r4, r5
    3640:	d301      	bcc.n	3646 <statics_init+0xe>
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
	}
	return 0;
}
    3642:	2000      	movs	r0, #0
    3644:	bd38      	pop	{r3, r4, r5, pc}
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    3646:	4620      	mov	r0, r4
    3648:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    364c:	f001 fbf6 	bl	4e3c <k_heap_init>
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    3650:	3414      	adds	r4, #20
    3652:	e7f4      	b.n	363e <statics_init+0x6>
    3654:	2000011c 	.word	0x2000011c
    3658:	2000011c 	.word	0x2000011c

0000365c <CC_PalMemCopyPlat>:
    365c:	f001 b973 	b.w	4946 <memmove>

00003660 <CC_PalMemSetZeroPlat>:
    3660:	460a      	mov	r2, r1
    3662:	2100      	movs	r1, #0
    3664:	f001 b9b1 	b.w	49ca <memset>

00003668 <CC_PalInit>:
    3668:	b510      	push	{r4, lr}
    366a:	4811      	ldr	r0, [pc, #68]	; (36b0 <CC_PalInit+0x48>)
    366c:	f000 f848 	bl	3700 <CC_PalMutexCreate>
    3670:	b100      	cbz	r0, 3674 <CC_PalInit+0xc>
    3672:	bd10      	pop	{r4, pc}
    3674:	480f      	ldr	r0, [pc, #60]	; (36b4 <CC_PalInit+0x4c>)
    3676:	f000 f843 	bl	3700 <CC_PalMutexCreate>
    367a:	2800      	cmp	r0, #0
    367c:	d1f9      	bne.n	3672 <CC_PalInit+0xa>
    367e:	4c0e      	ldr	r4, [pc, #56]	; (36b8 <CC_PalInit+0x50>)
    3680:	4620      	mov	r0, r4
    3682:	f000 f83d 	bl	3700 <CC_PalMutexCreate>
    3686:	2800      	cmp	r0, #0
    3688:	d1f3      	bne.n	3672 <CC_PalInit+0xa>
    368a:	4b0c      	ldr	r3, [pc, #48]	; (36bc <CC_PalInit+0x54>)
    368c:	480c      	ldr	r0, [pc, #48]	; (36c0 <CC_PalInit+0x58>)
    368e:	601c      	str	r4, [r3, #0]
    3690:	f000 f836 	bl	3700 <CC_PalMutexCreate>
    3694:	4601      	mov	r1, r0
    3696:	2800      	cmp	r0, #0
    3698:	d1eb      	bne.n	3672 <CC_PalInit+0xa>
    369a:	f000 f82d 	bl	36f8 <CC_PalDmaInit>
    369e:	4604      	mov	r4, r0
    36a0:	b108      	cbz	r0, 36a6 <CC_PalInit+0x3e>
    36a2:	4620      	mov	r0, r4
    36a4:	bd10      	pop	{r4, pc}
    36a6:	f000 f851 	bl	374c <CC_PalPowerSaveModeInit>
    36aa:	4620      	mov	r0, r4
    36ac:	e7fa      	b.n	36a4 <CC_PalInit+0x3c>
    36ae:	bf00      	nop
    36b0:	20000088 	.word	0x20000088
    36b4:	2000007c 	.word	0x2000007c
    36b8:	20000084 	.word	0x20000084
    36bc:	2000008c 	.word	0x2000008c
    36c0:	20000080 	.word	0x20000080

000036c4 <CC_PalTerminate>:
    36c4:	b508      	push	{r3, lr}
    36c6:	4808      	ldr	r0, [pc, #32]	; (36e8 <CC_PalTerminate+0x24>)
    36c8:	f000 f824 	bl	3714 <CC_PalMutexDestroy>
    36cc:	4807      	ldr	r0, [pc, #28]	; (36ec <CC_PalTerminate+0x28>)
    36ce:	f000 f821 	bl	3714 <CC_PalMutexDestroy>
    36d2:	4807      	ldr	r0, [pc, #28]	; (36f0 <CC_PalTerminate+0x2c>)
    36d4:	f000 f81e 	bl	3714 <CC_PalMutexDestroy>
    36d8:	4806      	ldr	r0, [pc, #24]	; (36f4 <CC_PalTerminate+0x30>)
    36da:	f000 f81b 	bl	3714 <CC_PalMutexDestroy>
    36de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    36e2:	f000 b80b 	b.w	36fc <CC_PalDmaTerminate>
    36e6:	bf00      	nop
    36e8:	20000088 	.word	0x20000088
    36ec:	2000007c 	.word	0x2000007c
    36f0:	20000084 	.word	0x20000084
    36f4:	20000080 	.word	0x20000080

000036f8 <CC_PalDmaInit>:
    36f8:	2000      	movs	r0, #0
    36fa:	4770      	bx	lr

000036fc <CC_PalDmaTerminate>:
    36fc:	4770      	bx	lr
    36fe:	bf00      	nop

00003700 <CC_PalMutexCreate>:
    3700:	b508      	push	{r3, lr}
    3702:	4b03      	ldr	r3, [pc, #12]	; (3710 <CC_PalMutexCreate+0x10>)
    3704:	6802      	ldr	r2, [r0, #0]
    3706:	681b      	ldr	r3, [r3, #0]
    3708:	6810      	ldr	r0, [r2, #0]
    370a:	4798      	blx	r3
    370c:	2000      	movs	r0, #0
    370e:	bd08      	pop	{r3, pc}
    3710:	20000098 	.word	0x20000098

00003714 <CC_PalMutexDestroy>:
    3714:	b508      	push	{r3, lr}
    3716:	4b03      	ldr	r3, [pc, #12]	; (3724 <CC_PalMutexDestroy+0x10>)
    3718:	6802      	ldr	r2, [r0, #0]
    371a:	685b      	ldr	r3, [r3, #4]
    371c:	6810      	ldr	r0, [r2, #0]
    371e:	4798      	blx	r3
    3720:	2000      	movs	r0, #0
    3722:	bd08      	pop	{r3, pc}
    3724:	20000098 	.word	0x20000098

00003728 <CC_PalMutexLock>:
    3728:	6802      	ldr	r2, [r0, #0]
    372a:	4b02      	ldr	r3, [pc, #8]	; (3734 <CC_PalMutexLock+0xc>)
    372c:	6810      	ldr	r0, [r2, #0]
    372e:	689b      	ldr	r3, [r3, #8]
    3730:	4718      	bx	r3
    3732:	bf00      	nop
    3734:	20000098 	.word	0x20000098

00003738 <CC_PalMutexUnlock>:
    3738:	b508      	push	{r3, lr}
    373a:	4b03      	ldr	r3, [pc, #12]	; (3748 <CC_PalMutexUnlock+0x10>)
    373c:	6802      	ldr	r2, [r0, #0]
    373e:	68db      	ldr	r3, [r3, #12]
    3740:	6810      	ldr	r0, [r2, #0]
    3742:	4798      	blx	r3
    3744:	2000      	movs	r0, #0
    3746:	bd08      	pop	{r3, pc}
    3748:	20000098 	.word	0x20000098

0000374c <CC_PalPowerSaveModeInit>:
    374c:	b570      	push	{r4, r5, r6, lr}
    374e:	4c09      	ldr	r4, [pc, #36]	; (3774 <CC_PalPowerSaveModeInit+0x28>)
    3750:	4d09      	ldr	r5, [pc, #36]	; (3778 <CC_PalPowerSaveModeInit+0x2c>)
    3752:	6920      	ldr	r0, [r4, #16]
    3754:	68ab      	ldr	r3, [r5, #8]
    3756:	4798      	blx	r3
    3758:	b118      	cbz	r0, 3762 <CC_PalPowerSaveModeInit+0x16>
    375a:	4b08      	ldr	r3, [pc, #32]	; (377c <CC_PalPowerSaveModeInit+0x30>)
    375c:	4808      	ldr	r0, [pc, #32]	; (3780 <CC_PalPowerSaveModeInit+0x34>)
    375e:	685b      	ldr	r3, [r3, #4]
    3760:	4798      	blx	r3
    3762:	2100      	movs	r1, #0
    3764:	4a07      	ldr	r2, [pc, #28]	; (3784 <CC_PalPowerSaveModeInit+0x38>)
    3766:	68eb      	ldr	r3, [r5, #12]
    3768:	6011      	str	r1, [r2, #0]
    376a:	6920      	ldr	r0, [r4, #16]
    376c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3770:	4718      	bx	r3
    3772:	bf00      	nop
    3774:	200000a8 	.word	0x200000a8
    3778:	20000098 	.word	0x20000098
    377c:	20000090 	.word	0x20000090
    3780:	000052dc 	.word	0x000052dc
    3784:	20000838 	.word	0x20000838

00003788 <CC_PalPowerSaveModeSelect>:
    3788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    378a:	4c1a      	ldr	r4, [pc, #104]	; (37f4 <CC_PalPowerSaveModeSelect+0x6c>)
    378c:	4d1a      	ldr	r5, [pc, #104]	; (37f8 <CC_PalPowerSaveModeSelect+0x70>)
    378e:	4607      	mov	r7, r0
    3790:	68ab      	ldr	r3, [r5, #8]
    3792:	6920      	ldr	r0, [r4, #16]
    3794:	4798      	blx	r3
    3796:	b9e8      	cbnz	r0, 37d4 <CC_PalPowerSaveModeSelect+0x4c>
    3798:	4e18      	ldr	r6, [pc, #96]	; (37fc <CC_PalPowerSaveModeSelect+0x74>)
    379a:	6833      	ldr	r3, [r6, #0]
    379c:	b97f      	cbnz	r7, 37be <CC_PalPowerSaveModeSelect+0x36>
    379e:	b93b      	cbnz	r3, 37b0 <CC_PalPowerSaveModeSelect+0x28>
    37a0:	2001      	movs	r0, #1
    37a2:	4a17      	ldr	r2, [pc, #92]	; (3800 <CC_PalPowerSaveModeSelect+0x78>)
    37a4:	4917      	ldr	r1, [pc, #92]	; (3804 <CC_PalPowerSaveModeSelect+0x7c>)
    37a6:	f8c2 0500 	str.w	r0, [r2, #1280]	; 0x500
    37aa:	680a      	ldr	r2, [r1, #0]
    37ac:	2a00      	cmp	r2, #0
    37ae:	d1fc      	bne.n	37aa <CC_PalPowerSaveModeSelect+0x22>
    37b0:	3301      	adds	r3, #1
    37b2:	6033      	str	r3, [r6, #0]
    37b4:	68eb      	ldr	r3, [r5, #12]
    37b6:	6920      	ldr	r0, [r4, #16]
    37b8:	4798      	blx	r3
    37ba:	2000      	movs	r0, #0
    37bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    37be:	2b00      	cmp	r3, #0
    37c0:	d0f8      	beq.n	37b4 <CC_PalPowerSaveModeSelect+0x2c>
    37c2:	2b01      	cmp	r3, #1
    37c4:	d008      	beq.n	37d8 <CC_PalPowerSaveModeSelect+0x50>
    37c6:	3b01      	subs	r3, #1
    37c8:	6033      	str	r3, [r6, #0]
    37ca:	6920      	ldr	r0, [r4, #16]
    37cc:	68eb      	ldr	r3, [r5, #12]
    37ce:	4798      	blx	r3
    37d0:	2000      	movs	r0, #0
    37d2:	e7f3      	b.n	37bc <CC_PalPowerSaveModeSelect+0x34>
    37d4:	480c      	ldr	r0, [pc, #48]	; (3808 <CC_PalPowerSaveModeSelect+0x80>)
    37d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    37d8:	4a0a      	ldr	r2, [pc, #40]	; (3804 <CC_PalPowerSaveModeSelect+0x7c>)
    37da:	6813      	ldr	r3, [r2, #0]
    37dc:	2b00      	cmp	r3, #0
    37de:	d1fc      	bne.n	37da <CC_PalPowerSaveModeSelect+0x52>
    37e0:	4a07      	ldr	r2, [pc, #28]	; (3800 <CC_PalPowerSaveModeSelect+0x78>)
    37e2:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    37e6:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    37ea:	f000 f821 	bl	3830 <CC_HalMaskInterrupt>
    37ee:	6833      	ldr	r3, [r6, #0]
    37f0:	e7e9      	b.n	37c6 <CC_PalPowerSaveModeSelect+0x3e>
    37f2:	bf00      	nop
    37f4:	200000a8 	.word	0x200000a8
    37f8:	20000098 	.word	0x20000098
    37fc:	20000838 	.word	0x20000838
    3800:	50840000 	.word	0x50840000
    3804:	50841910 	.word	0x50841910
    3808:	ffff8fe9 	.word	0xffff8fe9

0000380c <CC_HalInit>:
    380c:	2000      	movs	r0, #0
    380e:	4770      	bx	lr

00003810 <CC_HalTerminate>:
    3810:	2000      	movs	r0, #0
    3812:	4770      	bx	lr

00003814 <CC_HalClearInterruptBit>:
    3814:	0543      	lsls	r3, r0, #21
    3816:	d503      	bpl.n	3820 <CC_HalClearInterruptBit+0xc>
    3818:	f04f 32ff 	mov.w	r2, #4294967295
    381c:	4b02      	ldr	r3, [pc, #8]	; (3828 <CC_HalClearInterruptBit+0x14>)
    381e:	601a      	str	r2, [r3, #0]
    3820:	4b02      	ldr	r3, [pc, #8]	; (382c <CC_HalClearInterruptBit+0x18>)
    3822:	6018      	str	r0, [r3, #0]
    3824:	4770      	bx	lr
    3826:	bf00      	nop
    3828:	50841108 	.word	0x50841108
    382c:	50841a08 	.word	0x50841a08

00003830 <CC_HalMaskInterrupt>:
    3830:	4b01      	ldr	r3, [pc, #4]	; (3838 <CC_HalMaskInterrupt+0x8>)
    3832:	6018      	str	r0, [r3, #0]
    3834:	4770      	bx	lr
    3836:	bf00      	nop
    3838:	50841a04 	.word	0x50841a04

0000383c <CC_HalWaitInterruptRND>:
    383c:	b108      	cbz	r0, 3842 <CC_HalWaitInterruptRND+0x6>
    383e:	f000 b803 	b.w	3848 <CC_PalWaitInterruptRND>
    3842:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
    3846:	4770      	bx	lr

00003848 <CC_PalWaitInterruptRND>:
    3848:	4602      	mov	r2, r0
    384a:	4807      	ldr	r0, [pc, #28]	; (3868 <CC_PalWaitInterruptRND+0x20>)
    384c:	6803      	ldr	r3, [r0, #0]
    384e:	4213      	tst	r3, r2
    3850:	d0fc      	beq.n	384c <CC_PalWaitInterruptRND+0x4>
    3852:	b121      	cbz	r1, 385e <CC_PalWaitInterruptRND+0x16>
    3854:	4b05      	ldr	r3, [pc, #20]	; (386c <CC_PalWaitInterruptRND+0x24>)
    3856:	4806      	ldr	r0, [pc, #24]	; (3870 <CC_PalWaitInterruptRND+0x28>)
    3858:	681b      	ldr	r3, [r3, #0]
    385a:	600b      	str	r3, [r1, #0]
    385c:	6003      	str	r3, [r0, #0]
    385e:	4b05      	ldr	r3, [pc, #20]	; (3874 <CC_PalWaitInterruptRND+0x2c>)
    3860:	2000      	movs	r0, #0
    3862:	601a      	str	r2, [r3, #0]
    3864:	4770      	bx	lr
    3866:	bf00      	nop
    3868:	50841a00 	.word	0x50841a00
    386c:	50841104 	.word	0x50841104
    3870:	50841108 	.word	0x50841108
    3874:	50841a08 	.word	0x50841a08

00003878 <mbedtls_platform_setup>:
    3878:	f000 b8a0 	b.w	39bc <nrf_cc310_platform_init>

0000387c <mbedtls_platform_zeroize>:
    387c:	b130      	cbz	r0, 388c <mbedtls_platform_zeroize+0x10>
    387e:	b129      	cbz	r1, 388c <mbedtls_platform_zeroize+0x10>
    3880:	2300      	movs	r3, #0
    3882:	4401      	add	r1, r0
    3884:	7003      	strb	r3, [r0, #0]
    3886:	3001      	adds	r0, #1
    3888:	4281      	cmp	r1, r0
    388a:	d1fb      	bne.n	3884 <mbedtls_platform_zeroize+0x8>
    388c:	4770      	bx	lr
    388e:	bf00      	nop

00003890 <mbedtls_hardware_poll>:
    3890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3894:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
    3898:	460f      	mov	r7, r1
    389a:	9205      	str	r2, [sp, #20]
    389c:	2100      	movs	r1, #0
    389e:	4614      	mov	r4, r2
    38a0:	a812      	add	r0, sp, #72	; 0x48
    38a2:	f44f 7208 	mov.w	r2, #544	; 0x220
    38a6:	461e      	mov	r6, r3
    38a8:	f001 f88f 	bl	49ca <memset>
    38ac:	2300      	movs	r3, #0
    38ae:	a808      	add	r0, sp, #32
    38b0:	4619      	mov	r1, r3
    38b2:	2228      	movs	r2, #40	; 0x28
    38b4:	9306      	str	r3, [sp, #24]
    38b6:	f001 f888 	bl	49ca <memset>
    38ba:	2f00      	cmp	r7, #0
    38bc:	d03c      	beq.n	3938 <mbedtls_hardware_poll+0xa8>
    38be:	2e00      	cmp	r6, #0
    38c0:	d03a      	beq.n	3938 <mbedtls_hardware_poll+0xa8>
    38c2:	2c00      	cmp	r4, #0
    38c4:	d038      	beq.n	3938 <mbedtls_hardware_poll+0xa8>
    38c6:	2104      	movs	r1, #4
    38c8:	a806      	add	r0, sp, #24
    38ca:	f7ff fec9 	bl	3660 <CC_PalMemSetZeroPlat>
    38ce:	a808      	add	r0, sp, #32
    38d0:	2128      	movs	r1, #40	; 0x28
    38d2:	f7ff fec5 	bl	3660 <CC_PalMemSetZeroPlat>
    38d6:	a808      	add	r0, sp, #32
    38d8:	f000 f832 	bl	3940 <RNG_PLAT_SetUserRngParameters>
    38dc:	b178      	cbz	r0, 38fe <mbedtls_hardware_poll+0x6e>
    38de:	f04f 35ff 	mov.w	r5, #4294967295
    38e2:	a812      	add	r0, sp, #72	; 0x48
    38e4:	f44f 7108 	mov.w	r1, #544	; 0x220
    38e8:	f7ff ffc8 	bl	387c <mbedtls_platform_zeroize>
    38ec:	a806      	add	r0, sp, #24
    38ee:	2104      	movs	r1, #4
    38f0:	f7ff ffc4 	bl	387c <mbedtls_platform_zeroize>
    38f4:	4628      	mov	r0, r5
    38f6:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
    38fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    38fe:	ab12      	add	r3, sp, #72	; 0x48
    3900:	f10d 081c 	add.w	r8, sp, #28
    3904:	9003      	str	r0, [sp, #12]
    3906:	e9cd 6301 	strd	r6, r3, [sp, #4]
    390a:	4602      	mov	r2, r0
    390c:	ab05      	add	r3, sp, #20
    390e:	a908      	add	r1, sp, #32
    3910:	f8cd 8000 	str.w	r8, [sp]
    3914:	a806      	add	r0, sp, #24
    3916:	f000 fce9 	bl	42ec <LLF_RND_GetTrngSource>
    391a:	2800      	cmp	r0, #0
    391c:	d1df      	bne.n	38de <mbedtls_hardware_poll+0x4e>
    391e:	6833      	ldr	r3, [r6, #0]
    3920:	42a3      	cmp	r3, r4
    3922:	d3dc      	bcc.n	38de <mbedtls_hardware_poll+0x4e>
    3924:	f8d8 1000 	ldr.w	r1, [r8]
    3928:	4605      	mov	r5, r0
    392a:	3108      	adds	r1, #8
    392c:	4638      	mov	r0, r7
    392e:	4622      	mov	r2, r4
    3930:	f7ff fe94 	bl	365c <CC_PalMemCopyPlat>
    3934:	6034      	str	r4, [r6, #0]
    3936:	e7d4      	b.n	38e2 <mbedtls_hardware_poll+0x52>
    3938:	f04f 35ff 	mov.w	r5, #4294967295
    393c:	e7da      	b.n	38f4 <mbedtls_hardware_poll+0x64>
    393e:	bf00      	nop

00003940 <RNG_PLAT_SetUserRngParameters>:
    3940:	231c      	movs	r3, #28
    3942:	b530      	push	{r4, r5, lr}
    3944:	b083      	sub	sp, #12
    3946:	a902      	add	r1, sp, #8
    3948:	f841 3d04 	str.w	r3, [r1, #-4]!
    394c:	4604      	mov	r4, r0
    394e:	f000 f9b1 	bl	3cb4 <CC_PalTrngParamGet>
    3952:	4605      	mov	r5, r0
    3954:	b9d8      	cbnz	r0, 398e <RNG_PLAT_SetUserRngParameters+0x4e>
    3956:	9b01      	ldr	r3, [sp, #4]
    3958:	2b1c      	cmp	r3, #28
    395a:	d11b      	bne.n	3994 <RNG_PLAT_SetUserRngParameters+0x54>
    395c:	e9d4 3200 	ldrd	r3, r2, [r4]
    3960:	2101      	movs	r1, #1
    3962:	3300      	adds	r3, #0
    3964:	61e1      	str	r1, [r4, #28]
    3966:	bf18      	it	ne
    3968:	2301      	movne	r3, #1
    396a:	b10a      	cbz	r2, 3970 <RNG_PLAT_SetUserRngParameters+0x30>
    396c:	f043 0302 	orr.w	r3, r3, #2
    3970:	68a2      	ldr	r2, [r4, #8]
    3972:	b932      	cbnz	r2, 3982 <RNG_PLAT_SetUserRngParameters+0x42>
    3974:	68e2      	ldr	r2, [r4, #12]
    3976:	b9aa      	cbnz	r2, 39a4 <RNG_PLAT_SetUserRngParameters+0x64>
    3978:	e9c4 3208 	strd	r3, r2, [r4, #32]
    397c:	b93b      	cbnz	r3, 398e <RNG_PLAT_SetUserRngParameters+0x4e>
    397e:	4d0d      	ldr	r5, [pc, #52]	; (39b4 <RNG_PLAT_SetUserRngParameters+0x74>)
    3980:	e009      	b.n	3996 <RNG_PLAT_SetUserRngParameters+0x56>
    3982:	68e2      	ldr	r2, [r4, #12]
    3984:	f043 0304 	orr.w	r3, r3, #4
    3988:	b962      	cbnz	r2, 39a4 <RNG_PLAT_SetUserRngParameters+0x64>
    398a:	e9c4 3208 	strd	r3, r2, [r4, #32]
    398e:	4628      	mov	r0, r5
    3990:	b003      	add	sp, #12
    3992:	bd30      	pop	{r4, r5, pc}
    3994:	4d08      	ldr	r5, [pc, #32]	; (39b8 <RNG_PLAT_SetUserRngParameters+0x78>)
    3996:	4620      	mov	r0, r4
    3998:	211c      	movs	r1, #28
    399a:	f7ff fe61 	bl	3660 <CC_PalMemSetZeroPlat>
    399e:	4628      	mov	r0, r5
    39a0:	b003      	add	sp, #12
    39a2:	bd30      	pop	{r4, r5, pc}
    39a4:	2200      	movs	r2, #0
    39a6:	4628      	mov	r0, r5
    39a8:	f043 0308 	orr.w	r3, r3, #8
    39ac:	e9c4 3208 	strd	r3, r2, [r4, #32]
    39b0:	b003      	add	sp, #12
    39b2:	bd30      	pop	{r4, r5, pc}
    39b4:	00f00c0e 	.word	0x00f00c0e
    39b8:	00f00c37 	.word	0x00f00c37

000039bc <nrf_cc310_platform_init>:
    39bc:	b510      	push	{r4, lr}
    39be:	4c0c      	ldr	r4, [pc, #48]	; (39f0 <nrf_cc310_platform_init+0x34>)
    39c0:	6823      	ldr	r3, [r4, #0]
    39c2:	b113      	cbz	r3, 39ca <nrf_cc310_platform_init+0xe>
    39c4:	4b0b      	ldr	r3, [pc, #44]	; (39f4 <nrf_cc310_platform_init+0x38>)
    39c6:	681b      	ldr	r3, [r3, #0]
    39c8:	b96b      	cbnz	r3, 39e6 <nrf_cc310_platform_init+0x2a>
    39ca:	f000 f931 	bl	3c30 <CC_LibInit>
    39ce:	b138      	cbz	r0, 39e0 <nrf_cc310_platform_init+0x24>
    39d0:	3801      	subs	r0, #1
    39d2:	2806      	cmp	r0, #6
    39d4:	bf96      	itet	ls
    39d6:	4b08      	ldrls	r3, [pc, #32]	; (39f8 <nrf_cc310_platform_init+0x3c>)
    39d8:	4808      	ldrhi	r0, [pc, #32]	; (39fc <nrf_cc310_platform_init+0x40>)
    39da:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
    39de:	bd10      	pop	{r4, pc}
    39e0:	2201      	movs	r2, #1
    39e2:	4b04      	ldr	r3, [pc, #16]	; (39f4 <nrf_cc310_platform_init+0x38>)
    39e4:	601a      	str	r2, [r3, #0]
    39e6:	2301      	movs	r3, #1
    39e8:	2000      	movs	r0, #0
    39ea:	6023      	str	r3, [r4, #0]
    39ec:	bd10      	pop	{r4, pc}
    39ee:	bf00      	nop
    39f0:	2000083c 	.word	0x2000083c
    39f4:	20000840 	.word	0x20000840
    39f8:	000052fc 	.word	0x000052fc
    39fc:	ffff8ffe 	.word	0xffff8ffe

00003a00 <nrf_cc310_platform_init_no_rng>:
    3a00:	b510      	push	{r4, lr}
    3a02:	4c09      	ldr	r4, [pc, #36]	; (3a28 <nrf_cc310_platform_init_no_rng+0x28>)
    3a04:	6823      	ldr	r3, [r4, #0]
    3a06:	b11b      	cbz	r3, 3a10 <nrf_cc310_platform_init_no_rng+0x10>
    3a08:	2301      	movs	r3, #1
    3a0a:	2000      	movs	r0, #0
    3a0c:	6023      	str	r3, [r4, #0]
    3a0e:	bd10      	pop	{r4, pc}
    3a10:	f000 f87c 	bl	3b0c <CC_LibInitNoRng>
    3a14:	2800      	cmp	r0, #0
    3a16:	d0f7      	beq.n	3a08 <nrf_cc310_platform_init_no_rng+0x8>
    3a18:	3801      	subs	r0, #1
    3a1a:	2806      	cmp	r0, #6
    3a1c:	bf96      	itet	ls
    3a1e:	4b03      	ldrls	r3, [pc, #12]	; (3a2c <nrf_cc310_platform_init_no_rng+0x2c>)
    3a20:	4803      	ldrhi	r0, [pc, #12]	; (3a30 <nrf_cc310_platform_init_no_rng+0x30>)
    3a22:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
    3a26:	bd10      	pop	{r4, pc}
    3a28:	2000083c 	.word	0x2000083c
    3a2c:	000052fc 	.word	0x000052fc
    3a30:	ffff8ffe 	.word	0xffff8ffe

00003a34 <nrf_cc310_platform_abort>:
    3a34:	f3bf 8f4f 	dsb	sy
    3a38:	4905      	ldr	r1, [pc, #20]	; (3a50 <nrf_cc310_platform_abort+0x1c>)
    3a3a:	4b06      	ldr	r3, [pc, #24]	; (3a54 <nrf_cc310_platform_abort+0x20>)
    3a3c:	68ca      	ldr	r2, [r1, #12]
    3a3e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3a42:	4313      	orrs	r3, r2
    3a44:	60cb      	str	r3, [r1, #12]
    3a46:	f3bf 8f4f 	dsb	sy
    3a4a:	bf00      	nop
    3a4c:	e7fd      	b.n	3a4a <nrf_cc310_platform_abort+0x16>
    3a4e:	bf00      	nop
    3a50:	e000ed00 	.word	0xe000ed00
    3a54:	05fa0004 	.word	0x05fa0004

00003a58 <CC_PalAbort>:
    3a58:	4b01      	ldr	r3, [pc, #4]	; (3a60 <CC_PalAbort+0x8>)
    3a5a:	685b      	ldr	r3, [r3, #4]
    3a5c:	4718      	bx	r3
    3a5e:	bf00      	nop
    3a60:	20000090 	.word	0x20000090

00003a64 <nrf_cc310_platform_set_abort>:
    3a64:	4b02      	ldr	r3, [pc, #8]	; (3a70 <nrf_cc310_platform_set_abort+0xc>)
    3a66:	e9d0 1200 	ldrd	r1, r2, [r0]
    3a6a:	e9c3 1200 	strd	r1, r2, [r3]
    3a6e:	4770      	bx	lr
    3a70:	20000090 	.word	0x20000090

00003a74 <mutex_free>:
    3a74:	4770      	bx	lr
    3a76:	bf00      	nop

00003a78 <mutex_unlock>:
    3a78:	b510      	push	{r4, lr}
    3a7a:	4604      	mov	r4, r0
    3a7c:	b120      	cbz	r0, 3a88 <mutex_unlock+0x10>
    3a7e:	f3bf 8f5f 	dmb	sy
    3a82:	2000      	movs	r0, #0
    3a84:	6020      	str	r0, [r4, #0]
    3a86:	bd10      	pop	{r4, pc}
    3a88:	4803      	ldr	r0, [pc, #12]	; (3a98 <mutex_unlock+0x20>)
    3a8a:	f7ff ffe5 	bl	3a58 <CC_PalAbort>
    3a8e:	f3bf 8f5f 	dmb	sy
    3a92:	2000      	movs	r0, #0
    3a94:	6020      	str	r0, [r4, #0]
    3a96:	bd10      	pop	{r4, pc}
    3a98:	0000533c 	.word	0x0000533c

00003a9c <mutex_init>:
    3a9c:	b510      	push	{r4, lr}
    3a9e:	4604      	mov	r4, r0
    3aa0:	b110      	cbz	r0, 3aa8 <mutex_init+0xc>
    3aa2:	2300      	movs	r3, #0
    3aa4:	6023      	str	r3, [r4, #0]
    3aa6:	bd10      	pop	{r4, pc}
    3aa8:	4802      	ldr	r0, [pc, #8]	; (3ab4 <mutex_init+0x18>)
    3aaa:	f7ff ffd5 	bl	3a58 <CC_PalAbort>
    3aae:	2300      	movs	r3, #0
    3ab0:	6023      	str	r3, [r4, #0]
    3ab2:	bd10      	pop	{r4, pc}
    3ab4:	00005318 	.word	0x00005318

00003ab8 <mutex_lock>:
    3ab8:	b150      	cbz	r0, 3ad0 <mutex_lock+0x18>
    3aba:	2201      	movs	r2, #1
    3abc:	e8d0 3fef 	ldaex	r3, [r0]
    3ac0:	e8c0 2fe1 	stlex	r1, r2, [r0]
    3ac4:	2900      	cmp	r1, #0
    3ac6:	d1f9      	bne.n	3abc <mutex_lock+0x4>
    3ac8:	2b01      	cmp	r3, #1
    3aca:	d0f7      	beq.n	3abc <mutex_lock+0x4>
    3acc:	f3bf 8f5f 	dmb	sy
    3ad0:	2000      	movs	r0, #0
    3ad2:	4770      	bx	lr

00003ad4 <nrf_cc310_platform_set_mutexes>:
    3ad4:	b470      	push	{r4, r5, r6}
    3ad6:	4b0b      	ldr	r3, [pc, #44]	; (3b04 <nrf_cc310_platform_set_mutexes+0x30>)
    3ad8:	6806      	ldr	r6, [r0, #0]
    3ada:	68c2      	ldr	r2, [r0, #12]
    3adc:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
    3ae0:	e9c3 4202 	strd	r4, r2, [r3, #8]
    3ae4:	e9c3 6500 	strd	r6, r5, [r3]
    3ae8:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
    3aec:	680e      	ldr	r6, [r1, #0]
    3aee:	4b06      	ldr	r3, [pc, #24]	; (3b08 <nrf_cc310_platform_set_mutexes+0x34>)
    3af0:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
    3af4:	e9c3 6500 	strd	r6, r5, [r3]
    3af8:	e9c3 4002 	strd	r4, r0, [r3, #8]
    3afc:	611a      	str	r2, [r3, #16]
    3afe:	bc70      	pop	{r4, r5, r6}
    3b00:	4770      	bx	lr
    3b02:	bf00      	nop
    3b04:	20000098 	.word	0x20000098
    3b08:	200000a8 	.word	0x200000a8

00003b0c <CC_LibInitNoRng>:
    3b0c:	b510      	push	{r4, lr}
    3b0e:	f7ff fe7d 	bl	380c <CC_HalInit>
    3b12:	b970      	cbnz	r0, 3b32 <CC_LibInitNoRng+0x26>
    3b14:	f7ff fda8 	bl	3668 <CC_PalInit>
    3b18:	b980      	cbnz	r0, 3b3c <CC_LibInitNoRng+0x30>
    3b1a:	f7ff fe35 	bl	3788 <CC_PalPowerSaveModeSelect>
    3b1e:	b980      	cbnz	r0, 3b42 <CC_LibInitNoRng+0x36>
    3b20:	4b11      	ldr	r3, [pc, #68]	; (3b68 <CC_LibInitNoRng+0x5c>)
    3b22:	681b      	ldr	r3, [r3, #0]
    3b24:	0e1b      	lsrs	r3, r3, #24
    3b26:	2bf0      	cmp	r3, #240	; 0xf0
    3b28:	d00d      	beq.n	3b46 <CC_LibInitNoRng+0x3a>
    3b2a:	2406      	movs	r4, #6
    3b2c:	f7ff fe70 	bl	3810 <CC_HalTerminate>
    3b30:	e000      	b.n	3b34 <CC_LibInitNoRng+0x28>
    3b32:	2403      	movs	r4, #3
    3b34:	f7ff fdc6 	bl	36c4 <CC_PalTerminate>
    3b38:	4620      	mov	r0, r4
    3b3a:	bd10      	pop	{r4, pc}
    3b3c:	2404      	movs	r4, #4
    3b3e:	4620      	mov	r0, r4
    3b40:	bd10      	pop	{r4, pc}
    3b42:	2400      	movs	r4, #0
    3b44:	e7f2      	b.n	3b2c <CC_LibInitNoRng+0x20>
    3b46:	4a09      	ldr	r2, [pc, #36]	; (3b6c <CC_LibInitNoRng+0x60>)
    3b48:	4b09      	ldr	r3, [pc, #36]	; (3b70 <CC_LibInitNoRng+0x64>)
    3b4a:	6812      	ldr	r2, [r2, #0]
    3b4c:	429a      	cmp	r2, r3
    3b4e:	d001      	beq.n	3b54 <CC_LibInitNoRng+0x48>
    3b50:	2407      	movs	r4, #7
    3b52:	e7eb      	b.n	3b2c <CC_LibInitNoRng+0x20>
    3b54:	2001      	movs	r0, #1
    3b56:	f7ff fe17 	bl	3788 <CC_PalPowerSaveModeSelect>
    3b5a:	2800      	cmp	r0, #0
    3b5c:	d1f1      	bne.n	3b42 <CC_LibInitNoRng+0x36>
    3b5e:	4b05      	ldr	r3, [pc, #20]	; (3b74 <CC_LibInitNoRng+0x68>)
    3b60:	4604      	mov	r4, r0
    3b62:	6018      	str	r0, [r3, #0]
    3b64:	e7e8      	b.n	3b38 <CC_LibInitNoRng+0x2c>
    3b66:	bf00      	nop
    3b68:	50841928 	.word	0x50841928
    3b6c:	50841a24 	.word	0x50841a24
    3b70:	20e00000 	.word	0x20e00000
    3b74:	50841a0c 	.word	0x50841a0c

00003b78 <CC_LibInitRngModule>:
    3b78:	b530      	push	{r4, r5, lr}
    3b7a:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
    3b7e:	f44f 7208 	mov.w	r2, #544	; 0x220
    3b82:	2100      	movs	r1, #0
    3b84:	a80c      	add	r0, sp, #48	; 0x30
    3b86:	f000 ff20 	bl	49ca <memset>
    3b8a:	2300      	movs	r3, #0
    3b8c:	a802      	add	r0, sp, #8
    3b8e:	4619      	mov	r1, r3
    3b90:	2228      	movs	r2, #40	; 0x28
    3b92:	9301      	str	r3, [sp, #4]
    3b94:	f000 ff19 	bl	49ca <memset>
    3b98:	a802      	add	r0, sp, #8
    3b9a:	f7ff fed1 	bl	3940 <RNG_PLAT_SetUserRngParameters>
    3b9e:	b118      	cbz	r0, 3ba8 <CC_LibInitRngModule+0x30>
    3ba0:	2005      	movs	r0, #5
    3ba2:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
    3ba6:	bd30      	pop	{r4, r5, pc}
    3ba8:	4d1c      	ldr	r5, [pc, #112]	; (3c1c <CC_LibInitRngModule+0xa4>)
    3baa:	f04f 31ff 	mov.w	r1, #4294967295
    3bae:	6828      	ldr	r0, [r5, #0]
    3bb0:	f7ff fdba 	bl	3728 <CC_PalMutexLock>
    3bb4:	4604      	mov	r4, r0
    3bb6:	b9f0      	cbnz	r0, 3bf6 <CC_LibInitRngModule+0x7e>
    3bb8:	2000      	movs	r0, #0
    3bba:	f7ff fde5 	bl	3788 <CC_PalPowerSaveModeSelect>
    3bbe:	b9b0      	cbnz	r0, 3bee <CC_LibInitRngModule+0x76>
    3bc0:	aa0c      	add	r2, sp, #48	; 0x30
    3bc2:	a902      	add	r1, sp, #8
    3bc4:	a801      	add	r0, sp, #4
    3bc6:	f000 fbd5 	bl	4374 <LLF_RND_RunTrngStartupTest>
    3bca:	4604      	mov	r4, r0
    3bcc:	2001      	movs	r0, #1
    3bce:	f7ff fddb 	bl	3788 <CC_PalPowerSaveModeSelect>
    3bd2:	b9f0      	cbnz	r0, 3c12 <CC_LibInitRngModule+0x9a>
    3bd4:	6828      	ldr	r0, [r5, #0]
    3bd6:	f7ff fdaf 	bl	3738 <CC_PalMutexUnlock>
    3bda:	b110      	cbz	r0, 3be2 <CC_LibInitRngModule+0x6a>
    3bdc:	4810      	ldr	r0, [pc, #64]	; (3c20 <CC_LibInitRngModule+0xa8>)
    3bde:	f7ff ff3b 	bl	3a58 <CC_PalAbort>
    3be2:	4620      	mov	r0, r4
    3be4:	2c00      	cmp	r4, #0
    3be6:	d1db      	bne.n	3ba0 <CC_LibInitRngModule+0x28>
    3be8:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
    3bec:	bd30      	pop	{r4, r5, pc}
    3bee:	480d      	ldr	r0, [pc, #52]	; (3c24 <CC_LibInitRngModule+0xac>)
    3bf0:	f7ff ff32 	bl	3a58 <CC_PalAbort>
    3bf4:	e7e4      	b.n	3bc0 <CC_LibInitRngModule+0x48>
    3bf6:	480c      	ldr	r0, [pc, #48]	; (3c28 <CC_LibInitRngModule+0xb0>)
    3bf8:	f7ff ff2e 	bl	3a58 <CC_PalAbort>
    3bfc:	2c01      	cmp	r4, #1
    3bfe:	d1db      	bne.n	3bb8 <CC_LibInitRngModule+0x40>
    3c00:	6828      	ldr	r0, [r5, #0]
    3c02:	f7ff fd99 	bl	3738 <CC_PalMutexUnlock>
    3c06:	2800      	cmp	r0, #0
    3c08:	d0ca      	beq.n	3ba0 <CC_LibInitRngModule+0x28>
    3c0a:	4805      	ldr	r0, [pc, #20]	; (3c20 <CC_LibInitRngModule+0xa8>)
    3c0c:	f7ff ff24 	bl	3a58 <CC_PalAbort>
    3c10:	e7c6      	b.n	3ba0 <CC_LibInitRngModule+0x28>
    3c12:	4806      	ldr	r0, [pc, #24]	; (3c2c <CC_LibInitRngModule+0xb4>)
    3c14:	f7ff ff20 	bl	3a58 <CC_PalAbort>
    3c18:	e7dc      	b.n	3bd4 <CC_LibInitRngModule+0x5c>
    3c1a:	bf00      	nop
    3c1c:	2000008c 	.word	0x2000008c
    3c20:	00005374 	.word	0x00005374
    3c24:	0000538c 	.word	0x0000538c
    3c28:	0000535c 	.word	0x0000535c
    3c2c:	000053ac 	.word	0x000053ac

00003c30 <CC_LibInit>:
    3c30:	b508      	push	{r3, lr}
    3c32:	f7ff fdeb 	bl	380c <CC_HalInit>
    3c36:	b118      	cbz	r0, 3c40 <CC_LibInit+0x10>
    3c38:	f7ff fd44 	bl	36c4 <CC_PalTerminate>
    3c3c:	2003      	movs	r0, #3
    3c3e:	bd08      	pop	{r3, pc}
    3c40:	f7ff fd12 	bl	3668 <CC_PalInit>
    3c44:	b968      	cbnz	r0, 3c62 <CC_LibInit+0x32>
    3c46:	f7ff fd9f 	bl	3788 <CC_PalPowerSaveModeSelect>
    3c4a:	b960      	cbnz	r0, 3c66 <CC_LibInit+0x36>
    3c4c:	4b15      	ldr	r3, [pc, #84]	; (3ca4 <CC_LibInit+0x74>)
    3c4e:	681b      	ldr	r3, [r3, #0]
    3c50:	0e1b      	lsrs	r3, r3, #24
    3c52:	2bf0      	cmp	r3, #240	; 0xf0
    3c54:	d012      	beq.n	3c7c <CC_LibInit+0x4c>
    3c56:	f7ff fddb 	bl	3810 <CC_HalTerminate>
    3c5a:	f7ff fd33 	bl	36c4 <CC_PalTerminate>
    3c5e:	2006      	movs	r0, #6
    3c60:	bd08      	pop	{r3, pc}
    3c62:	2004      	movs	r0, #4
    3c64:	bd08      	pop	{r3, pc}
    3c66:	f7ff fdd3 	bl	3810 <CC_HalTerminate>
    3c6a:	f7ff fd2b 	bl	36c4 <CC_PalTerminate>
    3c6e:	f7ff ff83 	bl	3b78 <CC_LibInitRngModule>
    3c72:	2800      	cmp	r0, #0
    3c74:	bf0c      	ite	eq
    3c76:	2000      	moveq	r0, #0
    3c78:	2005      	movne	r0, #5
    3c7a:	bd08      	pop	{r3, pc}
    3c7c:	4a0a      	ldr	r2, [pc, #40]	; (3ca8 <CC_LibInit+0x78>)
    3c7e:	4b0b      	ldr	r3, [pc, #44]	; (3cac <CC_LibInit+0x7c>)
    3c80:	6812      	ldr	r2, [r2, #0]
    3c82:	429a      	cmp	r2, r3
    3c84:	d005      	beq.n	3c92 <CC_LibInit+0x62>
    3c86:	f7ff fdc3 	bl	3810 <CC_HalTerminate>
    3c8a:	f7ff fd1b 	bl	36c4 <CC_PalTerminate>
    3c8e:	2007      	movs	r0, #7
    3c90:	bd08      	pop	{r3, pc}
    3c92:	2001      	movs	r0, #1
    3c94:	f7ff fd78 	bl	3788 <CC_PalPowerSaveModeSelect>
    3c98:	2800      	cmp	r0, #0
    3c9a:	d1e4      	bne.n	3c66 <CC_LibInit+0x36>
    3c9c:	4b04      	ldr	r3, [pc, #16]	; (3cb0 <CC_LibInit+0x80>)
    3c9e:	6018      	str	r0, [r3, #0]
    3ca0:	e7e5      	b.n	3c6e <CC_LibInit+0x3e>
    3ca2:	bf00      	nop
    3ca4:	50841928 	.word	0x50841928
    3ca8:	50841a24 	.word	0x50841a24
    3cac:	20e00000 	.word	0x20e00000
    3cb0:	50841a0c 	.word	0x50841a0c

00003cb4 <CC_PalTrngParamGet>:
    3cb4:	b118      	cbz	r0, 3cbe <CC_PalTrngParamGet+0xa>
    3cb6:	b111      	cbz	r1, 3cbe <CC_PalTrngParamGet+0xa>
    3cb8:	680b      	ldr	r3, [r1, #0]
    3cba:	2b1c      	cmp	r3, #28
    3cbc:	d001      	beq.n	3cc2 <CC_PalTrngParamGet+0xe>
    3cbe:	2001      	movs	r0, #1
    3cc0:	4770      	bx	lr
    3cc2:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    3cc6:	4a3a      	ldr	r2, [pc, #232]	; (3db0 <CC_PalTrngParamGet+0xfc>)
    3cc8:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	; 0xc10
    3ccc:	4291      	cmp	r1, r2
    3cce:	d05a      	beq.n	3d86 <CC_PalTrngParamGet+0xd2>
    3cd0:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    3cd4:	3201      	adds	r2, #1
    3cd6:	d056      	beq.n	3d86 <CC_PalTrngParamGet+0xd2>
    3cd8:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
    3cdc:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    3ce0:	6002      	str	r2, [r0, #0]
    3ce2:	f8d3 1c14 	ldr.w	r1, [r3, #3092]	; 0xc14
    3ce6:	4a33      	ldr	r2, [pc, #204]	; (3db4 <CC_PalTrngParamGet+0x100>)
    3ce8:	4291      	cmp	r1, r2
    3cea:	d05e      	beq.n	3daa <CC_PalTrngParamGet+0xf6>
    3cec:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    3cf0:	3201      	adds	r2, #1
    3cf2:	d05a      	beq.n	3daa <CC_PalTrngParamGet+0xf6>
    3cf4:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
    3cf8:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    3cfc:	6042      	str	r2, [r0, #4]
    3cfe:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    3d02:	f512 7f94 	cmn.w	r2, #296	; 0x128
    3d06:	d04d      	beq.n	3da4 <CC_PalTrngParamGet+0xf0>
    3d08:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    3d0c:	3201      	adds	r2, #1
    3d0e:	d049      	beq.n	3da4 <CC_PalTrngParamGet+0xf0>
    3d10:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
    3d14:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    3d18:	6082      	str	r2, [r0, #8]
    3d1a:	f8d3 1c1c 	ldr.w	r1, [r3, #3100]	; 0xc1c
    3d1e:	4a26      	ldr	r2, [pc, #152]	; (3db8 <CC_PalTrngParamGet+0x104>)
    3d20:	4291      	cmp	r1, r2
    3d22:	d03c      	beq.n	3d9e <CC_PalTrngParamGet+0xea>
    3d24:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    3d28:	3201      	adds	r2, #1
    3d2a:	d038      	beq.n	3d9e <CC_PalTrngParamGet+0xea>
    3d2c:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
    3d30:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    3d34:	60c2      	str	r2, [r0, #12]
    3d36:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    3d3a:	3270      	adds	r2, #112	; 0x70
    3d3c:	d02d      	beq.n	3d9a <CC_PalTrngParamGet+0xe6>
    3d3e:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    3d42:	3201      	adds	r2, #1
    3d44:	d029      	beq.n	3d9a <CC_PalTrngParamGet+0xe6>
    3d46:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
    3d4a:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    3d4e:	6102      	str	r2, [r0, #16]
    3d50:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    3d54:	32af      	adds	r2, #175	; 0xaf
    3d56:	d01e      	beq.n	3d96 <CC_PalTrngParamGet+0xe2>
    3d58:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    3d5c:	3201      	adds	r2, #1
    3d5e:	d01a      	beq.n	3d96 <CC_PalTrngParamGet+0xe2>
    3d60:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
    3d64:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    3d68:	6142      	str	r2, [r0, #20]
    3d6a:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
    3d6e:	4a13      	ldr	r2, [pc, #76]	; (3dbc <CC_PalTrngParamGet+0x108>)
    3d70:	4291      	cmp	r1, r2
    3d72:	d00b      	beq.n	3d8c <CC_PalTrngParamGet+0xd8>
    3d74:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
    3d78:	3201      	adds	r2, #1
    3d7a:	d007      	beq.n	3d8c <CC_PalTrngParamGet+0xd8>
    3d7c:	f8d3 3c08 	ldr.w	r3, [r3, #3080]	; 0xc08
    3d80:	6183      	str	r3, [r0, #24]
    3d82:	2000      	movs	r0, #0
    3d84:	4770      	bx	lr
    3d86:	f640 02fc 	movw	r2, #2300	; 0x8fc
    3d8a:	e7a7      	b.n	3cdc <CC_PalTrngParamGet+0x28>
    3d8c:	f240 3337 	movw	r3, #823	; 0x337
    3d90:	6183      	str	r3, [r0, #24]
    3d92:	2000      	movs	r0, #0
    3d94:	4770      	bx	lr
    3d96:	2251      	movs	r2, #81	; 0x51
    3d98:	e7e4      	b.n	3d64 <CC_PalTrngParamGet+0xb0>
    3d9a:	2290      	movs	r2, #144	; 0x90
    3d9c:	e7d5      	b.n	3d4a <CC_PalTrngParamGet+0x96>
    3d9e:	f642 1204 	movw	r2, #10500	; 0x2904
    3da2:	e7c5      	b.n	3d30 <CC_PalTrngParamGet+0x7c>
    3da4:	f640 62d8 	movw	r2, #3800	; 0xed8
    3da8:	e7b4      	b.n	3d14 <CC_PalTrngParamGet+0x60>
    3daa:	f242 02d0 	movw	r2, #8400	; 0x20d0
    3dae:	e7a3      	b.n	3cf8 <CC_PalTrngParamGet+0x44>
    3db0:	fffff8fc 	.word	0xfffff8fc
    3db4:	ffff20d0 	.word	0xffff20d0
    3db8:	ffff2904 	.word	0xffff2904
    3dbc:	fffff337 	.word	0xfffff337

00003dc0 <LLF_RND_AdaptiveProportionTest>:
    3dc0:	b3a8      	cbz	r0, 3e2e <LLF_RND_AdaptiveProportionTest+0x6e>
    3dc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3dc6:	1e4c      	subs	r4, r1, #1
    3dc8:	f5b4 7f04 	cmp.w	r4, #528	; 0x210
    3dcc:	d22c      	bcs.n	3e28 <LLF_RND_AdaptiveProportionTest+0x68>
    3dce:	b35b      	cbz	r3, 3e28 <LLF_RND_AdaptiveProportionTest+0x68>
    3dd0:	b352      	cbz	r2, 3e28 <LLF_RND_AdaptiveProportionTest+0x68>
    3dd2:	f04f 0c00 	mov.w	ip, #0
    3dd6:	00c9      	lsls	r1, r1, #3
    3dd8:	46e6      	mov	lr, ip
    3dda:	4665      	mov	r5, ip
    3ddc:	4664      	mov	r4, ip
    3dde:	1e4f      	subs	r7, r1, #1
    3de0:	f103 38ff 	add.w	r8, r3, #4294967295
    3de4:	e00c      	b.n	3e00 <LLF_RND_AdaptiveProportionTest+0x40>
    3de6:	42ab      	cmp	r3, r5
    3de8:	d016      	beq.n	3e18 <LLF_RND_AdaptiveProportionTest+0x58>
    3dea:	458e      	cmp	lr, r1
    3dec:	d101      	bne.n	3df2 <LLF_RND_AdaptiveProportionTest+0x32>
    3dee:	f10c 0c01 	add.w	ip, ip, #1
    3df2:	45a8      	cmp	r8, r5
    3df4:	d016      	beq.n	3e24 <LLF_RND_AdaptiveProportionTest+0x64>
    3df6:	3401      	adds	r4, #1
    3df8:	42bc      	cmp	r4, r7
    3dfa:	f105 0501 	add.w	r5, r5, #1
    3dfe:	d818      	bhi.n	3e32 <LLF_RND_AdaptiveProportionTest+0x72>
    3e00:	0961      	lsrs	r1, r4, #5
    3e02:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    3e06:	f004 061f 	and.w	r6, r4, #31
    3e0a:	40f1      	lsrs	r1, r6
    3e0c:	2e1f      	cmp	r6, #31
    3e0e:	bf18      	it	ne
    3e10:	f001 0101 	andne.w	r1, r1, #1
    3e14:	2c00      	cmp	r4, #0
    3e16:	d1e6      	bne.n	3de6 <LLF_RND_AdaptiveProportionTest+0x26>
    3e18:	2500      	movs	r5, #0
    3e1a:	45a8      	cmp	r8, r5
    3e1c:	468e      	mov	lr, r1
    3e1e:	f04f 0c01 	mov.w	ip, #1
    3e22:	d1e8      	bne.n	3df6 <LLF_RND_AdaptiveProportionTest+0x36>
    3e24:	4562      	cmp	r2, ip
    3e26:	d2e6      	bcs.n	3df6 <LLF_RND_AdaptiveProportionTest+0x36>
    3e28:	4803      	ldr	r0, [pc, #12]	; (3e38 <LLF_RND_AdaptiveProportionTest+0x78>)
    3e2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3e2e:	4802      	ldr	r0, [pc, #8]	; (3e38 <LLF_RND_AdaptiveProportionTest+0x78>)
    3e30:	4770      	bx	lr
    3e32:	2000      	movs	r0, #0
    3e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3e38:	00f10c37 	.word	0x00f10c37

00003e3c <getTrngSource>:
    3e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3e40:	b08f      	sub	sp, #60	; 0x3c
    3e42:	460d      	mov	r5, r1
    3e44:	e9dd 4119 	ldrd	r4, r1, [sp, #100]	; 0x64
    3e48:	4683      	mov	fp, r0
    3e4a:	2900      	cmp	r1, #0
    3e4c:	d157      	bne.n	3efe <getTrngSource+0xc2>
    3e4e:	6929      	ldr	r1, [r5, #16]
    3e50:	9103      	str	r1, [sp, #12]
    3e52:	2100      	movs	r1, #0
    3e54:	601c      	str	r4, [r3, #0]
    3e56:	9b18      	ldr	r3, [sp, #96]	; 0x60
    3e58:	6019      	str	r1, [r3, #0]
    3e5a:	2a00      	cmp	r2, #0
    3e5c:	f000 8122 	beq.w	40a4 <getTrngSource+0x268>
    3e60:	4a81      	ldr	r2, [pc, #516]	; (4068 <getTrngSource+0x22c>)
    3e62:	4b82      	ldr	r3, [pc, #520]	; (406c <getTrngSource+0x230>)
    3e64:	6811      	ldr	r1, [r2, #0]
    3e66:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    3e68:	681b      	ldr	r3, [r3, #0]
    3e6a:	429a      	cmp	r2, r3
    3e6c:	d157      	bne.n	3f1e <getTrngSource+0xe2>
    3e6e:	290a      	cmp	r1, #10
    3e70:	d155      	bne.n	3f1e <getTrngSource+0xe2>
    3e72:	f89b 3003 	ldrb.w	r3, [fp, #3]
    3e76:	9306      	str	r3, [sp, #24]
    3e78:	9903      	ldr	r1, [sp, #12]
    3e7a:	2304      	movs	r3, #4
    3e7c:	4608      	mov	r0, r1
    3e7e:	4a7c      	ldr	r2, [pc, #496]	; (4070 <getTrngSource+0x234>)
    3e80:	9302      	str	r3, [sp, #8]
    3e82:	fba2 0200 	umull	r0, r2, r2, r0
    3e86:	0892      	lsrs	r2, r2, #2
    3e88:	00cb      	lsls	r3, r1, #3
    3e8a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    3e8e:	f104 0008 	add.w	r0, r4, #8
    3e92:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
    3e96:	3b01      	subs	r3, #1
    3e98:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 406c <getTrngSource+0x230>
    3e9c:	f8df a200 	ldr.w	sl, [pc, #512]	; 40a0 <getTrngSource+0x264>
    3ea0:	9004      	str	r0, [sp, #16]
    3ea2:	9200      	str	r2, [sp, #0]
    3ea4:	9305      	str	r3, [sp, #20]
    3ea6:	9b18      	ldr	r3, [sp, #96]	; 0x60
    3ea8:	9c03      	ldr	r4, [sp, #12]
    3eaa:	601c      	str	r4, [r3, #0]
    3eac:	2c00      	cmp	r4, #0
    3eae:	f000 80cc 	beq.w	404a <getTrngSource+0x20e>
    3eb2:	2600      	movs	r6, #0
    3eb4:	9f04      	ldr	r7, [sp, #16]
    3eb6:	f000 faa9 	bl	440c <LLF_RND_TurnOffTrng>
    3eba:	2300      	movs	r3, #0
    3ebc:	9307      	str	r3, [sp, #28]
    3ebe:	9b06      	ldr	r3, [sp, #24]
    3ec0:	f1bb 0f00 	cmp.w	fp, #0
    3ec4:	d03a      	beq.n	3f3c <getTrngSource+0x100>
    3ec6:	2d00      	cmp	r5, #0
    3ec8:	d034      	beq.n	3f34 <getTrngSource+0xf8>
    3eca:	bb53      	cbnz	r3, 3f22 <getTrngSource+0xe6>
    3ecc:	005b      	lsls	r3, r3, #1
    3ece:	9306      	str	r3, [sp, #24]
    3ed0:	f1bb 0f00 	cmp.w	fp, #0
    3ed4:	d036      	beq.n	3f44 <getTrngSource+0x108>
    3ed6:	2d00      	cmp	r5, #0
    3ed8:	d034      	beq.n	3f44 <getTrngSource+0x108>
    3eda:	b1e3      	cbz	r3, 3f16 <getTrngSource+0xda>
    3edc:	a906      	add	r1, sp, #24
    3ede:	4628      	mov	r0, r5
    3ee0:	f000 fa84 	bl	43ec <LLF_RND_GetFastestRosc>
    3ee4:	2800      	cmp	r0, #0
    3ee6:	f000 817d 	beq.w	41e4 <getTrngSource+0x3a8>
    3eea:	4b62      	ldr	r3, [pc, #392]	; (4074 <getTrngSource+0x238>)
    3eec:	4298      	cmp	r0, r3
    3eee:	d012      	beq.n	3f16 <getTrngSource+0xda>
    3ef0:	9000      	str	r0, [sp, #0]
    3ef2:	f000 fa8b 	bl	440c <LLF_RND_TurnOffTrng>
    3ef6:	9800      	ldr	r0, [sp, #0]
    3ef8:	b00f      	add	sp, #60	; 0x3c
    3efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3efe:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
    3f02:	f8d1 0c0c 	ldr.w	r0, [r1, #3084]	; 0xc0c
    3f06:	3001      	adds	r0, #1
    3f08:	bf0c      	ite	eq
    3f0a:	f44f 7104 	moveq.w	r1, #528	; 0x210
    3f0e:	f8d1 1c0c 	ldrne.w	r1, [r1, #3084]	; 0xc0c
    3f12:	9103      	str	r1, [sp, #12]
    3f14:	e79d      	b.n	3e52 <getTrngSource+0x16>
    3f16:	6a2b      	ldr	r3, [r5, #32]
    3f18:	b973      	cbnz	r3, 3f38 <getTrngSource+0xfc>
    3f1a:	4856      	ldr	r0, [pc, #344]	; (4074 <getTrngSource+0x238>)
    3f1c:	e7e8      	b.n	3ef0 <getTrngSource+0xb4>
    3f1e:	4856      	ldr	r0, [pc, #344]	; (4078 <getTrngSource+0x23c>)
    3f20:	e7e6      	b.n	3ef0 <getTrngSource+0xb4>
    3f22:	a906      	add	r1, sp, #24
    3f24:	4628      	mov	r0, r5
    3f26:	f000 fa61 	bl	43ec <LLF_RND_GetFastestRosc>
    3f2a:	b168      	cbz	r0, 3f48 <getTrngSource+0x10c>
    3f2c:	4b53      	ldr	r3, [pc, #332]	; (407c <getTrngSource+0x240>)
    3f2e:	4298      	cmp	r0, r3
    3f30:	d0de      	beq.n	3ef0 <getTrngSource+0xb4>
    3f32:	9b06      	ldr	r3, [sp, #24]
    3f34:	2b08      	cmp	r3, #8
    3f36:	d1c9      	bne.n	3ecc <getTrngSource+0x90>
    3f38:	4851      	ldr	r0, [pc, #324]	; (4080 <getTrngSource+0x244>)
    3f3a:	e7d9      	b.n	3ef0 <getTrngSource+0xb4>
    3f3c:	2b08      	cmp	r3, #8
    3f3e:	d0fb      	beq.n	3f38 <getTrngSource+0xfc>
    3f40:	005b      	lsls	r3, r3, #1
    3f42:	9306      	str	r3, [sp, #24]
    3f44:	484f      	ldr	r0, [pc, #316]	; (4084 <getTrngSource+0x248>)
    3f46:	e7d3      	b.n	3ef0 <getTrngSource+0xb4>
    3f48:	4629      	mov	r1, r5
    3f4a:	9806      	ldr	r0, [sp, #24]
    3f4c:	f000 fa30 	bl	43b0 <LLF_RND_GetRoscSampleCnt>
    3f50:	2800      	cmp	r0, #0
    3f52:	d1eb      	bne.n	3f2c <getTrngSource+0xf0>
    3f54:	9b06      	ldr	r3, [sp, #24]
    3f56:	2b08      	cmp	r3, #8
    3f58:	f000 810e 	beq.w	4178 <getTrngSource+0x33c>
    3f5c:	2b04      	cmp	r3, #4
    3f5e:	f000 8131 	beq.w	41c4 <getTrngSource+0x388>
    3f62:	f1a3 0302 	sub.w	r3, r3, #2
    3f66:	fab3 f383 	clz	r3, r3
    3f6a:	095b      	lsrs	r3, r3, #5
    3f6c:	9301      	str	r3, [sp, #4]
    3f6e:	2301      	movs	r3, #1
    3f70:	4619      	mov	r1, r3
    3f72:	4a45      	ldr	r2, [pc, #276]	; (4088 <getTrngSource+0x24c>)
    3f74:	6013      	str	r3, [r2, #0]
    3f76:	f842 3c84 	str.w	r3, [r2, #-132]
    3f7a:	4b43      	ldr	r3, [pc, #268]	; (4088 <getTrngSource+0x24c>)
    3f7c:	6019      	str	r1, [r3, #0]
    3f7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3f80:	f8c9 3000 	str.w	r3, [r9]
    3f84:	f8d9 2000 	ldr.w	r2, [r9]
    3f88:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3f8a:	429a      	cmp	r2, r3
    3f8c:	d1f5      	bne.n	3f7a <getTrngSource+0x13e>
    3f8e:	f04f 0800 	mov.w	r8, #0
    3f92:	f04f 30ff 	mov.w	r0, #4294967295
    3f96:	f8ca 8000 	str.w	r8, [sl]
    3f9a:	f7ff fc3b 	bl	3814 <CC_HalClearInterruptBit>
    3f9e:	4a3b      	ldr	r2, [pc, #236]	; (408c <getTrngSource+0x250>)
    3fa0:	4b3b      	ldr	r3, [pc, #236]	; (4090 <getTrngSource+0x254>)
    3fa2:	4640      	mov	r0, r8
    3fa4:	601a      	str	r2, [r3, #0]
    3fa6:	f7ff fc43 	bl	3830 <CC_HalMaskInterrupt>
    3faa:	220a      	movs	r2, #10
    3fac:	9801      	ldr	r0, [sp, #4]
    3fae:	4939      	ldr	r1, [pc, #228]	; (4094 <getTrngSource+0x258>)
    3fb0:	4b2d      	ldr	r3, [pc, #180]	; (4068 <getTrngSource+0x22c>)
    3fb2:	6008      	str	r0, [r1, #0]
    3fb4:	601a      	str	r2, [r3, #0]
    3fb6:	692a      	ldr	r2, [r5, #16]
    3fb8:	f1a8 3855 	sub.w	r8, r8, #1431655765	; 0x55555555
    3fbc:	fba8 1202 	umull	r1, r2, r8, r2
    3fc0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3fc2:	0912      	lsrs	r2, r2, #4
    3fc4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    3fc8:	03db      	lsls	r3, r3, #15
    3fca:	fb03 f302 	mul.w	r3, r3, r2
    3fce:	4a32      	ldr	r2, [pc, #200]	; (4098 <getTrngSource+0x25c>)
    3fd0:	099b      	lsrs	r3, r3, #6
    3fd2:	6013      	str	r3, [r2, #0]
    3fd4:	2301      	movs	r3, #1
    3fd6:	f8ca 3000 	str.w	r3, [sl]
    3fda:	9906      	ldr	r1, [sp, #24]
    3fdc:	f8db 2000 	ldr.w	r2, [fp]
    3fe0:	020b      	lsls	r3, r1, #8
    3fe2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    3fe6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    3fea:	4313      	orrs	r3, r2
    3fec:	f8cb 3000 	str.w	r3, [fp]
    3ff0:	a807      	add	r0, sp, #28
    3ff2:	f000 f9cd 	bl	4390 <LLF_RND_WaitRngInterrupt>
    3ff6:	2800      	cmp	r0, #0
    3ff8:	d198      	bne.n	3f2c <getTrngSource+0xf0>
    3ffa:	4b28      	ldr	r3, [pc, #160]	; (409c <getTrngSource+0x260>)
    3ffc:	fba8 2804 	umull	r2, r8, r8, r4
    4000:	681a      	ldr	r2, [r3, #0]
    4002:	3314      	adds	r3, #20
    4004:	9208      	str	r2, [sp, #32]
    4006:	f853 2c10 	ldr.w	r2, [r3, #-16]
    400a:	ebb6 0f98 	cmp.w	r6, r8, lsr #2
    400e:	9209      	str	r2, [sp, #36]	; 0x24
    4010:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    4014:	920a      	str	r2, [sp, #40]	; 0x28
    4016:	f853 2c08 	ldr.w	r2, [r3, #-8]
    401a:	920b      	str	r2, [sp, #44]	; 0x2c
    401c:	f853 2c04 	ldr.w	r2, [r3, #-4]
    4020:	920c      	str	r2, [sp, #48]	; 0x30
    4022:	681b      	ldr	r3, [r3, #0]
    4024:	930d      	str	r3, [sp, #52]	; 0x34
    4026:	d101      	bne.n	402c <getTrngSource+0x1f0>
    4028:	9b00      	ldr	r3, [sp, #0]
    402a:	b99b      	cbnz	r3, 4054 <getTrngSource+0x218>
    402c:	4638      	mov	r0, r7
    402e:	2218      	movs	r2, #24
    4030:	a908      	add	r1, sp, #32
    4032:	f7ff fb13 	bl	365c <CC_PalMemCopyPlat>
    4036:	3c18      	subs	r4, #24
    4038:	3718      	adds	r7, #24
    403a:	3601      	adds	r6, #1
    403c:	2c00      	cmp	r4, #0
    403e:	f47f af3a 	bne.w	3eb6 <getTrngSource+0x7a>
    4042:	9b04      	ldr	r3, [sp, #16]
    4044:	2b00      	cmp	r3, #0
    4046:	f040 809a 	bne.w	417e <getTrngSource+0x342>
    404a:	2300      	movs	r3, #0
    404c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    404e:	6013      	str	r3, [r2, #0]
    4050:	9b06      	ldr	r3, [sp, #24]
    4052:	e76f      	b.n	3f34 <getTrngSource+0xf8>
    4054:	461a      	mov	r2, r3
    4056:	4638      	mov	r0, r7
    4058:	a908      	add	r1, sp, #32
    405a:	1ae4      	subs	r4, r4, r3
    405c:	f7ff fafe 	bl	365c <CC_PalMemCopyPlat>
    4060:	9b00      	ldr	r3, [sp, #0]
    4062:	441f      	add	r7, r3
    4064:	e7e9      	b.n	403a <getTrngSource+0x1fe>
    4066:	bf00      	nop
    4068:	50841138 	.word	0x50841138
    406c:	50841130 	.word	0x50841130
    4070:	aaaaaaab 	.word	0xaaaaaaab
    4074:	00f10c31 	.word	0x00f10c31
    4078:	00f10c30 	.word	0x00f10c30
    407c:	00f10c02 	.word	0x00f10c02
    4080:	00f10c32 	.word	0x00f10c32
    4084:	00f10c35 	.word	0x00f10c35
    4088:	508411c4 	.word	0x508411c4
    408c:	0ffffffe 	.word	0x0ffffffe
    4090:	50841100 	.word	0x50841100
    4094:	5084110c 	.word	0x5084110c
    4098:	508411d8 	.word	0x508411d8
    409c:	50841114 	.word	0x50841114
    40a0:	5084112c 	.word	0x5084112c
    40a4:	f1bb 0f00 	cmp.w	fp, #0
    40a8:	f43f af4c 	beq.w	3f44 <getTrngSource+0x108>
    40ac:	2d00      	cmp	r5, #0
    40ae:	f43f af49 	beq.w	3f44 <getTrngSource+0x108>
    40b2:	2301      	movs	r3, #1
    40b4:	a90e      	add	r1, sp, #56	; 0x38
    40b6:	f841 3d20 	str.w	r3, [r1, #-32]!
    40ba:	f8cb 2000 	str.w	r2, [fp]
    40be:	4628      	mov	r0, r5
    40c0:	f000 f994 	bl	43ec <LLF_RND_GetFastestRosc>
    40c4:	2800      	cmp	r0, #0
    40c6:	f47f af13 	bne.w	3ef0 <getTrngSource+0xb4>
    40ca:	4629      	mov	r1, r5
    40cc:	9806      	ldr	r0, [sp, #24]
    40ce:	f000 f96f 	bl	43b0 <LLF_RND_GetRoscSampleCnt>
    40d2:	2800      	cmp	r0, #0
    40d4:	f47f af0c 	bne.w	3ef0 <getTrngSource+0xb4>
    40d8:	9f06      	ldr	r7, [sp, #24]
    40da:	2f08      	cmp	r7, #8
    40dc:	f000 80eb 	beq.w	42b6 <getTrngSource+0x47a>
    40e0:	2f04      	cmp	r7, #4
    40e2:	f000 80ea 	beq.w	42ba <getTrngSource+0x47e>
    40e6:	f1a7 0702 	sub.w	r7, r7, #2
    40ea:	fab7 f787 	clz	r7, r7
    40ee:	097f      	lsrs	r7, r7, #5
    40f0:	2201      	movs	r2, #1
    40f2:	4616      	mov	r6, r2
    40f4:	4b73      	ldr	r3, [pc, #460]	; (42c4 <getTrngSource+0x488>)
    40f6:	4974      	ldr	r1, [pc, #464]	; (42c8 <getTrngSource+0x48c>)
    40f8:	601a      	str	r2, [r3, #0]
    40fa:	4618      	mov	r0, r3
    40fc:	600a      	str	r2, [r1, #0]
    40fe:	3b94      	subs	r3, #148	; 0x94
    4100:	6006      	str	r6, [r0, #0]
    4102:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    4104:	601a      	str	r2, [r3, #0]
    4106:	6819      	ldr	r1, [r3, #0]
    4108:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    410a:	4291      	cmp	r1, r2
    410c:	d1f8      	bne.n	4100 <getTrngSource+0x2c4>
    410e:	f04f 0800 	mov.w	r8, #0
    4112:	4b6e      	ldr	r3, [pc, #440]	; (42cc <getTrngSource+0x490>)
    4114:	f04f 30ff 	mov.w	r0, #4294967295
    4118:	f8c3 8000 	str.w	r8, [r3]
    411c:	f7ff fb7a 	bl	3814 <CC_HalClearInterruptBit>
    4120:	4b6b      	ldr	r3, [pc, #428]	; (42d0 <getTrngSource+0x494>)
    4122:	4a6c      	ldr	r2, [pc, #432]	; (42d4 <getTrngSource+0x498>)
    4124:	4640      	mov	r0, r8
    4126:	601a      	str	r2, [r3, #0]
    4128:	f7ff fb82 	bl	3830 <CC_HalMaskInterrupt>
    412c:	220a      	movs	r2, #10
    412e:	496a      	ldr	r1, [pc, #424]	; (42d8 <getTrngSource+0x49c>)
    4130:	4b6a      	ldr	r3, [pc, #424]	; (42dc <getTrngSource+0x4a0>)
    4132:	600f      	str	r7, [r1, #0]
    4134:	601a      	str	r2, [r3, #0]
    4136:	991a      	ldr	r1, [sp, #104]	; 0x68
    4138:	692b      	ldr	r3, [r5, #16]
    413a:	2901      	cmp	r1, #1
    413c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    413e:	f000 80b1 	beq.w	42a4 <getTrngSource+0x468>
    4142:	4967      	ldr	r1, [pc, #412]	; (42e0 <getTrngSource+0x4a4>)
    4144:	fba1 1303 	umull	r1, r3, r1, r3
    4148:	091b      	lsrs	r3, r3, #4
    414a:	2101      	movs	r1, #1
    414c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    4150:	03d2      	lsls	r2, r2, #15
    4152:	fb03 f302 	mul.w	r3, r3, r2
    4156:	4a63      	ldr	r2, [pc, #396]	; (42e4 <getTrngSource+0x4a8>)
    4158:	099b      	lsrs	r3, r3, #6
    415a:	6013      	str	r3, [r2, #0]
    415c:	4b5b      	ldr	r3, [pc, #364]	; (42cc <getTrngSource+0x490>)
    415e:	6019      	str	r1, [r3, #0]
    4160:	9906      	ldr	r1, [sp, #24]
    4162:	f8db 2000 	ldr.w	r2, [fp]
    4166:	020b      	lsls	r3, r1, #8
    4168:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    416c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    4170:	4313      	orrs	r3, r2
    4172:	f8cb 3000 	str.w	r3, [fp]
    4176:	e67f      	b.n	3e78 <getTrngSource+0x3c>
    4178:	2303      	movs	r3, #3
    417a:	9301      	str	r3, [sp, #4]
    417c:	e6f7      	b.n	3f6e <getTrngSource+0x132>
    417e:	9b03      	ldr	r3, [sp, #12]
    4180:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
    4184:	f63f af61 	bhi.w	404a <getTrngSource+0x20e>
    4188:	e9dd 7c04 	ldrd	r7, ip, [sp, #16]
    418c:	4620      	mov	r0, r4
    418e:	4623      	mov	r3, r4
    4190:	696e      	ldr	r6, [r5, #20]
    4192:	e004      	b.n	419e <getTrngSource+0x362>
    4194:	2001      	movs	r0, #1
    4196:	3301      	adds	r3, #1
    4198:	4563      	cmp	r3, ip
    419a:	4614      	mov	r4, r2
    419c:	d815      	bhi.n	41ca <getTrngSource+0x38e>
    419e:	095a      	lsrs	r2, r3, #5
    41a0:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
    41a4:	f003 011f 	and.w	r1, r3, #31
    41a8:	40ca      	lsrs	r2, r1
    41aa:	291f      	cmp	r1, #31
    41ac:	bf18      	it	ne
    41ae:	f002 0201 	andne.w	r2, r2, #1
    41b2:	2b00      	cmp	r3, #0
    41b4:	d0ee      	beq.n	4194 <getTrngSource+0x358>
    41b6:	42a2      	cmp	r2, r4
    41b8:	d1ec      	bne.n	4194 <getTrngSource+0x358>
    41ba:	3001      	adds	r0, #1
    41bc:	4286      	cmp	r6, r0
    41be:	d1ea      	bne.n	4196 <getTrngSource+0x35a>
    41c0:	4849      	ldr	r0, [pc, #292]	; (42e8 <getTrngSource+0x4ac>)
    41c2:	e00b      	b.n	41dc <getTrngSource+0x3a0>
    41c4:	2302      	movs	r3, #2
    41c6:	9301      	str	r3, [sp, #4]
    41c8:	e6d1      	b.n	3f6e <getTrngSource+0x132>
    41ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
    41ce:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
    41d2:	69aa      	ldr	r2, [r5, #24]
    41d4:	f7ff fdf4 	bl	3dc0 <LLF_RND_AdaptiveProportionTest>
    41d8:	2800      	cmp	r0, #0
    41da:	d05d      	beq.n	4298 <getTrngSource+0x45c>
    41dc:	2300      	movs	r3, #0
    41de:	9a18      	ldr	r2, [sp, #96]	; 0x60
    41e0:	6013      	str	r3, [r2, #0]
    41e2:	e6a3      	b.n	3f2c <getTrngSource+0xf0>
    41e4:	4629      	mov	r1, r5
    41e6:	9806      	ldr	r0, [sp, #24]
    41e8:	f000 f8e2 	bl	43b0 <LLF_RND_GetRoscSampleCnt>
    41ec:	2800      	cmp	r0, #0
    41ee:	f47f ae7c 	bne.w	3eea <getTrngSource+0xae>
    41f2:	9c06      	ldr	r4, [sp, #24]
    41f4:	2c08      	cmp	r4, #8
    41f6:	d051      	beq.n	429c <getTrngSource+0x460>
    41f8:	2c04      	cmp	r4, #4
    41fa:	d051      	beq.n	42a0 <getTrngSource+0x464>
    41fc:	f1a4 0402 	sub.w	r4, r4, #2
    4200:	fab4 f484 	clz	r4, r4
    4204:	0964      	lsrs	r4, r4, #5
    4206:	2301      	movs	r3, #1
    4208:	461e      	mov	r6, r3
    420a:	4619      	mov	r1, r3
    420c:	4a2d      	ldr	r2, [pc, #180]	; (42c4 <getTrngSource+0x488>)
    420e:	6013      	str	r3, [r2, #0]
    4210:	f842 3c84 	str.w	r3, [r2, #-132]
    4214:	4b2b      	ldr	r3, [pc, #172]	; (42c4 <getTrngSource+0x488>)
    4216:	6019      	str	r1, [r3, #0]
    4218:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    421a:	f8c9 3000 	str.w	r3, [r9]
    421e:	f8d9 2000 	ldr.w	r2, [r9]
    4222:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4224:	429a      	cmp	r2, r3
    4226:	d1f5      	bne.n	4214 <getTrngSource+0x3d8>
    4228:	2700      	movs	r7, #0
    422a:	f04f 30ff 	mov.w	r0, #4294967295
    422e:	f8ca 7000 	str.w	r7, [sl]
    4232:	f7ff faef 	bl	3814 <CC_HalClearInterruptBit>
    4236:	4b26      	ldr	r3, [pc, #152]	; (42d0 <getTrngSource+0x494>)
    4238:	4a26      	ldr	r2, [pc, #152]	; (42d4 <getTrngSource+0x498>)
    423a:	4638      	mov	r0, r7
    423c:	601a      	str	r2, [r3, #0]
    423e:	f7ff faf7 	bl	3830 <CC_HalMaskInterrupt>
    4242:	220a      	movs	r2, #10
    4244:	4924      	ldr	r1, [pc, #144]	; (42d8 <getTrngSource+0x49c>)
    4246:	4b25      	ldr	r3, [pc, #148]	; (42dc <getTrngSource+0x4a0>)
    4248:	600c      	str	r4, [r1, #0]
    424a:	601a      	str	r2, [r3, #0]
    424c:	692a      	ldr	r2, [r5, #16]
    424e:	4924      	ldr	r1, [pc, #144]	; (42e0 <getTrngSource+0x4a4>)
    4250:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4252:	fba1 1202 	umull	r1, r2, r1, r2
    4256:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    425a:	0912      	lsrs	r2, r2, #4
    425c:	03db      	lsls	r3, r3, #15
    425e:	fb03 f302 	mul.w	r3, r3, r2
    4262:	4a20      	ldr	r2, [pc, #128]	; (42e4 <getTrngSource+0x4a8>)
    4264:	099b      	lsrs	r3, r3, #6
    4266:	6013      	str	r3, [r2, #0]
    4268:	f8ca 6000 	str.w	r6, [sl]
    426c:	9b06      	ldr	r3, [sp, #24]
    426e:	f8db 1000 	ldr.w	r1, [fp]
    4272:	021a      	lsls	r2, r3, #8
    4274:	ea42 6303 	orr.w	r3, r2, r3, lsl #24
    4278:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
    427c:	431a      	orrs	r2, r3
    427e:	0a13      	lsrs	r3, r2, #8
    4280:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    4284:	4313      	orrs	r3, r2
    4286:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    428a:	f8cb 3000 	str.w	r3, [fp]
    428e:	9b02      	ldr	r3, [sp, #8]
    4290:	3b01      	subs	r3, #1
    4292:	9302      	str	r3, [sp, #8]
    4294:	f47f ae07 	bne.w	3ea6 <getTrngSource+0x6a>
    4298:	2000      	movs	r0, #0
    429a:	e629      	b.n	3ef0 <getTrngSource+0xb4>
    429c:	2403      	movs	r4, #3
    429e:	e7b2      	b.n	4206 <getTrngSource+0x3ca>
    42a0:	2402      	movs	r4, #2
    42a2:	e7b0      	b.n	4206 <getTrngSource+0x3ca>
    42a4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    42a8:	f8d3 1c0c 	ldr.w	r1, [r3, #3084]	; 0xc0c
    42ac:	3101      	adds	r1, #1
    42ae:	d006      	beq.n	42be <getTrngSource+0x482>
    42b0:	f8d3 3c0c 	ldr.w	r3, [r3, #3084]	; 0xc0c
    42b4:	e745      	b.n	4142 <getTrngSource+0x306>
    42b6:	2703      	movs	r7, #3
    42b8:	e71a      	b.n	40f0 <getTrngSource+0x2b4>
    42ba:	2702      	movs	r7, #2
    42bc:	e718      	b.n	40f0 <getTrngSource+0x2b4>
    42be:	2316      	movs	r3, #22
    42c0:	e743      	b.n	414a <getTrngSource+0x30e>
    42c2:	bf00      	nop
    42c4:	508411c4 	.word	0x508411c4
    42c8:	50841140 	.word	0x50841140
    42cc:	5084112c 	.word	0x5084112c
    42d0:	50841100 	.word	0x50841100
    42d4:	0ffffffe 	.word	0x0ffffffe
    42d8:	5084110c 	.word	0x5084110c
    42dc:	50841138 	.word	0x50841138
    42e0:	aaaaaaab 	.word	0xaaaaaaab
    42e4:	508411d8 	.word	0x508411d8
    42e8:	00f10c36 	.word	0x00f10c36

000042ec <LLF_RND_GetTrngSource>:
    42ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    42f0:	4c1b      	ldr	r4, [pc, #108]	; (4360 <LLF_RND_GetTrngSource+0x74>)
    42f2:	b085      	sub	sp, #20
    42f4:	4607      	mov	r7, r0
    42f6:	e9dd 560d 	ldrd	r5, r6, [sp, #52]	; 0x34
    42fa:	4688      	mov	r8, r1
    42fc:	6820      	ldr	r0, [r4, #0]
    42fe:	f04f 31ff 	mov.w	r1, #4294967295
    4302:	4691      	mov	r9, r2
    4304:	f7ff fa10 	bl	3728 <CC_PalMutexLock>
    4308:	bb28      	cbnz	r0, 4356 <LLF_RND_GetTrngSource+0x6a>
    430a:	2000      	movs	r0, #0
    430c:	f7ff fa3c 	bl	3788 <CC_PalPowerSaveModeSelect>
    4310:	b9e8      	cbnz	r0, 434e <LLF_RND_GetTrngSource+0x62>
    4312:	2300      	movs	r3, #0
    4314:	e9cd 5600 	strd	r5, r6, [sp]
    4318:	9302      	str	r3, [sp, #8]
    431a:	464a      	mov	r2, r9
    431c:	4641      	mov	r1, r8
    431e:	4638      	mov	r0, r7
    4320:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4322:	f7ff fd8b 	bl	3e3c <getTrngSource>
    4326:	4605      	mov	r5, r0
    4328:	2001      	movs	r0, #1
    432a:	f7ff fa2d 	bl	3788 <CC_PalPowerSaveModeSelect>
    432e:	b950      	cbnz	r0, 4346 <LLF_RND_GetTrngSource+0x5a>
    4330:	6820      	ldr	r0, [r4, #0]
    4332:	f7ff fa01 	bl	3738 <CC_PalMutexUnlock>
    4336:	b110      	cbz	r0, 433e <LLF_RND_GetTrngSource+0x52>
    4338:	480a      	ldr	r0, [pc, #40]	; (4364 <LLF_RND_GetTrngSource+0x78>)
    433a:	f7ff fb8d 	bl	3a58 <CC_PalAbort>
    433e:	4628      	mov	r0, r5
    4340:	b005      	add	sp, #20
    4342:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    4346:	4808      	ldr	r0, [pc, #32]	; (4368 <LLF_RND_GetTrngSource+0x7c>)
    4348:	f7ff fb86 	bl	3a58 <CC_PalAbort>
    434c:	e7f0      	b.n	4330 <LLF_RND_GetTrngSource+0x44>
    434e:	4807      	ldr	r0, [pc, #28]	; (436c <LLF_RND_GetTrngSource+0x80>)
    4350:	f7ff fb82 	bl	3a58 <CC_PalAbort>
    4354:	e7dd      	b.n	4312 <LLF_RND_GetTrngSource+0x26>
    4356:	4806      	ldr	r0, [pc, #24]	; (4370 <LLF_RND_GetTrngSource+0x84>)
    4358:	f7ff fb7e 	bl	3a58 <CC_PalAbort>
    435c:	e7d5      	b.n	430a <LLF_RND_GetTrngSource+0x1e>
    435e:	bf00      	nop
    4360:	2000008c 	.word	0x2000008c
    4364:	00005374 	.word	0x00005374
    4368:	000053ac 	.word	0x000053ac
    436c:	0000538c 	.word	0x0000538c
    4370:	0000535c 	.word	0x0000535c

00004374 <LLF_RND_RunTrngStartupTest>:
    4374:	b510      	push	{r4, lr}
    4376:	2401      	movs	r4, #1
    4378:	b086      	sub	sp, #24
    437a:	ab05      	add	r3, sp, #20
    437c:	e9cd 2401 	strd	r2, r4, [sp, #4]
    4380:	9300      	str	r3, [sp, #0]
    4382:	2200      	movs	r2, #0
    4384:	ab04      	add	r3, sp, #16
    4386:	f7ff fd59 	bl	3e3c <getTrngSource>
    438a:	b006      	add	sp, #24
    438c:	bd10      	pop	{r4, pc}
    438e:	bf00      	nop

00004390 <LLF_RND_WaitRngInterrupt>:
    4390:	b508      	push	{r3, lr}
    4392:	4601      	mov	r1, r0
    4394:	f44f 6080 	mov.w	r0, #1024	; 0x400
    4398:	f7ff fa50 	bl	383c <CC_HalWaitInterruptRND>
    439c:	2300      	movs	r3, #0
    439e:	4902      	ldr	r1, [pc, #8]	; (43a8 <LLF_RND_WaitRngInterrupt+0x18>)
    43a0:	4a02      	ldr	r2, [pc, #8]	; (43ac <LLF_RND_WaitRngInterrupt+0x1c>)
    43a2:	600b      	str	r3, [r1, #0]
    43a4:	6013      	str	r3, [r2, #0]
    43a6:	bd08      	pop	{r3, pc}
    43a8:	508411c8 	.word	0x508411c8
    43ac:	5084112c 	.word	0x5084112c

000043b0 <LLF_RND_GetRoscSampleCnt>:
    43b0:	3801      	subs	r0, #1
    43b2:	2807      	cmp	r0, #7
    43b4:	d815      	bhi.n	43e2 <LLF_RND_GetRoscSampleCnt+0x32>
    43b6:	e8df f000 	tbb	[pc, r0]
    43ba:	0c10      	.short	0x0c10
    43bc:	14140814 	.word	0x14140814
    43c0:	0414      	.short	0x0414
    43c2:	68cb      	ldr	r3, [r1, #12]
    43c4:	2000      	movs	r0, #0
    43c6:	624b      	str	r3, [r1, #36]	; 0x24
    43c8:	4770      	bx	lr
    43ca:	688b      	ldr	r3, [r1, #8]
    43cc:	2000      	movs	r0, #0
    43ce:	624b      	str	r3, [r1, #36]	; 0x24
    43d0:	4770      	bx	lr
    43d2:	684b      	ldr	r3, [r1, #4]
    43d4:	2000      	movs	r0, #0
    43d6:	624b      	str	r3, [r1, #36]	; 0x24
    43d8:	4770      	bx	lr
    43da:	680b      	ldr	r3, [r1, #0]
    43dc:	2000      	movs	r0, #0
    43de:	624b      	str	r3, [r1, #36]	; 0x24
    43e0:	4770      	bx	lr
    43e2:	4801      	ldr	r0, [pc, #4]	; (43e8 <LLF_RND_GetRoscSampleCnt+0x38>)
    43e4:	4770      	bx	lr
    43e6:	bf00      	nop
    43e8:	00f10c31 	.word	0x00f10c31

000043ec <LLF_RND_GetFastestRosc>:
    43ec:	680b      	ldr	r3, [r1, #0]
    43ee:	e002      	b.n	43f6 <LLF_RND_GetFastestRosc+0xa>
    43f0:	2b08      	cmp	r3, #8
    43f2:	600b      	str	r3, [r1, #0]
    43f4:	d806      	bhi.n	4404 <LLF_RND_GetFastestRosc+0x18>
    43f6:	6a02      	ldr	r2, [r0, #32]
    43f8:	4213      	tst	r3, r2
    43fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    43fe:	d0f7      	beq.n	43f0 <LLF_RND_GetFastestRosc+0x4>
    4400:	2000      	movs	r0, #0
    4402:	4770      	bx	lr
    4404:	4800      	ldr	r0, [pc, #0]	; (4408 <LLF_RND_GetFastestRosc+0x1c>)
    4406:	4770      	bx	lr
    4408:	00f10c31 	.word	0x00f10c31

0000440c <LLF_RND_TurnOffTrng>:
    440c:	2300      	movs	r3, #0
    440e:	4904      	ldr	r1, [pc, #16]	; (4420 <LLF_RND_TurnOffTrng+0x14>)
    4410:	4a04      	ldr	r2, [pc, #16]	; (4424 <LLF_RND_TurnOffTrng+0x18>)
    4412:	600b      	str	r3, [r1, #0]
    4414:	f44f 6080 	mov.w	r0, #1024	; 0x400
    4418:	6013      	str	r3, [r2, #0]
    441a:	f7ff b9fb 	b.w	3814 <CC_HalClearInterruptBit>
    441e:	bf00      	nop
    4420:	5084112c 	.word	0x5084112c
    4424:	508411c4 	.word	0x508411c4

00004428 <main>:
 *  0 kB  |---------------------|
 */


void main(void)
{
    4428:	b508      	push	{r3, lr}
	spm_config();
    442a:	f7fc fd63 	bl	ef4 <spm_config>
	spm_jump();
}
    442e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	spm_jump();
    4432:	f7fc bcf5 	b.w	e20 <spm_jump>

00004436 <arch_printk_char_out>:
}
    4436:	2000      	movs	r0, #0
    4438:	4770      	bx	lr

0000443a <print_err>:
{
    443a:	b570      	push	{r4, r5, r6, lr}
    443c:	460d      	mov	r5, r1
    443e:	4604      	mov	r4, r0
	out('E', ctx);
    4440:	2045      	movs	r0, #69	; 0x45
    4442:	47a0      	blx	r4
	out('R', ctx);
    4444:	4629      	mov	r1, r5
    4446:	2052      	movs	r0, #82	; 0x52
    4448:	47a0      	blx	r4
	out('R', ctx);
    444a:	4629      	mov	r1, r5
    444c:	4623      	mov	r3, r4
}
    444e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	out('R', ctx);
    4452:	2052      	movs	r0, #82	; 0x52
    4454:	4718      	bx	r3

00004456 <printk>:
{
    4456:	b40f      	push	{r0, r1, r2, r3}
    4458:	b507      	push	{r0, r1, r2, lr}
    445a:	a904      	add	r1, sp, #16
    445c:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    4460:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    4462:	f7fc fa89 	bl	978 <vprintk>
}
    4466:	b003      	add	sp, #12
    4468:	f85d eb04 	ldr.w	lr, [sp], #4
    446c:	b004      	add	sp, #16
    446e:	4770      	bx	lr

00004470 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    4470:	4604      	mov	r4, r0
    4472:	b508      	push	{r3, lr}
    4474:	4608      	mov	r0, r1
    4476:	4611      	mov	r1, r2
	entry(p1, p2, p3);
    4478:	461a      	mov	r2, r3
    447a:	47a0      	blx	r4
	return z_impl_k_current_get();
    447c:	f7fe fee2 	bl	3244 <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
    4480:	f7fd f992 	bl	17a8 <z_impl_k_thread_abort>

00004484 <chunk_field>:
}

static inline size_t chunk_field(struct z_heap *h, chunkid_t c,
				 enum chunk_fields f)
{
	void *cmem = &h->buf[c];
    4484:	6803      	ldr	r3, [r0, #0]
    4486:	eb03 01c1 	add.w	r1, r3, r1, lsl #3

	if (big_heap(h)) {
    448a:	6883      	ldr	r3, [r0, #8]
    448c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		return ((u32_t *)cmem)[f];
    4490:	bf2c      	ite	cs
    4492:	f851 0022 	ldrcs.w	r0, [r1, r2, lsl #2]
	} else {
		return ((u16_t *)cmem)[f];
    4496:	f831 0012 	ldrhcc.w	r0, [r1, r2, lsl #1]
	}
}
    449a:	4770      	bx	lr

0000449c <chunk_set>:

static inline void chunk_set(struct z_heap *h, chunkid_t c,
			     enum chunk_fields f, chunkid_t val)
{
    449c:	b510      	push	{r4, lr}
	CHECK(c >= h->chunk0 && c < h->len);
	CHECK((val & ~((h->size_mask << 1) + 1)) == 0);
	CHECK((val & h->size_mask) < h->len);

	void *cmem = &h->buf[c];
    449e:	6804      	ldr	r4, [r0, #0]

	if (big_heap(h)) {
    44a0:	6880      	ldr	r0, [r0, #8]
	void *cmem = &h->buf[c];
    44a2:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
	if (big_heap(h)) {
    44a6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
		((u32_t *)cmem)[f] = (u32_t) val;
    44aa:	bf2c      	ite	cs
    44ac:	f841 3022 	strcs.w	r3, [r1, r2, lsl #2]
	} else {
		((u16_t *)cmem)[f] = (u16_t) val;
    44b0:	f821 3012 	strhcc.w	r3, [r1, r2, lsl #1]
	}
}
    44b4:	bd10      	pop	{r4, pc}

000044b6 <free_list_add>:
		chunk_set(h, second, FREE_PREV, first);
	}
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    44b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    44ba:	4604      	mov	r4, r0
	return (chunk_field(h, c, SIZE_AND_USED) & ~h->size_mask) != 0;
}

static ALWAYS_INLINE chunkid_t size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) & h->size_mask;
    44bc:	2200      	movs	r2, #0
    44be:	460d      	mov	r5, r1
    44c0:	f7ff ffe0 	bl	4484 <chunk_field>
    44c4:	68e2      	ldr	r2, [r4, #12]
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    44c6:	68a3      	ldr	r3, [r4, #8]
	return chunk_field(h, c, SIZE_AND_USED) & h->size_mask;
    44c8:	4010      	ands	r0, r2
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    44ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
}

static int bucket_idx(struct z_heap *h, size_t sz)
{
	/* A chunk of size 2 is the minimum size on big heaps */
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
    44ce:	fab0 f280 	clz	r2, r0
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    44d2:	bf34      	ite	cc
    44d4:	2000      	movcc	r0, #0
    44d6:	2001      	movcs	r0, #1
	int b = bucket_idx(h, size(h, c));

	if (h->buckets[b].list_size++ == 0) {
    44d8:	6863      	ldr	r3, [r4, #4]
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
    44da:	f1c0 001f 	rsb	r0, r0, #31
    44de:	1a80      	subs	r0, r0, r2
    44e0:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
    44e4:	684a      	ldr	r2, [r1, #4]
    44e6:	1c56      	adds	r6, r2, #1
    44e8:	604e      	str	r6, [r1, #4]
    44ea:	b9a2      	cbnz	r2, 4516 <free_list_add+0x60>
		CHECK(h->buckets[b].next == 0);
		CHECK((h->avail_buckets & (1 << b)) == 0);

		/* Empty list, first item */
		h->avail_buckets |= (1 << b);
    44ec:	2201      	movs	r2, #1
    44ee:	fa02 f100 	lsl.w	r1, r2, r0
    44f2:	6962      	ldr	r2, [r4, #20]
    44f4:	430a      	orrs	r2, r1
    44f6:	6162      	str	r2, [r4, #20]
		h->buckets[b].next = c;
		chunk_set(h, c, FREE_PREV, c);
    44f8:	4629      	mov	r1, r5
		h->buckets[b].next = c;
    44fa:	f843 5030 	str.w	r5, [r3, r0, lsl #3]
		chunk_set(h, c, FREE_PREV, c);
    44fe:	2202      	movs	r2, #2
    4500:	462b      	mov	r3, r5
    4502:	4620      	mov	r0, r4
    4504:	f7ff ffca 	bl	449c <chunk_set>
		chunk_set(h, c, FREE_NEXT, c);
    4508:	2203      	movs	r2, #3
    450a:	4629      	mov	r1, r5
		chunkid_t first = free_prev(h, second);

		chunk_set(h, c, FREE_PREV, first);
		chunk_set(h, c, FREE_NEXT, second);
		chunk_set(h, first, FREE_NEXT, c);
		chunk_set(h, second, FREE_PREV, c);
    450c:	4620      	mov	r0, r4
	}

	CHECK(h->avail_buckets & (1 << bucket_idx(h, size(h, c))));
}
    450e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		chunk_set(h, second, FREE_PREV, c);
    4512:	f7ff bfc3 	b.w	449c <chunk_set>
		chunkid_t second = h->buckets[b].next;
    4516:	f853 7030 	ldr.w	r7, [r3, r0, lsl #3]
	return chunk_field(h, c, FREE_PREV);
    451a:	2202      	movs	r2, #2
    451c:	4639      	mov	r1, r7
    451e:	4620      	mov	r0, r4
    4520:	f7ff ffb0 	bl	4484 <chunk_field>
    4524:	4606      	mov	r6, r0
		chunk_set(h, c, FREE_PREV, first);
    4526:	4603      	mov	r3, r0
    4528:	2202      	movs	r2, #2
    452a:	4629      	mov	r1, r5
    452c:	4620      	mov	r0, r4
    452e:	f7ff ffb5 	bl	449c <chunk_set>
		chunk_set(h, c, FREE_NEXT, second);
    4532:	463b      	mov	r3, r7
    4534:	2203      	movs	r2, #3
    4536:	4629      	mov	r1, r5
    4538:	4620      	mov	r0, r4
    453a:	f7ff ffaf 	bl	449c <chunk_set>
		chunk_set(h, first, FREE_NEXT, c);
    453e:	2203      	movs	r2, #3
    4540:	4631      	mov	r1, r6
    4542:	462b      	mov	r3, r5
    4544:	4620      	mov	r0, r4
    4546:	f7ff ffa9 	bl	449c <chunk_set>
		chunk_set(h, second, FREE_PREV, c);
    454a:	2202      	movs	r2, #2
    454c:	4639      	mov	r1, r7
    454e:	e7dd      	b.n	450c <free_list_add+0x56>

00004550 <sys_heap_init>:

	return NULL;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    4550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	CHECK(bytes < 0x800000000ULL);
#endif

	/* Round the start up, the end down */
	size_t addr = ((size_t)mem + CHUNK_UNIT - 1) & ~(CHUNK_UNIT - 1);
	size_t end = ((size_t)mem + bytes) & ~(CHUNK_UNIT - 1);
    4552:	188b      	adds	r3, r1, r2

	heap->heap = (struct z_heap *)addr;
	h->buf = (u64_t *)addr;
	h->buckets = (void *)(addr + CHUNK_UNIT * hdr_chunks);
	h->len = buf_sz;
	h->size_mask = (1 << (big_heap(h) ? 31 : 15)) - 1;
    4554:	f647 72ff 	movw	r2, #32767	; 0x7fff
	size_t addr = ((size_t)mem + CHUNK_UNIT - 1) & ~(CHUNK_UNIT - 1);
    4558:	1dcc      	adds	r4, r1, #7
    455a:	f024 0407 	bic.w	r4, r4, #7
	size_t end = ((size_t)mem + bytes) & ~(CHUNK_UNIT - 1);
    455e:	f023 0307 	bic.w	r3, r3, #7
	size_t buf_sz = (end - addr) / CHUNK_UNIT;
    4562:	1b1b      	subs	r3, r3, r4
    4564:	08db      	lsrs	r3, r3, #3
	h->size_mask = (1 << (big_heap(h) ? 31 : 15)) - 1;
    4566:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    456a:	bf2c      	ite	cs
    456c:	f06f 4100 	mvncs.w	r1, #2147483648	; 0x80000000
    4570:	4611      	movcc	r1, r2
	heap->heap = (struct z_heap *)addr;
    4572:	6004      	str	r4, [r0, #0]
	h->avail_buckets = 0;
    4574:	2000      	movs	r0, #0
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    4576:	4293      	cmp	r3, r2
	h->size_mask = (1 << (big_heap(h) ? 31 : 15)) - 1;
    4578:	60e1      	str	r1, [r4, #12]
    457a:	bf94      	ite	ls
    457c:	2100      	movls	r1, #0
    457e:	2101      	movhi	r1, #1
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
    4580:	fab3 f683 	clz	r6, r3
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    4584:	4617      	mov	r7, r2
				* sizeof(struct z_heap_bucket));

	h->chunk0 = hdr_chunks + chunksz(buckets_bytes);

	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
		heap->heap->buckets[i].list_size = 0;
    4586:	4684      	mov	ip, r0
	size_t buckets_bytes = ((bucket_idx(h, buf_sz) + 1)
    4588:	f1c1 0120 	rsb	r1, r1, #32
	h->buckets = (void *)(addr + CHUNK_UNIT * hdr_chunks);
    458c:	f104 0518 	add.w	r5, r4, #24
	size_t buckets_bytes = ((bucket_idx(h, buf_sz) + 1)
    4590:	1b89      	subs	r1, r1, r6
	return (bytes + CHUNK_UNIT - 1) / CHUNK_UNIT;
    4592:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
	h->len = buf_sz;
    4596:	e9c4 5301 	strd	r5, r3, [r4, #4]
	h->chunk0 = hdr_chunks + chunksz(buckets_bytes);
    459a:	3103      	adds	r1, #3
	h->buf = (u64_t *)addr;
    459c:	6024      	str	r4, [r4, #0]
	h->avail_buckets = 0;
    459e:	6160      	str	r0, [r4, #20]
	h->chunk0 = hdr_chunks + chunksz(buckets_bytes);
    45a0:	6121      	str	r1, [r4, #16]
	return sizeof(size_t) > 4 || h->len > 0x7fff;
    45a2:	68a2      	ldr	r2, [r4, #8]
    45a4:	42ba      	cmp	r2, r7
    45a6:	bf94      	ite	ls
    45a8:	2200      	movls	r2, #0
    45aa:	2201      	movhi	r2, #1
	return 31 - __builtin_clz(sz) - (big_heap(h) ? 1 : 0);
    45ac:	f1c2 021f 	rsb	r2, r2, #31
    45b0:	1b92      	subs	r2, r2, r6
	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
    45b2:	4290      	cmp	r0, r2
    45b4:	dd0a      	ble.n	45cc <sys_heap_init+0x7c>
		heap->heap->buckets[i].next = 0;
	}

	chunk_set(h, h->chunk0, SIZE_AND_USED, buf_sz - h->chunk0);
    45b6:	4620      	mov	r0, r4
    45b8:	1a5b      	subs	r3, r3, r1
    45ba:	2200      	movs	r2, #0
    45bc:	f7ff ff6e 	bl	449c <chunk_set>
	free_list_add(h, h->chunk0);
    45c0:	4620      	mov	r0, r4
    45c2:	6921      	ldr	r1, [r4, #16]
}
    45c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, h->chunk0);
    45c8:	f7ff bf75 	b.w	44b6 <free_list_add>
		heap->heap->buckets[i].list_size = 0;
    45cc:	f8c5 c004 	str.w	ip, [r5, #4]
	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
    45d0:	3001      	adds	r0, #1
		heap->heap->buckets[i].next = 0;
    45d2:	f845 cb08 	str.w	ip, [r5], #8
	for (int i = 0; i <= bucket_idx(heap->heap, heap->heap->len); i++) {
    45d6:	e7e4      	b.n	45a2 <sys_heap_init+0x52>

000045d8 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    45d8:	4770      	bx	lr

000045da <z_platform_init>:

void z_platform_init(void)
{
	SystemInit();
    45da:	f7fd bd49 	b.w	2070 <SystemInit>

000045de <get_status>:
	if (data->started) {
    45de:	220c      	movs	r2, #12
	data = get_sub_data(dev, type);
    45e0:	68c3      	ldr	r3, [r0, #12]
	return &data->subsys[type];
    45e2:	b2c9      	uxtb	r1, r1
	if (data->started) {
    45e4:	fb02 3101 	mla	r1, r2, r1, r3
    45e8:	7a4b      	ldrb	r3, [r1, #9]
    45ea:	b923      	cbnz	r3, 45f6 <get_status+0x18>
	if (data->ref > 0) {
    45ec:	7a08      	ldrb	r0, [r1, #8]
		return CLOCK_CONTROL_STATUS_ON;
    45ee:	fab0 f080 	clz	r0, r0
    45f2:	0940      	lsrs	r0, r0, #5
    45f4:	4770      	bx	lr
    45f6:	2002      	movs	r0, #2
}
    45f8:	4770      	bx	lr

000045fa <clock_stop>:
{
    45fa:	b570      	push	{r4, r5, r6, lr}
    45fc:	b2c9      	uxtb	r1, r1
	config = get_sub_config(dev, type);
    45fe:	6844      	ldr	r4, [r0, #4]
	data = get_sub_data(dev, type);
    4600:	68c5      	ldr	r5, [r0, #12]
	__asm__ volatile(
    4602:	f04f 0320 	mov.w	r3, #32
    4606:	f3ef 8611 	mrs	r6, BASEPRI
    460a:	f383 8811 	msr	BASEPRI, r3
    460e:	f3bf 8f6f 	isb	sy
	if (data->ref == 0) {
    4612:	220c      	movs	r2, #12
    4614:	434a      	muls	r2, r1
    4616:	18ab      	adds	r3, r5, r2
    4618:	7a18      	ldrb	r0, [r3, #8]
    461a:	b190      	cbz	r0, 4642 <clock_stop+0x48>
	data->ref--;
    461c:	3801      	subs	r0, #1
    461e:	b2c0      	uxtb	r0, r0
    4620:	7218      	strb	r0, [r3, #8]
	if (data->ref == 0) {
    4622:	b988      	cbnz	r0, 4648 <clock_stop+0x4e>
		nrf_clock_task_trigger(NRF_CLOCK, config->stop_tsk);
    4624:	eb04 0181 	add.w	r1, r4, r1, lsl #2
	list->head = NULL;
    4628:	50a8      	str	r0, [r5, r2]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    462a:	78ca      	ldrb	r2, [r1, #3]
    462c:	2101      	movs	r1, #1
    462e:	f102 2250 	add.w	r2, r2, #1342197760	; 0x50005000
	list->tail = NULL;
    4632:	6058      	str	r0, [r3, #4]
    4634:	6011      	str	r1, [r2, #0]
		data->started = false;
    4636:	7258      	strb	r0, [r3, #9]
	__asm__ volatile(
    4638:	f386 8811 	msr	BASEPRI, r6
    463c:	f3bf 8f6f 	isb	sy
}
    4640:	bd70      	pop	{r4, r5, r6, pc}
		err = -EALREADY;
    4642:	f06f 0044 	mvn.w	r0, #68	; 0x44
    4646:	e7f7      	b.n	4638 <clock_stop+0x3e>
	int err = 0;
    4648:	2000      	movs	r0, #0
    464a:	e7f5      	b.n	4638 <clock_stop+0x3e>

0000464c <clock_async_start>:
{
    464c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	config = get_sub_config(dev, type);
    4650:	6846      	ldr	r6, [r0, #4]
	clk_data = get_sub_data(dev, type);
    4652:	f8d0 e00c 	ldr.w	lr, [r0, #12]
    4656:	b2cf      	uxtb	r7, r1
	if ((data != NULL)
    4658:	b14a      	cbz	r2, 466e <clock_async_start+0x22>
	sys_snode_t *item = sys_slist_peek_head(list);
    465a:	230c      	movs	r3, #12
    465c:	437b      	muls	r3, r7
    465e:	f85e 3003 	ldr.w	r3, [lr, r3]
		if (item == node) {
    4662:	429a      	cmp	r2, r3
    4664:	d052      	beq.n	470c <clock_async_start+0xc0>
Z_GENLIST_PEEK_NEXT(slist, snode)
    4666:	b113      	cbz	r3, 466e <clock_async_start+0x22>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    4668:	681b      	ldr	r3, [r3, #0]
	} while (item);
    466a:	2b00      	cmp	r3, #0
    466c:	d1f9      	bne.n	4662 <clock_async_start+0x16>
	__asm__ volatile(
    466e:	f04f 0320 	mov.w	r3, #32
    4672:	f3ef 8c11 	mrs	ip, BASEPRI
    4676:	f383 8811 	msr	BASEPRI, r3
    467a:	f3bf 8f6f 	isb	sy
	ref = ++clk_data->ref;
    467e:	250c      	movs	r5, #12
    4680:	437d      	muls	r5, r7
    4682:	eb0e 0305 	add.w	r3, lr, r5
    4686:	7a1c      	ldrb	r4, [r3, #8]
    4688:	3401      	adds	r4, #1
    468a:	b2e4      	uxtb	r4, r4
    468c:	721c      	strb	r4, [r3, #8]
	__asm__ volatile(
    468e:	f38c 8811 	msr	BASEPRI, ip
    4692:	f3bf 8f6f 	isb	sy
	if (data) {
    4696:	b35a      	cbz	r2, 46f0 <clock_async_start+0xa4>
    p_reg->INTENCLR = mask;
    4698:	f04f 2c50 	mov.w	ip, #1342197760	; 0x50005000
    469c:	f04f 0803 	mov.w	r8, #3
    46a0:	f8cc 8308 	str.w	r8, [ip, #776]	; 0x308
		already_started = clk_data->started;
    46a4:	f893 c009 	ldrb.w	ip, [r3, #9]
		if (!already_started) {
    46a8:	f1bc 0f00 	cmp.w	ip, #0
    46ac:	d115      	bne.n	46da <clock_async_start+0x8e>
	__asm__ volatile(
    46ae:	f04f 0820 	mov.w	r8, #32
    46b2:	f3ef 8911 	mrs	r9, BASEPRI
    46b6:	f388 8811 	msr	BASEPRI, r8
    46ba:	f3bf 8f6f 	isb	sy
	parent->next = child;
    46be:	f8c2 c000 	str.w	ip, [r2]
Z_GENLIST_APPEND(slist, snode)
    46c2:	f8d3 8004 	ldr.w	r8, [r3, #4]
    46c6:	f1b8 0f00 	cmp.w	r8, #0
    46ca:	d11b      	bne.n	4704 <clock_async_start+0xb8>
	list->tail = node;
    46cc:	605a      	str	r2, [r3, #4]
	list->head = node;
    46ce:	f84e 2005 	str.w	r2, [lr, r5]
	__asm__ volatile(
    46d2:	f389 8811 	msr	BASEPRI, r9
    46d6:	f3bf 8f6f 	isb	sy
    p_reg->INTENSET = mask;
    46da:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    46de:	2503      	movs	r5, #3
    46e0:	f8c3 5304 	str.w	r5, [r3, #772]	; 0x304
		if (already_started) {
    46e4:	f1bc 0f00 	cmp.w	ip, #0
    46e8:	d002      	beq.n	46f0 <clock_async_start+0xa4>
			data->cb(dev, subsys, data->user_data);
    46ea:	e9d2 3201 	ldrd	r3, r2, [r2, #4]
    46ee:	4798      	blx	r3
	if (ref == 1) {
    46f0:	2c01      	cmp	r4, #1
    46f2:	d105      	bne.n	4700 <clock_async_start+0xb4>
		nrf_clock_task_trigger(NRF_CLOCK, config->start_tsk);
    46f4:	eb06 0687 	add.w	r6, r6, r7, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    46f8:	78b3      	ldrb	r3, [r6, #2]
    46fa:	f103 2350 	add.w	r3, r3, #1342197760	; 0x50005000
    46fe:	601c      	str	r4, [r3, #0]
	return 0;
    4700:	2000      	movs	r0, #0
    4702:	e005      	b.n	4710 <clock_async_start+0xc4>
	parent->next = child;
    4704:	f8c8 2000 	str.w	r2, [r8]
	list->tail = node;
    4708:	605a      	str	r2, [r3, #4]
}
    470a:	e7e2      	b.n	46d2 <clock_async_start+0x86>
		return -EBUSY;
    470c:	f06f 000f 	mvn.w	r0, #15
}
    4710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00004714 <clock_start>:
	return clock_async_start(dev, sub_system, NULL);
    4714:	2200      	movs	r2, #0
    4716:	f7ff bf99 	b.w	464c <clock_async_start>

0000471a <clk_init>:
{
    471a:	b510      	push	{r4, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    471c:	2200      	movs	r2, #0
{
    471e:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4720:	2101      	movs	r1, #1
    4722:	2005      	movs	r0, #5
    4724:	f7fc fe38 	bl	1398 <z_arm_irq_priority_set>
	irq_enable(DT_INST_IRQN(0));
    4728:	2005      	movs	r0, #5
    472a:	f7fc fe25 	bl	1378 <arch_irq_enable>
    return false;
}

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    472e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    4732:	2202      	movs	r2, #2
    4734:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->INTENSET = mask;
    4738:	2203      	movs	r2, #3
	list->head = NULL;
    473a:	2000      	movs	r0, #0
    473c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
		sys_slist_init(&(get_sub_data(dev, i)->list));
    4740:	68e3      	ldr	r3, [r4, #12]
	list->tail = NULL;
    4742:	e9c3 0000 	strd	r0, r0, [r3]
    4746:	68e3      	ldr	r3, [r4, #12]
    4748:	e9c3 0003 	strd	r0, r0, [r3, #12]
}
    474c:	bd10      	pop	{r4, pc}

0000474e <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    474e:	4770      	bx	lr

00004750 <z_clock_idle_exit>:
{
}

void __weak z_clock_idle_exit(void)
{
}
    4750:	4770      	bx	lr

00004752 <adp536x_charger_current_set>:
	return adp536x_reg_write_mask(ADP536X_CHG_CURRENT_SET,
    4752:	f000 021f 	and.w	r2, r0, #31
    4756:	211f      	movs	r1, #31
    4758:	2004      	movs	r0, #4
    475a:	f7fc baa9 	b.w	cb0 <adp536x_reg_write_mask>

0000475e <adp536x_vbus_current_set>:
	return adp536x_reg_write_mask(ADP536X_CHG_VBUS_ILIM,
    475e:	f000 0207 	and.w	r2, r0, #7
    4762:	2107      	movs	r1, #7
    4764:	2002      	movs	r0, #2
    4766:	f7fc baa3 	b.w	cb0 <adp536x_reg_write_mask>

0000476a <adp536x_charging_enable>:
{
    476a:	4602      	mov	r2, r0
	return adp536x_reg_write_mask(ADP536X_CHG_FUNC,
    476c:	2101      	movs	r1, #1
    476e:	2007      	movs	r0, #7
    4770:	f7fc ba9e 	b.w	cb0 <adp536x_reg_write_mask>

00004774 <adp536x_oc_chg_current_set>:
					ADP536X_BAT_OC_CHG_OC_CHG(value));
    4774:	0140      	lsls	r0, r0, #5
	return adp536x_reg_write_mask(ADP536X_BAT_OC_CHG,
    4776:	f000 02e0 	and.w	r2, r0, #224	; 0xe0
    477a:	21e0      	movs	r1, #224	; 0xe0
    477c:	2015      	movs	r0, #21
    477e:	f7fc ba97 	b.w	cb0 <adp536x_reg_write_mask>

00004782 <adp536x_buck_1v8_set>:
	return adp536x_reg_write_mask(ADP536X_BUCK_OUTPUT,
    4782:	2218      	movs	r2, #24
    4784:	213f      	movs	r1, #63	; 0x3f
    4786:	202a      	movs	r0, #42	; 0x2a
    4788:	f7fc ba92 	b.w	cb0 <adp536x_reg_write_mask>

0000478c <adp536x_buck_discharge_set>:
				ADP536X_BUCK_CFG_DISCHG_BUCK(enable));
    478c:	0040      	lsls	r0, r0, #1
	return adp536x_reg_write_mask(ADP536X_BUCK_CFG,
    478e:	f000 02fe 	and.w	r2, r0, #254	; 0xfe
    4792:	2102      	movs	r1, #2
    4794:	2029      	movs	r0, #41	; 0x29
    4796:	f7fc ba8b 	b.w	cb0 <adp536x_reg_write_mask>

0000479a <adp536x_buckbst_3v3_set>:
	return adp536x_reg_write_mask(ADP536X_BUCKBST_OUTPUT,
    479a:	2213      	movs	r2, #19
    479c:	213f      	movs	r1, #63	; 0x3f
    479e:	202c      	movs	r0, #44	; 0x2c
    47a0:	f7fc ba86 	b.w	cb0 <adp536x_reg_write_mask>

000047a4 <adp536x_buckbst_enable>:
{
    47a4:	4602      	mov	r2, r0
	return adp536x_reg_write_mask(ADP536X_BUCKBST_CFG,
    47a6:	2101      	movs	r1, #1
    47a8:	202b      	movs	r0, #43	; 0x2b
    47aa:	f7fc ba81 	b.w	cb0 <adp536x_reg_write_mask>

000047ae <spm_secure_services_init>:
	mbedtls_platform_context platform_ctx = {0};
    47ae:	2300      	movs	r3, #0
{
    47b0:	b507      	push	{r0, r1, r2, lr}
	err = mbedtls_platform_setup(&platform_ctx);
    47b2:	a801      	add	r0, sp, #4
	mbedtls_platform_context platform_ctx = {0};
    47b4:	f88d 3004 	strb.w	r3, [sp, #4]
	err = mbedtls_platform_setup(&platform_ctx);
    47b8:	f7ff f85e 	bl	3878 <mbedtls_platform_setup>
}
    47bc:	b003      	add	sp, #12
    47be:	f85d fb04 	ldr.w	pc, [sp], #4

000047c2 <__acle_se_spm_request_random_number>:
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
    47c2:	2990      	cmp	r1, #144	; 0x90
{
    47c4:	b508      	push	{r3, lr}
    47c6:	4613      	mov	r3, r2
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
    47c8:	d139      	bne.n	483e <__acle_se_spm_request_random_number+0x7c>
	err = mbedtls_hardware_poll(NULL, output, len, olen);
    47ca:	460a      	mov	r2, r1
    47cc:	4601      	mov	r1, r0
    47ce:	2000      	movs	r0, #0
    47d0:	f7ff f85e 	bl	3890 <mbedtls_hardware_poll>
}
    47d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    47d8:	4671      	mov	r1, lr
    47da:	4672      	mov	r2, lr
    47dc:	4673      	mov	r3, lr
    47de:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    47e2:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    47e6:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    47ea:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    47ee:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    47f2:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    47f6:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    47fa:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    47fe:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    4802:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    4806:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    480a:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    480e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    4812:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    4816:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    481a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    481e:	f38e 8c00 	msr	CPSR_fs, lr
    4822:	b410      	push	{r4}
    4824:	eef1 ca10 	vmrs	ip, fpscr
    4828:	f64f 7460 	movw	r4, #65376	; 0xff60
    482c:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    4830:	ea0c 0c04 	and.w	ip, ip, r4
    4834:	eee1 ca10 	vmsr	fpscr, ip
    4838:	bc10      	pop	{r4}
    483a:	46f4      	mov	ip, lr
    483c:	4774      	bxns	lr
		return -EINVAL;
    483e:	f06f 0015 	mvn.w	r0, #21
    4842:	e7c7      	b.n	47d4 <__acle_se_spm_request_random_number+0x12>

00004844 <abort_function>:
	while(1);
    4844:	e7fe      	b.n	4844 <abort_function>

00004846 <z_irq_spurious>:
 */
void z_irq_spurious(void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    4846:	2100      	movs	r1, #0
    4848:	2001      	movs	r0, #1
    484a:	f000 b829 	b.w	48a0 <z_arm_fatal_error>

0000484e <irq_target_state_set>:
 *
 * @return N/A
 */
void irq_target_state_set(unsigned int irq, int secure_state)
{
	if (secure_state) {
    484e:	b243      	sxtb	r3, r0
    4850:	b1a9      	cbz	r1, 487e <irq_target_state_set+0x30>
  if ((int32_t)(IRQn) >= 0)
    4852:	2b00      	cmp	r3, #0
    4854:	db12      	blt.n	487c <irq_target_state_set+0x2e>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    4856:	2101      	movs	r1, #1
    4858:	095b      	lsrs	r3, r3, #5
    485a:	009b      	lsls	r3, r3, #2
    485c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    4860:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    4864:	f8d3 2280 	ldr.w	r2, [r3, #640]	; 0x280
    4868:	f000 001f 	and.w	r0, r0, #31
    486c:	fa01 f000 	lsl.w	r0, r1, r0
    4870:	ea22 0000 	bic.w	r0, r2, r0
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    4874:	f8c3 0280 	str.w	r0, [r3, #640]	; 0x280
    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
    4878:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
		/* Set target state to Non-Secure */
		if (NVIC_SetTargetState(irq) != 1) {
			__ASSERT(0, "NVIC SetTargetState error");
		}
	}
}
    487c:	4770      	bx	lr
  if ((int32_t)(IRQn) >= 0)
    487e:	2b00      	cmp	r3, #0
    4880:	dbfc      	blt.n	487c <irq_target_state_set+0x2e>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
    4882:	2201      	movs	r2, #1
    4884:	095b      	lsrs	r3, r3, #5
    4886:	009b      	lsls	r3, r3, #2
    4888:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    488c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    4890:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
    4894:	f000 001f 	and.w	r0, r0, #31
    4898:	fa02 f000 	lsl.w	r0, r2, r0
    489c:	4308      	orrs	r0, r1
    489e:	e7e9      	b.n	4874 <irq_target_state_set+0x26>

000048a0 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    48a0:	f000 b971 	b.w	4b86 <z_fatal_error>

000048a4 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    48a4:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    48a6:	6800      	ldr	r0, [r0, #0]
    48a8:	f000 b96d 	b.w	4b86 <z_fatal_error>

000048ac <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    48ac:	b508      	push	{r3, lr}
	handler();
    48ae:	f7fc fdd5 	bl	145c <z_SysNmiOnReset>
	z_arm_int_exit();
}
    48b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    48b6:	f7fc bf4b 	b.w	1750 <z_arm_exc_exit>

000048ba <mpu_configure_region>:
{
    48ba:	b530      	push	{r4, r5, lr}
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
    48bc:	684b      	ldr	r3, [r1, #4]
	region_conf.base = new_region->start;
    48be:	680c      	ldr	r4, [r1, #0]
{
    48c0:	b085      	sub	sp, #20
	p_attr->rbar = attr->rbar &
    48c2:	890a      	ldrh	r2, [r1, #8]
    48c4:	7a8d      	ldrb	r5, [r1, #10]
	region_conf.base = new_region->start;
    48c6:	9400      	str	r4, [sp, #0]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    48c8:	3b01      	subs	r3, #1
    48ca:	f024 041f 	bic.w	r4, r4, #31
    48ce:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
    48d0:	f002 021f 	and.w	r2, r2, #31
    48d4:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    48d8:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1)) {
    48dc:	280f      	cmp	r0, #15
    48de:	4604      	mov	r4, r0
	p_attr->rbar = attr->rbar &
    48e0:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    48e4:	9303      	str	r3, [sp, #12]
    48e6:	d805      	bhi.n	48f4 <mpu_configure_region+0x3a>
	region_init(index, region_conf);
    48e8:	4669      	mov	r1, sp
    48ea:	f7fc ffad 	bl	1848 <region_init>
}
    48ee:	4620      	mov	r0, r4
    48f0:	b005      	add	sp, #20
    48f2:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
    48f4:	f06f 0415 	mvn.w	r4, #21
	return region_allocate_and_init(index,
    48f8:	e7f9      	b.n	48ee <mpu_configure_region+0x34>

000048fa <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
    48fa:	e840 f000 	tt	r0, r0
    48fe:	b2c3      	uxtb	r3, r0

int arm_cmse_mpu_region_get(u32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
    4900:	f410 3f80 	tst.w	r0, #65536	; 0x10000
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
    4904:	bf14      	ite	ne
    4906:	4618      	movne	r0, r3
    4908:	f06f 0015 	mvneq.w	r0, #21
    490c:	4770      	bx	lr

0000490e <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    490e:	3801      	subs	r0, #1
    4910:	3901      	subs	r1, #1
    4912:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    4916:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    491a:	4293      	cmp	r3, r2
    491c:	d101      	bne.n	4922 <strcmp+0x14>
    491e:	2b00      	cmp	r3, #0
    4920:	d1f7      	bne.n	4912 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    4922:	1a98      	subs	r0, r3, r2
    4924:	4770      	bx	lr

00004926 <memcmp>:
 * @brief Compare two memory areas
 *
 * @return negative # if <m1> < <m2>, 0 if <m1> == <m2>, else positive #
 */
int memcmp(const void *m1, const void *m2, size_t n)
{
    4926:	b510      	push	{r4, lr}
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
    4928:	b15a      	cbz	r2, 4942 <memcmp+0x1c>
    492a:	3901      	subs	r1, #1
    492c:	1884      	adds	r4, r0, r2
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
    492e:	f810 2b01 	ldrb.w	r2, [r0], #1
    4932:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    4936:	42a0      	cmp	r0, r4
    4938:	d001      	beq.n	493e <memcmp+0x18>
    493a:	429a      	cmp	r2, r3
    493c:	d0f7      	beq.n	492e <memcmp+0x8>
		c1++;
		c2++;
	}

	return *c1 - *c2;
    493e:	1ad0      	subs	r0, r2, r3
}
    4940:	bd10      	pop	{r4, pc}
		return 0;
    4942:	4610      	mov	r0, r2
    4944:	e7fc      	b.n	4940 <memcmp+0x1a>

00004946 <memmove>:
void *memmove(void *d, const void *s, size_t n)
{
	char *dest = d;
	const char *src  = s;

	if ((size_t) (dest - src) < n) {
    4946:	1a43      	subs	r3, r0, r1
    4948:	4293      	cmp	r3, r2
{
    494a:	b510      	push	{r4, lr}
    494c:	eb00 0302 	add.w	r3, r0, r2
	if ((size_t) (dest - src) < n) {
    4950:	d308      	bcc.n	4964 <memmove+0x1e>
	char *dest = d;
    4952:	4602      	mov	r2, r0
    4954:	3901      	subs	r1, #1
			n--;
			dest[n] = src[n];
		}
	} else {
		/* It is safe to perform a forward-copy */
		while (n > 0) {
    4956:	429a      	cmp	r2, r3
    4958:	d00b      	beq.n	4972 <memmove+0x2c>
			*dest = *src;
    495a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    495e:	f802 4b01 	strb.w	r4, [r2], #1
			dest++;
			src++;
			n--;
    4962:	e7f8      	b.n	4956 <memmove+0x10>
    4964:	440a      	add	r2, r1
			dest[n] = src[n];
    4966:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
		while (n > 0) {
    496a:	428a      	cmp	r2, r1
			dest[n] = src[n];
    496c:	f803 4d01 	strb.w	r4, [r3, #-1]!
		while (n > 0) {
    4970:	d1f9      	bne.n	4966 <memmove+0x20>
		}
	}

	return d;
}
    4972:	bd10      	pop	{r4, pc}

00004974 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    4974:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    4976:	ea81 0400 	eor.w	r4, r1, r0
    497a:	07a5      	lsls	r5, r4, #30
    497c:	4603      	mov	r3, r0
    497e:	d00b      	beq.n	4998 <memcpy+0x24>
    4980:	3b01      	subs	r3, #1
    4982:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    4984:	4291      	cmp	r1, r2
    4986:	d11b      	bne.n	49c0 <memcpy+0x4c>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    4988:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
    498a:	2a00      	cmp	r2, #0
    498c:	d0fc      	beq.n	4988 <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
    498e:	f811 4b01 	ldrb.w	r4, [r1], #1
			n--;
    4992:	3a01      	subs	r2, #1
			*(d_byte++) = *(s_byte++);
    4994:	f803 4b01 	strb.w	r4, [r3], #1
		while (((uintptr_t)d_byte) & mask) {
    4998:	079c      	lsls	r4, r3, #30
    499a:	d1f6      	bne.n	498a <memcpy+0x16>
    499c:	f022 0403 	bic.w	r4, r2, #3
    49a0:	1f1d      	subs	r5, r3, #4
    49a2:	0896      	lsrs	r6, r2, #2
    49a4:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
    49a6:	42b9      	cmp	r1, r7
    49a8:	d105      	bne.n	49b6 <memcpy+0x42>
    49aa:	f06f 0503 	mvn.w	r5, #3
    49ae:	4423      	add	r3, r4
    49b0:	fb05 2206 	mla	r2, r5, r6, r2
    49b4:	e7e4      	b.n	4980 <memcpy+0xc>
			*(d_word++) = *(s_word++);
    49b6:	f851 cb04 	ldr.w	ip, [r1], #4
    49ba:	f845 cf04 	str.w	ip, [r5, #4]!
			n -= sizeof(mem_word_t);
    49be:	e7f2      	b.n	49a6 <memcpy+0x32>
		*(d_byte++) = *(s_byte++);
    49c0:	f811 4b01 	ldrb.w	r4, [r1], #1
    49c4:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    49c8:	e7dc      	b.n	4984 <memcpy+0x10>

000049ca <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
    49ca:	4603      	mov	r3, r0
{
    49cc:	b570      	push	{r4, r5, r6, lr}
	unsigned char c_byte = (unsigned char)c;
    49ce:	b2c9      	uxtb	r1, r1

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    49d0:	079c      	lsls	r4, r3, #30
    49d2:	d111      	bne.n	49f8 <memset+0x2e>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
    49d4:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
    49d8:	f022 0603 	bic.w	r6, r2, #3
    49dc:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    49e0:	441e      	add	r6, r3
    49e2:	0894      	lsrs	r4, r2, #2
    49e4:	42b3      	cmp	r3, r6
    49e6:	d10d      	bne.n	4a04 <memset+0x3a>
    49e8:	f06f 0503 	mvn.w	r5, #3
    49ec:	fb05 2204 	mla	r2, r5, r4, r2
    49f0:	441a      	add	r2, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
    49f2:	4293      	cmp	r3, r2
    49f4:	d109      	bne.n	4a0a <memset+0x40>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    49f6:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
    49f8:	2a00      	cmp	r2, #0
    49fa:	d0fc      	beq.n	49f6 <memset+0x2c>
		*(d_byte++) = c_byte;
    49fc:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    4a00:	3a01      	subs	r2, #1
    4a02:	e7e5      	b.n	49d0 <memset+0x6>
		*(d_word++) = c_word;
    4a04:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
    4a08:	e7ec      	b.n	49e4 <memset+0x1a>
		*(d_byte++) = c_byte;
    4a0a:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    4a0e:	e7f0      	b.n	49f2 <memset+0x28>

00004a10 <_stdout_hook_default>:
}
    4a10:	f04f 30ff 	mov.w	r0, #4294967295
    4a14:	4770      	bx	lr

00004a16 <i2c_nrfx_twim_configure>:
	if (I2C_ADDR_10_BITS & dev_config) {
    4a16:	07ca      	lsls	r2, r1, #31
	nrfx_twim_t const *inst = &(get_dev_config(dev)->twim);
    4a18:	6843      	ldr	r3, [r0, #4]
	if (I2C_ADDR_10_BITS & dev_config) {
    4a1a:	d405      	bmi.n	4a28 <i2c_nrfx_twim_configure+0x12>
	switch (I2C_SPEED_GET(dev_config)) {
    4a1c:	f3c1 0242 	ubfx	r2, r1, #1, #3
    4a20:	2a01      	cmp	r2, #1
    4a22:	d004      	beq.n	4a2e <i2c_nrfx_twim_configure+0x18>
    4a24:	2a02      	cmp	r2, #2
    4a26:	d00b      	beq.n	4a40 <i2c_nrfx_twim_configure+0x2a>
		return -EINVAL;
    4a28:	f06f 0015 	mvn.w	r0, #21
}
    4a2c:	4770      	bx	lr
    p_reg->FREQUENCY = frequency;
    4a2e:	f04f 72cc 	mov.w	r2, #26738688	; 0x1980000
		nrf_twim_frequency_set(inst->p_twim, NRF_TWIM_FREQ_100K);
    4a32:	681b      	ldr	r3, [r3, #0]
    4a34:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
	get_dev_data(dev)->dev_config = dev_config;
    4a38:	68c3      	ldr	r3, [r0, #12]
	return 0;
    4a3a:	2000      	movs	r0, #0
	get_dev_data(dev)->dev_config = dev_config;
    4a3c:	6259      	str	r1, [r3, #36]	; 0x24
	return 0;
    4a3e:	4770      	bx	lr
    4a40:	f04f 62c8 	mov.w	r2, #104857600	; 0x6400000
		nrf_twim_frequency_set(inst->p_twim, NRF_TWIM_FREQ_400K);
    4a44:	681b      	ldr	r3, [r3, #0]
    4a46:	e7f5      	b.n	4a34 <i2c_nrfx_twim_configure+0x1e>

00004a48 <uarte_nrfx_config_get>:
{
    4a48:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    4a4a:	68c2      	ldr	r2, [r0, #12]
    4a4c:	e892 0003 	ldmia.w	r2, {r0, r1}
    4a50:	e883 0003 	stmia.w	r3, {r0, r1}
}
    4a54:	2000      	movs	r0, #0
    4a56:	4770      	bx	lr

00004a58 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    4a58:	6843      	ldr	r3, [r0, #4]
    4a5a:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    4a5c:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    4a60:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    4a64:	4770      	bx	lr

00004a66 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    4a66:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    4a68:	68c2      	ldr	r2, [r0, #12]
	return config->uarte_regs;
    4a6a:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4a6c:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    4a70:	b138      	cbz	r0, 4a82 <uarte_nrfx_poll_in+0x1c>
	*c = data->rx_data;
    4a72:	7b12      	ldrb	r2, [r2, #12]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4a74:	2000      	movs	r0, #0
    4a76:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4a78:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4a7a:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4a7e:	601a      	str	r2, [r3, #0]
	return 0;
    4a80:	4770      	bx	lr
		return -1;
    4a82:	f04f 30ff 	mov.w	r0, #4294967295
}
    4a86:	4770      	bx	lr

00004a88 <uarte_nrfx_poll_out>:
{
    4a88:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	return config->uarte_regs;
    4a8c:	6843      	ldr	r3, [r0, #4]
{
    4a8e:	f88d 1007 	strb.w	r1, [sp, #7]
	return config->uarte_regs;
    4a92:	681c      	ldr	r4, [r3, #0]
	struct uarte_nrfx_data *data = get_dev_data(dev);
    4a94:	68c6      	ldr	r6, [r0, #12]
	if (!k_is_in_isr()) {
    4a96:	f000 f984 	bl	4da2 <k_is_in_isr>
    4a9a:	b9c0      	cbnz	r0, 4ace <uarte_nrfx_poll_out+0x46>
		lock = &data->poll_out_lock;
    4a9c:	2564      	movs	r5, #100	; 0x64
 */
#ifdef CONFIG_ATOMIC_OPERATIONS_BUILTIN
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    4a9e:	f04f 0801 	mov.w	r8, #1
    4aa2:	f106 0708 	add.w	r7, r6, #8
    4aa6:	e8d7 3fef 	ldaex	r3, [r7]
    4aaa:	2b00      	cmp	r3, #0
    4aac:	d103      	bne.n	4ab6 <uarte_nrfx_poll_out+0x2e>
    4aae:	e8c7 8fe2 	stlex	r2, r8, [r7]
    4ab2:	2a00      	cmp	r2, #0
    4ab4:	d1f7      	bne.n	4aa6 <uarte_nrfx_poll_out+0x1e>
		while (atomic_cas((atomic_t *) lock,
    4ab6:	d00c      	beq.n	4ad2 <uarte_nrfx_poll_out+0x4a>
	return z_impl_k_sleep(timeout);
    4ab8:	2021      	movs	r0, #33	; 0x21
    4aba:	2100      	movs	r1, #0
    4abc:	3d01      	subs	r5, #1
    4abe:	f7fe fba1 	bl	3204 <z_impl_k_sleep>
			if (--safety_cnt == 0) {
    4ac2:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    4ac6:	d1ee      	bne.n	4aa6 <uarte_nrfx_poll_out+0x1e>
}
    4ac8:	b002      	add	sp, #8
    4aca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		*lock = 1;
    4ace:	2301      	movs	r3, #1
    4ad0:	60b3      	str	r3, [r6, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4ad2:	2300      	movs	r3, #0
    4ad4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    4ad8:	f10d 0307 	add.w	r3, sp, #7
    4adc:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    4ae0:	2301      	movs	r3, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4ae2:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
    p_reg->TXD.MAXCNT = length;
    4ae6:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4aea:	60a3      	str	r3, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4aec:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
	NRFX_WAIT_FOR(nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX),
    4af0:	b923      	cbnz	r3, 4afc <uarte_nrfx_poll_out+0x74>
    4af2:	2001      	movs	r0, #1
    4af4:	f000 f815 	bl	4b22 <nrfx_busy_wait>
    4af8:	3d01      	subs	r5, #1
    4afa:	d1f7      	bne.n	4aec <uarte_nrfx_poll_out+0x64>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4afc:	2301      	movs	r3, #1
    4afe:	60e3      	str	r3, [r4, #12]
	*lock = 0;
    4b00:	2300      	movs	r3, #0
    4b02:	60b3      	str	r3, [r6, #8]
    4b04:	e7e0      	b.n	4ac8 <uarte_nrfx_poll_out+0x40>

00004b06 <k_sys_fatal_error_handler>:
	ARG_UNUSED(reason);

	LOG_PANIC();

	LOG_ERR("Resetting system");
	sys_arch_reboot(0);
    4b06:	2000      	movs	r0, #0
{
    4b08:	b508      	push	{r3, lr}
	sys_arch_reboot(0);
    4b0a:	f7fc fe2f 	bl	176c <sys_arch_reboot>

00004b0e <hw_cc310_init>:
#include <nrf_cc310_platform.h>

#if CONFIG_HW_CC310

static int hw_cc310_init(struct device *dev)
{
    4b0e:	b508      	push	{r3, lr}
	int res;

	__ASSERT_NO_MSG(dev != NULL);

	/* Set the RTOS abort APIs */
	nrf_cc310_platform_abort_init();
    4b10:	f7fc fb4a 	bl	11a8 <nrf_cc310_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc310_platform_mutex_init();
    4b14:	f7fc fbcc 	bl	12b0 <nrf_cc310_platform_mutex_init>
	res = nrf_cc310_platform_init();
#else
	res = nrf_cc310_platform_init_no_rng();
#endif
	return res;
}
    4b18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc310_platform_init_no_rng();
    4b1c:	f7fe bf70 	b.w	3a00 <nrf_cc310_platform_init_no_rng>

00004b20 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    4b20:	4700      	bx	r0

00004b22 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    4b22:	f000 b944 	b.w	4dae <z_impl_k_busy_wait>

00004b26 <xfer_completeness_check>:
    switch (p_cb->xfer_desc.type)
    4b26:	7b0b      	ldrb	r3, [r1, #12]
    4b28:	2b03      	cmp	r3, #3
    4b2a:	d82a      	bhi.n	4b82 <xfer_completeness_check+0x5c>
    4b2c:	e8df f003 	tbb	[pc, r3]
    4b30:	021a2622 	.word	0x021a2622
            if (((p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    4b34:	688b      	ldr	r3, [r1, #8]
    4b36:	035a      	lsls	r2, r3, #13
    4b38:	d504      	bpl.n	4b44 <xfer_completeness_check+0x1e>
    return p_reg->TXD.AMOUNT;
    4b3a:	f8d0 354c 	ldr.w	r3, [r0, #1356]	; 0x54c
    4b3e:	690a      	ldr	r2, [r1, #16]
    4b40:	429a      	cmp	r2, r3
    4b42:	d107      	bne.n	4b54 <xfer_completeness_check+0x2e>
                (!(p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
    4b44:	688b      	ldr	r3, [r1, #8]
                 (nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)) ||
    4b46:	035b      	lsls	r3, r3, #13
    4b48:	d41b      	bmi.n	4b82 <xfer_completeness_check+0x5c>
    4b4a:	f8d0 354c 	ldr.w	r3, [r0, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
    4b4e:	694a      	ldr	r2, [r1, #20]
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
    4b50:	429a      	cmp	r2, r3
    4b52:	d016      	beq.n	4b82 <xfer_completeness_check+0x5c>
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    4b54:	2300      	movs	r3, #0
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    4b56:	2206      	movs	r2, #6
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    4b58:	f8c0 3500 	str.w	r3, [r0, #1280]	; 0x500
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    4b5c:	f8c0 2500 	str.w	r2, [r0, #1280]	; 0x500
}
    4b60:	4618      	mov	r0, r3
    4b62:	4770      	bx	lr
    return p_reg->TXD.AMOUNT;
    4b64:	f8d0 354c 	ldr.w	r3, [r0, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
    4b68:	690a      	ldr	r2, [r1, #16]
    4b6a:	429a      	cmp	r2, r3
    4b6c:	d1f2      	bne.n	4b54 <xfer_completeness_check+0x2e>
    return p_reg->RXD.AMOUNT;
    4b6e:	f8d0 353c 	ldr.w	r3, [r0, #1340]	; 0x53c
    4b72:	e7ec      	b.n	4b4e <xfer_completeness_check+0x28>
    return p_reg->TXD.AMOUNT;
    4b74:	f8d0 354c 	ldr.w	r3, [r0, #1356]	; 0x54c
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
    4b78:	690a      	ldr	r2, [r1, #16]
    4b7a:	e7e9      	b.n	4b50 <xfer_completeness_check+0x2a>
    return p_reg->RXD.AMOUNT;
    4b7c:	f8d0 353c 	ldr.w	r3, [r0, #1340]	; 0x53c
    4b80:	e7fa      	b.n	4b78 <xfer_completeness_check+0x52>
    bool transfer_complete = true;
    4b82:	2001      	movs	r0, #1
}
    4b84:	4770      	bx	lr

00004b86 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    4b86:	b573      	push	{r0, r1, r4, r5, r6, lr}
    4b88:	4605      	mov	r5, r0
    4b8a:	9101      	str	r1, [sp, #4]
	__asm__ volatile(
    4b8c:	f04f 0320 	mov.w	r3, #32
    4b90:	f3ef 8611 	mrs	r6, BASEPRI
    4b94:	f383 8811 	msr	BASEPRI, r3
    4b98:	f3bf 8f6f 	isb	sy
	return z_impl_k_current_get();
    4b9c:	f7fe fb52 	bl	3244 <z_impl_k_current_get>
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	k_sys_fatal_error_handler(reason, esf);
    4ba0:	9901      	ldr	r1, [sp, #4]
    4ba2:	4604      	mov	r4, r0
    4ba4:	4628      	mov	r0, r5
    4ba6:	f7ff ffae 	bl	4b06 <k_sys_fatal_error_handler>
	__asm__ volatile(
    4baa:	f386 8811 	msr	BASEPRI, r6
    4bae:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    4bb2:	4620      	mov	r0, r4
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	arch_irq_unlock(key);
	k_thread_abort(thread);
}
    4bb4:	b002      	add	sp, #8
    4bb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4bba:	f7fc bdf5 	b.w	17a8 <z_impl_k_thread_abort>

00004bbe <z_sys_power_save_idle_exit>:
	z_clock_idle_exit();
    4bbe:	f7ff bdc7 	b.w	4750 <z_clock_idle_exit>

00004bc2 <k_mem_slab_init>:
{
    4bc2:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    4bc4:	2400      	movs	r4, #0
    4bc6:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4bc8:	ea41 0402 	orr.w	r4, r1, r2
    4bcc:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    4bd0:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    4bd4:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4bd6:	d10c      	bne.n	4bf2 <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    4bd8:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4bda:	42a3      	cmp	r3, r4
    4bdc:	d103      	bne.n	4be6 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    4bde:	e9c0 0000 	strd	r0, r0, [r0]
}
    4be2:	2000      	movs	r0, #0
}
    4be4:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    4be6:	6945      	ldr	r5, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4be8:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
    4bea:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
    4bec:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    4bee:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    4bf0:	e7f3      	b.n	4bda <k_mem_slab_init+0x18>
		return -EINVAL;
    4bf2:	f06f 0015 	mvn.w	r0, #21
	return rc;
    4bf6:	e7f5      	b.n	4be4 <k_mem_slab_init+0x22>

00004bf8 <z_impl_k_mutex_init>:
	mutex->owner = NULL;
    4bf8:	2300      	movs	r3, #0
    4bfa:	e9c0 0000 	strd	r0, r0, [r0]
	mutex->lock_count = 0U;
    4bfe:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
    4c02:	4618      	mov	r0, r3
    4c04:	4770      	bx	lr

00004c06 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4c06:	b921      	cbnz	r1, 4c12 <z_reschedule+0xc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4c08:	f3ef 8005 	mrs	r0, IPSR
    4c0c:	b908      	cbnz	r0, 4c12 <z_reschedule+0xc>
    4c0e:	f7fc bb65 	b.w	12dc <arch_swap>
    4c12:	f381 8811 	msr	BASEPRI, r1
    4c16:	f3bf 8f6f 	isb	sy
}
    4c1a:	4770      	bx	lr

00004c1c <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4c1c:	4603      	mov	r3, r0
    4c1e:	b920      	cbnz	r0, 4c2a <z_reschedule_irqlock+0xe>
    4c20:	f3ef 8205 	mrs	r2, IPSR
    4c24:	b90a      	cbnz	r2, 4c2a <z_reschedule_irqlock+0xe>
    4c26:	f7fc bb59 	b.w	12dc <arch_swap>
    4c2a:	f383 8811 	msr	BASEPRI, r3
    4c2e:	f3bf 8f6f 	isb	sy
}
    4c32:	4770      	bx	lr

00004c34 <z_reschedule_unlocked>:
	__asm__ volatile(
    4c34:	f04f 0320 	mov.w	r3, #32
    4c38:	f3ef 8011 	mrs	r0, BASEPRI
    4c3c:	f383 8811 	msr	BASEPRI, r3
    4c40:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    4c44:	f7ff bfea 	b.w	4c1c <z_reschedule_irqlock>

00004c48 <z_priq_dumb_best>:
	return list->head == list;
    4c48:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4c4a:	4298      	cmp	r0, r3
    4c4c:	d004      	beq.n	4c58 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    4c4e:	2b00      	cmp	r3, #0
    4c50:	bf38      	it	cc
    4c52:	2300      	movcc	r3, #0
    4c54:	4618      	mov	r0, r3
    4c56:	4770      	bx	lr
	struct k_thread *thread = NULL;
    4c58:	2000      	movs	r0, #0
}
    4c5a:	4770      	bx	lr

00004c5c <z_ready_thread>:
{
    4c5c:	b510      	push	{r4, lr}
    4c5e:	f04f 0320 	mov.w	r3, #32
    4c62:	f3ef 8411 	mrs	r4, BASEPRI
    4c66:	f383 8811 	msr	BASEPRI, r3
    4c6a:	f3bf 8f6f 	isb	sy
		ready_thread(thread);
    4c6e:	f7fe f84b 	bl	2d08 <ready_thread>
	__asm__ volatile(
    4c72:	f384 8811 	msr	BASEPRI, r4
    4c76:	f3bf 8f6f 	isb	sy
}
    4c7a:	bd10      	pop	{r4, pc}

00004c7c <z_thread_timeout>:
{
    4c7c:	b538      	push	{r3, r4, r5, lr}
	if (thread->base.pended_on != NULL) {
    4c7e:	f850 3c10 	ldr.w	r3, [r0, #-16]
{
    4c82:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    4c84:	f1a0 0118 	sub.w	r1, r0, #24
	if (thread->base.pended_on != NULL) {
    4c88:	b1c3      	cbz	r3, 4cbc <z_thread_timeout+0x40>
	__asm__ volatile(
    4c8a:	f04f 0320 	mov.w	r3, #32
    4c8e:	f3ef 8511 	mrs	r5, BASEPRI
    4c92:	f383 8811 	msr	BASEPRI, r3
    4c96:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    4c9a:	f850 0c10 	ldr.w	r0, [r0, #-16]
    4c9e:	f7fd ffdd 	bl	2c5c <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4ca2:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    4ca6:	f023 0302 	bic.w	r3, r3, #2
    4caa:	f804 3c0b 	strb.w	r3, [r4, #-11]
		thread->base.pended_on = NULL;
    4cae:	2300      	movs	r3, #0
    4cb0:	f844 3c10 	str.w	r3, [r4, #-16]
	__asm__ volatile(
    4cb4:	f385 8811 	msr	BASEPRI, r5
    4cb8:	f3bf 8f6f 	isb	sy
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    4cbc:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	z_ready_thread(thread);
    4cc0:	4608      	mov	r0, r1
    4cc2:	f023 0314 	bic.w	r3, r3, #20
    4cc6:	f804 3c0b 	strb.w	r3, [r4, #-11]
}
    4cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_ready_thread(thread);
    4cce:	f7ff bfc5 	b.w	4c5c <z_ready_thread>

00004cd2 <z_remove_thread_from_ready_q>:
{
    4cd2:	b510      	push	{r4, lr}
	__asm__ volatile(
    4cd4:	f04f 0320 	mov.w	r3, #32
    4cd8:	f3ef 8411 	mrs	r4, BASEPRI
    4cdc:	f383 8811 	msr	BASEPRI, r3
    4ce0:	f3bf 8f6f 	isb	sy
		unready_thread(thread);
    4ce4:	f7fe f96e 	bl	2fc4 <unready_thread>
	__asm__ volatile(
    4ce8:	f384 8811 	msr	BASEPRI, r4
    4cec:	f3bf 8f6f 	isb	sy
}
    4cf0:	bd10      	pop	{r4, pc}

00004cf2 <add_to_waitq_locked>:
{
    4cf2:	b538      	push	{r3, r4, r5, lr}
    4cf4:	4604      	mov	r4, r0
    4cf6:	460d      	mov	r5, r1
	unready_thread(thread);
    4cf8:	f7fe f964 	bl	2fc4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    4cfc:	7b63      	ldrb	r3, [r4, #13]
    4cfe:	f043 0302 	orr.w	r3, r3, #2
    4d02:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    4d04:	b1c5      	cbz	r5, 4d38 <add_to_waitq_locked+0x46>
	return list->head == list;
    4d06:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    4d08:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4d0a:	429d      	cmp	r5, r3
    4d0c:	bf08      	it	eq
    4d0e:	2300      	moveq	r3, #0
    4d10:	2b00      	cmp	r3, #0
    4d12:	bf38      	it	cc
    4d14:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4d16:	b183      	cbz	r3, 4d3a <add_to_waitq_locked+0x48>
	if (thread_1->base.prio < thread_2->base.prio) {
    4d18:	f994 100e 	ldrsb.w	r1, [r4, #14]
    4d1c:	f993 200e 	ldrsb.w	r2, [r3, #14]
    4d20:	4291      	cmp	r1, r2
    4d22:	db04      	blt.n	4d2e <add_to_waitq_locked+0x3c>
	return (node == list->tail) ? NULL : node->next;
    4d24:	686a      	ldr	r2, [r5, #4]
    4d26:	429a      	cmp	r2, r3
    4d28:	d007      	beq.n	4d3a <add_to_waitq_locked+0x48>
    4d2a:	681b      	ldr	r3, [r3, #0]
    4d2c:	e7f3      	b.n	4d16 <add_to_waitq_locked+0x24>
	node->prev = successor->prev;
    4d2e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4d30:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    4d34:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4d36:	605c      	str	r4, [r3, #4]
}
    4d38:	bd38      	pop	{r3, r4, r5, pc}
	node->prev = list->tail;
    4d3a:	686b      	ldr	r3, [r5, #4]
	node->next = list;
    4d3c:	6025      	str	r5, [r4, #0]
	node->prev = list->tail;
    4d3e:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    4d40:	686b      	ldr	r3, [r5, #4]
    4d42:	601c      	str	r4, [r3, #0]
	list->tail = node;
    4d44:	606c      	str	r4, [r5, #4]
    4d46:	e7f7      	b.n	4d38 <add_to_waitq_locked+0x46>

00004d48 <z_unpend_first_thread>:
{
    4d48:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    4d4a:	f04f 0320 	mov.w	r3, #32
    4d4e:	f3ef 8211 	mrs	r2, BASEPRI
    4d52:	f383 8811 	msr	BASEPRI, r3
    4d56:	f3bf 8f6f 	isb	sy
		ret = _priq_wait_best(&wait_q->waitq);
    4d5a:	f7ff ff75 	bl	4c48 <z_priq_dumb_best>
    4d5e:	4604      	mov	r4, r0
	__asm__ volatile(
    4d60:	f382 8811 	msr	BASEPRI, r2
    4d64:	f3bf 8f6f 	isb	sy

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    4d68:	b1c8      	cbz	r0, 4d9e <z_unpend_first_thread+0x56>
	__asm__ volatile(
    4d6a:	f04f 0320 	mov.w	r3, #32
    4d6e:	f3ef 8511 	mrs	r5, BASEPRI
    4d72:	f383 8811 	msr	BASEPRI, r3
    4d76:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    4d7a:	4601      	mov	r1, r0
    4d7c:	6880      	ldr	r0, [r0, #8]
    4d7e:	f7fd ff6d 	bl	2c5c <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4d82:	7b63      	ldrb	r3, [r4, #13]
    4d84:	f023 0302 	bic.w	r3, r3, #2
    4d88:	7363      	strb	r3, [r4, #13]
		thread->base.pended_on = NULL;
    4d8a:	2300      	movs	r3, #0
    4d8c:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    4d8e:	f385 8811 	msr	BASEPRI, r5
    4d92:	f3bf 8f6f 	isb	sy
	return z_abort_timeout(&thread->base.timeout);
    4d96:	f104 0018 	add.w	r0, r4, #24
    4d9a:	f000 f80a 	bl	4db2 <z_abort_timeout>
}
    4d9e:	4620      	mov	r0, r4
    4da0:	bd38      	pop	{r3, r4, r5, pc}

00004da2 <k_is_in_isr>:
    4da2:	f3ef 8005 	mrs	r0, IPSR
}
    4da6:	3800      	subs	r0, #0
    4da8:	bf18      	it	ne
    4daa:	2001      	movne	r0, #1
    4dac:	4770      	bx	lr

00004dae <z_impl_k_busy_wait>:
	arch_busy_wait(usec_to_wait);
    4dae:	f7fb be05 	b.w	9bc <arch_busy_wait>

00004db2 <z_abort_timeout>:
{
    4db2:	b510      	push	{r4, lr}
	__asm__ volatile(
    4db4:	f04f 0220 	mov.w	r2, #32
    4db8:	f3ef 8411 	mrs	r4, BASEPRI
    4dbc:	f382 8811 	msr	BASEPRI, r2
    4dc0:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    4dc4:	6803      	ldr	r3, [r0, #0]
    4dc6:	b13b      	cbz	r3, 4dd8 <z_abort_timeout+0x26>
			remove_timeout(to);
    4dc8:	f7fe fb1e 	bl	3408 <remove_timeout>
			ret = 0;
    4dcc:	2000      	movs	r0, #0
	__asm__ volatile(
    4dce:	f384 8811 	msr	BASEPRI, r4
    4dd2:	f3bf 8f6f 	isb	sy
}
    4dd6:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    4dd8:	f06f 0015 	mvn.w	r0, #21
    4ddc:	e7f7      	b.n	4dce <z_abort_timeout+0x1c>

00004dde <z_get_next_timeout_expiry>:
{
    4dde:	b510      	push	{r4, lr}
	__asm__ volatile(
    4de0:	f04f 0320 	mov.w	r3, #32
    4de4:	f3ef 8411 	mrs	r4, BASEPRI
    4de8:	f383 8811 	msr	BASEPRI, r3
    4dec:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    4df0:	f7fe fb1e 	bl	3430 <next_timeout>
	__asm__ volatile(
    4df4:	f384 8811 	msr	BASEPRI, r4
    4df8:	f3bf 8f6f 	isb	sy
}
    4dfc:	bd10      	pop	{r4, pc}

00004dfe <z_set_timeout_expiry>:
{
    4dfe:	b537      	push	{r0, r1, r2, r4, r5, lr}
    4e00:	4604      	mov	r4, r0
    4e02:	9101      	str	r1, [sp, #4]
	__asm__ volatile(
    4e04:	f04f 0320 	mov.w	r3, #32
    4e08:	f3ef 8511 	mrs	r5, BASEPRI
    4e0c:	f383 8811 	msr	BASEPRI, r3
    4e10:	f3bf 8f6f 	isb	sy
		int next = next_timeout();
    4e14:	f7fe fb0c 	bl	3430 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    4e18:	2801      	cmp	r0, #1
    4e1a:	dd05      	ble.n	4e28 <z_set_timeout_expiry+0x2a>
    4e1c:	42a0      	cmp	r0, r4
    4e1e:	9901      	ldr	r1, [sp, #4]
    4e20:	dd02      	ble.n	4e28 <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, idle);
    4e22:	4620      	mov	r0, r4
    4e24:	f7fb fea8 	bl	b78 <z_clock_set_timeout>
	__asm__ volatile(
    4e28:	f385 8811 	msr	BASEPRI, r5
    4e2c:	f3bf 8f6f 	isb	sy
}
    4e30:	b003      	add	sp, #12
    4e32:	bd30      	pop	{r4, r5, pc}

00004e34 <z_tick_get_32>:

u32_t z_tick_get_32(void)
{
    4e34:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (u32_t)z_tick_get();
    4e36:	f7fe fbe5 	bl	3604 <z_tick_get>
#else
	return (u32_t)curr_tick;
#endif
}
    4e3a:	bd08      	pop	{r3, pc}

00004e3c <k_heap_init>:
{
    4e3c:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
    4e3e:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    4e42:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    4e46:	f85d 4b04 	ldr.w	r4, [sp], #4
	sys_heap_init(&h->heap, mem, bytes);
    4e4a:	f7ff bb81 	b.w	4550 <sys_heap_init>

00004e4e <_OffsetAbsSyms>:
#include "offsets_aarch64.c"
#else
#include "offsets_aarch32.c"
#endif

GEN_ABS_SYM_END
    4e4e:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

00005920 <spm_request_read-0x26c0>:
	...

00007fe0 <spm_request_read>:
    7fe0:	e97f e97f 	sg
    7fe4:	f7f9 b81e 	b.w	1024 <__acle_se_spm_request_read>

00007fe8 <spm_firmware_info>:
    7fe8:	e97f e97f 	sg
    7fec:	f7f9 b872 	b.w	10d4 <__acle_se_spm_firmware_info>

00007ff0 <spm_request_random_number>:
    7ff0:	e97f e97f 	sg
    7ff4:	f7fc bbe5 	b.w	47c2 <__acle_se_spm_request_random_number>
	...
