<stg><name>conv1x1DSP2</name>


<trans_list>

<trans id="133" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="12" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %outPartialArr_1_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="outPartialArr_1_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %outPartialArr_V_0_3_s = alloca i32

]]></Node>
<StgValue><ssdm name="outPartialArr_V_0_3_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)

]]></Node>
<StgValue><ssdm name="reps_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %shl_ln213 = shl i32 %reps_read, 3

]]></Node>
<StgValue><ssdm name="shl_ln213"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %shl_ln213_1 = shl i32 %reps_read, 1

]]></Node>
<StgValue><ssdm name="shl_ln213_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %add_ln213 = add i32 %shl_ln213, %shl_ln213_1

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="45" op_0_bw="32">
<![CDATA[
entry:9  %cast44 = zext i32 %add_ln213 to i45

]]></Node>
<StgValue><ssdm name="cast44"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:10  %bound46 = mul i45 5760, %cast44

]]></Node>
<StgValue><ssdm name="bound46"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:10  %bound46 = mul i45 5760, %cast44

]]></Node>
<StgValue><ssdm name="bound46"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:11  br label %.preheader188.i

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="45" op_0_bw="45" op_1_bw="0" op_2_bw="45" op_3_bw="0">
<![CDATA[
.preheader188.i:0  %indvar_flatten83 = phi i45 [ 0, %entry ], [ %add_ln213_1, %hls_label_63_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten83"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader188.i:1  %indvar_flatten37 = phi i14 [ 0, %entry ], [ %select_ln214, %hls_label_63_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="45" op_1_bw="45">
<![CDATA[
.preheader188.i:11  %icmp_ln213 = icmp eq i45 %indvar_flatten83, %bound46

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.preheader188.i:12  %add_ln213_1 = add i45 %indvar_flatten83, 1

]]></Node>
<StgValue><ssdm name="add_ln213_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_63_begin:2  %icmp_ln214 = icmp eq i14 %indvar_flatten37, 5760

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_63_end:4  %add_ln214 = add i14 %indvar_flatten37, 1

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_63_end:5  %select_ln214 = select i1 %icmp_ln214, i14 1, i14 %add_ln214

]]></Node>
<StgValue><ssdm name="select_ln214"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader188.i:2  %indvar_flatten = phi i10 [ 0, %entry ], [ %select_ln215_9, %hls_label_63_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader188.i:3  %peIdx_0_i = phi i5 [ 0, %entry ], [ %select_ln215_8, %hls_label_63_end ]

]]></Node>
<StgValue><ssdm name="peIdx_0_i"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader188.i:4  %simdIdx_0_i = phi i5 [ 0, %entry ], [ %simdIdx, %hls_label_63_end ]

]]></Node>
<StgValue><ssdm name="simdIdx_0_i"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader188.i:5  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %peIdx_0_i, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
.preheader188.i:6  %zext_ln247 = zext i5 %peIdx_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader188.i:7  %conv_8_bias_new_V_0_s = getelementptr [18 x i13]* @conv_8_bias_new_V_0, i64 0, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_0_s"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="5">
<![CDATA[
.preheader188.i:8  %conv_8_bias_new_V_0_1 = load i13* %conv_8_bias_new_V_0_s, align 2

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_0_1"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader188.i:9  %conv_8_bias_new_V_1_s = getelementptr [18 x i10]* @conv_8_bias_new_V_1, i64 0, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_1_s"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="5">
<![CDATA[
.preheader188.i:10  %conv_8_bias_new_V_1_1 = load i10* %conv_8_bias_new_V_1_s, align 2

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_1_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_63_begin:3  %xor_ln214 = xor i1 %icmp_ln214, true

]]></Node>
<StgValue><ssdm name="xor_ln214"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_63_begin:4  %icmp_ln216 = icmp eq i5 %simdIdx_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_63_begin:5  %and_ln214 = and i1 %icmp_ln216, %xor_ln214

]]></Node>
<StgValue><ssdm name="and_ln214"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_63_begin:6  %icmp_ln215 = icmp eq i10 %indvar_flatten, 288

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_63_begin:7  %and_ln214_1 = and i1 %icmp_ln215, %xor_ln214

]]></Node>
<StgValue><ssdm name="and_ln214_1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_63_begin:8  %or_ln215 = or i1 %and_ln214_1, %icmp_ln214

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_63_begin:9  %select_ln215 = select i1 %or_ln215, i5 0, i5 %peIdx_0_i

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_63_begin:13  %xor_ln215 = xor i1 %icmp_ln215, true

]]></Node>
<StgValue><ssdm name="xor_ln215"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_63_begin:14  %or_ln215_1 = or i1 %icmp_ln214, %xor_ln215

]]></Node>
<StgValue><ssdm name="or_ln215_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_63_begin:15  %and_ln215 = and i1 %and_ln214, %or_ln215_1

]]></Node>
<StgValue><ssdm name="and_ln215"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_63_begin:16  %peIdx = add i5 1, %select_ln215

]]></Node>
<StgValue><ssdm name="peIdx"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_63_begin:17  %or_ln215_2 = or i1 %and_ln215, %and_ln214_1

]]></Node>
<StgValue><ssdm name="or_ln215_2"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_63_begin:18  %or_ln215_3 = or i1 %or_ln215_2, %icmp_ln214

]]></Node>
<StgValue><ssdm name="or_ln215_3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_63_begin:19  %select_ln215_4 = select i1 %or_ln215_3, i5 0, i5 %simdIdx_0_i

]]></Node>
<StgValue><ssdm name="select_ln215_4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_63_begin:32  %select_ln215_8 = select i1 %and_ln215, i5 %peIdx, i5 %select_ln215

]]></Node>
<StgValue><ssdm name="select_ln215_8"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_63_end:1  %simdIdx = add i5 %select_ln215_4, 1

]]></Node>
<StgValue><ssdm name="simdIdx"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_63_end:2  %add_ln215_5 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_63_end:3  %select_ln215_9 = select i1 %or_ln215, i10 1, i10 %add_ln215_5

]]></Node>
<StgValue><ssdm name="select_ln215_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="5">
<![CDATA[
.preheader188.i:8  %conv_8_bias_new_V_0_1 = load i13* %conv_8_bias_new_V_0_s, align 2

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_0_1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="5">
<![CDATA[
.preheader188.i:10  %conv_8_bias_new_V_1_1 = load i10* %conv_8_bias_new_V_1_s, align 2

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_1_1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader188.i:13  br i1 %icmp_ln213, label %.exit, label %hls_label_63_begin

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="and_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_63_begin:10  %select_ln215_1 = select i1 %or_ln215, i9 0, i9 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln215_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="and_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
hls_label_63_begin:20  %shl_ln224_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %peIdx, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln224_mid1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_63_begin:21  %select_ln215_5 = select i1 %and_ln215, i9 %shl_ln224_mid1, i9 %select_ln215_1

]]></Node>
<StgValue><ssdm name="select_ln215_5"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="9">
<![CDATA[
hls_label_63_begin:22  %zext_ln215 = zext i9 %select_ln215_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
hls_label_63_begin:23  %zext_ln247_1 = zext i5 %peIdx to i64

]]></Node>
<StgValue><ssdm name="zext_ln247_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="and_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_63_begin:24  %conv_8_bias_new_V_0_2 = getelementptr [18 x i13]* @conv_8_bias_new_V_0, i64 0, i64 %zext_ln247_1

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_0_2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="and_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="5">
<![CDATA[
hls_label_63_begin:25  %conv_8_bias_new_V_0_3 = load i13* %conv_8_bias_new_V_0_2, align 2

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_0_3"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="and_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_63_begin:28  %conv_8_bias_new_V_1_2 = getelementptr [18 x i10]* @conv_8_bias_new_V_1, i64 0, i64 %zext_ln247_1

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_1_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="and_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="5">
<![CDATA[
hls_label_63_begin:29  %conv_8_bias_new_V_1_3 = load i10* %conv_8_bias_new_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_1_3"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="5">
<![CDATA[
hls_label_63_begin:33  %zext_ln216 = zext i5 %select_ln215_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_63_begin:41  %add_ln224 = add i10 %zext_ln216, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln224"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="10">
<![CDATA[
hls_label_63_begin:42  %zext_ln224 = zext i10 %add_ln224 to i64

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_63_begin:43  %conv_8_w_new_V_0_add = getelementptr [288 x i32]* @conv_8_w_new_V_0, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="conv_8_w_new_V_0_add"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="9">
<![CDATA[
hls_label_63_begin:44  %conv_8_w_new_V_0_loa = load i32* %conv_8_w_new_V_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_8_w_new_V_0_loa"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_63_begin:49  %conv_8_w_new_V_1_add = getelementptr [288 x i32]* @conv_8_w_new_V_1, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="conv_8_w_new_V_1_add"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="9">
<![CDATA[
hls_label_63_begin:50  %conv_8_w_new_V_1_loa = load i32* %conv_8_w_new_V_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_8_w_new_V_1_loa"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="and_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_63_begin:11  %select_ln215_2 = select i1 %or_ln215, i13 221, i13 %conv_8_bias_new_V_0_1

]]></Node>
<StgValue><ssdm name="select_ln215_2"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="and_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_63_begin:12  %select_ln215_3 = select i1 %or_ln215, i10 -154, i10 %conv_8_bias_new_V_1_1

]]></Node>
<StgValue><ssdm name="select_ln215_3"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="and_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="5">
<![CDATA[
hls_label_63_begin:25  %conv_8_bias_new_V_0_3 = load i13* %conv_8_bias_new_V_0_2, align 2

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_0_3"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_63_begin:26  %select_ln215_6 = select i1 %and_ln215, i13 %conv_8_bias_new_V_0_3, i13 %select_ln215_2

]]></Node>
<StgValue><ssdm name="select_ln215_6"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="and_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="5">
<![CDATA[
hls_label_63_begin:29  %conv_8_bias_new_V_1_3 = load i10* %conv_8_bias_new_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="conv_8_bias_new_V_1_3"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_63_begin:30  %select_ln215_7 = select i1 %and_ln215, i10 %conv_8_bias_new_V_1_3, i10 %select_ln215_3

]]></Node>
<StgValue><ssdm name="select_ln215_7"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_63_begin:36  %tmp_V_5 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="16">
<![CDATA[
hls_label_63_begin:37  %ivec_0_V = trunc i16 %tmp_V_5 to i4

]]></Node>
<StgValue><ssdm name="ivec_0_V"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_63_begin:38  %ivec_1_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_V_5, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="ivec_1_V"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_63_begin:39  %ivec_2_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_V_5, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="ivec_2_V"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_63_begin:40  %ivec_3_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_V_5, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="ivec_3_V"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="9">
<![CDATA[
hls_label_63_begin:44  %conv_8_w_new_V_0_loa = load i32* %conv_8_w_new_V_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_8_w_new_V_0_loa"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32">
<![CDATA[
hls_label_63_begin:45  %wvec_0_0_V = trunc i32 %conv_8_w_new_V_0_loa to i8

]]></Node>
<StgValue><ssdm name="wvec_0_0_V"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_63_begin:46  %wvec_0_1_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_0_loa, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="wvec_0_1_V"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_63_begin:47  %wvec_0_2_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_0_loa, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="wvec_0_2_V"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_63_begin:48  %wvec_0_3_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_0_loa, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="wvec_0_3_V"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="9">
<![CDATA[
hls_label_63_begin:50  %conv_8_w_new_V_1_loa = load i32* %conv_8_w_new_V_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_8_w_new_V_1_loa"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="32">
<![CDATA[
hls_label_63_begin:51  %wvec_1_0_V = trunc i32 %conv_8_w_new_V_1_loa to i8

]]></Node>
<StgValue><ssdm name="wvec_1_0_V"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_63_begin:52  %wvec_1_1_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_1_loa, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="wvec_1_1_V"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_63_begin:53  %wvec_1_2_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_1_loa, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="wvec_1_2_V"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_63_begin:54  %wvec_1_3_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_1_loa, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="wvec_1_3_V"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_63_begin:56  %call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_63_begin:56  %call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_63_begin:56  %call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_63_begin:56  %call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
hls_label_63_begin:0  %outPartialArr_1_V_2_1 = load i32* %outPartialArr_1_V_2

]]></Node>
<StgValue><ssdm name="outPartialArr_1_V_2_1"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
hls_label_63_begin:1  %outPartialArr_V_0_3_1 = load i32* %outPartialArr_V_0_3_s

]]></Node>
<StgValue><ssdm name="outPartialArr_V_0_3_1"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_63_begin:55  %icmp_ln235 = icmp eq i5 %select_ln215_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="28" op_0_bw="28" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
hls_label_63_begin:56  %call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="28">
<![CDATA[
hls_label_63_begin:57  %outPartial0_V_0_i = extractvalue { i14, i14 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="outPartial0_V_0_i"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="28">
<![CDATA[
hls_label_63_begin:58  %outPartial1_V_0_i = extractvalue { i14, i14 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="outPartial1_V_0_i"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="14">
<![CDATA[
hls_label_63_begin:59  %outPartialArr_0_V = sext i14 %outPartial0_V_0_i to i32

]]></Node>
<StgValue><ssdm name="outPartialArr_0_V"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="14">
<![CDATA[
hls_label_63_begin:60  %sext_ln68 = sext i14 %outPartial1_V_0_i to i32

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_63_begin:61  %outPartialArr_0_V_2 = add nsw i32 %outPartialArr_0_V, %outPartialArr_V_0_3_1

]]></Node>
<StgValue><ssdm name="outPartialArr_0_V_2"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_63_begin:62  %add_ln700 = add nsw i32 %sext_ln68, %outPartialArr_1_V_2_1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_63_begin:65  %icmp_ln244 = icmp eq i5 %select_ln215_4, 15

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_63_begin:68  br i1 %icmp_ln244, label %.preheader.0.i, label %hls_label_63_end

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
hls_label_63_begin:27  %sext_ln215 = sext i13 %select_ln215_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="10">
<![CDATA[
hls_label_63_begin:31  %sext_ln215_80 = sext i10 %select_ln215_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_80"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_63_begin:34  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49976)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_63_begin:35  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln217"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_63_begin:63  %select_ln235 = select i1 %icmp_ln235, i32 %outPartialArr_0_V, i32 %outPartialArr_0_V_2

]]></Node>
<StgValue><ssdm name="select_ln235"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_63_begin:64  %outPartialArr_1_V = select i1 %icmp_ln235, i32 %sext_ln68, i32 %add_ln700

]]></Node>
<StgValue><ssdm name="outPartialArr_1_V"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_63_begin:66  store i32 %select_ln235, i32* %outPartialArr_V_0_3_s

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_63_begin:67  store i32 %outPartialArr_1_V, i32* %outPartialArr_1_V_2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:0  %add_ln215 = add i32 %select_ln235, %sext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.i:1  %add_ln215_1 = add i32 %outPartialArr_1_V, %sext_ln215_80

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0.i:2  %tmp_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %add_ln215_1, i32 %add_ln215)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0.i:3  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln249"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.i:4  br label %hls_label_63_end

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_63_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49976, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
hls_label_63_end:6  br label %.preheader188.i

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln263"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
