$date
	Tue Feb  7 15:50:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module four_bit_full_adder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " c_out $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c_in $end
$scope module u1 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % c_in $end
$var wire 1 ( w3 $end
$var wire 1 ) w2 $end
$var wire 1 * w1 $end
$var wire 4 + sum [3:0] $end
$var wire 1 " c_out $end
$scope module u1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % c_in $end
$var wire 1 * c_out $end
$var wire 1 . sum $end
$upscope $end
$scope module u2 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 * c_in $end
$var wire 1 ) c_out $end
$var wire 1 1 sum $end
$upscope $end
$scope module u3 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ) c_in $end
$var wire 1 ( c_out $end
$var wire 1 4 sum $end
$upscope $end
$scope module u4 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ( c_in $end
$var wire 1 " c_out $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
15
14
13
12
01
00
1/
0.
1-
0,
b100 +
1*
1)
1(
b101 '
b1110 &
1%
b101 $
b1110 #
1"
b100 !
$end
#10
0"
0)
17
11
14
0(
0*
b1111 !
b1111 +
1.
02
0%
b1010 #
b1010 &
#20
1)
1"
14
1(
1*
b1111 !
b1111 +
1.
10
16
1,
12
1%
b1111 $
b1111 '
b1111 #
b1111 &
#30
