<!-- set: ai sw=1 ts=1 sta et -->
<pb_type xmlns:xi="http://www.w3.org/2001/XInclude">

 <!-- fabout -->
 <output name="fabout" num_pins="1" equivalent="false"/>

 <!-- Global wires ################################################### -->
 <input  name="i_glb_netwk" num_pins="8" equivalent="false"/>
 <output name="o_glb_netwk" num_pins="8" equivalent="false"/>

 <!-- ################################################################ -->
 <!-- # Local tracks                                                 # -->
 <!-- ################################################################ -->
 <pb_type name="BLK_XX-local_g" num_pb="2">
  <input  name="i"  num_pins="8" equivalent="false"/>
  <output name="o"  num_pins="8" equivalent="false"/>

  <interconnect>
   <direct name="i_to_o" input="BLK_XX-local_g.i" output="BLK_XX-local_g.o" />
  </interconnect>
 </pb_type>

 <pb_type name="BLK_XX-glb_netwk" num_pb="8">
  <input  name="i" num_pins="1" equivalent="false"/>
  <output name="o" num_pins="1" equivalent="false"/>
  <interconnect>
   <direct name="i_to_o" input="BLK_XX-glb_netwk.i" output="BLK_XX-glb_netwk.o" />
  </interconnect>
 </pb_type>

 <!-- ################################################################ -->
 <!-- # IO units                                                     # -->
 <!-- ################################################################ -->

 <pb_type name="BLK_XX-io_global" num_pb="1">
  <input name="i_cen" num_pins="1" equivalent="false" /><output name="o_cen" num_pins="1" equivalent="false" />
  <clock name="i_inclk" num_pins="1" equivalent="false" /><output name="o_inclk" num_pins="1" equivalent="false" />
  <clock name="i_outclk" num_pins="1" equivalent="false" /><output name="o_outclk" num_pins="1" equivalent="false" />
  <input name="i_latch" num_pins="1" equivalent="false" /><output name="o_latch" num_pins="1" equivalent="false" />
  <interconnect>
   <direct name="EN" input="BLK_XX-io_global.i_cen" output="BLK_XX-io_global.o_cen"/>
   <direct name="ICLK" input="BLK_XX-io_global.i_inclk" output="BLK_XX-io_global.o_inclk"/>
   <direct name="OCLK" input="BLK_XX-io_global.i_outclk" output="BLK_XX-io_global.o_outclk"/>
   <direct name="LATCH" input="BLK_XX-io_global.i_latch" output="BLK_XX-io_global.o_latch"/>
  </interconnect>
 </pb_type>

 <xi:include href="../../../../cells/io_local/io_local.pb_type.xml"/>

</pb_type>
