\hypertarget{struct__hw__rcm}{}\section{\+\_\+hw\+\_\+rcm Struct Reference}
\label{struct__hw__rcm}\index{\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}}


All R\+CM module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rcm.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__rcm__srs0}{hw\+\_\+rcm\+\_\+srs0\+\_\+t} \hyperlink{struct__hw__rcm_af7f3aec73d3aa5fdd275fd25af4a265e}{S\+R\+S0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__rcm__srs1}{hw\+\_\+rcm\+\_\+srs1\+\_\+t} \hyperlink{struct__hw__rcm_a5e0efd03b27f711dab85e4f3f18c4272}{S\+R\+S1}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved0} \mbox{[}2\mbox{]}\hypertarget{struct__hw__rcm_ac3ca0267815b3eb213a62fbf894a6917}{}\label{struct__hw__rcm_ac3ca0267815b3eb213a62fbf894a6917}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rcm__rpfc}{hw\+\_\+rcm\+\_\+rpfc\+\_\+t} \hyperlink{struct__hw__rcm_a3c232f51a7a96dd5a78a09cd823f4495}{R\+P\+FC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rcm__rpfw}{hw\+\_\+rcm\+\_\+rpfw\+\_\+t} \hyperlink{struct__hw__rcm_a348d2ee757bbd9f7fd1dc5bed4bc3511}{R\+P\+FW}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved1} \mbox{[}1\mbox{]}\hypertarget{struct__hw__rcm_a90851d59074b7f228c25cc852729d874}{}\label{struct__hw__rcm_a90851d59074b7f228c25cc852729d874}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__rcm__mr}{hw\+\_\+rcm\+\_\+mr\+\_\+t} \hyperlink{struct__hw__rcm_ab697d921c1115f1dbfc9c165e0b5de6f}{MR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All R\+CM module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}!MR@{MR}}
\index{MR@{MR}!\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}}
\subsubsection[{\texorpdfstring{MR}{MR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+rcm\+\_\+mr\+\_\+t} \+\_\+hw\+\_\+rcm\+::\+MR}\hypertarget{struct__hw__rcm_ab697d921c1115f1dbfc9c165e0b5de6f}{}\label{struct__hw__rcm_ab697d921c1115f1dbfc9c165e0b5de6f}
\mbox{[}0x7\mbox{]} Mode Register \index{\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}!R\+P\+FC@{R\+P\+FC}}
\index{R\+P\+FC@{R\+P\+FC}!\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}}
\subsubsection[{\texorpdfstring{R\+P\+FC}{RPFC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rcm\+\_\+rpfc\+\_\+t} \+\_\+hw\+\_\+rcm\+::\+R\+P\+FC}\hypertarget{struct__hw__rcm_a3c232f51a7a96dd5a78a09cd823f4495}{}\label{struct__hw__rcm_a3c232f51a7a96dd5a78a09cd823f4495}
\mbox{[}0x4\mbox{]} Reset Pin Filter Control register \index{\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}!R\+P\+FW@{R\+P\+FW}}
\index{R\+P\+FW@{R\+P\+FW}!\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}}
\subsubsection[{\texorpdfstring{R\+P\+FW}{RPFW}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rcm\+\_\+rpfw\+\_\+t} \+\_\+hw\+\_\+rcm\+::\+R\+P\+FW}\hypertarget{struct__hw__rcm_a348d2ee757bbd9f7fd1dc5bed4bc3511}{}\label{struct__hw__rcm_a348d2ee757bbd9f7fd1dc5bed4bc3511}
\mbox{[}0x5\mbox{]} Reset Pin Filter Width register \index{\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}!S\+R\+S0@{S\+R\+S0}}
\index{S\+R\+S0@{S\+R\+S0}!\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}}
\subsubsection[{\texorpdfstring{S\+R\+S0}{SRS0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+rcm\+\_\+srs0\+\_\+t} \+\_\+hw\+\_\+rcm\+::\+S\+R\+S0}\hypertarget{struct__hw__rcm_af7f3aec73d3aa5fdd275fd25af4a265e}{}\label{struct__hw__rcm_af7f3aec73d3aa5fdd275fd25af4a265e}
\mbox{[}0x0\mbox{]} System Reset Status Register 0 \index{\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}!S\+R\+S1@{S\+R\+S1}}
\index{S\+R\+S1@{S\+R\+S1}!\+\_\+hw\+\_\+rcm@{\+\_\+hw\+\_\+rcm}}
\subsubsection[{\texorpdfstring{S\+R\+S1}{SRS1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+rcm\+\_\+srs1\+\_\+t} \+\_\+hw\+\_\+rcm\+::\+S\+R\+S1}\hypertarget{struct__hw__rcm_a5e0efd03b27f711dab85e4f3f18c4272}{}\label{struct__hw__rcm_a5e0efd03b27f711dab85e4f3f18c4272}
\mbox{[}0x1\mbox{]} System Reset Status Register 1 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rcm.\+h\end{DoxyCompactItemize}
