
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.671808                       # Number of seconds simulated
sim_ticks                                1671807906500                       # Number of ticks simulated
final_tick                               1671807906500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187791                       # Simulator instruction rate (inst/s)
host_op_rate                                   329128                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              627902452                       # Simulator tick rate (ticks/s)
host_mem_usage                                 821564                       # Number of bytes of host memory used
host_seconds                                  2662.53                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       425857152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          425900416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     73145920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73145920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6654018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6654694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1142905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1142905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          254728519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             254754398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43752586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43752586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43752586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         254728519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            298506984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6654694                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1142905                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6654694                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1142905                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              424482624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1417792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73108736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               425900416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73145920                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  22153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   561                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5494784                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            424680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            406382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            408384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            441067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            405215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            404033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            424300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            402010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            404874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           407159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           411287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           422131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           425417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           418584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           421510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             84152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             66621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72220                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1671807617500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6654694                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1142905                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6632541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  67029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  67014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  67051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  67089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  67027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5914776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.126831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.054774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.377703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5377393     90.91%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       396315      6.70%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32446      0.55%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14590      0.25%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10576      0.18%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9928      0.17%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12539      0.21%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8694      0.15%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52295      0.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5914776                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.991478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.550427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    144.308161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         59250     88.43%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7030     10.49%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          376      0.56%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          159      0.24%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           84      0.13%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           38      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           20      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           12      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67001                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.049357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.020027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31480     46.98%     46.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1056      1.58%     48.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34152     50.97%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              304      0.45%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67001                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 151495189500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            275855333250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33162705000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22841.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41591.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       253.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    254.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1345805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  514284                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     214400.31                       # Average gap between requests
system.mem_ctrls.pageHitRate                    23.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22397475240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12220844625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25865353800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3765074400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         109193934720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         879272176905                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         231789550500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1284504410190                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            768.335455                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 380284940500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55825120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1235691509500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22318231320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12177606375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25868466000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3637185120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         109193934720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         871399713105                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         238695220500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1283290357140                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.609261                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 391458681250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55825120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1224517768750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3343615813                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3343615813                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          13473427                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.787345                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           280303276                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13474451                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.802575                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         967694500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.787345                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999792                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999792                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         307252178                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        307252178                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    208554884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       208554884                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71748392                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71748392                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     280303276                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        280303276                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    280303276                       # number of overall hits
system.cpu.dcache.overall_hits::total       280303276                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12744285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12744285                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       730166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       730166                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     13474451                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13474451                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     13474451                       # number of overall misses
system.cpu.dcache.overall_misses::total      13474451                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 689600394000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 689600394000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  24539181500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24539181500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 714139575500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 714139575500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 714139575500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 714139575500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777727                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.057588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057588                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010074                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.045866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.045866                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045866                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54110.559674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54110.559674                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33607.674830                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33607.674830                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52999.530408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52999.530408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52999.530408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52999.530408                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3933914                       # number of writebacks
system.cpu.dcache.writebacks::total           3933914                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12744285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12744285                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       730166                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       730166                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     13474451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13474451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     13474451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13474451                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 676856109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 676856109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23809015500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23809015500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 700665124500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 700665124500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 700665124500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 700665124500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.057588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.045866                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.045866                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045866                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53110.559674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53110.559674                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32607.674830                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32607.674830                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51999.530408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51999.530408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51999.530408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51999.530408                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                71                       # number of replacements
system.cpu.icache.tags.tagsinuse           584.132508                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               687                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          985905.762737                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   584.132508                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.285221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.285221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          616                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          616                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.300781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677318633                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677318633                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317259                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317259                       # number of overall hits
system.cpu.icache.overall_hits::total       677317259                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          687                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           687                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          687                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            687                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          687                       # number of overall misses
system.cpu.icache.overall_misses::total           687                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54862500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54862500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54862500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54862500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54862500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79858.078603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79858.078603                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79858.078603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79858.078603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79858.078603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79858.078603                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          687                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          687                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          687                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          687                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          687                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54175500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54175500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54175500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54175500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54175500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54175500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78858.078603                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78858.078603                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78858.078603                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78858.078603                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78858.078603                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78858.078603                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6771245                       # number of replacements
system.l2.tags.tagsinuse                 16147.981180                       # Cycle average of tags in use
system.l2.tags.total_refs                    18898707                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6787568                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.784312                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330952915500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3229.483126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.598942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12916.899113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.197112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.788385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3068                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996277                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34466370                       # Number of tag accesses
system.l2.tags.data_accesses                 34466370                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3933914                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3933914                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           71                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               71                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             513532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                513532                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6306901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6306901                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6820433                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6820444                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   11                       # number of overall hits
system.l2.overall_hits::cpu.data              6820433                       # number of overall hits
system.l2.overall_hits::total                 6820444                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           216634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              216634                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              676                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6437384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6437384                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 676                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6654018                       # number of demand (read+write) misses
system.l2.demand_misses::total                6654694                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                676                       # number of overall misses
system.l2.overall_misses::cpu.data            6654018                       # number of overall misses
system.l2.overall_misses::total               6654694                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17321679500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17321679500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53027000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53027000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 591517220000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 591517220000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53027000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  608838899500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     608891926500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53027000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 608838899500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    608891926500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3933914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3933914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           71                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           71                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         730166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            730166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12744285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12744285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               687                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          13474451                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13475138                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              687                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         13474451                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13475138                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.296691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.296691                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.983988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.983988                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.505119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.505119                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.983988                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.493825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.493850                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.983988                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.493825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.493850                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79958.268324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79958.268324                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78442.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78442.307692                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91887.825862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91887.825862                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78442.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91499.436806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91498.110432                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78442.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91499.436806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91498.110432                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1142905                       # number of writebacks
system.l2.writebacks::total                   1142905                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       531182                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        531182                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       216634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         216634                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6437384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6437384                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6654018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6654694                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6654018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6654694                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15155339500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15155339500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     46267000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46267000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 527143380000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 527143380000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     46267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 542298719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 542344986500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     46267000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 542298719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 542344986500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.296691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.296691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.983988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.505119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.505119                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.983988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.493825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.493850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.983988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.493825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.493850                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69958.268324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69958.268324                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68442.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68442.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81887.825862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81887.825862                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 68442.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81499.436806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81498.110432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 68442.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81499.436806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81498.110432                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6438060                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1142905                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5494784                       # Transaction distribution
system.membus.trans_dist::ReadExReq            216634                       # Transaction distribution
system.membus.trans_dist::ReadExResp           216634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6438060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19947077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19947077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19947077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    499046336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    499046336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               499046336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13292383                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13292383    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13292383                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17871068500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37116598750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     26948636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     13473498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         664738                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       664738                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          12744972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5076819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           71                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15167853                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           730166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          730166                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           687                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12744285                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     40422329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              40423774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1114135360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1114183872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6771245                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         20246383                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032832                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.178198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19581645     96.72%     96.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 664738      3.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20246383                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17408303000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1030500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20211676500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
