
Robotto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009234  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08009404  08009404  0000a404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009554  08009554  0000b060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009554  08009554  0000a554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800955c  0800955c  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800955c  0800955c  0000a55c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009560  08009560  0000a560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08009564  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005894  20000060  080095c4  0000b060  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200058f4  080095c4  0000b8f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bf8c  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003af1  00000000  00000000  0002701c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001810  00000000  00000000  0002ab10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012be  00000000  00000000  0002c320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000267af  00000000  00000000  0002d5de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ca46  00000000  00000000  00053d8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1876  00000000  00000000  000707d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00162049  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068c4  00000000  00000000  0016208c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  00168950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080093ec 	.word	0x080093ec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	080093ec 	.word	0x080093ec

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20004d3c 	.word	0x20004d3c

080002a4 <__aeabi_uldivmod>:
 80002a4:	b953      	cbnz	r3, 80002bc <__aeabi_uldivmod+0x18>
 80002a6:	b94a      	cbnz	r2, 80002bc <__aeabi_uldivmod+0x18>
 80002a8:	2900      	cmp	r1, #0
 80002aa:	bf08      	it	eq
 80002ac:	2800      	cmpeq	r0, #0
 80002ae:	bf1c      	itt	ne
 80002b0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b8:	f000 b988 	b.w	80005cc <__aeabi_idiv0>
 80002bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c4:	f000 f806 	bl	80002d4 <__udivmoddi4>
 80002c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d0:	b004      	add	sp, #16
 80002d2:	4770      	bx	lr

080002d4 <__udivmoddi4>:
 80002d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d8:	9d08      	ldr	r5, [sp, #32]
 80002da:	468e      	mov	lr, r1
 80002dc:	4604      	mov	r4, r0
 80002de:	4688      	mov	r8, r1
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d14a      	bne.n	800037a <__udivmoddi4+0xa6>
 80002e4:	428a      	cmp	r2, r1
 80002e6:	4617      	mov	r7, r2
 80002e8:	d962      	bls.n	80003b0 <__udivmoddi4+0xdc>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	b14e      	cbz	r6, 8000304 <__udivmoddi4+0x30>
 80002f0:	f1c6 0320 	rsb	r3, r6, #32
 80002f4:	fa01 f806 	lsl.w	r8, r1, r6
 80002f8:	fa20 f303 	lsr.w	r3, r0, r3
 80002fc:	40b7      	lsls	r7, r6
 80002fe:	ea43 0808 	orr.w	r8, r3, r8
 8000302:	40b4      	lsls	r4, r6
 8000304:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000310:	0c23      	lsrs	r3, r4, #16
 8000312:	fb0e 8811 	mls	r8, lr, r1, r8
 8000316:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800031a:	fb01 f20c 	mul.w	r2, r1, ip
 800031e:	429a      	cmp	r2, r3
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x62>
 8000322:	18fb      	adds	r3, r7, r3
 8000324:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000328:	f080 80ea 	bcs.w	8000500 <__udivmoddi4+0x22c>
 800032c:	429a      	cmp	r2, r3
 800032e:	f240 80e7 	bls.w	8000500 <__udivmoddi4+0x22c>
 8000332:	3902      	subs	r1, #2
 8000334:	443b      	add	r3, r7
 8000336:	1a9a      	subs	r2, r3, r2
 8000338:	b2a3      	uxth	r3, r4
 800033a:	fbb2 f0fe 	udiv	r0, r2, lr
 800033e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb00 fc0c 	mul.w	ip, r0, ip
 800034a:	459c      	cmp	ip, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x8e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000354:	f080 80d6 	bcs.w	8000504 <__udivmoddi4+0x230>
 8000358:	459c      	cmp	ip, r3
 800035a:	f240 80d3 	bls.w	8000504 <__udivmoddi4+0x230>
 800035e:	443b      	add	r3, r7
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000366:	eba3 030c 	sub.w	r3, r3, ip
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa2>
 800036e:	40f3      	lsrs	r3, r6
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xb6>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb0>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa2>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x14c>
 8000392:	4573      	cmp	r3, lr
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xc8>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 8105 	bhi.w	80005a6 <__udivmoddi4+0x2d2>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb6e 0203 	sbc.w	r2, lr, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	4690      	mov	r8, r2
 80003a6:	2d00      	cmp	r5, #0
 80003a8:	d0e5      	beq.n	8000376 <__udivmoddi4+0xa2>
 80003aa:	e9c5 4800 	strd	r4, r8, [r5]
 80003ae:	e7e2      	b.n	8000376 <__udivmoddi4+0xa2>
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f000 8090 	beq.w	80004d6 <__udivmoddi4+0x202>
 80003b6:	fab2 f682 	clz	r6, r2
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f040 80a4 	bne.w	8000508 <__udivmoddi4+0x234>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	0c03      	lsrs	r3, r0, #16
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	b280      	uxth	r0, r0
 80003ca:	b2bc      	uxth	r4, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb2 fcfe 	udiv	ip, r2, lr
 80003d2:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003da:	fb04 f20c 	mul.w	r2, r4, ip
 80003de:	429a      	cmp	r2, r3
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x11e>
 80003e2:	18fb      	adds	r3, r7, r3
 80003e4:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e8:	d202      	bcs.n	80003f0 <__udivmoddi4+0x11c>
 80003ea:	429a      	cmp	r2, r3
 80003ec:	f200 80e0 	bhi.w	80005b0 <__udivmoddi4+0x2dc>
 80003f0:	46c4      	mov	ip, r8
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003fc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000400:	fb02 f404 	mul.w	r4, r2, r4
 8000404:	429c      	cmp	r4, r3
 8000406:	d907      	bls.n	8000418 <__udivmoddi4+0x144>
 8000408:	18fb      	adds	r3, r7, r3
 800040a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x142>
 8000410:	429c      	cmp	r4, r3
 8000412:	f200 80ca 	bhi.w	80005aa <__udivmoddi4+0x2d6>
 8000416:	4602      	mov	r2, r0
 8000418:	1b1b      	subs	r3, r3, r4
 800041a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x98>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa0e f401 	lsl.w	r4, lr, r1
 8000430:	fa20 f306 	lsr.w	r3, r0, r6
 8000434:	fa2e fe06 	lsr.w	lr, lr, r6
 8000438:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800043c:	4323      	orrs	r3, r4
 800043e:	fa00 f801 	lsl.w	r8, r0, r1
 8000442:	fa1f fc87 	uxth.w	ip, r7
 8000446:	fbbe f0f9 	udiv	r0, lr, r9
 800044a:	0c1c      	lsrs	r4, r3, #16
 800044c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000450:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000454:	fb00 fe0c 	mul.w	lr, r0, ip
 8000458:	45a6      	cmp	lr, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d909      	bls.n	8000474 <__udivmoddi4+0x1a0>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000466:	f080 809c 	bcs.w	80005a2 <__udivmoddi4+0x2ce>
 800046a:	45a6      	cmp	lr, r4
 800046c:	f240 8099 	bls.w	80005a2 <__udivmoddi4+0x2ce>
 8000470:	3802      	subs	r0, #2
 8000472:	443c      	add	r4, r7
 8000474:	eba4 040e 	sub.w	r4, r4, lr
 8000478:	fa1f fe83 	uxth.w	lr, r3
 800047c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000480:	fb09 4413 	mls	r4, r9, r3, r4
 8000484:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000488:	fb03 fc0c 	mul.w	ip, r3, ip
 800048c:	45a4      	cmp	ip, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1ce>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000496:	f080 8082 	bcs.w	800059e <__udivmoddi4+0x2ca>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d97f      	bls.n	800059e <__udivmoddi4+0x2ca>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a6:	eba4 040c 	sub.w	r4, r4, ip
 80004aa:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ae:	4564      	cmp	r4, ip
 80004b0:	4673      	mov	r3, lr
 80004b2:	46e1      	mov	r9, ip
 80004b4:	d362      	bcc.n	800057c <__udivmoddi4+0x2a8>
 80004b6:	d05f      	beq.n	8000578 <__udivmoddi4+0x2a4>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x1fe>
 80004ba:	ebb8 0203 	subs.w	r2, r8, r3
 80004be:	eb64 0409 	sbc.w	r4, r4, r9
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	fa22 f301 	lsr.w	r3, r2, r1
 80004ca:	431e      	orrs	r6, r3
 80004cc:	40cc      	lsrs	r4, r1
 80004ce:	e9c5 6400 	strd	r6, r4, [r5]
 80004d2:	2100      	movs	r1, #0
 80004d4:	e74f      	b.n	8000376 <__udivmoddi4+0xa2>
 80004d6:	fbb1 fcf2 	udiv	ip, r1, r2
 80004da:	0c01      	lsrs	r1, r0, #16
 80004dc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004e0:	b280      	uxth	r0, r0
 80004e2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e6:	463b      	mov	r3, r7
 80004e8:	4638      	mov	r0, r7
 80004ea:	463c      	mov	r4, r7
 80004ec:	46b8      	mov	r8, r7
 80004ee:	46be      	mov	lr, r7
 80004f0:	2620      	movs	r6, #32
 80004f2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f6:	eba2 0208 	sub.w	r2, r2, r8
 80004fa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fe:	e766      	b.n	80003ce <__udivmoddi4+0xfa>
 8000500:	4601      	mov	r1, r0
 8000502:	e718      	b.n	8000336 <__udivmoddi4+0x62>
 8000504:	4610      	mov	r0, r2
 8000506:	e72c      	b.n	8000362 <__udivmoddi4+0x8e>
 8000508:	f1c6 0220 	rsb	r2, r6, #32
 800050c:	fa2e f302 	lsr.w	r3, lr, r2
 8000510:	40b7      	lsls	r7, r6
 8000512:	40b1      	lsls	r1, r6
 8000514:	fa20 f202 	lsr.w	r2, r0, r2
 8000518:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800051c:	430a      	orrs	r2, r1
 800051e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000522:	b2bc      	uxth	r4, r7
 8000524:	fb0e 3318 	mls	r3, lr, r8, r3
 8000528:	0c11      	lsrs	r1, r2, #16
 800052a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052e:	fb08 f904 	mul.w	r9, r8, r4
 8000532:	40b0      	lsls	r0, r6
 8000534:	4589      	cmp	r9, r1
 8000536:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800053a:	b280      	uxth	r0, r0
 800053c:	d93e      	bls.n	80005bc <__udivmoddi4+0x2e8>
 800053e:	1879      	adds	r1, r7, r1
 8000540:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000544:	d201      	bcs.n	800054a <__udivmoddi4+0x276>
 8000546:	4589      	cmp	r9, r1
 8000548:	d81f      	bhi.n	800058a <__udivmoddi4+0x2b6>
 800054a:	eba1 0109 	sub.w	r1, r1, r9
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	fb0e 1119 	mls	r1, lr, r9, r1
 800055a:	b292      	uxth	r2, r2
 800055c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000560:	4542      	cmp	r2, r8
 8000562:	d229      	bcs.n	80005b8 <__udivmoddi4+0x2e4>
 8000564:	18ba      	adds	r2, r7, r2
 8000566:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800056a:	d2c4      	bcs.n	80004f6 <__udivmoddi4+0x222>
 800056c:	4542      	cmp	r2, r8
 800056e:	d2c2      	bcs.n	80004f6 <__udivmoddi4+0x222>
 8000570:	f1a9 0102 	sub.w	r1, r9, #2
 8000574:	443a      	add	r2, r7
 8000576:	e7be      	b.n	80004f6 <__udivmoddi4+0x222>
 8000578:	45f0      	cmp	r8, lr
 800057a:	d29d      	bcs.n	80004b8 <__udivmoddi4+0x1e4>
 800057c:	ebbe 0302 	subs.w	r3, lr, r2
 8000580:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000584:	3801      	subs	r0, #1
 8000586:	46e1      	mov	r9, ip
 8000588:	e796      	b.n	80004b8 <__udivmoddi4+0x1e4>
 800058a:	eba7 0909 	sub.w	r9, r7, r9
 800058e:	4449      	add	r1, r9
 8000590:	f1a8 0c02 	sub.w	ip, r8, #2
 8000594:	fbb1 f9fe 	udiv	r9, r1, lr
 8000598:	fb09 f804 	mul.w	r8, r9, r4
 800059c:	e7db      	b.n	8000556 <__udivmoddi4+0x282>
 800059e:	4673      	mov	r3, lr
 80005a0:	e77f      	b.n	80004a2 <__udivmoddi4+0x1ce>
 80005a2:	4650      	mov	r0, sl
 80005a4:	e766      	b.n	8000474 <__udivmoddi4+0x1a0>
 80005a6:	4608      	mov	r0, r1
 80005a8:	e6fd      	b.n	80003a6 <__udivmoddi4+0xd2>
 80005aa:	443b      	add	r3, r7
 80005ac:	3a02      	subs	r2, #2
 80005ae:	e733      	b.n	8000418 <__udivmoddi4+0x144>
 80005b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b4:	443b      	add	r3, r7
 80005b6:	e71c      	b.n	80003f2 <__udivmoddi4+0x11e>
 80005b8:	4649      	mov	r1, r9
 80005ba:	e79c      	b.n	80004f6 <__udivmoddi4+0x222>
 80005bc:	eba1 0109 	sub.w	r1, r1, r9
 80005c0:	46c4      	mov	ip, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c4      	b.n	8000556 <__udivmoddi4+0x282>

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <read_angle>:
 */

#include "encoder_reader.h"

bool read_angle(I2C_HandleTypeDef* ic2_handle, float* out)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af04      	add	r7, sp, #16
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
	uint8_t buffer[2];
	if(HAL_I2C_Mem_Read(ic2_handle, 0x36 << 1, 0x0E, 1, buffer, 2, 100) != HAL_OK)
 80005da:	2364      	movs	r3, #100	@ 0x64
 80005dc:	9302      	str	r3, [sp, #8]
 80005de:	2302      	movs	r3, #2
 80005e0:	9301      	str	r3, [sp, #4]
 80005e2:	f107 030c 	add.w	r3, r7, #12
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2301      	movs	r3, #1
 80005ea:	220e      	movs	r2, #14
 80005ec:	216c      	movs	r1, #108	@ 0x6c
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f001 fa02 	bl	80019f8 <HAL_I2C_Mem_Read>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <read_angle+0x2e>
	{
		return false;
 80005fa:	2300      	movs	r3, #0
 80005fc:	e01c      	b.n	8000638 <read_angle+0x68>
	}
	uint16_t angle_unsigned = ((buffer[0] & 0x0F) << 8) | buffer[1];
 80005fe:	7b3b      	ldrb	r3, [r7, #12]
 8000600:	b21b      	sxth	r3, r3
 8000602:	021b      	lsls	r3, r3, #8
 8000604:	b21b      	sxth	r3, r3
 8000606:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800060a:	b21a      	sxth	r2, r3
 800060c:	7b7b      	ldrb	r3, [r7, #13]
 800060e:	b21b      	sxth	r3, r3
 8000610:	4313      	orrs	r3, r2
 8000612:	b21b      	sxth	r3, r3
 8000614:	81fb      	strh	r3, [r7, #14]
	*out = (angle_unsigned * 360.0f) / 4096.0f;
 8000616:	89fb      	ldrh	r3, [r7, #14]
 8000618:	ee07 3a90 	vmov	s15, r3
 800061c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000620:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000640 <read_angle+0x70>
 8000624:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000628:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8000644 <read_angle+0x74>
 800062c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	edc3 7a00 	vstr	s15, [r3]
	return true;
 8000636:	2301      	movs	r3, #1
}
 8000638:	4618      	mov	r0, r3
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	43b40000 	.word	0x43b40000
 8000644:	45800000 	.word	0x45800000

08000648 <read_full_encoder>:


bool read_full_encoder(I2C_HandleTypeDef* ic2_handle, encoder_reading_t* out)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b088      	sub	sp, #32
 800064c:	af04      	add	r7, sp, #16
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
	uint8_t status = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	73bb      	strb	r3, [r7, #14]
	uint8_t automatic_gain_control = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	737b      	strb	r3, [r7, #13]
	float angle = 0.0f;
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]

	bool reading = (HAL_I2C_Mem_Read(ic2_handle, 0x36 << 1, 0x0B, 1, &status, 1, 100) == HAL_OK);
 8000660:	2364      	movs	r3, #100	@ 0x64
 8000662:	9302      	str	r3, [sp, #8]
 8000664:	2301      	movs	r3, #1
 8000666:	9301      	str	r3, [sp, #4]
 8000668:	f107 030e 	add.w	r3, r7, #14
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2301      	movs	r3, #1
 8000670:	220b      	movs	r2, #11
 8000672:	216c      	movs	r1, #108	@ 0x6c
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	f001 f9bf 	bl	80019f8 <HAL_I2C_Mem_Read>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	bf0c      	ite	eq
 8000680:	2301      	moveq	r3, #1
 8000682:	2300      	movne	r3, #0
 8000684:	73fb      	strb	r3, [r7, #15]
	reading = reading && (HAL_I2C_Mem_Read(ic2_handle, 0x36 << 1, 0x1A, 1, &automatic_gain_control, 1, 100) == HAL_OK);
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d011      	beq.n	80006b0 <read_full_encoder+0x68>
 800068c:	2364      	movs	r3, #100	@ 0x64
 800068e:	9302      	str	r3, [sp, #8]
 8000690:	2301      	movs	r3, #1
 8000692:	9301      	str	r3, [sp, #4]
 8000694:	f107 030d 	add.w	r3, r7, #13
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	2301      	movs	r3, #1
 800069c:	221a      	movs	r2, #26
 800069e:	216c      	movs	r1, #108	@ 0x6c
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f001 f9a9 	bl	80019f8 <HAL_I2C_Mem_Read>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d101      	bne.n	80006b0 <read_full_encoder+0x68>
 80006ac:	2301      	movs	r3, #1
 80006ae:	e000      	b.n	80006b2 <read_full_encoder+0x6a>
 80006b0:	2300      	movs	r3, #0
 80006b2:	73fb      	strb	r3, [r7, #15]
 80006b4:	7bfb      	ldrb	r3, [r7, #15]
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	73fb      	strb	r3, [r7, #15]
	reading = reading && read_angle(ic2_handle, &angle);
 80006bc:	7bfb      	ldrb	r3, [r7, #15]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d00a      	beq.n	80006d8 <read_full_encoder+0x90>
 80006c2:	f107 0308 	add.w	r3, r7, #8
 80006c6:	4619      	mov	r1, r3
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f7ff ff81 	bl	80005d0 <read_angle>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <read_full_encoder+0x90>
 80006d4:	2301      	movs	r3, #1
 80006d6:	e000      	b.n	80006da <read_full_encoder+0x92>
 80006d8:	2300      	movs	r3, #0
 80006da:	73fb      	strb	r3, [r7, #15]
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	73fb      	strb	r3, [r7, #15]
	if (!reading)
 80006e4:	7bfb      	ldrb	r3, [r7, #15]
 80006e6:	f083 0301 	eor.w	r3, r3, #1
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <read_full_encoder+0xac>
	{
		return false;
 80006f0:	2300      	movs	r3, #0
 80006f2:	e02b      	b.n	800074c <read_full_encoder+0x104>
	}

	out->too_strong = (status >> 3) & 0x01;
 80006f4:	7bbb      	ldrb	r3, [r7, #14]
 80006f6:	08db      	lsrs	r3, r3, #3
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	b2da      	uxtb	r2, r3
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	705a      	strb	r2, [r3, #1]
	out->too_weak = (status >> 4) & 0x01;
 8000704:	7bbb      	ldrb	r3, [r7, #14]
 8000706:	091b      	lsrs	r3, r3, #4
 8000708:	b2db      	uxtb	r3, r3
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	b2da      	uxtb	r2, r3
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	709a      	strb	r2, [r3, #2]
	out->magnet_detected = (status >> 5) & 0x01;
 8000714:	7bbb      	ldrb	r3, [r7, #14]
 8000716:	095b      	lsrs	r3, r3, #5
 8000718:	b2db      	uxtb	r3, r3
 800071a:	f003 0301 	and.w	r3, r3, #1
 800071e:	b2da      	uxtb	r2, r3
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	701a      	strb	r2, [r3, #0]
	out->automatic_gain_control = (automatic_gain_control * 100.0f) / 128.0f;
 8000724:	7b7b      	ldrb	r3, [r7, #13]
 8000726:	ee07 3a90 	vmov	s15, r3
 800072a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800072e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000754 <read_full_encoder+0x10c>
 8000732:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000736:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8000758 <read_full_encoder+0x110>
 800073a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	edc3 7a01 	vstr	s15, [r3, #4]
	out->angle = angle;
 8000744:	68ba      	ldr	r2, [r7, #8]
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	609a      	str	r2, [r3, #8]

	return true;
 800074a:	2301      	movs	r3, #1
}
 800074c:	4618      	mov	r0, r3
 800074e:	3710      	adds	r7, #16
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	42c80000 	.word	0x42c80000
 8000758:	43000000 	.word	0x43000000

0800075c <StartLedBlinkTask>:
void StartLedBlinkTask(void *argument);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void StartLedBlinkTask(void *argument) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(100);
 8000764:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8000768:	f04f 0300 	mov.w	r3, #0
 800076c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	TickType_t lastWakeTime = xTaskGetTickCount();
 8000770:	f004 fd28 	bl	80051c4 <xTaskGetTickCount>
 8000774:	4602      	mov	r2, r0
 8000776:	460b      	mov	r3, r1
 8000778:	e9c7 2302 	strd	r2, r3, [r7, #8]
	for (;;) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800077c:	2120      	movs	r1, #32
 800077e:	4806      	ldr	r0, [pc, #24]	@ (8000798 <StartLedBlinkTask+0x3c>)
 8000780:	f000 ffdb 	bl	800173a <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&lastWakeTime, period);
 8000784:	f107 0108 	add.w	r1, r7, #8
 8000788:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800078c:	4608      	mov	r0, r1
 800078e:	f004 fa6d 	bl	8004c6c <xTaskDelayUntil>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000792:	bf00      	nop
 8000794:	e7f2      	b.n	800077c <StartLedBlinkTask+0x20>
 8000796:	bf00      	nop
 8000798:	40020000 	.word	0x40020000

0800079c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007a2:	f000 fcf9 	bl	8001198 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007a6:	f000 f839 	bl	800081c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  traceSTART();
 80007aa:	f007 f9f3 	bl	8007b94 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ae:	f000 f9ab 	bl	8000b08 <MX_GPIO_Init>
  MX_TIM1_Init();
 80007b2:	f000 f8fd 	bl	80009b0 <MX_TIM1_Init>
  MX_I2C1_Init();
 80007b6:	f000 f89f 	bl	80008f8 <MX_I2C1_Init>
  MX_I2C2_Init();
 80007ba:	f000 f8cb 	bl	8000954 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
	if (xTaskCreate(StartLedBlinkTask, "LED_Blink", configMINIMAL_STACK_SIZE,
 80007be:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <main+0x68>)
 80007c0:	9301      	str	r3, [sp, #4]
 80007c2:	2301      	movs	r3, #1
 80007c4:	9300      	str	r3, [sp, #0]
 80007c6:	2300      	movs	r3, #0
 80007c8:	2280      	movs	r2, #128	@ 0x80
 80007ca:	490f      	ldr	r1, [pc, #60]	@ (8000808 <main+0x6c>)
 80007cc:	480f      	ldr	r0, [pc, #60]	@ (800080c <main+0x70>)
 80007ce:	f004 f8bd 	bl	800494c <xTaskCreate>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d001      	beq.n	80007dc <main+0x40>
			NULL, tskIDLE_PRIORITY + 1, &xLedTaskHandle) != pdPASS) {
		/* Task creation failed, handle error */
		Error_Handler();
 80007d8:	f000 fa1c 	bl	8000c14 <Error_Handler>
	}
	if (xTaskCreate(MotorControlTask, "MOTOR_Control", configMINIMAL_STACK_SIZE,
 80007dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000810 <main+0x74>)
 80007de:	9301      	str	r3, [sp, #4]
 80007e0:	2301      	movs	r3, #1
 80007e2:	9300      	str	r3, [sp, #0]
 80007e4:	2300      	movs	r3, #0
 80007e6:	2280      	movs	r2, #128	@ 0x80
 80007e8:	490a      	ldr	r1, [pc, #40]	@ (8000814 <main+0x78>)
 80007ea:	480b      	ldr	r0, [pc, #44]	@ (8000818 <main+0x7c>)
 80007ec:	f004 f8ae 	bl	800494c <xTaskCreate>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	d001      	beq.n	80007fa <main+0x5e>
			NULL, tskIDLE_PRIORITY + 1, &xMotorTaskHandle) != pdPASS) {
		/* Task creation failed, handle error */
		Error_Handler();
 80007f6:	f000 fa0d 	bl	8000c14 <Error_Handler>
	}

	// ðŸ’¡ Start the FreeRTOS scheduler
	vTaskStartScheduler();
 80007fa:	f004 fb4d 	bl	8004e98 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007fe:	bf00      	nop
 8000800:	e7fd      	b.n	80007fe <main+0x62>
 8000802:	bf00      	nop
 8000804:	2000016c 	.word	0x2000016c
 8000808:	08009404 	.word	0x08009404
 800080c:	0800075d 	.word	0x0800075d
 8000810:	20000170 	.word	0x20000170
 8000814:	08009410 	.word	0x08009410
 8000818:	08000c21 	.word	0x08000c21

0800081c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b094      	sub	sp, #80	@ 0x50
 8000820:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000822:	f107 031c 	add.w	r3, r7, #28
 8000826:	2234      	movs	r2, #52	@ 0x34
 8000828:	2100      	movs	r1, #0
 800082a:	4618      	mov	r0, r3
 800082c:	f008 fcee 	bl	800920c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000830:	f107 0308 	add.w	r3, r7, #8
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
 800083a:	609a      	str	r2, [r3, #8]
 800083c:	60da      	str	r2, [r3, #12]
 800083e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000840:	2300      	movs	r3, #0
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	4b2a      	ldr	r3, [pc, #168]	@ (80008f0 <SystemClock_Config+0xd4>)
 8000846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000848:	4a29      	ldr	r2, [pc, #164]	@ (80008f0 <SystemClock_Config+0xd4>)
 800084a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800084e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000850:	4b27      	ldr	r3, [pc, #156]	@ (80008f0 <SystemClock_Config+0xd4>)
 8000852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000854:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000858:	607b      	str	r3, [r7, #4]
 800085a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800085c:	2300      	movs	r3, #0
 800085e:	603b      	str	r3, [r7, #0]
 8000860:	4b24      	ldr	r3, [pc, #144]	@ (80008f4 <SystemClock_Config+0xd8>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000868:	4a22      	ldr	r2, [pc, #136]	@ (80008f4 <SystemClock_Config+0xd8>)
 800086a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800086e:	6013      	str	r3, [r2, #0]
 8000870:	4b20      	ldr	r3, [pc, #128]	@ (80008f4 <SystemClock_Config+0xd8>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000878:	603b      	str	r3, [r7, #0]
 800087a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800087c:	2302      	movs	r3, #2
 800087e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000880:	2301      	movs	r3, #1
 8000882:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000884:	2310      	movs	r3, #16
 8000886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000888:	2302      	movs	r3, #2
 800088a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800088c:	2300      	movs	r3, #0
 800088e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000890:	2310      	movs	r3, #16
 8000892:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000894:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000898:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800089a:	2304      	movs	r3, #4
 800089c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800089e:	2302      	movs	r3, #2
 80008a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008a2:	2302      	movs	r3, #2
 80008a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	4618      	mov	r0, r3
 80008ac:	f002 f88e 	bl	80029cc <HAL_RCC_OscConfig>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80008b6:	f000 f9ad 	bl	8000c14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ba:	230f      	movs	r3, #15
 80008bc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008be:	2302      	movs	r3, #2
 80008c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008d0:	f107 0308 	add.w	r3, r7, #8
 80008d4:	2102      	movs	r1, #2
 80008d6:	4618      	mov	r0, r3
 80008d8:	f001 fd96 	bl	8002408 <HAL_RCC_ClockConfig>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80008e2:	f000 f997 	bl	8000c14 <Error_Handler>
  }
}
 80008e6:	bf00      	nop
 80008e8:	3750      	adds	r7, #80	@ 0x50
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40023800 	.word	0x40023800
 80008f4:	40007000 	.word	0x40007000

080008f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008fc:	4b12      	ldr	r3, [pc, #72]	@ (8000948 <MX_I2C1_Init+0x50>)
 80008fe:	4a13      	ldr	r2, [pc, #76]	@ (800094c <MX_I2C1_Init+0x54>)
 8000900:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000902:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <MX_I2C1_Init+0x50>)
 8000904:	4a12      	ldr	r2, [pc, #72]	@ (8000950 <MX_I2C1_Init+0x58>)
 8000906:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000908:	4b0f      	ldr	r3, [pc, #60]	@ (8000948 <MX_I2C1_Init+0x50>)
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800090e:	4b0e      	ldr	r3, [pc, #56]	@ (8000948 <MX_I2C1_Init+0x50>)
 8000910:	2200      	movs	r2, #0
 8000912:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000914:	4b0c      	ldr	r3, [pc, #48]	@ (8000948 <MX_I2C1_Init+0x50>)
 8000916:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800091a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800091c:	4b0a      	ldr	r3, [pc, #40]	@ (8000948 <MX_I2C1_Init+0x50>)
 800091e:	2200      	movs	r2, #0
 8000920:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000922:	4b09      	ldr	r3, [pc, #36]	@ (8000948 <MX_I2C1_Init+0x50>)
 8000924:	2200      	movs	r2, #0
 8000926:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000928:	4b07      	ldr	r3, [pc, #28]	@ (8000948 <MX_I2C1_Init+0x50>)
 800092a:	2200      	movs	r2, #0
 800092c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800092e:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <MX_I2C1_Init+0x50>)
 8000930:	2200      	movs	r2, #0
 8000932:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000934:	4804      	ldr	r0, [pc, #16]	@ (8000948 <MX_I2C1_Init+0x50>)
 8000936:	f000 ff1b 	bl	8001770 <HAL_I2C_Init>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000940:	f000 f968 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000944:	bf00      	nop
 8000946:	bd80      	pop	{r7, pc}
 8000948:	2000007c 	.word	0x2000007c
 800094c:	40005400 	.word	0x40005400
 8000950:	000186a0 	.word	0x000186a0

08000954 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000958:	4b12      	ldr	r3, [pc, #72]	@ (80009a4 <MX_I2C2_Init+0x50>)
 800095a:	4a13      	ldr	r2, [pc, #76]	@ (80009a8 <MX_I2C2_Init+0x54>)
 800095c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800095e:	4b11      	ldr	r3, [pc, #68]	@ (80009a4 <MX_I2C2_Init+0x50>)
 8000960:	4a12      	ldr	r2, [pc, #72]	@ (80009ac <MX_I2C2_Init+0x58>)
 8000962:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000964:	4b0f      	ldr	r3, [pc, #60]	@ (80009a4 <MX_I2C2_Init+0x50>)
 8000966:	2200      	movs	r2, #0
 8000968:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800096a:	4b0e      	ldr	r3, [pc, #56]	@ (80009a4 <MX_I2C2_Init+0x50>)
 800096c:	2200      	movs	r2, #0
 800096e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000970:	4b0c      	ldr	r3, [pc, #48]	@ (80009a4 <MX_I2C2_Init+0x50>)
 8000972:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000976:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000978:	4b0a      	ldr	r3, [pc, #40]	@ (80009a4 <MX_I2C2_Init+0x50>)
 800097a:	2200      	movs	r2, #0
 800097c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800097e:	4b09      	ldr	r3, [pc, #36]	@ (80009a4 <MX_I2C2_Init+0x50>)
 8000980:	2200      	movs	r2, #0
 8000982:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000984:	4b07      	ldr	r3, [pc, #28]	@ (80009a4 <MX_I2C2_Init+0x50>)
 8000986:	2200      	movs	r2, #0
 8000988:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800098a:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <MX_I2C2_Init+0x50>)
 800098c:	2200      	movs	r2, #0
 800098e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000990:	4804      	ldr	r0, [pc, #16]	@ (80009a4 <MX_I2C2_Init+0x50>)
 8000992:	f000 feed 	bl	8001770 <HAL_I2C_Init>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800099c:	f000 f93a 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80009a0:	bf00      	nop
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	200000d0 	.word	0x200000d0
 80009a8:	40005800 	.word	0x40005800
 80009ac:	000186a0 	.word	0x000186a0

080009b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b096      	sub	sp, #88	@ 0x58
 80009b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009b6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009c4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
 80009dc:	611a      	str	r2, [r3, #16]
 80009de:	615a      	str	r2, [r3, #20]
 80009e0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	2220      	movs	r2, #32
 80009e6:	2100      	movs	r1, #0
 80009e8:	4618      	mov	r0, r3
 80009ea:	f008 fc0f 	bl	800920c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009ee:	4b44      	ldr	r3, [pc, #272]	@ (8000b00 <MX_TIM1_Init+0x150>)
 80009f0:	4a44      	ldr	r2, [pc, #272]	@ (8000b04 <MX_TIM1_Init+0x154>)
 80009f2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80009f4:	4b42      	ldr	r3, [pc, #264]	@ (8000b00 <MX_TIM1_Init+0x150>)
 80009f6:	2253      	movs	r2, #83	@ 0x53
 80009f8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009fa:	4b41      	ldr	r3, [pc, #260]	@ (8000b00 <MX_TIM1_Init+0x150>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 8000a00:	4b3f      	ldr	r3, [pc, #252]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000a02:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000a06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a08:	4b3d      	ldr	r3, [pc, #244]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a0e:	4b3c      	ldr	r3, [pc, #240]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a14:	4b3a      	ldr	r3, [pc, #232]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a1a:	4839      	ldr	r0, [pc, #228]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000a1c:	f002 fa74 	bl	8002f08 <HAL_TIM_Base_Init>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000a26:	f000 f8f5 	bl	8000c14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a30:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000a34:	4619      	mov	r1, r3
 8000a36:	4832      	ldr	r0, [pc, #200]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000a38:	f002 fdfa 	bl	8003630 <HAL_TIM_ConfigClockSource>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000a42:	f000 f8e7 	bl	8000c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a46:	482e      	ldr	r0, [pc, #184]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000a48:	f002 fb1e 	bl	8003088 <HAL_TIM_PWM_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000a52:	f000 f8df 	bl	8000c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a56:	2300      	movs	r3, #0
 8000a58:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a5e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000a62:	4619      	mov	r1, r3
 8000a64:	4826      	ldr	r0, [pc, #152]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000a66:	f003 f9e9 	bl	8003e3c <HAL_TIMEx_MasterConfigSynchronization>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000a70:	f000 f8d0 	bl	8000c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a74:	2360      	movs	r3, #96	@ 0x60
 8000a76:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a80:	2300      	movs	r3, #0
 8000a82:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a84:	2300      	movs	r3, #0
 8000a86:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a94:	2200      	movs	r2, #0
 8000a96:	4619      	mov	r1, r3
 8000a98:	4819      	ldr	r0, [pc, #100]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000a9a:	f002 fd07 	bl	80034ac <HAL_TIM_PWM_ConfigChannel>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000aa4:	f000 f8b6 	bl	8000c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000aa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aac:	2204      	movs	r2, #4
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4813      	ldr	r0, [pc, #76]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000ab2:	f002 fcfb 	bl	80034ac <HAL_TIM_PWM_ConfigChannel>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000abc:	f000 f8aa 	bl	8000c14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ad4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ad8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4807      	ldr	r0, [pc, #28]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000ae4:	f003 fa26 	bl	8003f34 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000aee:	f000 f891 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000af2:	4803      	ldr	r0, [pc, #12]	@ (8000b00 <MX_TIM1_Init+0x150>)
 8000af4:	f000 fa38 	bl	8000f68 <HAL_TIM_MspPostInit>

}
 8000af8:	bf00      	nop
 8000afa:	3758      	adds	r7, #88	@ 0x58
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20000124 	.word	0x20000124
 8000b04:	40010000 	.word	0x40010000

08000b08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b088      	sub	sp, #32
 8000b0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0e:	f107 030c 	add.w	r3, r7, #12
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	605a      	str	r2, [r3, #4]
 8000b18:	609a      	str	r2, [r3, #8]
 8000b1a:	60da      	str	r2, [r3, #12]
 8000b1c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	60bb      	str	r3, [r7, #8]
 8000b22:	4b30      	ldr	r3, [pc, #192]	@ (8000be4 <MX_GPIO_Init+0xdc>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	4a2f      	ldr	r2, [pc, #188]	@ (8000be4 <MX_GPIO_Init+0xdc>)
 8000b28:	f043 0304 	orr.w	r3, r3, #4
 8000b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b2e:	4b2d      	ldr	r3, [pc, #180]	@ (8000be4 <MX_GPIO_Init+0xdc>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	f003 0304 	and.w	r3, r3, #4
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	607b      	str	r3, [r7, #4]
 8000b3e:	4b29      	ldr	r3, [pc, #164]	@ (8000be4 <MX_GPIO_Init+0xdc>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	4a28      	ldr	r2, [pc, #160]	@ (8000be4 <MX_GPIO_Init+0xdc>)
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4a:	4b26      	ldr	r3, [pc, #152]	@ (8000be4 <MX_GPIO_Init+0xdc>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	f003 0301 	and.w	r3, r3, #1
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	603b      	str	r3, [r7, #0]
 8000b5a:	4b22      	ldr	r3, [pc, #136]	@ (8000be4 <MX_GPIO_Init+0xdc>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	4a21      	ldr	r2, [pc, #132]	@ (8000be4 <MX_GPIO_Init+0xdc>)
 8000b60:	f043 0302 	orr.w	r3, r3, #2
 8000b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b66:	4b1f      	ldr	r3, [pc, #124]	@ (8000be4 <MX_GPIO_Init+0xdc>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6a:	f003 0302 	and.w	r3, r3, #2
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR1_UP_Pin|MOTOR1_DOWN_Pin|MOTOR2_UP_Pin|MOTOR2_DOWN_Pin, GPIO_PIN_RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	210f      	movs	r1, #15
 8000b76:	481c      	ldr	r0, [pc, #112]	@ (8000be8 <MX_GPIO_Init+0xe0>)
 8000b78:	f000 fdc6 	bl	8001708 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2120      	movs	r1, #32
 8000b80:	481a      	ldr	r0, [pc, #104]	@ (8000bec <MX_GPIO_Init+0xe4>)
 8000b82:	f000 fdc1 	bl	8001708 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b86:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b8c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b96:	f107 030c 	add.w	r3, r7, #12
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4812      	ldr	r0, [pc, #72]	@ (8000be8 <MX_GPIO_Init+0xe0>)
 8000b9e:	f000 fc1f 	bl	80013e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR1_UP_Pin MOTOR1_DOWN_Pin MOTOR2_UP_Pin MOTOR2_DOWN_Pin */
  GPIO_InitStruct.Pin = MOTOR1_UP_Pin|MOTOR1_DOWN_Pin|MOTOR2_UP_Pin|MOTOR2_DOWN_Pin;
 8000ba2:	230f      	movs	r3, #15
 8000ba4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bb2:	f107 030c 	add.w	r3, r7, #12
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	480b      	ldr	r0, [pc, #44]	@ (8000be8 <MX_GPIO_Init+0xe0>)
 8000bba:	f000 fc11 	bl	80013e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bbe:	2320      	movs	r3, #32
 8000bc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4805      	ldr	r0, [pc, #20]	@ (8000bec <MX_GPIO_Init+0xe4>)
 8000bd6:	f000 fc03 	bl	80013e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bda:	bf00      	nop
 8000bdc:	3720      	adds	r7, #32
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40023800 	.word	0x40023800
 8000be8:	40020800 	.word	0x40020800
 8000bec:	40020000 	.word	0x40020000

08000bf0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a04      	ldr	r2, [pc, #16]	@ (8000c10 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d101      	bne.n	8000c06 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c02:	f000 faeb 	bl	80011dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c06:	bf00      	nop
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40001400 	.word	0x40001400

08000c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c18:	b672      	cpsid	i
}
 8000c1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <Error_Handler+0x8>

08000c20 <MotorControlTask>:


extern TIM_HandleTypeDef htim1;

void MotorControlTask(void *argument)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b08e      	sub	sp, #56	@ 0x38
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
	activity_status_t activity_status = ACTIVITY_STATUS_INIT;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	const TickType_t period = pdMS_TO_TICKS(10);
 8000c2e:	f04f 020a 	mov.w	r2, #10
 8000c32:	f04f 0300 	mov.w	r3, #0
 8000c36:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28


	TickType_t lastWakeTime = xTaskGetTickCount();
 8000c3a:	f004 fac3 	bl	80051c4 <xTaskGetTickCount>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	460b      	mov	r3, r1
 8000c42:	e9c7 2306 	strd	r2, r3, [r7, #24]
	for (;;)
	{
		if(activity_status == ACTIVITY_STATUS_INIT)
 8000c46:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d14f      	bne.n	8000cee <MotorControlTask+0xce>
		{
			TIM1->CCR1 = 0;
 8000c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8000d78 <MotorControlTask+0x158>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = 0;
 8000c54:	4b48      	ldr	r3, [pc, #288]	@ (8000d78 <MotorControlTask+0x158>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	639a      	str	r2, [r3, #56]	@ 0x38

			bool direction = true;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000c60:	2100      	movs	r1, #0
 8000c62:	4846      	ldr	r0, [pc, #280]	@ (8000d7c <MotorControlTask+0x15c>)
 8000c64:	f002 fa6a 	bl	800313c <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c68:	2104      	movs	r1, #4
 8000c6a:	4844      	ldr	r0, [pc, #272]	@ (8000d7c <MotorControlTask+0x15c>)
 8000c6c:	f002 fa66 	bl	800313c <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(MOTOR1_UP_GPIO_Port, MOTOR1_UP_Pin, direction);
 8000c70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c74:	461a      	mov	r2, r3
 8000c76:	2101      	movs	r1, #1
 8000c78:	4841      	ldr	r0, [pc, #260]	@ (8000d80 <MotorControlTask+0x160>)
 8000c7a:	f000 fd45 	bl	8001708 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR1_DOWN_GPIO_Port, MOTOR1_DOWN_Pin, !direction);
 8000c7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c82:	f083 0301 	eor.w	r3, r3, #1
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	461a      	mov	r2, r3
 8000c8a:	2102      	movs	r1, #2
 8000c8c:	483c      	ldr	r0, [pc, #240]	@ (8000d80 <MotorControlTask+0x160>)
 8000c8e:	f000 fd3b 	bl	8001708 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR2_UP_GPIO_Port, MOTOR2_UP_Pin, direction);
 8000c92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c96:	461a      	mov	r2, r3
 8000c98:	2104      	movs	r1, #4
 8000c9a:	4839      	ldr	r0, [pc, #228]	@ (8000d80 <MotorControlTask+0x160>)
 8000c9c:	f000 fd34 	bl	8001708 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR2_DOWN_GPIO_Port, MOTOR2_DOWN_Pin, !direction);
 8000ca0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ca4:	f083 0301 	eor.w	r3, r3, #1
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	461a      	mov	r2, r3
 8000cac:	2108      	movs	r1, #8
 8000cae:	4834      	ldr	r0, [pc, #208]	@ (8000d80 <MotorControlTask+0x160>)
 8000cb0:	f000 fd2a 	bl	8001708 <HAL_GPIO_WritePin>

			encoder_reading_t encoder_status = {0};
 8000cb4:	f107 030c 	add.w	r3, r7, #12
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	605a      	str	r2, [r3, #4]
 8000cbe:	609a      	str	r2, [r3, #8]
			if(!read_full_encoder(&hi2c2, &encoder_status) || 0 == encoder_status.magnet_detected)
 8000cc0:	f107 030c 	add.w	r3, r7, #12
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	482f      	ldr	r0, [pc, #188]	@ (8000d84 <MotorControlTask+0x164>)
 8000cc8:	f7ff fcbe 	bl	8000648 <read_full_encoder>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	f083 0301 	eor.w	r3, r3, #1
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d102      	bne.n	8000cde <MotorControlTask+0xbe>
 8000cd8:	7b3b      	ldrb	r3, [r7, #12]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d103      	bne.n	8000ce6 <MotorControlTask+0xc6>
			{
				activity_status = ACTIVITY_STATUS_ERROR;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000ce4:	e7af      	b.n	8000c46 <MotorControlTask+0x26>
				continue;
			};
			activity_status = ACTIVITY_STATUS_RUNNING;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000cec:	e03c      	b.n	8000d68 <MotorControlTask+0x148>
		}
		else if(activity_status == ACTIVITY_STATUS_RUNNING)
 8000cee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d138      	bne.n	8000d68 <MotorControlTask+0x148>
		{
			static uint32_t counter = 0;
			static float motor2_angle = 0.0f;

			if(!read_angle(&hi2c2, &motor2_angle))
 8000cf6:	4924      	ldr	r1, [pc, #144]	@ (8000d88 <MotorControlTask+0x168>)
 8000cf8:	4822      	ldr	r0, [pc, #136]	@ (8000d84 <MotorControlTask+0x164>)
 8000cfa:	f7ff fc69 	bl	80005d0 <read_angle>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	f083 0301 	eor.w	r3, r3, #1
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d003      	beq.n	8000d12 <MotorControlTask+0xf2>
			{
				activity_status = ACTIVITY_STATUS_ERROR;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				continue;
 8000d10:	e031      	b.n	8000d76 <MotorControlTask+0x156>
			}

			SEGGER_RTT_printf(0, "Motor 2: %d\n", (int)motor2_angle);
 8000d12:	4b1d      	ldr	r3, [pc, #116]	@ (8000d88 <MotorControlTask+0x168>)
 8000d14:	edd3 7a00 	vldr	s15, [r3]
 8000d18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d1c:	ee17 2a90 	vmov	r2, s15
 8000d20:	491a      	ldr	r1, [pc, #104]	@ (8000d8c <MotorControlTask+0x16c>)
 8000d22:	2000      	movs	r0, #0
 8000d24:	f006 ff10 	bl	8007b48 <SEGGER_RTT_printf>


			if(counter % 100 < 50U) {
 8000d28:	4b19      	ldr	r3, [pc, #100]	@ (8000d90 <MotorControlTask+0x170>)
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	4b19      	ldr	r3, [pc, #100]	@ (8000d94 <MotorControlTask+0x174>)
 8000d2e:	fba3 1302 	umull	r1, r3, r3, r2
 8000d32:	095b      	lsrs	r3, r3, #5
 8000d34:	2164      	movs	r1, #100	@ 0x64
 8000d36:	fb01 f303 	mul.w	r3, r1, r3
 8000d3a:	1ad3      	subs	r3, r2, r3
 8000d3c:	2b31      	cmp	r3, #49	@ 0x31
 8000d3e:	d806      	bhi.n	8000d4e <MotorControlTask+0x12e>
				TIM1->CCR1 = 0;
 8000d40:	4b0d      	ldr	r3, [pc, #52]	@ (8000d78 <MotorControlTask+0x158>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	635a      	str	r2, [r3, #52]	@ 0x34
				TIM1->CCR2 = 0;
 8000d46:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <MotorControlTask+0x158>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d4c:	e007      	b.n	8000d5e <MotorControlTask+0x13e>
			} else {
				TIM1->CCR1 = 450;
 8000d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d78 <MotorControlTask+0x158>)
 8000d50:	f44f 72e1 	mov.w	r2, #450	@ 0x1c2
 8000d54:	635a      	str	r2, [r3, #52]	@ 0x34
				TIM1->CCR2 = 450;
 8000d56:	4b08      	ldr	r3, [pc, #32]	@ (8000d78 <MotorControlTask+0x158>)
 8000d58:	f44f 72e1 	mov.w	r2, #450	@ 0x1c2
 8000d5c:	639a      	str	r2, [r3, #56]	@ 0x38
			}
			counter++;
 8000d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <MotorControlTask+0x170>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	3301      	adds	r3, #1
 8000d64:	4a0a      	ldr	r2, [pc, #40]	@ (8000d90 <MotorControlTask+0x170>)
 8000d66:	6013      	str	r3, [r2, #0]
		{
			// ACTIVITY_STATUS_ERROR

		}

		vTaskDelayUntil(&lastWakeTime, period);
 8000d68:	f107 0118 	add.w	r1, r7, #24
 8000d6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000d70:	4608      	mov	r0, r1
 8000d72:	f003 ff7b 	bl	8004c6c <xTaskDelayUntil>
		if(activity_status == ACTIVITY_STATUS_INIT)
 8000d76:	e766      	b.n	8000c46 <MotorControlTask+0x26>
 8000d78:	40010000 	.word	0x40010000
 8000d7c:	20000124 	.word	0x20000124
 8000d80:	40020800 	.word	0x40020800
 8000d84:	200000d0 	.word	0x200000d0
 8000d88:	20000174 	.word	0x20000174
 8000d8c:	08009420 	.word	0x08009420
 8000d90:	20000178 	.word	0x20000178
 8000d94:	51eb851f 	.word	0x51eb851f

08000d98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	4b10      	ldr	r3, [pc, #64]	@ (8000de4 <HAL_MspInit+0x4c>)
 8000da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000da6:	4a0f      	ldr	r2, [pc, #60]	@ (8000de4 <HAL_MspInit+0x4c>)
 8000da8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dae:	4b0d      	ldr	r3, [pc, #52]	@ (8000de4 <HAL_MspInit+0x4c>)
 8000db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000db2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	603b      	str	r3, [r7, #0]
 8000dbe:	4b09      	ldr	r3, [pc, #36]	@ (8000de4 <HAL_MspInit+0x4c>)
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc2:	4a08      	ldr	r2, [pc, #32]	@ (8000de4 <HAL_MspInit+0x4c>)
 8000dc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dca:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <HAL_MspInit+0x4c>)
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	40023800 	.word	0x40023800

08000de8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08c      	sub	sp, #48	@ 0x30
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df0:	f107 031c 	add.w	r3, r7, #28
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a42      	ldr	r2, [pc, #264]	@ (8000f10 <HAL_I2C_MspInit+0x128>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d12c      	bne.n	8000e64 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	61bb      	str	r3, [r7, #24]
 8000e0e:	4b41      	ldr	r3, [pc, #260]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	4a40      	ldr	r2, [pc, #256]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e14:	f043 0302 	orr.w	r3, r3, #2
 8000e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1a:	4b3e      	ldr	r3, [pc, #248]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	f003 0302 	and.w	r3, r3, #2
 8000e22:	61bb      	str	r3, [r7, #24]
 8000e24:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ENC1_SCL_Pin|ENC1_SDA_Pin;
 8000e26:	23c0      	movs	r3, #192	@ 0xc0
 8000e28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e2a:	2312      	movs	r3, #18
 8000e2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e32:	2303      	movs	r3, #3
 8000e34:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e36:	2304      	movs	r3, #4
 8000e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3a:	f107 031c 	add.w	r3, r7, #28
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4835      	ldr	r0, [pc, #212]	@ (8000f18 <HAL_I2C_MspInit+0x130>)
 8000e42:	f000 facd 	bl	80013e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]
 8000e4a:	4b32      	ldr	r3, [pc, #200]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4e:	4a31      	ldr	r2, [pc, #196]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e56:	4b2f      	ldr	r3, [pc, #188]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e5e:	617b      	str	r3, [r7, #20]
 8000e60:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000e62:	e050      	b.n	8000f06 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a2c      	ldr	r2, [pc, #176]	@ (8000f1c <HAL_I2C_MspInit+0x134>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d14b      	bne.n	8000f06 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6e:	2300      	movs	r3, #0
 8000e70:	613b      	str	r3, [r7, #16]
 8000e72:	4b28      	ldr	r3, [pc, #160]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	4a27      	ldr	r2, [pc, #156]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e78:	f043 0302 	orr.w	r3, r3, #2
 8000e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7e:	4b25      	ldr	r3, [pc, #148]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	f003 0302 	and.w	r3, r3, #2
 8000e86:	613b      	str	r3, [r7, #16]
 8000e88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	4b21      	ldr	r3, [pc, #132]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e92:	4a20      	ldr	r2, [pc, #128]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e94:	f043 0304 	orr.w	r3, r3, #4
 8000e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	f003 0304 	and.w	r3, r3, #4
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_SCL_Pin;
 8000ea6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eac:	2312      	movs	r3, #18
 8000eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000eb8:	2304      	movs	r3, #4
 8000eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SCL_GPIO_Port, &GPIO_InitStruct);
 8000ebc:	f107 031c 	add.w	r3, r7, #28
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4815      	ldr	r0, [pc, #84]	@ (8000f18 <HAL_I2C_MspInit+0x130>)
 8000ec4:	f000 fa8c 	bl	80013e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC2_SDA_Pin;
 8000ec8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ecc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ece:	2312      	movs	r3, #18
 8000ed0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000eda:	2304      	movs	r3, #4
 8000edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SDA_GPIO_Port, &GPIO_InitStruct);
 8000ede:	f107 031c 	add.w	r3, r7, #28
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	480e      	ldr	r0, [pc, #56]	@ (8000f20 <HAL_I2C_MspInit+0x138>)
 8000ee6:	f000 fa7b 	bl	80013e0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	60bb      	str	r3, [r7, #8]
 8000eee:	4b09      	ldr	r3, [pc, #36]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef2:	4a08      	ldr	r2, [pc, #32]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000ef4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ef8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000efa:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <HAL_I2C_MspInit+0x12c>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f02:	60bb      	str	r3, [r7, #8]
 8000f04:	68bb      	ldr	r3, [r7, #8]
}
 8000f06:	bf00      	nop
 8000f08:	3730      	adds	r7, #48	@ 0x30
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40005400 	.word	0x40005400
 8000f14:	40023800 	.word	0x40023800
 8000f18:	40020400 	.word	0x40020400
 8000f1c:	40005800 	.word	0x40005800
 8000f20:	40020800 	.word	0x40020800

08000f24 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b085      	sub	sp, #20
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a0b      	ldr	r2, [pc, #44]	@ (8000f60 <HAL_TIM_Base_MspInit+0x3c>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d10d      	bne.n	8000f52 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f64 <HAL_TIM_Base_MspInit+0x40>)
 8000f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f3e:	4a09      	ldr	r2, [pc, #36]	@ (8000f64 <HAL_TIM_Base_MspInit+0x40>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f46:	4b07      	ldr	r3, [pc, #28]	@ (8000f64 <HAL_TIM_Base_MspInit+0x40>)
 8000f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000f52:	bf00      	nop
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	40010000 	.word	0x40010000
 8000f64:	40023800 	.word	0x40023800

08000f68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b088      	sub	sp, #32
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	f107 030c 	add.w	r3, r7, #12
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a12      	ldr	r2, [pc, #72]	@ (8000fd0 <HAL_TIM_MspPostInit+0x68>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d11e      	bne.n	8000fc8 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	4b11      	ldr	r3, [pc, #68]	@ (8000fd4 <HAL_TIM_MspPostInit+0x6c>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a10      	ldr	r2, [pc, #64]	@ (8000fd4 <HAL_TIM_MspPostInit+0x6c>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd4 <HAL_TIM_MspPostInit+0x6c>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR2_PWM_Pin|MOTOR1_PWM_Pin;
 8000fa6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000faa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fac:	2302      	movs	r3, #2
 8000fae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fbc:	f107 030c 	add.w	r3, r7, #12
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4805      	ldr	r0, [pc, #20]	@ (8000fd8 <HAL_TIM_MspPostInit+0x70>)
 8000fc4:	f000 fa0c 	bl	80013e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000fc8:	bf00      	nop
 8000fca:	3720      	adds	r7, #32
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40010000 	.word	0x40010000
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40020000 	.word	0x40020000

08000fdc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08e      	sub	sp, #56	@ 0x38
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000fec:	2300      	movs	r3, #0
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	4b33      	ldr	r3, [pc, #204]	@ (80010c0 <HAL_InitTick+0xe4>)
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff4:	4a32      	ldr	r2, [pc, #200]	@ (80010c0 <HAL_InitTick+0xe4>)
 8000ff6:	f043 0320 	orr.w	r3, r3, #32
 8000ffa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ffc:	4b30      	ldr	r3, [pc, #192]	@ (80010c0 <HAL_InitTick+0xe4>)
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001000:	f003 0320 	and.w	r3, r3, #32
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001008:	f107 0210 	add.w	r2, r7, #16
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	4611      	mov	r1, r2
 8001012:	4618      	mov	r0, r3
 8001014:	f001 fafe 	bl	8002614 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001018:	6a3b      	ldr	r3, [r7, #32]
 800101a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800101c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800101e:	2b00      	cmp	r3, #0
 8001020:	d103      	bne.n	800102a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001022:	f001 fae3 	bl	80025ec <HAL_RCC_GetPCLK1Freq>
 8001026:	6378      	str	r0, [r7, #52]	@ 0x34
 8001028:	e004      	b.n	8001034 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800102a:	f001 fadf 	bl	80025ec <HAL_RCC_GetPCLK1Freq>
 800102e:	4603      	mov	r3, r0
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001036:	4a23      	ldr	r2, [pc, #140]	@ (80010c4 <HAL_InitTick+0xe8>)
 8001038:	fba2 2303 	umull	r2, r3, r2, r3
 800103c:	0c9b      	lsrs	r3, r3, #18
 800103e:	3b01      	subs	r3, #1
 8001040:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001042:	4b21      	ldr	r3, [pc, #132]	@ (80010c8 <HAL_InitTick+0xec>)
 8001044:	4a21      	ldr	r2, [pc, #132]	@ (80010cc <HAL_InitTick+0xf0>)
 8001046:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001048:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <HAL_InitTick+0xec>)
 800104a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800104e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001050:	4a1d      	ldr	r2, [pc, #116]	@ (80010c8 <HAL_InitTick+0xec>)
 8001052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001054:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <HAL_InitTick+0xec>)
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <HAL_InitTick+0xec>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <HAL_InitTick+0xec>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001068:	4817      	ldr	r0, [pc, #92]	@ (80010c8 <HAL_InitTick+0xec>)
 800106a:	f001 ff4d 	bl	8002f08 <HAL_TIM_Base_Init>
 800106e:	4603      	mov	r3, r0
 8001070:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001074:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001078:	2b00      	cmp	r3, #0
 800107a:	d11b      	bne.n	80010b4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 800107c:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <HAL_InitTick+0xec>)
 800107e:	f001 ff93 	bl	8002fa8 <HAL_TIM_Base_Start_IT>
 8001082:	4603      	mov	r3, r0
 8001084:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001088:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800108c:	2b00      	cmp	r3, #0
 800108e:	d111      	bne.n	80010b4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001090:	2037      	movs	r0, #55	@ 0x37
 8001092:	f000 f997 	bl	80013c4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b0f      	cmp	r3, #15
 800109a:	d808      	bhi.n	80010ae <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 800109c:	2200      	movs	r2, #0
 800109e:	6879      	ldr	r1, [r7, #4]
 80010a0:	2037      	movs	r0, #55	@ 0x37
 80010a2:	f000 f973 	bl	800138c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010a6:	4a0a      	ldr	r2, [pc, #40]	@ (80010d0 <HAL_InitTick+0xf4>)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6013      	str	r3, [r2, #0]
 80010ac:	e002      	b.n	80010b4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80010b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3738      	adds	r7, #56	@ 0x38
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40023800 	.word	0x40023800
 80010c4:	431bde83 	.word	0x431bde83
 80010c8:	2000017c 	.word	0x2000017c
 80010cc:	40001400 	.word	0x40001400
 80010d0:	20000004 	.word	0x20000004

080010d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <NMI_Handler+0x4>

080010dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <HardFault_Handler+0x4>

080010e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <MemManage_Handler+0x4>

080010ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <BusFault_Handler+0x4>

080010f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <UsageFault_Handler+0x4>

080010fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
	...

0800110c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001110:	4802      	ldr	r0, [pc, #8]	@ (800111c <TIM7_IRQHandler+0x10>)
 8001112:	f002 f8db 	bl	80032cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	2000017c 	.word	0x2000017c

08001120 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001124:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <SystemInit+0x20>)
 8001126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800112a:	4a05      	ldr	r2, [pc, #20]	@ (8001140 <SystemInit+0x20>)
 800112c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001130:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001144:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800117c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001148:	f7ff ffea 	bl	8001120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800114c:	480c      	ldr	r0, [pc, #48]	@ (8001180 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800114e:	490d      	ldr	r1, [pc, #52]	@ (8001184 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001150:	4a0d      	ldr	r2, [pc, #52]	@ (8001188 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001152:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001154:	e002      	b.n	800115c <LoopCopyDataInit>

08001156 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001156:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001158:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800115a:	3304      	adds	r3, #4

0800115c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800115c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800115e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001160:	d3f9      	bcc.n	8001156 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001162:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001164:	4c0a      	ldr	r4, [pc, #40]	@ (8001190 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001166:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001168:	e001      	b.n	800116e <LoopFillZerobss>

0800116a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800116a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800116c:	3204      	adds	r2, #4

0800116e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800116e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001170:	d3fb      	bcc.n	800116a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001172:	f008 f8b1 	bl	80092d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001176:	f7ff fb11 	bl	800079c <main>
  bx  lr    
 800117a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800117c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001184:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001188:	08009564 	.word	0x08009564
  ldr r2, =_sbss
 800118c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001190:	200058f4 	.word	0x200058f4

08001194 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001194:	e7fe      	b.n	8001194 <ADC_IRQHandler>
	...

08001198 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800119c:	4b0e      	ldr	r3, [pc, #56]	@ (80011d8 <HAL_Init+0x40>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0d      	ldr	r2, [pc, #52]	@ (80011d8 <HAL_Init+0x40>)
 80011a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011a8:	4b0b      	ldr	r3, [pc, #44]	@ (80011d8 <HAL_Init+0x40>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a0a      	ldr	r2, [pc, #40]	@ (80011d8 <HAL_Init+0x40>)
 80011ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b4:	4b08      	ldr	r3, [pc, #32]	@ (80011d8 <HAL_Init+0x40>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a07      	ldr	r2, [pc, #28]	@ (80011d8 <HAL_Init+0x40>)
 80011ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011c0:	2003      	movs	r0, #3
 80011c2:	f000 f8d8 	bl	8001376 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011c6:	2000      	movs	r0, #0
 80011c8:	f7ff ff08 	bl	8000fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011cc:	f7ff fde4 	bl	8000d98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40023c00 	.word	0x40023c00

080011dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <HAL_IncTick+0x20>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <HAL_IncTick+0x24>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4413      	add	r3, r2
 80011ec:	4a04      	ldr	r2, [pc, #16]	@ (8001200 <HAL_IncTick+0x24>)
 80011ee:	6013      	str	r3, [r2, #0]
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	20000008 	.word	0x20000008
 8001200:	200001c4 	.word	0x200001c4

08001204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  return uwTick;
 8001208:	4b03      	ldr	r3, [pc, #12]	@ (8001218 <HAL_GetTick+0x14>)
 800120a:	681b      	ldr	r3, [r3, #0]
}
 800120c:	4618      	mov	r0, r3
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	200001c4 	.word	0x200001c4

0800121c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f003 0307 	and.w	r3, r3, #7
 800122a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800122c:	4b0c      	ldr	r3, [pc, #48]	@ (8001260 <__NVIC_SetPriorityGrouping+0x44>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001232:	68ba      	ldr	r2, [r7, #8]
 8001234:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001238:	4013      	ands	r3, r2
 800123a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001244:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800124c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800124e:	4a04      	ldr	r2, [pc, #16]	@ (8001260 <__NVIC_SetPriorityGrouping+0x44>)
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	60d3      	str	r3, [r2, #12]
}
 8001254:	bf00      	nop
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001268:	4b04      	ldr	r3, [pc, #16]	@ (800127c <__NVIC_GetPriorityGrouping+0x18>)
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	0a1b      	lsrs	r3, r3, #8
 800126e:	f003 0307 	and.w	r3, r3, #7
}
 8001272:	4618      	mov	r0, r3
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	e000ed00 	.word	0xe000ed00

08001280 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800128a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128e:	2b00      	cmp	r3, #0
 8001290:	db0b      	blt.n	80012aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	f003 021f 	and.w	r2, r3, #31
 8001298:	4907      	ldr	r1, [pc, #28]	@ (80012b8 <__NVIC_EnableIRQ+0x38>)
 800129a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129e:	095b      	lsrs	r3, r3, #5
 80012a0:	2001      	movs	r0, #1
 80012a2:	fa00 f202 	lsl.w	r2, r0, r2
 80012a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012aa:	bf00      	nop
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	e000e100 	.word	0xe000e100

080012bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	6039      	str	r1, [r7, #0]
 80012c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	db0a      	blt.n	80012e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	b2da      	uxtb	r2, r3
 80012d4:	490c      	ldr	r1, [pc, #48]	@ (8001308 <__NVIC_SetPriority+0x4c>)
 80012d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012da:	0112      	lsls	r2, r2, #4
 80012dc:	b2d2      	uxtb	r2, r2
 80012de:	440b      	add	r3, r1
 80012e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012e4:	e00a      	b.n	80012fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	4908      	ldr	r1, [pc, #32]	@ (800130c <__NVIC_SetPriority+0x50>)
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	f003 030f 	and.w	r3, r3, #15
 80012f2:	3b04      	subs	r3, #4
 80012f4:	0112      	lsls	r2, r2, #4
 80012f6:	b2d2      	uxtb	r2, r2
 80012f8:	440b      	add	r3, r1
 80012fa:	761a      	strb	r2, [r3, #24]
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	e000e100 	.word	0xe000e100
 800130c:	e000ed00 	.word	0xe000ed00

08001310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001310:	b480      	push	{r7}
 8001312:	b089      	sub	sp, #36	@ 0x24
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f003 0307 	and.w	r3, r3, #7
 8001322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	f1c3 0307 	rsb	r3, r3, #7
 800132a:	2b04      	cmp	r3, #4
 800132c:	bf28      	it	cs
 800132e:	2304      	movcs	r3, #4
 8001330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	3304      	adds	r3, #4
 8001336:	2b06      	cmp	r3, #6
 8001338:	d902      	bls.n	8001340 <NVIC_EncodePriority+0x30>
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	3b03      	subs	r3, #3
 800133e:	e000      	b.n	8001342 <NVIC_EncodePriority+0x32>
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001344:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	43da      	mvns	r2, r3
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	401a      	ands	r2, r3
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001358:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	fa01 f303 	lsl.w	r3, r1, r3
 8001362:	43d9      	mvns	r1, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001368:	4313      	orrs	r3, r2
         );
}
 800136a:	4618      	mov	r0, r3
 800136c:	3724      	adds	r7, #36	@ 0x24
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff ff4c 	bl	800121c <__NVIC_SetPriorityGrouping>
}
 8001384:	bf00      	nop
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
 8001398:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800139e:	f7ff ff61 	bl	8001264 <__NVIC_GetPriorityGrouping>
 80013a2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	68b9      	ldr	r1, [r7, #8]
 80013a8:	6978      	ldr	r0, [r7, #20]
 80013aa:	f7ff ffb1 	bl	8001310 <NVIC_EncodePriority>
 80013ae:	4602      	mov	r2, r0
 80013b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b4:	4611      	mov	r1, r2
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff ff80 	bl	80012bc <__NVIC_SetPriority>
}
 80013bc:	bf00      	nop
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff ff54 	bl	8001280 <__NVIC_EnableIRQ>
}
 80013d8:	bf00      	nop
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b089      	sub	sp, #36	@ 0x24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013f6:	2300      	movs	r3, #0
 80013f8:	61fb      	str	r3, [r7, #28]
 80013fa:	e165      	b.n	80016c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013fc:	2201      	movs	r2, #1
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	697a      	ldr	r2, [r7, #20]
 800140c:	4013      	ands	r3, r2
 800140e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	429a      	cmp	r2, r3
 8001416:	f040 8154 	bne.w	80016c2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f003 0303 	and.w	r3, r3, #3
 8001422:	2b01      	cmp	r3, #1
 8001424:	d005      	beq.n	8001432 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800142e:	2b02      	cmp	r3, #2
 8001430:	d130      	bne.n	8001494 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	2203      	movs	r2, #3
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	43db      	mvns	r3, r3
 8001444:	69ba      	ldr	r2, [r7, #24]
 8001446:	4013      	ands	r3, r2
 8001448:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	68da      	ldr	r2, [r3, #12]
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	4313      	orrs	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	69ba      	ldr	r2, [r7, #24]
 8001460:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001468:	2201      	movs	r2, #1
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	43db      	mvns	r3, r3
 8001472:	69ba      	ldr	r2, [r7, #24]
 8001474:	4013      	ands	r3, r2
 8001476:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	091b      	lsrs	r3, r3, #4
 800147e:	f003 0201 	and.w	r2, r3, #1
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	4313      	orrs	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f003 0303 	and.w	r3, r3, #3
 800149c:	2b03      	cmp	r3, #3
 800149e:	d017      	beq.n	80014d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	2203      	movs	r2, #3
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	43db      	mvns	r3, r3
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	4013      	ands	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	689a      	ldr	r2, [r3, #8]
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f003 0303 	and.w	r3, r3, #3
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d123      	bne.n	8001524 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	08da      	lsrs	r2, r3, #3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3208      	adds	r2, #8
 80014e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	f003 0307 	and.w	r3, r3, #7
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	220f      	movs	r2, #15
 80014f4:	fa02 f303 	lsl.w	r3, r2, r3
 80014f8:	43db      	mvns	r3, r3
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	4013      	ands	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	691a      	ldr	r2, [r3, #16]
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	f003 0307 	and.w	r3, r3, #7
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4313      	orrs	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	08da      	lsrs	r2, r3, #3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	3208      	adds	r2, #8
 800151e:	69b9      	ldr	r1, [r7, #24]
 8001520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	2203      	movs	r2, #3
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	43db      	mvns	r3, r3
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4013      	ands	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f003 0203 	and.w	r2, r3, #3
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	4313      	orrs	r3, r2
 8001550:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001560:	2b00      	cmp	r3, #0
 8001562:	f000 80ae 	beq.w	80016c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	4b5d      	ldr	r3, [pc, #372]	@ (80016e0 <HAL_GPIO_Init+0x300>)
 800156c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156e:	4a5c      	ldr	r2, [pc, #368]	@ (80016e0 <HAL_GPIO_Init+0x300>)
 8001570:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001574:	6453      	str	r3, [r2, #68]	@ 0x44
 8001576:	4b5a      	ldr	r3, [pc, #360]	@ (80016e0 <HAL_GPIO_Init+0x300>)
 8001578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001582:	4a58      	ldr	r2, [pc, #352]	@ (80016e4 <HAL_GPIO_Init+0x304>)
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	089b      	lsrs	r3, r3, #2
 8001588:	3302      	adds	r3, #2
 800158a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800158e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	f003 0303 	and.w	r3, r3, #3
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	220f      	movs	r2, #15
 800159a:	fa02 f303 	lsl.w	r3, r2, r3
 800159e:	43db      	mvns	r3, r3
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	4013      	ands	r3, r2
 80015a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a4f      	ldr	r2, [pc, #316]	@ (80016e8 <HAL_GPIO_Init+0x308>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d025      	beq.n	80015fa <HAL_GPIO_Init+0x21a>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a4e      	ldr	r2, [pc, #312]	@ (80016ec <HAL_GPIO_Init+0x30c>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d01f      	beq.n	80015f6 <HAL_GPIO_Init+0x216>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a4d      	ldr	r2, [pc, #308]	@ (80016f0 <HAL_GPIO_Init+0x310>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d019      	beq.n	80015f2 <HAL_GPIO_Init+0x212>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a4c      	ldr	r2, [pc, #304]	@ (80016f4 <HAL_GPIO_Init+0x314>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d013      	beq.n	80015ee <HAL_GPIO_Init+0x20e>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a4b      	ldr	r2, [pc, #300]	@ (80016f8 <HAL_GPIO_Init+0x318>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d00d      	beq.n	80015ea <HAL_GPIO_Init+0x20a>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a4a      	ldr	r2, [pc, #296]	@ (80016fc <HAL_GPIO_Init+0x31c>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d007      	beq.n	80015e6 <HAL_GPIO_Init+0x206>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a49      	ldr	r2, [pc, #292]	@ (8001700 <HAL_GPIO_Init+0x320>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d101      	bne.n	80015e2 <HAL_GPIO_Init+0x202>
 80015de:	2306      	movs	r3, #6
 80015e0:	e00c      	b.n	80015fc <HAL_GPIO_Init+0x21c>
 80015e2:	2307      	movs	r3, #7
 80015e4:	e00a      	b.n	80015fc <HAL_GPIO_Init+0x21c>
 80015e6:	2305      	movs	r3, #5
 80015e8:	e008      	b.n	80015fc <HAL_GPIO_Init+0x21c>
 80015ea:	2304      	movs	r3, #4
 80015ec:	e006      	b.n	80015fc <HAL_GPIO_Init+0x21c>
 80015ee:	2303      	movs	r3, #3
 80015f0:	e004      	b.n	80015fc <HAL_GPIO_Init+0x21c>
 80015f2:	2302      	movs	r3, #2
 80015f4:	e002      	b.n	80015fc <HAL_GPIO_Init+0x21c>
 80015f6:	2301      	movs	r3, #1
 80015f8:	e000      	b.n	80015fc <HAL_GPIO_Init+0x21c>
 80015fa:	2300      	movs	r3, #0
 80015fc:	69fa      	ldr	r2, [r7, #28]
 80015fe:	f002 0203 	and.w	r2, r2, #3
 8001602:	0092      	lsls	r2, r2, #2
 8001604:	4093      	lsls	r3, r2
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4313      	orrs	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800160c:	4935      	ldr	r1, [pc, #212]	@ (80016e4 <HAL_GPIO_Init+0x304>)
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	089b      	lsrs	r3, r3, #2
 8001612:	3302      	adds	r3, #2
 8001614:	69ba      	ldr	r2, [r7, #24]
 8001616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800161a:	4b3a      	ldr	r3, [pc, #232]	@ (8001704 <HAL_GPIO_Init+0x324>)
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	43db      	mvns	r3, r3
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	4013      	ands	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d003      	beq.n	800163e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001636:	69ba      	ldr	r2, [r7, #24]
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	4313      	orrs	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800163e:	4a31      	ldr	r2, [pc, #196]	@ (8001704 <HAL_GPIO_Init+0x324>)
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001644:	4b2f      	ldr	r3, [pc, #188]	@ (8001704 <HAL_GPIO_Init+0x324>)
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	43db      	mvns	r3, r3
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	4013      	ands	r3, r2
 8001652:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d003      	beq.n	8001668 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	4313      	orrs	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001668:	4a26      	ldr	r2, [pc, #152]	@ (8001704 <HAL_GPIO_Init+0x324>)
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800166e:	4b25      	ldr	r3, [pc, #148]	@ (8001704 <HAL_GPIO_Init+0x324>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	43db      	mvns	r3, r3
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	4013      	ands	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d003      	beq.n	8001692 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	4313      	orrs	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001692:	4a1c      	ldr	r2, [pc, #112]	@ (8001704 <HAL_GPIO_Init+0x324>)
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001698:	4b1a      	ldr	r3, [pc, #104]	@ (8001704 <HAL_GPIO_Init+0x324>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	43db      	mvns	r3, r3
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	4013      	ands	r3, r2
 80016a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016bc:	4a11      	ldr	r2, [pc, #68]	@ (8001704 <HAL_GPIO_Init+0x324>)
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	3301      	adds	r3, #1
 80016c6:	61fb      	str	r3, [r7, #28]
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	2b0f      	cmp	r3, #15
 80016cc:	f67f ae96 	bls.w	80013fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016d0:	bf00      	nop
 80016d2:	bf00      	nop
 80016d4:	3724      	adds	r7, #36	@ 0x24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40013800 	.word	0x40013800
 80016e8:	40020000 	.word	0x40020000
 80016ec:	40020400 	.word	0x40020400
 80016f0:	40020800 	.word	0x40020800
 80016f4:	40020c00 	.word	0x40020c00
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40021400 	.word	0x40021400
 8001700:	40021800 	.word	0x40021800
 8001704:	40013c00 	.word	0x40013c00

08001708 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	460b      	mov	r3, r1
 8001712:	807b      	strh	r3, [r7, #2]
 8001714:	4613      	mov	r3, r2
 8001716:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001718:	787b      	ldrb	r3, [r7, #1]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800171e:	887a      	ldrh	r2, [r7, #2]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001724:	e003      	b.n	800172e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001726:	887b      	ldrh	r3, [r7, #2]
 8001728:	041a      	lsls	r2, r3, #16
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	619a      	str	r2, [r3, #24]
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800173a:	b480      	push	{r7}
 800173c:	b085      	sub	sp, #20
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
 8001742:	460b      	mov	r3, r1
 8001744:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	695b      	ldr	r3, [r3, #20]
 800174a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800174c:	887a      	ldrh	r2, [r7, #2]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	4013      	ands	r3, r2
 8001752:	041a      	lsls	r2, r3, #16
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	43d9      	mvns	r1, r3
 8001758:	887b      	ldrh	r3, [r7, #2]
 800175a:	400b      	ands	r3, r1
 800175c:	431a      	orrs	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	619a      	str	r2, [r3, #24]
}
 8001762:	bf00      	nop
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
	...

08001770 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d101      	bne.n	8001782 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e12b      	b.n	80019da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d106      	bne.n	800179c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2200      	movs	r2, #0
 8001792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff fb26 	bl	8000de8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2224      	movs	r2, #36	@ 0x24
 80017a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f022 0201 	bic.w	r2, r2, #1
 80017b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80017c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80017d4:	f000 ff0a 	bl	80025ec <HAL_RCC_GetPCLK1Freq>
 80017d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	4a81      	ldr	r2, [pc, #516]	@ (80019e4 <HAL_I2C_Init+0x274>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d807      	bhi.n	80017f4 <HAL_I2C_Init+0x84>
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	4a80      	ldr	r2, [pc, #512]	@ (80019e8 <HAL_I2C_Init+0x278>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	bf94      	ite	ls
 80017ec:	2301      	movls	r3, #1
 80017ee:	2300      	movhi	r3, #0
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	e006      	b.n	8001802 <HAL_I2C_Init+0x92>
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	4a7d      	ldr	r2, [pc, #500]	@ (80019ec <HAL_I2C_Init+0x27c>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	bf94      	ite	ls
 80017fc:	2301      	movls	r3, #1
 80017fe:	2300      	movhi	r3, #0
 8001800:	b2db      	uxtb	r3, r3
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e0e7      	b.n	80019da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	4a78      	ldr	r2, [pc, #480]	@ (80019f0 <HAL_I2C_Init+0x280>)
 800180e:	fba2 2303 	umull	r2, r3, r2, r3
 8001812:	0c9b      	lsrs	r3, r3, #18
 8001814:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	68ba      	ldr	r2, [r7, #8]
 8001826:	430a      	orrs	r2, r1
 8001828:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	6a1b      	ldr	r3, [r3, #32]
 8001830:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	4a6a      	ldr	r2, [pc, #424]	@ (80019e4 <HAL_I2C_Init+0x274>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d802      	bhi.n	8001844 <HAL_I2C_Init+0xd4>
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	3301      	adds	r3, #1
 8001842:	e009      	b.n	8001858 <HAL_I2C_Init+0xe8>
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800184a:	fb02 f303 	mul.w	r3, r2, r3
 800184e:	4a69      	ldr	r2, [pc, #420]	@ (80019f4 <HAL_I2C_Init+0x284>)
 8001850:	fba2 2303 	umull	r2, r3, r2, r3
 8001854:	099b      	lsrs	r3, r3, #6
 8001856:	3301      	adds	r3, #1
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	6812      	ldr	r2, [r2, #0]
 800185c:	430b      	orrs	r3, r1
 800185e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800186a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	495c      	ldr	r1, [pc, #368]	@ (80019e4 <HAL_I2C_Init+0x274>)
 8001874:	428b      	cmp	r3, r1
 8001876:	d819      	bhi.n	80018ac <HAL_I2C_Init+0x13c>
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	1e59      	subs	r1, r3, #1
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	fbb1 f3f3 	udiv	r3, r1, r3
 8001886:	1c59      	adds	r1, r3, #1
 8001888:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800188c:	400b      	ands	r3, r1
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00a      	beq.n	80018a8 <HAL_I2C_Init+0x138>
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	1e59      	subs	r1, r3, #1
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	fbb1 f3f3 	udiv	r3, r1, r3
 80018a0:	3301      	adds	r3, #1
 80018a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018a6:	e051      	b.n	800194c <HAL_I2C_Init+0x1dc>
 80018a8:	2304      	movs	r3, #4
 80018aa:	e04f      	b.n	800194c <HAL_I2C_Init+0x1dc>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d111      	bne.n	80018d8 <HAL_I2C_Init+0x168>
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	1e58      	subs	r0, r3, #1
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6859      	ldr	r1, [r3, #4]
 80018bc:	460b      	mov	r3, r1
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	440b      	add	r3, r1
 80018c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80018c6:	3301      	adds	r3, #1
 80018c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	bf0c      	ite	eq
 80018d0:	2301      	moveq	r3, #1
 80018d2:	2300      	movne	r3, #0
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	e012      	b.n	80018fe <HAL_I2C_Init+0x18e>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	1e58      	subs	r0, r3, #1
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6859      	ldr	r1, [r3, #4]
 80018e0:	460b      	mov	r3, r1
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	440b      	add	r3, r1
 80018e6:	0099      	lsls	r1, r3, #2
 80018e8:	440b      	add	r3, r1
 80018ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80018ee:	3301      	adds	r3, #1
 80018f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	bf0c      	ite	eq
 80018f8:	2301      	moveq	r3, #1
 80018fa:	2300      	movne	r3, #0
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <HAL_I2C_Init+0x196>
 8001902:	2301      	movs	r3, #1
 8001904:	e022      	b.n	800194c <HAL_I2C_Init+0x1dc>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d10e      	bne.n	800192c <HAL_I2C_Init+0x1bc>
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	1e58      	subs	r0, r3, #1
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6859      	ldr	r1, [r3, #4]
 8001916:	460b      	mov	r3, r1
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	440b      	add	r3, r1
 800191c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001920:	3301      	adds	r3, #1
 8001922:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001926:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800192a:	e00f      	b.n	800194c <HAL_I2C_Init+0x1dc>
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	1e58      	subs	r0, r3, #1
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6859      	ldr	r1, [r3, #4]
 8001934:	460b      	mov	r3, r1
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	440b      	add	r3, r1
 800193a:	0099      	lsls	r1, r3, #2
 800193c:	440b      	add	r3, r1
 800193e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001942:	3301      	adds	r3, #1
 8001944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001948:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800194c:	6879      	ldr	r1, [r7, #4]
 800194e:	6809      	ldr	r1, [r1, #0]
 8001950:	4313      	orrs	r3, r2
 8001952:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	69da      	ldr	r2, [r3, #28]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a1b      	ldr	r3, [r3, #32]
 8001966:	431a      	orrs	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	430a      	orrs	r2, r1
 800196e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800197a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	6911      	ldr	r1, [r2, #16]
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	68d2      	ldr	r2, [r2, #12]
 8001986:	4311      	orrs	r1, r2
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	6812      	ldr	r2, [r2, #0]
 800198c:	430b      	orrs	r3, r1
 800198e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	695a      	ldr	r2, [r3, #20]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	431a      	orrs	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	430a      	orrs	r2, r1
 80019aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f042 0201 	orr.w	r2, r2, #1
 80019ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2200      	movs	r2, #0
 80019c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2220      	movs	r2, #32
 80019c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3710      	adds	r7, #16
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	000186a0 	.word	0x000186a0
 80019e8:	001e847f 	.word	0x001e847f
 80019ec:	003d08ff 	.word	0x003d08ff
 80019f0:	431bde83 	.word	0x431bde83
 80019f4:	10624dd3 	.word	0x10624dd3

080019f8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08c      	sub	sp, #48	@ 0x30
 80019fc:	af02      	add	r7, sp, #8
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	4608      	mov	r0, r1
 8001a02:	4611      	mov	r1, r2
 8001a04:	461a      	mov	r2, r3
 8001a06:	4603      	mov	r3, r0
 8001a08:	817b      	strh	r3, [r7, #10]
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	813b      	strh	r3, [r7, #8]
 8001a0e:	4613      	mov	r3, r2
 8001a10:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001a12:	f7ff fbf7 	bl	8001204 <HAL_GetTick>
 8001a16:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b20      	cmp	r3, #32
 8001a22:	f040 8214 	bne.w	8001e4e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	2319      	movs	r3, #25
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	497b      	ldr	r1, [pc, #492]	@ (8001c1c <HAL_I2C_Mem_Read+0x224>)
 8001a30:	68f8      	ldr	r0, [r7, #12]
 8001a32:	f000 fafb 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	e207      	b.n	8001e50 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d101      	bne.n	8001a4e <HAL_I2C_Mem_Read+0x56>
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	e200      	b.n	8001e50 <HAL_I2C_Mem_Read+0x458>
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2201      	movs	r2, #1
 8001a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0301 	and.w	r3, r3, #1
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d007      	beq.n	8001a74 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f042 0201 	orr.w	r2, r2, #1
 8001a72:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a82:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2222      	movs	r2, #34	@ 0x22
 8001a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2240      	movs	r2, #64	@ 0x40
 8001a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2200      	movs	r2, #0
 8001a98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001aa4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	4a5b      	ldr	r2, [pc, #364]	@ (8001c20 <HAL_I2C_Mem_Read+0x228>)
 8001ab4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ab6:	88f8      	ldrh	r0, [r7, #6]
 8001ab8:	893a      	ldrh	r2, [r7, #8]
 8001aba:	8979      	ldrh	r1, [r7, #10]
 8001abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abe:	9301      	str	r3, [sp, #4]
 8001ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ac2:	9300      	str	r3, [sp, #0]
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	68f8      	ldr	r0, [r7, #12]
 8001ac8:	f000 f9c8 	bl	8001e5c <I2C_RequestMemoryRead>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e1bc      	b.n	8001e50 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d113      	bne.n	8001b06 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ade:	2300      	movs	r3, #0
 8001ae0:	623b      	str	r3, [r7, #32]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	695b      	ldr	r3, [r3, #20]
 8001ae8:	623b      	str	r3, [r7, #32]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	623b      	str	r3, [r7, #32]
 8001af2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	e190      	b.n	8001e28 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d11b      	bne.n	8001b46 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61fb      	str	r3, [r7, #28]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	695b      	ldr	r3, [r3, #20]
 8001b28:	61fb      	str	r3, [r7, #28]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	61fb      	str	r3, [r7, #28]
 8001b32:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	e170      	b.n	8001e28 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d11b      	bne.n	8001b86 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b5c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61bb      	str	r3, [r7, #24]
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	695b      	ldr	r3, [r3, #20]
 8001b78:	61bb      	str	r3, [r7, #24]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	61bb      	str	r3, [r7, #24]
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	e150      	b.n	8001e28 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	695b      	ldr	r3, [r3, #20]
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	617b      	str	r3, [r7, #20]
 8001b9a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001b9c:	e144      	b.n	8001e28 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ba2:	2b03      	cmp	r3, #3
 8001ba4:	f200 80f1 	bhi.w	8001d8a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d123      	bne.n	8001bf8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bb2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001bb4:	68f8      	ldr	r0, [r7, #12]
 8001bb6:	f000 fb9b 	bl	80022f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e145      	b.n	8001e50 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	691a      	ldr	r2, [r3, #16]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bce:	b2d2      	uxtb	r2, r2
 8001bd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd6:	1c5a      	adds	r2, r3, #1
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001be0:	3b01      	subs	r3, #1
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001bf6:	e117      	b.n	8001e28 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d14e      	bne.n	8001c9e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c06:	2200      	movs	r2, #0
 8001c08:	4906      	ldr	r1, [pc, #24]	@ (8001c24 <HAL_I2C_Mem_Read+0x22c>)
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	f000 fa0e 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d008      	beq.n	8001c28 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e11a      	b.n	8001e50 <HAL_I2C_Mem_Read+0x458>
 8001c1a:	bf00      	nop
 8001c1c:	00100002 	.word	0x00100002
 8001c20:	ffff0000 	.word	0xffff0000
 8001c24:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	691a      	ldr	r2, [r3, #16]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c42:	b2d2      	uxtb	r2, r2
 8001c44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4a:	1c5a      	adds	r2, r3, #1
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c54:	3b01      	subs	r3, #1
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	3b01      	subs	r3, #1
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	691a      	ldr	r2, [r3, #16]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c74:	b2d2      	uxtb	r2, r2
 8001c76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7c:	1c5a      	adds	r2, r3, #1
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c86:	3b01      	subs	r3, #1
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	3b01      	subs	r3, #1
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001c9c:	e0c4      	b.n	8001e28 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	496c      	ldr	r1, [pc, #432]	@ (8001e58 <HAL_I2C_Mem_Read+0x460>)
 8001ca8:	68f8      	ldr	r0, [r7, #12]
 8001caa:	f000 f9bf 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e0cb      	b.n	8001e50 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001cc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	691a      	ldr	r2, [r3, #16]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cda:	1c5a      	adds	r2, r3, #1
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d00:	2200      	movs	r2, #0
 8001d02:	4955      	ldr	r1, [pc, #340]	@ (8001e58 <HAL_I2C_Mem_Read+0x460>)
 8001d04:	68f8      	ldr	r0, [r7, #12]
 8001d06:	f000 f991 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e09d      	b.n	8001e50 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	691a      	ldr	r2, [r3, #16]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d36:	1c5a      	adds	r2, r3, #1
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d40:	3b01      	subs	r3, #1
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	691a      	ldr	r2, [r3, #16]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d68:	1c5a      	adds	r2, r3, #1
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d72:	3b01      	subs	r3, #1
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	3b01      	subs	r3, #1
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001d88:	e04e      	b.n	8001e28 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d8c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001d8e:	68f8      	ldr	r0, [r7, #12]
 8001d90:	f000 faae 	bl	80022f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e058      	b.n	8001e50 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	691a      	ldr	r2, [r3, #16]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da8:	b2d2      	uxtb	r2, r2
 8001daa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db0:	1c5a      	adds	r2, r3, #1
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	3b01      	subs	r3, #1
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	f003 0304 	and.w	r3, r3, #4
 8001dda:	2b04      	cmp	r3, #4
 8001ddc:	d124      	bne.n	8001e28 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001de2:	2b03      	cmp	r3, #3
 8001de4:	d107      	bne.n	8001df6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001df4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	691a      	ldr	r2, [r3, #16]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e08:	1c5a      	adds	r2, r3, #1
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e12:	3b01      	subs	r3, #1
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	3b01      	subs	r3, #1
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	f47f aeb6 	bne.w	8001b9e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2220      	movs	r2, #32
 8001e36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2200      	movs	r2, #0
 8001e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	e000      	b.n	8001e50 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8001e4e:	2302      	movs	r3, #2
  }
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3728      	adds	r7, #40	@ 0x28
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	00010004 	.word	0x00010004

08001e5c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b088      	sub	sp, #32
 8001e60:	af02      	add	r7, sp, #8
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	4608      	mov	r0, r1
 8001e66:	4611      	mov	r1, r2
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	817b      	strh	r3, [r7, #10]
 8001e6e:	460b      	mov	r3, r1
 8001e70:	813b      	strh	r3, [r7, #8]
 8001e72:	4613      	mov	r3, r2
 8001e74:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001e84:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e94:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	6a3b      	ldr	r3, [r7, #32]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001ea2:	68f8      	ldr	r0, [r7, #12]
 8001ea4:	f000 f8c2 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d00d      	beq.n	8001eca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ebc:	d103      	bne.n	8001ec6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ec4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e0aa      	b.n	8002020 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001eca:	897b      	ldrh	r3, [r7, #10]
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	461a      	mov	r2, r3
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001ed8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001edc:	6a3a      	ldr	r2, [r7, #32]
 8001ede:	4952      	ldr	r1, [pc, #328]	@ (8002028 <I2C_RequestMemoryRead+0x1cc>)
 8001ee0:	68f8      	ldr	r0, [r7, #12]
 8001ee2:	f000 f91d 	bl	8002120 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e097      	b.n	8002020 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	617b      	str	r3, [r7, #20]
 8001f04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f08:	6a39      	ldr	r1, [r7, #32]
 8001f0a:	68f8      	ldr	r0, [r7, #12]
 8001f0c:	f000 f9a8 	bl	8002260 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00d      	beq.n	8001f32 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	d107      	bne.n	8001f2e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e076      	b.n	8002020 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d105      	bne.n	8001f44 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001f38:	893b      	ldrh	r3, [r7, #8]
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	611a      	str	r2, [r3, #16]
 8001f42:	e021      	b.n	8001f88 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001f44:	893b      	ldrh	r3, [r7, #8]
 8001f46:	0a1b      	lsrs	r3, r3, #8
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f54:	6a39      	ldr	r1, [r7, #32]
 8001f56:	68f8      	ldr	r0, [r7, #12]
 8001f58:	f000 f982 	bl	8002260 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00d      	beq.n	8001f7e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	2b04      	cmp	r3, #4
 8001f68:	d107      	bne.n	8001f7a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e050      	b.n	8002020 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001f7e:	893b      	ldrh	r3, [r7, #8]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f8a:	6a39      	ldr	r1, [r7, #32]
 8001f8c:	68f8      	ldr	r0, [r7, #12]
 8001f8e:	f000 f967 	bl	8002260 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d00d      	beq.n	8001fb4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9c:	2b04      	cmp	r3, #4
 8001f9e:	d107      	bne.n	8001fb0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001fae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e035      	b.n	8002020 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fc2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	6a3b      	ldr	r3, [r7, #32]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f000 f82b 	bl	800202c <I2C_WaitOnFlagUntilTimeout>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00d      	beq.n	8001ff8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fe6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fea:	d103      	bne.n	8001ff4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ff2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e013      	b.n	8002020 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001ff8:	897b      	ldrh	r3, [r7, #10]
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	b2da      	uxtb	r2, r3
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200a:	6a3a      	ldr	r2, [r7, #32]
 800200c:	4906      	ldr	r1, [pc, #24]	@ (8002028 <I2C_RequestMemoryRead+0x1cc>)
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f000 f886 	bl	8002120 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e000      	b.n	8002020 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	00010002 	.word	0x00010002

0800202c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	4613      	mov	r3, r2
 800203a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800203c:	e048      	b.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002044:	d044      	beq.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002046:	f7ff f8dd 	bl	8001204 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	429a      	cmp	r2, r3
 8002054:	d302      	bcc.n	800205c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d139      	bne.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	0c1b      	lsrs	r3, r3, #16
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b01      	cmp	r3, #1
 8002064:	d10d      	bne.n	8002082 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	43da      	mvns	r2, r3
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	4013      	ands	r3, r2
 8002072:	b29b      	uxth	r3, r3
 8002074:	2b00      	cmp	r3, #0
 8002076:	bf0c      	ite	eq
 8002078:	2301      	moveq	r3, #1
 800207a:	2300      	movne	r3, #0
 800207c:	b2db      	uxtb	r3, r3
 800207e:	461a      	mov	r2, r3
 8002080:	e00c      	b.n	800209c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	43da      	mvns	r2, r3
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	4013      	ands	r3, r2
 800208e:	b29b      	uxth	r3, r3
 8002090:	2b00      	cmp	r3, #0
 8002092:	bf0c      	ite	eq
 8002094:	2301      	moveq	r3, #1
 8002096:	2300      	movne	r3, #0
 8002098:	b2db      	uxtb	r3, r3
 800209a:	461a      	mov	r2, r3
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d116      	bne.n	80020d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2200      	movs	r2, #0
 80020a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2220      	movs	r2, #32
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020bc:	f043 0220 	orr.w	r2, r3, #32
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e023      	b.n	8002118 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	0c1b      	lsrs	r3, r3, #16
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d10d      	bne.n	80020f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	43da      	mvns	r2, r3
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	4013      	ands	r3, r2
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	bf0c      	ite	eq
 80020ec:	2301      	moveq	r3, #1
 80020ee:	2300      	movne	r3, #0
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	461a      	mov	r2, r3
 80020f4:	e00c      	b.n	8002110 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	43da      	mvns	r2, r3
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	4013      	ands	r3, r2
 8002102:	b29b      	uxth	r3, r3
 8002104:	2b00      	cmp	r3, #0
 8002106:	bf0c      	ite	eq
 8002108:	2301      	moveq	r3, #1
 800210a:	2300      	movne	r3, #0
 800210c:	b2db      	uxtb	r3, r3
 800210e:	461a      	mov	r2, r3
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	429a      	cmp	r2, r3
 8002114:	d093      	beq.n	800203e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
 800212c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800212e:	e071      	b.n	8002214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800213e:	d123      	bne.n	8002188 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800214e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002158:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2200      	movs	r2, #0
 800215e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2220      	movs	r2, #32
 8002164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	f043 0204 	orr.w	r2, r3, #4
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e067      	b.n	8002258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800218e:	d041      	beq.n	8002214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002190:	f7ff f838 	bl	8001204 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	429a      	cmp	r2, r3
 800219e:	d302      	bcc.n	80021a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d136      	bne.n	8002214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	0c1b      	lsrs	r3, r3, #16
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d10c      	bne.n	80021ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	43da      	mvns	r2, r3
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	4013      	ands	r3, r2
 80021bc:	b29b      	uxth	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	bf14      	ite	ne
 80021c2:	2301      	movne	r3, #1
 80021c4:	2300      	moveq	r3, #0
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	e00b      	b.n	80021e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	43da      	mvns	r2, r3
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	4013      	ands	r3, r2
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	2b00      	cmp	r3, #0
 80021da:	bf14      	ite	ne
 80021dc:	2301      	movne	r3, #1
 80021de:	2300      	moveq	r3, #0
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d016      	beq.n	8002214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2200      	movs	r2, #0
 80021ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2220      	movs	r2, #32
 80021f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002200:	f043 0220 	orr.w	r2, r3, #32
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e021      	b.n	8002258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	0c1b      	lsrs	r3, r3, #16
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b01      	cmp	r3, #1
 800221c:	d10c      	bne.n	8002238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	43da      	mvns	r2, r3
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	4013      	ands	r3, r2
 800222a:	b29b      	uxth	r3, r3
 800222c:	2b00      	cmp	r3, #0
 800222e:	bf14      	ite	ne
 8002230:	2301      	movne	r3, #1
 8002232:	2300      	moveq	r3, #0
 8002234:	b2db      	uxtb	r3, r3
 8002236:	e00b      	b.n	8002250 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	43da      	mvns	r2, r3
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	4013      	ands	r3, r2
 8002244:	b29b      	uxth	r3, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	bf14      	ite	ne
 800224a:	2301      	movne	r3, #1
 800224c:	2300      	moveq	r3, #0
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	f47f af6d 	bne.w	8002130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	3710      	adds	r7, #16
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800226c:	e034      	b.n	80022d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	f000 f89b 	bl	80023aa <I2C_IsAcknowledgeFailed>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e034      	b.n	80022e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002284:	d028      	beq.n	80022d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002286:	f7fe ffbd 	bl	8001204 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	68ba      	ldr	r2, [r7, #8]
 8002292:	429a      	cmp	r2, r3
 8002294:	d302      	bcc.n	800229c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d11d      	bne.n	80022d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022a6:	2b80      	cmp	r3, #128	@ 0x80
 80022a8:	d016      	beq.n	80022d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2200      	movs	r2, #0
 80022ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2220      	movs	r2, #32
 80022b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c4:	f043 0220 	orr.w	r2, r3, #32
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e007      	b.n	80022e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022e2:	2b80      	cmp	r3, #128	@ 0x80
 80022e4:	d1c3      	bne.n	800226e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80022fc:	e049      	b.n	8002392 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	695b      	ldr	r3, [r3, #20]
 8002304:	f003 0310 	and.w	r3, r3, #16
 8002308:	2b10      	cmp	r3, #16
 800230a:	d119      	bne.n	8002340 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f06f 0210 	mvn.w	r2, #16
 8002314:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2220      	movs	r2, #32
 8002320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e030      	b.n	80023a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002340:	f7fe ff60 	bl	8001204 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	429a      	cmp	r2, r3
 800234e:	d302      	bcc.n	8002356 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d11d      	bne.n	8002392 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	695b      	ldr	r3, [r3, #20]
 800235c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002360:	2b40      	cmp	r3, #64	@ 0x40
 8002362:	d016      	beq.n	8002392 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2220      	movs	r2, #32
 800236e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	f043 0220 	orr.w	r2, r3, #32
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e007      	b.n	80023a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	695b      	ldr	r3, [r3, #20]
 8002398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800239c:	2b40      	cmp	r3, #64	@ 0x40
 800239e:	d1ae      	bne.n	80022fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3710      	adds	r7, #16
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b083      	sub	sp, #12
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023c0:	d11b      	bne.n	80023fa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80023ca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2220      	movs	r2, #32
 80023d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e6:	f043 0204 	orr.w	r2, r3, #4
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e000      	b.n	80023fc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d101      	bne.n	800241c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e0cc      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800241c:	4b68      	ldr	r3, [pc, #416]	@ (80025c0 <HAL_RCC_ClockConfig+0x1b8>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 030f 	and.w	r3, r3, #15
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	429a      	cmp	r2, r3
 8002428:	d90c      	bls.n	8002444 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800242a:	4b65      	ldr	r3, [pc, #404]	@ (80025c0 <HAL_RCC_ClockConfig+0x1b8>)
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002432:	4b63      	ldr	r3, [pc, #396]	@ (80025c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 030f 	and.w	r3, r3, #15
 800243a:	683a      	ldr	r2, [r7, #0]
 800243c:	429a      	cmp	r2, r3
 800243e:	d001      	beq.n	8002444 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e0b8      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0302 	and.w	r3, r3, #2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d020      	beq.n	8002492 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0304 	and.w	r3, r3, #4
 8002458:	2b00      	cmp	r3, #0
 800245a:	d005      	beq.n	8002468 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800245c:	4b59      	ldr	r3, [pc, #356]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	4a58      	ldr	r2, [pc, #352]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002462:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002466:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0308 	and.w	r3, r3, #8
 8002470:	2b00      	cmp	r3, #0
 8002472:	d005      	beq.n	8002480 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002474:	4b53      	ldr	r3, [pc, #332]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	4a52      	ldr	r2, [pc, #328]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 800247a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800247e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002480:	4b50      	ldr	r3, [pc, #320]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	494d      	ldr	r1, [pc, #308]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 800248e:	4313      	orrs	r3, r2
 8002490:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b00      	cmp	r3, #0
 800249c:	d044      	beq.n	8002528 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d107      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024a6:	4b47      	ldr	r3, [pc, #284]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d119      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e07f      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d003      	beq.n	80024c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024c2:	2b03      	cmp	r3, #3
 80024c4:	d107      	bne.n	80024d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024c6:	4b3f      	ldr	r3, [pc, #252]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d109      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e06f      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d6:	4b3b      	ldr	r3, [pc, #236]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0302 	and.w	r3, r3, #2
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e067      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024e6:	4b37      	ldr	r3, [pc, #220]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f023 0203 	bic.w	r2, r3, #3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	4934      	ldr	r1, [pc, #208]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024f8:	f7fe fe84 	bl	8001204 <HAL_GetTick>
 80024fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fe:	e00a      	b.n	8002516 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002500:	f7fe fe80 	bl	8001204 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800250e:	4293      	cmp	r3, r2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e04f      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002516:	4b2b      	ldr	r3, [pc, #172]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f003 020c 	and.w	r2, r3, #12
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	429a      	cmp	r2, r3
 8002526:	d1eb      	bne.n	8002500 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002528:	4b25      	ldr	r3, [pc, #148]	@ (80025c0 <HAL_RCC_ClockConfig+0x1b8>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 030f 	and.w	r3, r3, #15
 8002530:	683a      	ldr	r2, [r7, #0]
 8002532:	429a      	cmp	r2, r3
 8002534:	d20c      	bcs.n	8002550 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002536:	4b22      	ldr	r3, [pc, #136]	@ (80025c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002538:	683a      	ldr	r2, [r7, #0]
 800253a:	b2d2      	uxtb	r2, r2
 800253c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800253e:	4b20      	ldr	r3, [pc, #128]	@ (80025c0 <HAL_RCC_ClockConfig+0x1b8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 030f 	and.w	r3, r3, #15
 8002546:	683a      	ldr	r2, [r7, #0]
 8002548:	429a      	cmp	r2, r3
 800254a:	d001      	beq.n	8002550 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e032      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0304 	and.w	r3, r3, #4
 8002558:	2b00      	cmp	r3, #0
 800255a:	d008      	beq.n	800256e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800255c:	4b19      	ldr	r3, [pc, #100]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	4916      	ldr	r1, [pc, #88]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 800256a:	4313      	orrs	r3, r2
 800256c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0308 	and.w	r3, r3, #8
 8002576:	2b00      	cmp	r3, #0
 8002578:	d009      	beq.n	800258e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800257a:	4b12      	ldr	r3, [pc, #72]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	490e      	ldr	r1, [pc, #56]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 800258a:	4313      	orrs	r3, r2
 800258c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800258e:	f000 f873 	bl	8002678 <HAL_RCC_GetSysClockFreq>
 8002592:	4602      	mov	r2, r0
 8002594:	4b0b      	ldr	r3, [pc, #44]	@ (80025c4 <HAL_RCC_ClockConfig+0x1bc>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	091b      	lsrs	r3, r3, #4
 800259a:	f003 030f 	and.w	r3, r3, #15
 800259e:	490a      	ldr	r1, [pc, #40]	@ (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 80025a0:	5ccb      	ldrb	r3, [r1, r3]
 80025a2:	fa22 f303 	lsr.w	r3, r2, r3
 80025a6:	4a09      	ldr	r2, [pc, #36]	@ (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80025a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80025aa:	4b09      	ldr	r3, [pc, #36]	@ (80025d0 <HAL_RCC_ClockConfig+0x1c8>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fe fd14 	bl	8000fdc <HAL_InitTick>

  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3710      	adds	r7, #16
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40023c00 	.word	0x40023c00
 80025c4:	40023800 	.word	0x40023800
 80025c8:	08009500 	.word	0x08009500
 80025cc:	20000000 	.word	0x20000000
 80025d0:	20000004 	.word	0x20000004

080025d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025d8:	4b03      	ldr	r3, [pc, #12]	@ (80025e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80025da:	681b      	ldr	r3, [r3, #0]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	20000000 	.word	0x20000000

080025ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025f0:	f7ff fff0 	bl	80025d4 <HAL_RCC_GetHCLKFreq>
 80025f4:	4602      	mov	r2, r0
 80025f6:	4b05      	ldr	r3, [pc, #20]	@ (800260c <HAL_RCC_GetPCLK1Freq+0x20>)
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	0a9b      	lsrs	r3, r3, #10
 80025fc:	f003 0307 	and.w	r3, r3, #7
 8002600:	4903      	ldr	r1, [pc, #12]	@ (8002610 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002602:	5ccb      	ldrb	r3, [r1, r3]
 8002604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002608:	4618      	mov	r0, r3
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40023800 	.word	0x40023800
 8002610:	08009510 	.word	0x08009510

08002614 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	220f      	movs	r2, #15
 8002622:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002624:	4b12      	ldr	r3, [pc, #72]	@ (8002670 <HAL_RCC_GetClockConfig+0x5c>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f003 0203 	and.w	r2, r3, #3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002630:	4b0f      	ldr	r3, [pc, #60]	@ (8002670 <HAL_RCC_GetClockConfig+0x5c>)
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800263c:	4b0c      	ldr	r3, [pc, #48]	@ (8002670 <HAL_RCC_GetClockConfig+0x5c>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002648:	4b09      	ldr	r3, [pc, #36]	@ (8002670 <HAL_RCC_GetClockConfig+0x5c>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	08db      	lsrs	r3, r3, #3
 800264e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002656:	4b07      	ldr	r3, [pc, #28]	@ (8002674 <HAL_RCC_GetClockConfig+0x60>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 020f 	and.w	r2, r3, #15
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	601a      	str	r2, [r3, #0]
}
 8002662:	bf00      	nop
 8002664:	370c      	adds	r7, #12
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40023800 	.word	0x40023800
 8002674:	40023c00 	.word	0x40023c00

08002678 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002678:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800267c:	b0a6      	sub	sp, #152	@ 0x98
 800267e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002680:	2300      	movs	r3, #0
 8002682:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8002686:	2300      	movs	r3, #0
 8002688:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 800268c:	2300      	movs	r3, #0
 800268e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002698:	2300      	movs	r3, #0
 800269a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800269e:	4bc8      	ldr	r3, [pc, #800]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f003 030c 	and.w	r3, r3, #12
 80026a6:	2b0c      	cmp	r3, #12
 80026a8:	f200 817e 	bhi.w	80029a8 <HAL_RCC_GetSysClockFreq+0x330>
 80026ac:	a201      	add	r2, pc, #4	@ (adr r2, 80026b4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80026ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b2:	bf00      	nop
 80026b4:	080026e9 	.word	0x080026e9
 80026b8:	080029a9 	.word	0x080029a9
 80026bc:	080029a9 	.word	0x080029a9
 80026c0:	080029a9 	.word	0x080029a9
 80026c4:	080026f1 	.word	0x080026f1
 80026c8:	080029a9 	.word	0x080029a9
 80026cc:	080029a9 	.word	0x080029a9
 80026d0:	080029a9 	.word	0x080029a9
 80026d4:	080026f9 	.word	0x080026f9
 80026d8:	080029a9 	.word	0x080029a9
 80026dc:	080029a9 	.word	0x080029a9
 80026e0:	080029a9 	.word	0x080029a9
 80026e4:	08002863 	.word	0x08002863
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026e8:	4bb6      	ldr	r3, [pc, #728]	@ (80029c4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80026ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80026ee:	e15f      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026f0:	4bb5      	ldr	r3, [pc, #724]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x350>)
 80026f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80026f6:	e15b      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026f8:	4bb1      	ldr	r3, [pc, #708]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002700:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002704:	4bae      	ldr	r3, [pc, #696]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d031      	beq.n	8002774 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002710:	4bab      	ldr	r3, [pc, #684]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	099b      	lsrs	r3, r3, #6
 8002716:	2200      	movs	r2, #0
 8002718:	66bb      	str	r3, [r7, #104]	@ 0x68
 800271a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800271c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800271e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002722:	663b      	str	r3, [r7, #96]	@ 0x60
 8002724:	2300      	movs	r3, #0
 8002726:	667b      	str	r3, [r7, #100]	@ 0x64
 8002728:	4ba7      	ldr	r3, [pc, #668]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x350>)
 800272a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800272e:	462a      	mov	r2, r5
 8002730:	fb03 f202 	mul.w	r2, r3, r2
 8002734:	2300      	movs	r3, #0
 8002736:	4621      	mov	r1, r4
 8002738:	fb01 f303 	mul.w	r3, r1, r3
 800273c:	4413      	add	r3, r2
 800273e:	4aa2      	ldr	r2, [pc, #648]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x350>)
 8002740:	4621      	mov	r1, r4
 8002742:	fba1 1202 	umull	r1, r2, r1, r2
 8002746:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002748:	460a      	mov	r2, r1
 800274a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800274c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800274e:	4413      	add	r3, r2
 8002750:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002752:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002756:	2200      	movs	r2, #0
 8002758:	65bb      	str	r3, [r7, #88]	@ 0x58
 800275a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800275c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002760:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002764:	f7fd fd9e 	bl	80002a4 <__aeabi_uldivmod>
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4613      	mov	r3, r2
 800276e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002772:	e064      	b.n	800283e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002774:	4b92      	ldr	r3, [pc, #584]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	099b      	lsrs	r3, r3, #6
 800277a:	2200      	movs	r2, #0
 800277c:	653b      	str	r3, [r7, #80]	@ 0x50
 800277e:	657a      	str	r2, [r7, #84]	@ 0x54
 8002780:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002782:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002786:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002788:	2300      	movs	r3, #0
 800278a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800278c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002790:	4622      	mov	r2, r4
 8002792:	462b      	mov	r3, r5
 8002794:	f04f 0000 	mov.w	r0, #0
 8002798:	f04f 0100 	mov.w	r1, #0
 800279c:	0159      	lsls	r1, r3, #5
 800279e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027a2:	0150      	lsls	r0, r2, #5
 80027a4:	4602      	mov	r2, r0
 80027a6:	460b      	mov	r3, r1
 80027a8:	4621      	mov	r1, r4
 80027aa:	1a51      	subs	r1, r2, r1
 80027ac:	6139      	str	r1, [r7, #16]
 80027ae:	4629      	mov	r1, r5
 80027b0:	eb63 0301 	sbc.w	r3, r3, r1
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	f04f 0200 	mov.w	r2, #0
 80027ba:	f04f 0300 	mov.w	r3, #0
 80027be:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027c2:	4659      	mov	r1, fp
 80027c4:	018b      	lsls	r3, r1, #6
 80027c6:	4651      	mov	r1, sl
 80027c8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027cc:	4651      	mov	r1, sl
 80027ce:	018a      	lsls	r2, r1, #6
 80027d0:	4651      	mov	r1, sl
 80027d2:	ebb2 0801 	subs.w	r8, r2, r1
 80027d6:	4659      	mov	r1, fp
 80027d8:	eb63 0901 	sbc.w	r9, r3, r1
 80027dc:	f04f 0200 	mov.w	r2, #0
 80027e0:	f04f 0300 	mov.w	r3, #0
 80027e4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027e8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027ec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027f0:	4690      	mov	r8, r2
 80027f2:	4699      	mov	r9, r3
 80027f4:	4623      	mov	r3, r4
 80027f6:	eb18 0303 	adds.w	r3, r8, r3
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	462b      	mov	r3, r5
 80027fe:	eb49 0303 	adc.w	r3, r9, r3
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	f04f 0200 	mov.w	r2, #0
 8002808:	f04f 0300 	mov.w	r3, #0
 800280c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002810:	4629      	mov	r1, r5
 8002812:	028b      	lsls	r3, r1, #10
 8002814:	4621      	mov	r1, r4
 8002816:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800281a:	4621      	mov	r1, r4
 800281c:	028a      	lsls	r2, r1, #10
 800281e:	4610      	mov	r0, r2
 8002820:	4619      	mov	r1, r3
 8002822:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002826:	2200      	movs	r2, #0
 8002828:	643b      	str	r3, [r7, #64]	@ 0x40
 800282a:	647a      	str	r2, [r7, #68]	@ 0x44
 800282c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002830:	f7fd fd38 	bl	80002a4 <__aeabi_uldivmod>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
 8002838:	4613      	mov	r3, r2
 800283a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800283e:	4b60      	ldr	r3, [pc, #384]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	0c1b      	lsrs	r3, r3, #16
 8002844:	f003 0303 	and.w	r3, r3, #3
 8002848:	3301      	adds	r3, #1
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002850:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002854:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002858:	fbb2 f3f3 	udiv	r3, r2, r3
 800285c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002860:	e0a6      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002862:	4b57      	ldr	r3, [pc, #348]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800286a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800286e:	4b54      	ldr	r3, [pc, #336]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d02a      	beq.n	80028d0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800287a:	4b51      	ldr	r3, [pc, #324]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	099b      	lsrs	r3, r3, #6
 8002880:	2200      	movs	r2, #0
 8002882:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002884:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002888:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800288c:	2100      	movs	r1, #0
 800288e:	4b4e      	ldr	r3, [pc, #312]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x350>)
 8002890:	fb03 f201 	mul.w	r2, r3, r1
 8002894:	2300      	movs	r3, #0
 8002896:	fb00 f303 	mul.w	r3, r0, r3
 800289a:	4413      	add	r3, r2
 800289c:	4a4a      	ldr	r2, [pc, #296]	@ (80029c8 <HAL_RCC_GetSysClockFreq+0x350>)
 800289e:	fba0 1202 	umull	r1, r2, r0, r2
 80028a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80028a4:	460a      	mov	r2, r1
 80028a6:	673a      	str	r2, [r7, #112]	@ 0x70
 80028a8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80028aa:	4413      	add	r3, r2
 80028ac:	677b      	str	r3, [r7, #116]	@ 0x74
 80028ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028b2:	2200      	movs	r2, #0
 80028b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80028b6:	637a      	str	r2, [r7, #52]	@ 0x34
 80028b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80028bc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80028c0:	f7fd fcf0 	bl	80002a4 <__aeabi_uldivmod>
 80028c4:	4602      	mov	r2, r0
 80028c6:	460b      	mov	r3, r1
 80028c8:	4613      	mov	r3, r2
 80028ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80028ce:	e05b      	b.n	8002988 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028d0:	4b3b      	ldr	r3, [pc, #236]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	099b      	lsrs	r3, r3, #6
 80028d6:	2200      	movs	r2, #0
 80028d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028e2:	623b      	str	r3, [r7, #32]
 80028e4:	2300      	movs	r3, #0
 80028e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80028e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80028ec:	4642      	mov	r2, r8
 80028ee:	464b      	mov	r3, r9
 80028f0:	f04f 0000 	mov.w	r0, #0
 80028f4:	f04f 0100 	mov.w	r1, #0
 80028f8:	0159      	lsls	r1, r3, #5
 80028fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028fe:	0150      	lsls	r0, r2, #5
 8002900:	4602      	mov	r2, r0
 8002902:	460b      	mov	r3, r1
 8002904:	4641      	mov	r1, r8
 8002906:	ebb2 0a01 	subs.w	sl, r2, r1
 800290a:	4649      	mov	r1, r9
 800290c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800291c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002920:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002924:	ebb2 040a 	subs.w	r4, r2, sl
 8002928:	eb63 050b 	sbc.w	r5, r3, fp
 800292c:	f04f 0200 	mov.w	r2, #0
 8002930:	f04f 0300 	mov.w	r3, #0
 8002934:	00eb      	lsls	r3, r5, #3
 8002936:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800293a:	00e2      	lsls	r2, r4, #3
 800293c:	4614      	mov	r4, r2
 800293e:	461d      	mov	r5, r3
 8002940:	4643      	mov	r3, r8
 8002942:	18e3      	adds	r3, r4, r3
 8002944:	603b      	str	r3, [r7, #0]
 8002946:	464b      	mov	r3, r9
 8002948:	eb45 0303 	adc.w	r3, r5, r3
 800294c:	607b      	str	r3, [r7, #4]
 800294e:	f04f 0200 	mov.w	r2, #0
 8002952:	f04f 0300 	mov.w	r3, #0
 8002956:	e9d7 4500 	ldrd	r4, r5, [r7]
 800295a:	4629      	mov	r1, r5
 800295c:	028b      	lsls	r3, r1, #10
 800295e:	4621      	mov	r1, r4
 8002960:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002964:	4621      	mov	r1, r4
 8002966:	028a      	lsls	r2, r1, #10
 8002968:	4610      	mov	r0, r2
 800296a:	4619      	mov	r1, r3
 800296c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002970:	2200      	movs	r2, #0
 8002972:	61bb      	str	r3, [r7, #24]
 8002974:	61fa      	str	r2, [r7, #28]
 8002976:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800297a:	f7fd fc93 	bl	80002a4 <__aeabi_uldivmod>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	4613      	mov	r3, r2
 8002984:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002988:	4b0d      	ldr	r3, [pc, #52]	@ (80029c0 <HAL_RCC_GetSysClockFreq+0x348>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	0f1b      	lsrs	r3, r3, #28
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002996:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800299a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800299e:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80029a6:	e003      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029a8:	4b06      	ldr	r3, [pc, #24]	@ (80029c4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80029aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80029ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3798      	adds	r7, #152	@ 0x98
 80029b8:	46bd      	mov	sp, r7
 80029ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029be:	bf00      	nop
 80029c0:	40023800 	.word	0x40023800
 80029c4:	00f42400 	.word	0x00f42400
 80029c8:	017d7840 	.word	0x017d7840

080029cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e28d      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	f000 8083 	beq.w	8002af2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80029ec:	4b94      	ldr	r3, [pc, #592]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f003 030c 	and.w	r3, r3, #12
 80029f4:	2b04      	cmp	r3, #4
 80029f6:	d019      	beq.n	8002a2c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80029f8:	4b91      	ldr	r3, [pc, #580]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f003 030c 	and.w	r3, r3, #12
        || \
 8002a00:	2b08      	cmp	r3, #8
 8002a02:	d106      	bne.n	8002a12 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002a04:	4b8e      	ldr	r3, [pc, #568]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a10:	d00c      	beq.n	8002a2c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a12:	4b8b      	ldr	r3, [pc, #556]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002a1a:	2b0c      	cmp	r3, #12
 8002a1c:	d112      	bne.n	8002a44 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a1e:	4b88      	ldr	r3, [pc, #544]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a2a:	d10b      	bne.n	8002a44 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a2c:	4b84      	ldr	r3, [pc, #528]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d05b      	beq.n	8002af0 <HAL_RCC_OscConfig+0x124>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d157      	bne.n	8002af0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e25a      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a4c:	d106      	bne.n	8002a5c <HAL_RCC_OscConfig+0x90>
 8002a4e:	4b7c      	ldr	r3, [pc, #496]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a7b      	ldr	r2, [pc, #492]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a58:	6013      	str	r3, [r2, #0]
 8002a5a:	e01d      	b.n	8002a98 <HAL_RCC_OscConfig+0xcc>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a64:	d10c      	bne.n	8002a80 <HAL_RCC_OscConfig+0xb4>
 8002a66:	4b76      	ldr	r3, [pc, #472]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a75      	ldr	r2, [pc, #468]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	4b73      	ldr	r3, [pc, #460]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a72      	ldr	r2, [pc, #456]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a7c:	6013      	str	r3, [r2, #0]
 8002a7e:	e00b      	b.n	8002a98 <HAL_RCC_OscConfig+0xcc>
 8002a80:	4b6f      	ldr	r3, [pc, #444]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a6e      	ldr	r2, [pc, #440]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a8a:	6013      	str	r3, [r2, #0]
 8002a8c:	4b6c      	ldr	r3, [pc, #432]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a6b      	ldr	r2, [pc, #428]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002a92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d013      	beq.n	8002ac8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa0:	f7fe fbb0 	bl	8001204 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa8:	f7fe fbac 	bl	8001204 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b64      	cmp	r3, #100	@ 0x64
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e21f      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aba:	4b61      	ldr	r3, [pc, #388]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d0f0      	beq.n	8002aa8 <HAL_RCC_OscConfig+0xdc>
 8002ac6:	e014      	b.n	8002af2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac8:	f7fe fb9c 	bl	8001204 <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ad0:	f7fe fb98 	bl	8001204 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b64      	cmp	r3, #100	@ 0x64
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e20b      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ae2:	4b57      	ldr	r3, [pc, #348]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1f0      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x104>
 8002aee:	e000      	b.n	8002af2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d06f      	beq.n	8002bde <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002afe:	4b50      	ldr	r3, [pc, #320]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 030c 	and.w	r3, r3, #12
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d017      	beq.n	8002b3a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002b0a:	4b4d      	ldr	r3, [pc, #308]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d105      	bne.n	8002b22 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002b16:	4b4a      	ldr	r3, [pc, #296]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00b      	beq.n	8002b3a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b22:	4b47      	ldr	r3, [pc, #284]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002b2a:	2b0c      	cmp	r3, #12
 8002b2c:	d11c      	bne.n	8002b68 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b2e:	4b44      	ldr	r3, [pc, #272]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d116      	bne.n	8002b68 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b3a:	4b41      	ldr	r3, [pc, #260]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d005      	beq.n	8002b52 <HAL_RCC_OscConfig+0x186>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d001      	beq.n	8002b52 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e1d3      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b52:	4b3b      	ldr	r3, [pc, #236]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	4937      	ldr	r1, [pc, #220]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b66:	e03a      	b.n	8002bde <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d020      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b70:	4b34      	ldr	r3, [pc, #208]	@ (8002c44 <HAL_RCC_OscConfig+0x278>)
 8002b72:	2201      	movs	r2, #1
 8002b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b76:	f7fe fb45 	bl	8001204 <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b7c:	e008      	b.n	8002b90 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b7e:	f7fe fb41 	bl	8001204 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e1b4      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b90:	4b2b      	ldr	r3, [pc, #172]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d0f0      	beq.n	8002b7e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9c:	4b28      	ldr	r3, [pc, #160]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	4925      	ldr	r1, [pc, #148]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	600b      	str	r3, [r1, #0]
 8002bb0:	e015      	b.n	8002bde <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bb2:	4b24      	ldr	r3, [pc, #144]	@ (8002c44 <HAL_RCC_OscConfig+0x278>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7fe fb24 	bl	8001204 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bc0:	f7fe fb20 	bl	8001204 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e193      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1f0      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d036      	beq.n	8002c58 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d016      	beq.n	8002c20 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bf2:	4b15      	ldr	r3, [pc, #84]	@ (8002c48 <HAL_RCC_OscConfig+0x27c>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf8:	f7fe fb04 	bl	8001204 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c00:	f7fe fb00 	bl	8001204 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e173      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c12:	4b0b      	ldr	r3, [pc, #44]	@ (8002c40 <HAL_RCC_OscConfig+0x274>)
 8002c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d0f0      	beq.n	8002c00 <HAL_RCC_OscConfig+0x234>
 8002c1e:	e01b      	b.n	8002c58 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c20:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <HAL_RCC_OscConfig+0x27c>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c26:	f7fe faed 	bl	8001204 <HAL_GetTick>
 8002c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c2c:	e00e      	b.n	8002c4c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c2e:	f7fe fae9 	bl	8001204 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d907      	bls.n	8002c4c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e15c      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
 8002c40:	40023800 	.word	0x40023800
 8002c44:	42470000 	.word	0x42470000
 8002c48:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c4c:	4b8a      	ldr	r3, [pc, #552]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002c4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1ea      	bne.n	8002c2e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f000 8097 	beq.w	8002d94 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c66:	2300      	movs	r3, #0
 8002c68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c6a:	4b83      	ldr	r3, [pc, #524]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10f      	bne.n	8002c96 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	60bb      	str	r3, [r7, #8]
 8002c7a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7e:	4a7e      	ldr	r2, [pc, #504]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002c80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c86:	4b7c      	ldr	r3, [pc, #496]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c92:	2301      	movs	r3, #1
 8002c94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c96:	4b79      	ldr	r3, [pc, #484]	@ (8002e7c <HAL_RCC_OscConfig+0x4b0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d118      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ca2:	4b76      	ldr	r3, [pc, #472]	@ (8002e7c <HAL_RCC_OscConfig+0x4b0>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a75      	ldr	r2, [pc, #468]	@ (8002e7c <HAL_RCC_OscConfig+0x4b0>)
 8002ca8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cae:	f7fe faa9 	bl	8001204 <HAL_GetTick>
 8002cb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb4:	e008      	b.n	8002cc8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb6:	f7fe faa5 	bl	8001204 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e118      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc8:	4b6c      	ldr	r3, [pc, #432]	@ (8002e7c <HAL_RCC_OscConfig+0x4b0>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0f0      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d106      	bne.n	8002cea <HAL_RCC_OscConfig+0x31e>
 8002cdc:	4b66      	ldr	r3, [pc, #408]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce0:	4a65      	ldr	r2, [pc, #404]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ce8:	e01c      	b.n	8002d24 <HAL_RCC_OscConfig+0x358>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	2b05      	cmp	r3, #5
 8002cf0:	d10c      	bne.n	8002d0c <HAL_RCC_OscConfig+0x340>
 8002cf2:	4b61      	ldr	r3, [pc, #388]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf6:	4a60      	ldr	r2, [pc, #384]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002cf8:	f043 0304 	orr.w	r3, r3, #4
 8002cfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cfe:	4b5e      	ldr	r3, [pc, #376]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d02:	4a5d      	ldr	r2, [pc, #372]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d04:	f043 0301 	orr.w	r3, r3, #1
 8002d08:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d0a:	e00b      	b.n	8002d24 <HAL_RCC_OscConfig+0x358>
 8002d0c:	4b5a      	ldr	r3, [pc, #360]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d10:	4a59      	ldr	r2, [pc, #356]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d12:	f023 0301 	bic.w	r3, r3, #1
 8002d16:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d18:	4b57      	ldr	r3, [pc, #348]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1c:	4a56      	ldr	r2, [pc, #344]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d1e:	f023 0304 	bic.w	r3, r3, #4
 8002d22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d015      	beq.n	8002d58 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2c:	f7fe fa6a 	bl	8001204 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d32:	e00a      	b.n	8002d4a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d34:	f7fe fa66 	bl	8001204 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e0d7      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d4a:	4b4b      	ldr	r3, [pc, #300]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d0ee      	beq.n	8002d34 <HAL_RCC_OscConfig+0x368>
 8002d56:	e014      	b.n	8002d82 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d58:	f7fe fa54 	bl	8001204 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d5e:	e00a      	b.n	8002d76 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d60:	f7fe fa50 	bl	8001204 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e0c1      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d76:	4b40      	ldr	r3, [pc, #256]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1ee      	bne.n	8002d60 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d82:	7dfb      	ldrb	r3, [r7, #23]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d105      	bne.n	8002d94 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d88:	4b3b      	ldr	r3, [pc, #236]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8c:	4a3a      	ldr	r2, [pc, #232]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002d8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f000 80ad 	beq.w	8002ef8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d9e:	4b36      	ldr	r3, [pc, #216]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 030c 	and.w	r3, r3, #12
 8002da6:	2b08      	cmp	r3, #8
 8002da8:	d060      	beq.n	8002e6c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d145      	bne.n	8002e3e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db2:	4b33      	ldr	r3, [pc, #204]	@ (8002e80 <HAL_RCC_OscConfig+0x4b4>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db8:	f7fe fa24 	bl	8001204 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dc0:	f7fe fa20 	bl	8001204 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e093      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd2:	4b29      	ldr	r3, [pc, #164]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69da      	ldr	r2, [r3, #28]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	431a      	orrs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dec:	019b      	lsls	r3, r3, #6
 8002dee:	431a      	orrs	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df4:	085b      	lsrs	r3, r3, #1
 8002df6:	3b01      	subs	r3, #1
 8002df8:	041b      	lsls	r3, r3, #16
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e00:	061b      	lsls	r3, r3, #24
 8002e02:	431a      	orrs	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e08:	071b      	lsls	r3, r3, #28
 8002e0a:	491b      	ldr	r1, [pc, #108]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e10:	4b1b      	ldr	r3, [pc, #108]	@ (8002e80 <HAL_RCC_OscConfig+0x4b4>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e16:	f7fe f9f5 	bl	8001204 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7fe f9f1 	bl	8001204 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e064      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e30:	4b11      	ldr	r3, [pc, #68]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0f0      	beq.n	8002e1e <HAL_RCC_OscConfig+0x452>
 8002e3c:	e05c      	b.n	8002ef8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e3e:	4b10      	ldr	r3, [pc, #64]	@ (8002e80 <HAL_RCC_OscConfig+0x4b4>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e44:	f7fe f9de 	bl	8001204 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e4c:	f7fe f9da 	bl	8001204 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e04d      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e5e:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_RCC_OscConfig+0x4ac>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x480>
 8002e6a:	e045      	b.n	8002ef8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d107      	bne.n	8002e84 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e040      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
 8002e78:	40023800 	.word	0x40023800
 8002e7c:	40007000 	.word	0x40007000
 8002e80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e84:	4b1f      	ldr	r3, [pc, #124]	@ (8002f04 <HAL_RCC_OscConfig+0x538>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d030      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d129      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d122      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002eba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d119      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eca:	085b      	lsrs	r3, r3, #1
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d10f      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ede:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d107      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d001      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e000      	b.n	8002efa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3718      	adds	r7, #24
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40023800 	.word	0x40023800

08002f08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e041      	b.n	8002f9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d106      	bne.n	8002f34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f7fd fff8 	bl	8000f24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2202      	movs	r2, #2
 8002f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3304      	adds	r3, #4
 8002f44:	4619      	mov	r1, r3
 8002f46:	4610      	mov	r0, r2
 8002f48:	f000 fc62 	bl	8003810 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d001      	beq.n	8002fc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e04e      	b.n	800305e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68da      	ldr	r2, [r3, #12]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 0201 	orr.w	r2, r2, #1
 8002fd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a23      	ldr	r2, [pc, #140]	@ (800306c <HAL_TIM_Base_Start_IT+0xc4>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d022      	beq.n	8003028 <HAL_TIM_Base_Start_IT+0x80>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fea:	d01d      	beq.n	8003028 <HAL_TIM_Base_Start_IT+0x80>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a1f      	ldr	r2, [pc, #124]	@ (8003070 <HAL_TIM_Base_Start_IT+0xc8>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d018      	beq.n	8003028 <HAL_TIM_Base_Start_IT+0x80>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a1e      	ldr	r2, [pc, #120]	@ (8003074 <HAL_TIM_Base_Start_IT+0xcc>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d013      	beq.n	8003028 <HAL_TIM_Base_Start_IT+0x80>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a1c      	ldr	r2, [pc, #112]	@ (8003078 <HAL_TIM_Base_Start_IT+0xd0>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d00e      	beq.n	8003028 <HAL_TIM_Base_Start_IT+0x80>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a1b      	ldr	r2, [pc, #108]	@ (800307c <HAL_TIM_Base_Start_IT+0xd4>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d009      	beq.n	8003028 <HAL_TIM_Base_Start_IT+0x80>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a19      	ldr	r2, [pc, #100]	@ (8003080 <HAL_TIM_Base_Start_IT+0xd8>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d004      	beq.n	8003028 <HAL_TIM_Base_Start_IT+0x80>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a18      	ldr	r2, [pc, #96]	@ (8003084 <HAL_TIM_Base_Start_IT+0xdc>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d111      	bne.n	800304c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f003 0307 	and.w	r3, r3, #7
 8003032:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2b06      	cmp	r3, #6
 8003038:	d010      	beq.n	800305c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f042 0201 	orr.w	r2, r2, #1
 8003048:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800304a:	e007      	b.n	800305c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0201 	orr.w	r2, r2, #1
 800305a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3714      	adds	r7, #20
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	40010000 	.word	0x40010000
 8003070:	40000400 	.word	0x40000400
 8003074:	40000800 	.word	0x40000800
 8003078:	40000c00 	.word	0x40000c00
 800307c:	40010400 	.word	0x40010400
 8003080:	40014000 	.word	0x40014000
 8003084:	40001800 	.word	0x40001800

08003088 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e041      	b.n	800311e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d106      	bne.n	80030b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 f839 	bl	8003126 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2202      	movs	r2, #2
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3304      	adds	r3, #4
 80030c4:	4619      	mov	r1, r3
 80030c6:	4610      	mov	r0, r2
 80030c8:	f000 fba2 	bl	8003810 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3708      	adds	r7, #8
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003126:	b480      	push	{r7}
 8003128:	b083      	sub	sp, #12
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
	...

0800313c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d109      	bne.n	8003160 <HAL_TIM_PWM_Start+0x24>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b01      	cmp	r3, #1
 8003156:	bf14      	ite	ne
 8003158:	2301      	movne	r3, #1
 800315a:	2300      	moveq	r3, #0
 800315c:	b2db      	uxtb	r3, r3
 800315e:	e022      	b.n	80031a6 <HAL_TIM_PWM_Start+0x6a>
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	2b04      	cmp	r3, #4
 8003164:	d109      	bne.n	800317a <HAL_TIM_PWM_Start+0x3e>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b01      	cmp	r3, #1
 8003170:	bf14      	ite	ne
 8003172:	2301      	movne	r3, #1
 8003174:	2300      	moveq	r3, #0
 8003176:	b2db      	uxtb	r3, r3
 8003178:	e015      	b.n	80031a6 <HAL_TIM_PWM_Start+0x6a>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2b08      	cmp	r3, #8
 800317e:	d109      	bne.n	8003194 <HAL_TIM_PWM_Start+0x58>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b01      	cmp	r3, #1
 800318a:	bf14      	ite	ne
 800318c:	2301      	movne	r3, #1
 800318e:	2300      	moveq	r3, #0
 8003190:	b2db      	uxtb	r3, r3
 8003192:	e008      	b.n	80031a6 <HAL_TIM_PWM_Start+0x6a>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b01      	cmp	r3, #1
 800319e:	bf14      	ite	ne
 80031a0:	2301      	movne	r3, #1
 80031a2:	2300      	moveq	r3, #0
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e07c      	b.n	80032a8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d104      	bne.n	80031be <HAL_TIM_PWM_Start+0x82>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2202      	movs	r2, #2
 80031b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031bc:	e013      	b.n	80031e6 <HAL_TIM_PWM_Start+0xaa>
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	2b04      	cmp	r3, #4
 80031c2:	d104      	bne.n	80031ce <HAL_TIM_PWM_Start+0x92>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2202      	movs	r2, #2
 80031c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031cc:	e00b      	b.n	80031e6 <HAL_TIM_PWM_Start+0xaa>
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d104      	bne.n	80031de <HAL_TIM_PWM_Start+0xa2>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2202      	movs	r2, #2
 80031d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031dc:	e003      	b.n	80031e6 <HAL_TIM_PWM_Start+0xaa>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2202      	movs	r2, #2
 80031e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2201      	movs	r2, #1
 80031ec:	6839      	ldr	r1, [r7, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 fdfe 	bl	8003df0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a2d      	ldr	r2, [pc, #180]	@ (80032b0 <HAL_TIM_PWM_Start+0x174>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d004      	beq.n	8003208 <HAL_TIM_PWM_Start+0xcc>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a2c      	ldr	r2, [pc, #176]	@ (80032b4 <HAL_TIM_PWM_Start+0x178>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d101      	bne.n	800320c <HAL_TIM_PWM_Start+0xd0>
 8003208:	2301      	movs	r3, #1
 800320a:	e000      	b.n	800320e <HAL_TIM_PWM_Start+0xd2>
 800320c:	2300      	movs	r3, #0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d007      	beq.n	8003222 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003220:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a22      	ldr	r2, [pc, #136]	@ (80032b0 <HAL_TIM_PWM_Start+0x174>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d022      	beq.n	8003272 <HAL_TIM_PWM_Start+0x136>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003234:	d01d      	beq.n	8003272 <HAL_TIM_PWM_Start+0x136>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a1f      	ldr	r2, [pc, #124]	@ (80032b8 <HAL_TIM_PWM_Start+0x17c>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d018      	beq.n	8003272 <HAL_TIM_PWM_Start+0x136>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a1d      	ldr	r2, [pc, #116]	@ (80032bc <HAL_TIM_PWM_Start+0x180>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d013      	beq.n	8003272 <HAL_TIM_PWM_Start+0x136>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a1c      	ldr	r2, [pc, #112]	@ (80032c0 <HAL_TIM_PWM_Start+0x184>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d00e      	beq.n	8003272 <HAL_TIM_PWM_Start+0x136>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a16      	ldr	r2, [pc, #88]	@ (80032b4 <HAL_TIM_PWM_Start+0x178>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d009      	beq.n	8003272 <HAL_TIM_PWM_Start+0x136>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a18      	ldr	r2, [pc, #96]	@ (80032c4 <HAL_TIM_PWM_Start+0x188>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d004      	beq.n	8003272 <HAL_TIM_PWM_Start+0x136>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a16      	ldr	r2, [pc, #88]	@ (80032c8 <HAL_TIM_PWM_Start+0x18c>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d111      	bne.n	8003296 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f003 0307 	and.w	r3, r3, #7
 800327c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2b06      	cmp	r3, #6
 8003282:	d010      	beq.n	80032a6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 0201 	orr.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003294:	e007      	b.n	80032a6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f042 0201 	orr.w	r2, r2, #1
 80032a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032a6:	2300      	movs	r3, #0
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40010000 	.word	0x40010000
 80032b4:	40010400 	.word	0x40010400
 80032b8:	40000400 	.word	0x40000400
 80032bc:	40000800 	.word	0x40000800
 80032c0:	40000c00 	.word	0x40000c00
 80032c4:	40014000 	.word	0x40014000
 80032c8:	40001800 	.word	0x40001800

080032cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d020      	beq.n	8003330 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d01b      	beq.n	8003330 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f06f 0202 	mvn.w	r2, #2
 8003300:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 fa5b 	bl	80037d2 <HAL_TIM_IC_CaptureCallback>
 800331c:	e005      	b.n	800332a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 fa4d 	bl	80037be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 fa5e 	bl	80037e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	f003 0304 	and.w	r3, r3, #4
 8003336:	2b00      	cmp	r3, #0
 8003338:	d020      	beq.n	800337c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	d01b      	beq.n	800337c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f06f 0204 	mvn.w	r2, #4
 800334c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2202      	movs	r2, #2
 8003352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f000 fa35 	bl	80037d2 <HAL_TIM_IC_CaptureCallback>
 8003368:	e005      	b.n	8003376 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 fa27 	bl	80037be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f000 fa38 	bl	80037e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	f003 0308 	and.w	r3, r3, #8
 8003382:	2b00      	cmp	r3, #0
 8003384:	d020      	beq.n	80033c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f003 0308 	and.w	r3, r3, #8
 800338c:	2b00      	cmp	r3, #0
 800338e:	d01b      	beq.n	80033c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f06f 0208 	mvn.w	r2, #8
 8003398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2204      	movs	r2, #4
 800339e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d003      	beq.n	80033b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 fa0f 	bl	80037d2 <HAL_TIM_IC_CaptureCallback>
 80033b4:	e005      	b.n	80033c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 fa01 	bl	80037be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 fa12 	bl	80037e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d020      	beq.n	8003414 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f003 0310 	and.w	r3, r3, #16
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d01b      	beq.n	8003414 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f06f 0210 	mvn.w	r2, #16
 80033e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2208      	movs	r2, #8
 80033ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 f9e9 	bl	80037d2 <HAL_TIM_IC_CaptureCallback>
 8003400:	e005      	b.n	800340e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 f9db 	bl	80037be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f000 f9ec 	bl	80037e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00c      	beq.n	8003438 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f003 0301 	and.w	r3, r3, #1
 8003424:	2b00      	cmp	r3, #0
 8003426:	d007      	beq.n	8003438 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f06f 0201 	mvn.w	r2, #1
 8003430:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7fd fbdc 	bl	8000bf0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00c      	beq.n	800345c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003448:	2b00      	cmp	r3, #0
 800344a:	d007      	beq.n	800345c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 fdc8 	bl	8003fec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003462:	2b00      	cmp	r3, #0
 8003464:	d00c      	beq.n	8003480 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800346c:	2b00      	cmp	r3, #0
 800346e:	d007      	beq.n	8003480 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 f9bd 	bl	80037fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	f003 0320 	and.w	r3, r3, #32
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00c      	beq.n	80034a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f003 0320 	and.w	r3, r3, #32
 8003490:	2b00      	cmp	r3, #0
 8003492:	d007      	beq.n	80034a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f06f 0220 	mvn.w	r2, #32
 800349c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 fd9a 	bl	8003fd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034a4:	bf00      	nop
 80034a6:	3710      	adds	r7, #16
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d101      	bne.n	80034ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e0ae      	b.n	8003628 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2b0c      	cmp	r3, #12
 80034d6:	f200 809f 	bhi.w	8003618 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80034da:	a201      	add	r2, pc, #4	@ (adr r2, 80034e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80034dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e0:	08003515 	.word	0x08003515
 80034e4:	08003619 	.word	0x08003619
 80034e8:	08003619 	.word	0x08003619
 80034ec:	08003619 	.word	0x08003619
 80034f0:	08003555 	.word	0x08003555
 80034f4:	08003619 	.word	0x08003619
 80034f8:	08003619 	.word	0x08003619
 80034fc:	08003619 	.word	0x08003619
 8003500:	08003597 	.word	0x08003597
 8003504:	08003619 	.word	0x08003619
 8003508:	08003619 	.word	0x08003619
 800350c:	08003619 	.word	0x08003619
 8003510:	080035d7 	.word	0x080035d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68b9      	ldr	r1, [r7, #8]
 800351a:	4618      	mov	r0, r3
 800351c:	f000 fa1e 	bl	800395c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699a      	ldr	r2, [r3, #24]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f042 0208 	orr.w	r2, r2, #8
 800352e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	699a      	ldr	r2, [r3, #24]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f022 0204 	bic.w	r2, r2, #4
 800353e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6999      	ldr	r1, [r3, #24]
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	691a      	ldr	r2, [r3, #16]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	619a      	str	r2, [r3, #24]
      break;
 8003552:	e064      	b.n	800361e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	68b9      	ldr	r1, [r7, #8]
 800355a:	4618      	mov	r0, r3
 800355c:	f000 fa6e 	bl	8003a3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699a      	ldr	r2, [r3, #24]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800356e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	699a      	ldr	r2, [r3, #24]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800357e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	6999      	ldr	r1, [r3, #24]
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	021a      	lsls	r2, r3, #8
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	430a      	orrs	r2, r1
 8003592:	619a      	str	r2, [r3, #24]
      break;
 8003594:	e043      	b.n	800361e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68b9      	ldr	r1, [r7, #8]
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fac3 	bl	8003b28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	69da      	ldr	r2, [r3, #28]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f042 0208 	orr.w	r2, r2, #8
 80035b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	69da      	ldr	r2, [r3, #28]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 0204 	bic.w	r2, r2, #4
 80035c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	69d9      	ldr	r1, [r3, #28]
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	691a      	ldr	r2, [r3, #16]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	430a      	orrs	r2, r1
 80035d2:	61da      	str	r2, [r3, #28]
      break;
 80035d4:	e023      	b.n	800361e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68b9      	ldr	r1, [r7, #8]
 80035dc:	4618      	mov	r0, r3
 80035de:	f000 fb17 	bl	8003c10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	69da      	ldr	r2, [r3, #28]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	69da      	ldr	r2, [r3, #28]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003600:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	69d9      	ldr	r1, [r3, #28]
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	021a      	lsls	r2, r3, #8
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	61da      	str	r2, [r3, #28]
      break;
 8003616:	e002      	b.n	800361e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	75fb      	strb	r3, [r7, #23]
      break;
 800361c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003626:	7dfb      	ldrb	r3, [r7, #23]
}
 8003628:	4618      	mov	r0, r3
 800362a:	3718      	adds	r7, #24
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003644:	2b01      	cmp	r3, #1
 8003646:	d101      	bne.n	800364c <HAL_TIM_ConfigClockSource+0x1c>
 8003648:	2302      	movs	r3, #2
 800364a:	e0b4      	b.n	80037b6 <HAL_TIM_ConfigClockSource+0x186>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800366a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003672:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003684:	d03e      	beq.n	8003704 <HAL_TIM_ConfigClockSource+0xd4>
 8003686:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800368a:	f200 8087 	bhi.w	800379c <HAL_TIM_ConfigClockSource+0x16c>
 800368e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003692:	f000 8086 	beq.w	80037a2 <HAL_TIM_ConfigClockSource+0x172>
 8003696:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800369a:	d87f      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 800369c:	2b70      	cmp	r3, #112	@ 0x70
 800369e:	d01a      	beq.n	80036d6 <HAL_TIM_ConfigClockSource+0xa6>
 80036a0:	2b70      	cmp	r3, #112	@ 0x70
 80036a2:	d87b      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036a4:	2b60      	cmp	r3, #96	@ 0x60
 80036a6:	d050      	beq.n	800374a <HAL_TIM_ConfigClockSource+0x11a>
 80036a8:	2b60      	cmp	r3, #96	@ 0x60
 80036aa:	d877      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036ac:	2b50      	cmp	r3, #80	@ 0x50
 80036ae:	d03c      	beq.n	800372a <HAL_TIM_ConfigClockSource+0xfa>
 80036b0:	2b50      	cmp	r3, #80	@ 0x50
 80036b2:	d873      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036b4:	2b40      	cmp	r3, #64	@ 0x40
 80036b6:	d058      	beq.n	800376a <HAL_TIM_ConfigClockSource+0x13a>
 80036b8:	2b40      	cmp	r3, #64	@ 0x40
 80036ba:	d86f      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036bc:	2b30      	cmp	r3, #48	@ 0x30
 80036be:	d064      	beq.n	800378a <HAL_TIM_ConfigClockSource+0x15a>
 80036c0:	2b30      	cmp	r3, #48	@ 0x30
 80036c2:	d86b      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036c4:	2b20      	cmp	r3, #32
 80036c6:	d060      	beq.n	800378a <HAL_TIM_ConfigClockSource+0x15a>
 80036c8:	2b20      	cmp	r3, #32
 80036ca:	d867      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d05c      	beq.n	800378a <HAL_TIM_ConfigClockSource+0x15a>
 80036d0:	2b10      	cmp	r3, #16
 80036d2:	d05a      	beq.n	800378a <HAL_TIM_ConfigClockSource+0x15a>
 80036d4:	e062      	b.n	800379c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036e6:	f000 fb63 	bl	8003db0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80036f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68ba      	ldr	r2, [r7, #8]
 8003700:	609a      	str	r2, [r3, #8]
      break;
 8003702:	e04f      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003714:	f000 fb4c 	bl	8003db0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	689a      	ldr	r2, [r3, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003726:	609a      	str	r2, [r3, #8]
      break;
 8003728:	e03c      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003736:	461a      	mov	r2, r3
 8003738:	f000 fac0 	bl	8003cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2150      	movs	r1, #80	@ 0x50
 8003742:	4618      	mov	r0, r3
 8003744:	f000 fb19 	bl	8003d7a <TIM_ITRx_SetConfig>
      break;
 8003748:	e02c      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003756:	461a      	mov	r2, r3
 8003758:	f000 fadf 	bl	8003d1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2160      	movs	r1, #96	@ 0x60
 8003762:	4618      	mov	r0, r3
 8003764:	f000 fb09 	bl	8003d7a <TIM_ITRx_SetConfig>
      break;
 8003768:	e01c      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003776:	461a      	mov	r2, r3
 8003778:	f000 faa0 	bl	8003cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2140      	movs	r1, #64	@ 0x40
 8003782:	4618      	mov	r0, r3
 8003784:	f000 faf9 	bl	8003d7a <TIM_ITRx_SetConfig>
      break;
 8003788:	e00c      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4619      	mov	r1, r3
 8003794:	4610      	mov	r0, r2
 8003796:	f000 faf0 	bl	8003d7a <TIM_ITRx_SetConfig>
      break;
 800379a:	e003      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	73fb      	strb	r3, [r7, #15]
      break;
 80037a0:	e000      	b.n	80037a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3710      	adds	r7, #16
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037be:	b480      	push	{r7}
 80037c0:	b083      	sub	sp, #12
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b083      	sub	sp, #12
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
	...

08003810 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a43      	ldr	r2, [pc, #268]	@ (8003930 <TIM_Base_SetConfig+0x120>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d013      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800382e:	d00f      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a40      	ldr	r2, [pc, #256]	@ (8003934 <TIM_Base_SetConfig+0x124>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d00b      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a3f      	ldr	r2, [pc, #252]	@ (8003938 <TIM_Base_SetConfig+0x128>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d007      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a3e      	ldr	r2, [pc, #248]	@ (800393c <TIM_Base_SetConfig+0x12c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d003      	beq.n	8003850 <TIM_Base_SetConfig+0x40>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a3d      	ldr	r2, [pc, #244]	@ (8003940 <TIM_Base_SetConfig+0x130>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d108      	bne.n	8003862 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a32      	ldr	r2, [pc, #200]	@ (8003930 <TIM_Base_SetConfig+0x120>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d02b      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003870:	d027      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a2f      	ldr	r2, [pc, #188]	@ (8003934 <TIM_Base_SetConfig+0x124>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d023      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a2e      	ldr	r2, [pc, #184]	@ (8003938 <TIM_Base_SetConfig+0x128>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d01f      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a2d      	ldr	r2, [pc, #180]	@ (800393c <TIM_Base_SetConfig+0x12c>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d01b      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a2c      	ldr	r2, [pc, #176]	@ (8003940 <TIM_Base_SetConfig+0x130>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d017      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a2b      	ldr	r2, [pc, #172]	@ (8003944 <TIM_Base_SetConfig+0x134>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d013      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a2a      	ldr	r2, [pc, #168]	@ (8003948 <TIM_Base_SetConfig+0x138>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00f      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a29      	ldr	r2, [pc, #164]	@ (800394c <TIM_Base_SetConfig+0x13c>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00b      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a28      	ldr	r2, [pc, #160]	@ (8003950 <TIM_Base_SetConfig+0x140>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d007      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a27      	ldr	r2, [pc, #156]	@ (8003954 <TIM_Base_SetConfig+0x144>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d003      	beq.n	80038c2 <TIM_Base_SetConfig+0xb2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a26      	ldr	r2, [pc, #152]	@ (8003958 <TIM_Base_SetConfig+0x148>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d108      	bne.n	80038d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	4313      	orrs	r3, r2
 80038e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	689a      	ldr	r2, [r3, #8]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a0e      	ldr	r2, [pc, #56]	@ (8003930 <TIM_Base_SetConfig+0x120>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d003      	beq.n	8003902 <TIM_Base_SetConfig+0xf2>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a10      	ldr	r2, [pc, #64]	@ (8003940 <TIM_Base_SetConfig+0x130>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d103      	bne.n	800390a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	691a      	ldr	r2, [r3, #16]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f043 0204 	orr.w	r2, r3, #4
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	601a      	str	r2, [r3, #0]
}
 8003922:	bf00      	nop
 8003924:	3714      	adds	r7, #20
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40010000 	.word	0x40010000
 8003934:	40000400 	.word	0x40000400
 8003938:	40000800 	.word	0x40000800
 800393c:	40000c00 	.word	0x40000c00
 8003940:	40010400 	.word	0x40010400
 8003944:	40014000 	.word	0x40014000
 8003948:	40014400 	.word	0x40014400
 800394c:	40014800 	.word	0x40014800
 8003950:	40001800 	.word	0x40001800
 8003954:	40001c00 	.word	0x40001c00
 8003958:	40002000 	.word	0x40002000

0800395c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800395c:	b480      	push	{r7}
 800395e:	b087      	sub	sp, #28
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a1b      	ldr	r3, [r3, #32]
 800396a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	f023 0201 	bic.w	r2, r3, #1
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	699b      	ldr	r3, [r3, #24]
 8003982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800398a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f023 0303 	bic.w	r3, r3, #3
 8003992:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	4313      	orrs	r3, r2
 800399c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f023 0302 	bic.w	r3, r3, #2
 80039a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a20      	ldr	r2, [pc, #128]	@ (8003a34 <TIM_OC1_SetConfig+0xd8>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d003      	beq.n	80039c0 <TIM_OC1_SetConfig+0x64>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003a38 <TIM_OC1_SetConfig+0xdc>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d10c      	bne.n	80039da <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f023 0308 	bic.w	r3, r3, #8
 80039c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f023 0304 	bic.w	r3, r3, #4
 80039d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a15      	ldr	r2, [pc, #84]	@ (8003a34 <TIM_OC1_SetConfig+0xd8>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d003      	beq.n	80039ea <TIM_OC1_SetConfig+0x8e>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a14      	ldr	r2, [pc, #80]	@ (8003a38 <TIM_OC1_SetConfig+0xdc>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d111      	bne.n	8003a0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	695b      	ldr	r3, [r3, #20]
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685a      	ldr	r2, [r3, #4]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	621a      	str	r2, [r3, #32]
}
 8003a28:	bf00      	nop
 8003a2a:	371c      	adds	r7, #28
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	40010000 	.word	0x40010000
 8003a38:	40010400 	.word	0x40010400

08003a3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b087      	sub	sp, #28
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a1b      	ldr	r3, [r3, #32]
 8003a50:	f023 0210 	bic.w	r2, r3, #16
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	021b      	lsls	r3, r3, #8
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	f023 0320 	bic.w	r3, r3, #32
 8003a86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	011b      	lsls	r3, r3, #4
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a22      	ldr	r2, [pc, #136]	@ (8003b20 <TIM_OC2_SetConfig+0xe4>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d003      	beq.n	8003aa4 <TIM_OC2_SetConfig+0x68>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a21      	ldr	r2, [pc, #132]	@ (8003b24 <TIM_OC2_SetConfig+0xe8>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d10d      	bne.n	8003ac0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003aaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	011b      	lsls	r3, r3, #4
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003abe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a17      	ldr	r2, [pc, #92]	@ (8003b20 <TIM_OC2_SetConfig+0xe4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d003      	beq.n	8003ad0 <TIM_OC2_SetConfig+0x94>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a16      	ldr	r2, [pc, #88]	@ (8003b24 <TIM_OC2_SetConfig+0xe8>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d113      	bne.n	8003af8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ad6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ade:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	697a      	ldr	r2, [r7, #20]
 8003b10:	621a      	str	r2, [r3, #32]
}
 8003b12:	bf00      	nop
 8003b14:	371c      	adds	r7, #28
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	40010000 	.word	0x40010000
 8003b24:	40010400 	.word	0x40010400

08003b28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b087      	sub	sp, #28
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
 8003b36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f023 0303 	bic.w	r3, r3, #3
 8003b5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	021b      	lsls	r3, r3, #8
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a21      	ldr	r2, [pc, #132]	@ (8003c08 <TIM_OC3_SetConfig+0xe0>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d003      	beq.n	8003b8e <TIM_OC3_SetConfig+0x66>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a20      	ldr	r2, [pc, #128]	@ (8003c0c <TIM_OC3_SetConfig+0xe4>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d10d      	bne.n	8003baa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	021b      	lsls	r3, r3, #8
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ba8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a16      	ldr	r2, [pc, #88]	@ (8003c08 <TIM_OC3_SetConfig+0xe0>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d003      	beq.n	8003bba <TIM_OC3_SetConfig+0x92>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a15      	ldr	r2, [pc, #84]	@ (8003c0c <TIM_OC3_SetConfig+0xe4>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d113      	bne.n	8003be2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003bc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003bc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	695b      	ldr	r3, [r3, #20]
 8003bce:	011b      	lsls	r3, r3, #4
 8003bd0:	693a      	ldr	r2, [r7, #16]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	011b      	lsls	r3, r3, #4
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	621a      	str	r2, [r3, #32]
}
 8003bfc:	bf00      	nop
 8003bfe:	371c      	adds	r7, #28
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr
 8003c08:	40010000 	.word	0x40010000
 8003c0c:	40010400 	.word	0x40010400

08003c10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b087      	sub	sp, #28
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a1b      	ldr	r3, [r3, #32]
 8003c1e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a1b      	ldr	r3, [r3, #32]
 8003c24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	021b      	lsls	r3, r3, #8
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	031b      	lsls	r3, r3, #12
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a12      	ldr	r2, [pc, #72]	@ (8003cb4 <TIM_OC4_SetConfig+0xa4>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d003      	beq.n	8003c78 <TIM_OC4_SetConfig+0x68>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a11      	ldr	r2, [pc, #68]	@ (8003cb8 <TIM_OC4_SetConfig+0xa8>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d109      	bne.n	8003c8c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	695b      	ldr	r3, [r3, #20]
 8003c84:	019b      	lsls	r3, r3, #6
 8003c86:	697a      	ldr	r2, [r7, #20]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	697a      	ldr	r2, [r7, #20]
 8003c90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	621a      	str	r2, [r3, #32]
}
 8003ca6:	bf00      	nop
 8003ca8:	371c      	adds	r7, #28
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	40010000 	.word	0x40010000
 8003cb8:	40010400 	.word	0x40010400

08003cbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b087      	sub	sp, #28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	f023 0201 	bic.w	r2, r3, #1
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	011b      	lsls	r3, r3, #4
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	f023 030a 	bic.w	r3, r3, #10
 8003cf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	621a      	str	r2, [r3, #32]
}
 8003d0e:	bf00      	nop
 8003d10:	371c      	adds	r7, #28
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b087      	sub	sp, #28
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	f023 0210 	bic.w	r2, r3, #16
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	031b      	lsls	r3, r3, #12
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003d56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	011b      	lsls	r3, r3, #4
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	621a      	str	r2, [r3, #32]
}
 8003d6e:	bf00      	nop
 8003d70:	371c      	adds	r7, #28
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr

08003d7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	b085      	sub	sp, #20
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
 8003d82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	f043 0307 	orr.w	r3, r3, #7
 8003d9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	609a      	str	r2, [r3, #8]
}
 8003da4:	bf00      	nop
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b087      	sub	sp, #28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]
 8003dbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003dca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	021a      	lsls	r2, r3, #8
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	609a      	str	r2, [r3, #8]
}
 8003de4:	bf00      	nop
 8003de6:	371c      	adds	r7, #28
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b087      	sub	sp, #28
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	f003 031f 	and.w	r3, r3, #31
 8003e02:	2201      	movs	r2, #1
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6a1a      	ldr	r2, [r3, #32]
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	43db      	mvns	r3, r3
 8003e12:	401a      	ands	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a1a      	ldr	r2, [r3, #32]
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	f003 031f 	and.w	r3, r3, #31
 8003e22:	6879      	ldr	r1, [r7, #4]
 8003e24:	fa01 f303 	lsl.w	r3, r1, r3
 8003e28:	431a      	orrs	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	621a      	str	r2, [r3, #32]
}
 8003e2e:	bf00      	nop
 8003e30:	371c      	adds	r7, #28
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
	...

08003e3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d101      	bne.n	8003e54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e50:	2302      	movs	r3, #2
 8003e52:	e05a      	b.n	8003f0a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2202      	movs	r2, #2
 8003e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68fa      	ldr	r2, [r7, #12]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a21      	ldr	r2, [pc, #132]	@ (8003f18 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d022      	beq.n	8003ede <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea0:	d01d      	beq.n	8003ede <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a1d      	ldr	r2, [pc, #116]	@ (8003f1c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d018      	beq.n	8003ede <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a1b      	ldr	r2, [pc, #108]	@ (8003f20 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d013      	beq.n	8003ede <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a1a      	ldr	r2, [pc, #104]	@ (8003f24 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d00e      	beq.n	8003ede <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a18      	ldr	r2, [pc, #96]	@ (8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d009      	beq.n	8003ede <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a17      	ldr	r2, [pc, #92]	@ (8003f2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d004      	beq.n	8003ede <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a15      	ldr	r2, [pc, #84]	@ (8003f30 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d10c      	bne.n	8003ef8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ee4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	68ba      	ldr	r2, [r7, #8]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68ba      	ldr	r2, [r7, #8]
 8003ef6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3714      	adds	r7, #20
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	40010000 	.word	0x40010000
 8003f1c:	40000400 	.word	0x40000400
 8003f20:	40000800 	.word	0x40000800
 8003f24:	40000c00 	.word	0x40000c00
 8003f28:	40010400 	.word	0x40010400
 8003f2c:	40014000 	.word	0x40014000
 8003f30:	40001800 	.word	0x40001800

08003f34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b085      	sub	sp, #20
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d101      	bne.n	8003f50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	e03d      	b.n	8003fcc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	69db      	ldr	r3, [r3, #28]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3714      	adds	r7, #20
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f103 0208 	add.w	r2, r3, #8
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004018:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800401c:	e9c1 2302 	strd	r2, r3, [r1, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f103 0208 	add.w	r2, r3, #8
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	611a      	str	r2, [r3, #16]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f103 0208 	add.w	r2, r3, #8
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	615a      	str	r2, [r3, #20]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 800403a:	f240 1019 	movw	r0, #281	@ 0x119
 800403e:	f004 fdad 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
}
 8004042:	bf00      	nop
 8004044:	3708      	adds	r7, #8
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b082      	sub	sp, #8
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	615a      	str	r2, [r3, #20]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8004058:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 800405c:	f004 fd9e 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
}
 8004060:	bf00      	nop
 8004062:	3708      	adds	r7, #8
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b086      	sub	sp, #24
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004078:	e9c7 2302 	strd	r2, r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800407c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004080:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004084:	bf08      	it	eq
 8004086:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 800408a:	d103      	bne.n	8004094 <vListInsert+0x2c>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	695b      	ldr	r3, [r3, #20]
 8004090:	617b      	str	r3, [r7, #20]
 8004092:	e010      	b.n	80040b6 <vListInsert+0x4e>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	3308      	adds	r3, #8
 8004098:	617b      	str	r3, [r7, #20]
 800409a:	e002      	b.n	80040a2 <vListInsert+0x3a>
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	617b      	str	r3, [r7, #20]
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80040ae:	4290      	cmp	r0, r2
 80040b0:	eb71 0303 	sbcs.w	r3, r1, r3
 80040b4:	d2f2      	bcs.n	800409c <vListInsert+0x34>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	689a      	ldr	r2, [r3, #8]
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	683a      	ldr	r2, [r7, #0]
 80040c4:	60da      	str	r2, [r3, #12]
    pxNewListItem->pxPrevious = pxIterator;
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	697a      	ldr	r2, [r7, #20]
 80040ca:	60da      	str	r2, [r3, #12]
    pxIterator->pxNext = pxNewListItem;
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	615a      	str	r2, [r3, #20]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	1c5a      	adds	r2, r3, #1
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 80040e2:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 80040e6:	f004 fd59 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
}
 80040ea:	bf00      	nop
 80040ec:	3718      	adds	r7, #24
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b084      	sub	sp, #16
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	68d2      	ldr	r2, [r2, #12]
 8004108:	60da      	str	r2, [r3, #12]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6892      	ldr	r2, [r2, #8]
 8004112:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	429a      	cmp	r2, r3
 800411c:	d103      	bne.n	8004126 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68da      	ldr	r2, [r3, #12]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	615a      	str	r2, [r3, #20]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	1e5a      	subs	r2, r3, #1
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4619      	mov	r1, r3
 800413c:	f240 101d 	movw	r0, #285	@ 0x11d
 8004140:	f004 fd68 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
}
 8004148:	4618      	mov	r0, r3
 800414a:	3710      	adds	r7, #16
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b086      	sub	sp, #24
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800415a:	2301      	movs	r3, #1
 800415c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d10b      	bne.n	8004180 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8004168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800416c:	f383 8811 	msr	BASEPRI, r3
 8004170:	f3bf 8f6f 	isb	sy
 8004174:	f3bf 8f4f 	dsb	sy
 8004178:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800417a:	bf00      	nop
 800417c:	bf00      	nop
 800417e:	e7fd      	b.n	800417c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d05d      	beq.n	8004242 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    if( ( pxQueue != NULL ) &&
 800418a:	2b00      	cmp	r3, #0
 800418c:	d059      	beq.n	8004242 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004196:	2100      	movs	r1, #0
 8004198:	fba3 2302 	umull	r2, r3, r3, r2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d000      	beq.n	80041a2 <xQueueGenericReset+0x52>
 80041a0:	2101      	movs	r1, #1
 80041a2:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d14c      	bne.n	8004242 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80041a8:	f002 fa84 	bl	80066b4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b4:	6939      	ldr	r1, [r7, #16]
 80041b6:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 80041b8:	fb01 f303 	mul.w	r3, r1, r3
 80041bc:	441a      	add	r2, r3
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	2200      	movs	r2, #0
 80041c6:	641a      	str	r2, [r3, #64]	@ 0x40
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d8:	3b01      	subs	r3, #1
 80041da:	6939      	ldr	r1, [r7, #16]
 80041dc:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 80041de:	fb01 f303 	mul.w	r3, r1, r3
 80041e2:	441a      	add	r2, r3
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	22ff      	movs	r2, #255	@ 0xff
 80041ec:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pxQueue->cTxLock = queueUNLOCKED;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	22ff      	movs	r2, #255	@ 0xff
 80041f4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

            if( xNewQueue == pdFALSE )
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d114      	bne.n	8004228 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d01a      	beq.n	800423c <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	3310      	adds	r3, #16
 800420a:	4618      	mov	r0, r3
 800420c:	f001 fa3c 	bl	8005688 <xTaskRemoveFromEventList>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d012      	beq.n	800423c <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004216:	4b18      	ldr	r3, [pc, #96]	@ (8004278 <xQueueGenericReset+0x128>)
 8004218:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	f3bf 8f4f 	dsb	sy
 8004222:	f3bf 8f6f 	isb	sy
 8004226:	e009      	b.n	800423c <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	3310      	adds	r3, #16
 800422c:	4618      	mov	r0, r3
 800422e:	f7ff fee7 	bl	8004000 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	3328      	adds	r3, #40	@ 0x28
 8004236:	4618      	mov	r0, r3
 8004238:	f7ff fee2 	bl	8004000 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800423c:	f002 fa6c 	bl	8006718 <vPortExitCritical>
 8004240:	e001      	b.n	8004246 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8004242:	2300      	movs	r3, #0
 8004244:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10b      	bne.n	8004264 <xQueueGenericReset+0x114>
    __asm volatile
 800424c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004250:	f383 8811 	msr	BASEPRI, r3
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	60bb      	str	r3, [r7, #8]
}
 800425e:	bf00      	nop
 8004260:	bf00      	nop
 8004262:	e7fd      	b.n	8004260 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	4619      	mov	r1, r3
 8004268:	2096      	movs	r0, #150	@ 0x96
 800426a:	f004 fcd3 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800426e:	697b      	ldr	r3, [r7, #20]
}
 8004270:	4618      	mov	r0, r3
 8004272:	3718      	adds	r7, #24
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	e000ed04 	.word	0xe000ed04

0800427c <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 800427c:	b580      	push	{r7, lr}
 800427e:	b08c      	sub	sp, #48	@ 0x30
 8004280:	af02      	add	r7, sp, #8
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
 8004288:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 800428a:	2300      	movs	r3, #0
 800428c:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d10b      	bne.n	80042ac <xQueueGenericCreateStatic+0x30>
    __asm volatile
 8004294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004298:	f383 8811 	msr	BASEPRI, r3
 800429c:	f3bf 8f6f 	isb	sy
 80042a0:	f3bf 8f4f 	dsb	sy
 80042a4:	623b      	str	r3, [r7, #32]
}
 80042a6:	bf00      	nop
 80042a8:	bf00      	nop
 80042aa:	e7fd      	b.n	80042a8 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d031      	beq.n	8004316 <xQueueGenericCreateStatic+0x9a>
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d02e      	beq.n	8004316 <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d002      	beq.n	80042c4 <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d028      	beq.n	8004316 <xQueueGenericCreateStatic+0x9a>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d102      	bne.n	80042d0 <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d122      	bne.n	8004316 <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 80042d0:	2358      	movs	r3, #88	@ 0x58
 80042d2:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	2b58      	cmp	r3, #88	@ 0x58
 80042d8:	d00b      	beq.n	80042f2 <xQueueGenericCreateStatic+0x76>
    __asm volatile
 80042da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042de:	f383 8811 	msr	BASEPRI, r3
 80042e2:	f3bf 8f6f 	isb	sy
 80042e6:	f3bf 8f4f 	dsb	sy
 80042ea:	61fb      	str	r3, [r7, #28]
}
 80042ec:	bf00      	nop
 80042ee:	bf00      	nop
 80042f0:	e7fd      	b.n	80042ee <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 80042f2:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80042f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004300:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8004304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	4613      	mov	r3, r2
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	68b9      	ldr	r1, [r7, #8]
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 f81e 	bl	8004350 <prvInitialiseNewQueue>
 8004314:	e00e      	b.n	8004334 <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 8004316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10b      	bne.n	8004334 <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 800431c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004320:	f383 8811 	msr	BASEPRI, r3
 8004324:	f3bf 8f6f 	isb	sy
 8004328:	f3bf 8f4f 	dsb	sy
 800432c:	61bb      	str	r3, [r7, #24]
}
 800432e:	bf00      	nop
 8004330:	bf00      	nop
 8004332:	e7fd      	b.n	8004330 <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 8004334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004336:	4618      	mov	r0, r3
 8004338:	f004 fe06 	bl	8008f48 <SEGGER_SYSVIEW_ShrinkId>
 800433c:	4603      	mov	r3, r0
 800433e:	4619      	mov	r1, r3
 8004340:	2097      	movs	r0, #151	@ 0x97
 8004342:	f004 fc67 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8004346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8004348:	4618      	mov	r0, r3
 800434a:	3728      	adds	r7, #40	@ 0x28
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	607a      	str	r2, [r7, #4]
 800435c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d103      	bne.n	800436c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	69ba      	ldr	r2, [r7, #24]
 8004368:	601a      	str	r2, [r3, #0]
 800436a:	e002      	b.n	8004372 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	68fa      	ldr	r2, [r7, #12]
 8004376:	645a      	str	r2, [r3, #68]	@ 0x44
    pxNewQueue->uxItemSize = uxItemSize;
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	649a      	str	r2, [r3, #72]	@ 0x48
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800437e:	2101      	movs	r1, #1
 8004380:	69b8      	ldr	r0, [r7, #24]
 8004382:	f7ff fee5 	bl	8004150 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	78fa      	ldrb	r2, [r7, #3]
 800438a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800438e:	bf00      	nop
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
	...

08004398 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b08e      	sub	sp, #56	@ 0x38
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	e9c7 2300 	strd	r2, r3, [r7]
    BaseType_t xEntryTimeSet = pdFALSE;
 80043a6:	2300      	movs	r3, #0
 80043a8:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80043ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10b      	bne.n	80043cc <xQueueReceive+0x34>
    __asm volatile
 80043b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b8:	f383 8811 	msr	BASEPRI, r3
 80043bc:	f3bf 8f6f 	isb	sy
 80043c0:	f3bf 8f4f 	dsb	sy
 80043c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80043c6:	bf00      	nop
 80043c8:	bf00      	nop
 80043ca:	e7fd      	b.n	80043c8 <xQueueReceive+0x30>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d103      	bne.n	80043da <xQueueReceive+0x42>
 80043d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <xQueueReceive+0x46>
 80043da:	2301      	movs	r3, #1
 80043dc:	e000      	b.n	80043e0 <xQueueReceive+0x48>
 80043de:	2300      	movs	r3, #0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10b      	bne.n	80043fc <xQueueReceive+0x64>
    __asm volatile
 80043e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043e8:	f383 8811 	msr	BASEPRI, r3
 80043ec:	f3bf 8f6f 	isb	sy
 80043f0:	f3bf 8f4f 	dsb	sy
 80043f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80043f6:	bf00      	nop
 80043f8:	bf00      	nop
 80043fa:	e7fd      	b.n	80043f8 <xQueueReceive+0x60>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043fc:	f001 fbb8 	bl	8005b70 <xTaskGetSchedulerState>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d103      	bne.n	800440e <xQueueReceive+0x76>
 8004406:	e9d7 2300 	ldrd	r2, r3, [r7]
 800440a:	4313      	orrs	r3, r2
 800440c:	d101      	bne.n	8004412 <xQueueReceive+0x7a>
 800440e:	2301      	movs	r3, #1
 8004410:	e000      	b.n	8004414 <xQueueReceive+0x7c>
 8004412:	2300      	movs	r3, #0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d10b      	bne.n	8004430 <xQueueReceive+0x98>
    __asm volatile
 8004418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800441c:	f383 8811 	msr	BASEPRI, r3
 8004420:	f3bf 8f6f 	isb	sy
 8004424:	f3bf 8f4f 	dsb	sy
 8004428:	623b      	str	r3, [r7, #32]
}
 800442a:	bf00      	nop
 800442c:	bf00      	nop
 800442e:	e7fd      	b.n	800442c <xQueueReceive+0x94>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004430:	f002 f940 	bl	80066b4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004438:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800443a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800443c:	2b00      	cmp	r3, #0
 800443e:	d023      	beq.n	8004488 <xQueueReceive+0xf0>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004440:	68b9      	ldr	r1, [r7, #8]
 8004442:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004444:	f000 f89c 	bl	8004580 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8004448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800444a:	1e5a      	subs	r2, r3, #1
 800444c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800444e:	641a      	str	r2, [r3, #64]	@ 0x40

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004452:	691b      	ldr	r3, [r3, #16]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00f      	beq.n	8004478 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445a:	3310      	adds	r3, #16
 800445c:	4618      	mov	r0, r3
 800445e:	f001 f913 	bl	8005688 <xTaskRemoveFromEventList>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d007      	beq.n	8004478 <xQueueReceive+0xe0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004468:	4b44      	ldr	r3, [pc, #272]	@ (800457c <xQueueReceive+0x1e4>)
 800446a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800446e:	601a      	str	r2, [r3, #0]
 8004470:	f3bf 8f4f 	dsb	sy
 8004474:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004478:	f002 f94e 	bl	8006718 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 800447c:	2101      	movs	r1, #1
 800447e:	20a4      	movs	r0, #164	@ 0xa4
 8004480:	f004 fbc8 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8004484:	2301      	movs	r3, #1
 8004486:	e074      	b.n	8004572 <xQueueReceive+0x1da>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800448c:	4313      	orrs	r3, r2
 800448e:	d107      	bne.n	80044a0 <xQueueReceive+0x108>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004490:	f002 f942 	bl	8006718 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 8004494:	2100      	movs	r1, #0
 8004496:	20a4      	movs	r0, #164	@ 0xa4
 8004498:	f004 fbbc 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 800449c:	2300      	movs	r3, #0
 800449e:	e068      	b.n	8004572 <xQueueReceive+0x1da>
                }
                else if( xEntryTimeSet == pdFALSE )
 80044a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d106      	bne.n	80044b4 <xQueueReceive+0x11c>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80044a6:	f107 0310 	add.w	r3, r7, #16
 80044aa:	4618      	mov	r0, r3
 80044ac:	f001 f9ce 	bl	800584c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80044b0:	2301      	movs	r3, #1
 80044b2:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80044b4:	f002 f930 	bl	8006718 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80044b8:	f000 fd56 	bl	8004f68 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80044bc:	f002 f8fa 	bl	80066b4 <vPortEnterCritical>
 80044c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80044c6:	b25b      	sxtb	r3, r3
 80044c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044cc:	d103      	bne.n	80044d6 <xQueueReceive+0x13e>
 80044ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 80044d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d8:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80044dc:	b25b      	sxtb	r3, r3
 80044de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044e2:	d103      	bne.n	80044ec <xQueueReceive+0x154>
 80044e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 80044ec:	f002 f914 	bl	8006718 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80044f0:	463a      	mov	r2, r7
 80044f2:	f107 0310 	add.w	r3, r7, #16
 80044f6:	4611      	mov	r1, r2
 80044f8:	4618      	mov	r0, r3
 80044fa:	f001 f9c1 	bl	8005880 <xTaskCheckForTimeOut>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d125      	bne.n	8004550 <xQueueReceive+0x1b8>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004504:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004506:	f000 f8b3 	bl	8004670 <prvIsQueueEmpty>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d019      	beq.n	8004544 <xQueueReceive+0x1ac>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004512:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8004516:	e9d7 2300 	ldrd	r2, r3, [r7]
 800451a:	4608      	mov	r0, r1
 800451c:	f001 f83c 	bl	8005598 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004520:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004522:	f000 f853 	bl	80045cc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004526:	f000 fd2d 	bl	8004f84 <xTaskResumeAll>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	f47f af7f 	bne.w	8004430 <xQueueReceive+0x98>
                {
                    taskYIELD_WITHIN_API();
 8004532:	4b12      	ldr	r3, [pc, #72]	@ (800457c <xQueueReceive+0x1e4>)
 8004534:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004538:	601a      	str	r2, [r3, #0]
 800453a:	f3bf 8f4f 	dsb	sy
 800453e:	f3bf 8f6f 	isb	sy
 8004542:	e775      	b.n	8004430 <xQueueReceive+0x98>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8004544:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004546:	f000 f841 	bl	80045cc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800454a:	f000 fd1b 	bl	8004f84 <xTaskResumeAll>
 800454e:	e76f      	b.n	8004430 <xQueueReceive+0x98>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8004550:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004552:	f000 f83b 	bl	80045cc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004556:	f000 fd15 	bl	8004f84 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800455a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800455c:	f000 f888 	bl	8004670 <prvIsQueueEmpty>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	f43f af64 	beq.w	8004430 <xQueueReceive+0x98>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 8004568:	2100      	movs	r1, #0
 800456a:	20a4      	movs	r0, #164	@ 0xa4
 800456c:	f004 fb52 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8004570:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8004572:	4618      	mov	r0, r3
 8004574:	3738      	adds	r7, #56	@ 0x38
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	e000ed04 	.word	0xe000ed04

08004580 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800458e:	2b00      	cmp	r3, #0
 8004590:	d018      	beq.n	80045c4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	68da      	ldr	r2, [r3, #12]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800459a:	441a      	add	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68da      	ldr	r2, [r3, #12]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d303      	bcc.n	80045b4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68d9      	ldr	r1, [r3, #12]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045bc:	461a      	mov	r2, r3
 80045be:	6838      	ldr	r0, [r7, #0]
 80045c0:	f004 feb0 	bl	8009324 <memcpy>
    }
}
 80045c4:	bf00      	nop
 80045c6:	3708      	adds	r7, #8
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80045d4:	f002 f86e 	bl	80066b4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80045de:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80045e0:	e011      	b.n	8004606 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d012      	beq.n	8004610 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	3328      	adds	r3, #40	@ 0x28
 80045ee:	4618      	mov	r0, r3
 80045f0:	f001 f84a 	bl	8005688 <xTaskRemoveFromEventList>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d001      	beq.n	80045fe <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80045fa:	f001 f9d1 	bl	80059a0 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80045fe:	7bfb      	ldrb	r3, [r7, #15]
 8004600:	3b01      	subs	r3, #1
 8004602:	b2db      	uxtb	r3, r3
 8004604:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800460a:	2b00      	cmp	r3, #0
 800460c:	dce9      	bgt.n	80045e2 <prvUnlockQueue+0x16>
 800460e:	e000      	b.n	8004612 <prvUnlockQueue+0x46>
                    break;
 8004610:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	22ff      	movs	r2, #255	@ 0xff
 8004616:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    }
    taskEXIT_CRITICAL();
 800461a:	f002 f87d 	bl	8006718 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800461e:	f002 f849 	bl	80066b4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004628:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800462a:	e011      	b.n	8004650 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d012      	beq.n	800465a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	3310      	adds	r3, #16
 8004638:	4618      	mov	r0, r3
 800463a:	f001 f825 	bl	8005688 <xTaskRemoveFromEventList>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d001      	beq.n	8004648 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004644:	f001 f9ac 	bl	80059a0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004648:	7bbb      	ldrb	r3, [r7, #14]
 800464a:	3b01      	subs	r3, #1
 800464c:	b2db      	uxtb	r3, r3
 800464e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004650:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004654:	2b00      	cmp	r3, #0
 8004656:	dce9      	bgt.n	800462c <prvUnlockQueue+0x60>
 8004658:	e000      	b.n	800465c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800465a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	22ff      	movs	r2, #255	@ 0xff
 8004660:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    }
    taskEXIT_CRITICAL();
 8004664:	f002 f858 	bl	8006718 <vPortExitCritical>
}
 8004668:	bf00      	nop
 800466a:	3710      	adds	r7, #16
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004678:	f002 f81c 	bl	80066b4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004680:	2b00      	cmp	r3, #0
 8004682:	d102      	bne.n	800468a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004684:	2301      	movs	r3, #1
 8004686:	60fb      	str	r3, [r7, #12]
 8004688:	e001      	b.n	800468e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800468a:	2300      	movs	r3, #0
 800468c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800468e:	f002 f843 	bl	8006718 <vPortExitCritical>

    return xReturn;
 8004692:	68fb      	ldr	r3, [r7, #12]
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80046a6:	2300      	movs	r3, #0
 80046a8:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d10b      	bne.n	80046c8 <vQueueAddToRegistry+0x2c>
    __asm volatile
 80046b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b4:	f383 8811 	msr	BASEPRI, r3
 80046b8:	f3bf 8f6f 	isb	sy
 80046bc:	f3bf 8f4f 	dsb	sy
 80046c0:	60fb      	str	r3, [r7, #12]
}
 80046c2:	bf00      	nop
 80046c4:	bf00      	nop
 80046c6:	e7fd      	b.n	80046c4 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d024      	beq.n	8004718 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046ce:	2300      	movs	r3, #0
 80046d0:	617b      	str	r3, [r7, #20]
 80046d2:	e01e      	b.n	8004712 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80046d4:	4a18      	ldr	r2, [pc, #96]	@ (8004738 <vQueueAddToRegistry+0x9c>)
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	00db      	lsls	r3, r3, #3
 80046da:	4413      	add	r3, r2
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d105      	bne.n	80046f0 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	00db      	lsls	r3, r3, #3
 80046e8:	4a13      	ldr	r2, [pc, #76]	@ (8004738 <vQueueAddToRegistry+0x9c>)
 80046ea:	4413      	add	r3, r2
 80046ec:	613b      	str	r3, [r7, #16]
                    break;
 80046ee:	e013      	b.n	8004718 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10a      	bne.n	800470c <vQueueAddToRegistry+0x70>
 80046f6:	4a10      	ldr	r2, [pc, #64]	@ (8004738 <vQueueAddToRegistry+0x9c>)
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d104      	bne.n	800470c <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	00db      	lsls	r3, r3, #3
 8004706:	4a0c      	ldr	r2, [pc, #48]	@ (8004738 <vQueueAddToRegistry+0x9c>)
 8004708:	4413      	add	r3, r2
 800470a:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	3301      	adds	r3, #1
 8004710:	617b      	str	r3, [r7, #20]
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	2b07      	cmp	r3, #7
 8004716:	d9dd      	bls.n	80046d4 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d005      	beq.n	800472a <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	683a      	ldr	r2, [r7, #0]
 8004722:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 800472a:	20b6      	movs	r0, #182	@ 0xb6
 800472c:	f004 fa36 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
    }
 8004730:	bf00      	nop
 8004732:	3718      	adds	r7, #24
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	200001c8 	.word	0x200001c8

0800473c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800473c:	b580      	push	{r7, lr}
 800473e:	b088      	sub	sp, #32
 8004740:	af02      	add	r7, sp, #8
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	e9c7 2300 	strd	r2, r3, [r7]
        Queue_t * const pxQueue = xQueue;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800474c:	f001 ffb2 	bl	80066b4 <vPortEnterCritical>
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004756:	b25b      	sxtb	r3, r3
 8004758:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800475c:	d103      	bne.n	8004766 <vQueueWaitForMessageRestricted+0x2a>
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800476c:	b25b      	sxtb	r3, r3
 800476e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004772:	d103      	bne.n	800477c <vQueueWaitForMessageRestricted+0x40>
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800477c:	f001 ffcc 	bl	8006718 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004784:	2b00      	cmp	r3, #0
 8004786:	d109      	bne.n	800479c <vQueueWaitForMessageRestricted+0x60>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800478e:	6a3b      	ldr	r3, [r7, #32]
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004796:	4608      	mov	r0, r1
 8004798:	f000 ff28 	bl	80055ec <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800479c:	6978      	ldr	r0, [r7, #20]
 800479e:	f7ff ff15 	bl	80045cc <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 80047a2:	20b9      	movs	r0, #185	@ 0xb9
 80047a4:	f004 f9fa 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
    }
 80047a8:	bf00      	nop
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b08e      	sub	sp, #56	@ 0x38
 80047b4:	af04      	add	r7, sp, #16
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 80047be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10b      	bne.n	80047dc <prvCreateStaticTask+0x2c>
    __asm volatile
 80047c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c8:	f383 8811 	msr	BASEPRI, r3
 80047cc:	f3bf 8f6f 	isb	sy
 80047d0:	f3bf 8f4f 	dsb	sy
 80047d4:	623b      	str	r3, [r7, #32]
}
 80047d6:	bf00      	nop
 80047d8:	bf00      	nop
 80047da:	e7fd      	b.n	80047d8 <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 80047dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10b      	bne.n	80047fa <prvCreateStaticTask+0x4a>
    __asm volatile
 80047e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e6:	f383 8811 	msr	BASEPRI, r3
 80047ea:	f3bf 8f6f 	isb	sy
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	61fb      	str	r3, [r7, #28]
}
 80047f4:	bf00      	nop
 80047f6:	bf00      	nop
 80047f8:	e7fd      	b.n	80047f6 <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 80047fa:	23b8      	movs	r3, #184	@ 0xb8
 80047fc:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	2bb8      	cmp	r3, #184	@ 0xb8
 8004802:	d00b      	beq.n	800481c <prvCreateStaticTask+0x6c>
    __asm volatile
 8004804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004808:	f383 8811 	msr	BASEPRI, r3
 800480c:	f3bf 8f6f 	isb	sy
 8004810:	f3bf 8f4f 	dsb	sy
 8004814:	61bb      	str	r3, [r7, #24]
}
 8004816:	bf00      	nop
 8004818:	bf00      	nop
 800481a:	e7fd      	b.n	8004818 <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 800481c:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800481e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004820:	2b00      	cmp	r3, #0
 8004822:	d01f      	beq.n	8004864 <prvCreateStaticTask+0xb4>
 8004824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004826:	2b00      	cmp	r3, #0
 8004828:	d01c      	beq.n	8004864 <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 800482a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800482c:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800482e:	22b8      	movs	r2, #184	@ 0xb8
 8004830:	2100      	movs	r1, #0
 8004832:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004834:	f004 fcea 	bl	800920c <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800483c:	63da      	str	r2, [r3, #60]	@ 0x3c

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800483e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004840:	2202      	movs	r2, #2
 8004842:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004846:	2300      	movs	r3, #0
 8004848:	9303      	str	r3, [sp, #12]
 800484a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484c:	9302      	str	r3, [sp, #8]
 800484e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004850:	9301      	str	r3, [sp, #4]
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004854:	9300      	str	r3, [sp, #0]
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	68b9      	ldr	r1, [r7, #8]
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f000 f89d 	bl	800499c <prvInitialiseNewTask>
 8004862:	e001      	b.n	8004868 <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 8004864:	2300      	movs	r3, #0
 8004866:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8004868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800486a:	4618      	mov	r0, r3
 800486c:	3728      	adds	r7, #40	@ 0x28
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8004872:	b580      	push	{r7, lr}
 8004874:	b08a      	sub	sp, #40	@ 0x28
 8004876:	af04      	add	r7, sp, #16
 8004878:	60f8      	str	r0, [r7, #12]
 800487a:	60b9      	str	r1, [r7, #8]
 800487c:	607a      	str	r2, [r7, #4]
 800487e:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8004880:	2300      	movs	r3, #0
 8004882:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8004884:	f107 0310 	add.w	r3, r7, #16
 8004888:	9303      	str	r3, [sp, #12]
 800488a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488c:	9302      	str	r3, [sp, #8]
 800488e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004890:	9301      	str	r3, [sp, #4]
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	9300      	str	r3, [sp, #0]
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	68b9      	ldr	r1, [r7, #8]
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	f7ff ff87 	bl	80047b0 <prvCreateStaticTask>
 80048a2:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d002      	beq.n	80048b0 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80048aa:	6978      	ldr	r0, [r7, #20]
 80048ac:	f000 f926 	bl	8004afc <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	4618      	mov	r0, r3
 80048b4:	f004 fb48 	bl	8008f48 <SEGGER_SYSVIEW_ShrinkId>
 80048b8:	4603      	mov	r3, r0
 80048ba:	4619      	mov	r1, r3
 80048bc:	20bf      	movs	r0, #191	@ 0xbf
 80048be:	f004 f9a9 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80048c2:	693b      	ldr	r3, [r7, #16]
    }
 80048c4:	4618      	mov	r0, r3
 80048c6:	3718      	adds	r7, #24
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08a      	sub	sp, #40	@ 0x28
 80048d0:	af04      	add	r7, sp, #16
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
 80048d8:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	4618      	mov	r0, r3
 80048e0:	f002 f816 	bl	8006910 <pvPortMalloc>
 80048e4:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d013      	beq.n	8004914 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80048ec:	20b8      	movs	r0, #184	@ 0xb8
 80048ee:	f002 f80f 	bl	8006910 <pvPortMalloc>
 80048f2:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d008      	beq.n	800490c <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80048fa:	22b8      	movs	r2, #184	@ 0xb8
 80048fc:	2100      	movs	r1, #0
 80048fe:	6978      	ldr	r0, [r7, #20]
 8004900:	f004 fc84 	bl	800920c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	63da      	str	r2, [r3, #60]	@ 0x3c
 800490a:	e005      	b.n	8004918 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800490c:	6938      	ldr	r0, [r7, #16]
 800490e:	f002 f931 	bl	8006b74 <vPortFree>
 8004912:	e001      	b.n	8004918 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8004914:	2300      	movs	r3, #0
 8004916:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d011      	beq.n	8004942 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004926:	2300      	movs	r3, #0
 8004928:	9303      	str	r3, [sp, #12]
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	9302      	str	r3, [sp, #8]
 800492e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004930:	9301      	str	r3, [sp, #4]
 8004932:	6a3b      	ldr	r3, [r7, #32]
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	68b9      	ldr	r1, [r7, #8]
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 f82d 	bl	800499c <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8004942:	697b      	ldr	r3, [r7, #20]
    }
 8004944:	4618      	mov	r0, r3
 8004946:	3718      	adds	r7, #24
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800494c:	b580      	push	{r7, lr}
 800494e:	b088      	sub	sp, #32
 8004950:	af02      	add	r7, sp, #8
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	607a      	str	r2, [r7, #4]
 8004958:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800495a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495c:	9301      	str	r3, [sp, #4]
 800495e:	6a3b      	ldr	r3, [r7, #32]
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	68b9      	ldr	r1, [r7, #8]
 8004968:	68f8      	ldr	r0, [r7, #12]
 800496a:	f7ff ffaf 	bl	80048cc <prvCreateTask>
 800496e:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d005      	beq.n	8004982 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004976:	6938      	ldr	r0, [r7, #16]
 8004978:	f000 f8c0 	bl	8004afc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800497c:	2301      	movs	r3, #1
 800497e:	617b      	str	r3, [r7, #20]
 8004980:	e002      	b.n	8004988 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004982:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004986:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	4619      	mov	r1, r3
 800498c:	20c2      	movs	r0, #194	@ 0xc2
 800498e:	f004 f941 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004992:	697b      	ldr	r3, [r7, #20]
    }
 8004994:	4618      	mov	r0, r3
 8004996:	3718      	adds	r7, #24
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800499c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80049a0:	b088      	sub	sp, #32
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	60f8      	str	r0, [r7, #12]
 80049a6:	60b9      	str	r1, [r7, #8]
 80049a8:	607a      	str	r2, [r7, #4]
 80049aa:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80049ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049ae:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	461a      	mov	r2, r3
 80049b6:	21a5      	movs	r1, #165	@ 0xa5
 80049b8:	f004 fc28 	bl	800920c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80049bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80049c6:	3b01      	subs	r3, #1
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	4413      	add	r3, r2
 80049cc:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	f023 0307 	bic.w	r3, r3, #7
 80049d4:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	f003 0307 	and.w	r3, r3, #7
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00b      	beq.n	80049f8 <prvInitialiseNewTask+0x5c>
    __asm volatile
 80049e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049e4:	f383 8811 	msr	BASEPRI, r3
 80049e8:	f3bf 8f6f 	isb	sy
 80049ec:	f3bf 8f4f 	dsb	sy
 80049f0:	617b      	str	r3, [r7, #20]
}
 80049f2:	bf00      	nop
 80049f4:	bf00      	nop
 80049f6:	e7fd      	b.n	80049f4 <prvInitialiseNewTask+0x58>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d01e      	beq.n	8004a3c <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80049fe:	2300      	movs	r3, #0
 8004a00:	61fb      	str	r3, [r7, #28]
 8004a02:	e012      	b.n	8004a2a <prvInitialiseNewTask+0x8e>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	4413      	add	r3, r2
 8004a0a:	7819      	ldrb	r1, [r3, #0]
 8004a0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	4413      	add	r3, r2
 8004a12:	3340      	adds	r3, #64	@ 0x40
 8004a14:	460a      	mov	r2, r1
 8004a16:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004a18:	68ba      	ldr	r2, [r7, #8]
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	781b      	ldrb	r3, [r3, #0]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d006      	beq.n	8004a32 <prvInitialiseNewTask+0x96>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	3301      	adds	r3, #1
 8004a28:	61fb      	str	r3, [r7, #28]
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	2b0f      	cmp	r3, #15
 8004a2e:	d9e9      	bls.n	8004a04 <prvInitialiseNewTask+0x68>
 8004a30:	e000      	b.n	8004a34 <prvInitialiseNewTask+0x98>
            {
                break;
 8004a32:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8004a34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8004a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a3e:	2b37      	cmp	r3, #55	@ 0x37
 8004a40:	d90b      	bls.n	8004a5a <prvInitialiseNewTask+0xbe>
    __asm volatile
 8004a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a46:	f383 8811 	msr	BASEPRI, r3
 8004a4a:	f3bf 8f6f 	isb	sy
 8004a4e:	f3bf 8f4f 	dsb	sy
 8004a52:	613b      	str	r3, [r7, #16]
}
 8004a54:	bf00      	nop
 8004a56:	bf00      	nop
 8004a58:	e7fd      	b.n	8004a56 <prvInitialiseNewTask+0xba>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a5c:	2b37      	cmp	r3, #55	@ 0x37
 8004a5e:	d901      	bls.n	8004a64 <prvInitialiseNewTask+0xc8>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004a60:	2337      	movs	r3, #55	@ 0x37
 8004a62:	63bb      	str	r3, [r7, #56]	@ 0x38
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004a64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004a68:	639a      	str	r2, [r3, #56]	@ 0x38
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004a6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004a6e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004a70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a72:	3308      	adds	r3, #8
 8004a74:	4618      	mov	r0, r3
 8004a76:	f7ff fae8 	bl	800404a <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a7c:	3320      	adds	r3, #32
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f7ff fae3 	bl	800404a <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004a84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a88:	619a      	str	r2, [r3, #24]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8004a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	461c      	mov	r4, r3
 8004a90:	4615      	mov	r5, r2
 8004a92:	2300      	movs	r3, #0
 8004a94:	f1d4 0838 	rsbs	r8, r4, #56	@ 0x38
 8004a98:	eb63 0905 	sbc.w	r9, r3, r5
 8004a9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a9e:	e9c3 8908 	strd	r8, r9, [r3, #32]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004aa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004aa4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004aa6:	631a      	str	r2, [r3, #48]	@ 0x30
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 8004aa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004aaa:	3360      	adds	r3, #96	@ 0x60
 8004aac:	224c      	movs	r2, #76	@ 0x4c
 8004aae:	2100      	movs	r1, #0
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f004 fbab 	bl	800920c <memset>
 8004ab6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ab8:	4a0d      	ldr	r2, [pc, #52]	@ (8004af0 <prvInitialiseNewTask+0x154>)
 8004aba:	665a      	str	r2, [r3, #100]	@ 0x64
 8004abc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004abe:	4a0d      	ldr	r2, [pc, #52]	@ (8004af4 <prvInitialiseNewTask+0x158>)
 8004ac0:	669a      	str	r2, [r3, #104]	@ 0x68
 8004ac2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8004af8 <prvInitialiseNewTask+0x15c>)
 8004ac6:	66da      	str	r2, [r3, #108]	@ 0x6c
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	68f9      	ldr	r1, [r7, #12]
 8004acc:	69b8      	ldr	r0, [r7, #24]
 8004ace:	f001 fc73 	bl	80063b8 <pxPortInitialiseStack>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ad6:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8004ad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d002      	beq.n	8004ae4 <prvInitialiseNewTask+0x148>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ae0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ae2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004ae4:	bf00      	nop
 8004ae6:	3720      	adds	r7, #32
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004aee:	bf00      	nop
 8004af0:	200057b4 	.word	0x200057b4
 8004af4:	2000581c 	.word	0x2000581c
 8004af8:	20005884 	.word	0x20005884

08004afc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8004afc:	b5b0      	push	{r4, r5, r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af02      	add	r7, sp, #8
 8004b02:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8004b04:	f001 fdd6 	bl	80066b4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8004b08:	4b51      	ldr	r3, [pc, #324]	@ (8004c50 <prvAddNewTaskToReadyList+0x154>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	4a50      	ldr	r2, [pc, #320]	@ (8004c50 <prvAddNewTaskToReadyList+0x154>)
 8004b10:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8004b12:	4b50      	ldr	r3, [pc, #320]	@ (8004c54 <prvAddNewTaskToReadyList+0x158>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d109      	bne.n	8004b2e <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8004b1a:	4a4e      	ldr	r2, [pc, #312]	@ (8004c54 <prvAddNewTaskToReadyList+0x158>)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004b20:	4b4b      	ldr	r3, [pc, #300]	@ (8004c50 <prvAddNewTaskToReadyList+0x154>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d110      	bne.n	8004b4a <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8004b28:	f000 ff5e 	bl	80059e8 <prvInitialiseTaskLists>
 8004b2c:	e00d      	b.n	8004b4a <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8004b2e:	4b4a      	ldr	r3, [pc, #296]	@ (8004c58 <prvAddNewTaskToReadyList+0x15c>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d109      	bne.n	8004b4a <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b36:	4b47      	ldr	r3, [pc, #284]	@ (8004c54 <prvAddNewTaskToReadyList+0x158>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d802      	bhi.n	8004b4a <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8004b44:	4a43      	ldr	r2, [pc, #268]	@ (8004c54 <prvAddNewTaskToReadyList+0x158>)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8004b4a:	4b44      	ldr	r3, [pc, #272]	@ (8004c5c <prvAddNewTaskToReadyList+0x160>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	3301      	adds	r3, #1
 8004b50:	4a42      	ldr	r2, [pc, #264]	@ (8004c5c <prvAddNewTaskToReadyList+0x160>)
 8004b52:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004b54:	4b41      	ldr	r3, [pc, #260]	@ (8004c5c <prvAddNewTaskToReadyList+0x160>)
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	651a      	str	r2, [r3, #80]	@ 0x50
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d016      	beq.n	8004b90 <prvAddNewTaskToReadyList+0x94>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f004 f8c9 	bl	8008cfc <SEGGER_SYSVIEW_OnTaskCreate>
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b7a:	461d      	mov	r5, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	461c      	mov	r4, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b86:	1ae3      	subs	r3, r4, r3
 8004b88:	9300      	str	r3, [sp, #0]
 8004b8a:	462b      	mov	r3, r5
 8004b8c:	f003 f8a0 	bl	8007cd0 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	4618      	mov	r0, r3
 8004b94:	f004 f936 	bl	8008e04 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b9c:	4b30      	ldr	r3, [pc, #192]	@ (8004c60 <prvAddNewTaskToReadyList+0x164>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d903      	bls.n	8004bac <prvAddNewTaskToReadyList+0xb0>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba8:	4a2d      	ldr	r2, [pc, #180]	@ (8004c60 <prvAddNewTaskToReadyList+0x164>)
 8004baa:	6013      	str	r3, [r2, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bb0:	492c      	ldr	r1, [pc, #176]	@ (8004c64 <prvAddNewTaskToReadyList+0x168>)
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	4413      	add	r3, r2
 8004bb8:	00db      	lsls	r3, r3, #3
 8004bba:	440b      	add	r3, r1
 8004bbc:	3304      	adds	r3, #4
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	60fb      	str	r3, [r7, #12]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	611a      	str	r2, [r3, #16]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	68da      	ldr	r2, [r3, #12]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	615a      	str	r2, [r3, #20]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	3208      	adds	r2, #8
 8004bd8:	609a      	str	r2, [r3, #8]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f103 0208 	add.w	r2, r3, #8
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	60da      	str	r2, [r3, #12]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004be8:	4613      	mov	r3, r2
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	4413      	add	r3, r2
 8004bee:	00db      	lsls	r3, r3, #3
 8004bf0:	4a1c      	ldr	r2, [pc, #112]	@ (8004c64 <prvAddNewTaskToReadyList+0x168>)
 8004bf2:	441a      	add	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	61da      	str	r2, [r3, #28]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bfc:	4919      	ldr	r1, [pc, #100]	@ (8004c64 <prvAddNewTaskToReadyList+0x168>)
 8004bfe:	4613      	mov	r3, r2
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	4413      	add	r3, r2
 8004c04:	00db      	lsls	r3, r3, #3
 8004c06:	440b      	add	r3, r1
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004c0e:	1c59      	adds	r1, r3, #1
 8004c10:	4814      	ldr	r0, [pc, #80]	@ (8004c64 <prvAddNewTaskToReadyList+0x168>)
 8004c12:	4613      	mov	r3, r2
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	4413      	add	r3, r2
 8004c18:	00db      	lsls	r3, r3, #3
 8004c1a:	4403      	add	r3, r0
 8004c1c:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8004c1e:	f001 fd7b 	bl	8006718 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8004c22:	4b0d      	ldr	r3, [pc, #52]	@ (8004c58 <prvAddNewTaskToReadyList+0x15c>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00e      	beq.n	8004c48 <prvAddNewTaskToReadyList+0x14c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8004c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8004c54 <prvAddNewTaskToReadyList+0x158>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d207      	bcs.n	8004c48 <prvAddNewTaskToReadyList+0x14c>
 8004c38:	4b0b      	ldr	r3, [pc, #44]	@ (8004c68 <prvAddNewTaskToReadyList+0x16c>)
 8004c3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c3e:	601a      	str	r2, [r3, #0]
 8004c40:	f3bf 8f4f 	dsb	sy
 8004c44:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004c48:	bf00      	nop
 8004c4a:	3710      	adds	r7, #16
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bdb0      	pop	{r4, r5, r7, pc}
 8004c50:	200007d8 	.word	0x200007d8
 8004c54:	20000208 	.word	0x20000208
 8004c58:	200007ec 	.word	0x200007ec
 8004c5c:	20000800 	.word	0x20000800
 8004c60:	200007e8 	.word	0x200007e8
 8004c64:	20000210 	.word	0x20000210
 8004c68:	e000ed04 	.word	0xe000ed04

08004c6c <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8004c6c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004c70:	b08e      	sub	sp, #56	@ 0x38
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	60f8      	str	r0, [r7, #12]
 8004c76:	e9c7 2300 	strd	r2, r3, [r7]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	637b      	str	r3, [r7, #52]	@ 0x34

        traceENTER_xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );

        configASSERT( pxPreviousWakeTime );
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d10b      	bne.n	8004c9c <xTaskDelayUntil+0x30>
    __asm volatile
 8004c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c88:	f383 8811 	msr	BASEPRI, r3
 8004c8c:	f3bf 8f6f 	isb	sy
 8004c90:	f3bf 8f4f 	dsb	sy
 8004c94:	61bb      	str	r3, [r7, #24]
}
 8004c96:	bf00      	nop
 8004c98:	bf00      	nop
 8004c9a:	e7fd      	b.n	8004c98 <xTaskDelayUntil+0x2c>
        configASSERT( ( xTimeIncrement > 0U ) );
 8004c9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	d10b      	bne.n	8004cbc <xTaskDelayUntil+0x50>
    __asm volatile
 8004ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca8:	f383 8811 	msr	BASEPRI, r3
 8004cac:	f3bf 8f6f 	isb	sy
 8004cb0:	f3bf 8f4f 	dsb	sy
 8004cb4:	617b      	str	r3, [r7, #20]
}
 8004cb6:	bf00      	nop
 8004cb8:	bf00      	nop
 8004cba:	e7fd      	b.n	8004cb8 <xTaskDelayUntil+0x4c>

        vTaskSuspendAll();
 8004cbc:	f000 f954 	bl	8004f68 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8004cc0:	4b3e      	ldr	r3, [pc, #248]	@ (8004dbc <xTaskDelayUntil+0x150>)
 8004cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

            configASSERT( uxSchedulerSuspended == 1U );
 8004cca:	4b3d      	ldr	r3, [pc, #244]	@ (8004dc0 <xTaskDelayUntil+0x154>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d00b      	beq.n	8004cea <xTaskDelayUntil+0x7e>
    __asm volatile
 8004cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd6:	f383 8811 	msr	BASEPRI, r3
 8004cda:	f3bf 8f6f 	isb	sy
 8004cde:	f3bf 8f4f 	dsb	sy
 8004ce2:	613b      	str	r3, [r7, #16]
}
 8004ce4:	bf00      	nop
 8004ce6:	bf00      	nop
 8004ce8:	e7fd      	b.n	8004ce6 <xTaskDelayUntil+0x7a>

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cf4:	1884      	adds	r4, r0, r2
 8004cf6:	eb41 0503 	adc.w	r5, r1, r3
 8004cfa:	e9c7 4508 	strd	r4, r5, [r7, #32]

            if( xConstTickCount < *pxPreviousWakeTime )
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d04:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004d08:	4290      	cmp	r0, r2
 8004d0a:	eb71 0303 	sbcs.w	r3, r1, r3
 8004d0e:	d213      	bcs.n	8004d38 <xTaskDelayUntil+0xcc>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d16:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004d1a:	4290      	cmp	r0, r2
 8004d1c:	eb71 0303 	sbcs.w	r3, r1, r3
 8004d20:	d21d      	bcs.n	8004d5e <xTaskDelayUntil+0xf2>
 8004d22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d26:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004d2a:	4290      	cmp	r0, r2
 8004d2c:	eb71 0303 	sbcs.w	r3, r1, r3
 8004d30:	d215      	bcs.n	8004d5e <xTaskDelayUntil+0xf2>
                {
                    xShouldDelay = pdTRUE;
 8004d32:	2301      	movs	r3, #1
 8004d34:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d36:	e012      	b.n	8004d5e <xTaskDelayUntil+0xf2>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004d42:	4290      	cmp	r0, r2
 8004d44:	eb71 0303 	sbcs.w	r3, r1, r3
 8004d48:	d307      	bcc.n	8004d5a <xTaskDelayUntil+0xee>
 8004d4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d4e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004d52:	4290      	cmp	r0, r2
 8004d54:	eb71 0303 	sbcs.w	r3, r1, r3
 8004d58:	d201      	bcs.n	8004d5e <xTaskDelayUntil+0xf2>
                {
                    xShouldDelay = pdTRUE;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	637b      	str	r3, [r7, #52]	@ 0x34
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8004d5e:	68f9      	ldr	r1, [r7, #12]
 8004d60:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d64:	e9c1 2300 	strd	r2, r3, [r1]

            if( xShouldDelay != pdFALSE )
 8004d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00c      	beq.n	8004d88 <xTaskDelayUntil+0x11c>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8004d6e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d76:	ebb0 0802 	subs.w	r8, r0, r2
 8004d7a:	eb61 0903 	sbc.w	r9, r1, r3
 8004d7e:	2200      	movs	r2, #0
 8004d80:	4640      	mov	r0, r8
 8004d82:	4649      	mov	r1, r9
 8004d84:	f000 ff16 	bl	8005bb4 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8004d88:	f000 f8fc 	bl	8004f84 <xTaskResumeAll>
 8004d8c:	61f8      	str	r0, [r7, #28]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d107      	bne.n	8004da4 <xTaskDelayUntil+0x138>
        {
            taskYIELD_WITHIN_API();
 8004d94:	4b0b      	ldr	r3, [pc, #44]	@ (8004dc4 <xTaskDelayUntil+0x158>)
 8004d96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	f3bf 8f4f 	dsb	sy
 8004da0:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskDelayUntil( xShouldDelay );
 8004da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004da6:	4619      	mov	r1, r3
 8004da8:	20c4      	movs	r0, #196	@ 0xc4
 8004daa:	f003 ff33 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xShouldDelay;
 8004dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 8004db0:	4618      	mov	r0, r3
 8004db2:	3738      	adds	r7, #56	@ 0x38
 8004db4:	46bd      	mov	sp, r7
 8004db6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004dba:	bf00      	nop
 8004dbc:	200007e0 	.word	0x200007e0
 8004dc0:	20000814 	.word	0x20000814
 8004dc4:	e000ed04 	.word	0xe000ed04

08004dc8 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b090      	sub	sp, #64	@ 0x40
 8004dcc:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dda:	e013      	b.n	8004e04 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8004ddc:	4a2b      	ldr	r2, [pc, #172]	@ (8004e8c <prvCreateIdleTasks+0xc4>)
 8004dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de0:	4413      	add	r3, r2
 8004de2:	7819      	ldrb	r1, [r3, #0]
 8004de4:	f107 0210 	add.w	r2, r7, #16
 8004de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dea:	4413      	add	r3, r2
 8004dec:	460a      	mov	r2, r1
 8004dee:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8004df0:	f107 0210 	add.w	r2, r7, #16
 8004df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df6:	4413      	add	r3, r2
 8004df8:	781b      	ldrb	r3, [r3, #0]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d006      	beq.n	8004e0c <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8004dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e00:	3301      	adds	r3, #1
 8004e02:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e06:	2b0f      	cmp	r3, #15
 8004e08:	dde8      	ble.n	8004ddc <prvCreateIdleTasks+0x14>
 8004e0a:	e000      	b.n	8004e0e <prvCreateIdleTasks+0x46>
        {
            break;
 8004e0c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8004e0e:	2300      	movs	r3, #0
 8004e10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e12:	e031      	b.n	8004e78 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8004e14:	4b1e      	ldr	r3, [pc, #120]	@ (8004e90 <prvCreateIdleTasks+0xc8>)
 8004e16:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8004e20:	1d3a      	adds	r2, r7, #4
 8004e22:	f107 0108 	add.w	r1, r7, #8
 8004e26:	f107 030c 	add.w	r3, r7, #12
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 ff58 	bl	8005ce0 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	f107 0110 	add.w	r1, r7, #16
 8004e3a:	9202      	str	r2, [sp, #8]
 8004e3c:	9301      	str	r3, [sp, #4]
 8004e3e:	2300      	movs	r3, #0
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	2300      	movs	r3, #0
 8004e44:	4602      	mov	r2, r0
 8004e46:	6a38      	ldr	r0, [r7, #32]
 8004e48:	f7ff fd13 	bl	8004872 <xTaskCreateStatic>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	4911      	ldr	r1, [pc, #68]	@ (8004e94 <prvCreateIdleTasks+0xcc>)
 8004e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8004e56:	4a0f      	ldr	r2, [pc, #60]	@ (8004e94 <prvCreateIdleTasks+0xcc>)
 8004e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 8004e62:	2301      	movs	r3, #1
 8004e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e66:	e001      	b.n	8004e6c <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8004e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d006      	beq.n	8004e80 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8004e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e74:	3301      	adds	r3, #1
 8004e76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	ddca      	ble.n	8004e14 <prvCreateIdleTasks+0x4c>
 8004e7e:	e000      	b.n	8004e82 <prvCreateIdleTasks+0xba>
        {
            break;
 8004e80:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8004e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3730      	adds	r7, #48	@ 0x30
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	08009430 	.word	0x08009430
 8004e90:	080059b9 	.word	0x080059b9
 8004e94:	20000810 	.word	0x20000810

08004e98 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8004e9e:	f7ff ff93 	bl	8004dc8 <prvCreateIdleTasks>
 8004ea2:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d102      	bne.n	8004eb0 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8004eaa:	f000 ff4d 	bl	8005d48 <xTimerCreateTimerTask>
 8004eae:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d130      	bne.n	8004f18 <vTaskStartScheduler+0x80>
    __asm volatile
 8004eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eba:	f383 8811 	msr	BASEPRI, r3
 8004ebe:	f3bf 8f6f 	isb	sy
 8004ec2:	f3bf 8f4f 	dsb	sy
 8004ec6:	60bb      	str	r3, [r7, #8]
}
 8004ec8:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8004eca:	4b20      	ldr	r3, [pc, #128]	@ (8004f4c <vTaskStartScheduler+0xb4>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	3360      	adds	r3, #96	@ 0x60
 8004ed0:	4a1f      	ldr	r2, [pc, #124]	@ (8004f50 <vTaskStartScheduler+0xb8>)
 8004ed2:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8004ed4:	491f      	ldr	r1, [pc, #124]	@ (8004f54 <vTaskStartScheduler+0xbc>)
 8004ed6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004eda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004ede:	e9c1 2300 	strd	r2, r3, [r1]
        xSchedulerRunning = pdTRUE;
 8004ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8004f58 <vTaskStartScheduler+0xc0>)
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004ee8:	491c      	ldr	r1, [pc, #112]	@ (8004f5c <vTaskStartScheduler+0xc4>)
 8004eea:	f04f 0200 	mov.w	r2, #0
 8004eee:	f04f 0300 	mov.w	r3, #0
 8004ef2:	e9c1 2300 	strd	r2, r3, [r1]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8004ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8004f60 <vTaskStartScheduler+0xc8>)
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	4b14      	ldr	r3, [pc, #80]	@ (8004f4c <vTaskStartScheduler+0xb4>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d102      	bne.n	8004f08 <vTaskStartScheduler+0x70>
 8004f02:	f003 fedf 	bl	8008cc4 <SEGGER_SYSVIEW_OnIdle>
 8004f06:	e004      	b.n	8004f12 <vTaskStartScheduler+0x7a>
 8004f08:	4b10      	ldr	r3, [pc, #64]	@ (8004f4c <vTaskStartScheduler+0xb4>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f003 ff37 	bl	8008d80 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8004f12:	f001 fadf 	bl	80064d4 <xPortStartScheduler>
 8004f16:	e00f      	b.n	8004f38 <vTaskStartScheduler+0xa0>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f1e:	d10b      	bne.n	8004f38 <vTaskStartScheduler+0xa0>
    __asm volatile
 8004f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f24:	f383 8811 	msr	BASEPRI, r3
 8004f28:	f3bf 8f6f 	isb	sy
 8004f2c:	f3bf 8f4f 	dsb	sy
 8004f30:	607b      	str	r3, [r7, #4]
}
 8004f32:	bf00      	nop
 8004f34:	bf00      	nop
 8004f36:	e7fd      	b.n	8004f34 <vTaskStartScheduler+0x9c>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004f38:	4b0a      	ldr	r3, [pc, #40]	@ (8004f64 <vTaskStartScheduler+0xcc>)
 8004f3a:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 8004f3c:	20cd      	movs	r0, #205	@ 0xcd
 8004f3e:	f003 fe2d 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
}
 8004f42:	bf00      	nop
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	20000208 	.word	0x20000208
 8004f50:	20000010 	.word	0x20000010
 8004f54:	20000808 	.word	0x20000808
 8004f58:	200007ec 	.word	0x200007ec
 8004f5c:	200007e0 	.word	0x200007e0
 8004f60:	20000810 	.word	0x20000810
 8004f64:	08009518 	.word	0x08009518

08004f68 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8004f6c:	4b04      	ldr	r3, [pc, #16]	@ (8004f80 <vTaskSuspendAll+0x18>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	3301      	adds	r3, #1
 8004f72:	4a03      	ldr	r2, [pc, #12]	@ (8004f80 <vTaskSuspendAll+0x18>)
 8004f74:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 8004f76:	20cf      	movs	r0, #207	@ 0xcf
 8004f78:	f003 fe10 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
}
 8004f7c:	bf00      	nop
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	20000814 	.word	0x20000814

08004f84 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004f84:	b5b0      	push	{r4, r5, r7, lr}
 8004f86:	b08a      	sub	sp, #40	@ 0x28
 8004f88:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	627b      	str	r3, [r7, #36]	@ 0x24
    BaseType_t xAlreadyYielded = pdFALSE;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	623b      	str	r3, [r7, #32]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8004f92:	f001 fb8f 	bl	80066b4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8004f96:	2300      	movs	r3, #0
 8004f98:	617b      	str	r3, [r7, #20]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8004f9a:	4b81      	ldr	r3, [pc, #516]	@ (80051a0 <xTaskResumeAll+0x21c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d10b      	bne.n	8004fba <xTaskResumeAll+0x36>
    __asm volatile
 8004fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa6:	f383 8811 	msr	BASEPRI, r3
 8004faa:	f3bf 8f6f 	isb	sy
 8004fae:	f3bf 8f4f 	dsb	sy
 8004fb2:	607b      	str	r3, [r7, #4]
}
 8004fb4:	bf00      	nop
 8004fb6:	bf00      	nop
 8004fb8:	e7fd      	b.n	8004fb6 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8004fba:	4b79      	ldr	r3, [pc, #484]	@ (80051a0 <xTaskResumeAll+0x21c>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	4a77      	ldr	r2, [pc, #476]	@ (80051a0 <xTaskResumeAll+0x21c>)
 8004fc2:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004fc4:	4b76      	ldr	r3, [pc, #472]	@ (80051a0 <xTaskResumeAll+0x21c>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f040 80dc 	bne.w	8005186 <xTaskResumeAll+0x202>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004fce:	4b75      	ldr	r3, [pc, #468]	@ (80051a4 <xTaskResumeAll+0x220>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	f000 80d7 	beq.w	8005186 <xTaskResumeAll+0x202>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004fd8:	e094      	b.n	8005104 <xTaskResumeAll+0x180>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004fda:	4b73      	ldr	r3, [pc, #460]	@ (80051a8 <xTaskResumeAll+0x224>)
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	691b      	ldr	r3, [r3, #16]
 8004fe0:	627b      	str	r3, [r7, #36]	@ 0x24
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fe6:	613b      	str	r3, [r7, #16]
 8004fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004ff0:	60da      	str	r2, [r3, #12]
 8004ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ff8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004ffa:	609a      	str	r2, [r3, #8]
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005002:	3320      	adds	r3, #32
 8005004:	429a      	cmp	r2, r3
 8005006:	d103      	bne.n	8005010 <xTaskResumeAll+0x8c>
 8005008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	605a      	str	r2, [r3, #4]
 8005010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005012:	2200      	movs	r2, #0
 8005014:	635a      	str	r2, [r3, #52]	@ 0x34
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	1e5a      	subs	r2, r3, #1
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005022:	69db      	ldr	r3, [r3, #28]
 8005024:	60fb      	str	r3, [r7, #12]
 8005026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800502c:	6952      	ldr	r2, [r2, #20]
 800502e:	60da      	str	r2, [r3, #12]
 8005030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005032:	695b      	ldr	r3, [r3, #20]
 8005034:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005036:	6912      	ldr	r2, [r2, #16]
 8005038:	609a      	str	r2, [r3, #8]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	685a      	ldr	r2, [r3, #4]
 800503e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005040:	3308      	adds	r3, #8
 8005042:	429a      	cmp	r2, r3
 8005044:	d103      	bne.n	800504e <xTaskResumeAll+0xca>
 8005046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005048:	695a      	ldr	r2, [r3, #20]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	605a      	str	r2, [r3, #4]
 800504e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005050:	2200      	movs	r2, #0
 8005052:	61da      	str	r2, [r3, #28]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	1e5a      	subs	r2, r3, #1
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005060:	4618      	mov	r0, r3
 8005062:	f003 fecf 	bl	8008e04 <SEGGER_SYSVIEW_OnTaskStartReady>
 8005066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005068:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800506a:	4b50      	ldr	r3, [pc, #320]	@ (80051ac <xTaskResumeAll+0x228>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	429a      	cmp	r2, r3
 8005070:	d903      	bls.n	800507a <xTaskResumeAll+0xf6>
 8005072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005076:	4a4d      	ldr	r2, [pc, #308]	@ (80051ac <xTaskResumeAll+0x228>)
 8005078:	6013      	str	r3, [r2, #0]
 800507a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800507e:	494c      	ldr	r1, [pc, #304]	@ (80051b0 <xTaskResumeAll+0x22c>)
 8005080:	4613      	mov	r3, r2
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	4413      	add	r3, r2
 8005086:	00db      	lsls	r3, r3, #3
 8005088:	440b      	add	r3, r1
 800508a:	3304      	adds	r3, #4
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	60bb      	str	r3, [r7, #8]
 8005090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	611a      	str	r2, [r3, #16]
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509c:	615a      	str	r2, [r3, #20]
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050a4:	3208      	adds	r2, #8
 80050a6:	609a      	str	r2, [r3, #8]
 80050a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050aa:	f103 0208 	add.w	r2, r3, #8
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	60da      	str	r2, [r3, #12]
 80050b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050b6:	4613      	mov	r3, r2
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	4413      	add	r3, r2
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	4a3c      	ldr	r2, [pc, #240]	@ (80051b0 <xTaskResumeAll+0x22c>)
 80050c0:	441a      	add	r2, r3
 80050c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c4:	61da      	str	r2, [r3, #28]
 80050c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050ca:	4939      	ldr	r1, [pc, #228]	@ (80051b0 <xTaskResumeAll+0x22c>)
 80050cc:	4613      	mov	r3, r2
 80050ce:	005b      	lsls	r3, r3, #1
 80050d0:	4413      	add	r3, r2
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	440b      	add	r3, r1
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80050dc:	1c59      	adds	r1, r3, #1
 80050de:	4834      	ldr	r0, [pc, #208]	@ (80051b0 <xTaskResumeAll+0x22c>)
 80050e0:	4613      	mov	r3, r2
 80050e2:	005b      	lsls	r3, r3, #1
 80050e4:	4413      	add	r3, r2
 80050e6:	00db      	lsls	r3, r3, #3
 80050e8:	4403      	add	r3, r0
 80050ea:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80050ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050f0:	4b30      	ldr	r3, [pc, #192]	@ (80051b4 <xTaskResumeAll+0x230>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d904      	bls.n	8005104 <xTaskResumeAll+0x180>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80050fa:	4a2f      	ldr	r2, [pc, #188]	@ (80051b8 <xTaskResumeAll+0x234>)
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	2101      	movs	r1, #1
 8005100:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005104:	4b28      	ldr	r3, [pc, #160]	@ (80051a8 <xTaskResumeAll+0x224>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2b00      	cmp	r3, #0
 800510a:	f47f af66 	bne.w	8004fda <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800510e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005110:	2b00      	cmp	r3, #0
 8005112:	d001      	beq.n	8005118 <xTaskResumeAll+0x194>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8005114:	f000 fd0c 	bl	8005b30 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005118:	4b28      	ldr	r3, [pc, #160]	@ (80051bc <xTaskResumeAll+0x238>)
 800511a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511e:	e9c7 2306 	strd	r2, r3, [r7, #24]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8005122:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005126:	4313      	orrs	r3, r2
 8005128:	d01b      	beq.n	8005162 <xTaskResumeAll+0x1de>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800512a:	f000 f891 	bl	8005250 <xTaskIncrementTick>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d004      	beq.n	800513e <xTaskResumeAll+0x1ba>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8005134:	4a20      	ldr	r2, [pc, #128]	@ (80051b8 <xTaskResumeAll+0x234>)
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	2101      	movs	r1, #1
 800513a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800513e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005142:	1e54      	subs	r4, r2, #1
 8005144:	f143 35ff 	adc.w	r5, r3, #4294967295	@ 0xffffffff
 8005148:	e9c7 4506 	strd	r4, r5, [r7, #24]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800514c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005150:	4313      	orrs	r3, r2
 8005152:	d1ea      	bne.n	800512a <xTaskResumeAll+0x1a6>

                            xPendedTicks = 0;
 8005154:	4919      	ldr	r1, [pc, #100]	@ (80051bc <xTaskResumeAll+0x238>)
 8005156:	f04f 0200 	mov.w	r2, #0
 800515a:	f04f 0300 	mov.w	r3, #0
 800515e:	e9c1 2300 	strd	r2, r3, [r1]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8005162:	4a15      	ldr	r2, [pc, #84]	@ (80051b8 <xTaskResumeAll+0x234>)
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00b      	beq.n	8005186 <xTaskResumeAll+0x202>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800516e:	2301      	movs	r3, #1
 8005170:	623b      	str	r3, [r7, #32]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8005172:	4b10      	ldr	r3, [pc, #64]	@ (80051b4 <xTaskResumeAll+0x230>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4b12      	ldr	r3, [pc, #72]	@ (80051c0 <xTaskResumeAll+0x23c>)
 8005178:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800517c:	601a      	str	r2, [r3, #0]
 800517e:	f3bf 8f4f 	dsb	sy
 8005182:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005186:	f001 fac7 	bl	8006718 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	4619      	mov	r1, r3
 800518e:	20d0      	movs	r0, #208	@ 0xd0
 8005190:	f003 fd40 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 8005194:	6a3b      	ldr	r3, [r7, #32]
}
 8005196:	4618      	mov	r0, r3
 8005198:	3728      	adds	r7, #40	@ 0x28
 800519a:	46bd      	mov	sp, r7
 800519c:	bdb0      	pop	{r4, r5, r7, pc}
 800519e:	bf00      	nop
 80051a0:	20000814 	.word	0x20000814
 80051a4:	200007d8 	.word	0x200007d8
 80051a8:	20000788 	.word	0x20000788
 80051ac:	200007e8 	.word	0x200007e8
 80051b0:	20000210 	.word	0x20000210
 80051b4:	20000208 	.word	0x20000208
 80051b8:	200007f8 	.word	0x200007f8
 80051bc:	200007f0 	.word	0x200007f0
 80051c0:	e000ed04 	.word	0xe000ed04

080051c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
 80051ca:	f001 fa73 	bl	80066b4 <vPortEnterCritical>
    {
        xTicks = xTickCount;
 80051ce:	4b09      	ldr	r3, [pc, #36]	@ (80051f4 <xTaskGetTickCount+0x30>)
 80051d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d4:	e9c7 2300 	strd	r2, r3, [r7]
    }
    portTICK_TYPE_EXIT_CRITICAL();
 80051d8:	f001 fa9e 	bl	8006718 <vPortExitCritical>

    traceRETURN_xTaskGetTickCount( xTicks );
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	4619      	mov	r1, r3
 80051e0:	20d1      	movs	r0, #209	@ 0xd1
 80051e2:	f003 fd17 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 80051e6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80051ea:	4610      	mov	r0, r2
 80051ec:	4619      	mov	r1, r3
 80051ee:	3708      	adds	r7, #8
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	200007e0 	.word	0x200007e0

080051f8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b088      	sub	sp, #32
 80051fc:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80051fe:	f001 fb45 	bl	800688c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8005202:	f3ef 8211 	mrs	r2, BASEPRI
 8005206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520a:	f383 8811 	msr	BASEPRI, r3
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	60ba      	str	r2, [r7, #8]
 8005218:	607b      	str	r3, [r7, #4]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 800521a:	68bb      	ldr	r3, [r7, #8]

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800521c:	61fb      	str	r3, [r7, #28]
    {
        xReturn = xTickCount;
 800521e:	4b0b      	ldr	r3, [pc, #44]	@ (800524c <xTaskGetTickCountFromISR+0x54>)
 8005220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005224:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8005232:	bf00      	nop
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	4619      	mov	r1, r3
 8005238:	20d2      	movs	r0, #210	@ 0xd2
 800523a:	f003 fceb 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800523e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8005242:	4610      	mov	r0, r2
 8005244:	4619      	mov	r1, r3
 8005246:	3720      	adds	r7, #32
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	200007e0 	.word	0x200007e0

08005250 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005250:	b5b0      	push	{r4, r5, r7, lr}
 8005252:	b08c      	sub	sp, #48	@ 0x30
 8005254:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005256:	2300      	movs	r3, #0
 8005258:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800525a:	4b8a      	ldr	r3, [pc, #552]	@ (8005484 <xTaskIncrementTick+0x234>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2b00      	cmp	r3, #0
 8005260:	f040 80fd 	bne.w	800545e <xTaskIncrementTick+0x20e>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005264:	4b88      	ldr	r3, [pc, #544]	@ (8005488 <xTaskIncrementTick+0x238>)
 8005266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526a:	1c54      	adds	r4, r2, #1
 800526c:	f143 0500 	adc.w	r5, r3, #0
 8005270:	e9c7 4508 	strd	r4, r5, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005274:	4984      	ldr	r1, [pc, #528]	@ (8005488 <xTaskIncrementTick+0x238>)
 8005276:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800527a:	e9c1 2300 	strd	r2, r3, [r1]

        if( xConstTickCount == ( TickType_t ) 0U )
 800527e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005282:	4313      	orrs	r3, r2
 8005284:	d121      	bne.n	80052ca <xTaskIncrementTick+0x7a>
        {
            taskSWITCH_DELAYED_LISTS();
 8005286:	4b81      	ldr	r3, [pc, #516]	@ (800548c <xTaskIncrementTick+0x23c>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00b      	beq.n	80052a8 <xTaskIncrementTick+0x58>
    __asm volatile
 8005290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005294:	f383 8811 	msr	BASEPRI, r3
 8005298:	f3bf 8f6f 	isb	sy
 800529c:	f3bf 8f4f 	dsb	sy
 80052a0:	603b      	str	r3, [r7, #0]
}
 80052a2:	bf00      	nop
 80052a4:	bf00      	nop
 80052a6:	e7fd      	b.n	80052a4 <xTaskIncrementTick+0x54>
 80052a8:	4b78      	ldr	r3, [pc, #480]	@ (800548c <xTaskIncrementTick+0x23c>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	61fb      	str	r3, [r7, #28]
 80052ae:	4b78      	ldr	r3, [pc, #480]	@ (8005490 <xTaskIncrementTick+0x240>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a76      	ldr	r2, [pc, #472]	@ (800548c <xTaskIncrementTick+0x23c>)
 80052b4:	6013      	str	r3, [r2, #0]
 80052b6:	4a76      	ldr	r2, [pc, #472]	@ (8005490 <xTaskIncrementTick+0x240>)
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	6013      	str	r3, [r2, #0]
 80052bc:	4b75      	ldr	r3, [pc, #468]	@ (8005494 <xTaskIncrementTick+0x244>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	3301      	adds	r3, #1
 80052c2:	4a74      	ldr	r2, [pc, #464]	@ (8005494 <xTaskIncrementTick+0x244>)
 80052c4:	6013      	str	r3, [r2, #0]
 80052c6:	f000 fc33 	bl	8005b30 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80052ca:	4b73      	ldr	r3, [pc, #460]	@ (8005498 <xTaskIncrementTick+0x248>)
 80052cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80052d4:	4290      	cmp	r0, r2
 80052d6:	eb71 0303 	sbcs.w	r3, r1, r3
 80052da:	f0c0 80b9 	bcc.w	8005450 <xTaskIncrementTick+0x200>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052de:	4b6b      	ldr	r3, [pc, #428]	@ (800548c <xTaskIncrementTick+0x23c>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d107      	bne.n	80052f8 <xTaskIncrementTick+0xa8>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80052e8:	496b      	ldr	r1, [pc, #428]	@ (8005498 <xTaskIncrementTick+0x248>)
 80052ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80052f2:	e9c1 2300 	strd	r2, r3, [r1]
                    break;
 80052f6:	e0ab      	b.n	8005450 <xTaskIncrementTick+0x200>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80052f8:	4b64      	ldr	r3, [pc, #400]	@ (800548c <xTaskIncrementTick+0x23c>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005308:	e9c7 2304 	strd	r2, r3, [r7, #16]

                    if( xConstTickCount < xItemValue )
 800530c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005310:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005314:	4290      	cmp	r0, r2
 8005316:	eb71 0303 	sbcs.w	r3, r1, r3
 800531a:	d205      	bcs.n	8005328 <xTaskIncrementTick+0xd8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800531c:	495e      	ldr	r1, [pc, #376]	@ (8005498 <xTaskIncrementTick+0x248>)
 800531e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005322:	e9c1 2300 	strd	r2, r3, [r1]
                        break;
 8005326:	e093      	b.n	8005450 <xTaskIncrementTick+0x200>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	69db      	ldr	r3, [r3, #28]
 800532c:	60fb      	str	r3, [r7, #12]
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	69ba      	ldr	r2, [r7, #24]
 8005334:	6952      	ldr	r2, [r2, #20]
 8005336:	60da      	str	r2, [r3, #12]
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	695b      	ldr	r3, [r3, #20]
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	6912      	ldr	r2, [r2, #16]
 8005340:	609a      	str	r2, [r3, #8]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	3308      	adds	r3, #8
 800534a:	429a      	cmp	r2, r3
 800534c:	d103      	bne.n	8005356 <xTaskIncrementTick+0x106>
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	695a      	ldr	r2, [r3, #20]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	605a      	str	r2, [r3, #4]
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	2200      	movs	r2, #0
 800535a:	61da      	str	r2, [r3, #28]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	1e5a      	subs	r2, r3, #1
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800536a:	2b00      	cmp	r3, #0
 800536c:	d01e      	beq.n	80053ac <xTaskIncrementTick+0x15c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005372:	60bb      	str	r3, [r7, #8]
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005378:	69ba      	ldr	r2, [r7, #24]
 800537a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800537c:	60da      	str	r2, [r3, #12]
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005382:	69ba      	ldr	r2, [r7, #24]
 8005384:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005386:	609a      	str	r2, [r3, #8]
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	3320      	adds	r3, #32
 8005390:	429a      	cmp	r2, r3
 8005392:	d103      	bne.n	800539c <xTaskIncrementTick+0x14c>
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	605a      	str	r2, [r3, #4]
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	2200      	movs	r2, #0
 80053a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	1e5a      	subs	r2, r3, #1
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	4618      	mov	r0, r3
 80053b0:	f003 fd28 	bl	8008e04 <SEGGER_SYSVIEW_OnTaskStartReady>
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053b8:	4b38      	ldr	r3, [pc, #224]	@ (800549c <xTaskIncrementTick+0x24c>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d903      	bls.n	80053c8 <xTaskIncrementTick+0x178>
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c4:	4a35      	ldr	r2, [pc, #212]	@ (800549c <xTaskIncrementTick+0x24c>)
 80053c6:	6013      	str	r3, [r2, #0]
 80053c8:	69bb      	ldr	r3, [r7, #24]
 80053ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053cc:	4934      	ldr	r1, [pc, #208]	@ (80054a0 <xTaskIncrementTick+0x250>)
 80053ce:	4613      	mov	r3, r2
 80053d0:	005b      	lsls	r3, r3, #1
 80053d2:	4413      	add	r3, r2
 80053d4:	00db      	lsls	r3, r3, #3
 80053d6:	440b      	add	r3, r1
 80053d8:	3304      	adds	r3, #4
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	607b      	str	r3, [r7, #4]
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	611a      	str	r2, [r3, #16]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68da      	ldr	r2, [r3, #12]
 80053e8:	69bb      	ldr	r3, [r7, #24]
 80053ea:	615a      	str	r2, [r3, #20]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	69ba      	ldr	r2, [r7, #24]
 80053f2:	3208      	adds	r2, #8
 80053f4:	609a      	str	r2, [r3, #8]
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	f103 0208 	add.w	r2, r3, #8
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	60da      	str	r2, [r3, #12]
 8005400:	69bb      	ldr	r3, [r7, #24]
 8005402:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005404:	4613      	mov	r3, r2
 8005406:	005b      	lsls	r3, r3, #1
 8005408:	4413      	add	r3, r2
 800540a:	00db      	lsls	r3, r3, #3
 800540c:	4a24      	ldr	r2, [pc, #144]	@ (80054a0 <xTaskIncrementTick+0x250>)
 800540e:	441a      	add	r2, r3
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	61da      	str	r2, [r3, #28]
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005418:	4921      	ldr	r1, [pc, #132]	@ (80054a0 <xTaskIncrementTick+0x250>)
 800541a:	4613      	mov	r3, r2
 800541c:	005b      	lsls	r3, r3, #1
 800541e:	4413      	add	r3, r2
 8005420:	00db      	lsls	r3, r3, #3
 8005422:	440b      	add	r3, r1
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	69ba      	ldr	r2, [r7, #24]
 8005428:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800542a:	1c59      	adds	r1, r3, #1
 800542c:	481c      	ldr	r0, [pc, #112]	@ (80054a0 <xTaskIncrementTick+0x250>)
 800542e:	4613      	mov	r3, r2
 8005430:	005b      	lsls	r3, r3, #1
 8005432:	4413      	add	r3, r2
 8005434:	00db      	lsls	r3, r3, #3
 8005436:	4403      	add	r3, r0
 8005438:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800543e:	4b19      	ldr	r3, [pc, #100]	@ (80054a4 <xTaskIncrementTick+0x254>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005444:	429a      	cmp	r2, r3
 8005446:	f67f af4a 	bls.w	80052de <xTaskIncrementTick+0x8e>
                            {
                                xSwitchRequired = pdTRUE;
 800544a:	2301      	movs	r3, #1
 800544c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800544e:	e746      	b.n	80052de <xTaskIncrementTick+0x8e>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8005450:	4b15      	ldr	r3, [pc, #84]	@ (80054a8 <xTaskIncrementTick+0x258>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00b      	beq.n	8005470 <xTaskIncrementTick+0x220>
                {
                    xSwitchRequired = pdTRUE;
 8005458:	2301      	movs	r3, #1
 800545a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800545c:	e008      	b.n	8005470 <xTaskIncrementTick+0x220>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800545e:	4b13      	ldr	r3, [pc, #76]	@ (80054ac <xTaskIncrementTick+0x25c>)
 8005460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005464:	1c50      	adds	r0, r2, #1
 8005466:	f143 0100 	adc.w	r1, r3, #0
 800546a:	4b10      	ldr	r3, [pc, #64]	@ (80054ac <xTaskIncrementTick+0x25c>)
 800546c:	e9c3 0100 	strd	r0, r1, [r3]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 8005470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005472:	4619      	mov	r1, r3
 8005474:	20db      	movs	r0, #219	@ 0xdb
 8005476:	f003 fbcd 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 800547a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800547c:	4618      	mov	r0, r3
 800547e:	3730      	adds	r7, #48	@ 0x30
 8005480:	46bd      	mov	sp, r7
 8005482:	bdb0      	pop	{r4, r5, r7, pc}
 8005484:	20000814 	.word	0x20000814
 8005488:	200007e0 	.word	0x200007e0
 800548c:	20000780 	.word	0x20000780
 8005490:	20000784 	.word	0x20000784
 8005494:	200007fc 	.word	0x200007fc
 8005498:	20000808 	.word	0x20000808
 800549c:	200007e8 	.word	0x200007e8
 80054a0:	20000210 	.word	0x20000210
 80054a4:	20000208 	.word	0x20000208
 80054a8:	200007f8 	.word	0x200007f8
 80054ac:	200007f0 	.word	0x200007f0

080054b0 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80054b6:	4b31      	ldr	r3, [pc, #196]	@ (800557c <vTaskSwitchContext+0xcc>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d003      	beq.n	80054c6 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 80054be:	4b30      	ldr	r3, [pc, #192]	@ (8005580 <vTaskSwitchContext+0xd0>)
 80054c0:	2201      	movs	r2, #1
 80054c2:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 80054c4:	e056      	b.n	8005574 <vTaskSwitchContext+0xc4>
            xYieldPendings[ 0 ] = pdFALSE;
 80054c6:	4b2e      	ldr	r3, [pc, #184]	@ (8005580 <vTaskSwitchContext+0xd0>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 80054cc:	4b2d      	ldr	r3, [pc, #180]	@ (8005584 <vTaskSwitchContext+0xd4>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	60fb      	str	r3, [r7, #12]
 80054d2:	e011      	b.n	80054f8 <vTaskSwitchContext+0x48>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10b      	bne.n	80054f2 <vTaskSwitchContext+0x42>
    __asm volatile
 80054da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054de:	f383 8811 	msr	BASEPRI, r3
 80054e2:	f3bf 8f6f 	isb	sy
 80054e6:	f3bf 8f4f 	dsb	sy
 80054ea:	607b      	str	r3, [r7, #4]
}
 80054ec:	bf00      	nop
 80054ee:	bf00      	nop
 80054f0:	e7fd      	b.n	80054ee <vTaskSwitchContext+0x3e>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	3b01      	subs	r3, #1
 80054f6:	60fb      	str	r3, [r7, #12]
 80054f8:	4923      	ldr	r1, [pc, #140]	@ (8005588 <vTaskSwitchContext+0xd8>)
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	4613      	mov	r3, r2
 80054fe:	005b      	lsls	r3, r3, #1
 8005500:	4413      	add	r3, r2
 8005502:	00db      	lsls	r3, r3, #3
 8005504:	440b      	add	r3, r1
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d0e3      	beq.n	80054d4 <vTaskSwitchContext+0x24>
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	4613      	mov	r3, r2
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	4413      	add	r3, r2
 8005514:	00db      	lsls	r3, r3, #3
 8005516:	4a1c      	ldr	r2, [pc, #112]	@ (8005588 <vTaskSwitchContext+0xd8>)
 8005518:	4413      	add	r3, r2
 800551a:	60bb      	str	r3, [r7, #8]
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	689a      	ldr	r2, [r3, #8]
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	605a      	str	r2, [r3, #4]
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	3308      	adds	r3, #8
 800552e:	429a      	cmp	r2, r3
 8005530:	d103      	bne.n	800553a <vTaskSwitchContext+0x8a>
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	691a      	ldr	r2, [r3, #16]
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	605a      	str	r2, [r3, #4]
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	4a12      	ldr	r2, [pc, #72]	@ (800558c <vTaskSwitchContext+0xdc>)
 8005542:	6013      	str	r3, [r2, #0]
 8005544:	4a0f      	ldr	r2, [pc, #60]	@ (8005584 <vTaskSwitchContext+0xd4>)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 800554a:	4b11      	ldr	r3, [pc, #68]	@ (8005590 <vTaskSwitchContext+0xe0>)
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	4b0f      	ldr	r3, [pc, #60]	@ (800558c <vTaskSwitchContext+0xdc>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	429a      	cmp	r2, r3
 8005554:	d102      	bne.n	800555c <vTaskSwitchContext+0xac>
 8005556:	f003 fbb5 	bl	8008cc4 <SEGGER_SYSVIEW_OnIdle>
 800555a:	e004      	b.n	8005566 <vTaskSwitchContext+0xb6>
 800555c:	4b0b      	ldr	r3, [pc, #44]	@ (800558c <vTaskSwitchContext+0xdc>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4618      	mov	r0, r3
 8005562:	f003 fc0d 	bl	8008d80 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8005566:	4b09      	ldr	r3, [pc, #36]	@ (800558c <vTaskSwitchContext+0xdc>)
 8005568:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800556a:	4b08      	ldr	r3, [pc, #32]	@ (800558c <vTaskSwitchContext+0xdc>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3360      	adds	r3, #96	@ 0x60
 8005570:	4a08      	ldr	r2, [pc, #32]	@ (8005594 <vTaskSwitchContext+0xe4>)
 8005572:	6013      	str	r3, [r2, #0]
    }
 8005574:	bf00      	nop
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}
 800557c:	20000814 	.word	0x20000814
 8005580:	200007f8 	.word	0x200007f8
 8005584:	200007e8 	.word	0x200007e8
 8005588:	20000210 	.word	0x20000210
 800558c:	20000208 	.word	0x20000208
 8005590:	20000810 	.word	0x20000810
 8005594:	20000010 	.word	0x20000010

08005598 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b086      	sub	sp, #24
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	e9c7 2300 	strd	r2, r3, [r7]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10b      	bne.n	80055c2 <vTaskPlaceOnEventList+0x2a>
    __asm volatile
 80055aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ae:	f383 8811 	msr	BASEPRI, r3
 80055b2:	f3bf 8f6f 	isb	sy
 80055b6:	f3bf 8f4f 	dsb	sy
 80055ba:	617b      	str	r3, [r7, #20]
}
 80055bc:	bf00      	nop
 80055be:	bf00      	nop
 80055c0:	e7fd      	b.n	80055be <vTaskPlaceOnEventList+0x26>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80055c2:	4b09      	ldr	r3, [pc, #36]	@ (80055e8 <vTaskPlaceOnEventList+0x50>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	3320      	adds	r3, #32
 80055c8:	4619      	mov	r1, r3
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f7fe fd4c 	bl	8004068 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80055d0:	2201      	movs	r2, #1
 80055d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80055d6:	f000 faed 	bl	8005bb4 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 80055da:	20e1      	movs	r0, #225	@ 0xe1
 80055dc:	f003 fade 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
}
 80055e0:	bf00      	nop
 80055e2:	3718      	adds	r7, #24
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	20000208 	.word	0x20000208

080055ec <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	e9c7 2300 	strd	r2, r3, [r7]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10b      	bne.n	8005616 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 80055fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005602:	f383 8811 	msr	BASEPRI, r3
 8005606:	f3bf 8f6f 	isb	sy
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	613b      	str	r3, [r7, #16]
}
 8005610:	bf00      	nop
 8005612:	bf00      	nop
 8005614:	e7fd      	b.n	8005612 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	617b      	str	r3, [r7, #20]
 800561c:	4b19      	ldr	r3, [pc, #100]	@ (8005684 <vTaskPlaceOnEventListRestricted+0x98>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	629a      	str	r2, [r3, #40]	@ 0x28
 8005624:	4b17      	ldr	r3, [pc, #92]	@ (8005684 <vTaskPlaceOnEventListRestricted+0x98>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	68d2      	ldr	r2, [r2, #12]
 800562c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800562e:	4b15      	ldr	r3, [pc, #84]	@ (8005684 <vTaskPlaceOnEventListRestricted+0x98>)
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	3220      	adds	r2, #32
 8005638:	609a      	str	r2, [r3, #8]
 800563a:	4b12      	ldr	r3, [pc, #72]	@ (8005684 <vTaskPlaceOnEventListRestricted+0x98>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f103 0220 	add.w	r2, r3, #32
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	60da      	str	r2, [r3, #12]
 8005646:	4b0f      	ldr	r3, [pc, #60]	@ (8005684 <vTaskPlaceOnEventListRestricted+0x98>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	68fa      	ldr	r2, [r7, #12]
 800564c:	635a      	str	r2, [r3, #52]	@ 0x34
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8005658:	6a3b      	ldr	r3, [r7, #32]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d005      	beq.n	800566a <vTaskPlaceOnEventListRestricted+0x7e>
        {
            xTicksToWait = portMAX_DELAY;
 800565e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005662:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005666:	e9c7 2300 	strd	r2, r3, [r7]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800566a:	6a3a      	ldr	r2, [r7, #32]
 800566c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005670:	f000 faa0 	bl	8005bb4 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 8005674:	20e3      	movs	r0, #227	@ 0xe3
 8005676:	f003 fa91 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
    }
 800567a:	bf00      	nop
 800567c:	3718      	adds	r7, #24
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
 8005682:	bf00      	nop
 8005684:	20000208 	.word	0x20000208

08005688 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08a      	sub	sp, #40	@ 0x28
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	691b      	ldr	r3, [r3, #16]
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8005698:	6a3b      	ldr	r3, [r7, #32]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d10b      	bne.n	80056b6 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 800569e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a2:	f383 8811 	msr	BASEPRI, r3
 80056a6:	f3bf 8f6f 	isb	sy
 80056aa:	f3bf 8f4f 	dsb	sy
 80056ae:	60fb      	str	r3, [r7, #12]
}
 80056b0:	bf00      	nop
 80056b2:	bf00      	nop
 80056b4:	e7fd      	b.n	80056b2 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80056b6:	6a3b      	ldr	r3, [r7, #32]
 80056b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056ba:	61fb      	str	r3, [r7, #28]
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c0:	6a3a      	ldr	r2, [r7, #32]
 80056c2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80056c4:	60da      	str	r2, [r3, #12]
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ca:	6a3a      	ldr	r2, [r7, #32]
 80056cc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80056ce:	609a      	str	r2, [r3, #8]
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	685a      	ldr	r2, [r3, #4]
 80056d4:	6a3b      	ldr	r3, [r7, #32]
 80056d6:	3320      	adds	r3, #32
 80056d8:	429a      	cmp	r2, r3
 80056da:	d103      	bne.n	80056e4 <xTaskRemoveFromEventList+0x5c>
 80056dc:	6a3b      	ldr	r3, [r7, #32]
 80056de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	605a      	str	r2, [r3, #4]
 80056e4:	6a3b      	ldr	r3, [r7, #32]
 80056e6:	2200      	movs	r2, #0
 80056e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	1e5a      	subs	r2, r3, #1
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80056f4:	4b4f      	ldr	r3, [pc, #316]	@ (8005834 <xTaskRemoveFromEventList+0x1ac>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d166      	bne.n	80057ca <xTaskRemoveFromEventList+0x142>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80056fc:	6a3b      	ldr	r3, [r7, #32]
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	617b      	str	r3, [r7, #20]
 8005702:	6a3b      	ldr	r3, [r7, #32]
 8005704:	691b      	ldr	r3, [r3, #16]
 8005706:	6a3a      	ldr	r2, [r7, #32]
 8005708:	6952      	ldr	r2, [r2, #20]
 800570a:	60da      	str	r2, [r3, #12]
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	695b      	ldr	r3, [r3, #20]
 8005710:	6a3a      	ldr	r2, [r7, #32]
 8005712:	6912      	ldr	r2, [r2, #16]
 8005714:	609a      	str	r2, [r3, #8]
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	3308      	adds	r3, #8
 800571e:	429a      	cmp	r2, r3
 8005720:	d103      	bne.n	800572a <xTaskRemoveFromEventList+0xa2>
 8005722:	6a3b      	ldr	r3, [r7, #32]
 8005724:	695a      	ldr	r2, [r3, #20]
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	605a      	str	r2, [r3, #4]
 800572a:	6a3b      	ldr	r3, [r7, #32]
 800572c:	2200      	movs	r2, #0
 800572e:	61da      	str	r2, [r3, #28]
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	1e5a      	subs	r2, r3, #1
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800573a:	6a3b      	ldr	r3, [r7, #32]
 800573c:	4618      	mov	r0, r3
 800573e:	f003 fb61 	bl	8008e04 <SEGGER_SYSVIEW_OnTaskStartReady>
 8005742:	6a3b      	ldr	r3, [r7, #32]
 8005744:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005746:	4b3c      	ldr	r3, [pc, #240]	@ (8005838 <xTaskRemoveFromEventList+0x1b0>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	429a      	cmp	r2, r3
 800574c:	d903      	bls.n	8005756 <xTaskRemoveFromEventList+0xce>
 800574e:	6a3b      	ldr	r3, [r7, #32]
 8005750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005752:	4a39      	ldr	r2, [pc, #228]	@ (8005838 <xTaskRemoveFromEventList+0x1b0>)
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	6a3b      	ldr	r3, [r7, #32]
 8005758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800575a:	4938      	ldr	r1, [pc, #224]	@ (800583c <xTaskRemoveFromEventList+0x1b4>)
 800575c:	4613      	mov	r3, r2
 800575e:	005b      	lsls	r3, r3, #1
 8005760:	4413      	add	r3, r2
 8005762:	00db      	lsls	r3, r3, #3
 8005764:	440b      	add	r3, r1
 8005766:	3304      	adds	r3, #4
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	613b      	str	r3, [r7, #16]
 800576c:	6a3b      	ldr	r3, [r7, #32]
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	611a      	str	r2, [r3, #16]
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	68da      	ldr	r2, [r3, #12]
 8005776:	6a3b      	ldr	r3, [r7, #32]
 8005778:	615a      	str	r2, [r3, #20]
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	6a3a      	ldr	r2, [r7, #32]
 8005780:	3208      	adds	r2, #8
 8005782:	609a      	str	r2, [r3, #8]
 8005784:	6a3b      	ldr	r3, [r7, #32]
 8005786:	f103 0208 	add.w	r2, r3, #8
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	60da      	str	r2, [r3, #12]
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005792:	4613      	mov	r3, r2
 8005794:	005b      	lsls	r3, r3, #1
 8005796:	4413      	add	r3, r2
 8005798:	00db      	lsls	r3, r3, #3
 800579a:	4a28      	ldr	r2, [pc, #160]	@ (800583c <xTaskRemoveFromEventList+0x1b4>)
 800579c:	441a      	add	r2, r3
 800579e:	6a3b      	ldr	r3, [r7, #32]
 80057a0:	61da      	str	r2, [r3, #28]
 80057a2:	6a3b      	ldr	r3, [r7, #32]
 80057a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057a6:	4925      	ldr	r1, [pc, #148]	@ (800583c <xTaskRemoveFromEventList+0x1b4>)
 80057a8:	4613      	mov	r3, r2
 80057aa:	005b      	lsls	r3, r3, #1
 80057ac:	4413      	add	r3, r2
 80057ae:	00db      	lsls	r3, r3, #3
 80057b0:	440b      	add	r3, r1
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6a3a      	ldr	r2, [r7, #32]
 80057b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80057b8:	1c59      	adds	r1, r3, #1
 80057ba:	4820      	ldr	r0, [pc, #128]	@ (800583c <xTaskRemoveFromEventList+0x1b4>)
 80057bc:	4613      	mov	r3, r2
 80057be:	005b      	lsls	r3, r3, #1
 80057c0:	4413      	add	r3, r2
 80057c2:	00db      	lsls	r3, r3, #3
 80057c4:	4403      	add	r3, r0
 80057c6:	6019      	str	r1, [r3, #0]
 80057c8:	e01b      	b.n	8005802 <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057ca:	4b1d      	ldr	r3, [pc, #116]	@ (8005840 <xTaskRemoveFromEventList+0x1b8>)
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	61bb      	str	r3, [r7, #24]
 80057d0:	6a3b      	ldr	r3, [r7, #32]
 80057d2:	69ba      	ldr	r2, [r7, #24]
 80057d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	68da      	ldr	r2, [r3, #12]
 80057da:	6a3b      	ldr	r3, [r7, #32]
 80057dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	6a3a      	ldr	r2, [r7, #32]
 80057e4:	3220      	adds	r2, #32
 80057e6:	609a      	str	r2, [r3, #8]
 80057e8:	6a3b      	ldr	r3, [r7, #32]
 80057ea:	f103 0220 	add.w	r2, r3, #32
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	60da      	str	r2, [r3, #12]
 80057f2:	6a3b      	ldr	r3, [r7, #32]
 80057f4:	4a12      	ldr	r2, [pc, #72]	@ (8005840 <xTaskRemoveFromEventList+0x1b8>)
 80057f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80057f8:	4b11      	ldr	r3, [pc, #68]	@ (8005840 <xTaskRemoveFromEventList+0x1b8>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	3301      	adds	r3, #1
 80057fe:	4a10      	ldr	r2, [pc, #64]	@ (8005840 <xTaskRemoveFromEventList+0x1b8>)
 8005800:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005802:	6a3b      	ldr	r3, [r7, #32]
 8005804:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005806:	4b0f      	ldr	r3, [pc, #60]	@ (8005844 <xTaskRemoveFromEventList+0x1bc>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580c:	429a      	cmp	r2, r3
 800580e:	d905      	bls.n	800581c <xTaskRemoveFromEventList+0x194>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8005810:	2301      	movs	r3, #1
 8005812:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8005814:	4b0c      	ldr	r3, [pc, #48]	@ (8005848 <xTaskRemoveFromEventList+0x1c0>)
 8005816:	2201      	movs	r2, #1
 8005818:	601a      	str	r2, [r3, #0]
 800581a:	e001      	b.n	8005820 <xTaskRemoveFromEventList+0x198>
        }
        else
        {
            xReturn = pdFALSE;
 800581c:	2300      	movs	r3, #0
 800581e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 8005820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005822:	4619      	mov	r1, r3
 8005824:	20e4      	movs	r0, #228	@ 0xe4
 8005826:	f003 f9f5 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800582c:	4618      	mov	r0, r3
 800582e:	3728      	adds	r7, #40	@ 0x28
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	20000814 	.word	0x20000814
 8005838:	200007e8 	.word	0x200007e8
 800583c:	20000210 	.word	0x20000210
 8005840:	20000788 	.word	0x20000788
 8005844:	20000208 	.word	0x20000208
 8005848:	200007f8 	.word	0x200007f8

0800584c <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b082      	sub	sp, #8
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005854:	4b08      	ldr	r3, [pc, #32]	@ (8005878 <vTaskInternalSetTimeOutState+0x2c>)
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800585c:	4b07      	ldr	r3, [pc, #28]	@ (800587c <vTaskInternalSetTimeOutState+0x30>)
 800585e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005862:	6879      	ldr	r1, [r7, #4]
 8005864:	e9c1 2302 	strd	r2, r3, [r1, #8]

    traceRETURN_vTaskInternalSetTimeOutState();
 8005868:	20e7      	movs	r0, #231	@ 0xe7
 800586a:	f003 f997 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
}
 800586e:	bf00      	nop
 8005870:	3708      	adds	r7, #8
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	200007fc 	.word	0x200007fc
 800587c:	200007e0 	.word	0x200007e0

08005880 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005880:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005884:	b08a      	sub	sp, #40	@ 0x28
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
 800588a:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d10b      	bne.n	80058aa <xTaskCheckForTimeOut+0x2a>
    __asm volatile
 8005892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005896:	f383 8811 	msr	BASEPRI, r3
 800589a:	f3bf 8f6f 	isb	sy
 800589e:	f3bf 8f4f 	dsb	sy
 80058a2:	60fb      	str	r3, [r7, #12]
}
 80058a4:	bf00      	nop
 80058a6:	bf00      	nop
 80058a8:	e7fd      	b.n	80058a6 <xTaskCheckForTimeOut+0x26>
    configASSERT( pxTicksToWait );
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10b      	bne.n	80058c8 <xTaskCheckForTimeOut+0x48>
    __asm volatile
 80058b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b4:	f383 8811 	msr	BASEPRI, r3
 80058b8:	f3bf 8f6f 	isb	sy
 80058bc:	f3bf 8f4f 	dsb	sy
 80058c0:	60bb      	str	r3, [r7, #8]
}
 80058c2:	bf00      	nop
 80058c4:	bf00      	nop
 80058c6:	e7fd      	b.n	80058c4 <xTaskCheckForTimeOut+0x44>

    taskENTER_CRITICAL();
 80058c8:	f000 fef4 	bl	80066b4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80058cc:	4b32      	ldr	r3, [pc, #200]	@ (8005998 <xTaskCheckForTimeOut+0x118>)
 80058ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d2:	e9c7 2306 	strd	r2, r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80058dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80058e0:	ebb0 0802 	subs.w	r8, r0, r2
 80058e4:	eb61 0903 	sbc.w	r9, r1, r3
 80058e8:	e9c7 8904 	strd	r8, r9, [r7, #16]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058f6:	bf08      	it	eq
 80058f8:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 80058fc:	d102      	bne.n	8005904 <xTaskCheckForTimeOut+0x84>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80058fe:	2300      	movs	r3, #0
 8005900:	627b      	str	r3, [r7, #36]	@ 0x24
 8005902:	e03b      	b.n	800597c <xTaskCheckForTimeOut+0xfc>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	4b24      	ldr	r3, [pc, #144]	@ (800599c <xTaskCheckForTimeOut+0x11c>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	429a      	cmp	r2, r3
 800590e:	d012      	beq.n	8005936 <xTaskCheckForTimeOut+0xb6>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005916:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800591a:	4290      	cmp	r0, r2
 800591c:	eb71 0303 	sbcs.w	r3, r1, r3
 8005920:	d309      	bcc.n	8005936 <xTaskCheckForTimeOut+0xb6>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8005922:	2301      	movs	r3, #1
 8005924:	627b      	str	r3, [r7, #36]	@ 0x24
            *pxTicksToWait = ( TickType_t ) 0;
 8005926:	6839      	ldr	r1, [r7, #0]
 8005928:	f04f 0200 	mov.w	r2, #0
 800592c:	f04f 0300 	mov.w	r3, #0
 8005930:	e9c1 2300 	strd	r2, r3, [r1]
 8005934:	e022      	b.n	800597c <xTaskCheckForTimeOut+0xfc>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005940:	4290      	cmp	r0, r2
 8005942:	eb71 0303 	sbcs.w	r3, r1, r3
 8005946:	d210      	bcs.n	800596a <xTaskCheckForTimeOut+0xea>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800594e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005952:	1a84      	subs	r4, r0, r2
 8005954:	eb61 0503 	sbc.w	r5, r1, r3
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	e9c3 4500 	strd	r4, r5, [r3]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7ff ff74 	bl	800584c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8005964:	2300      	movs	r3, #0
 8005966:	627b      	str	r3, [r7, #36]	@ 0x24
 8005968:	e008      	b.n	800597c <xTaskCheckForTimeOut+0xfc>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800596a:	6839      	ldr	r1, [r7, #0]
 800596c:	f04f 0200 	mov.w	r2, #0
 8005970:	f04f 0300 	mov.w	r3, #0
 8005974:	e9c1 2300 	strd	r2, r3, [r1]
            xReturn = pdTRUE;
 8005978:	2301      	movs	r3, #1
 800597a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    taskEXIT_CRITICAL();
 800597c:	f000 fecc 	bl	8006718 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 8005980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005982:	4619      	mov	r1, r3
 8005984:	20e8      	movs	r0, #232	@ 0xe8
 8005986:	f003 f945 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800598a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800598c:	4618      	mov	r0, r3
 800598e:	3728      	adds	r7, #40	@ 0x28
 8005990:	46bd      	mov	sp, r7
 8005992:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005996:	bf00      	nop
 8005998:	200007e0 	.word	0x200007e0
 800599c:	200007fc 	.word	0x200007fc

080059a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80059a4:	4b03      	ldr	r3, [pc, #12]	@ (80059b4 <vTaskMissedYield+0x14>)
 80059a6:	2201      	movs	r2, #1
 80059a8:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 80059aa:	20e9      	movs	r0, #233	@ 0xe9
 80059ac:	f003 f8f6 	bl	8008b9c <SEGGER_SYSVIEW_RecordEndCall>
}
 80059b0:	bf00      	nop
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	200007f8 	.word	0x200007f8

080059b8 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80059c0:	f000 f852 	bl	8005a68 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80059c4:	4b06      	ldr	r3, [pc, #24]	@ (80059e0 <prvIdleTask+0x28>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d9f9      	bls.n	80059c0 <prvIdleTask+0x8>
            {
                taskYIELD();
 80059cc:	4b05      	ldr	r3, [pc, #20]	@ (80059e4 <prvIdleTask+0x2c>)
 80059ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059d2:	601a      	str	r2, [r3, #0]
 80059d4:	f3bf 8f4f 	dsb	sy
 80059d8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80059dc:	e7f0      	b.n	80059c0 <prvIdleTask+0x8>
 80059de:	bf00      	nop
 80059e0:	20000210 	.word	0x20000210
 80059e4:	e000ed04 	.word	0xe000ed04

080059e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b082      	sub	sp, #8
 80059ec:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80059ee:	2300      	movs	r3, #0
 80059f0:	607b      	str	r3, [r7, #4]
 80059f2:	e00c      	b.n	8005a0e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	4613      	mov	r3, r2
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	4413      	add	r3, r2
 80059fc:	00db      	lsls	r3, r3, #3
 80059fe:	4a12      	ldr	r2, [pc, #72]	@ (8005a48 <prvInitialiseTaskLists+0x60>)
 8005a00:	4413      	add	r3, r2
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7fe fafc 	bl	8004000 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	607b      	str	r3, [r7, #4]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2b37      	cmp	r3, #55	@ 0x37
 8005a12:	d9ef      	bls.n	80059f4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005a14:	480d      	ldr	r0, [pc, #52]	@ (8005a4c <prvInitialiseTaskLists+0x64>)
 8005a16:	f7fe faf3 	bl	8004000 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005a1a:	480d      	ldr	r0, [pc, #52]	@ (8005a50 <prvInitialiseTaskLists+0x68>)
 8005a1c:	f7fe faf0 	bl	8004000 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8005a20:	480c      	ldr	r0, [pc, #48]	@ (8005a54 <prvInitialiseTaskLists+0x6c>)
 8005a22:	f7fe faed 	bl	8004000 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8005a26:	480c      	ldr	r0, [pc, #48]	@ (8005a58 <prvInitialiseTaskLists+0x70>)
 8005a28:	f7fe faea 	bl	8004000 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8005a2c:	480b      	ldr	r0, [pc, #44]	@ (8005a5c <prvInitialiseTaskLists+0x74>)
 8005a2e:	f7fe fae7 	bl	8004000 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8005a32:	4b0b      	ldr	r3, [pc, #44]	@ (8005a60 <prvInitialiseTaskLists+0x78>)
 8005a34:	4a05      	ldr	r2, [pc, #20]	@ (8005a4c <prvInitialiseTaskLists+0x64>)
 8005a36:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005a38:	4b0a      	ldr	r3, [pc, #40]	@ (8005a64 <prvInitialiseTaskLists+0x7c>)
 8005a3a:	4a05      	ldr	r2, [pc, #20]	@ (8005a50 <prvInitialiseTaskLists+0x68>)
 8005a3c:	601a      	str	r2, [r3, #0]
}
 8005a3e:	bf00      	nop
 8005a40:	3708      	adds	r7, #8
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	20000210 	.word	0x20000210
 8005a4c:	20000750 	.word	0x20000750
 8005a50:	20000768 	.word	0x20000768
 8005a54:	20000788 	.word	0x20000788
 8005a58:	200007a0 	.word	0x200007a0
 8005a5c:	200007c0 	.word	0x200007c0
 8005a60:	20000780 	.word	0x20000780
 8005a64:	20000784 	.word	0x20000784

08005a68 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b082      	sub	sp, #8
 8005a6c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a6e:	e019      	b.n	8005aa4 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8005a70:	f000 fe20 	bl	80066b4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005a74:	4b10      	ldr	r3, [pc, #64]	@ (8005ab8 <prvCheckTasksWaitingTermination+0x50>)
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	3308      	adds	r3, #8
 8005a80:	4618      	mov	r0, r3
 8005a82:	f7fe fb36 	bl	80040f2 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8005a86:	4b0d      	ldr	r3, [pc, #52]	@ (8005abc <prvCheckTasksWaitingTermination+0x54>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	4a0b      	ldr	r2, [pc, #44]	@ (8005abc <prvCheckTasksWaitingTermination+0x54>)
 8005a8e:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8005a90:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac0 <prvCheckTasksWaitingTermination+0x58>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	3b01      	subs	r3, #1
 8005a96:	4a0a      	ldr	r2, [pc, #40]	@ (8005ac0 <prvCheckTasksWaitingTermination+0x58>)
 8005a98:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8005a9a:	f000 fe3d 	bl	8006718 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f810 	bl	8005ac4 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005aa4:	4b06      	ldr	r3, [pc, #24]	@ (8005ac0 <prvCheckTasksWaitingTermination+0x58>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1e1      	bne.n	8005a70 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8005aac:	bf00      	nop
 8005aae:	bf00      	nop
 8005ab0:	3708      	adds	r7, #8
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	200007a0 	.word	0x200007a0
 8005abc:	200007d8 	.word	0x200007d8
 8005ac0:	200007b8 	.word	0x200007b8

08005ac4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	3360      	adds	r3, #96	@ 0x60
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f003 fba3 	bl	800921c <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d108      	bne.n	8005af2 <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f001 f845 	bl	8006b74 <vPortFree>
                vPortFree( pxTCB );
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f001 f842 	bl	8006b74 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8005af0:	e019      	b.n	8005b26 <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d103      	bne.n	8005b04 <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f001 f839 	bl	8006b74 <vPortFree>
    }
 8005b02:	e010      	b.n	8005b26 <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	d00b      	beq.n	8005b26 <prvDeleteTCB+0x62>
    __asm volatile
 8005b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b12:	f383 8811 	msr	BASEPRI, r3
 8005b16:	f3bf 8f6f 	isb	sy
 8005b1a:	f3bf 8f4f 	dsb	sy
 8005b1e:	60fb      	str	r3, [r7, #12]
}
 8005b20:	bf00      	nop
 8005b22:	bf00      	nop
 8005b24:	e7fd      	b.n	8005b22 <prvDeleteTCB+0x5e>
    }
 8005b26:	bf00      	nop
 8005b28:	3710      	adds	r7, #16
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
	...

08005b30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005b30:	b480      	push	{r7}
 8005b32:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b34:	4b0c      	ldr	r3, [pc, #48]	@ (8005b68 <prvResetNextTaskUnblockTime+0x38>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d107      	bne.n	8005b4e <prvResetNextTaskUnblockTime+0x1e>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8005b3e:	490b      	ldr	r1, [pc, #44]	@ (8005b6c <prvResetNextTaskUnblockTime+0x3c>)
 8005b40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b48:	e9c1 2300 	strd	r2, r3, [r1]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8005b4c:	e007      	b.n	8005b5e <prvResetNextTaskUnblockTime+0x2e>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005b4e:	4b06      	ldr	r3, [pc, #24]	@ (8005b68 <prvResetNextTaskUnblockTime+0x38>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b58:	4904      	ldr	r1, [pc, #16]	@ (8005b6c <prvResetNextTaskUnblockTime+0x3c>)
 8005b5a:	e9c1 2300 	strd	r2, r3, [r1]
}
 8005b5e:	bf00      	nop
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr
 8005b68:	20000780 	.word	0x20000780
 8005b6c:	20000808 	.word	0x20000808

08005b70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8005b76:	4b0d      	ldr	r3, [pc, #52]	@ (8005bac <xTaskGetSchedulerState+0x3c>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d102      	bne.n	8005b84 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	607b      	str	r3, [r7, #4]
 8005b82:	e008      	b.n	8005b96 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005b84:	4b0a      	ldr	r3, [pc, #40]	@ (8005bb0 <xTaskGetSchedulerState+0x40>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d102      	bne.n	8005b92 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	607b      	str	r3, [r7, #4]
 8005b90:	e001      	b.n	8005b96 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8005b92:	2300      	movs	r3, #0
 8005b94:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4619      	mov	r1, r3
 8005b9a:	20f5      	movs	r0, #245	@ 0xf5
 8005b9c:	f003 f83a 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8005ba0:	687b      	ldr	r3, [r7, #4]
    }
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3708      	adds	r7, #8
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	200007ec 	.word	0x200007ec
 8005bb0:	20000814 	.word	0x20000814

08005bb4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005bb4:	b5b0      	push	{r4, r5, r7, lr}
 8005bb6:	b08c      	sub	sp, #48	@ 0x30
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005bc0:	4b41      	ldr	r3, [pc, #260]	@ (8005cc8 <prvAddCurrentTaskToDelayedList+0x114>)
 8005bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    List_t * const pxDelayedList = pxDelayedTaskList;
 8005bca:	4b40      	ldr	r3, [pc, #256]	@ (8005ccc <prvAddCurrentTaskToDelayedList+0x118>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	627b      	str	r3, [r7, #36]	@ 0x24
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8005bd0:	4b3f      	ldr	r3, [pc, #252]	@ (8005cd0 <prvAddCurrentTaskToDelayedList+0x11c>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	623b      	str	r3, [r7, #32]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bd6:	4b3f      	ldr	r3, [pc, #252]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	3308      	adds	r3, #8
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7fe fa88 	bl	80040f2 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005be2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005be6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005bea:	bf08      	it	eq
 8005bec:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8005bf0:	d125      	bne.n	8005c3e <prvAddCurrentTaskToDelayedList+0x8a>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d022      	beq.n	8005c3e <prvAddCurrentTaskToDelayedList+0x8a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005bf8:	4b37      	ldr	r3, [pc, #220]	@ (8005cd8 <prvAddCurrentTaskToDelayedList+0x124>)
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	61fb      	str	r3, [r7, #28]
 8005bfe:	4b35      	ldr	r3, [pc, #212]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	69fa      	ldr	r2, [r7, #28]
 8005c04:	611a      	str	r2, [r3, #16]
 8005c06:	4b33      	ldr	r3, [pc, #204]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	69fa      	ldr	r2, [r7, #28]
 8005c0c:	68d2      	ldr	r2, [r2, #12]
 8005c0e:	615a      	str	r2, [r3, #20]
 8005c10:	4b30      	ldr	r3, [pc, #192]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	3208      	adds	r2, #8
 8005c1a:	609a      	str	r2, [r3, #8]
 8005c1c:	4b2d      	ldr	r3, [pc, #180]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f103 0208 	add.w	r2, r3, #8
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	60da      	str	r2, [r3, #12]
 8005c28:	4b2a      	ldr	r3, [pc, #168]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a2a      	ldr	r2, [pc, #168]	@ (8005cd8 <prvAddCurrentTaskToDelayedList+0x124>)
 8005c2e:	61da      	str	r2, [r3, #28]
 8005c30:	4b29      	ldr	r3, [pc, #164]	@ (8005cd8 <prvAddCurrentTaskToDelayedList+0x124>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	3301      	adds	r3, #1
 8005c36:	4a28      	ldr	r2, [pc, #160]	@ (8005cd8 <prvAddCurrentTaskToDelayedList+0x124>)
 8005c38:	6013      	str	r3, [r2, #0]
 8005c3a:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005c3c:	e03f      	b.n	8005cbe <prvAddCurrentTaskToDelayedList+0x10a>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8005c3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005c42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c46:	1884      	adds	r4, r0, r2
 8005c48:	eb41 0503 	adc.w	r5, r1, r3
 8005c4c:	e9c7 4504 	strd	r4, r5, [r7, #16]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005c50:	4b20      	ldr	r3, [pc, #128]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005c52:	6819      	ldr	r1, [r3, #0]
 8005c54:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005c58:	e9c1 2302 	strd	r2, r3, [r1, #8]
            if( xTimeToWake < xConstTickCount )
 8005c5c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005c60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c64:	4290      	cmp	r0, r2
 8005c66:	eb71 0303 	sbcs.w	r3, r1, r3
 8005c6a:	d20d      	bcs.n	8005c88 <prvAddCurrentTaskToDelayedList+0xd4>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8005c6c:	4b19      	ldr	r3, [pc, #100]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2104      	movs	r1, #4
 8005c72:	4618      	mov	r0, r3
 8005c74:	f003 f908 	bl	8008e88 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005c78:	4b16      	ldr	r3, [pc, #88]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	3308      	adds	r3, #8
 8005c7e:	4619      	mov	r1, r3
 8005c80:	6a38      	ldr	r0, [r7, #32]
 8005c82:	f7fe f9f1 	bl	8004068 <vListInsert>
}
 8005c86:	e01a      	b.n	8005cbe <prvAddCurrentTaskToDelayedList+0x10a>
                traceMOVED_TASK_TO_DELAYED_LIST();
 8005c88:	4b12      	ldr	r3, [pc, #72]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	2104      	movs	r1, #4
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f003 f8fa 	bl	8008e88 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005c94:	4b0f      	ldr	r3, [pc, #60]	@ (8005cd4 <prvAddCurrentTaskToDelayedList+0x120>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	3308      	adds	r3, #8
 8005c9a:	4619      	mov	r1, r3
 8005c9c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c9e:	f7fe f9e3 	bl	8004068 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8005ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8005cdc <prvAddCurrentTaskToDelayedList+0x128>)
 8005ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005cac:	4290      	cmp	r0, r2
 8005cae:	eb71 0303 	sbcs.w	r3, r1, r3
 8005cb2:	d204      	bcs.n	8005cbe <prvAddCurrentTaskToDelayedList+0x10a>
                    xNextTaskUnblockTime = xTimeToWake;
 8005cb4:	4909      	ldr	r1, [pc, #36]	@ (8005cdc <prvAddCurrentTaskToDelayedList+0x128>)
 8005cb6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005cba:	e9c1 2300 	strd	r2, r3, [r1]
}
 8005cbe:	bf00      	nop
 8005cc0:	3730      	adds	r7, #48	@ 0x30
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	200007e0 	.word	0x200007e0
 8005ccc:	20000780 	.word	0x20000780
 8005cd0:	20000784 	.word	0x20000784
 8005cd4:	20000208 	.word	0x20000208
 8005cd8:	200007c0 	.word	0x200007c0
 8005cdc:	20000808 	.word	0x20000808

08005ce0 <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 8005ce0:	b480      	push	{r7}
 8005ce2:	b085      	sub	sp, #20
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	4a07      	ldr	r2, [pc, #28]	@ (8005d0c <vApplicationGetIdleTaskMemory+0x2c>)
 8005cf0:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	4a06      	ldr	r2, [pc, #24]	@ (8005d10 <vApplicationGetIdleTaskMemory+0x30>)
 8005cf6:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2280      	movs	r2, #128	@ 0x80
 8005cfc:	601a      	str	r2, [r3, #0]
    }
 8005cfe:	bf00      	nop
 8005d00:	3714      	adds	r7, #20
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	20000818 	.word	0x20000818
 8005d10:	200008d0 	.word	0x200008d0

08005d14 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8005d14:	b480      	push	{r7}
 8005d16:	b085      	sub	sp, #20
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	4a07      	ldr	r2, [pc, #28]	@ (8005d40 <vApplicationGetTimerTaskMemory+0x2c>)
 8005d24:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	4a06      	ldr	r2, [pc, #24]	@ (8005d44 <vApplicationGetTimerTaskMemory+0x30>)
 8005d2a:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d32:	601a      	str	r2, [r3, #0]
    }
 8005d34:	bf00      	nop
 8005d36:	3714      	adds	r7, #20
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr
 8005d40:	20000ad0 	.word	0x20000ad0
 8005d44:	20000b88 	.word	0x20000b88

08005d48 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b08a      	sub	sp, #40	@ 0x28
 8005d4c:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8005d52:	f000 faf1 	bl	8006338 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8005d56:	4b20      	ldr	r3, [pc, #128]	@ (8005dd8 <xTimerCreateTimerTask+0x90>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d021      	beq.n	8005da2 <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 8005d62:	2300      	movs	r3, #0
 8005d64:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8005d66:	1d3a      	adds	r2, r7, #4
 8005d68:	f107 0108 	add.w	r1, r7, #8
 8005d6c:	f107 030c 	add.w	r3, r7, #12
 8005d70:	4618      	mov	r0, r3
 8005d72:	f7ff ffcf 	bl	8005d14 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8005d76:	6879      	ldr	r1, [r7, #4]
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	9202      	str	r2, [sp, #8]
 8005d7e:	9301      	str	r3, [sp, #4]
 8005d80:	2302      	movs	r3, #2
 8005d82:	9300      	str	r3, [sp, #0]
 8005d84:	2300      	movs	r3, #0
 8005d86:	460a      	mov	r2, r1
 8005d88:	4914      	ldr	r1, [pc, #80]	@ (8005ddc <xTimerCreateTimerTask+0x94>)
 8005d8a:	4815      	ldr	r0, [pc, #84]	@ (8005de0 <xTimerCreateTimerTask+0x98>)
 8005d8c:	f7fe fd71 	bl	8004872 <xTaskCreateStatic>
 8005d90:	4603      	mov	r3, r0
 8005d92:	4a14      	ldr	r2, [pc, #80]	@ (8005de4 <xTimerCreateTimerTask+0x9c>)
 8005d94:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 8005d96:	4b13      	ldr	r3, [pc, #76]	@ (8005de4 <xTimerCreateTimerTask+0x9c>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10b      	bne.n	8005dc0 <xTimerCreateTimerTask+0x78>
    __asm volatile
 8005da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dac:	f383 8811 	msr	BASEPRI, r3
 8005db0:	f3bf 8f6f 	isb	sy
 8005db4:	f3bf 8f4f 	dsb	sy
 8005db8:	613b      	str	r3, [r7, #16]
}
 8005dba:	bf00      	nop
 8005dbc:	bf00      	nop
 8005dbe:	e7fd      	b.n	8005dbc <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8005dc8:	f002 ff24 	bl	8008c14 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8005dcc:	697b      	ldr	r3, [r7, #20]
    }
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3718      	adds	r7, #24
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}
 8005dd6:	bf00      	nop
 8005dd8:	20000fc0 	.word	0x20000fc0
 8005ddc:	08009438 	.word	0x08009438
 8005de0:	08005ec1 	.word	0x08005ec1
 8005de4:	20000fc4 	.word	0x20000fc4

08005de8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8005de8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005dec:	b088      	sub	sp, #32
 8005dee:	af04      	add	r7, sp, #16
 8005df0:	60f8      	str	r0, [r7, #12]
 8005df2:	e9c7 2300 	strd	r2, r3, [r7]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005df6:	e00d      	b.n	8005e14 <prvReloadTimer+0x2c>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005dfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e02:	1884      	adds	r4, r0, r2
 8005e04:	eb41 0503 	adc.w	r5, r1, r3
 8005e08:	e9c7 4500 	strd	r4, r5, [r7]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e10:	68f8      	ldr	r0, [r7, #12]
 8005e12:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8005e1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e1e:	eb10 0802 	adds.w	r8, r0, r2
 8005e22:	eb41 0903 	adc.w	r9, r1, r3
 8005e26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005e2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e32:	e9cd 2300 	strd	r2, r3, [sp]
 8005e36:	4642      	mov	r2, r8
 8005e38:	464b      	mov	r3, r9
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 f906 	bl	800604c <prvInsertTimerInActiveList>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1d8      	bne.n	8005df8 <prvReloadTimer+0x10>
        }
    }
 8005e46:	bf00      	nop
 8005e48:	bf00      	nop
 8005e4a:	3710      	adds	r7, #16
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08005e54 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b088      	sub	sp, #32
 8005e58:	af02      	add	r7, sp, #8
 8005e5a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8005e5e:	e9c7 2300 	strd	r2, r3, [r7]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e62:	4b16      	ldr	r3, [pc, #88]	@ (8005ebc <prvProcessExpiredTimer+0x68>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	691b      	ldr	r3, [r3, #16]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	3308      	adds	r3, #8
 8005e70:	4618      	mov	r0, r3
 8005e72:	f7fe f93e 	bl	80040f2 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005e7c:	f003 0304 	and.w	r3, r3, #4
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d009      	beq.n	8005e98 <prvProcessExpiredTimer+0x44>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8005e84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e88:	e9cd 2300 	strd	r2, r3, [sp]
 8005e8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e90:	6978      	ldr	r0, [r7, #20]
 8005e92:	f7ff ffa9 	bl	8005de8 <prvReloadTimer>
 8005e96:	e008      	b.n	8005eaa <prvProcessExpiredTimer+0x56>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005e9e:	f023 0301 	bic.w	r3, r3, #1
 8005ea2:	b2da      	uxtb	r2, r3
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eae:	6978      	ldr	r0, [r7, #20]
 8005eb0:	4798      	blx	r3
    }
 8005eb2:	bf00      	nop
 8005eb4:	3718      	adds	r7, #24
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	20000fb8 	.word	0x20000fb8

08005ec0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ec8:	f107 030c 	add.w	r3, r7, #12
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f000 f869 	bl	8005fa4 <prvGetNextExpireTime>
 8005ed2:	e9c7 0104 	strd	r0, r1, [r7, #16]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	461a      	mov	r2, r3
 8005eda:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005ede:	f000 f805 	bl	8005eec <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8005ee2:	f000 f909 	bl	80060f8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ee6:	bf00      	nop
 8005ee8:	e7ee      	b.n	8005ec8 <prvTimerTask+0x8>
	...

08005eec <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005eee:	b08b      	sub	sp, #44	@ 0x2c
 8005ef0:	af02      	add	r7, sp, #8
 8005ef2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005ef8:	f7ff f836 	bl	8004f68 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005efc:	f107 0314 	add.w	r3, r7, #20
 8005f00:	4618      	mov	r0, r3
 8005f02:	f000 f87b 	bl	8005ffc <prvSampleTimeNow>
 8005f06:	e9c7 0106 	strd	r0, r1, [r7, #24]

            if( xTimerListsWereSwitched == pdFALSE )
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d13d      	bne.n	8005f8c <prvProcessTimerOrBlockTask+0xa0>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d110      	bne.n	8005f38 <prvProcessTimerOrBlockTask+0x4c>
 8005f16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f1a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005f1e:	4290      	cmp	r0, r2
 8005f20:	eb71 0303 	sbcs.w	r3, r1, r3
 8005f24:	d308      	bcc.n	8005f38 <prvProcessTimerOrBlockTask+0x4c>
                {
                    ( void ) xTaskResumeAll();
 8005f26:	f7ff f82d 	bl	8004f84 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005f2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f32:	f7ff ff8f 	bl	8005e54 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005f36:	e02b      	b.n	8005f90 <prvProcessTimerOrBlockTask+0xa4>
                    if( xListWasEmpty != pdFALSE )
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d008      	beq.n	8005f50 <prvProcessTimerOrBlockTask+0x64>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005f3e:	4b16      	ldr	r3, [pc, #88]	@ (8005f98 <prvProcessTimerOrBlockTask+0xac>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d101      	bne.n	8005f4c <prvProcessTimerOrBlockTask+0x60>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e000      	b.n	8005f4e <prvProcessTimerOrBlockTask+0x62>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	607b      	str	r3, [r7, #4]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005f50:	4b12      	ldr	r3, [pc, #72]	@ (8005f9c <prvProcessTimerOrBlockTask+0xb0>)
 8005f52:	681e      	ldr	r6, [r3, #0]
 8005f54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f5c:	1a84      	subs	r4, r0, r2
 8005f5e:	eb61 0503 	sbc.w	r5, r1, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	9300      	str	r3, [sp, #0]
 8005f66:	4622      	mov	r2, r4
 8005f68:	462b      	mov	r3, r5
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	f7fe fbe6 	bl	800473c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005f70:	f7ff f808 	bl	8004f84 <xTaskResumeAll>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d10a      	bne.n	8005f90 <prvProcessTimerOrBlockTask+0xa4>
                        taskYIELD_WITHIN_API();
 8005f7a:	4b09      	ldr	r3, [pc, #36]	@ (8005fa0 <prvProcessTimerOrBlockTask+0xb4>)
 8005f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f80:	601a      	str	r2, [r3, #0]
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	f3bf 8f6f 	isb	sy
    }
 8005f8a:	e001      	b.n	8005f90 <prvProcessTimerOrBlockTask+0xa4>
                ( void ) xTaskResumeAll();
 8005f8c:	f7fe fffa 	bl	8004f84 <xTaskResumeAll>
    }
 8005f90:	bf00      	nop
 8005f92:	3724      	adds	r7, #36	@ 0x24
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f98:	20000fbc 	.word	0x20000fbc
 8005f9c:	20000fc0 	.word	0x20000fc0
 8005fa0:	e000ed04 	.word	0xe000ed04

08005fa4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005fac:	4b12      	ldr	r3, [pc, #72]	@ (8005ff8 <prvGetNextExpireTime+0x54>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <prvGetNextExpireTime+0x16>
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	e000      	b.n	8005fbc <prvGetNextExpireTime+0x18>
 8005fba:	2200      	movs	r2, #0
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d107      	bne.n	8005fd8 <prvGetNextExpireTime+0x34>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff8 <prvGetNextExpireTime+0x54>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	691b      	ldr	r3, [r3, #16]
 8005fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd2:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8005fd6:	e005      	b.n	8005fe4 <prvGetNextExpireTime+0x40>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8005fd8:	f04f 0200 	mov.w	r2, #0
 8005fdc:	f04f 0300 	mov.w	r3, #0
 8005fe0:	e9c7 2302 	strd	r2, r3, [r7, #8]
        }

        return xNextExpireTime;
 8005fe4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    }
 8005fe8:	4610      	mov	r0, r2
 8005fea:	4619      	mov	r1, r3
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	20000fb8 	.word	0x20000fb8

08005ffc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b084      	sub	sp, #16
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8006004:	f7ff f8de 	bl	80051c4 <xTaskGetTickCount>
 8006008:	e9c7 0102 	strd	r0, r1, [r7, #8]

        if( xTimeNow < xLastTime )
 800600c:	4b0e      	ldr	r3, [pc, #56]	@ (8006048 <prvSampleTimeNow+0x4c>)
 800600e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006012:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006016:	4290      	cmp	r0, r2
 8006018:	eb71 0303 	sbcs.w	r3, r1, r3
 800601c:	d205      	bcs.n	800602a <prvSampleTimeNow+0x2e>
        {
            prvSwitchTimerLists();
 800601e:	f000 f961 	bl	80062e4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2201      	movs	r2, #1
 8006026:	601a      	str	r2, [r3, #0]
 8006028:	e002      	b.n	8006030 <prvSampleTimeNow+0x34>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8006030:	4905      	ldr	r1, [pc, #20]	@ (8006048 <prvSampleTimeNow+0x4c>)
 8006032:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006036:	e9c1 2300 	strd	r2, r3, [r1]

        return xTimeNow;
 800603a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    }
 800603e:	4610      	mov	r0, r2
 8006040:	4619      	mov	r1, r3
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	20000fc8 	.word	0x20000fc8

0800604c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800604c:	b5b0      	push	{r4, r5, r7, lr}
 800604e:	b086      	sub	sp, #24
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	e9c7 2300 	strd	r2, r3, [r7]
        BaseType_t xProcessTimerNow = pdFALSE;
 8006058:	2300      	movs	r3, #0
 800605a:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800605c:	68f9      	ldr	r1, [r7, #12]
 800605e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006062:	e9c1 2302 	strd	r2, r3, [r1, #8]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	619a      	str	r2, [r3, #24]

        if( xNextExpiryTime <= xTimeNow )
 800606c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006070:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006074:	4290      	cmp	r0, r2
 8006076:	eb71 0303 	sbcs.w	r3, r1, r3
 800607a:	d319      	bcc.n	80060b0 <prvInsertTimerInActiveList+0x64>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800607c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006080:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006084:	1a84      	subs	r4, r0, r2
 8006086:	eb61 0503 	sbc.w	r5, r1, r3
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006090:	4294      	cmp	r4, r2
 8006092:	eb75 0303 	sbcs.w	r3, r5, r3
 8006096:	d302      	bcc.n	800609e <prvInsertTimerInActiveList+0x52>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8006098:	2301      	movs	r3, #1
 800609a:	617b      	str	r3, [r7, #20]
 800609c:	e023      	b.n	80060e6 <prvInsertTimerInActiveList+0x9a>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800609e:	4b14      	ldr	r3, [pc, #80]	@ (80060f0 <prvInsertTimerInActiveList+0xa4>)
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	3308      	adds	r3, #8
 80060a6:	4619      	mov	r1, r3
 80060a8:	4610      	mov	r0, r2
 80060aa:	f7fd ffdd 	bl	8004068 <vListInsert>
 80060ae:	e01a      	b.n	80060e6 <prvInsertTimerInActiveList+0x9a>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80060b0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80060b4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80060b8:	4290      	cmp	r0, r2
 80060ba:	eb71 0303 	sbcs.w	r3, r1, r3
 80060be:	d20a      	bcs.n	80060d6 <prvInsertTimerInActiveList+0x8a>
 80060c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060c4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80060c8:	4290      	cmp	r0, r2
 80060ca:	eb71 0303 	sbcs.w	r3, r1, r3
 80060ce:	d302      	bcc.n	80060d6 <prvInsertTimerInActiveList+0x8a>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80060d0:	2301      	movs	r3, #1
 80060d2:	617b      	str	r3, [r7, #20]
 80060d4:	e007      	b.n	80060e6 <prvInsertTimerInActiveList+0x9a>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80060d6:	4b07      	ldr	r3, [pc, #28]	@ (80060f4 <prvInsertTimerInActiveList+0xa8>)
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	3308      	adds	r3, #8
 80060de:	4619      	mov	r1, r3
 80060e0:	4610      	mov	r0, r2
 80060e2:	f7fd ffc1 	bl	8004068 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80060e6:	697b      	ldr	r3, [r7, #20]
    }
 80060e8:	4618      	mov	r0, r3
 80060ea:	3718      	adds	r7, #24
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bdb0      	pop	{r4, r5, r7, pc}
 80060f0:	20000fbc 	.word	0x20000fbc
 80060f4:	20000fb8 	.word	0x20000fb8

080060f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80060f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060fc:	b092      	sub	sp, #72	@ 0x48
 80060fe:	af04      	add	r7, sp, #16
        DaemonTaskMessage_t xMessage = { 0 };
 8006100:	f107 0308 	add.w	r3, r7, #8
 8006104:	2200      	movs	r2, #0
 8006106:	601a      	str	r2, [r3, #0]
 8006108:	605a      	str	r2, [r3, #4]
 800610a:	609a      	str	r2, [r3, #8]
 800610c:	60da      	str	r2, [r3, #12]
 800610e:	611a      	str	r2, [r3, #16]
 8006110:	615a      	str	r2, [r3, #20]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8006112:	e0d0      	b.n	80062b6 <prvProcessReceivedCommands+0x1be>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	2b00      	cmp	r3, #0
 8006118:	f2c0 80cd 	blt.w	80062b6 <prvProcessReceivedCommands+0x1be>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	637b      	str	r3, [r7, #52]	@ 0x34

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8006120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006122:	69db      	ldr	r3, [r3, #28]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d004      	beq.n	8006132 <prvProcessReceivedCommands+0x3a>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800612a:	3308      	adds	r3, #8
 800612c:	4618      	mov	r0, r3
 800612e:	f7fd ffe0 	bl	80040f2 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006132:	1d3b      	adds	r3, r7, #4
 8006134:	4618      	mov	r0, r3
 8006136:	f7ff ff61 	bl	8005ffc <prvSampleTimeNow>
 800613a:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28

                switch( xMessage.xMessageID )
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	3b01      	subs	r3, #1
 8006142:	2b08      	cmp	r3, #8
 8006144:	f200 80b4 	bhi.w	80062b0 <prvProcessReceivedCommands+0x1b8>
 8006148:	a201      	add	r2, pc, #4	@ (adr r2, 8006150 <prvProcessReceivedCommands+0x58>)
 800614a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800614e:	bf00      	nop
 8006150:	08006175 	.word	0x08006175
 8006154:	08006175 	.word	0x08006175
 8006158:	08006207 	.word	0x08006207
 800615c:	0800621b 	.word	0x0800621b
 8006160:	08006287 	.word	0x08006287
 8006164:	08006175 	.word	0x08006175
 8006168:	08006175 	.word	0x08006175
 800616c:	08006207 	.word	0x08006207
 8006170:	0800621b 	.word	0x0800621b
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8006174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006176:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800617a:	f043 0301 	orr.w	r3, r3, #1
 800617e:	b2da      	uxtb	r2, r3
 8006180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006182:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006186:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800618a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800618c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006190:	1884      	adds	r4, r0, r2
 8006192:	eb41 0503 	adc.w	r5, r1, r3
 8006196:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800619a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800619e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80061a2:	e9cd 2300 	strd	r2, r3, [sp]
 80061a6:	4622      	mov	r2, r4
 80061a8:	462b      	mov	r3, r5
 80061aa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80061ac:	f7ff ff4e 	bl	800604c <prvInsertTimerInActiveList>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d07e      	beq.n	80062b4 <prvProcessReceivedCommands+0x1bc>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80061b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061b8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80061bc:	f003 0304 	and.w	r3, r3, #4
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d012      	beq.n	80061ea <prvProcessReceivedCommands+0xf2>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80061c4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80061c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80061ce:	eb10 0802 	adds.w	r8, r0, r2
 80061d2:	eb41 0903 	adc.w	r9, r1, r3
 80061d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80061da:	e9cd 2300 	strd	r2, r3, [sp]
 80061de:	4642      	mov	r2, r8
 80061e0:	464b      	mov	r3, r9
 80061e2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80061e4:	f7ff fe00 	bl	8005de8 <prvReloadTimer>
 80061e8:	e008      	b.n	80061fc <prvProcessReceivedCommands+0x104>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80061ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ec:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80061f0:	f023 0301 	bic.w	r3, r3, #1
 80061f4:	b2da      	uxtb	r2, r3
 80061f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006200:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006202:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8006204:	e056      	b.n	80062b4 <prvProcessReceivedCommands+0x1bc>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006208:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800620c:	f023 0301 	bic.w	r3, r3, #1
 8006210:	b2da      	uxtb	r2, r3
 8006212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        break;
 8006218:	e04d      	b.n	80062b6 <prvProcessReceivedCommands+0x1be>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800621a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800621c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006220:	f043 0301 	orr.w	r3, r3, #1
 8006224:	b2da      	uxtb	r2, r3
 8006226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006228:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800622c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006230:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006232:	e9c1 2308 	strd	r2, r3, [r1, #32]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006238:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800623c:	4313      	orrs	r3, r2
 800623e:	d10b      	bne.n	8006258 <prvProcessReceivedCommands+0x160>
    __asm volatile
 8006240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006244:	f383 8811 	msr	BASEPRI, r3
 8006248:	f3bf 8f6f 	isb	sy
 800624c:	f3bf 8f4f 	dsb	sy
 8006250:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006252:	bf00      	nop
 8006254:	bf00      	nop
 8006256:	e7fd      	b.n	8006254 <prvProcessReceivedCommands+0x15c>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800625a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800625e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006262:	eb10 0a02 	adds.w	sl, r0, r2
 8006266:	eb41 0b03 	adc.w	fp, r1, r3
 800626a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800626e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006272:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006276:	e9cd 2300 	strd	r2, r3, [sp]
 800627a:	4652      	mov	r2, sl
 800627c:	465b      	mov	r3, fp
 800627e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006280:	f7ff fee4 	bl	800604c <prvInsertTimerInActiveList>
                        break;
 8006284:	e017      	b.n	80062b6 <prvProcessReceivedCommands+0x1be>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006288:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800628c:	f003 0302 	and.w	r3, r3, #2
 8006290:	2b00      	cmp	r3, #0
 8006292:	d103      	bne.n	800629c <prvProcessReceivedCommands+0x1a4>
                            {
                                vPortFree( pxTimer );
 8006294:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006296:	f000 fc6d 	bl	8006b74 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800629a:	e00c      	b.n	80062b6 <prvProcessReceivedCommands+0x1be>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800629c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800629e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80062a2:	f023 0301 	bic.w	r3, r3, #1
 80062a6:	b2da      	uxtb	r2, r3
 80062a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        break;
 80062ae:	e002      	b.n	80062b6 <prvProcessReceivedCommands+0x1be>

                    default:
                        /* Don't expect to get here. */
                        break;
 80062b0:	bf00      	nop
 80062b2:	e000      	b.n	80062b6 <prvProcessReceivedCommands+0x1be>
                        break;
 80062b4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80062b6:	4b0a      	ldr	r3, [pc, #40]	@ (80062e0 <prvProcessReceivedCommands+0x1e8>)
 80062b8:	6818      	ldr	r0, [r3, #0]
 80062ba:	f107 0108 	add.w	r1, r7, #8
 80062be:	f04f 0200 	mov.w	r2, #0
 80062c2:	f04f 0300 	mov.w	r3, #0
 80062c6:	f7fe f867 	bl	8004398 <xQueueReceive>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f47f af21 	bne.w	8006114 <prvProcessReceivedCommands+0x1c>
                }
            }
        }
    }
 80062d2:	bf00      	nop
 80062d4:	bf00      	nop
 80062d6:	3738      	adds	r7, #56	@ 0x38
 80062d8:	46bd      	mov	sp, r7
 80062da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062de:	bf00      	nop
 80062e0:	20000fc0 	.word	0x20000fc0

080062e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80062ea:	e00e      	b.n	800630a <prvSwitchTimerLists+0x26>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062ec:	4b10      	ldr	r3, [pc, #64]	@ (8006330 <prvSwitchTimerLists+0x4c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f6:	e9c7 2300 	strd	r2, r3, [r7]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80062fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80062fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006302:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006306:	f7ff fda5 	bl	8005e54 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800630a:	4b09      	ldr	r3, [pc, #36]	@ (8006330 <prvSwitchTimerLists+0x4c>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1eb      	bne.n	80062ec <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8006314:	4b06      	ldr	r3, [pc, #24]	@ (8006330 <prvSwitchTimerLists+0x4c>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	60fb      	str	r3, [r7, #12]
        pxCurrentTimerList = pxOverflowTimerList;
 800631a:	4b06      	ldr	r3, [pc, #24]	@ (8006334 <prvSwitchTimerLists+0x50>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a04      	ldr	r2, [pc, #16]	@ (8006330 <prvSwitchTimerLists+0x4c>)
 8006320:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006322:	4a04      	ldr	r2, [pc, #16]	@ (8006334 <prvSwitchTimerLists+0x50>)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6013      	str	r3, [r2, #0]
    }
 8006328:	bf00      	nop
 800632a:	3710      	adds	r7, #16
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}
 8006330:	20000fb8 	.word	0x20000fb8
 8006334:	20000fbc 	.word	0x20000fbc

08006338 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800633e:	f000 f9b9 	bl	80066b4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8006342:	4b15      	ldr	r3, [pc, #84]	@ (8006398 <prvCheckForValidListAndQueue+0x60>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d120      	bne.n	800638c <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 800634a:	4814      	ldr	r0, [pc, #80]	@ (800639c <prvCheckForValidListAndQueue+0x64>)
 800634c:	f7fd fe58 	bl	8004000 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8006350:	4813      	ldr	r0, [pc, #76]	@ (80063a0 <prvCheckForValidListAndQueue+0x68>)
 8006352:	f7fd fe55 	bl	8004000 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8006356:	4b13      	ldr	r3, [pc, #76]	@ (80063a4 <prvCheckForValidListAndQueue+0x6c>)
 8006358:	4a10      	ldr	r2, [pc, #64]	@ (800639c <prvCheckForValidListAndQueue+0x64>)
 800635a:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800635c:	4b12      	ldr	r3, [pc, #72]	@ (80063a8 <prvCheckForValidListAndQueue+0x70>)
 800635e:	4a10      	ldr	r2, [pc, #64]	@ (80063a0 <prvCheckForValidListAndQueue+0x68>)
 8006360:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006362:	2300      	movs	r3, #0
 8006364:	9300      	str	r3, [sp, #0]
 8006366:	4b11      	ldr	r3, [pc, #68]	@ (80063ac <prvCheckForValidListAndQueue+0x74>)
 8006368:	4a11      	ldr	r2, [pc, #68]	@ (80063b0 <prvCheckForValidListAndQueue+0x78>)
 800636a:	2118      	movs	r1, #24
 800636c:	200a      	movs	r0, #10
 800636e:	f7fd ff85 	bl	800427c <xQueueGenericCreateStatic>
 8006372:	4603      	mov	r3, r0
 8006374:	4a08      	ldr	r2, [pc, #32]	@ (8006398 <prvCheckForValidListAndQueue+0x60>)
 8006376:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8006378:	4b07      	ldr	r3, [pc, #28]	@ (8006398 <prvCheckForValidListAndQueue+0x60>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d005      	beq.n	800638c <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006380:	4b05      	ldr	r3, [pc, #20]	@ (8006398 <prvCheckForValidListAndQueue+0x60>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	490b      	ldr	r1, [pc, #44]	@ (80063b4 <prvCheckForValidListAndQueue+0x7c>)
 8006386:	4618      	mov	r0, r3
 8006388:	f7fe f988 	bl	800469c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800638c:	f000 f9c4 	bl	8006718 <vPortExitCritical>
    }
 8006390:	bf00      	nop
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	20000fc0 	.word	0x20000fc0
 800639c:	20000f88 	.word	0x20000f88
 80063a0:	20000fa0 	.word	0x20000fa0
 80063a4:	20000fb8 	.word	0x20000fb8
 80063a8:	20000fbc 	.word	0x20000fbc
 80063ac:	200010c0 	.word	0x200010c0
 80063b0:	20000fd0 	.word	0x20000fd0
 80063b4:	08009440 	.word	0x08009440

080063b8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80063b8:	b480      	push	{r7}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	3b04      	subs	r3, #4
 80063c8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80063d0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	3b04      	subs	r3, #4
 80063d6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	f023 0201 	bic.w	r2, r3, #1
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	3b04      	subs	r3, #4
 80063e6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80063e8:	4a0c      	ldr	r2, [pc, #48]	@ (800641c <pxPortInitialiseStack+0x64>)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	3b14      	subs	r3, #20
 80063f2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	3b04      	subs	r3, #4
 80063fe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f06f 0202 	mvn.w	r2, #2
 8006406:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	3b20      	subs	r3, #32
 800640c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800640e:	68fb      	ldr	r3, [r7, #12]
}
 8006410:	4618      	mov	r0, r3
 8006412:	3714      	adds	r7, #20
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr
 800641c:	08006421 	.word	0x08006421

08006420 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8006426:	2300      	movs	r3, #0
 8006428:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800642a:	4b13      	ldr	r3, [pc, #76]	@ (8006478 <prvTaskExitError+0x58>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006432:	d00b      	beq.n	800644c <prvTaskExitError+0x2c>
    __asm volatile
 8006434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006438:	f383 8811 	msr	BASEPRI, r3
 800643c:	f3bf 8f6f 	isb	sy
 8006440:	f3bf 8f4f 	dsb	sy
 8006444:	60fb      	str	r3, [r7, #12]
}
 8006446:	bf00      	nop
 8006448:	bf00      	nop
 800644a:	e7fd      	b.n	8006448 <prvTaskExitError+0x28>
    __asm volatile
 800644c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006450:	f383 8811 	msr	BASEPRI, r3
 8006454:	f3bf 8f6f 	isb	sy
 8006458:	f3bf 8f4f 	dsb	sy
 800645c:	60bb      	str	r3, [r7, #8]
}
 800645e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8006460:	bf00      	nop
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d0fc      	beq.n	8006462 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8006468:	bf00      	nop
 800646a:	bf00      	nop
 800646c:	3714      	adds	r7, #20
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	2000000c 	.word	0x2000000c
 800647c:	00000000 	.word	0x00000000

08006480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8006480:	4b07      	ldr	r3, [pc, #28]	@ (80064a0 <pxCurrentTCBConst2>)
 8006482:	6819      	ldr	r1, [r3, #0]
 8006484:	6808      	ldr	r0, [r1, #0]
 8006486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800648a:	f380 8809 	msr	PSP, r0
 800648e:	f3bf 8f6f 	isb	sy
 8006492:	f04f 0000 	mov.w	r0, #0
 8006496:	f380 8811 	msr	BASEPRI, r0
 800649a:	4770      	bx	lr
 800649c:	f3af 8000 	nop.w

080064a0 <pxCurrentTCBConst2>:
 80064a0:	20000208 	.word	0x20000208
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 80064a4:	bf00      	nop
 80064a6:	bf00      	nop

080064a8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80064a8:	4808      	ldr	r0, [pc, #32]	@ (80064cc <prvPortStartFirstTask+0x24>)
 80064aa:	6800      	ldr	r0, [r0, #0]
 80064ac:	6800      	ldr	r0, [r0, #0]
 80064ae:	f380 8808 	msr	MSP, r0
 80064b2:	f04f 0000 	mov.w	r0, #0
 80064b6:	f380 8814 	msr	CONTROL, r0
 80064ba:	b662      	cpsie	i
 80064bc:	b661      	cpsie	f
 80064be:	f3bf 8f4f 	dsb	sy
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	df00      	svc	0
 80064c8:	bf00      	nop
 80064ca:	0000      	.short	0x0000
 80064cc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 80064d0:	bf00      	nop
 80064d2:	bf00      	nop

080064d4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b08c      	sub	sp, #48	@ 0x30
 80064d8:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80064da:	4b69      	ldr	r3, [pc, #420]	@ (8006680 <xPortStartScheduler+0x1ac>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a69      	ldr	r2, [pc, #420]	@ (8006684 <xPortStartScheduler+0x1b0>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d10b      	bne.n	80064fc <xPortStartScheduler+0x28>
    __asm volatile
 80064e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	623b      	str	r3, [r7, #32]
}
 80064f6:	bf00      	nop
 80064f8:	bf00      	nop
 80064fa:	e7fd      	b.n	80064f8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80064fc:	4b60      	ldr	r3, [pc, #384]	@ (8006680 <xPortStartScheduler+0x1ac>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a61      	ldr	r2, [pc, #388]	@ (8006688 <xPortStartScheduler+0x1b4>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d10b      	bne.n	800651e <xPortStartScheduler+0x4a>
    __asm volatile
 8006506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800650a:	f383 8811 	msr	BASEPRI, r3
 800650e:	f3bf 8f6f 	isb	sy
 8006512:	f3bf 8f4f 	dsb	sy
 8006516:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006518:	bf00      	nop
 800651a:	bf00      	nop
 800651c:	e7fd      	b.n	800651a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800651e:	4b5b      	ldr	r3, [pc, #364]	@ (800668c <xPortStartScheduler+0x1b8>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8006524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006526:	332c      	adds	r3, #44	@ 0x2c
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a59      	ldr	r2, [pc, #356]	@ (8006690 <xPortStartScheduler+0x1bc>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d00b      	beq.n	8006548 <xPortStartScheduler+0x74>
    __asm volatile
 8006530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006534:	f383 8811 	msr	BASEPRI, r3
 8006538:	f3bf 8f6f 	isb	sy
 800653c:	f3bf 8f4f 	dsb	sy
 8006540:	61fb      	str	r3, [r7, #28]
}
 8006542:	bf00      	nop
 8006544:	bf00      	nop
 8006546:	e7fd      	b.n	8006544 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8006548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800654a:	3338      	adds	r3, #56	@ 0x38
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a51      	ldr	r2, [pc, #324]	@ (8006694 <xPortStartScheduler+0x1c0>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d00b      	beq.n	800656c <xPortStartScheduler+0x98>
    __asm volatile
 8006554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006558:	f383 8811 	msr	BASEPRI, r3
 800655c:	f3bf 8f6f 	isb	sy
 8006560:	f3bf 8f4f 	dsb	sy
 8006564:	61bb      	str	r3, [r7, #24]
}
 8006566:	bf00      	nop
 8006568:	bf00      	nop
 800656a:	e7fd      	b.n	8006568 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800656c:	2300      	movs	r3, #0
 800656e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006570:	4b49      	ldr	r3, [pc, #292]	@ (8006698 <xPortStartScheduler+0x1c4>)
 8006572:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8006574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	b2db      	uxtb	r3, r3
 800657a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800657c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657e:	22ff      	movs	r2, #255	@ 0xff
 8006580:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	b2db      	uxtb	r3, r3
 8006588:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800658a:	79fb      	ldrb	r3, [r7, #7]
 800658c:	b2db      	uxtb	r3, r3
 800658e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006592:	b2da      	uxtb	r2, r3
 8006594:	4b41      	ldr	r3, [pc, #260]	@ (800669c <xPortStartScheduler+0x1c8>)
 8006596:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8006598:	4b40      	ldr	r3, [pc, #256]	@ (800669c <xPortStartScheduler+0x1c8>)
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d10b      	bne.n	80065b8 <xPortStartScheduler+0xe4>
    __asm volatile
 80065a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a4:	f383 8811 	msr	BASEPRI, r3
 80065a8:	f3bf 8f6f 	isb	sy
 80065ac:	f3bf 8f4f 	dsb	sy
 80065b0:	617b      	str	r3, [r7, #20]
}
 80065b2:	bf00      	nop
 80065b4:	bf00      	nop
 80065b6:	e7fd      	b.n	80065b4 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 80065b8:	79fb      	ldrb	r3, [r7, #7]
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	43db      	mvns	r3, r3
 80065be:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d013      	beq.n	80065ee <xPortStartScheduler+0x11a>
    __asm volatile
 80065c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ca:	f383 8811 	msr	BASEPRI, r3
 80065ce:	f3bf 8f6f 	isb	sy
 80065d2:	f3bf 8f4f 	dsb	sy
 80065d6:	613b      	str	r3, [r7, #16]
}
 80065d8:	bf00      	nop
 80065da:	bf00      	nop
 80065dc:	e7fd      	b.n	80065da <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	3301      	adds	r3, #1
 80065e2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80065e4:	79fb      	ldrb	r3, [r7, #7]
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	005b      	lsls	r3, r3, #1
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065ee:	79fb      	ldrb	r3, [r7, #7]
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065f6:	2b80      	cmp	r3, #128	@ 0x80
 80065f8:	d0f1      	beq.n	80065de <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	2b08      	cmp	r3, #8
 80065fe:	d103      	bne.n	8006608 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8006600:	4b27      	ldr	r3, [pc, #156]	@ (80066a0 <xPortStartScheduler+0x1cc>)
 8006602:	2200      	movs	r2, #0
 8006604:	601a      	str	r2, [r3, #0]
 8006606:	e004      	b.n	8006612 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	f1c3 0307 	rsb	r3, r3, #7
 800660e:	4a24      	ldr	r2, [pc, #144]	@ (80066a0 <xPortStartScheduler+0x1cc>)
 8006610:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006612:	4b23      	ldr	r3, [pc, #140]	@ (80066a0 <xPortStartScheduler+0x1cc>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	021b      	lsls	r3, r3, #8
 8006618:	4a21      	ldr	r2, [pc, #132]	@ (80066a0 <xPortStartScheduler+0x1cc>)
 800661a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800661c:	4b20      	ldr	r3, [pc, #128]	@ (80066a0 <xPortStartScheduler+0x1cc>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006624:	4a1e      	ldr	r2, [pc, #120]	@ (80066a0 <xPortStartScheduler+0x1cc>)
 8006626:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8006628:	7bfb      	ldrb	r3, [r7, #15]
 800662a:	b2da      	uxtb	r2, r3
 800662c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8006630:	4b1c      	ldr	r3, [pc, #112]	@ (80066a4 <xPortStartScheduler+0x1d0>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a1b      	ldr	r2, [pc, #108]	@ (80066a4 <xPortStartScheduler+0x1d0>)
 8006636:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800663a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800663c:	4b19      	ldr	r3, [pc, #100]	@ (80066a4 <xPortStartScheduler+0x1d0>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a18      	ldr	r2, [pc, #96]	@ (80066a4 <xPortStartScheduler+0x1d0>)
 8006642:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006646:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8006648:	4b17      	ldr	r3, [pc, #92]	@ (80066a8 <xPortStartScheduler+0x1d4>)
 800664a:	2200      	movs	r2, #0
 800664c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800664e:	f000 f8ed 	bl	800682c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8006652:	4b16      	ldr	r3, [pc, #88]	@ (80066ac <xPortStartScheduler+0x1d8>)
 8006654:	2200      	movs	r2, #0
 8006656:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8006658:	f000 f90c 	bl	8006874 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800665c:	4b14      	ldr	r3, [pc, #80]	@ (80066b0 <xPortStartScheduler+0x1dc>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a13      	ldr	r2, [pc, #76]	@ (80066b0 <xPortStartScheduler+0x1dc>)
 8006662:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006666:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8006668:	f7ff ff1e 	bl	80064a8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800666c:	f7fe ff20 	bl	80054b0 <vTaskSwitchContext>
    prvTaskExitError();
 8006670:	f7ff fed6 	bl	8006420 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	3730      	adds	r7, #48	@ 0x30
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	e000ed00 	.word	0xe000ed00
 8006684:	410fc271 	.word	0x410fc271
 8006688:	410fc270 	.word	0x410fc270
 800668c:	e000ed08 	.word	0xe000ed08
 8006690:	08006481 	.word	0x08006481
 8006694:	08006771 	.word	0x08006771
 8006698:	e000e400 	.word	0xe000e400
 800669c:	20001118 	.word	0x20001118
 80066a0:	2000111c 	.word	0x2000111c
 80066a4:	e000ed20 	.word	0xe000ed20
 80066a8:	e000ed1c 	.word	0xe000ed1c
 80066ac:	2000000c 	.word	0x2000000c
 80066b0:	e000ef34 	.word	0xe000ef34

080066b4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
    __asm volatile
 80066ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066be:	f383 8811 	msr	BASEPRI, r3
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	f3bf 8f4f 	dsb	sy
 80066ca:	607b      	str	r3, [r7, #4]
}
 80066cc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80066ce:	4b10      	ldr	r3, [pc, #64]	@ (8006710 <vPortEnterCritical+0x5c>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3301      	adds	r3, #1
 80066d4:	4a0e      	ldr	r2, [pc, #56]	@ (8006710 <vPortEnterCritical+0x5c>)
 80066d6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80066d8:	4b0d      	ldr	r3, [pc, #52]	@ (8006710 <vPortEnterCritical+0x5c>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d110      	bne.n	8006702 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80066e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006714 <vPortEnterCritical+0x60>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00b      	beq.n	8006702 <vPortEnterCritical+0x4e>
    __asm volatile
 80066ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ee:	f383 8811 	msr	BASEPRI, r3
 80066f2:	f3bf 8f6f 	isb	sy
 80066f6:	f3bf 8f4f 	dsb	sy
 80066fa:	603b      	str	r3, [r7, #0]
}
 80066fc:	bf00      	nop
 80066fe:	bf00      	nop
 8006700:	e7fd      	b.n	80066fe <vPortEnterCritical+0x4a>
    }
}
 8006702:	bf00      	nop
 8006704:	370c      	adds	r7, #12
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop
 8006710:	2000000c 	.word	0x2000000c
 8006714:	e000ed04 	.word	0xe000ed04

08006718 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800671e:	4b12      	ldr	r3, [pc, #72]	@ (8006768 <vPortExitCritical+0x50>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d10b      	bne.n	800673e <vPortExitCritical+0x26>
    __asm volatile
 8006726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	607b      	str	r3, [r7, #4]
}
 8006738:	bf00      	nop
 800673a:	bf00      	nop
 800673c:	e7fd      	b.n	800673a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800673e:	4b0a      	ldr	r3, [pc, #40]	@ (8006768 <vPortExitCritical+0x50>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	3b01      	subs	r3, #1
 8006744:	4a08      	ldr	r2, [pc, #32]	@ (8006768 <vPortExitCritical+0x50>)
 8006746:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8006748:	4b07      	ldr	r3, [pc, #28]	@ (8006768 <vPortExitCritical+0x50>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d105      	bne.n	800675c <vPortExitCritical+0x44>
 8006750:	2300      	movs	r3, #0
 8006752:	603b      	str	r3, [r7, #0]
    __asm volatile
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	f383 8811 	msr	BASEPRI, r3
}
 800675a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800675c:	bf00      	nop
 800675e:	370c      	adds	r7, #12
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr
 8006768:	2000000c 	.word	0x2000000c
 800676c:	00000000 	.word	0x00000000

08006770 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8006770:	f3ef 8009 	mrs	r0, PSP
 8006774:	f3bf 8f6f 	isb	sy
 8006778:	4b15      	ldr	r3, [pc, #84]	@ (80067d0 <pxCurrentTCBConst>)
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	f01e 0f10 	tst.w	lr, #16
 8006780:	bf08      	it	eq
 8006782:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006786:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800678a:	6010      	str	r0, [r2, #0]
 800678c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006790:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006794:	f380 8811 	msr	BASEPRI, r0
 8006798:	f3bf 8f4f 	dsb	sy
 800679c:	f3bf 8f6f 	isb	sy
 80067a0:	f7fe fe86 	bl	80054b0 <vTaskSwitchContext>
 80067a4:	f04f 0000 	mov.w	r0, #0
 80067a8:	f380 8811 	msr	BASEPRI, r0
 80067ac:	bc09      	pop	{r0, r3}
 80067ae:	6819      	ldr	r1, [r3, #0]
 80067b0:	6808      	ldr	r0, [r1, #0]
 80067b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067b6:	f01e 0f10 	tst.w	lr, #16
 80067ba:	bf08      	it	eq
 80067bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80067c0:	f380 8809 	msr	PSP, r0
 80067c4:	f3bf 8f6f 	isb	sy
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	f3af 8000 	nop.w

080067d0 <pxCurrentTCBConst>:
 80067d0:	20000208 	.word	0x20000208
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80067d4:	bf00      	nop
 80067d6:	bf00      	nop

080067d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
    __asm volatile
 80067de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e2:	f383 8811 	msr	BASEPRI, r3
 80067e6:	f3bf 8f6f 	isb	sy
 80067ea:	f3bf 8f4f 	dsb	sy
 80067ee:	607b      	str	r3, [r7, #4]
}
 80067f0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 80067f2:	f002 f959 	bl	8008aa8 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80067f6:	f7fe fd2b 	bl	8005250 <xTaskIncrementTick>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d006      	beq.n	800680e <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8006800:	f002 f9b0 	bl	8008b64 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006804:	4b08      	ldr	r3, [pc, #32]	@ (8006828 <SysTick_Handler+0x50>)
 8006806:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800680a:	601a      	str	r2, [r3, #0]
 800680c:	e001      	b.n	8006812 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800680e:	f002 f98d 	bl	8008b2c <SEGGER_SYSVIEW_RecordExitISR>
 8006812:	2300      	movs	r3, #0
 8006814:	603b      	str	r3, [r7, #0]
    __asm volatile
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	f383 8811 	msr	BASEPRI, r3
}
 800681c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800681e:	bf00      	nop
 8006820:	3708      	adds	r7, #8
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	e000ed04 	.word	0xe000ed04

0800682c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800682c:	b480      	push	{r7}
 800682e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006830:	4b0b      	ldr	r3, [pc, #44]	@ (8006860 <vPortSetupTimerInterrupt+0x34>)
 8006832:	2200      	movs	r2, #0
 8006834:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006836:	4b0b      	ldr	r3, [pc, #44]	@ (8006864 <vPortSetupTimerInterrupt+0x38>)
 8006838:	2200      	movs	r2, #0
 800683a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800683c:	4b0a      	ldr	r3, [pc, #40]	@ (8006868 <vPortSetupTimerInterrupt+0x3c>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a0a      	ldr	r2, [pc, #40]	@ (800686c <vPortSetupTimerInterrupt+0x40>)
 8006842:	fba2 2303 	umull	r2, r3, r2, r3
 8006846:	099b      	lsrs	r3, r3, #6
 8006848:	4a09      	ldr	r2, [pc, #36]	@ (8006870 <vPortSetupTimerInterrupt+0x44>)
 800684a:	3b01      	subs	r3, #1
 800684c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800684e:	4b04      	ldr	r3, [pc, #16]	@ (8006860 <vPortSetupTimerInterrupt+0x34>)
 8006850:	2207      	movs	r2, #7
 8006852:	601a      	str	r2, [r3, #0]
}
 8006854:	bf00      	nop
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	e000e010 	.word	0xe000e010
 8006864:	e000e018 	.word	0xe000e018
 8006868:	20000000 	.word	0x20000000
 800686c:	10624dd3 	.word	0x10624dd3
 8006870:	e000e014 	.word	0xe000e014

08006874 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006874:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006884 <vPortEnableVFP+0x10>
 8006878:	6801      	ldr	r1, [r0, #0]
 800687a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800687e:	6001      	str	r1, [r0, #0]
 8006880:	4770      	bx	lr
 8006882:	0000      	.short	0x0000
 8006884:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8006888:	bf00      	nop
 800688a:	bf00      	nop

0800688c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800688c:	b480      	push	{r7}
 800688e:	b085      	sub	sp, #20
 8006890:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8006892:	f3ef 8305 	mrs	r3, IPSR
 8006896:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2b0f      	cmp	r3, #15
 800689c:	d915      	bls.n	80068ca <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800689e:	4a18      	ldr	r2, [pc, #96]	@ (8006900 <vPortValidateInterruptPriority+0x74>)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	4413      	add	r3, r2
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80068a8:	4b16      	ldr	r3, [pc, #88]	@ (8006904 <vPortValidateInterruptPriority+0x78>)
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	7afa      	ldrb	r2, [r7, #11]
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d20b      	bcs.n	80068ca <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 80068b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b6:	f383 8811 	msr	BASEPRI, r3
 80068ba:	f3bf 8f6f 	isb	sy
 80068be:	f3bf 8f4f 	dsb	sy
 80068c2:	607b      	str	r3, [r7, #4]
}
 80068c4:	bf00      	nop
 80068c6:	bf00      	nop
 80068c8:	e7fd      	b.n	80068c6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80068ca:	4b0f      	ldr	r3, [pc, #60]	@ (8006908 <vPortValidateInterruptPriority+0x7c>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80068d2:	4b0e      	ldr	r3, [pc, #56]	@ (800690c <vPortValidateInterruptPriority+0x80>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d90b      	bls.n	80068f2 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 80068da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068de:	f383 8811 	msr	BASEPRI, r3
 80068e2:	f3bf 8f6f 	isb	sy
 80068e6:	f3bf 8f4f 	dsb	sy
 80068ea:	603b      	str	r3, [r7, #0]
}
 80068ec:	bf00      	nop
 80068ee:	bf00      	nop
 80068f0:	e7fd      	b.n	80068ee <vPortValidateInterruptPriority+0x62>
    }
 80068f2:	bf00      	nop
 80068f4:	3714      	adds	r7, #20
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop
 8006900:	e000e3f0 	.word	0xe000e3f0
 8006904:	20001118 	.word	0x20001118
 8006908:	e000ed0c 	.word	0xe000ed0c
 800690c:	2000111c 	.word	0x2000111c

08006910 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b08e      	sub	sp, #56	@ 0x38
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8006918:	2300      	movs	r3, #0
 800691a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d022      	beq.n	8006968 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8006922:	2308      	movs	r3, #8
 8006924:	43db      	mvns	r3, r3
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	429a      	cmp	r2, r3
 800692a:	d81b      	bhi.n	8006964 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800692c:	2208      	movs	r2, #8
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4413      	add	r3, r2
 8006932:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f003 0307 	and.w	r3, r3, #7
 800693a:	2b00      	cmp	r3, #0
 800693c:	d014      	beq.n	8006968 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f003 0307 	and.w	r3, r3, #7
 8006944:	f1c3 0308 	rsb	r3, r3, #8
 8006948:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800694a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800694c:	43db      	mvns	r3, r3
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	429a      	cmp	r2, r3
 8006952:	d804      	bhi.n	800695e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006958:	4413      	add	r3, r2
 800695a:	607b      	str	r3, [r7, #4]
 800695c:	e004      	b.n	8006968 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800695e:	2300      	movs	r3, #0
 8006960:	607b      	str	r3, [r7, #4]
 8006962:	e001      	b.n	8006968 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8006964:	2300      	movs	r3, #0
 8006966:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8006968:	f7fe fafe 	bl	8004f68 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800696c:	4b7a      	ldr	r3, [pc, #488]	@ (8006b58 <pvPortMalloc+0x248>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d101      	bne.n	8006978 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8006974:	f000 f984 	bl	8006c80 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	f2c0 80d3 	blt.w	8006b26 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2b00      	cmp	r3, #0
 8006984:	f000 80cf 	beq.w	8006b26 <pvPortMalloc+0x216>
 8006988:	4b74      	ldr	r3, [pc, #464]	@ (8006b5c <pvPortMalloc+0x24c>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	429a      	cmp	r2, r3
 8006990:	f200 80c9 	bhi.w	8006b26 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8006994:	4b72      	ldr	r3, [pc, #456]	@ (8006b60 <pvPortMalloc+0x250>)
 8006996:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8006998:	4b71      	ldr	r3, [pc, #452]	@ (8006b60 <pvPortMalloc+0x250>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800699e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069a0:	4a70      	ldr	r2, [pc, #448]	@ (8006b64 <pvPortMalloc+0x254>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d305      	bcc.n	80069b2 <pvPortMalloc+0xa2>
 80069a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069a8:	4a6f      	ldr	r2, [pc, #444]	@ (8006b68 <pvPortMalloc+0x258>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d801      	bhi.n	80069b2 <pvPortMalloc+0xa2>
 80069ae:	2301      	movs	r3, #1
 80069b0:	e000      	b.n	80069b4 <pvPortMalloc+0xa4>
 80069b2:	2300      	movs	r3, #0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d129      	bne.n	8006a0c <pvPortMalloc+0xfc>
    __asm volatile
 80069b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069bc:	f383 8811 	msr	BASEPRI, r3
 80069c0:	f3bf 8f6f 	isb	sy
 80069c4:	f3bf 8f4f 	dsb	sy
 80069c8:	623b      	str	r3, [r7, #32]
}
 80069ca:	bf00      	nop
 80069cc:	bf00      	nop
 80069ce:	e7fd      	b.n	80069cc <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80069d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069d2:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80069d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80069da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069dc:	4a61      	ldr	r2, [pc, #388]	@ (8006b64 <pvPortMalloc+0x254>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d305      	bcc.n	80069ee <pvPortMalloc+0xde>
 80069e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069e4:	4a60      	ldr	r2, [pc, #384]	@ (8006b68 <pvPortMalloc+0x258>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d801      	bhi.n	80069ee <pvPortMalloc+0xde>
 80069ea:	2301      	movs	r3, #1
 80069ec:	e000      	b.n	80069f0 <pvPortMalloc+0xe0>
 80069ee:	2300      	movs	r3, #0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d10b      	bne.n	8006a0c <pvPortMalloc+0xfc>
    __asm volatile
 80069f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	61fb      	str	r3, [r7, #28]
}
 8006a06:	bf00      	nop
 8006a08:	bf00      	nop
 8006a0a:	e7fd      	b.n	8006a08 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8006a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d903      	bls.n	8006a1e <pvPortMalloc+0x10e>
 8006a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d1d8      	bne.n	80069d0 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8006a1e:	4b4e      	ldr	r3, [pc, #312]	@ (8006b58 <pvPortMalloc+0x248>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d07e      	beq.n	8006b26 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8006a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2208      	movs	r2, #8
 8006a2e:	4413      	add	r3, r2
 8006a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8006a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a34:	4a4b      	ldr	r2, [pc, #300]	@ (8006b64 <pvPortMalloc+0x254>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d305      	bcc.n	8006a46 <pvPortMalloc+0x136>
 8006a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a3c:	4a4a      	ldr	r2, [pc, #296]	@ (8006b68 <pvPortMalloc+0x258>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d801      	bhi.n	8006a46 <pvPortMalloc+0x136>
 8006a42:	2301      	movs	r3, #1
 8006a44:	e000      	b.n	8006a48 <pvPortMalloc+0x138>
 8006a46:	2300      	movs	r3, #0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10b      	bne.n	8006a64 <pvPortMalloc+0x154>
    __asm volatile
 8006a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a50:	f383 8811 	msr	BASEPRI, r3
 8006a54:	f3bf 8f6f 	isb	sy
 8006a58:	f3bf 8f4f 	dsb	sy
 8006a5c:	61bb      	str	r3, [r7, #24]
}
 8006a5e:	bf00      	nop
 8006a60:	bf00      	nop
 8006a62:	e7fd      	b.n	8006a60 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8006a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d90b      	bls.n	8006a8e <pvPortMalloc+0x17e>
    __asm volatile
 8006a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a7a:	f383 8811 	msr	BASEPRI, r3
 8006a7e:	f3bf 8f6f 	isb	sy
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	617b      	str	r3, [r7, #20]
}
 8006a88:	bf00      	nop
 8006a8a:	bf00      	nop
 8006a8c:	e7fd      	b.n	8006a8a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a90:	685a      	ldr	r2, [r3, #4]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	1ad2      	subs	r2, r2, r3
 8006a96:	2308      	movs	r3, #8
 8006a98:	005b      	lsls	r3, r3, #1
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d924      	bls.n	8006ae8 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4413      	add	r3, r2
 8006aa4:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa8:	f003 0307 	and.w	r3, r3, #7
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d00b      	beq.n	8006ac8 <pvPortMalloc+0x1b8>
    __asm volatile
 8006ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab4:	f383 8811 	msr	BASEPRI, r3
 8006ab8:	f3bf 8f6f 	isb	sy
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	613b      	str	r3, [r7, #16]
}
 8006ac2:	bf00      	nop
 8006ac4:	bf00      	nop
 8006ac6:	e7fd      	b.n	8006ac4 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aca:	685a      	ldr	r2, [r3, #4]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	1ad2      	subs	r2, r2, r3
 8006ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad2:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8006ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8006ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae0:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8006ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ae6:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006ae8:	4b1c      	ldr	r3, [pc, #112]	@ (8006b5c <pvPortMalloc+0x24c>)
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	4a1a      	ldr	r2, [pc, #104]	@ (8006b5c <pvPortMalloc+0x24c>)
 8006af4:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006af6:	4b19      	ldr	r3, [pc, #100]	@ (8006b5c <pvPortMalloc+0x24c>)
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	4b1c      	ldr	r3, [pc, #112]	@ (8006b6c <pvPortMalloc+0x25c>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d203      	bcs.n	8006b0a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b02:	4b16      	ldr	r3, [pc, #88]	@ (8006b5c <pvPortMalloc+0x24c>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a19      	ldr	r2, [pc, #100]	@ (8006b6c <pvPortMalloc+0x25c>)
 8006b08:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8006b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b14:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8006b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b18:	2200      	movs	r2, #0
 8006b1a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8006b1c:	4b14      	ldr	r3, [pc, #80]	@ (8006b70 <pvPortMalloc+0x260>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	3301      	adds	r3, #1
 8006b22:	4a13      	ldr	r2, [pc, #76]	@ (8006b70 <pvPortMalloc+0x260>)
 8006b24:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8006b26:	f7fe fa2d 	bl	8004f84 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b2c:	f003 0307 	and.w	r3, r3, #7
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00b      	beq.n	8006b4c <pvPortMalloc+0x23c>
    __asm volatile
 8006b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b38:	f383 8811 	msr	BASEPRI, r3
 8006b3c:	f3bf 8f6f 	isb	sy
 8006b40:	f3bf 8f4f 	dsb	sy
 8006b44:	60fb      	str	r3, [r7, #12]
}
 8006b46:	bf00      	nop
 8006b48:	bf00      	nop
 8006b4a:	e7fd      	b.n	8006b48 <pvPortMalloc+0x238>
    return pvReturn;
 8006b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3738      	adds	r7, #56	@ 0x38
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop
 8006b58:	20004d28 	.word	0x20004d28
 8006b5c:	20004d2c 	.word	0x20004d2c
 8006b60:	20004d20 	.word	0x20004d20
 8006b64:	20001120 	.word	0x20001120
 8006b68:	20004d1f 	.word	0x20004d1f
 8006b6c:	20004d30 	.word	0x20004d30
 8006b70:	20004d34 	.word	0x20004d34

08006b74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b088      	sub	sp, #32
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d070      	beq.n	8006c68 <vPortFree+0xf4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8006b86:	2308      	movs	r3, #8
 8006b88:	425b      	negs	r3, r3
 8006b8a:	69fa      	ldr	r2, [r7, #28]
 8006b8c:	4413      	add	r3, r2
 8006b8e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8006b94:	69bb      	ldr	r3, [r7, #24]
 8006b96:	4a36      	ldr	r2, [pc, #216]	@ (8006c70 <vPortFree+0xfc>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d305      	bcc.n	8006ba8 <vPortFree+0x34>
 8006b9c:	69bb      	ldr	r3, [r7, #24]
 8006b9e:	4a35      	ldr	r2, [pc, #212]	@ (8006c74 <vPortFree+0x100>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d801      	bhi.n	8006ba8 <vPortFree+0x34>
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e000      	b.n	8006baa <vPortFree+0x36>
 8006ba8:	2300      	movs	r3, #0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d10b      	bne.n	8006bc6 <vPortFree+0x52>
    __asm volatile
 8006bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb2:	f383 8811 	msr	BASEPRI, r3
 8006bb6:	f3bf 8f6f 	isb	sy
 8006bba:	f3bf 8f4f 	dsb	sy
 8006bbe:	617b      	str	r3, [r7, #20]
}
 8006bc0:	bf00      	nop
 8006bc2:	bf00      	nop
 8006bc4:	e7fd      	b.n	8006bc2 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	db0b      	blt.n	8006be6 <vPortFree+0x72>
    __asm volatile
 8006bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd2:	f383 8811 	msr	BASEPRI, r3
 8006bd6:	f3bf 8f6f 	isb	sy
 8006bda:	f3bf 8f4f 	dsb	sy
 8006bde:	613b      	str	r3, [r7, #16]
}
 8006be0:	bf00      	nop
 8006be2:	bf00      	nop
 8006be4:	e7fd      	b.n	8006be2 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d00b      	beq.n	8006c06 <vPortFree+0x92>
    __asm volatile
 8006bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf2:	f383 8811 	msr	BASEPRI, r3
 8006bf6:	f3bf 8f6f 	isb	sy
 8006bfa:	f3bf 8f4f 	dsb	sy
 8006bfe:	60fb      	str	r3, [r7, #12]
}
 8006c00:	bf00      	nop
 8006c02:	bf00      	nop
 8006c04:	e7fd      	b.n	8006c02 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	da2c      	bge.n	8006c68 <vPortFree+0xf4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d128      	bne.n	8006c68 <vPortFree+0xf4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	605a      	str	r2, [r3, #4]
                #if ( configHEAP_CLEAR_MEMORY_ON_FREE == 1 )
                {
                    /* Check for underflow as this can occur if xBlockSize is
                     * overwritten in a heap block. */
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	2208      	movs	r2, #8
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d30a      	bcc.n	8006c42 <vPortFree+0xce>
                    {
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 8006c2c:	2208      	movs	r2, #8
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	1898      	adds	r0, r3, r2
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	2208      	movs	r2, #8
 8006c38:	1a9b      	subs	r3, r3, r2
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	2100      	movs	r1, #0
 8006c3e:	f002 fae5 	bl	800920c <memset>
                    }
                }
                #endif

                vTaskSuspendAll();
 8006c42:	f7fe f991 	bl	8004f68 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006c46:	69bb      	ldr	r3, [r7, #24]
 8006c48:	685a      	ldr	r2, [r3, #4]
 8006c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8006c78 <vPortFree+0x104>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4413      	add	r3, r2
 8006c50:	4a09      	ldr	r2, [pc, #36]	@ (8006c78 <vPortFree+0x104>)
 8006c52:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c54:	69b8      	ldr	r0, [r7, #24]
 8006c56:	f000 f86d 	bl	8006d34 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006c5a:	4b08      	ldr	r3, [pc, #32]	@ (8006c7c <vPortFree+0x108>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	3301      	adds	r3, #1
 8006c60:	4a06      	ldr	r2, [pc, #24]	@ (8006c7c <vPortFree+0x108>)
 8006c62:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006c64:	f7fe f98e 	bl	8004f84 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006c68:	bf00      	nop
 8006c6a:	3720      	adds	r7, #32
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	20001120 	.word	0x20001120
 8006c74:	20004d1f 	.word	0x20004d1f
 8006c78:	20004d2c 	.word	0x20004d2c
 8006c7c:	20004d38 	.word	0x20004d38

08006c80 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006c86:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006c8a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8006c8c:	4b24      	ldr	r3, [pc, #144]	@ (8006d20 <prvHeapInit+0xa0>)
 8006c8e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f003 0307 	and.w	r3, r3, #7
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00c      	beq.n	8006cb4 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	3307      	adds	r3, #7
 8006c9e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f023 0307 	bic.w	r3, r3, #7
 8006ca6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8006ca8:	68ba      	ldr	r2, [r7, #8]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	4a1c      	ldr	r2, [pc, #112]	@ (8006d20 <prvHeapInit+0xa0>)
 8006cb0:	4413      	add	r3, r2
 8006cb2:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	4a1b      	ldr	r2, [pc, #108]	@ (8006d24 <prvHeapInit+0xa4>)
 8006cb8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8006cba:	4b1a      	ldr	r3, [pc, #104]	@ (8006d24 <prvHeapInit+0xa4>)
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8006cc8:	2208      	movs	r2, #8
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	1a9b      	subs	r3, r3, r2
 8006cce:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f023 0307 	bic.w	r3, r3, #7
 8006cd6:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a13      	ldr	r2, [pc, #76]	@ (8006d28 <prvHeapInit+0xa8>)
 8006cdc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8006cde:	4b12      	ldr	r3, [pc, #72]	@ (8006d28 <prvHeapInit+0xa8>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8006ce6:	4b10      	ldr	r3, [pc, #64]	@ (8006d28 <prvHeapInit+0xa8>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2200      	movs	r2, #0
 8006cec:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	1ad2      	subs	r2, r2, r3
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8006cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8006d28 <prvHeapInit+0xa8>)
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	4a08      	ldr	r2, [pc, #32]	@ (8006d2c <prvHeapInit+0xac>)
 8006d0a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	4a07      	ldr	r2, [pc, #28]	@ (8006d30 <prvHeapInit+0xb0>)
 8006d12:	6013      	str	r3, [r2, #0]
}
 8006d14:	bf00      	nop
 8006d16:	3714      	adds	r7, #20
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	20001120 	.word	0x20001120
 8006d24:	20004d20 	.word	0x20004d20
 8006d28:	20004d28 	.word	0x20004d28
 8006d2c:	20004d30 	.word	0x20004d30
 8006d30:	20004d2c 	.word	0x20004d2c

08006d34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006d34:	b480      	push	{r7}
 8006d36:	b087      	sub	sp, #28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8006d3c:	4b36      	ldr	r3, [pc, #216]	@ (8006e18 <prvInsertBlockIntoFreeList+0xe4>)
 8006d3e:	617b      	str	r3, [r7, #20]
 8006d40:	e002      	b.n	8006d48 <prvInsertBlockIntoFreeList+0x14>
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d8f7      	bhi.n	8006d42 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	4a30      	ldr	r2, [pc, #192]	@ (8006e18 <prvInsertBlockIntoFreeList+0xe4>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d018      	beq.n	8006d8c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	4a2f      	ldr	r2, [pc, #188]	@ (8006e1c <prvInsertBlockIntoFreeList+0xe8>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d305      	bcc.n	8006d6e <prvInsertBlockIntoFreeList+0x3a>
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	4a2e      	ldr	r2, [pc, #184]	@ (8006e20 <prvInsertBlockIntoFreeList+0xec>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d801      	bhi.n	8006d6e <prvInsertBlockIntoFreeList+0x3a>
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e000      	b.n	8006d70 <prvInsertBlockIntoFreeList+0x3c>
 8006d6e:	2300      	movs	r3, #0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d10b      	bne.n	8006d8c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8006d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d78:	f383 8811 	msr	BASEPRI, r3
 8006d7c:	f3bf 8f6f 	isb	sy
 8006d80:	f3bf 8f4f 	dsb	sy
 8006d84:	60fb      	str	r3, [r7, #12]
}
 8006d86:	bf00      	nop
 8006d88:	bf00      	nop
 8006d8a:	e7fd      	b.n	8006d88 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	693a      	ldr	r2, [r7, #16]
 8006d96:	4413      	add	r3, r2
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d108      	bne.n	8006db0 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	685a      	ldr	r2, [r3, #4]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	441a      	add	r2, r3
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	441a      	add	r2, r3
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d118      	bne.n	8006df6 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	4b16      	ldr	r3, [pc, #88]	@ (8006e24 <prvInsertBlockIntoFreeList+0xf0>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d00d      	beq.n	8006dec <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685a      	ldr	r2, [r3, #4]
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	441a      	add	r2, r3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	601a      	str	r2, [r3, #0]
 8006dea:	e008      	b.n	8006dfe <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8006dec:	4b0d      	ldr	r3, [pc, #52]	@ (8006e24 <prvInsertBlockIntoFreeList+0xf0>)
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	601a      	str	r2, [r3, #0]
 8006df4:	e003      	b.n	8006dfe <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8006dfe:	697a      	ldr	r2, [r7, #20]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d002      	beq.n	8006e0c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006e0c:	bf00      	nop
 8006e0e:	371c      	adds	r7, #28
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr
 8006e18:	20004d20 	.word	0x20004d20
 8006e1c:	20001120 	.word	0x20001120
 8006e20:	20004d1f 	.word	0x20004d1f
 8006e24:	20004d28 	.word	0x20004d28

08006e28 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8006e2e:	4b26      	ldr	r3, [pc, #152]	@ (8006ec8 <_DoInit+0xa0>)
 8006e30:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8006e32:	22a8      	movs	r2, #168	@ 0xa8
 8006e34:	2100      	movs	r1, #0
 8006e36:	6838      	ldr	r0, [r7, #0]
 8006e38:	f002 f9e8 	bl	800920c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	2203      	movs	r2, #3
 8006e40:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	2203      	movs	r2, #3
 8006e46:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	4a20      	ldr	r2, [pc, #128]	@ (8006ecc <_DoInit+0xa4>)
 8006e4c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	4a1f      	ldr	r2, [pc, #124]	@ (8006ed0 <_DoInit+0xa8>)
 8006e52:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006e5a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	2200      	movs	r2, #0
 8006e66:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	4a16      	ldr	r2, [pc, #88]	@ (8006ecc <_DoInit+0xa4>)
 8006e72:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	4a17      	ldr	r2, [pc, #92]	@ (8006ed4 <_DoInit+0xac>)
 8006e78:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	2210      	movs	r2, #16
 8006e7e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	2200      	movs	r2, #0
 8006e84:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8006e92:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8006e96:	2300      	movs	r3, #0
 8006e98:	607b      	str	r3, [r7, #4]
 8006e9a:	e00c      	b.n	8006eb6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f1c3 030f 	rsb	r3, r3, #15
 8006ea2:	4a0d      	ldr	r2, [pc, #52]	@ (8006ed8 <_DoInit+0xb0>)
 8006ea4:	5cd1      	ldrb	r1, [r2, r3]
 8006ea6:	683a      	ldr	r2, [r7, #0]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4413      	add	r3, r2
 8006eac:	460a      	mov	r2, r1
 8006eae:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	607b      	str	r3, [r7, #4]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2b0f      	cmp	r3, #15
 8006eba:	d9ef      	bls.n	8006e9c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8006ebc:	f3bf 8f5f 	dmb	sy
}
 8006ec0:	bf00      	nop
 8006ec2:	3708      	adds	r7, #8
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}
 8006ec8:	20004d3c 	.word	0x20004d3c
 8006ecc:	08009448 	.word	0x08009448
 8006ed0:	20004de4 	.word	0x20004de4
 8006ed4:	200051e4 	.word	0x200051e4
 8006ed8:	0800951c 	.word	0x0800951c

08006edc <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b08a      	sub	sp, #40	@ 0x28
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	68db      	ldr	r3, [r3, #12]
 8006ef0:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8006ef8:	69ba      	ldr	r2, [r7, #24]
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d905      	bls.n	8006f0c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8006f00:	69ba      	ldr	r2, [r7, #24]
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	3b01      	subs	r3, #1
 8006f08:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f0a:	e007      	b.n	8006f1c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	689a      	ldr	r2, [r3, #8]
 8006f10:	69b9      	ldr	r1, [r7, #24]
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	1acb      	subs	r3, r1, r3
 8006f16:	4413      	add	r3, r2
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	689a      	ldr	r2, [r3, #8]
 8006f20:	69fb      	ldr	r3, [r7, #28]
 8006f22:	1ad3      	subs	r3, r2, r3
 8006f24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f26:	4293      	cmp	r3, r2
 8006f28:	bf28      	it	cs
 8006f2a:	4613      	movcs	r3, r2
 8006f2c:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8006f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	4293      	cmp	r3, r2
 8006f34:	bf28      	it	cs
 8006f36:	4613      	movcs	r3, r2
 8006f38:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	685a      	ldr	r2, [r3, #4]
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	4413      	add	r3, r2
 8006f42:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8006f44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f46:	68b9      	ldr	r1, [r7, #8]
 8006f48:	6978      	ldr	r0, [r7, #20]
 8006f4a:	f002 f9eb 	bl	8009324 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8006f4e:	6a3a      	ldr	r2, [r7, #32]
 8006f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f52:	4413      	add	r3, r2
 8006f54:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8006f56:	68ba      	ldr	r2, [r7, #8]
 8006f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f5a:	4413      	add	r3, r2
 8006f5c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f62:	1ad3      	subs	r3, r2, r3
 8006f64:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8006f66:	69fa      	ldr	r2, [r7, #28]
 8006f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6a:	4413      	add	r3, r2
 8006f6c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	69fa      	ldr	r2, [r7, #28]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d101      	bne.n	8006f7c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8006f7c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	69fa      	ldr	r2, [r7, #28]
 8006f84:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d1b2      	bne.n	8006ef2 <_WriteBlocking+0x16>
  return NumBytesWritten;
 8006f8c:	6a3b      	ldr	r3, [r7, #32]
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3728      	adds	r7, #40	@ 0x28
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}

08006f96 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8006f96:	b580      	push	{r7, lr}
 8006f98:	b088      	sub	sp, #32
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	60f8      	str	r0, [r7, #12]
 8006f9e:	60b9      	str	r1, [r7, #8]
 8006fa0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	689a      	ldr	r2, [r3, #8]
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	1ad3      	subs	r3, r2, r3
 8006fb0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8006fb2:	69ba      	ldr	r2, [r7, #24]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d911      	bls.n	8006fde <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	685a      	ldr	r2, [r3, #4]
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	4413      	add	r3, r2
 8006fc2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8006fc4:	687a      	ldr	r2, [r7, #4]
 8006fc6:	68b9      	ldr	r1, [r7, #8]
 8006fc8:	6938      	ldr	r0, [r7, #16]
 8006fca:	f002 f9ab 	bl	8009324 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8006fce:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8006fd2:	69fa      	ldr	r2, [r7, #28]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	441a      	add	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8006fdc:	e01f      	b.n	800701e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8006fde:	69bb      	ldr	r3, [r7, #24]
 8006fe0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	685a      	ldr	r2, [r3, #4]
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	4413      	add	r3, r2
 8006fea:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	68b9      	ldr	r1, [r7, #8]
 8006ff0:	6938      	ldr	r0, [r7, #16]
 8006ff2:	f002 f997 	bl	8009324 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	4413      	add	r3, r2
 800700a:	697a      	ldr	r2, [r7, #20]
 800700c:	4619      	mov	r1, r3
 800700e:	6938      	ldr	r0, [r7, #16]
 8007010:	f002 f988 	bl	8009324 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8007014:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	697a      	ldr	r2, [r7, #20]
 800701c:	60da      	str	r2, [r3, #12]
}
 800701e:	bf00      	nop
 8007020:	3720      	adds	r7, #32
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}

08007026 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8007026:	b480      	push	{r7}
 8007028:	b087      	sub	sp, #28
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	429a      	cmp	r2, r3
 8007040:	d808      	bhi.n	8007054 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	689a      	ldr	r2, [r3, #8]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	1ad2      	subs	r2, r2, r3
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	4413      	add	r3, r2
 800704e:	3b01      	subs	r3, #1
 8007050:	617b      	str	r3, [r7, #20]
 8007052:	e004      	b.n	800705e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8007054:	693a      	ldr	r2, [r7, #16]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	1ad3      	subs	r3, r2, r3
 800705a:	3b01      	subs	r3, #1
 800705c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800705e:	697b      	ldr	r3, [r7, #20]
}
 8007060:	4618      	mov	r0, r3
 8007062:	371c      	adds	r7, #28
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800706c:	b580      	push	{r7, lr}
 800706e:	b08c      	sub	sp, #48	@ 0x30
 8007070:	af00      	add	r7, sp, #0
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8007078:	4b3e      	ldr	r3, [pc, #248]	@ (8007174 <SEGGER_RTT_ReadNoLock+0x108>)
 800707a:	623b      	str	r3, [r7, #32]
 800707c:	6a3b      	ldr	r3, [r7, #32]
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b53      	cmp	r3, #83	@ 0x53
 8007084:	d001      	beq.n	800708a <SEGGER_RTT_ReadNoLock+0x1e>
 8007086:	f7ff fecf 	bl	8006e28 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800708a:	68fa      	ldr	r2, [r7, #12]
 800708c:	4613      	mov	r3, r2
 800708e:	005b      	lsls	r3, r3, #1
 8007090:	4413      	add	r3, r2
 8007092:	00db      	lsls	r3, r3, #3
 8007094:	3360      	adds	r3, #96	@ 0x60
 8007096:	4a37      	ldr	r2, [pc, #220]	@ (8007174 <SEGGER_RTT_ReadNoLock+0x108>)
 8007098:	4413      	add	r3, r2
 800709a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80070a6:	69fb      	ldr	r3, [r7, #28]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80070ac:	2300      	movs	r3, #0
 80070ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80070b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d92b      	bls.n	8007110 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	689a      	ldr	r2, [r3, #8]
 80070bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80070c2:	697a      	ldr	r2, [r7, #20]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	4293      	cmp	r3, r2
 80070c8:	bf28      	it	cs
 80070ca:	4613      	movcs	r3, r2
 80070cc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	685a      	ldr	r2, [r3, #4]
 80070d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070d4:	4413      	add	r3, r2
 80070d6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80070d8:	697a      	ldr	r2, [r7, #20]
 80070da:	6939      	ldr	r1, [r7, #16]
 80070dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80070de:	f002 f921 	bl	8009324 <memcpy>
    NumBytesRead += NumBytesRem;
 80070e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	4413      	add	r3, r2
 80070e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80070ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	4413      	add	r3, r2
 80070f0:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80070f2:	687a      	ldr	r2, [r7, #4]
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	1ad3      	subs	r3, r2, r3
 80070f8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80070fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	4413      	add	r3, r2
 8007100:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8007102:	69fb      	ldr	r3, [r7, #28]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007108:	429a      	cmp	r2, r3
 800710a:	d101      	bne.n	8007110 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800710c:	2300      	movs	r3, #0
 800710e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8007110:	69ba      	ldr	r2, [r7, #24]
 8007112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8007118:	697a      	ldr	r2, [r7, #20]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4293      	cmp	r3, r2
 800711e:	bf28      	it	cs
 8007120:	4613      	movcs	r3, r2
 8007122:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d019      	beq.n	800715e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	685a      	ldr	r2, [r3, #4]
 800712e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007130:	4413      	add	r3, r2
 8007132:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8007134:	697a      	ldr	r2, [r7, #20]
 8007136:	6939      	ldr	r1, [r7, #16]
 8007138:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800713a:	f002 f8f3 	bl	8009324 <memcpy>
    NumBytesRead += NumBytesRem;
 800713e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	4413      	add	r3, r2
 8007144:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8007146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	4413      	add	r3, r2
 800714c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8007156:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	4413      	add	r3, r2
 800715c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800715e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007160:	2b00      	cmp	r3, #0
 8007162:	d002      	beq.n	800716a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8007164:	69fb      	ldr	r3, [r7, #28]
 8007166:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007168:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800716a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800716c:	4618      	mov	r0, r3
 800716e:	3730      	adds	r7, #48	@ 0x30
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}
 8007174:	20004d3c 	.word	0x20004d3c

08007178 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8007178:	b580      	push	{r7, lr}
 800717a:	b088      	sub	sp, #32
 800717c:	af00      	add	r7, sp, #0
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	1c5a      	adds	r2, r3, #1
 800718c:	4613      	mov	r3, r2
 800718e:	005b      	lsls	r3, r3, #1
 8007190:	4413      	add	r3, r2
 8007192:	00db      	lsls	r3, r3, #3
 8007194:	4a1f      	ldr	r2, [pc, #124]	@ (8007214 <SEGGER_RTT_WriteNoLock+0x9c>)
 8007196:	4413      	add	r3, r2
 8007198:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	695b      	ldr	r3, [r3, #20]
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d029      	beq.n	80071f6 <SEGGER_RTT_WriteNoLock+0x7e>
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d82e      	bhi.n	8007204 <SEGGER_RTT_WriteNoLock+0x8c>
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d002      	beq.n	80071b0 <SEGGER_RTT_WriteNoLock+0x38>
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d013      	beq.n	80071d6 <SEGGER_RTT_WriteNoLock+0x5e>
 80071ae:	e029      	b.n	8007204 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80071b0:	6978      	ldr	r0, [r7, #20]
 80071b2:	f7ff ff38 	bl	8007026 <_GetAvailWriteSpace>
 80071b6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80071b8:	693a      	ldr	r2, [r7, #16]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d202      	bcs.n	80071c6 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80071c0:	2300      	movs	r3, #0
 80071c2:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80071c4:	e021      	b.n	800720a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	69b9      	ldr	r1, [r7, #24]
 80071ce:	6978      	ldr	r0, [r7, #20]
 80071d0:	f7ff fee1 	bl	8006f96 <_WriteNoCheck>
    break;
 80071d4:	e019      	b.n	800720a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80071d6:	6978      	ldr	r0, [r7, #20]
 80071d8:	f7ff ff25 	bl	8007026 <_GetAvailWriteSpace>
 80071dc:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	4293      	cmp	r3, r2
 80071e4:	bf28      	it	cs
 80071e6:	4613      	movcs	r3, r2
 80071e8:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80071ea:	69fa      	ldr	r2, [r7, #28]
 80071ec:	69b9      	ldr	r1, [r7, #24]
 80071ee:	6978      	ldr	r0, [r7, #20]
 80071f0:	f7ff fed1 	bl	8006f96 <_WriteNoCheck>
    break;
 80071f4:	e009      	b.n	800720a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80071f6:	687a      	ldr	r2, [r7, #4]
 80071f8:	69b9      	ldr	r1, [r7, #24]
 80071fa:	6978      	ldr	r0, [r7, #20]
 80071fc:	f7ff fe6e 	bl	8006edc <_WriteBlocking>
 8007200:	61f8      	str	r0, [r7, #28]
    break;
 8007202:	e002      	b.n	800720a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8007204:	2300      	movs	r3, #0
 8007206:	61fb      	str	r3, [r7, #28]
    break;
 8007208:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800720a:	69fb      	ldr	r3, [r7, #28]
}
 800720c:	4618      	mov	r0, r3
 800720e:	3720      	adds	r7, #32
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}
 8007214:	20004d3c 	.word	0x20004d3c

08007218 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8007218:	b580      	push	{r7, lr}
 800721a:	b088      	sub	sp, #32
 800721c:	af00      	add	r7, sp, #0
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8007224:	4b0e      	ldr	r3, [pc, #56]	@ (8007260 <SEGGER_RTT_Write+0x48>)
 8007226:	61fb      	str	r3, [r7, #28]
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	781b      	ldrb	r3, [r3, #0]
 800722c:	b2db      	uxtb	r3, r3
 800722e:	2b53      	cmp	r3, #83	@ 0x53
 8007230:	d001      	beq.n	8007236 <SEGGER_RTT_Write+0x1e>
 8007232:	f7ff fdf9 	bl	8006e28 <_DoInit>
  SEGGER_RTT_LOCK();
 8007236:	f3ef 8311 	mrs	r3, BASEPRI
 800723a:	f04f 0120 	mov.w	r1, #32
 800723e:	f381 8811 	msr	BASEPRI, r1
 8007242:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	68b9      	ldr	r1, [r7, #8]
 8007248:	68f8      	ldr	r0, [r7, #12]
 800724a:	f7ff ff95 	bl	8007178 <SEGGER_RTT_WriteNoLock>
 800724e:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8007256:	697b      	ldr	r3, [r7, #20]
}
 8007258:	4618      	mov	r0, r3
 800725a:	3720      	adds	r7, #32
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}
 8007260:	20004d3c 	.word	0x20004d3c

08007264 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007264:	b580      	push	{r7, lr}
 8007266:	b088      	sub	sp, #32
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
 8007270:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8007272:	4b3d      	ldr	r3, [pc, #244]	@ (8007368 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8007274:	61bb      	str	r3, [r7, #24]
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	781b      	ldrb	r3, [r3, #0]
 800727a:	b2db      	uxtb	r3, r3
 800727c:	2b53      	cmp	r3, #83	@ 0x53
 800727e:	d001      	beq.n	8007284 <SEGGER_RTT_AllocUpBuffer+0x20>
 8007280:	f7ff fdd2 	bl	8006e28 <_DoInit>
  SEGGER_RTT_LOCK();
 8007284:	f3ef 8311 	mrs	r3, BASEPRI
 8007288:	f04f 0120 	mov.w	r1, #32
 800728c:	f381 8811 	msr	BASEPRI, r1
 8007290:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8007292:	4b35      	ldr	r3, [pc, #212]	@ (8007368 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8007294:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8007296:	2300      	movs	r3, #0
 8007298:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800729a:	6939      	ldr	r1, [r7, #16]
 800729c:	69fb      	ldr	r3, [r7, #28]
 800729e:	1c5a      	adds	r2, r3, #1
 80072a0:	4613      	mov	r3, r2
 80072a2:	005b      	lsls	r3, r3, #1
 80072a4:	4413      	add	r3, r2
 80072a6:	00db      	lsls	r3, r3, #3
 80072a8:	440b      	add	r3, r1
 80072aa:	3304      	adds	r3, #4
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d008      	beq.n	80072c4 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	3301      	adds	r3, #1
 80072b6:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	691b      	ldr	r3, [r3, #16]
 80072bc:	69fa      	ldr	r2, [r7, #28]
 80072be:	429a      	cmp	r2, r3
 80072c0:	dbeb      	blt.n	800729a <SEGGER_RTT_AllocUpBuffer+0x36>
 80072c2:	e000      	b.n	80072c6 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80072c4:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	69fa      	ldr	r2, [r7, #28]
 80072cc:	429a      	cmp	r2, r3
 80072ce:	da3f      	bge.n	8007350 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80072d0:	6939      	ldr	r1, [r7, #16]
 80072d2:	69fb      	ldr	r3, [r7, #28]
 80072d4:	1c5a      	adds	r2, r3, #1
 80072d6:	4613      	mov	r3, r2
 80072d8:	005b      	lsls	r3, r3, #1
 80072da:	4413      	add	r3, r2
 80072dc:	00db      	lsls	r3, r3, #3
 80072de:	440b      	add	r3, r1
 80072e0:	68fa      	ldr	r2, [r7, #12]
 80072e2:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80072e4:	6939      	ldr	r1, [r7, #16]
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	1c5a      	adds	r2, r3, #1
 80072ea:	4613      	mov	r3, r2
 80072ec:	005b      	lsls	r3, r3, #1
 80072ee:	4413      	add	r3, r2
 80072f0:	00db      	lsls	r3, r3, #3
 80072f2:	440b      	add	r3, r1
 80072f4:	3304      	adds	r3, #4
 80072f6:	68ba      	ldr	r2, [r7, #8]
 80072f8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80072fa:	6939      	ldr	r1, [r7, #16]
 80072fc:	69fa      	ldr	r2, [r7, #28]
 80072fe:	4613      	mov	r3, r2
 8007300:	005b      	lsls	r3, r3, #1
 8007302:	4413      	add	r3, r2
 8007304:	00db      	lsls	r3, r3, #3
 8007306:	440b      	add	r3, r1
 8007308:	3320      	adds	r3, #32
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800730e:	6939      	ldr	r1, [r7, #16]
 8007310:	69fa      	ldr	r2, [r7, #28]
 8007312:	4613      	mov	r3, r2
 8007314:	005b      	lsls	r3, r3, #1
 8007316:	4413      	add	r3, r2
 8007318:	00db      	lsls	r3, r3, #3
 800731a:	440b      	add	r3, r1
 800731c:	3328      	adds	r3, #40	@ 0x28
 800731e:	2200      	movs	r2, #0
 8007320:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8007322:	6939      	ldr	r1, [r7, #16]
 8007324:	69fa      	ldr	r2, [r7, #28]
 8007326:	4613      	mov	r3, r2
 8007328:	005b      	lsls	r3, r3, #1
 800732a:	4413      	add	r3, r2
 800732c:	00db      	lsls	r3, r3, #3
 800732e:	440b      	add	r3, r1
 8007330:	3324      	adds	r3, #36	@ 0x24
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8007336:	6939      	ldr	r1, [r7, #16]
 8007338:	69fa      	ldr	r2, [r7, #28]
 800733a:	4613      	mov	r3, r2
 800733c:	005b      	lsls	r3, r3, #1
 800733e:	4413      	add	r3, r2
 8007340:	00db      	lsls	r3, r3, #3
 8007342:	440b      	add	r3, r1
 8007344:	332c      	adds	r3, #44	@ 0x2c
 8007346:	683a      	ldr	r2, [r7, #0]
 8007348:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800734a:	f3bf 8f5f 	dmb	sy
 800734e:	e002      	b.n	8007356 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8007350:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007354:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800735c:	69fb      	ldr	r3, [r7, #28]
}
 800735e:	4618      	mov	r0, r3
 8007360:	3720      	adds	r7, #32
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
 8007366:	bf00      	nop
 8007368:	20004d3c 	.word	0x20004d3c

0800736c <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800736c:	b580      	push	{r7, lr}
 800736e:	b08a      	sub	sp, #40	@ 0x28
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	607a      	str	r2, [r7, #4]
 8007378:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800737a:	4b21      	ldr	r3, [pc, #132]	@ (8007400 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800737c:	623b      	str	r3, [r7, #32]
 800737e:	6a3b      	ldr	r3, [r7, #32]
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	b2db      	uxtb	r3, r3
 8007384:	2b53      	cmp	r3, #83	@ 0x53
 8007386:	d001      	beq.n	800738c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8007388:	f7ff fd4e 	bl	8006e28 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800738c:	4b1c      	ldr	r3, [pc, #112]	@ (8007400 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800738e:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2b02      	cmp	r3, #2
 8007394:	d82c      	bhi.n	80073f0 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8007396:	f3ef 8311 	mrs	r3, BASEPRI
 800739a:	f04f 0120 	mov.w	r1, #32
 800739e:	f381 8811 	msr	BASEPRI, r1
 80073a2:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80073a4:	68fa      	ldr	r2, [r7, #12]
 80073a6:	4613      	mov	r3, r2
 80073a8:	005b      	lsls	r3, r3, #1
 80073aa:	4413      	add	r3, r2
 80073ac:	00db      	lsls	r3, r3, #3
 80073ae:	3360      	adds	r3, #96	@ 0x60
 80073b0:	69fa      	ldr	r2, [r7, #28]
 80073b2:	4413      	add	r3, r2
 80073b4:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d00e      	beq.n	80073da <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	68ba      	ldr	r2, [r7, #8]
 80073c0:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	687a      	ldr	r2, [r7, #4]
 80073c6:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	683a      	ldr	r2, [r7, #0]
 80073cc:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	2200      	movs	r2, #0
 80073d2:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	2200      	movs	r2, #0
 80073d8:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073de:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80073e0:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80073e4:	69bb      	ldr	r3, [r7, #24]
 80073e6:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80073ea:	2300      	movs	r3, #0
 80073ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80073ee:	e002      	b.n	80073f6 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 80073f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80073f4:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 80073f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3728      	adds	r7, #40	@ 0x28
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}
 8007400:	20004d3c 	.word	0x20004d3c

08007404 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 8007404:	b580      	push	{r7, lr}
 8007406:	b084      	sub	sp, #16
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	460b      	mov	r3, r1
 800740e:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	1c5a      	adds	r2, r3, #1
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	429a      	cmp	r2, r3
 8007420:	d80e      	bhi.n	8007440 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	4413      	add	r3, r2
 800742a:	78fa      	ldrb	r2, [r7, #3]
 800742c:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	1c5a      	adds	r2, r3, #1
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	68db      	ldr	r3, [r3, #12]
 800743a:	1c5a      	adds	r2, r3, #1
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	689a      	ldr	r2, [r3, #8]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	429a      	cmp	r2, r3
 800744a:	d115      	bne.n	8007478 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6918      	ldr	r0, [r3, #16]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6819      	ldr	r1, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	689b      	ldr	r3, [r3, #8]
 8007458:	461a      	mov	r2, r3
 800745a:	f7ff fedd 	bl	8007218 <SEGGER_RTT_Write>
 800745e:	4602      	mov	r2, r0
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	429a      	cmp	r2, r3
 8007466:	d004      	beq.n	8007472 <_StoreChar+0x6e>
      p->ReturnValue = -1;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800746e:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 8007470:	e002      	b.n	8007478 <_StoreChar+0x74>
      p->Cnt = 0u;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	609a      	str	r2, [r3, #8]
}
 8007478:	bf00      	nop
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8007480:	b580      	push	{r7, lr}
 8007482:	b08a      	sub	sp, #40	@ 0x28
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8007492:	2301      	movs	r3, #1
 8007494:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8007496:	2301      	movs	r3, #1
 8007498:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800749a:	e007      	b.n	80074ac <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800749c:	6a3a      	ldr	r2, [r7, #32]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074a4:	623b      	str	r3, [r7, #32]
    Width++;
 80074a6:	69fb      	ldr	r3, [r7, #28]
 80074a8:	3301      	adds	r3, #1
 80074aa:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80074ac:	6a3a      	ldr	r2, [r7, #32]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d2f3      	bcs.n	800749c <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80074b4:	683a      	ldr	r2, [r7, #0]
 80074b6:	69fb      	ldr	r3, [r7, #28]
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d901      	bls.n	80074c0 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80074c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d125      	bne.n	8007516 <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 80074ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d022      	beq.n	8007516 <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80074d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074d2:	f003 0302 	and.w	r3, r3, #2
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d005      	beq.n	80074e6 <_PrintUnsigned+0x66>
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d102      	bne.n	80074e6 <_PrintUnsigned+0x66>
        c = '0';
 80074e0:	2330      	movs	r3, #48	@ 0x30
 80074e2:	76fb      	strb	r3, [r7, #27]
 80074e4:	e001      	b.n	80074ea <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 80074e6:	2320      	movs	r3, #32
 80074e8:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80074ea:	e00b      	b.n	8007504 <_PrintUnsigned+0x84>
        FieldWidth--;
 80074ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ee:	3b01      	subs	r3, #1
 80074f0:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 80074f2:	7efb      	ldrb	r3, [r7, #27]
 80074f4:	4619      	mov	r1, r3
 80074f6:	68f8      	ldr	r0, [r7, #12]
 80074f8:	f7ff ff84 	bl	8007404 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	2b00      	cmp	r3, #0
 8007502:	db07      	blt.n	8007514 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8007504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007506:	2b00      	cmp	r3, #0
 8007508:	d005      	beq.n	8007516 <_PrintUnsigned+0x96>
 800750a:	69fa      	ldr	r2, [r7, #28]
 800750c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750e:	429a      	cmp	r2, r3
 8007510:	d3ec      	bcc.n	80074ec <_PrintUnsigned+0x6c>
 8007512:	e000      	b.n	8007516 <_PrintUnsigned+0x96>
          break;
 8007514:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	2b00      	cmp	r3, #0
 800751c:	db55      	blt.n	80075ca <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	2b01      	cmp	r3, #1
 8007522:	d903      	bls.n	800752c <_PrintUnsigned+0xac>
        NumDigits--;
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	3b01      	subs	r3, #1
 8007528:	603b      	str	r3, [r7, #0]
 800752a:	e009      	b.n	8007540 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 800752c:	68ba      	ldr	r2, [r7, #8]
 800752e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007530:	fbb2 f3f3 	udiv	r3, r2, r3
 8007534:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	429a      	cmp	r2, r3
 800753c:	d200      	bcs.n	8007540 <_PrintUnsigned+0xc0>
          break;
 800753e:	e005      	b.n	800754c <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 8007540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	fb02 f303 	mul.w	r3, r2, r3
 8007548:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800754a:	e7e8      	b.n	800751e <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 800754c:	68ba      	ldr	r2, [r7, #8]
 800754e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007550:	fbb2 f3f3 	udiv	r3, r2, r3
 8007554:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800755a:	fb02 f303 	mul.w	r3, r2, r3
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	1ad3      	subs	r3, r2, r3
 8007562:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8007564:	4a1b      	ldr	r2, [pc, #108]	@ (80075d4 <_PrintUnsigned+0x154>)
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	4413      	add	r3, r2
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	4619      	mov	r1, r3
 800756e:	68f8      	ldr	r0, [r7, #12]
 8007570:	f7ff ff48 	bl	8007404 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	2b00      	cmp	r3, #0
 800757a:	db08      	blt.n	800758e <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 800757c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	fbb2 f3f3 	udiv	r3, r2, r3
 8007584:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 8007586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1df      	bne.n	800754c <_PrintUnsigned+0xcc>
 800758c:	e000      	b.n	8007590 <_PrintUnsigned+0x110>
        break;
 800758e:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8007590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007592:	f003 0301 	and.w	r3, r3, #1
 8007596:	2b00      	cmp	r3, #0
 8007598:	d017      	beq.n	80075ca <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 800759a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759c:	2b00      	cmp	r3, #0
 800759e:	d014      	beq.n	80075ca <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80075a0:	e00a      	b.n	80075b8 <_PrintUnsigned+0x138>
          FieldWidth--;
 80075a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a4:	3b01      	subs	r3, #1
 80075a6:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 80075a8:	2120      	movs	r1, #32
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	f7ff ff2a 	bl	8007404 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	68db      	ldr	r3, [r3, #12]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	db07      	blt.n	80075c8 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80075b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d005      	beq.n	80075ca <_PrintUnsigned+0x14a>
 80075be:	69fa      	ldr	r2, [r7, #28]
 80075c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d3ed      	bcc.n	80075a2 <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 80075c6:	e000      	b.n	80075ca <_PrintUnsigned+0x14a>
            break;
 80075c8:	bf00      	nop
}
 80075ca:	bf00      	nop
 80075cc:	3728      	adds	r7, #40	@ 0x28
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
 80075d2:	bf00      	nop
 80075d4:	08009530 	.word	0x08009530

080075d8 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 80075d8:	b580      	push	{r7, lr}
 80075da:	b088      	sub	sp, #32
 80075dc:	af02      	add	r7, sp, #8
 80075de:	60f8      	str	r0, [r7, #12]
 80075e0:	60b9      	str	r1, [r7, #8]
 80075e2:	607a      	str	r2, [r7, #4]
 80075e4:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	bfb8      	it	lt
 80075ec:	425b      	neglt	r3, r3
 80075ee:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 80075f0:	2301      	movs	r3, #1
 80075f2:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80075f4:	e007      	b.n	8007606 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	693a      	ldr	r2, [r7, #16]
 80075fa:	fb92 f3f3 	sdiv	r3, r2, r3
 80075fe:	613b      	str	r3, [r7, #16]
    Width++;
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	3301      	adds	r3, #1
 8007604:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	693a      	ldr	r2, [r7, #16]
 800760a:	429a      	cmp	r2, r3
 800760c:	daf3      	bge.n	80075f6 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800760e:	683a      	ldr	r2, [r7, #0]
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	429a      	cmp	r2, r3
 8007614:	d901      	bls.n	800761a <_PrintInt+0x42>
    Width = NumDigits;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800761a:	6a3b      	ldr	r3, [r7, #32]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d00a      	beq.n	8007636 <_PrintInt+0x5e>
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	2b00      	cmp	r3, #0
 8007624:	db04      	blt.n	8007630 <_PrintInt+0x58>
 8007626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007628:	f003 0304 	and.w	r3, r3, #4
 800762c:	2b00      	cmp	r3, #0
 800762e:	d002      	beq.n	8007636 <_PrintInt+0x5e>
    FieldWidth--;
 8007630:	6a3b      	ldr	r3, [r7, #32]
 8007632:	3b01      	subs	r3, #1
 8007634:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8007636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007638:	f003 0302 	and.w	r3, r3, #2
 800763c:	2b00      	cmp	r3, #0
 800763e:	d002      	beq.n	8007646 <_PrintInt+0x6e>
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d01c      	beq.n	8007680 <_PrintInt+0xa8>
 8007646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007648:	f003 0301 	and.w	r3, r3, #1
 800764c:	2b00      	cmp	r3, #0
 800764e:	d117      	bne.n	8007680 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8007650:	6a3b      	ldr	r3, [r7, #32]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d014      	beq.n	8007680 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8007656:	e00a      	b.n	800766e <_PrintInt+0x96>
        FieldWidth--;
 8007658:	6a3b      	ldr	r3, [r7, #32]
 800765a:	3b01      	subs	r3, #1
 800765c:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800765e:	2120      	movs	r1, #32
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f7ff fecf 	bl	8007404 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	2b00      	cmp	r3, #0
 800766c:	db07      	blt.n	800767e <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800766e:	6a3b      	ldr	r3, [r7, #32]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d005      	beq.n	8007680 <_PrintInt+0xa8>
 8007674:	697a      	ldr	r2, [r7, #20]
 8007676:	6a3b      	ldr	r3, [r7, #32]
 8007678:	429a      	cmp	r2, r3
 800767a:	d3ed      	bcc.n	8007658 <_PrintInt+0x80>
 800767c:	e000      	b.n	8007680 <_PrintInt+0xa8>
          break;
 800767e:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	2b00      	cmp	r3, #0
 8007686:	db4a      	blt.n	800771e <_PrintInt+0x146>
    if (v < 0) {
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	2b00      	cmp	r3, #0
 800768c:	da07      	bge.n	800769e <_PrintInt+0xc6>
      v = -v;
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	425b      	negs	r3, r3
 8007692:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8007694:	212d      	movs	r1, #45	@ 0x2d
 8007696:	68f8      	ldr	r0, [r7, #12]
 8007698:	f7ff feb4 	bl	8007404 <_StoreChar>
 800769c:	e008      	b.n	80076b0 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800769e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a0:	f003 0304 	and.w	r3, r3, #4
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d003      	beq.n	80076b0 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 80076a8:	212b      	movs	r1, #43	@ 0x2b
 80076aa:	68f8      	ldr	r0, [r7, #12]
 80076ac:	f7ff feaa 	bl	8007404 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	db32      	blt.n	800771e <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 80076b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d01f      	beq.n	8007702 <_PrintInt+0x12a>
 80076c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c4:	f003 0301 	and.w	r3, r3, #1
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d11a      	bne.n	8007702 <_PrintInt+0x12a>
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d117      	bne.n	8007702 <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 80076d2:	6a3b      	ldr	r3, [r7, #32]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d014      	beq.n	8007702 <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80076d8:	e00a      	b.n	80076f0 <_PrintInt+0x118>
            FieldWidth--;
 80076da:	6a3b      	ldr	r3, [r7, #32]
 80076dc:	3b01      	subs	r3, #1
 80076de:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 80076e0:	2130      	movs	r1, #48	@ 0x30
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f7ff fe8e 	bl	8007404 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	db07      	blt.n	8007700 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d005      	beq.n	8007702 <_PrintInt+0x12a>
 80076f6:	697a      	ldr	r2, [r7, #20]
 80076f8:	6a3b      	ldr	r3, [r7, #32]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d3ed      	bcc.n	80076da <_PrintInt+0x102>
 80076fe:	e000      	b.n	8007702 <_PrintInt+0x12a>
              break;
 8007700:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	2b00      	cmp	r3, #0
 8007708:	db09      	blt.n	800771e <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 800770a:	68b9      	ldr	r1, [r7, #8]
 800770c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770e:	9301      	str	r3, [sp, #4]
 8007710:	6a3b      	ldr	r3, [r7, #32]
 8007712:	9300      	str	r3, [sp, #0]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	68f8      	ldr	r0, [r7, #12]
 800771a:	f7ff feb1 	bl	8007480 <_PrintUnsigned>
      }
    }
  }
}
 800771e:	bf00      	nop
 8007720:	3718      	adds	r7, #24
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
	...

08007728 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8007728:	b580      	push	{r7, lr}
 800772a:	b0a4      	sub	sp, #144	@ 0x90
 800772c:	af02      	add	r7, sp, #8
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8007734:	f107 0314 	add.w	r3, r7, #20
 8007738:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 800773a:	2340      	movs	r3, #64	@ 0x40
 800773c:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 800773e:	2300      	movs	r3, #0
 8007740:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 8007746:	2300      	movs	r3, #0
 8007748:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	781b      	ldrb	r3, [r3, #0]
 800774e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	3301      	adds	r3, #1
 8007756:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8007758:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800775c:	2b00      	cmp	r3, #0
 800775e:	f000 81d9 	beq.w	8007b14 <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 8007762:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8007766:	2b25      	cmp	r3, #37	@ 0x25
 8007768:	f040 81c7 	bne.w	8007afa <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800776c:	2300      	movs	r3, #0
 800776e:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 8007770:	2301      	movs	r3, #1
 8007772:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 800777e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8007782:	3b23      	subs	r3, #35	@ 0x23
 8007784:	2b0d      	cmp	r3, #13
 8007786:	d83f      	bhi.n	8007808 <SEGGER_RTT_vprintf+0xe0>
 8007788:	a201      	add	r2, pc, #4	@ (adr r2, 8007790 <SEGGER_RTT_vprintf+0x68>)
 800778a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800778e:	bf00      	nop
 8007790:	080077f9 	.word	0x080077f9
 8007794:	08007809 	.word	0x08007809
 8007798:	08007809 	.word	0x08007809
 800779c:	08007809 	.word	0x08007809
 80077a0:	08007809 	.word	0x08007809
 80077a4:	08007809 	.word	0x08007809
 80077a8:	08007809 	.word	0x08007809
 80077ac:	08007809 	.word	0x08007809
 80077b0:	080077e9 	.word	0x080077e9
 80077b4:	08007809 	.word	0x08007809
 80077b8:	080077c9 	.word	0x080077c9
 80077bc:	08007809 	.word	0x08007809
 80077c0:	08007809 	.word	0x08007809
 80077c4:	080077d9 	.word	0x080077d9
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 80077c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077ca:	f043 0301 	orr.w	r3, r3, #1
 80077ce:	677b      	str	r3, [r7, #116]	@ 0x74
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	3301      	adds	r3, #1
 80077d4:	60bb      	str	r3, [r7, #8]
 80077d6:	e01b      	b.n	8007810 <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 80077d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077da:	f043 0302 	orr.w	r3, r3, #2
 80077de:	677b      	str	r3, [r7, #116]	@ 0x74
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	3301      	adds	r3, #1
 80077e4:	60bb      	str	r3, [r7, #8]
 80077e6:	e013      	b.n	8007810 <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 80077e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077ea:	f043 0304 	orr.w	r3, r3, #4
 80077ee:	677b      	str	r3, [r7, #116]	@ 0x74
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	3301      	adds	r3, #1
 80077f4:	60bb      	str	r3, [r7, #8]
 80077f6:	e00b      	b.n	8007810 <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 80077f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077fa:	f043 0308 	orr.w	r3, r3, #8
 80077fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	3301      	adds	r3, #1
 8007804:	60bb      	str	r3, [r7, #8]
 8007806:	e003      	b.n	8007810 <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 8007808:	2300      	movs	r3, #0
 800780a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800780e:	bf00      	nop
        }
      } while (v);
 8007810:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007814:	2b00      	cmp	r3, #0
 8007816:	d1ae      	bne.n	8007776 <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8007818:	2300      	movs	r3, #0
 800781a:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	781b      	ldrb	r3, [r3, #0]
 8007820:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 8007824:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8007828:	2b2f      	cmp	r3, #47	@ 0x2f
 800782a:	d912      	bls.n	8007852 <SEGGER_RTT_vprintf+0x12a>
 800782c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8007830:	2b39      	cmp	r3, #57	@ 0x39
 8007832:	d80e      	bhi.n	8007852 <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	3301      	adds	r3, #1
 8007838:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 800783a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800783c:	4613      	mov	r3, r2
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	4413      	add	r3, r2
 8007842:	005b      	lsls	r3, r3, #1
 8007844:	461a      	mov	r2, r3
 8007846:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800784a:	4413      	add	r3, r2
 800784c:	3b30      	subs	r3, #48	@ 0x30
 800784e:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 8007850:	e7e4      	b.n	800781c <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 8007852:	2300      	movs	r3, #0
 8007854:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 8007858:	2300      	movs	r3, #0
 800785a:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 8007864:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8007868:	2b2e      	cmp	r3, #46	@ 0x2e
 800786a:	d132      	bne.n	80078d2 <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	3301      	adds	r3, #1
 8007870:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	781b      	ldrb	r3, [r3, #0]
 8007876:	2b2a      	cmp	r3, #42	@ 0x2a
 8007878:	d10d      	bne.n	8007896 <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	3301      	adds	r3, #1
 800787e:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 8007880:	2301      	movs	r3, #1
 8007882:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	1d19      	adds	r1, r3, #4
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	6011      	str	r1, [r2, #0]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007894:	e01d      	b.n	80078d2 <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 800789e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80078a2:	2b2f      	cmp	r3, #47	@ 0x2f
 80078a4:	d915      	bls.n	80078d2 <SEGGER_RTT_vprintf+0x1aa>
 80078a6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80078aa:	2b39      	cmp	r3, #57	@ 0x39
 80078ac:	d811      	bhi.n	80078d2 <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 80078ae:	2301      	movs	r3, #1
 80078b0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	3301      	adds	r3, #1
 80078b8:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 80078ba:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80078bc:	4613      	mov	r3, r2
 80078be:	009b      	lsls	r3, r3, #2
 80078c0:	4413      	add	r3, r2
 80078c2:	005b      	lsls	r3, r3, #1
 80078c4:	461a      	mov	r2, r3
 80078c6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80078ca:	4413      	add	r3, r2
 80078cc:	3b30      	subs	r3, #48	@ 0x30
 80078ce:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 80078d0:	e7e1      	b.n	8007896 <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 80078da:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80078de:	2b6c      	cmp	r3, #108	@ 0x6c
 80078e0:	d003      	beq.n	80078ea <SEGGER_RTT_vprintf+0x1c2>
 80078e2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80078e6:	2b68      	cmp	r3, #104	@ 0x68
 80078e8:	d107      	bne.n	80078fa <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	3301      	adds	r3, #1
 80078ee:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 80078f8:	e7ef      	b.n	80078da <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 80078fa:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80078fe:	2b25      	cmp	r3, #37	@ 0x25
 8007900:	f000 80ef 	beq.w	8007ae2 <SEGGER_RTT_vprintf+0x3ba>
 8007904:	2b25      	cmp	r3, #37	@ 0x25
 8007906:	f2c0 80f3 	blt.w	8007af0 <SEGGER_RTT_vprintf+0x3c8>
 800790a:	2b78      	cmp	r3, #120	@ 0x78
 800790c:	f300 80f0 	bgt.w	8007af0 <SEGGER_RTT_vprintf+0x3c8>
 8007910:	2b58      	cmp	r3, #88	@ 0x58
 8007912:	f2c0 80ed 	blt.w	8007af0 <SEGGER_RTT_vprintf+0x3c8>
 8007916:	3b58      	subs	r3, #88	@ 0x58
 8007918:	2b20      	cmp	r3, #32
 800791a:	f200 80e9 	bhi.w	8007af0 <SEGGER_RTT_vprintf+0x3c8>
 800791e:	a201      	add	r2, pc, #4	@ (adr r2, 8007924 <SEGGER_RTT_vprintf+0x1fc>)
 8007920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007924:	08007a27 	.word	0x08007a27
 8007928:	08007af1 	.word	0x08007af1
 800792c:	08007af1 	.word	0x08007af1
 8007930:	08007af1 	.word	0x08007af1
 8007934:	08007af1 	.word	0x08007af1
 8007938:	08007af1 	.word	0x08007af1
 800793c:	08007af1 	.word	0x08007af1
 8007940:	08007af1 	.word	0x08007af1
 8007944:	08007af1 	.word	0x08007af1
 8007948:	08007af1 	.word	0x08007af1
 800794c:	08007af1 	.word	0x08007af1
 8007950:	080079a9 	.word	0x080079a9
 8007954:	080079d3 	.word	0x080079d3
 8007958:	08007af1 	.word	0x08007af1
 800795c:	08007af1 	.word	0x08007af1
 8007960:	08007af1 	.word	0x08007af1
 8007964:	08007af1 	.word	0x08007af1
 8007968:	08007af1 	.word	0x08007af1
 800796c:	08007af1 	.word	0x08007af1
 8007970:	08007af1 	.word	0x08007af1
 8007974:	08007af1 	.word	0x08007af1
 8007978:	08007af1 	.word	0x08007af1
 800797c:	08007af1 	.word	0x08007af1
 8007980:	08007af1 	.word	0x08007af1
 8007984:	08007ab9 	.word	0x08007ab9
 8007988:	08007af1 	.word	0x08007af1
 800798c:	08007af1 	.word	0x08007af1
 8007990:	08007a51 	.word	0x08007a51
 8007994:	08007af1 	.word	0x08007af1
 8007998:	080079fd 	.word	0x080079fd
 800799c:	08007af1 	.word	0x08007af1
 80079a0:	08007af1 	.word	0x08007af1
 80079a4:	08007a27 	.word	0x08007a27
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	1d19      	adds	r1, r3, #4
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	6011      	str	r1, [r2, #0]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 80079b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80079bc:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 80079c0:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80079c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80079c8:	4611      	mov	r1, r2
 80079ca:	4618      	mov	r0, r3
 80079cc:	f7ff fd1a 	bl	8007404 <_StoreChar>
        break;
 80079d0:	e08f      	b.n	8007af2 <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	1d19      	adds	r1, r3, #4
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	6011      	str	r1, [r2, #0]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 80079e2:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80079e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079e8:	9301      	str	r3, [sp, #4]
 80079ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079f0:	220a      	movs	r2, #10
 80079f2:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 80079f6:	f7ff fdef 	bl	80075d8 <_PrintInt>
        break;
 80079fa:	e07a      	b.n	8007af2 <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	1d19      	adds	r1, r3, #4
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	6011      	str	r1, [r2, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 8007a0c:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8007a10:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8007a14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a16:	9301      	str	r3, [sp, #4]
 8007a18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a1a:	9300      	str	r3, [sp, #0]
 8007a1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a1e:	220a      	movs	r2, #10
 8007a20:	f7ff fd2e 	bl	8007480 <_PrintUnsigned>
        break;
 8007a24:	e065      	b.n	8007af2 <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	1d19      	adds	r1, r3, #4
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	6011      	str	r1, [r2, #0]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 8007a36:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8007a3a:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8007a3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a40:	9301      	str	r3, [sp, #4]
 8007a42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a44:	9300      	str	r3, [sp, #0]
 8007a46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a48:	2210      	movs	r2, #16
 8007a4a:	f7ff fd19 	bl	8007480 <_PrintUnsigned>
        break;
 8007a4e:	e050      	b.n	8007af2 <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	1d19      	adds	r1, r3, #4
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	6011      	str	r1, [r2, #0]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 8007a5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d104      	bne.n	8007a6e <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 8007a64:	4b37      	ldr	r3, [pc, #220]	@ (8007b44 <SEGGER_RTT_vprintf+0x41c>)
 8007a66:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 8007a68:	2300      	movs	r3, #0
 8007a6a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 8007a6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 8007a76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a78:	3301      	adds	r3, #1
 8007a7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 8007a7c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d015      	beq.n	8007ab0 <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 8007a84:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d002      	beq.n	8007a92 <SEGGER_RTT_vprintf+0x36a>
 8007a8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d010      	beq.n	8007ab4 <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 8007a92:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8007a96:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007a9a:	4611      	mov	r1, r2
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f7ff fcb1 	bl	8007404 <_StoreChar>
            Precision--;
 8007aa2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007aa4:	3b01      	subs	r3, #1
 8007aa6:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 8007aa8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	dadf      	bge.n	8007a6e <SEGGER_RTT_vprintf+0x346>
        }
        break;
 8007aae:	e020      	b.n	8007af2 <SEGGER_RTT_vprintf+0x3ca>
              break;
 8007ab0:	bf00      	nop
 8007ab2:	e01e      	b.n	8007af2 <SEGGER_RTT_vprintf+0x3ca>
              break;
 8007ab4:	bf00      	nop
        break;
 8007ab6:	e01c      	b.n	8007af2 <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	1d19      	adds	r1, r3, #4
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	6011      	str	r1, [r2, #0]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8007ac8:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8007acc:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	9301      	str	r3, [sp, #4]
 8007ad4:	2308      	movs	r3, #8
 8007ad6:	9300      	str	r3, [sp, #0]
 8007ad8:	2308      	movs	r3, #8
 8007ada:	2210      	movs	r2, #16
 8007adc:	f7ff fcd0 	bl	8007480 <_PrintUnsigned>
        break;
 8007ae0:	e007      	b.n	8007af2 <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8007ae2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007ae6:	2125      	movs	r1, #37	@ 0x25
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7ff fc8b 	bl	8007404 <_StoreChar>
        break;
 8007aee:	e000      	b.n	8007af2 <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 8007af0:	bf00      	nop
      }
      sFormat++;
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	3301      	adds	r3, #1
 8007af6:	60bb      	str	r3, [r7, #8]
 8007af8:	e007      	b.n	8007b0a <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 8007afa:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8007afe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007b02:	4611      	mov	r1, r2
 8007b04:	4618      	mov	r0, r3
 8007b06:	f7ff fc7d 	bl	8007404 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 8007b0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	f6bf ae1c 	bge.w	800774a <SEGGER_RTT_vprintf+0x22>
 8007b12:	e000      	b.n	8007b16 <SEGGER_RTT_vprintf+0x3ee>
      break;
 8007b14:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 8007b16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	dd0d      	ble.n	8007b38 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 8007b1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d006      	beq.n	8007b30 <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 8007b22:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007b24:	f107 0314 	add.w	r3, r7, #20
 8007b28:	4619      	mov	r1, r3
 8007b2a:	68f8      	ldr	r0, [r7, #12]
 8007b2c:	f7ff fb74 	bl	8007218 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 8007b30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b32:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007b34:	4413      	add	r3, r2
 8007b36:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 8007b38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3788      	adds	r7, #136	@ 0x88
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	08009454 	.word	0x08009454

08007b48 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 8007b48:	b40e      	push	{r1, r2, r3}
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b085      	sub	sp, #20
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 8007b52:	f107 0320 	add.w	r3, r7, #32
 8007b56:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 8007b58:	f107 0308 	add.w	r3, r7, #8
 8007b5c:	461a      	mov	r2, r3
 8007b5e:	69f9      	ldr	r1, [r7, #28]
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f7ff fde1 	bl	8007728 <SEGGER_RTT_vprintf>
 8007b66:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 8007b68:	68fb      	ldr	r3, [r7, #12]
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3714      	adds	r7, #20
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b74:	b003      	add	sp, #12
 8007b76:	4770      	bx	lr

08007b78 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8007b7c:	4803      	ldr	r0, [pc, #12]	@ (8007b8c <_cbSendSystemDesc+0x14>)
 8007b7e:	f000 ff3d 	bl	80089fc <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8007b82:	4803      	ldr	r0, [pc, #12]	@ (8007b90 <_cbSendSystemDesc+0x18>)
 8007b84:	f000 ff3a 	bl	80089fc <SEGGER_SYSVIEW_SendSysDesc>
}
 8007b88:	bf00      	nop
 8007b8a:	bd80      	pop	{r7, pc}
 8007b8c:	0800945c 	.word	0x0800945c
 8007b90:	08009488 	.word	0x08009488

08007b94 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8007b94:	b580      	push	{r7, lr}
 8007b96:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8007b98:	4b06      	ldr	r3, [pc, #24]	@ (8007bb4 <SEGGER_SYSVIEW_Conf+0x20>)
 8007b9a:	6818      	ldr	r0, [r3, #0]
 8007b9c:	4b05      	ldr	r3, [pc, #20]	@ (8007bb4 <SEGGER_SYSVIEW_Conf+0x20>)
 8007b9e:	6819      	ldr	r1, [r3, #0]
 8007ba0:	4b05      	ldr	r3, [pc, #20]	@ (8007bb8 <SEGGER_SYSVIEW_Conf+0x24>)
 8007ba2:	4a06      	ldr	r2, [pc, #24]	@ (8007bbc <SEGGER_SYSVIEW_Conf+0x28>)
 8007ba4:	f000 fbb0 	bl	8008308 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8007ba8:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8007bac:	f000 fbf0 	bl	8008390 <SEGGER_SYSVIEW_SetRAMBase>
}
 8007bb0:	bf00      	nop
 8007bb2:	bd80      	pop	{r7, pc}
 8007bb4:	20000000 	.word	0x20000000
 8007bb8:	08007b79 	.word	0x08007b79
 8007bbc:	08009540 	.word	0x08009540

08007bc0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8007bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	607b      	str	r3, [r7, #4]
 8007bca:	e033      	b.n	8007c34 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8007bcc:	491e      	ldr	r1, [pc, #120]	@ (8007c48 <_cbSendTaskList+0x88>)
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	4613      	mov	r3, r2
 8007bd2:	009b      	lsls	r3, r3, #2
 8007bd4:	4413      	add	r3, r2
 8007bd6:	009b      	lsls	r3, r3, #2
 8007bd8:	440b      	add	r3, r1
 8007bda:	6818      	ldr	r0, [r3, #0]
 8007bdc:	491a      	ldr	r1, [pc, #104]	@ (8007c48 <_cbSendTaskList+0x88>)
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	4613      	mov	r3, r2
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	4413      	add	r3, r2
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	440b      	add	r3, r1
 8007bea:	3304      	adds	r3, #4
 8007bec:	6819      	ldr	r1, [r3, #0]
 8007bee:	4c16      	ldr	r4, [pc, #88]	@ (8007c48 <_cbSendTaskList+0x88>)
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	4613      	mov	r3, r2
 8007bf4:	009b      	lsls	r3, r3, #2
 8007bf6:	4413      	add	r3, r2
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	4423      	add	r3, r4
 8007bfc:	3308      	adds	r3, #8
 8007bfe:	681c      	ldr	r4, [r3, #0]
 8007c00:	4d11      	ldr	r5, [pc, #68]	@ (8007c48 <_cbSendTaskList+0x88>)
 8007c02:	687a      	ldr	r2, [r7, #4]
 8007c04:	4613      	mov	r3, r2
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	4413      	add	r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	442b      	add	r3, r5
 8007c0e:	330c      	adds	r3, #12
 8007c10:	681d      	ldr	r5, [r3, #0]
 8007c12:	4e0d      	ldr	r6, [pc, #52]	@ (8007c48 <_cbSendTaskList+0x88>)
 8007c14:	687a      	ldr	r2, [r7, #4]
 8007c16:	4613      	mov	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	4413      	add	r3, r2
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	4433      	add	r3, r6
 8007c20:	3310      	adds	r3, #16
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	9300      	str	r3, [sp, #0]
 8007c26:	462b      	mov	r3, r5
 8007c28:	4622      	mov	r2, r4
 8007c2a:	f000 f8b9 	bl	8007da0 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	3301      	adds	r3, #1
 8007c32:	607b      	str	r3, [r7, #4]
 8007c34:	4b05      	ldr	r3, [pc, #20]	@ (8007c4c <_cbSendTaskList+0x8c>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	687a      	ldr	r2, [r7, #4]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d3c6      	bcc.n	8007bcc <_cbSendTaskList+0xc>
  }
}
 8007c3e:	bf00      	nop
 8007c40:	bf00      	nop
 8007c42:	370c      	adds	r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c48:	200051f4 	.word	0x200051f4
 8007c4c:	20005294 	.word	0x20005294

08007c50 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8007c50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c54:	b082      	sub	sp, #8
 8007c56:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8007c58:	f7fd face 	bl	80051f8 <xTaskGetTickCountFromISR>
 8007c5c:	e9c7 0100 	strd	r0, r1, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8007c60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007c64:	4602      	mov	r2, r0
 8007c66:	460b      	mov	r3, r1
 8007c68:	f04f 0a00 	mov.w	sl, #0
 8007c6c:	f04f 0b00 	mov.w	fp, #0
 8007c70:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8007c74:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8007c78:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8007c7c:	4652      	mov	r2, sl
 8007c7e:	465b      	mov	r3, fp
 8007c80:	1a14      	subs	r4, r2, r0
 8007c82:	eb63 0501 	sbc.w	r5, r3, r1
 8007c86:	f04f 0200 	mov.w	r2, #0
 8007c8a:	f04f 0300 	mov.w	r3, #0
 8007c8e:	00ab      	lsls	r3, r5, #2
 8007c90:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8007c94:	00a2      	lsls	r2, r4, #2
 8007c96:	4614      	mov	r4, r2
 8007c98:	461d      	mov	r5, r3
 8007c9a:	eb14 0800 	adds.w	r8, r4, r0
 8007c9e:	eb45 0901 	adc.w	r9, r5, r1
 8007ca2:	f04f 0200 	mov.w	r2, #0
 8007ca6:	f04f 0300 	mov.w	r3, #0
 8007caa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007cae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007cb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007cb6:	4690      	mov	r8, r2
 8007cb8:	4699      	mov	r9, r3
 8007cba:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8007cbe:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8007cc2:	4610      	mov	r0, r2
 8007cc4:	4619      	mov	r1, r3
 8007cc6:	3708      	adds	r7, #8
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08007cd0 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af02      	add	r7, sp, #8
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8007cde:	2205      	movs	r2, #5
 8007ce0:	492b      	ldr	r1, [pc, #172]	@ (8007d90 <SYSVIEW_AddTask+0xc0>)
 8007ce2:	68b8      	ldr	r0, [r7, #8]
 8007ce4:	f001 fa82 	bl	80091ec <memcmp>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d04b      	beq.n	8007d86 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8007cee:	4b29      	ldr	r3, [pc, #164]	@ (8007d94 <SYSVIEW_AddTask+0xc4>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	2b07      	cmp	r3, #7
 8007cf4:	d903      	bls.n	8007cfe <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8007cf6:	4828      	ldr	r0, [pc, #160]	@ (8007d98 <SYSVIEW_AddTask+0xc8>)
 8007cf8:	f001 fa1c 	bl	8009134 <SEGGER_SYSVIEW_Warn>
    return;
 8007cfc:	e044      	b.n	8007d88 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8007cfe:	4b25      	ldr	r3, [pc, #148]	@ (8007d94 <SYSVIEW_AddTask+0xc4>)
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	4926      	ldr	r1, [pc, #152]	@ (8007d9c <SYSVIEW_AddTask+0xcc>)
 8007d04:	4613      	mov	r3, r2
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	4413      	add	r3, r2
 8007d0a:	009b      	lsls	r3, r3, #2
 8007d0c:	440b      	add	r3, r1
 8007d0e:	68fa      	ldr	r2, [r7, #12]
 8007d10:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8007d12:	4b20      	ldr	r3, [pc, #128]	@ (8007d94 <SYSVIEW_AddTask+0xc4>)
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	4921      	ldr	r1, [pc, #132]	@ (8007d9c <SYSVIEW_AddTask+0xcc>)
 8007d18:	4613      	mov	r3, r2
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	4413      	add	r3, r2
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	440b      	add	r3, r1
 8007d22:	3304      	adds	r3, #4
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8007d28:	4b1a      	ldr	r3, [pc, #104]	@ (8007d94 <SYSVIEW_AddTask+0xc4>)
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	491b      	ldr	r1, [pc, #108]	@ (8007d9c <SYSVIEW_AddTask+0xcc>)
 8007d2e:	4613      	mov	r3, r2
 8007d30:	009b      	lsls	r3, r3, #2
 8007d32:	4413      	add	r3, r2
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	440b      	add	r3, r1
 8007d38:	3308      	adds	r3, #8
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8007d3e:	4b15      	ldr	r3, [pc, #84]	@ (8007d94 <SYSVIEW_AddTask+0xc4>)
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	4916      	ldr	r1, [pc, #88]	@ (8007d9c <SYSVIEW_AddTask+0xcc>)
 8007d44:	4613      	mov	r3, r2
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	4413      	add	r3, r2
 8007d4a:	009b      	lsls	r3, r3, #2
 8007d4c:	440b      	add	r3, r1
 8007d4e:	330c      	adds	r3, #12
 8007d50:	683a      	ldr	r2, [r7, #0]
 8007d52:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8007d54:	4b0f      	ldr	r3, [pc, #60]	@ (8007d94 <SYSVIEW_AddTask+0xc4>)
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	4910      	ldr	r1, [pc, #64]	@ (8007d9c <SYSVIEW_AddTask+0xcc>)
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	4413      	add	r3, r2
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	440b      	add	r3, r1
 8007d64:	3310      	adds	r3, #16
 8007d66:	69ba      	ldr	r2, [r7, #24]
 8007d68:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8007d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8007d94 <SYSVIEW_AddTask+0xc4>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	3301      	adds	r3, #1
 8007d70:	4a08      	ldr	r2, [pc, #32]	@ (8007d94 <SYSVIEW_AddTask+0xc4>)
 8007d72:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	9300      	str	r3, [sp, #0]
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	68b9      	ldr	r1, [r7, #8]
 8007d7e:	68f8      	ldr	r0, [r7, #12]
 8007d80:	f000 f80e 	bl	8007da0 <SYSVIEW_SendTaskInfo>
 8007d84:	e000      	b.n	8007d88 <SYSVIEW_AddTask+0xb8>
    return;
 8007d86:	bf00      	nop

}
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	08009498 	.word	0x08009498
 8007d94:	20005294 	.word	0x20005294
 8007d98:	080094a0 	.word	0x080094a0
 8007d9c:	200051f4 	.word	0x200051f4

08007da0 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b08a      	sub	sp, #40	@ 0x28
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	60f8      	str	r0, [r7, #12]
 8007da8:	60b9      	str	r1, [r7, #8]
 8007daa:	607a      	str	r2, [r7, #4]
 8007dac:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8007dae:	f107 0310 	add.w	r3, r7, #16
 8007db2:	2218      	movs	r2, #24
 8007db4:	2100      	movs	r1, #0
 8007db6:	4618      	mov	r0, r3
 8007db8:	f001 fa28 	bl	800920c <memset>
  TaskInfo.TaskID     = TaskID;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8007dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dce:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8007dd0:	f107 0310 	add.w	r3, r7, #16
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f000 fd19 	bl	800880c <SEGGER_SYSVIEW_SendTaskInfo>
}
 8007dda:	bf00      	nop
 8007ddc:	3728      	adds	r7, #40	@ 0x28
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}

08007de2 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8007de2:	b480      	push	{r7}
 8007de4:	b087      	sub	sp, #28
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	60f8      	str	r0, [r7, #12]
 8007dea:	60b9      	str	r1, [r7, #8]
 8007dec:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d105      	bne.n	8007e00 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	1c5a      	adds	r2, r3, #1
 8007df8:	60fa      	str	r2, [r7, #12]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	701a      	strb	r2, [r3, #0]
 8007dfe:	e022      	b.n	8007e46 <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	1c5a      	adds	r2, r3, #1
 8007e08:	60fa      	str	r2, [r7, #12]
 8007e0a:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2b80      	cmp	r3, #128	@ 0x80
 8007e10:	d90a      	bls.n	8007e28 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8007e12:	2380      	movs	r3, #128	@ 0x80
 8007e14:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 8007e16:	e007      	b.n	8007e28 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	1c53      	adds	r3, r2, #1
 8007e1c:	60bb      	str	r3, [r7, #8]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	1c59      	adds	r1, r3, #1
 8007e22:	60f9      	str	r1, [r7, #12]
 8007e24:	7812      	ldrb	r2, [r2, #0]
 8007e26:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	1e5a      	subs	r2, r3, #1
 8007e2c:	607a      	str	r2, [r7, #4]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d003      	beq.n	8007e3a <_EncodeStr+0x58>
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	781b      	ldrb	r3, [r3, #0]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d1ee      	bne.n	8007e18 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8007e3a:	68ba      	ldr	r2, [r7, #8]
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	1ad3      	subs	r3, r2, r3
 8007e40:	b2da      	uxtb	r2, r3
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8007e46:	68fb      	ldr	r3, [r7, #12]
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	371c      	adds	r7, #28
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr

08007e54 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8007e54:	b480      	push	{r7}
 8007e56:	b083      	sub	sp, #12
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	3307      	adds	r3, #7
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	370c      	adds	r7, #12
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b082      	sub	sp, #8
 8007e70:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007e72:	4b34      	ldr	r3, [pc, #208]	@ (8007f44 <_HandleIncomingPacket+0xd8>)
 8007e74:	7e1b      	ldrb	r3, [r3, #24]
 8007e76:	4618      	mov	r0, r3
 8007e78:	1cfb      	adds	r3, r7, #3
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	f7ff f8f5 	bl	800706c <SEGGER_RTT_ReadNoLock>
 8007e82:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d057      	beq.n	8007f3a <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8007e8a:	78fb      	ldrb	r3, [r7, #3]
 8007e8c:	2b80      	cmp	r3, #128	@ 0x80
 8007e8e:	d031      	beq.n	8007ef4 <_HandleIncomingPacket+0x88>
 8007e90:	2b80      	cmp	r3, #128	@ 0x80
 8007e92:	dc40      	bgt.n	8007f16 <_HandleIncomingPacket+0xaa>
 8007e94:	2b07      	cmp	r3, #7
 8007e96:	dc15      	bgt.n	8007ec4 <_HandleIncomingPacket+0x58>
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	dd3c      	ble.n	8007f16 <_HandleIncomingPacket+0xaa>
 8007e9c:	3b01      	subs	r3, #1
 8007e9e:	2b06      	cmp	r3, #6
 8007ea0:	d839      	bhi.n	8007f16 <_HandleIncomingPacket+0xaa>
 8007ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ea8 <_HandleIncomingPacket+0x3c>)
 8007ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ea8:	08007ecb 	.word	0x08007ecb
 8007eac:	08007ed1 	.word	0x08007ed1
 8007eb0:	08007ed7 	.word	0x08007ed7
 8007eb4:	08007edd 	.word	0x08007edd
 8007eb8:	08007ee3 	.word	0x08007ee3
 8007ebc:	08007ee9 	.word	0x08007ee9
 8007ec0:	08007eef 	.word	0x08007eef
 8007ec4:	2b7f      	cmp	r3, #127	@ 0x7f
 8007ec6:	d033      	beq.n	8007f30 <_HandleIncomingPacket+0xc4>
 8007ec8:	e025      	b.n	8007f16 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8007eca:	f000 fb25 	bl	8008518 <SEGGER_SYSVIEW_Start>
      break;
 8007ece:	e034      	b.n	8007f3a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8007ed0:	f000 fbdc 	bl	800868c <SEGGER_SYSVIEW_Stop>
      break;
 8007ed4:	e031      	b.n	8007f3a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8007ed6:	f000 fdb5 	bl	8008a44 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8007eda:	e02e      	b.n	8007f3a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8007edc:	f000 fd7a 	bl	80089d4 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8007ee0:	e02b      	b.n	8007f3a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8007ee2:	f000 fbf9 	bl	80086d8 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8007ee6:	e028      	b.n	8007f3a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8007ee8:	f001 f8e6 	bl	80090b8 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8007eec:	e025      	b.n	8007f3a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8007eee:	f001 f8c5 	bl	800907c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8007ef2:	e022      	b.n	8007f3a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007ef4:	4b13      	ldr	r3, [pc, #76]	@ (8007f44 <_HandleIncomingPacket+0xd8>)
 8007ef6:	7e1b      	ldrb	r3, [r3, #24]
 8007ef8:	4618      	mov	r0, r3
 8007efa:	1cfb      	adds	r3, r7, #3
 8007efc:	2201      	movs	r2, #1
 8007efe:	4619      	mov	r1, r3
 8007f00:	f7ff f8b4 	bl	800706c <SEGGER_RTT_ReadNoLock>
 8007f04:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d013      	beq.n	8007f34 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8007f0c:	78fb      	ldrb	r3, [r7, #3]
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f001 f82a 	bl	8008f68 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8007f14:	e00e      	b.n	8007f34 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8007f16:	78fb      	ldrb	r3, [r7, #3]
 8007f18:	b25b      	sxtb	r3, r3
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	da0c      	bge.n	8007f38 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007f1e:	4b09      	ldr	r3, [pc, #36]	@ (8007f44 <_HandleIncomingPacket+0xd8>)
 8007f20:	7e1b      	ldrb	r3, [r3, #24]
 8007f22:	4618      	mov	r0, r3
 8007f24:	1cfb      	adds	r3, r7, #3
 8007f26:	2201      	movs	r2, #1
 8007f28:	4619      	mov	r1, r3
 8007f2a:	f7ff f89f 	bl	800706c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8007f2e:	e003      	b.n	8007f38 <_HandleIncomingPacket+0xcc>
      break;
 8007f30:	bf00      	nop
 8007f32:	e002      	b.n	8007f3a <_HandleIncomingPacket+0xce>
      break;
 8007f34:	bf00      	nop
 8007f36:	e000      	b.n	8007f3a <_HandleIncomingPacket+0xce>
      break;
 8007f38:	bf00      	nop
    }
  }
}
 8007f3a:	bf00      	nop
 8007f3c:	3708      	adds	r7, #8
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	200056a0 	.word	0x200056a0

08007f48 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b08c      	sub	sp, #48	@ 0x30
 8007f4c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8007f4e:	2301      	movs	r3, #1
 8007f50:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8007f52:	1d3b      	adds	r3, r7, #4
 8007f54:	3301      	adds	r3, #1
 8007f56:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f5c:	4b31      	ldr	r3, [pc, #196]	@ (8008024 <_TrySendOverflowPacket+0xdc>)
 8007f5e:	695b      	ldr	r3, [r3, #20]
 8007f60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f62:	e00b      	b.n	8007f7c <_TrySendOverflowPacket+0x34>
 8007f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f6a:	1c59      	adds	r1, r3, #1
 8007f6c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8007f6e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007f72:	b2d2      	uxtb	r2, r2
 8007f74:	701a      	strb	r2, [r3, #0]
 8007f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f78:	09db      	lsrs	r3, r3, #7
 8007f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007f80:	d8f0      	bhi.n	8007f64 <_TrySendOverflowPacket+0x1c>
 8007f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f84:	1c5a      	adds	r2, r3, #1
 8007f86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f8a:	b2d2      	uxtb	r2, r2
 8007f8c:	701a      	strb	r2, [r3, #0]
 8007f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f90:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007f92:	4b25      	ldr	r3, [pc, #148]	@ (8008028 <_TrySendOverflowPacket+0xe0>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8007f98:	4b22      	ldr	r3, [pc, #136]	@ (8008024 <_TrySendOverflowPacket+0xdc>)
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	69ba      	ldr	r2, [r7, #24]
 8007f9e:	1ad3      	subs	r3, r2, r3
 8007fa0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8007fa2:	69fb      	ldr	r3, [r7, #28]
 8007fa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	623b      	str	r3, [r7, #32]
 8007faa:	e00b      	b.n	8007fc4 <_TrySendOverflowPacket+0x7c>
 8007fac:	6a3b      	ldr	r3, [r7, #32]
 8007fae:	b2da      	uxtb	r2, r3
 8007fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb2:	1c59      	adds	r1, r3, #1
 8007fb4:	6279      	str	r1, [r7, #36]	@ 0x24
 8007fb6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007fba:	b2d2      	uxtb	r2, r2
 8007fbc:	701a      	strb	r2, [r3, #0]
 8007fbe:	6a3b      	ldr	r3, [r7, #32]
 8007fc0:	09db      	lsrs	r3, r3, #7
 8007fc2:	623b      	str	r3, [r7, #32]
 8007fc4:	6a3b      	ldr	r3, [r7, #32]
 8007fc6:	2b7f      	cmp	r3, #127	@ 0x7f
 8007fc8:	d8f0      	bhi.n	8007fac <_TrySendOverflowPacket+0x64>
 8007fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fcc:	1c5a      	adds	r2, r3, #1
 8007fce:	627a      	str	r2, [r7, #36]	@ 0x24
 8007fd0:	6a3a      	ldr	r2, [r7, #32]
 8007fd2:	b2d2      	uxtb	r2, r2
 8007fd4:	701a      	strb	r2, [r3, #0]
 8007fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8007fda:	4b12      	ldr	r3, [pc, #72]	@ (8008024 <_TrySendOverflowPacket+0xdc>)
 8007fdc:	785b      	ldrb	r3, [r3, #1]
 8007fde:	4618      	mov	r0, r3
 8007fe0:	1d3b      	adds	r3, r7, #4
 8007fe2:	69fa      	ldr	r2, [r7, #28]
 8007fe4:	1ad3      	subs	r3, r2, r3
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	1d3b      	adds	r3, r7, #4
 8007fea:	4619      	mov	r1, r3
 8007fec:	f7f8 f910 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d009      	beq.n	800800e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8007ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8008024 <_TrySendOverflowPacket+0xdc>)
 8007ffc:	69bb      	ldr	r3, [r7, #24]
 8007ffe:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8008000:	4b08      	ldr	r3, [pc, #32]	@ (8008024 <_TrySendOverflowPacket+0xdc>)
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	3b01      	subs	r3, #1
 8008006:	b2da      	uxtb	r2, r3
 8008008:	4b06      	ldr	r3, [pc, #24]	@ (8008024 <_TrySendOverflowPacket+0xdc>)
 800800a:	701a      	strb	r2, [r3, #0]
 800800c:	e004      	b.n	8008018 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800800e:	4b05      	ldr	r3, [pc, #20]	@ (8008024 <_TrySendOverflowPacket+0xdc>)
 8008010:	695b      	ldr	r3, [r3, #20]
 8008012:	3301      	adds	r3, #1
 8008014:	4a03      	ldr	r2, [pc, #12]	@ (8008024 <_TrySendOverflowPacket+0xdc>)
 8008016:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8008018:	693b      	ldr	r3, [r7, #16]
}
 800801a:	4618      	mov	r0, r3
 800801c:	3730      	adds	r7, #48	@ 0x30
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
 8008022:	bf00      	nop
 8008024:	200056a0 	.word	0x200056a0
 8008028:	e0001004 	.word	0xe0001004

0800802c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800802c:	b580      	push	{r7, lr}
 800802e:	b08a      	sub	sp, #40	@ 0x28
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8008038:	4b98      	ldr	r3, [pc, #608]	@ (800829c <_SendPacket+0x270>)
 800803a:	781b      	ldrb	r3, [r3, #0]
 800803c:	2b01      	cmp	r3, #1
 800803e:	d010      	beq.n	8008062 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8008040:	4b96      	ldr	r3, [pc, #600]	@ (800829c <_SendPacket+0x270>)
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	f000 812d 	beq.w	80082a4 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800804a:	4b94      	ldr	r3, [pc, #592]	@ (800829c <_SendPacket+0x270>)
 800804c:	781b      	ldrb	r3, [r3, #0]
 800804e:	2b02      	cmp	r3, #2
 8008050:	d109      	bne.n	8008066 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8008052:	f7ff ff79 	bl	8007f48 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8008056:	4b91      	ldr	r3, [pc, #580]	@ (800829c <_SendPacket+0x270>)
 8008058:	781b      	ldrb	r3, [r3, #0]
 800805a:	2b01      	cmp	r3, #1
 800805c:	f040 8124 	bne.w	80082a8 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8008060:	e001      	b.n	8008066 <_SendPacket+0x3a>
    goto Send;
 8008062:	bf00      	nop
 8008064:	e000      	b.n	8008068 <_SendPacket+0x3c>
Send:
 8008066:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2b1f      	cmp	r3, #31
 800806c:	d809      	bhi.n	8008082 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800806e:	4b8b      	ldr	r3, [pc, #556]	@ (800829c <_SendPacket+0x270>)
 8008070:	69da      	ldr	r2, [r3, #28]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	fa22 f303 	lsr.w	r3, r2, r3
 8008078:	f003 0301 	and.w	r3, r3, #1
 800807c:	2b00      	cmp	r3, #0
 800807e:	f040 8115 	bne.w	80082ac <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2b17      	cmp	r3, #23
 8008086:	d807      	bhi.n	8008098 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	3b01      	subs	r3, #1
 800808c:	60fb      	str	r3, [r7, #12]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	b2da      	uxtb	r2, r3
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	701a      	strb	r2, [r3, #0]
 8008096:	e0c4      	b.n	8008222 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	1ad3      	subs	r3, r2, r3
 800809e:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 80080a0:	69fb      	ldr	r3, [r7, #28]
 80080a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80080a4:	d912      	bls.n	80080cc <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 80080a6:	69fb      	ldr	r3, [r7, #28]
 80080a8:	09da      	lsrs	r2, r3, #7
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	3b01      	subs	r3, #1
 80080ae:	60fb      	str	r3, [r7, #12]
 80080b0:	b2d2      	uxtb	r2, r2
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 80080b6:	69fb      	ldr	r3, [r7, #28]
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	68fa      	ldr	r2, [r7, #12]
 80080bc:	3a01      	subs	r2, #1
 80080be:	60fa      	str	r2, [r7, #12]
 80080c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80080c4:	b2da      	uxtb	r2, r3
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	701a      	strb	r2, [r3, #0]
 80080ca:	e006      	b.n	80080da <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	3b01      	subs	r3, #1
 80080d0:	60fb      	str	r3, [r7, #12]
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	b2da      	uxtb	r2, r3
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2b7e      	cmp	r3, #126	@ 0x7e
 80080de:	d807      	bhi.n	80080f0 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	3b01      	subs	r3, #1
 80080e4:	60fb      	str	r3, [r7, #12]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	b2da      	uxtb	r2, r3
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	701a      	strb	r2, [r3, #0]
 80080ee:	e098      	b.n	8008222 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080f6:	d212      	bcs.n	800811e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	09da      	lsrs	r2, r3, #7
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	3b01      	subs	r3, #1
 8008100:	60fb      	str	r3, [r7, #12]
 8008102:	b2d2      	uxtb	r2, r2
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	b2db      	uxtb	r3, r3
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	3a01      	subs	r2, #1
 8008110:	60fa      	str	r2, [r7, #12]
 8008112:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008116:	b2da      	uxtb	r2, r3
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	701a      	strb	r2, [r3, #0]
 800811c:	e081      	b.n	8008222 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008124:	d21d      	bcs.n	8008162 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	0b9a      	lsrs	r2, r3, #14
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	3b01      	subs	r3, #1
 800812e:	60fb      	str	r3, [r7, #12]
 8008130:	b2d2      	uxtb	r2, r2
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	09db      	lsrs	r3, r3, #7
 800813a:	b2db      	uxtb	r3, r3
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	3a01      	subs	r2, #1
 8008140:	60fa      	str	r2, [r7, #12]
 8008142:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008146:	b2da      	uxtb	r2, r3
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	b2db      	uxtb	r3, r3
 8008150:	68fa      	ldr	r2, [r7, #12]
 8008152:	3a01      	subs	r2, #1
 8008154:	60fa      	str	r2, [r7, #12]
 8008156:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800815a:	b2da      	uxtb	r2, r3
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	701a      	strb	r2, [r3, #0]
 8008160:	e05f      	b.n	8008222 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008168:	d228      	bcs.n	80081bc <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	0d5a      	lsrs	r2, r3, #21
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	3b01      	subs	r3, #1
 8008172:	60fb      	str	r3, [r7, #12]
 8008174:	b2d2      	uxtb	r2, r2
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	0b9b      	lsrs	r3, r3, #14
 800817e:	b2db      	uxtb	r3, r3
 8008180:	68fa      	ldr	r2, [r7, #12]
 8008182:	3a01      	subs	r2, #1
 8008184:	60fa      	str	r2, [r7, #12]
 8008186:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800818a:	b2da      	uxtb	r2, r3
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	09db      	lsrs	r3, r3, #7
 8008194:	b2db      	uxtb	r3, r3
 8008196:	68fa      	ldr	r2, [r7, #12]
 8008198:	3a01      	subs	r2, #1
 800819a:	60fa      	str	r2, [r7, #12]
 800819c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80081a0:	b2da      	uxtb	r2, r3
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	68fa      	ldr	r2, [r7, #12]
 80081ac:	3a01      	subs	r2, #1
 80081ae:	60fa      	str	r2, [r7, #12]
 80081b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80081b4:	b2da      	uxtb	r2, r3
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	701a      	strb	r2, [r3, #0]
 80081ba:	e032      	b.n	8008222 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	0f1a      	lsrs	r2, r3, #28
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	3b01      	subs	r3, #1
 80081c4:	60fb      	str	r3, [r7, #12]
 80081c6:	b2d2      	uxtb	r2, r2
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	0d5b      	lsrs	r3, r3, #21
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	68fa      	ldr	r2, [r7, #12]
 80081d4:	3a01      	subs	r2, #1
 80081d6:	60fa      	str	r2, [r7, #12]
 80081d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80081dc:	b2da      	uxtb	r2, r3
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	0b9b      	lsrs	r3, r3, #14
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	68fa      	ldr	r2, [r7, #12]
 80081ea:	3a01      	subs	r2, #1
 80081ec:	60fa      	str	r2, [r7, #12]
 80081ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80081f2:	b2da      	uxtb	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	09db      	lsrs	r3, r3, #7
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	68fa      	ldr	r2, [r7, #12]
 8008200:	3a01      	subs	r2, #1
 8008202:	60fa      	str	r2, [r7, #12]
 8008204:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008208:	b2da      	uxtb	r2, r3
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	b2db      	uxtb	r3, r3
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	3a01      	subs	r2, #1
 8008216:	60fa      	str	r2, [r7, #12]
 8008218:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800821c:	b2da      	uxtb	r2, r3
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8008222:	4b1f      	ldr	r3, [pc, #124]	@ (80082a0 <_SendPacket+0x274>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8008228:	4b1c      	ldr	r3, [pc, #112]	@ (800829c <_SendPacket+0x270>)
 800822a:	68db      	ldr	r3, [r3, #12]
 800822c:	69ba      	ldr	r2, [r7, #24]
 800822e:	1ad3      	subs	r3, r2, r3
 8008230:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	627b      	str	r3, [r7, #36]	@ 0x24
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	623b      	str	r3, [r7, #32]
 800823a:	e00b      	b.n	8008254 <_SendPacket+0x228>
 800823c:	6a3b      	ldr	r3, [r7, #32]
 800823e:	b2da      	uxtb	r2, r3
 8008240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008242:	1c59      	adds	r1, r3, #1
 8008244:	6279      	str	r1, [r7, #36]	@ 0x24
 8008246:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800824a:	b2d2      	uxtb	r2, r2
 800824c:	701a      	strb	r2, [r3, #0]
 800824e:	6a3b      	ldr	r3, [r7, #32]
 8008250:	09db      	lsrs	r3, r3, #7
 8008252:	623b      	str	r3, [r7, #32]
 8008254:	6a3b      	ldr	r3, [r7, #32]
 8008256:	2b7f      	cmp	r3, #127	@ 0x7f
 8008258:	d8f0      	bhi.n	800823c <_SendPacket+0x210>
 800825a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825c:	1c5a      	adds	r2, r3, #1
 800825e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008260:	6a3a      	ldr	r2, [r7, #32]
 8008262:	b2d2      	uxtb	r2, r2
 8008264:	701a      	strb	r2, [r3, #0]
 8008266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008268:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800826a:	4b0c      	ldr	r3, [pc, #48]	@ (800829c <_SendPacket+0x270>)
 800826c:	785b      	ldrb	r3, [r3, #1]
 800826e:	4618      	mov	r0, r3
 8008270:	68ba      	ldr	r2, [r7, #8]
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	1ad3      	subs	r3, r2, r3
 8008276:	461a      	mov	r2, r3
 8008278:	68f9      	ldr	r1, [r7, #12]
 800827a:	f7f7 ffc9 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800827e:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d003      	beq.n	800828e <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8008286:	4a05      	ldr	r2, [pc, #20]	@ (800829c <_SendPacket+0x270>)
 8008288:	69bb      	ldr	r3, [r7, #24]
 800828a:	60d3      	str	r3, [r2, #12]
 800828c:	e00f      	b.n	80082ae <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800828e:	4b03      	ldr	r3, [pc, #12]	@ (800829c <_SendPacket+0x270>)
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	3301      	adds	r3, #1
 8008294:	b2da      	uxtb	r2, r3
 8008296:	4b01      	ldr	r3, [pc, #4]	@ (800829c <_SendPacket+0x270>)
 8008298:	701a      	strb	r2, [r3, #0]
 800829a:	e008      	b.n	80082ae <_SendPacket+0x282>
 800829c:	200056a0 	.word	0x200056a0
 80082a0:	e0001004 	.word	0xe0001004
    goto SendDone;
 80082a4:	bf00      	nop
 80082a6:	e002      	b.n	80082ae <_SendPacket+0x282>
      goto SendDone;
 80082a8:	bf00      	nop
 80082aa:	e000      	b.n	80082ae <_SendPacket+0x282>
      goto SendDone;
 80082ac:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80082ae:	4b14      	ldr	r3, [pc, #80]	@ (8008300 <_SendPacket+0x2d4>)
 80082b0:	7e1b      	ldrb	r3, [r3, #24]
 80082b2:	4619      	mov	r1, r3
 80082b4:	4a13      	ldr	r2, [pc, #76]	@ (8008304 <_SendPacket+0x2d8>)
 80082b6:	460b      	mov	r3, r1
 80082b8:	005b      	lsls	r3, r3, #1
 80082ba:	440b      	add	r3, r1
 80082bc:	00db      	lsls	r3, r3, #3
 80082be:	4413      	add	r3, r2
 80082c0:	336c      	adds	r3, #108	@ 0x6c
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	4b0e      	ldr	r3, [pc, #56]	@ (8008300 <_SendPacket+0x2d4>)
 80082c6:	7e1b      	ldrb	r3, [r3, #24]
 80082c8:	4618      	mov	r0, r3
 80082ca:	490e      	ldr	r1, [pc, #56]	@ (8008304 <_SendPacket+0x2d8>)
 80082cc:	4603      	mov	r3, r0
 80082ce:	005b      	lsls	r3, r3, #1
 80082d0:	4403      	add	r3, r0
 80082d2:	00db      	lsls	r3, r3, #3
 80082d4:	440b      	add	r3, r1
 80082d6:	3370      	adds	r3, #112	@ 0x70
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	429a      	cmp	r2, r3
 80082dc:	d00b      	beq.n	80082f6 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80082de:	4b08      	ldr	r3, [pc, #32]	@ (8008300 <_SendPacket+0x2d4>)
 80082e0:	789b      	ldrb	r3, [r3, #2]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d107      	bne.n	80082f6 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80082e6:	4b06      	ldr	r3, [pc, #24]	@ (8008300 <_SendPacket+0x2d4>)
 80082e8:	2201      	movs	r2, #1
 80082ea:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80082ec:	f7ff fdbe 	bl	8007e6c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80082f0:	4b03      	ldr	r3, [pc, #12]	@ (8008300 <_SendPacket+0x2d4>)
 80082f2:	2200      	movs	r2, #0
 80082f4:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80082f6:	bf00      	nop
 80082f8:	3728      	adds	r7, #40	@ 0x28
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	200056a0 	.word	0x200056a0
 8008304:	20004d3c 	.word	0x20004d3c

08008308 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af02      	add	r7, sp, #8
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	607a      	str	r2, [r7, #4]
 8008314:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8008316:	2300      	movs	r3, #0
 8008318:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800831c:	4917      	ldr	r1, [pc, #92]	@ (800837c <SEGGER_SYSVIEW_Init+0x74>)
 800831e:	4818      	ldr	r0, [pc, #96]	@ (8008380 <SEGGER_SYSVIEW_Init+0x78>)
 8008320:	f7fe ffa0 	bl	8007264 <SEGGER_RTT_AllocUpBuffer>
 8008324:	4603      	mov	r3, r0
 8008326:	b2da      	uxtb	r2, r3
 8008328:	4b16      	ldr	r3, [pc, #88]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 800832a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800832c:	4b15      	ldr	r3, [pc, #84]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 800832e:	785a      	ldrb	r2, [r3, #1]
 8008330:	4b14      	ldr	r3, [pc, #80]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 8008332:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8008334:	4b13      	ldr	r3, [pc, #76]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 8008336:	7e1b      	ldrb	r3, [r3, #24]
 8008338:	4618      	mov	r0, r3
 800833a:	2300      	movs	r3, #0
 800833c:	9300      	str	r3, [sp, #0]
 800833e:	2308      	movs	r3, #8
 8008340:	4a11      	ldr	r2, [pc, #68]	@ (8008388 <SEGGER_SYSVIEW_Init+0x80>)
 8008342:	490f      	ldr	r1, [pc, #60]	@ (8008380 <SEGGER_SYSVIEW_Init+0x78>)
 8008344:	f7ff f812 	bl	800736c <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8008348:	4b0e      	ldr	r3, [pc, #56]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 800834a:	2200      	movs	r2, #0
 800834c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800834e:	4b0f      	ldr	r3, [pc, #60]	@ (800838c <SEGGER_SYSVIEW_Init+0x84>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a0c      	ldr	r2, [pc, #48]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 8008354:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8008356:	4a0b      	ldr	r2, [pc, #44]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800835c:	4a09      	ldr	r2, [pc, #36]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8008362:	4a08      	ldr	r2, [pc, #32]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8008368:	4a06      	ldr	r2, [pc, #24]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800836e:	4b05      	ldr	r3, [pc, #20]	@ (8008384 <SEGGER_SYSVIEW_Init+0x7c>)
 8008370:	2200      	movs	r2, #0
 8008372:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8008374:	bf00      	nop
 8008376:	3710      	adds	r7, #16
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}
 800837c:	20005298 	.word	0x20005298
 8008380:	080094f8 	.word	0x080094f8
 8008384:	200056a0 	.word	0x200056a0
 8008388:	20005698 	.word	0x20005698
 800838c:	e0001004 	.word	0xe0001004

08008390 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8008398:	4a04      	ldr	r2, [pc, #16]	@ (80083ac <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6113      	str	r3, [r2, #16]
}
 800839e:	bf00      	nop
 80083a0:	370c      	adds	r7, #12
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr
 80083aa:	bf00      	nop
 80083ac:	200056a0 	.word	0x200056a0

080083b0 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80083b8:	f3ef 8311 	mrs	r3, BASEPRI
 80083bc:	f04f 0120 	mov.w	r1, #32
 80083c0:	f381 8811 	msr	BASEPRI, r1
 80083c4:	60fb      	str	r3, [r7, #12]
 80083c6:	4808      	ldr	r0, [pc, #32]	@ (80083e8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80083c8:	f7ff fd44 	bl	8007e54 <_PreparePacket>
 80083cc:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80083ce:	687a      	ldr	r2, [r7, #4]
 80083d0:	68b9      	ldr	r1, [r7, #8]
 80083d2:	68b8      	ldr	r0, [r7, #8]
 80083d4:	f7ff fe2a 	bl	800802c <_SendPacket>
  RECORD_END();
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f383 8811 	msr	BASEPRI, r3
}
 80083de:	bf00      	nop
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	200056d0 	.word	0x200056d0

080083ec <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b088      	sub	sp, #32
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80083f6:	f3ef 8311 	mrs	r3, BASEPRI
 80083fa:	f04f 0120 	mov.w	r1, #32
 80083fe:	f381 8811 	msr	BASEPRI, r1
 8008402:	617b      	str	r3, [r7, #20]
 8008404:	4816      	ldr	r0, [pc, #88]	@ (8008460 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8008406:	f7ff fd25 	bl	8007e54 <_PreparePacket>
 800840a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	61fb      	str	r3, [r7, #28]
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	61bb      	str	r3, [r7, #24]
 8008418:	e00b      	b.n	8008432 <SEGGER_SYSVIEW_RecordU32+0x46>
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	b2da      	uxtb	r2, r3
 800841e:	69fb      	ldr	r3, [r7, #28]
 8008420:	1c59      	adds	r1, r3, #1
 8008422:	61f9      	str	r1, [r7, #28]
 8008424:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008428:	b2d2      	uxtb	r2, r2
 800842a:	701a      	strb	r2, [r3, #0]
 800842c:	69bb      	ldr	r3, [r7, #24]
 800842e:	09db      	lsrs	r3, r3, #7
 8008430:	61bb      	str	r3, [r7, #24]
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	2b7f      	cmp	r3, #127	@ 0x7f
 8008436:	d8f0      	bhi.n	800841a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8008438:	69fb      	ldr	r3, [r7, #28]
 800843a:	1c5a      	adds	r2, r3, #1
 800843c:	61fa      	str	r2, [r7, #28]
 800843e:	69ba      	ldr	r2, [r7, #24]
 8008440:	b2d2      	uxtb	r2, r2
 8008442:	701a      	strb	r2, [r3, #0]
 8008444:	69fb      	ldr	r3, [r7, #28]
 8008446:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8008448:	687a      	ldr	r2, [r7, #4]
 800844a:	68f9      	ldr	r1, [r7, #12]
 800844c:	6938      	ldr	r0, [r7, #16]
 800844e:	f7ff fded 	bl	800802c <_SendPacket>
  RECORD_END();
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	f383 8811 	msr	BASEPRI, r3
}
 8008458:	bf00      	nop
 800845a:	3720      	adds	r7, #32
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	200056d0 	.word	0x200056d0

08008464 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8008464:	b580      	push	{r7, lr}
 8008466:	b08c      	sub	sp, #48	@ 0x30
 8008468:	af00      	add	r7, sp, #0
 800846a:	60f8      	str	r0, [r7, #12]
 800846c:	60b9      	str	r1, [r7, #8]
 800846e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8008470:	f3ef 8311 	mrs	r3, BASEPRI
 8008474:	f04f 0120 	mov.w	r1, #32
 8008478:	f381 8811 	msr	BASEPRI, r1
 800847c:	61fb      	str	r3, [r7, #28]
 800847e:	4825      	ldr	r0, [pc, #148]	@ (8008514 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8008480:	f7ff fce8 	bl	8007e54 <_PreparePacket>
 8008484:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8008486:	69bb      	ldr	r3, [r7, #24]
 8008488:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008492:	e00b      	b.n	80084ac <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8008494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008496:	b2da      	uxtb	r2, r3
 8008498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800849a:	1c59      	adds	r1, r3, #1
 800849c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800849e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80084a2:	b2d2      	uxtb	r2, r2
 80084a4:	701a      	strb	r2, [r3, #0]
 80084a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a8:	09db      	lsrs	r3, r3, #7
 80084aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80084ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80084b0:	d8f0      	bhi.n	8008494 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80084b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084b4:	1c5a      	adds	r2, r3, #1
 80084b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80084b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084ba:	b2d2      	uxtb	r2, r2
 80084bc:	701a      	strb	r2, [r3, #0]
 80084be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	623b      	str	r3, [r7, #32]
 80084ca:	e00b      	b.n	80084e4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80084cc:	6a3b      	ldr	r3, [r7, #32]
 80084ce:	b2da      	uxtb	r2, r3
 80084d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d2:	1c59      	adds	r1, r3, #1
 80084d4:	6279      	str	r1, [r7, #36]	@ 0x24
 80084d6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80084da:	b2d2      	uxtb	r2, r2
 80084dc:	701a      	strb	r2, [r3, #0]
 80084de:	6a3b      	ldr	r3, [r7, #32]
 80084e0:	09db      	lsrs	r3, r3, #7
 80084e2:	623b      	str	r3, [r7, #32]
 80084e4:	6a3b      	ldr	r3, [r7, #32]
 80084e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80084e8:	d8f0      	bhi.n	80084cc <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80084ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ec:	1c5a      	adds	r2, r3, #1
 80084ee:	627a      	str	r2, [r7, #36]	@ 0x24
 80084f0:	6a3a      	ldr	r2, [r7, #32]
 80084f2:	b2d2      	uxtb	r2, r2
 80084f4:	701a      	strb	r2, [r3, #0]
 80084f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80084fa:	68fa      	ldr	r2, [r7, #12]
 80084fc:	6979      	ldr	r1, [r7, #20]
 80084fe:	69b8      	ldr	r0, [r7, #24]
 8008500:	f7ff fd94 	bl	800802c <_SendPacket>
  RECORD_END();
 8008504:	69fb      	ldr	r3, [r7, #28]
 8008506:	f383 8811 	msr	BASEPRI, r3
}
 800850a:	bf00      	nop
 800850c:	3730      	adds	r7, #48	@ 0x30
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}
 8008512:	bf00      	nop
 8008514:	200056d0 	.word	0x200056d0

08008518 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8008518:	b580      	push	{r7, lr}
 800851a:	b08c      	sub	sp, #48	@ 0x30
 800851c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800851e:	4b58      	ldr	r3, [pc, #352]	@ (8008680 <SEGGER_SYSVIEW_Start+0x168>)
 8008520:	2201      	movs	r2, #1
 8008522:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8008524:	f3ef 8311 	mrs	r3, BASEPRI
 8008528:	f04f 0120 	mov.w	r1, #32
 800852c:	f381 8811 	msr	BASEPRI, r1
 8008530:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8008532:	4b53      	ldr	r3, [pc, #332]	@ (8008680 <SEGGER_SYSVIEW_Start+0x168>)
 8008534:	785b      	ldrb	r3, [r3, #1]
 8008536:	220a      	movs	r2, #10
 8008538:	4952      	ldr	r1, [pc, #328]	@ (8008684 <SEGGER_SYSVIEW_Start+0x16c>)
 800853a:	4618      	mov	r0, r3
 800853c:	f7f7 fe68 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8008546:	200a      	movs	r0, #10
 8008548:	f7ff ff32 	bl	80083b0 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800854c:	f3ef 8311 	mrs	r3, BASEPRI
 8008550:	f04f 0120 	mov.w	r1, #32
 8008554:	f381 8811 	msr	BASEPRI, r1
 8008558:	60bb      	str	r3, [r7, #8]
 800855a:	484b      	ldr	r0, [pc, #300]	@ (8008688 <SEGGER_SYSVIEW_Start+0x170>)
 800855c:	f7ff fc7a 	bl	8007e54 <_PreparePacket>
 8008560:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800856a:	4b45      	ldr	r3, [pc, #276]	@ (8008680 <SEGGER_SYSVIEW_Start+0x168>)
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008570:	e00b      	b.n	800858a <SEGGER_SYSVIEW_Start+0x72>
 8008572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008574:	b2da      	uxtb	r2, r3
 8008576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008578:	1c59      	adds	r1, r3, #1
 800857a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800857c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008580:	b2d2      	uxtb	r2, r2
 8008582:	701a      	strb	r2, [r3, #0]
 8008584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008586:	09db      	lsrs	r3, r3, #7
 8008588:	62bb      	str	r3, [r7, #40]	@ 0x28
 800858a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800858c:	2b7f      	cmp	r3, #127	@ 0x7f
 800858e:	d8f0      	bhi.n	8008572 <SEGGER_SYSVIEW_Start+0x5a>
 8008590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008592:	1c5a      	adds	r2, r3, #1
 8008594:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008596:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008598:	b2d2      	uxtb	r2, r2
 800859a:	701a      	strb	r2, [r3, #0]
 800859c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800859e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80085a4:	4b36      	ldr	r3, [pc, #216]	@ (8008680 <SEGGER_SYSVIEW_Start+0x168>)
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	623b      	str	r3, [r7, #32]
 80085aa:	e00b      	b.n	80085c4 <SEGGER_SYSVIEW_Start+0xac>
 80085ac:	6a3b      	ldr	r3, [r7, #32]
 80085ae:	b2da      	uxtb	r2, r3
 80085b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b2:	1c59      	adds	r1, r3, #1
 80085b4:	6279      	str	r1, [r7, #36]	@ 0x24
 80085b6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80085ba:	b2d2      	uxtb	r2, r2
 80085bc:	701a      	strb	r2, [r3, #0]
 80085be:	6a3b      	ldr	r3, [r7, #32]
 80085c0:	09db      	lsrs	r3, r3, #7
 80085c2:	623b      	str	r3, [r7, #32]
 80085c4:	6a3b      	ldr	r3, [r7, #32]
 80085c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80085c8:	d8f0      	bhi.n	80085ac <SEGGER_SYSVIEW_Start+0x94>
 80085ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085cc:	1c5a      	adds	r2, r3, #1
 80085ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80085d0:	6a3a      	ldr	r2, [r7, #32]
 80085d2:	b2d2      	uxtb	r2, r2
 80085d4:	701a      	strb	r2, [r3, #0]
 80085d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	61fb      	str	r3, [r7, #28]
 80085de:	4b28      	ldr	r3, [pc, #160]	@ (8008680 <SEGGER_SYSVIEW_Start+0x168>)
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	61bb      	str	r3, [r7, #24]
 80085e4:	e00b      	b.n	80085fe <SEGGER_SYSVIEW_Start+0xe6>
 80085e6:	69bb      	ldr	r3, [r7, #24]
 80085e8:	b2da      	uxtb	r2, r3
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	1c59      	adds	r1, r3, #1
 80085ee:	61f9      	str	r1, [r7, #28]
 80085f0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80085f4:	b2d2      	uxtb	r2, r2
 80085f6:	701a      	strb	r2, [r3, #0]
 80085f8:	69bb      	ldr	r3, [r7, #24]
 80085fa:	09db      	lsrs	r3, r3, #7
 80085fc:	61bb      	str	r3, [r7, #24]
 80085fe:	69bb      	ldr	r3, [r7, #24]
 8008600:	2b7f      	cmp	r3, #127	@ 0x7f
 8008602:	d8f0      	bhi.n	80085e6 <SEGGER_SYSVIEW_Start+0xce>
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	1c5a      	adds	r2, r3, #1
 8008608:	61fa      	str	r2, [r7, #28]
 800860a:	69ba      	ldr	r2, [r7, #24]
 800860c:	b2d2      	uxtb	r2, r2
 800860e:	701a      	strb	r2, [r3, #0]
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	617b      	str	r3, [r7, #20]
 8008618:	2300      	movs	r3, #0
 800861a:	613b      	str	r3, [r7, #16]
 800861c:	e00b      	b.n	8008636 <SEGGER_SYSVIEW_Start+0x11e>
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	b2da      	uxtb	r2, r3
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	1c59      	adds	r1, r3, #1
 8008626:	6179      	str	r1, [r7, #20]
 8008628:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800862c:	b2d2      	uxtb	r2, r2
 800862e:	701a      	strb	r2, [r3, #0]
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	09db      	lsrs	r3, r3, #7
 8008634:	613b      	str	r3, [r7, #16]
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	2b7f      	cmp	r3, #127	@ 0x7f
 800863a:	d8f0      	bhi.n	800861e <SEGGER_SYSVIEW_Start+0x106>
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	1c5a      	adds	r2, r3, #1
 8008640:	617a      	str	r2, [r7, #20]
 8008642:	693a      	ldr	r2, [r7, #16]
 8008644:	b2d2      	uxtb	r2, r2
 8008646:	701a      	strb	r2, [r3, #0]
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800864c:	2218      	movs	r2, #24
 800864e:	6839      	ldr	r1, [r7, #0]
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f7ff fceb 	bl	800802c <_SendPacket>
      RECORD_END();
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800865c:	4b08      	ldr	r3, [pc, #32]	@ (8008680 <SEGGER_SYSVIEW_Start+0x168>)
 800865e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008660:	2b00      	cmp	r3, #0
 8008662:	d002      	beq.n	800866a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8008664:	4b06      	ldr	r3, [pc, #24]	@ (8008680 <SEGGER_SYSVIEW_Start+0x168>)
 8008666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008668:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800866a:	f000 f9eb 	bl	8008a44 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800866e:	f000 f9b1 	bl	80089d4 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8008672:	f000 fd21 	bl	80090b8 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8008676:	bf00      	nop
 8008678:	3730      	adds	r7, #48	@ 0x30
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop
 8008680:	200056a0 	.word	0x200056a0
 8008684:	08009548 	.word	0x08009548
 8008688:	200056d0 	.word	0x200056d0

0800868c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800868c:	b580      	push	{r7, lr}
 800868e:	b082      	sub	sp, #8
 8008690:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008692:	f3ef 8311 	mrs	r3, BASEPRI
 8008696:	f04f 0120 	mov.w	r1, #32
 800869a:	f381 8811 	msr	BASEPRI, r1
 800869e:	607b      	str	r3, [r7, #4]
 80086a0:	480b      	ldr	r0, [pc, #44]	@ (80086d0 <SEGGER_SYSVIEW_Stop+0x44>)
 80086a2:	f7ff fbd7 	bl	8007e54 <_PreparePacket>
 80086a6:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80086a8:	4b0a      	ldr	r3, [pc, #40]	@ (80086d4 <SEGGER_SYSVIEW_Stop+0x48>)
 80086aa:	781b      	ldrb	r3, [r3, #0]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d007      	beq.n	80086c0 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80086b0:	220b      	movs	r2, #11
 80086b2:	6839      	ldr	r1, [r7, #0]
 80086b4:	6838      	ldr	r0, [r7, #0]
 80086b6:	f7ff fcb9 	bl	800802c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80086ba:	4b06      	ldr	r3, [pc, #24]	@ (80086d4 <SEGGER_SYSVIEW_Stop+0x48>)
 80086bc:	2200      	movs	r2, #0
 80086be:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f383 8811 	msr	BASEPRI, r3
}
 80086c6:	bf00      	nop
 80086c8:	3708      	adds	r7, #8
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
 80086ce:	bf00      	nop
 80086d0:	200056d0 	.word	0x200056d0
 80086d4:	200056a0 	.word	0x200056a0

080086d8 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80086d8:	b580      	push	{r7, lr}
 80086da:	b08c      	sub	sp, #48	@ 0x30
 80086dc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80086de:	f3ef 8311 	mrs	r3, BASEPRI
 80086e2:	f04f 0120 	mov.w	r1, #32
 80086e6:	f381 8811 	msr	BASEPRI, r1
 80086ea:	60fb      	str	r3, [r7, #12]
 80086ec:	4845      	ldr	r0, [pc, #276]	@ (8008804 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80086ee:	f7ff fbb1 	bl	8007e54 <_PreparePacket>
 80086f2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086fc:	4b42      	ldr	r3, [pc, #264]	@ (8008808 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008702:	e00b      	b.n	800871c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8008704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008706:	b2da      	uxtb	r2, r3
 8008708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800870a:	1c59      	adds	r1, r3, #1
 800870c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800870e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008712:	b2d2      	uxtb	r2, r2
 8008714:	701a      	strb	r2, [r3, #0]
 8008716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008718:	09db      	lsrs	r3, r3, #7
 800871a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800871c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800871e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008720:	d8f0      	bhi.n	8008704 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8008722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008724:	1c5a      	adds	r2, r3, #1
 8008726:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008728:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800872a:	b2d2      	uxtb	r2, r2
 800872c:	701a      	strb	r2, [r3, #0]
 800872e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008730:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	627b      	str	r3, [r7, #36]	@ 0x24
 8008736:	4b34      	ldr	r3, [pc, #208]	@ (8008808 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8008738:	689b      	ldr	r3, [r3, #8]
 800873a:	623b      	str	r3, [r7, #32]
 800873c:	e00b      	b.n	8008756 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800873e:	6a3b      	ldr	r3, [r7, #32]
 8008740:	b2da      	uxtb	r2, r3
 8008742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008744:	1c59      	adds	r1, r3, #1
 8008746:	6279      	str	r1, [r7, #36]	@ 0x24
 8008748:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800874c:	b2d2      	uxtb	r2, r2
 800874e:	701a      	strb	r2, [r3, #0]
 8008750:	6a3b      	ldr	r3, [r7, #32]
 8008752:	09db      	lsrs	r3, r3, #7
 8008754:	623b      	str	r3, [r7, #32]
 8008756:	6a3b      	ldr	r3, [r7, #32]
 8008758:	2b7f      	cmp	r3, #127	@ 0x7f
 800875a:	d8f0      	bhi.n	800873e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800875c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875e:	1c5a      	adds	r2, r3, #1
 8008760:	627a      	str	r2, [r7, #36]	@ 0x24
 8008762:	6a3a      	ldr	r2, [r7, #32]
 8008764:	b2d2      	uxtb	r2, r2
 8008766:	701a      	strb	r2, [r3, #0]
 8008768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800876a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	61fb      	str	r3, [r7, #28]
 8008770:	4b25      	ldr	r3, [pc, #148]	@ (8008808 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8008772:	691b      	ldr	r3, [r3, #16]
 8008774:	61bb      	str	r3, [r7, #24]
 8008776:	e00b      	b.n	8008790 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	b2da      	uxtb	r2, r3
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	1c59      	adds	r1, r3, #1
 8008780:	61f9      	str	r1, [r7, #28]
 8008782:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008786:	b2d2      	uxtb	r2, r2
 8008788:	701a      	strb	r2, [r3, #0]
 800878a:	69bb      	ldr	r3, [r7, #24]
 800878c:	09db      	lsrs	r3, r3, #7
 800878e:	61bb      	str	r3, [r7, #24]
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	2b7f      	cmp	r3, #127	@ 0x7f
 8008794:	d8f0      	bhi.n	8008778 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	1c5a      	adds	r2, r3, #1
 800879a:	61fa      	str	r2, [r7, #28]
 800879c:	69ba      	ldr	r2, [r7, #24]
 800879e:	b2d2      	uxtb	r2, r2
 80087a0:	701a      	strb	r2, [r3, #0]
 80087a2:	69fb      	ldr	r3, [r7, #28]
 80087a4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	617b      	str	r3, [r7, #20]
 80087aa:	2300      	movs	r3, #0
 80087ac:	613b      	str	r3, [r7, #16]
 80087ae:	e00b      	b.n	80087c8 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	b2da      	uxtb	r2, r3
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	1c59      	adds	r1, r3, #1
 80087b8:	6179      	str	r1, [r7, #20]
 80087ba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80087be:	b2d2      	uxtb	r2, r2
 80087c0:	701a      	strb	r2, [r3, #0]
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	09db      	lsrs	r3, r3, #7
 80087c6:	613b      	str	r3, [r7, #16]
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80087cc:	d8f0      	bhi.n	80087b0 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	1c5a      	adds	r2, r3, #1
 80087d2:	617a      	str	r2, [r7, #20]
 80087d4:	693a      	ldr	r2, [r7, #16]
 80087d6:	b2d2      	uxtb	r2, r2
 80087d8:	701a      	strb	r2, [r3, #0]
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80087de:	2218      	movs	r2, #24
 80087e0:	6879      	ldr	r1, [r7, #4]
 80087e2:	68b8      	ldr	r0, [r7, #8]
 80087e4:	f7ff fc22 	bl	800802c <_SendPacket>
  RECORD_END();
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80087ee:	4b06      	ldr	r3, [pc, #24]	@ (8008808 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80087f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d002      	beq.n	80087fc <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80087f6:	4b04      	ldr	r3, [pc, #16]	@ (8008808 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80087f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087fa:	4798      	blx	r3
  }
}
 80087fc:	bf00      	nop
 80087fe:	3730      	adds	r7, #48	@ 0x30
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}
 8008804:	200056d0 	.word	0x200056d0
 8008808:	200056a0 	.word	0x200056a0

0800880c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800880c:	b580      	push	{r7, lr}
 800880e:	b092      	sub	sp, #72	@ 0x48
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8008814:	f3ef 8311 	mrs	r3, BASEPRI
 8008818:	f04f 0120 	mov.w	r1, #32
 800881c:	f381 8811 	msr	BASEPRI, r1
 8008820:	617b      	str	r3, [r7, #20]
 8008822:	486a      	ldr	r0, [pc, #424]	@ (80089cc <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8008824:	f7ff fb16 	bl	8007e54 <_PreparePacket>
 8008828:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	647b      	str	r3, [r7, #68]	@ 0x44
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	4b66      	ldr	r3, [pc, #408]	@ (80089d0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8008838:	691b      	ldr	r3, [r3, #16]
 800883a:	1ad3      	subs	r3, r2, r3
 800883c:	643b      	str	r3, [r7, #64]	@ 0x40
 800883e:	e00b      	b.n	8008858 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8008840:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008842:	b2da      	uxtb	r2, r3
 8008844:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008846:	1c59      	adds	r1, r3, #1
 8008848:	6479      	str	r1, [r7, #68]	@ 0x44
 800884a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800884e:	b2d2      	uxtb	r2, r2
 8008850:	701a      	strb	r2, [r3, #0]
 8008852:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008854:	09db      	lsrs	r3, r3, #7
 8008856:	643b      	str	r3, [r7, #64]	@ 0x40
 8008858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800885a:	2b7f      	cmp	r3, #127	@ 0x7f
 800885c:	d8f0      	bhi.n	8008840 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800885e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008860:	1c5a      	adds	r2, r3, #1
 8008862:	647a      	str	r2, [r7, #68]	@ 0x44
 8008864:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008866:	b2d2      	uxtb	r2, r2
 8008868:	701a      	strb	r2, [r3, #0]
 800886a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800886c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008878:	e00b      	b.n	8008892 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800887a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800887c:	b2da      	uxtb	r2, r3
 800887e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008880:	1c59      	adds	r1, r3, #1
 8008882:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8008884:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008888:	b2d2      	uxtb	r2, r2
 800888a:	701a      	strb	r2, [r3, #0]
 800888c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800888e:	09db      	lsrs	r3, r3, #7
 8008890:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008894:	2b7f      	cmp	r3, #127	@ 0x7f
 8008896:	d8f0      	bhi.n	800887a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8008898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800889a:	1c5a      	adds	r2, r3, #1
 800889c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800889e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80088a0:	b2d2      	uxtb	r2, r2
 80088a2:	701a      	strb	r2, [r3, #0]
 80088a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088a6:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	2220      	movs	r2, #32
 80088ae:	4619      	mov	r1, r3
 80088b0:	68f8      	ldr	r0, [r7, #12]
 80088b2:	f7ff fa96 	bl	8007de2 <_EncodeStr>
 80088b6:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80088b8:	2209      	movs	r2, #9
 80088ba:	68f9      	ldr	r1, [r7, #12]
 80088bc:	6938      	ldr	r0, [r7, #16]
 80088be:	f7ff fbb5 	bl	800802c <_SendPacket>
  //
  pPayload = pPayloadStart;
 80088c2:	693b      	ldr	r3, [r7, #16]
 80088c4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	4b40      	ldr	r3, [pc, #256]	@ (80089d0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80088d0:	691b      	ldr	r3, [r3, #16]
 80088d2:	1ad3      	subs	r3, r2, r3
 80088d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80088d6:	e00b      	b.n	80088f0 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80088d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088da:	b2da      	uxtb	r2, r3
 80088dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088de:	1c59      	adds	r1, r3, #1
 80088e0:	6379      	str	r1, [r7, #52]	@ 0x34
 80088e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80088e6:	b2d2      	uxtb	r2, r2
 80088e8:	701a      	strb	r2, [r3, #0]
 80088ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ec:	09db      	lsrs	r3, r3, #7
 80088ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80088f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80088f4:	d8f0      	bhi.n	80088d8 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80088f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088f8:	1c5a      	adds	r2, r3, #1
 80088fa:	637a      	str	r2, [r7, #52]	@ 0x34
 80088fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088fe:	b2d2      	uxtb	r2, r2
 8008900:	701a      	strb	r2, [r3, #0]
 8008902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008904:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	68db      	ldr	r3, [r3, #12]
 800890e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008910:	e00b      	b.n	800892a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8008912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008914:	b2da      	uxtb	r2, r3
 8008916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008918:	1c59      	adds	r1, r3, #1
 800891a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800891c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008920:	b2d2      	uxtb	r2, r2
 8008922:	701a      	strb	r2, [r3, #0]
 8008924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008926:	09db      	lsrs	r3, r3, #7
 8008928:	62bb      	str	r3, [r7, #40]	@ 0x28
 800892a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800892c:	2b7f      	cmp	r3, #127	@ 0x7f
 800892e:	d8f0      	bhi.n	8008912 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8008930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008932:	1c5a      	adds	r2, r3, #1
 8008934:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008936:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008938:	b2d2      	uxtb	r2, r2
 800893a:	701a      	strb	r2, [r3, #0]
 800893c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800893e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	627b      	str	r3, [r7, #36]	@ 0x24
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	691b      	ldr	r3, [r3, #16]
 8008948:	623b      	str	r3, [r7, #32]
 800894a:	e00b      	b.n	8008964 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800894c:	6a3b      	ldr	r3, [r7, #32]
 800894e:	b2da      	uxtb	r2, r3
 8008950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008952:	1c59      	adds	r1, r3, #1
 8008954:	6279      	str	r1, [r7, #36]	@ 0x24
 8008956:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800895a:	b2d2      	uxtb	r2, r2
 800895c:	701a      	strb	r2, [r3, #0]
 800895e:	6a3b      	ldr	r3, [r7, #32]
 8008960:	09db      	lsrs	r3, r3, #7
 8008962:	623b      	str	r3, [r7, #32]
 8008964:	6a3b      	ldr	r3, [r7, #32]
 8008966:	2b7f      	cmp	r3, #127	@ 0x7f
 8008968:	d8f0      	bhi.n	800894c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800896a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896c:	1c5a      	adds	r2, r3, #1
 800896e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008970:	6a3a      	ldr	r2, [r7, #32]
 8008972:	b2d2      	uxtb	r2, r2
 8008974:	701a      	strb	r2, [r3, #0]
 8008976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008978:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	61fb      	str	r3, [r7, #28]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	695b      	ldr	r3, [r3, #20]
 8008982:	61bb      	str	r3, [r7, #24]
 8008984:	e00b      	b.n	800899e <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	b2da      	uxtb	r2, r3
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	1c59      	adds	r1, r3, #1
 800898e:	61f9      	str	r1, [r7, #28]
 8008990:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008994:	b2d2      	uxtb	r2, r2
 8008996:	701a      	strb	r2, [r3, #0]
 8008998:	69bb      	ldr	r3, [r7, #24]
 800899a:	09db      	lsrs	r3, r3, #7
 800899c:	61bb      	str	r3, [r7, #24]
 800899e:	69bb      	ldr	r3, [r7, #24]
 80089a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80089a2:	d8f0      	bhi.n	8008986 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	1c5a      	adds	r2, r3, #1
 80089a8:	61fa      	str	r2, [r7, #28]
 80089aa:	69ba      	ldr	r2, [r7, #24]
 80089ac:	b2d2      	uxtb	r2, r2
 80089ae:	701a      	strb	r2, [r3, #0]
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80089b4:	2215      	movs	r2, #21
 80089b6:	68f9      	ldr	r1, [r7, #12]
 80089b8:	6938      	ldr	r0, [r7, #16]
 80089ba:	f7ff fb37 	bl	800802c <_SendPacket>
  RECORD_END();
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	f383 8811 	msr	BASEPRI, r3
}
 80089c4:	bf00      	nop
 80089c6:	3748      	adds	r7, #72	@ 0x48
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	200056d0 	.word	0x200056d0
 80089d0:	200056a0 	.word	0x200056a0

080089d4 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80089d4:	b580      	push	{r7, lr}
 80089d6:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80089d8:	4b07      	ldr	r3, [pc, #28]	@ (80089f8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80089da:	6a1b      	ldr	r3, [r3, #32]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d008      	beq.n	80089f2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80089e0:	4b05      	ldr	r3, [pc, #20]	@ (80089f8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80089e2:	6a1b      	ldr	r3, [r3, #32]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d003      	beq.n	80089f2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80089ea:	4b03      	ldr	r3, [pc, #12]	@ (80089f8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80089ec:	6a1b      	ldr	r3, [r3, #32]
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	4798      	blx	r3
  }
}
 80089f2:	bf00      	nop
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	200056a0 	.word	0x200056a0

080089fc <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b086      	sub	sp, #24
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008a04:	f3ef 8311 	mrs	r3, BASEPRI
 8008a08:	f04f 0120 	mov.w	r1, #32
 8008a0c:	f381 8811 	msr	BASEPRI, r1
 8008a10:	617b      	str	r3, [r7, #20]
 8008a12:	480b      	ldr	r0, [pc, #44]	@ (8008a40 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8008a14:	f7ff fa1e 	bl	8007e54 <_PreparePacket>
 8008a18:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008a1a:	2280      	movs	r2, #128	@ 0x80
 8008a1c:	6879      	ldr	r1, [r7, #4]
 8008a1e:	6938      	ldr	r0, [r7, #16]
 8008a20:	f7ff f9df 	bl	8007de2 <_EncodeStr>
 8008a24:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8008a26:	220e      	movs	r2, #14
 8008a28:	68f9      	ldr	r1, [r7, #12]
 8008a2a:	6938      	ldr	r0, [r7, #16]
 8008a2c:	f7ff fafe 	bl	800802c <_SendPacket>
  RECORD_END();
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f383 8811 	msr	BASEPRI, r3
}
 8008a36:	bf00      	nop
 8008a38:	3718      	adds	r7, #24
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop
 8008a40:	200056d0 	.word	0x200056d0

08008a44 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8008a44:	b590      	push	{r4, r7, lr}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8008a4a:	4b15      	ldr	r3, [pc, #84]	@ (8008aa0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008a4c:	6a1b      	ldr	r3, [r3, #32]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d01a      	beq.n	8008a88 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8008a52:	4b13      	ldr	r3, [pc, #76]	@ (8008aa0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008a54:	6a1b      	ldr	r3, [r3, #32]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d015      	beq.n	8008a88 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8008a5c:	4b10      	ldr	r3, [pc, #64]	@ (8008aa0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008a5e:	6a1b      	ldr	r3, [r3, #32]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4798      	blx	r3
 8008a64:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8008a68:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8008a6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008a6e:	f04f 0200 	mov.w	r2, #0
 8008a72:	f04f 0300 	mov.w	r3, #0
 8008a76:	000a      	movs	r2, r1
 8008a78:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8008a7a:	4613      	mov	r3, r2
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	4621      	mov	r1, r4
 8008a80:	200d      	movs	r0, #13
 8008a82:	f7ff fcef 	bl	8008464 <SEGGER_SYSVIEW_RecordU32x2>
 8008a86:	e006      	b.n	8008a96 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8008a88:	4b06      	ldr	r3, [pc, #24]	@ (8008aa4 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	200c      	movs	r0, #12
 8008a90:	f7ff fcac 	bl	80083ec <SEGGER_SYSVIEW_RecordU32>
  }
}
 8008a94:	bf00      	nop
 8008a96:	bf00      	nop
 8008a98:	370c      	adds	r7, #12
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd90      	pop	{r4, r7, pc}
 8008a9e:	bf00      	nop
 8008aa0:	200056a0 	.word	0x200056a0
 8008aa4:	e0001004 	.word	0xe0001004

08008aa8 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008aae:	f3ef 8311 	mrs	r3, BASEPRI
 8008ab2:	f04f 0120 	mov.w	r1, #32
 8008ab6:	f381 8811 	msr	BASEPRI, r1
 8008aba:	60fb      	str	r3, [r7, #12]
 8008abc:	4819      	ldr	r0, [pc, #100]	@ (8008b24 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8008abe:	f7ff f9c9 	bl	8007e54 <_PreparePacket>
 8008ac2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8008ac8:	4b17      	ldr	r3, [pc, #92]	@ (8008b28 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ad0:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	617b      	str	r3, [r7, #20]
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	613b      	str	r3, [r7, #16]
 8008ada:	e00b      	b.n	8008af4 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	b2da      	uxtb	r2, r3
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	1c59      	adds	r1, r3, #1
 8008ae4:	6179      	str	r1, [r7, #20]
 8008ae6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008aea:	b2d2      	uxtb	r2, r2
 8008aec:	701a      	strb	r2, [r3, #0]
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	09db      	lsrs	r3, r3, #7
 8008af2:	613b      	str	r3, [r7, #16]
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	2b7f      	cmp	r3, #127	@ 0x7f
 8008af8:	d8f0      	bhi.n	8008adc <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	1c5a      	adds	r2, r3, #1
 8008afe:	617a      	str	r2, [r7, #20]
 8008b00:	693a      	ldr	r2, [r7, #16]
 8008b02:	b2d2      	uxtb	r2, r2
 8008b04:	701a      	strb	r2, [r3, #0]
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8008b0a:	2202      	movs	r2, #2
 8008b0c:	6879      	ldr	r1, [r7, #4]
 8008b0e:	68b8      	ldr	r0, [r7, #8]
 8008b10:	f7ff fa8c 	bl	800802c <_SendPacket>
  RECORD_END();
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f383 8811 	msr	BASEPRI, r3
}
 8008b1a:	bf00      	nop
 8008b1c:	3718      	adds	r7, #24
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	200056d0 	.word	0x200056d0
 8008b28:	e000ed04 	.word	0xe000ed04

08008b2c <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b082      	sub	sp, #8
 8008b30:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008b32:	f3ef 8311 	mrs	r3, BASEPRI
 8008b36:	f04f 0120 	mov.w	r1, #32
 8008b3a:	f381 8811 	msr	BASEPRI, r1
 8008b3e:	607b      	str	r3, [r7, #4]
 8008b40:	4807      	ldr	r0, [pc, #28]	@ (8008b60 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8008b42:	f7ff f987 	bl	8007e54 <_PreparePacket>
 8008b46:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8008b48:	2203      	movs	r2, #3
 8008b4a:	6839      	ldr	r1, [r7, #0]
 8008b4c:	6838      	ldr	r0, [r7, #0]
 8008b4e:	f7ff fa6d 	bl	800802c <_SendPacket>
  RECORD_END();
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f383 8811 	msr	BASEPRI, r3
}
 8008b58:	bf00      	nop
 8008b5a:	3708      	adds	r7, #8
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}
 8008b60:	200056d0 	.word	0x200056d0

08008b64 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b082      	sub	sp, #8
 8008b68:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008b6a:	f3ef 8311 	mrs	r3, BASEPRI
 8008b6e:	f04f 0120 	mov.w	r1, #32
 8008b72:	f381 8811 	msr	BASEPRI, r1
 8008b76:	607b      	str	r3, [r7, #4]
 8008b78:	4807      	ldr	r0, [pc, #28]	@ (8008b98 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8008b7a:	f7ff f96b 	bl	8007e54 <_PreparePacket>
 8008b7e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8008b80:	2212      	movs	r2, #18
 8008b82:	6839      	ldr	r1, [r7, #0]
 8008b84:	6838      	ldr	r0, [r7, #0]
 8008b86:	f7ff fa51 	bl	800802c <_SendPacket>
  RECORD_END();
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f383 8811 	msr	BASEPRI, r3
}
 8008b90:	bf00      	nop
 8008b92:	3708      	adds	r7, #8
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	200056d0 	.word	0x200056d0

08008b9c <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b088      	sub	sp, #32
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008ba4:	f3ef 8311 	mrs	r3, BASEPRI
 8008ba8:	f04f 0120 	mov.w	r1, #32
 8008bac:	f381 8811 	msr	BASEPRI, r1
 8008bb0:	617b      	str	r3, [r7, #20]
 8008bb2:	4817      	ldr	r0, [pc, #92]	@ (8008c10 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 8008bb4:	f7ff f94e 	bl	8007e54 <_PreparePacket>
 8008bb8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	61fb      	str	r3, [r7, #28]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	61bb      	str	r3, [r7, #24]
 8008bc6:	e00b      	b.n	8008be0 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 8008bc8:	69bb      	ldr	r3, [r7, #24]
 8008bca:	b2da      	uxtb	r2, r3
 8008bcc:	69fb      	ldr	r3, [r7, #28]
 8008bce:	1c59      	adds	r1, r3, #1
 8008bd0:	61f9      	str	r1, [r7, #28]
 8008bd2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008bd6:	b2d2      	uxtb	r2, r2
 8008bd8:	701a      	strb	r2, [r3, #0]
 8008bda:	69bb      	ldr	r3, [r7, #24]
 8008bdc:	09db      	lsrs	r3, r3, #7
 8008bde:	61bb      	str	r3, [r7, #24]
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	2b7f      	cmp	r3, #127	@ 0x7f
 8008be4:	d8f0      	bhi.n	8008bc8 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 8008be6:	69fb      	ldr	r3, [r7, #28]
 8008be8:	1c5a      	adds	r2, r3, #1
 8008bea:	61fa      	str	r2, [r7, #28]
 8008bec:	69ba      	ldr	r2, [r7, #24]
 8008bee:	b2d2      	uxtb	r2, r2
 8008bf0:	701a      	strb	r2, [r3, #0]
 8008bf2:	69fb      	ldr	r3, [r7, #28]
 8008bf4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8008bf6:	221c      	movs	r2, #28
 8008bf8:	68f9      	ldr	r1, [r7, #12]
 8008bfa:	6938      	ldr	r0, [r7, #16]
 8008bfc:	f7ff fa16 	bl	800802c <_SendPacket>
  RECORD_END();
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	f383 8811 	msr	BASEPRI, r3
}
 8008c06:	bf00      	nop
 8008c08:	3720      	adds	r7, #32
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	bf00      	nop
 8008c10:	200056d0 	.word	0x200056d0

08008c14 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b08a      	sub	sp, #40	@ 0x28
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8008c1e:	f3ef 8311 	mrs	r3, BASEPRI
 8008c22:	f04f 0120 	mov.w	r1, #32
 8008c26:	f381 8811 	msr	BASEPRI, r1
 8008c2a:	617b      	str	r3, [r7, #20]
 8008c2c:	4824      	ldr	r0, [pc, #144]	@ (8008cc0 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 8008c2e:	f7ff f911 	bl	8007e54 <_PreparePacket>
 8008c32:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	623b      	str	r3, [r7, #32]
 8008c40:	e00b      	b.n	8008c5a <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8008c42:	6a3b      	ldr	r3, [r7, #32]
 8008c44:	b2da      	uxtb	r2, r3
 8008c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c48:	1c59      	adds	r1, r3, #1
 8008c4a:	6279      	str	r1, [r7, #36]	@ 0x24
 8008c4c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008c50:	b2d2      	uxtb	r2, r2
 8008c52:	701a      	strb	r2, [r3, #0]
 8008c54:	6a3b      	ldr	r3, [r7, #32]
 8008c56:	09db      	lsrs	r3, r3, #7
 8008c58:	623b      	str	r3, [r7, #32]
 8008c5a:	6a3b      	ldr	r3, [r7, #32]
 8008c5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8008c5e:	d8f0      	bhi.n	8008c42 <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8008c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c62:	1c5a      	adds	r2, r3, #1
 8008c64:	627a      	str	r2, [r7, #36]	@ 0x24
 8008c66:	6a3a      	ldr	r2, [r7, #32]
 8008c68:	b2d2      	uxtb	r2, r2
 8008c6a:	701a      	strb	r2, [r3, #0]
 8008c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c6e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	61fb      	str	r3, [r7, #28]
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	61bb      	str	r3, [r7, #24]
 8008c78:	e00b      	b.n	8008c92 <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 8008c7a:	69bb      	ldr	r3, [r7, #24]
 8008c7c:	b2da      	uxtb	r2, r3
 8008c7e:	69fb      	ldr	r3, [r7, #28]
 8008c80:	1c59      	adds	r1, r3, #1
 8008c82:	61f9      	str	r1, [r7, #28]
 8008c84:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008c88:	b2d2      	uxtb	r2, r2
 8008c8a:	701a      	strb	r2, [r3, #0]
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	09db      	lsrs	r3, r3, #7
 8008c90:	61bb      	str	r3, [r7, #24]
 8008c92:	69bb      	ldr	r3, [r7, #24]
 8008c94:	2b7f      	cmp	r3, #127	@ 0x7f
 8008c96:	d8f0      	bhi.n	8008c7a <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 8008c98:	69fb      	ldr	r3, [r7, #28]
 8008c9a:	1c5a      	adds	r2, r3, #1
 8008c9c:	61fa      	str	r2, [r7, #28]
 8008c9e:	69ba      	ldr	r2, [r7, #24]
 8008ca0:	b2d2      	uxtb	r2, r2
 8008ca2:	701a      	strb	r2, [r3, #0]
 8008ca4:	69fb      	ldr	r3, [r7, #28]
 8008ca6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8008ca8:	221c      	movs	r2, #28
 8008caa:	68f9      	ldr	r1, [r7, #12]
 8008cac:	6938      	ldr	r0, [r7, #16]
 8008cae:	f7ff f9bd 	bl	800802c <_SendPacket>
  RECORD_END();
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	f383 8811 	msr	BASEPRI, r3
}
 8008cb8:	bf00      	nop
 8008cba:	3728      	adds	r7, #40	@ 0x28
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}
 8008cc0:	200056d0 	.word	0x200056d0

08008cc4 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b082      	sub	sp, #8
 8008cc8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008cca:	f3ef 8311 	mrs	r3, BASEPRI
 8008cce:	f04f 0120 	mov.w	r1, #32
 8008cd2:	f381 8811 	msr	BASEPRI, r1
 8008cd6:	607b      	str	r3, [r7, #4]
 8008cd8:	4807      	ldr	r0, [pc, #28]	@ (8008cf8 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8008cda:	f7ff f8bb 	bl	8007e54 <_PreparePacket>
 8008cde:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8008ce0:	2211      	movs	r2, #17
 8008ce2:	6839      	ldr	r1, [r7, #0]
 8008ce4:	6838      	ldr	r0, [r7, #0]
 8008ce6:	f7ff f9a1 	bl	800802c <_SendPacket>
  RECORD_END();
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f383 8811 	msr	BASEPRI, r3
}
 8008cf0:	bf00      	nop
 8008cf2:	3708      	adds	r7, #8
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	200056d0 	.word	0x200056d0

08008cfc <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b088      	sub	sp, #32
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008d04:	f3ef 8311 	mrs	r3, BASEPRI
 8008d08:	f04f 0120 	mov.w	r1, #32
 8008d0c:	f381 8811 	msr	BASEPRI, r1
 8008d10:	617b      	str	r3, [r7, #20]
 8008d12:	4819      	ldr	r0, [pc, #100]	@ (8008d78 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8008d14:	f7ff f89e 	bl	8007e54 <_PreparePacket>
 8008d18:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008d1e:	4b17      	ldr	r3, [pc, #92]	@ (8008d7c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8008d20:	691b      	ldr	r3, [r3, #16]
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	1ad3      	subs	r3, r2, r3
 8008d26:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	61fb      	str	r3, [r7, #28]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	61bb      	str	r3, [r7, #24]
 8008d30:	e00b      	b.n	8008d4a <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8008d32:	69bb      	ldr	r3, [r7, #24]
 8008d34:	b2da      	uxtb	r2, r3
 8008d36:	69fb      	ldr	r3, [r7, #28]
 8008d38:	1c59      	adds	r1, r3, #1
 8008d3a:	61f9      	str	r1, [r7, #28]
 8008d3c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008d40:	b2d2      	uxtb	r2, r2
 8008d42:	701a      	strb	r2, [r3, #0]
 8008d44:	69bb      	ldr	r3, [r7, #24]
 8008d46:	09db      	lsrs	r3, r3, #7
 8008d48:	61bb      	str	r3, [r7, #24]
 8008d4a:	69bb      	ldr	r3, [r7, #24]
 8008d4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8008d4e:	d8f0      	bhi.n	8008d32 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	1c5a      	adds	r2, r3, #1
 8008d54:	61fa      	str	r2, [r7, #28]
 8008d56:	69ba      	ldr	r2, [r7, #24]
 8008d58:	b2d2      	uxtb	r2, r2
 8008d5a:	701a      	strb	r2, [r3, #0]
 8008d5c:	69fb      	ldr	r3, [r7, #28]
 8008d5e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8008d60:	2208      	movs	r2, #8
 8008d62:	68f9      	ldr	r1, [r7, #12]
 8008d64:	6938      	ldr	r0, [r7, #16]
 8008d66:	f7ff f961 	bl	800802c <_SendPacket>
  RECORD_END();
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	f383 8811 	msr	BASEPRI, r3
}
 8008d70:	bf00      	nop
 8008d72:	3720      	adds	r7, #32
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}
 8008d78:	200056d0 	.word	0x200056d0
 8008d7c:	200056a0 	.word	0x200056a0

08008d80 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b088      	sub	sp, #32
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008d88:	f3ef 8311 	mrs	r3, BASEPRI
 8008d8c:	f04f 0120 	mov.w	r1, #32
 8008d90:	f381 8811 	msr	BASEPRI, r1
 8008d94:	617b      	str	r3, [r7, #20]
 8008d96:	4819      	ldr	r0, [pc, #100]	@ (8008dfc <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8008d98:	f7ff f85c 	bl	8007e54 <_PreparePacket>
 8008d9c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008da2:	4b17      	ldr	r3, [pc, #92]	@ (8008e00 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8008da4:	691b      	ldr	r3, [r3, #16]
 8008da6:	687a      	ldr	r2, [r7, #4]
 8008da8:	1ad3      	subs	r3, r2, r3
 8008daa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	61fb      	str	r3, [r7, #28]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	61bb      	str	r3, [r7, #24]
 8008db4:	e00b      	b.n	8008dce <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	b2da      	uxtb	r2, r3
 8008dba:	69fb      	ldr	r3, [r7, #28]
 8008dbc:	1c59      	adds	r1, r3, #1
 8008dbe:	61f9      	str	r1, [r7, #28]
 8008dc0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008dc4:	b2d2      	uxtb	r2, r2
 8008dc6:	701a      	strb	r2, [r3, #0]
 8008dc8:	69bb      	ldr	r3, [r7, #24]
 8008dca:	09db      	lsrs	r3, r3, #7
 8008dcc:	61bb      	str	r3, [r7, #24]
 8008dce:	69bb      	ldr	r3, [r7, #24]
 8008dd0:	2b7f      	cmp	r3, #127	@ 0x7f
 8008dd2:	d8f0      	bhi.n	8008db6 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8008dd4:	69fb      	ldr	r3, [r7, #28]
 8008dd6:	1c5a      	adds	r2, r3, #1
 8008dd8:	61fa      	str	r2, [r7, #28]
 8008dda:	69ba      	ldr	r2, [r7, #24]
 8008ddc:	b2d2      	uxtb	r2, r2
 8008dde:	701a      	strb	r2, [r3, #0]
 8008de0:	69fb      	ldr	r3, [r7, #28]
 8008de2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8008de4:	2204      	movs	r2, #4
 8008de6:	68f9      	ldr	r1, [r7, #12]
 8008de8:	6938      	ldr	r0, [r7, #16]
 8008dea:	f7ff f91f 	bl	800802c <_SendPacket>
  RECORD_END();
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	f383 8811 	msr	BASEPRI, r3
}
 8008df4:	bf00      	nop
 8008df6:	3720      	adds	r7, #32
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}
 8008dfc:	200056d0 	.word	0x200056d0
 8008e00:	200056a0 	.word	0x200056a0

08008e04 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b088      	sub	sp, #32
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008e0c:	f3ef 8311 	mrs	r3, BASEPRI
 8008e10:	f04f 0120 	mov.w	r1, #32
 8008e14:	f381 8811 	msr	BASEPRI, r1
 8008e18:	617b      	str	r3, [r7, #20]
 8008e1a:	4819      	ldr	r0, [pc, #100]	@ (8008e80 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8008e1c:	f7ff f81a 	bl	8007e54 <_PreparePacket>
 8008e20:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008e26:	4b17      	ldr	r3, [pc, #92]	@ (8008e84 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8008e28:	691b      	ldr	r3, [r3, #16]
 8008e2a:	687a      	ldr	r2, [r7, #4]
 8008e2c:	1ad3      	subs	r3, r2, r3
 8008e2e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	61fb      	str	r3, [r7, #28]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	61bb      	str	r3, [r7, #24]
 8008e38:	e00b      	b.n	8008e52 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	b2da      	uxtb	r2, r3
 8008e3e:	69fb      	ldr	r3, [r7, #28]
 8008e40:	1c59      	adds	r1, r3, #1
 8008e42:	61f9      	str	r1, [r7, #28]
 8008e44:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008e48:	b2d2      	uxtb	r2, r2
 8008e4a:	701a      	strb	r2, [r3, #0]
 8008e4c:	69bb      	ldr	r3, [r7, #24]
 8008e4e:	09db      	lsrs	r3, r3, #7
 8008e50:	61bb      	str	r3, [r7, #24]
 8008e52:	69bb      	ldr	r3, [r7, #24]
 8008e54:	2b7f      	cmp	r3, #127	@ 0x7f
 8008e56:	d8f0      	bhi.n	8008e3a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8008e58:	69fb      	ldr	r3, [r7, #28]
 8008e5a:	1c5a      	adds	r2, r3, #1
 8008e5c:	61fa      	str	r2, [r7, #28]
 8008e5e:	69ba      	ldr	r2, [r7, #24]
 8008e60:	b2d2      	uxtb	r2, r2
 8008e62:	701a      	strb	r2, [r3, #0]
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8008e68:	2206      	movs	r2, #6
 8008e6a:	68f9      	ldr	r1, [r7, #12]
 8008e6c:	6938      	ldr	r0, [r7, #16]
 8008e6e:	f7ff f8dd 	bl	800802c <_SendPacket>
  RECORD_END();
 8008e72:	697b      	ldr	r3, [r7, #20]
 8008e74:	f383 8811 	msr	BASEPRI, r3
}
 8008e78:	bf00      	nop
 8008e7a:	3720      	adds	r7, #32
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	200056d0 	.word	0x200056d0
 8008e84:	200056a0 	.word	0x200056a0

08008e88 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b08a      	sub	sp, #40	@ 0x28
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8008e92:	f3ef 8311 	mrs	r3, BASEPRI
 8008e96:	f04f 0120 	mov.w	r1, #32
 8008e9a:	f381 8811 	msr	BASEPRI, r1
 8008e9e:	617b      	str	r3, [r7, #20]
 8008ea0:	4827      	ldr	r0, [pc, #156]	@ (8008f40 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8008ea2:	f7fe ffd7 	bl	8007e54 <_PreparePacket>
 8008ea6:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008eac:	4b25      	ldr	r3, [pc, #148]	@ (8008f44 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8008eae:	691b      	ldr	r3, [r3, #16]
 8008eb0:	687a      	ldr	r2, [r7, #4]
 8008eb2:	1ad3      	subs	r3, r2, r3
 8008eb4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	623b      	str	r3, [r7, #32]
 8008ebe:	e00b      	b.n	8008ed8 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8008ec0:	6a3b      	ldr	r3, [r7, #32]
 8008ec2:	b2da      	uxtb	r2, r3
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec6:	1c59      	adds	r1, r3, #1
 8008ec8:	6279      	str	r1, [r7, #36]	@ 0x24
 8008eca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008ece:	b2d2      	uxtb	r2, r2
 8008ed0:	701a      	strb	r2, [r3, #0]
 8008ed2:	6a3b      	ldr	r3, [r7, #32]
 8008ed4:	09db      	lsrs	r3, r3, #7
 8008ed6:	623b      	str	r3, [r7, #32]
 8008ed8:	6a3b      	ldr	r3, [r7, #32]
 8008eda:	2b7f      	cmp	r3, #127	@ 0x7f
 8008edc:	d8f0      	bhi.n	8008ec0 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8008ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee0:	1c5a      	adds	r2, r3, #1
 8008ee2:	627a      	str	r2, [r7, #36]	@ 0x24
 8008ee4:	6a3a      	ldr	r2, [r7, #32]
 8008ee6:	b2d2      	uxtb	r2, r2
 8008ee8:	701a      	strb	r2, [r3, #0]
 8008eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	61fb      	str	r3, [r7, #28]
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	61bb      	str	r3, [r7, #24]
 8008ef6:	e00b      	b.n	8008f10 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8008ef8:	69bb      	ldr	r3, [r7, #24]
 8008efa:	b2da      	uxtb	r2, r3
 8008efc:	69fb      	ldr	r3, [r7, #28]
 8008efe:	1c59      	adds	r1, r3, #1
 8008f00:	61f9      	str	r1, [r7, #28]
 8008f02:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008f06:	b2d2      	uxtb	r2, r2
 8008f08:	701a      	strb	r2, [r3, #0]
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	09db      	lsrs	r3, r3, #7
 8008f0e:	61bb      	str	r3, [r7, #24]
 8008f10:	69bb      	ldr	r3, [r7, #24]
 8008f12:	2b7f      	cmp	r3, #127	@ 0x7f
 8008f14:	d8f0      	bhi.n	8008ef8 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8008f16:	69fb      	ldr	r3, [r7, #28]
 8008f18:	1c5a      	adds	r2, r3, #1
 8008f1a:	61fa      	str	r2, [r7, #28]
 8008f1c:	69ba      	ldr	r2, [r7, #24]
 8008f1e:	b2d2      	uxtb	r2, r2
 8008f20:	701a      	strb	r2, [r3, #0]
 8008f22:	69fb      	ldr	r3, [r7, #28]
 8008f24:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8008f26:	2207      	movs	r2, #7
 8008f28:	68f9      	ldr	r1, [r7, #12]
 8008f2a:	6938      	ldr	r0, [r7, #16]
 8008f2c:	f7ff f87e 	bl	800802c <_SendPacket>
  RECORD_END();
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	f383 8811 	msr	BASEPRI, r3
}
 8008f36:	bf00      	nop
 8008f38:	3728      	adds	r7, #40	@ 0x28
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}
 8008f3e:	bf00      	nop
 8008f40:	200056d0 	.word	0x200056d0
 8008f44:	200056a0 	.word	0x200056a0

08008f48 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8008f50:	4b04      	ldr	r3, [pc, #16]	@ (8008f64 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8008f52:	691b      	ldr	r3, [r3, #16]
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	1ad3      	subs	r3, r2, r3
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	370c      	adds	r7, #12
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr
 8008f64:	200056a0 	.word	0x200056a0

08008f68 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b08c      	sub	sp, #48	@ 0x30
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	4603      	mov	r3, r0
 8008f70:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8008f72:	4b40      	ldr	r3, [pc, #256]	@ (8009074 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d077      	beq.n	800906a <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8008f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8009074 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8008f80:	2300      	movs	r3, #0
 8008f82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f84:	e008      	b.n	8008f98 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8008f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f88:	691b      	ldr	r3, [r3, #16]
 8008f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8008f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d007      	beq.n	8008fa2 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8008f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f94:	3301      	adds	r3, #1
 8008f96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f98:	79fb      	ldrb	r3, [r7, #7]
 8008f9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f9c:	429a      	cmp	r2, r3
 8008f9e:	d3f2      	bcc.n	8008f86 <SEGGER_SYSVIEW_SendModule+0x1e>
 8008fa0:	e000      	b.n	8008fa4 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8008fa2:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8008fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d055      	beq.n	8009056 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008faa:	f3ef 8311 	mrs	r3, BASEPRI
 8008fae:	f04f 0120 	mov.w	r1, #32
 8008fb2:	f381 8811 	msr	BASEPRI, r1
 8008fb6:	617b      	str	r3, [r7, #20]
 8008fb8:	482f      	ldr	r0, [pc, #188]	@ (8009078 <SEGGER_SYSVIEW_SendModule+0x110>)
 8008fba:	f7fe ff4b 	bl	8007e54 <_PreparePacket>
 8008fbe:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fc8:	79fb      	ldrb	r3, [r7, #7]
 8008fca:	623b      	str	r3, [r7, #32]
 8008fcc:	e00b      	b.n	8008fe6 <SEGGER_SYSVIEW_SendModule+0x7e>
 8008fce:	6a3b      	ldr	r3, [r7, #32]
 8008fd0:	b2da      	uxtb	r2, r3
 8008fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd4:	1c59      	adds	r1, r3, #1
 8008fd6:	6279      	str	r1, [r7, #36]	@ 0x24
 8008fd8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008fdc:	b2d2      	uxtb	r2, r2
 8008fde:	701a      	strb	r2, [r3, #0]
 8008fe0:	6a3b      	ldr	r3, [r7, #32]
 8008fe2:	09db      	lsrs	r3, r3, #7
 8008fe4:	623b      	str	r3, [r7, #32]
 8008fe6:	6a3b      	ldr	r3, [r7, #32]
 8008fe8:	2b7f      	cmp	r3, #127	@ 0x7f
 8008fea:	d8f0      	bhi.n	8008fce <SEGGER_SYSVIEW_SendModule+0x66>
 8008fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fee:	1c5a      	adds	r2, r3, #1
 8008ff0:	627a      	str	r2, [r7, #36]	@ 0x24
 8008ff2:	6a3a      	ldr	r2, [r7, #32]
 8008ff4:	b2d2      	uxtb	r2, r2
 8008ff6:	701a      	strb	r2, [r3, #0]
 8008ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ffa:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	61fb      	str	r3, [r7, #28]
 8009000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	61bb      	str	r3, [r7, #24]
 8009006:	e00b      	b.n	8009020 <SEGGER_SYSVIEW_SendModule+0xb8>
 8009008:	69bb      	ldr	r3, [r7, #24]
 800900a:	b2da      	uxtb	r2, r3
 800900c:	69fb      	ldr	r3, [r7, #28]
 800900e:	1c59      	adds	r1, r3, #1
 8009010:	61f9      	str	r1, [r7, #28]
 8009012:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009016:	b2d2      	uxtb	r2, r2
 8009018:	701a      	strb	r2, [r3, #0]
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	09db      	lsrs	r3, r3, #7
 800901e:	61bb      	str	r3, [r7, #24]
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	2b7f      	cmp	r3, #127	@ 0x7f
 8009024:	d8f0      	bhi.n	8009008 <SEGGER_SYSVIEW_SendModule+0xa0>
 8009026:	69fb      	ldr	r3, [r7, #28]
 8009028:	1c5a      	adds	r2, r3, #1
 800902a:	61fa      	str	r2, [r7, #28]
 800902c:	69ba      	ldr	r2, [r7, #24]
 800902e:	b2d2      	uxtb	r2, r2
 8009030:	701a      	strb	r2, [r3, #0]
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8009036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2280      	movs	r2, #128	@ 0x80
 800903c:	4619      	mov	r1, r3
 800903e:	68f8      	ldr	r0, [r7, #12]
 8009040:	f7fe fecf 	bl	8007de2 <_EncodeStr>
 8009044:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8009046:	2216      	movs	r2, #22
 8009048:	68f9      	ldr	r1, [r7, #12]
 800904a:	6938      	ldr	r0, [r7, #16]
 800904c:	f7fe ffee 	bl	800802c <_SendPacket>
      RECORD_END();
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8009056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009058:	2b00      	cmp	r3, #0
 800905a:	d006      	beq.n	800906a <SEGGER_SYSVIEW_SendModule+0x102>
 800905c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d002      	beq.n	800906a <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8009064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	4798      	blx	r3
    }
  }
}
 800906a:	bf00      	nop
 800906c:	3730      	adds	r7, #48	@ 0x30
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}
 8009072:	bf00      	nop
 8009074:	200056c8 	.word	0x200056c8
 8009078:	200056d0 	.word	0x200056d0

0800907c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800907c:	b580      	push	{r7, lr}
 800907e:	b082      	sub	sp, #8
 8009080:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8009082:	4b0c      	ldr	r3, [pc, #48]	@ (80090b4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d00f      	beq.n	80090aa <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800908a:	4b0a      	ldr	r3, [pc, #40]	@ (80090b4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	68db      	ldr	r3, [r3, #12]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d002      	beq.n	800909e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	691b      	ldr	r3, [r3, #16]
 80090a2:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d1f2      	bne.n	8009090 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80090aa:	bf00      	nop
 80090ac:	3708      	adds	r7, #8
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	200056c8 	.word	0x200056c8

080090b8 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b086      	sub	sp, #24
 80090bc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80090be:	f3ef 8311 	mrs	r3, BASEPRI
 80090c2:	f04f 0120 	mov.w	r1, #32
 80090c6:	f381 8811 	msr	BASEPRI, r1
 80090ca:	60fb      	str	r3, [r7, #12]
 80090cc:	4817      	ldr	r0, [pc, #92]	@ (800912c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80090ce:	f7fe fec1 	bl	8007e54 <_PreparePacket>
 80090d2:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	617b      	str	r3, [r7, #20]
 80090dc:	4b14      	ldr	r3, [pc, #80]	@ (8009130 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80090de:	781b      	ldrb	r3, [r3, #0]
 80090e0:	613b      	str	r3, [r7, #16]
 80090e2:	e00b      	b.n	80090fc <SEGGER_SYSVIEW_SendNumModules+0x44>
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	b2da      	uxtb	r2, r3
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	1c59      	adds	r1, r3, #1
 80090ec:	6179      	str	r1, [r7, #20]
 80090ee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80090f2:	b2d2      	uxtb	r2, r2
 80090f4:	701a      	strb	r2, [r3, #0]
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	09db      	lsrs	r3, r3, #7
 80090fa:	613b      	str	r3, [r7, #16]
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8009100:	d8f0      	bhi.n	80090e4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	1c5a      	adds	r2, r3, #1
 8009106:	617a      	str	r2, [r7, #20]
 8009108:	693a      	ldr	r2, [r7, #16]
 800910a:	b2d2      	uxtb	r2, r2
 800910c:	701a      	strb	r2, [r3, #0]
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8009112:	221b      	movs	r2, #27
 8009114:	6879      	ldr	r1, [r7, #4]
 8009116:	68b8      	ldr	r0, [r7, #8]
 8009118:	f7fe ff88 	bl	800802c <_SendPacket>
  RECORD_END();
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	f383 8811 	msr	BASEPRI, r3
}
 8009122:	bf00      	nop
 8009124:	3718      	adds	r7, #24
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}
 800912a:	bf00      	nop
 800912c:	200056d0 	.word	0x200056d0
 8009130:	200056cc 	.word	0x200056cc

08009134 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8009134:	b580      	push	{r7, lr}
 8009136:	b08a      	sub	sp, #40	@ 0x28
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800913c:	f3ef 8311 	mrs	r3, BASEPRI
 8009140:	f04f 0120 	mov.w	r1, #32
 8009144:	f381 8811 	msr	BASEPRI, r1
 8009148:	617b      	str	r3, [r7, #20]
 800914a:	4827      	ldr	r0, [pc, #156]	@ (80091e8 <SEGGER_SYSVIEW_Warn+0xb4>)
 800914c:	f7fe fe82 	bl	8007e54 <_PreparePacket>
 8009150:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8009152:	2280      	movs	r2, #128	@ 0x80
 8009154:	6879      	ldr	r1, [r7, #4]
 8009156:	6938      	ldr	r0, [r7, #16]
 8009158:	f7fe fe43 	bl	8007de2 <_EncodeStr>
 800915c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	627b      	str	r3, [r7, #36]	@ 0x24
 8009162:	2301      	movs	r3, #1
 8009164:	623b      	str	r3, [r7, #32]
 8009166:	e00b      	b.n	8009180 <SEGGER_SYSVIEW_Warn+0x4c>
 8009168:	6a3b      	ldr	r3, [r7, #32]
 800916a:	b2da      	uxtb	r2, r3
 800916c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800916e:	1c59      	adds	r1, r3, #1
 8009170:	6279      	str	r1, [r7, #36]	@ 0x24
 8009172:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009176:	b2d2      	uxtb	r2, r2
 8009178:	701a      	strb	r2, [r3, #0]
 800917a:	6a3b      	ldr	r3, [r7, #32]
 800917c:	09db      	lsrs	r3, r3, #7
 800917e:	623b      	str	r3, [r7, #32]
 8009180:	6a3b      	ldr	r3, [r7, #32]
 8009182:	2b7f      	cmp	r3, #127	@ 0x7f
 8009184:	d8f0      	bhi.n	8009168 <SEGGER_SYSVIEW_Warn+0x34>
 8009186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009188:	1c5a      	adds	r2, r3, #1
 800918a:	627a      	str	r2, [r7, #36]	@ 0x24
 800918c:	6a3a      	ldr	r2, [r7, #32]
 800918e:	b2d2      	uxtb	r2, r2
 8009190:	701a      	strb	r2, [r3, #0]
 8009192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009194:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	61fb      	str	r3, [r7, #28]
 800919a:	2300      	movs	r3, #0
 800919c:	61bb      	str	r3, [r7, #24]
 800919e:	e00b      	b.n	80091b8 <SEGGER_SYSVIEW_Warn+0x84>
 80091a0:	69bb      	ldr	r3, [r7, #24]
 80091a2:	b2da      	uxtb	r2, r3
 80091a4:	69fb      	ldr	r3, [r7, #28]
 80091a6:	1c59      	adds	r1, r3, #1
 80091a8:	61f9      	str	r1, [r7, #28]
 80091aa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80091ae:	b2d2      	uxtb	r2, r2
 80091b0:	701a      	strb	r2, [r3, #0]
 80091b2:	69bb      	ldr	r3, [r7, #24]
 80091b4:	09db      	lsrs	r3, r3, #7
 80091b6:	61bb      	str	r3, [r7, #24]
 80091b8:	69bb      	ldr	r3, [r7, #24]
 80091ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80091bc:	d8f0      	bhi.n	80091a0 <SEGGER_SYSVIEW_Warn+0x6c>
 80091be:	69fb      	ldr	r3, [r7, #28]
 80091c0:	1c5a      	adds	r2, r3, #1
 80091c2:	61fa      	str	r2, [r7, #28]
 80091c4:	69ba      	ldr	r2, [r7, #24]
 80091c6:	b2d2      	uxtb	r2, r2
 80091c8:	701a      	strb	r2, [r3, #0]
 80091ca:	69fb      	ldr	r3, [r7, #28]
 80091cc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80091ce:	221a      	movs	r2, #26
 80091d0:	68f9      	ldr	r1, [r7, #12]
 80091d2:	6938      	ldr	r0, [r7, #16]
 80091d4:	f7fe ff2a 	bl	800802c <_SendPacket>
  RECORD_END();
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	f383 8811 	msr	BASEPRI, r3
}
 80091de:	bf00      	nop
 80091e0:	3728      	adds	r7, #40	@ 0x28
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}
 80091e6:	bf00      	nop
 80091e8:	200056d0 	.word	0x200056d0

080091ec <memcmp>:
 80091ec:	b510      	push	{r4, lr}
 80091ee:	3901      	subs	r1, #1
 80091f0:	4402      	add	r2, r0
 80091f2:	4290      	cmp	r0, r2
 80091f4:	d101      	bne.n	80091fa <memcmp+0xe>
 80091f6:	2000      	movs	r0, #0
 80091f8:	e005      	b.n	8009206 <memcmp+0x1a>
 80091fa:	7803      	ldrb	r3, [r0, #0]
 80091fc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009200:	42a3      	cmp	r3, r4
 8009202:	d001      	beq.n	8009208 <memcmp+0x1c>
 8009204:	1b18      	subs	r0, r3, r4
 8009206:	bd10      	pop	{r4, pc}
 8009208:	3001      	adds	r0, #1
 800920a:	e7f2      	b.n	80091f2 <memcmp+0x6>

0800920c <memset>:
 800920c:	4402      	add	r2, r0
 800920e:	4603      	mov	r3, r0
 8009210:	4293      	cmp	r3, r2
 8009212:	d100      	bne.n	8009216 <memset+0xa>
 8009214:	4770      	bx	lr
 8009216:	f803 1b01 	strb.w	r1, [r3], #1
 800921a:	e7f9      	b.n	8009210 <memset+0x4>

0800921c <_reclaim_reent>:
 800921c:	4b2d      	ldr	r3, [pc, #180]	@ (80092d4 <_reclaim_reent+0xb8>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4283      	cmp	r3, r0
 8009222:	b570      	push	{r4, r5, r6, lr}
 8009224:	4604      	mov	r4, r0
 8009226:	d053      	beq.n	80092d0 <_reclaim_reent+0xb4>
 8009228:	69c3      	ldr	r3, [r0, #28]
 800922a:	b31b      	cbz	r3, 8009274 <_reclaim_reent+0x58>
 800922c:	68db      	ldr	r3, [r3, #12]
 800922e:	b163      	cbz	r3, 800924a <_reclaim_reent+0x2e>
 8009230:	2500      	movs	r5, #0
 8009232:	69e3      	ldr	r3, [r4, #28]
 8009234:	68db      	ldr	r3, [r3, #12]
 8009236:	5959      	ldr	r1, [r3, r5]
 8009238:	b9b1      	cbnz	r1, 8009268 <_reclaim_reent+0x4c>
 800923a:	3504      	adds	r5, #4
 800923c:	2d80      	cmp	r5, #128	@ 0x80
 800923e:	d1f8      	bne.n	8009232 <_reclaim_reent+0x16>
 8009240:	69e3      	ldr	r3, [r4, #28]
 8009242:	4620      	mov	r0, r4
 8009244:	68d9      	ldr	r1, [r3, #12]
 8009246:	f000 f87b 	bl	8009340 <_free_r>
 800924a:	69e3      	ldr	r3, [r4, #28]
 800924c:	6819      	ldr	r1, [r3, #0]
 800924e:	b111      	cbz	r1, 8009256 <_reclaim_reent+0x3a>
 8009250:	4620      	mov	r0, r4
 8009252:	f000 f875 	bl	8009340 <_free_r>
 8009256:	69e3      	ldr	r3, [r4, #28]
 8009258:	689d      	ldr	r5, [r3, #8]
 800925a:	b15d      	cbz	r5, 8009274 <_reclaim_reent+0x58>
 800925c:	4629      	mov	r1, r5
 800925e:	4620      	mov	r0, r4
 8009260:	682d      	ldr	r5, [r5, #0]
 8009262:	f000 f86d 	bl	8009340 <_free_r>
 8009266:	e7f8      	b.n	800925a <_reclaim_reent+0x3e>
 8009268:	680e      	ldr	r6, [r1, #0]
 800926a:	4620      	mov	r0, r4
 800926c:	f000 f868 	bl	8009340 <_free_r>
 8009270:	4631      	mov	r1, r6
 8009272:	e7e1      	b.n	8009238 <_reclaim_reent+0x1c>
 8009274:	6961      	ldr	r1, [r4, #20]
 8009276:	b111      	cbz	r1, 800927e <_reclaim_reent+0x62>
 8009278:	4620      	mov	r0, r4
 800927a:	f000 f861 	bl	8009340 <_free_r>
 800927e:	69e1      	ldr	r1, [r4, #28]
 8009280:	b111      	cbz	r1, 8009288 <_reclaim_reent+0x6c>
 8009282:	4620      	mov	r0, r4
 8009284:	f000 f85c 	bl	8009340 <_free_r>
 8009288:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800928a:	b111      	cbz	r1, 8009292 <_reclaim_reent+0x76>
 800928c:	4620      	mov	r0, r4
 800928e:	f000 f857 	bl	8009340 <_free_r>
 8009292:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009294:	b111      	cbz	r1, 800929c <_reclaim_reent+0x80>
 8009296:	4620      	mov	r0, r4
 8009298:	f000 f852 	bl	8009340 <_free_r>
 800929c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800929e:	b111      	cbz	r1, 80092a6 <_reclaim_reent+0x8a>
 80092a0:	4620      	mov	r0, r4
 80092a2:	f000 f84d 	bl	8009340 <_free_r>
 80092a6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80092a8:	b111      	cbz	r1, 80092b0 <_reclaim_reent+0x94>
 80092aa:	4620      	mov	r0, r4
 80092ac:	f000 f848 	bl	8009340 <_free_r>
 80092b0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80092b2:	b111      	cbz	r1, 80092ba <_reclaim_reent+0x9e>
 80092b4:	4620      	mov	r0, r4
 80092b6:	f000 f843 	bl	8009340 <_free_r>
 80092ba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80092bc:	b111      	cbz	r1, 80092c4 <_reclaim_reent+0xa8>
 80092be:	4620      	mov	r0, r4
 80092c0:	f000 f83e 	bl	8009340 <_free_r>
 80092c4:	6a23      	ldr	r3, [r4, #32]
 80092c6:	b11b      	cbz	r3, 80092d0 <_reclaim_reent+0xb4>
 80092c8:	4620      	mov	r0, r4
 80092ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092ce:	4718      	bx	r3
 80092d0:	bd70      	pop	{r4, r5, r6, pc}
 80092d2:	bf00      	nop
 80092d4:	20000010 	.word	0x20000010

080092d8 <__libc_init_array>:
 80092d8:	b570      	push	{r4, r5, r6, lr}
 80092da:	4d0d      	ldr	r5, [pc, #52]	@ (8009310 <__libc_init_array+0x38>)
 80092dc:	4c0d      	ldr	r4, [pc, #52]	@ (8009314 <__libc_init_array+0x3c>)
 80092de:	1b64      	subs	r4, r4, r5
 80092e0:	10a4      	asrs	r4, r4, #2
 80092e2:	2600      	movs	r6, #0
 80092e4:	42a6      	cmp	r6, r4
 80092e6:	d109      	bne.n	80092fc <__libc_init_array+0x24>
 80092e8:	4d0b      	ldr	r5, [pc, #44]	@ (8009318 <__libc_init_array+0x40>)
 80092ea:	4c0c      	ldr	r4, [pc, #48]	@ (800931c <__libc_init_array+0x44>)
 80092ec:	f000 f87e 	bl	80093ec <_init>
 80092f0:	1b64      	subs	r4, r4, r5
 80092f2:	10a4      	asrs	r4, r4, #2
 80092f4:	2600      	movs	r6, #0
 80092f6:	42a6      	cmp	r6, r4
 80092f8:	d105      	bne.n	8009306 <__libc_init_array+0x2e>
 80092fa:	bd70      	pop	{r4, r5, r6, pc}
 80092fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009300:	4798      	blx	r3
 8009302:	3601      	adds	r6, #1
 8009304:	e7ee      	b.n	80092e4 <__libc_init_array+0xc>
 8009306:	f855 3b04 	ldr.w	r3, [r5], #4
 800930a:	4798      	blx	r3
 800930c:	3601      	adds	r6, #1
 800930e:	e7f2      	b.n	80092f6 <__libc_init_array+0x1e>
 8009310:	0800955c 	.word	0x0800955c
 8009314:	0800955c 	.word	0x0800955c
 8009318:	0800955c 	.word	0x0800955c
 800931c:	08009560 	.word	0x08009560

08009320 <__retarget_lock_acquire_recursive>:
 8009320:	4770      	bx	lr

08009322 <__retarget_lock_release_recursive>:
 8009322:	4770      	bx	lr

08009324 <memcpy>:
 8009324:	440a      	add	r2, r1
 8009326:	4291      	cmp	r1, r2
 8009328:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800932c:	d100      	bne.n	8009330 <memcpy+0xc>
 800932e:	4770      	bx	lr
 8009330:	b510      	push	{r4, lr}
 8009332:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009336:	f803 4f01 	strb.w	r4, [r3, #1]!
 800933a:	4291      	cmp	r1, r2
 800933c:	d1f9      	bne.n	8009332 <memcpy+0xe>
 800933e:	bd10      	pop	{r4, pc}

08009340 <_free_r>:
 8009340:	b538      	push	{r3, r4, r5, lr}
 8009342:	4605      	mov	r5, r0
 8009344:	2900      	cmp	r1, #0
 8009346:	d041      	beq.n	80093cc <_free_r+0x8c>
 8009348:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800934c:	1f0c      	subs	r4, r1, #4
 800934e:	2b00      	cmp	r3, #0
 8009350:	bfb8      	it	lt
 8009352:	18e4      	addlt	r4, r4, r3
 8009354:	f000 f83e 	bl	80093d4 <__malloc_lock>
 8009358:	4a1d      	ldr	r2, [pc, #116]	@ (80093d0 <_free_r+0x90>)
 800935a:	6813      	ldr	r3, [r2, #0]
 800935c:	b933      	cbnz	r3, 800936c <_free_r+0x2c>
 800935e:	6063      	str	r3, [r4, #4]
 8009360:	6014      	str	r4, [r2, #0]
 8009362:	4628      	mov	r0, r5
 8009364:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009368:	f000 b83a 	b.w	80093e0 <__malloc_unlock>
 800936c:	42a3      	cmp	r3, r4
 800936e:	d908      	bls.n	8009382 <_free_r+0x42>
 8009370:	6820      	ldr	r0, [r4, #0]
 8009372:	1821      	adds	r1, r4, r0
 8009374:	428b      	cmp	r3, r1
 8009376:	bf01      	itttt	eq
 8009378:	6819      	ldreq	r1, [r3, #0]
 800937a:	685b      	ldreq	r3, [r3, #4]
 800937c:	1809      	addeq	r1, r1, r0
 800937e:	6021      	streq	r1, [r4, #0]
 8009380:	e7ed      	b.n	800935e <_free_r+0x1e>
 8009382:	461a      	mov	r2, r3
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	b10b      	cbz	r3, 800938c <_free_r+0x4c>
 8009388:	42a3      	cmp	r3, r4
 800938a:	d9fa      	bls.n	8009382 <_free_r+0x42>
 800938c:	6811      	ldr	r1, [r2, #0]
 800938e:	1850      	adds	r0, r2, r1
 8009390:	42a0      	cmp	r0, r4
 8009392:	d10b      	bne.n	80093ac <_free_r+0x6c>
 8009394:	6820      	ldr	r0, [r4, #0]
 8009396:	4401      	add	r1, r0
 8009398:	1850      	adds	r0, r2, r1
 800939a:	4283      	cmp	r3, r0
 800939c:	6011      	str	r1, [r2, #0]
 800939e:	d1e0      	bne.n	8009362 <_free_r+0x22>
 80093a0:	6818      	ldr	r0, [r3, #0]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	6053      	str	r3, [r2, #4]
 80093a6:	4408      	add	r0, r1
 80093a8:	6010      	str	r0, [r2, #0]
 80093aa:	e7da      	b.n	8009362 <_free_r+0x22>
 80093ac:	d902      	bls.n	80093b4 <_free_r+0x74>
 80093ae:	230c      	movs	r3, #12
 80093b0:	602b      	str	r3, [r5, #0]
 80093b2:	e7d6      	b.n	8009362 <_free_r+0x22>
 80093b4:	6820      	ldr	r0, [r4, #0]
 80093b6:	1821      	adds	r1, r4, r0
 80093b8:	428b      	cmp	r3, r1
 80093ba:	bf04      	itt	eq
 80093bc:	6819      	ldreq	r1, [r3, #0]
 80093be:	685b      	ldreq	r3, [r3, #4]
 80093c0:	6063      	str	r3, [r4, #4]
 80093c2:	bf04      	itt	eq
 80093c4:	1809      	addeq	r1, r1, r0
 80093c6:	6021      	streq	r1, [r4, #0]
 80093c8:	6054      	str	r4, [r2, #4]
 80093ca:	e7ca      	b.n	8009362 <_free_r+0x22>
 80093cc:	bd38      	pop	{r3, r4, r5, pc}
 80093ce:	bf00      	nop
 80093d0:	200058f0 	.word	0x200058f0

080093d4 <__malloc_lock>:
 80093d4:	4801      	ldr	r0, [pc, #4]	@ (80093dc <__malloc_lock+0x8>)
 80093d6:	f7ff bfa3 	b.w	8009320 <__retarget_lock_acquire_recursive>
 80093da:	bf00      	nop
 80093dc:	200058ec 	.word	0x200058ec

080093e0 <__malloc_unlock>:
 80093e0:	4801      	ldr	r0, [pc, #4]	@ (80093e8 <__malloc_unlock+0x8>)
 80093e2:	f7ff bf9e 	b.w	8009322 <__retarget_lock_release_recursive>
 80093e6:	bf00      	nop
 80093e8:	200058ec 	.word	0x200058ec

080093ec <_init>:
 80093ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ee:	bf00      	nop
 80093f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093f2:	bc08      	pop	{r3}
 80093f4:	469e      	mov	lr, r3
 80093f6:	4770      	bx	lr

080093f8 <_fini>:
 80093f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093fa:	bf00      	nop
 80093fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093fe:	bc08      	pop	{r3}
 8009400:	469e      	mov	lr, r3
 8009402:	4770      	bx	lr
