asic_loaded	,	V_8
E3G_ADAT_CLOCK	,	V_85
check_asic_status	,	F_1
FW_3G_ASIC	,	V_64
msleep	,	F_29
ECHO_CLOCK_BIT_ADAT	,	V_61
input_clock	,	V_70
box_type	,	V_62
dev	,	V_12
E3G_ASIC_NOT_LOADED	,	V_7
"Input clock 0x%x not supported for Echo3G\n"	,	L_6
ext_box_status	,	V_6
lock	,	V_32
ctl	,	V_16
E3G_SPDIF_SAMPLE_RATE1	,	V_40
E3G_SPDIF_SAMPLE_RATE0	,	V_39
wait_handshake	,	F_2
"WriteControlReg: not written, no change\n"	,	L_3
set_digital_mode	,	F_10
E3G_88KHZ	,	V_74
frq	,	V_17
set_spdif_bits	,	F_23
e3g_frq_register	,	V_15
EIO	,	V_4
output_gain	,	V_35
"WriteControlReg: Setting 0x%x, 0x%x\n"	,	L_2
status_clocks	,	V_52
DSP_VC_TEST_ASIC	,	V_9
E3G_CLOCK_DETECT_BIT_ADAT	,	V_60
base_rate	,	V_68
ECHO_CLOCK_INTERNAL	,	V_71
force	,	V_18
clocks_from_dsp	,	V_50
DIGITAL_MODE_SPDIF_RCA	,	V_56
E3G_CLOCK_DETECT_BIT_SPDIF96	,	V_83
clear_handshake	,	F_4
card	,	V_11
dsp_code	,	V_10
ENODEV	,	V_13
echoaudio	,	V_1
send_vector	,	F_5
dsp_set_digital_mode	,	F_12
DIGITAL_MODE_ADAT	,	V_31
ECHO_CLOCK_SPDIF	,	V_81
load_asic	,	F_26
ECHOCARD_HAS_INPUT_GAIN	,	F_17
E3G_SPDIF_OPTICAL_MODE	,	V_91
set_input_clock	,	F_32
"SetSampleRate: %d clock %x\n"	,	L_5
u16	,	T_3
asic_code	,	V_65
DIGITAL_MODE_SPDIF_OPTICAL	,	V_57
spin_unlock_irq	,	F_22
chip	,	V_2
u8	,	T_2
num_busses_in	,	F_15
err	,	V_23
clock_bits	,	V_51
EAGAIN	,	V_27
i	,	V_24
comm_page	,	V_5
prof	,	V_48
o	,	V_25
E3G_SPDIF_NOT_AUDIO	,	V_44
E3G_48KHZ	,	V_66
EINVAL	,	V_29
E3G_CONTINUOUS_CLOCK	,	V_77
box_status	,	V_3
set_monitor_gain	,	F_16
input_gain	,	V_34
sample_rate	,	V_49
ECHO_CLOCK_WORD	,	V_86
"set_digital_mode(%d)\n"	,	L_8
monitor_gain	,	V_33
"box_status=%x\n"	,	L_1
snd_BUG_ON	,	F_11
control_reg	,	V_36
set_input_gain	,	F_18
set_professional_spdif	,	F_24
E3G_SPDIF_PRO_MODE	,	V_42
ECHO_CLOCK_BIT_INTERNAL	,	V_53
mdelay	,	F_27
set_sample_rate	,	F_30
E3G_CLOCK_DETECT_BIT_WORD	,	V_54
dev_dbg	,	F_7
update_input_line_level	,	F_19
mode	,	V_21
E3G_CLOCK_DETECT_BIT_SPDIF	,	V_58
ECHO_CLOCK_BIT_SPDIF	,	V_59
set_output_gain	,	F_20
E3G_MAGIC_NUMBER	,	V_79
u32	,	T_1
spin_lock_irq	,	F_13
non_audio_spdif	,	V_43
E3G_96KHZ	,	V_73
write_control_reg	,	F_9
professional_spdif	,	V_41
digital_mode	,	V_30
load_asic_generic	,	F_28
E3G_DOUBLE_SPEED_MODE	,	V_78
get_frq_reg	,	F_8
E3G_FREQ_REG_MAX	,	V_80
E3G_SPDIF_24_BIT	,	V_45
"Digital mode not supported: %d\n"	,	L_7
E3G_WORD_CLOCK	,	V_87
E3G_BOX_TYPE_MASK	,	V_14
update_output_line_level	,	F_21
E3G_32KHZ	,	V_76
E3G_CLOCK_DETECT_BIT_WORD96	,	V_88
E3G_CLOCK_CLEAR_MASK	,	V_72
E3G_DIGITAL_MODE_CLEAR_MASK	,	V_90
digital_modes	,	V_28
"Cannot set sample rate - clock not set to CLK_CLOCKININTERNAL\n"	,	L_4
pipe_alloc_mask	,	V_26
num_busses_out	,	F_14
E3G_FREQ_REG_DEFAULT	,	V_67
dev_err	,	F_33
frq_reg	,	V_69
rate	,	V_37
DSP_FNC_LOAD_3G_ASIC	,	V_63
cpu_to_le32	,	F_3
le32_to_cpu	,	F_6
E3G_ADAT_MODE	,	V_92
ECHO_CLOCK_BIT_WORD	,	V_55
detect_input_clocks	,	F_25
E3G_SPDIF_COPY_PERMIT	,	V_47
DSP_VC_WRITE_CONTROL_REG	,	V_20
dev_warn	,	F_31
E3G_44KHZ	,	V_75
previous_mode	,	V_22
incompatible_clock	,	V_89
ECHO_CLOCK_ADAT	,	V_84
E3G_SPDIF_CLOCK	,	V_82
control_register	,	V_19
E3G_SPDIF_FORMAT_CLEAR_MASK	,	V_38
E3G_SPDIF_TWO_CHANNEL	,	V_46
