
---------- Begin Simulation Statistics ----------
final_tick                               2541832711500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206206                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   206205                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.34                       # Real time elapsed on the host
host_tick_rate                              581322070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193767                       # Number of instructions simulated
sim_ops                                       4193767                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011823                       # Number of seconds simulated
sim_ticks                                 11822866500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.669845                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377466                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               845013                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2421                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74580                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            801487                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53582                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277616                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224034                       # Number of indirect misses.
system.cpu.branchPred.lookups                  973188                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63765                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26840                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193767                       # Number of instructions committed
system.cpu.committedOps                       4193767                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.635050                       # CPI: cycles per instruction
system.cpu.discardedOps                        188440                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606121                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1450558                       # DTB hits
system.cpu.dtb.data_misses                       7699                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404954                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848213                       # DTB read hits
system.cpu.dtb.read_misses                       6909                       # DTB read misses
system.cpu.dtb.write_accesses                  201167                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602345                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18035                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371276                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026256                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658104                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16745823                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177461                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953193                       # ITB accesses
system.cpu.itb.fetch_acv                          832                       # ITB acv
system.cpu.itb.fetch_hits                      945967                       # ITB hits
system.cpu.itb.fetch_misses                      7226                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10917885000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8932500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17738500      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882335000      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11826891000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902648                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946599                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7988926000     67.55%     67.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3837965000     32.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23632088                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85384      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540130     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838806     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592268     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193767                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6886265                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22877460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22877460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22877460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22877460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117320.307692                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117320.307692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117320.307692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117320.307692                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13117484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13117484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13117484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13117484                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67269.148718                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67269.148718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67269.148718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67269.148718                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22527963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22527963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117333.140625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117333.140625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12917987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12917987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67281.182292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67281.182292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.270378                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539415056000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.270378                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204399                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204399                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128173                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34844                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86547                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34246                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29009                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29009                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40931                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11111680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11111680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695025                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17817969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157490                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002762                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052483                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157055     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157490                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820758527                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376250500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462066750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5572672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4475840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10048512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5572672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5572672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471346944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378574857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849921802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471346944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471346944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188618894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188618894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188618894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471346944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378574857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038540696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000129650500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111760                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121175                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121175                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10284                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2154                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5860                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2017269500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4768344500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13748.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32498.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103920                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80368                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157008                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121175                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.833542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.388744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.431956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34422     42.27%     42.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24260     29.79%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9995     12.27%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4587      5.63%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2357      2.89%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1449      1.78%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          960      1.18%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          598      0.73%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2798      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81426                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.032632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.411611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.783757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1311     17.90%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5531     75.52%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           293      4.00%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            84      1.15%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            46      0.63%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.760176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6531     89.17%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.19%     90.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              466      6.36%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.36%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7324                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9390336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  658176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7616000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10048512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11822861500                       # Total gap between requests
system.mem_ctrls.avgGap                      42500.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4944448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4445888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7616000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418210592.160539090633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376041461.687823355198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644175420.571652412415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121175                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2517699250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2250645250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290672105500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28914.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32181.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398779.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315588000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167720025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561032640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309577320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5180304780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        177619200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7644865485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.616917                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    412558750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11015627750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265865040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141291645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486576720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311602680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5114551290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        232990560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7485901455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.171444                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    554499000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10873687500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              995460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11815666500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625673                       # number of overall hits
system.cpu.icache.overall_hits::total         1625673                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87137                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87137                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87137                       # number of overall misses
system.cpu.icache.overall_misses::total         87137                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5369160500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5369160500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5369160500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5369160500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712810                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712810                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712810                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712810                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050874                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050874                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050874                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050874                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61617.458714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61617.458714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61617.458714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61617.458714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86547                       # number of writebacks
system.cpu.icache.writebacks::total             86547                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87137                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87137                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87137                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87137                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5282024500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5282024500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5282024500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5282024500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050874                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050874                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60617.470191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60617.470191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60617.470191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60617.470191                       # average overall mshr miss latency
system.cpu.icache.replacements                  86547                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625673                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87137                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87137                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5369160500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5369160500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61617.458714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61617.458714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5282024500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5282024500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60617.470191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60617.470191                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.805645                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649048                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86624                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.036849                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.805645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512756                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512756                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311306                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311306                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311306                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311306                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105759                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105759                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105759                       # number of overall misses
system.cpu.dcache.overall_misses::total        105759                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6782866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6782866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6782866000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6782866000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417065                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417065                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417065                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417065                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074632                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074632                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64135.118524                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64135.118524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64135.118524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64135.118524                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34668                       # number of writebacks
system.cpu.dcache.writebacks::total             34668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69060                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69060                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69060                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69060                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4402084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4402084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4402084000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4402084000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048735                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048735                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048735                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048735                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63742.890240                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63742.890240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63742.890240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63742.890240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68911                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66937.430224                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66937.430224                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2675874500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2675874500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66833.370798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66833.370798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3485193500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3485193500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61691.392006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61691.392006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1726209500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1726209500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59479.343257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59479.343257                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62633000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62633000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70216.367713                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70216.367713                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61741000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61741000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079750                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079750                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69216.367713                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69216.367713                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541832711500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.500147                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373007                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68911                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.924352                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.500147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948673                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948673                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2738834010500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287460                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745088                       # Number of bytes of host memory used
host_op_rate                                   287460                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   311.00                       # Real time elapsed on the host
host_tick_rate                              626195340                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89400699                       # Number of instructions simulated
sim_ops                                      89400699                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.194748                       # Number of seconds simulated
sim_ticks                                194748286000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.111693                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6023624                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9251217                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3711                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            195699                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8999056                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             382225                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2239860                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1857635                       # Number of indirect misses.
system.cpu.branchPred.lookups                10009905                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  428736                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        84449                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84465878                       # Number of instructions committed
system.cpu.committedOps                      84465878                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.604841                       # CPI: cycles per instruction
system.cpu.discardedOps                        637011                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049125                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32049939                       # DTB hits
system.cpu.dtb.data_misses                      34959                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632521                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8632096                       # DTB read hits
system.cpu.dtb.read_misses                       8819                       # DTB read misses
system.cpu.dtb.write_accesses                13416604                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417843                       # DTB write hits
system.cpu.dtb.write_misses                     26140                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4119                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47621503                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           8999859                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23798913                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       285975023                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.217163                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12129516                       # ITB accesses
system.cpu.itb.fetch_acv                           63                       # ITB acv
system.cpu.itb.fetch_hits                    12128006                       # ITB hits
system.cpu.itb.fetch_misses                      1510                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54442     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1040      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8040     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63778                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88729                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29515     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     199      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32967     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62806                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28222     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      199      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28222     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56768                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179088757000     91.96%     91.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               223526500      0.11%     92.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               217633500      0.11%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15221049500      7.82%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         194750966500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956192                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856068                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903863                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6510                      
system.cpu.kern.mode_good::user                  6510                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8169                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6510                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796915                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886981                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116124081500     59.63%     59.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78626885000     40.37%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        388951898                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026386      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44673941     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61174      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8707730     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428032     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               563963      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84465878                       # Class of committed instruction
system.cpu.quiesceCycles                       544674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       102976875                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          815                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2868743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5736844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20985025642                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20985025642                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20985025642                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20985025642                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118039.293745                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118039.293745                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118039.293745                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118039.293745                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1437                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   44                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    32.659091                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12086036386                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12086036386                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12086036386                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12086036386                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67983.104882                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67983.104882                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67983.104882                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67983.104882                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43788381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43788381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117710.701613                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117710.701613                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25188381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25188381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67710.701613                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67710.701613                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20941237261                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20941237261                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118039.982757                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118039.982757                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12060848005                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12060848005                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67983.676074                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67983.676074                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1012272                       # Transaction distribution
system.membus.trans_dist::WriteReq               2375                       # Transaction distribution
system.membus.trans_dist::WriteResp              2375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1890887                       # Transaction distribution
system.membus.trans_dist::WritebackClean       411115                       # Transaction distribution
system.membus.trans_dist::CleanEvict           566095                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1679933                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1679933                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         411116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        599642                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1233347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1233347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6837620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6845402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8434317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52622784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52622784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    255530560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    255539217                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               319516625                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2872019                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016802                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2871208     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     811      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2872019                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7394000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15451242358                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1981631                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12042584000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2163908750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26311424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      145867904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172179840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26311424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26311424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121016768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121016768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          411116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2279186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2690310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1890887                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1890887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135104778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         749007383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             884114790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135104778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135104778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      621400940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            621400940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      621400940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135104778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        749007383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1505515730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2298788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    321838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2272317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000163074500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142327                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7212505                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2163103                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2690310                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2301823                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2690310                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2301823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3035                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            166690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           173112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            166989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           139410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150791                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25313690000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12970815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             73954246250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9757.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28507.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       618                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2270414                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2003094                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2690310                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2301823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2544776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 131828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 140886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 142836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 143771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       619436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    505.537760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   309.825464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.333890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       140842     22.74%     22.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       114202     18.44%     41.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56364      9.10%     50.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38097      6.15%     56.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22624      3.65%     60.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18444      2.98%     63.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14815      2.39%     65.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12576      2.03%     67.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201472     32.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       619436                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.226767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.247525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.143313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         128776     90.48%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11078      7.78%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1158      0.81%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          750      0.53%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          487      0.34%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           46      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142327                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.685527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        135770     95.39%     95.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5535      3.89%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           931      0.65%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            53      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            15      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142327                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166026432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6153408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147122112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172179840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147316672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       755.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    884.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    756.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  194748286000                       # Total gap between requests
system.mem_ctrls.avgGap                      39011.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20597632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145428288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147122112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 105765408.379512012005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746750027.879577875137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2629.034691478620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 755447531.897662043571                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       411116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2279186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2301823                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11033134250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  62920224750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       887250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4834964507250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26837.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27606.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    110906.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2100493.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2201069220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1169865675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9206208900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5887397880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15373375680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76233787590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10588714080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       120660419025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.571147                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26355068250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6503120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 161895946750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2222125080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1181064720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9316678980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6112677420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15373375680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77119299690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9842993280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121168214850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.178594                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24347628750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6503120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 163903317750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179783                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179783                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8657                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5405000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926617642                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5595000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              524500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797766.759777                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284373.141140                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       207000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    196715698500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24198899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24198899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24198899                       # number of overall hits
system.cpu.icache.overall_hits::total        24198899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       411116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         411116                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       411116                       # number of overall misses
system.cpu.icache.overall_misses::total        411116                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24086246500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24086246500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24086246500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24086246500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24610015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24610015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24610015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24610015                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016705                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016705                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016705                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016705                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58587.470446                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58587.470446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58587.470446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58587.470446                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       411115                       # number of writebacks
system.cpu.icache.writebacks::total            411115                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       411116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       411116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       411116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       411116                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23675130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23675130500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23675130500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23675130500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016705                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016705                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016705                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016705                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57587.470446                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57587.470446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57587.470446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57587.470446                       # average overall mshr miss latency
system.cpu.icache.replacements                 411115                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24198899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24198899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       411116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        411116                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24086246500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24086246500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24610015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24610015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58587.470446                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58587.470446                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       411116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       411116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23675130500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23675130500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57587.470446                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57587.470446                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24427718                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            411115                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.418211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49631146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49631146                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27594000                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27594000                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27594000                       # number of overall hits
system.cpu.dcache.overall_hits::total        27594000                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4139654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4139654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4139654                       # number of overall misses
system.cpu.dcache.overall_misses::total       4139654                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254262342000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254262342000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254262342000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254262342000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31733654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31733654                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31733654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31733654                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130450                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130450                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130450                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130450                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61421.157904                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61421.157904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61421.157904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61421.157904                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1713479                       # number of writebacks
system.cpu.dcache.writebacks::total           1713479                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865657                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2273997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2273997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2273997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2273997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134308306500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134308306500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134308306500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134308306500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254584500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254584500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071659                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59062.657734                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59062.657734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59062.657734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59062.657734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65445.886889                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65445.886889                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2279202                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7656926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7656926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       795941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        795941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48404417000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48404417000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8452867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8452867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60814.076672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60814.076672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201905                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201905                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       594036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       594036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35384745500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35384745500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254584500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254584500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070276                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59566.668518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59566.668518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168042.574257                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168042.574257                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19937074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19937074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3343713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3343713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 205857925000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 205857925000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23280787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23280787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61565.668166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61565.668166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663752                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663752                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1679961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1679961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2375                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2375                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  98923561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  98923561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58884.438984                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58884.438984                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5247                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5247                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    397253000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    397253000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048365                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048365                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75710.501239                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75710.501239                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5236                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5236                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    391433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    391433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048264                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048264                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74758.021390                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74758.021390                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108389                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108389                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108389                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108389                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197001299000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29691776                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2279202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.027268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66180262                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66180262                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3088479536500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 531024                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746112                       # Number of bytes of host memory used
host_op_rate                                   531024                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1462.78                       # Real time elapsed on the host
host_tick_rate                              239027418                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   776773310                       # Number of instructions simulated
sim_ops                                     776773310                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.349646                       # Number of seconds simulated
sim_ticks                                349645526000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.894897                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19121944                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             24548391                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              21513                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2668374                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38756417                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             249815                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1282111                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1032296                       # Number of indirect misses.
system.cpu.branchPred.lookups                41835643                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  735003                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        68118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   687372611                       # Number of instructions committed
system.cpu.committedOps                     687372611                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.017339                       # CPI: cycles per instruction
system.cpu.discardedOps                       7422589                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                122201335                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    125004006                       # DTB hits
system.cpu.dtb.data_misses                      37945                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 96142796                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     97060529                       # DTB read hits
system.cpu.dtb.read_misses                      30378                       # DTB read misses
system.cpu.dtb.write_accesses                26058539                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    27943477                       # DTB write hits
system.cpu.dtb.write_misses                      7567                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              181161                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          561004250                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         102197368                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         29254550                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       186260682                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.982956                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                97605014                       # ITB accesses
system.cpu.itb.fetch_acv                         2432                       # ITB acv
system.cpu.itb.fetch_hits                    97581407                       # ITB hits
system.cpu.itb.fetch_misses                     23607                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   975      2.05%      2.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      2.07% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16721     35.24%     37.31% # number of callpals executed
system.cpu.kern.callpal::rdps                    1484      3.13%     40.43% # number of callpals executed
system.cpu.kern.callpal::rti                     2759      5.81%     46.25% # number of callpals executed
system.cpu.kern.callpal::callsys                 1092      2.30%     48.55% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.01%     48.56% # number of callpals executed
system.cpu.kern.callpal::rdunique               24407     51.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  47450                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      85199                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7989     40.27%     40.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     358      1.80%     42.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11491     57.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                19838                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7989     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      358      2.19%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7989     48.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16336                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             341352344500     97.79%     97.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               513376000      0.15%     97.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7206476000      2.06%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         349072196500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.695240                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823470                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2737                      
system.cpu.kern.mode_good::user                  2737                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3734                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2737                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.732994                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.845928                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        28489844000      8.16%      8.16% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         320582249500     91.84%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      975                       # number of times the context was actually changed
system.cpu.numCycles                        699291052                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            24867576      3.62%      3.62% # Class of committed instruction
system.cpu.op_class_0::IntAlu               538384517     78.32%     81.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                  87537      0.01%     81.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     81.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 84806      0.01%     81.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 21960      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7320      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     81.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               95477882     13.89%     95.86% # Class of committed instruction
system.cpu.op_class_0::MemWrite              27901662      4.06%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             28857      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            28672      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::IprAccess               481822      0.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                687372611                       # Class of committed instruction
system.cpu.tickCycles                       513030370                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           49                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1736342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3472685                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1294749                       # Transaction distribution
system.membus.trans_dist::WriteReq                358                       # Transaction distribution
system.membus.trans_dist::WriteResp               358                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       761564                       # Transaction distribution
system.membus.trans_dist::WritebackClean       517990                       # Transaction distribution
system.membus.trans_dist::CleanEvict           456788                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441593                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441593                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         517990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        776760                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1553970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1553970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3655056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3655774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5209744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     66302720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     66302720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    126714624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    126717488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193020208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1736701                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000028                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005312                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1736652    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      49      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1736701                       # Request fanout histogram
system.membus.reqLayer0.occupancy              895000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8957294500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6490700500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2739884750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33151360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       77974528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111125888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33151360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33151360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48740096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48740096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          517990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1218352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1736342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       761564                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             761564                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94814198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         223010227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             317824424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94814198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94814198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139398598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139398598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139398598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94814198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        223010227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            457223022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1264496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    447189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1186369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000570167750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        75915                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        75915                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4546732                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1189790                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1736342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1279531                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1736342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1279531                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 102784                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15035                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            104099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            169945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             78405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             82241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            170480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             85562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             83274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             91869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            89840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           121666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            99639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            89318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             79920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            148464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             97473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            151225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             87010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             71450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             77482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            68054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            78417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            55406                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18938489500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8167790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49567702000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11593.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30343.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1221493                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  973132                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1736342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1279531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1538787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  76874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  76818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  77558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  76671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  76688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  76707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  76937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  76429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  76348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  76169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  75947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  75926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  75916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       703441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.671364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.123487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.360544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       254444     36.17%     36.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       194689     27.68%     63.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90974     12.93%     76.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44389      6.31%     83.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28272      4.02%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19155      2.72%     89.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19993      2.84%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12616      1.79%     94.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38909      5.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       703441                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        75915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.518238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.598704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.575843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10566     13.92%     13.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         58421     76.96%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3884      5.12%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1376      1.81%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           744      0.98%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           388      0.51%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          213      0.28%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          124      0.16%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          100      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           48      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           26      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         75915                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        75915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.656787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.628050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51650     68.04%     68.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1514      1.99%     70.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20611     27.15%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1563      2.06%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              473      0.62%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               85      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         75915                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              104547712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6578176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                80928000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111125888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             81889984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       299.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    317.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  349645521000                       # Total gap between requests
system.mem_ctrls.avgGap                     115935.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     28620096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     75927616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     80928000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 81854603.796646326780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 217155977.565690368414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 231457273.101215094328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       517990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1218352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1279531                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14453943250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  35113758750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8371224244000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27903.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28820.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6542416.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2271555300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1207375455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5161763040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2606763600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27601023840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     116578542060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36092478240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       191519501535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.753331                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  92754546750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11675560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 245215419250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2750956320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1462183140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6501841080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3993926400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27601023840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     123751880340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30051772320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       196113583440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.892587                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  76990020500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11675560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 260979945500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 358                       # Transaction distribution
system.iobus.trans_dist::WriteResp                358                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               895000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    349645526000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     98827789                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         98827789                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     98827789                       # number of overall hits
system.cpu.icache.overall_hits::total        98827789                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       517989                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         517989                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       517989                       # number of overall misses
system.cpu.icache.overall_misses::total        517989                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31293959000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31293959000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31293959000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31293959000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     99345778                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     99345778                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     99345778                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     99345778                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005214                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005214                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005214                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005214                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60414.331192                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60414.331192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60414.331192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60414.331192                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       517990                       # number of writebacks
system.cpu.icache.writebacks::total            517990                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       517989                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       517989                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       517989                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       517989                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  30775969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30775969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  30775969000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30775969000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005214                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005214                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005214                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005214                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59414.329262                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59414.329262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59414.329262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59414.329262                       # average overall mshr miss latency
system.cpu.icache.replacements                 517990                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     98827789                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        98827789                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       517989                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        517989                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31293959000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31293959000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     99345778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     99345778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005214                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005214                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60414.331192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60414.331192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       517989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       517989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  30775969000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30775969000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59414.329262                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59414.329262                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            99557036                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            518502                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            192.008972                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         199209546                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        199209546                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    122152906                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        122152906                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    122152906                       # number of overall hits
system.cpu.dcache.overall_hits::total       122152906                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1746319                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1746319                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1746319                       # number of overall misses
system.cpu.dcache.overall_misses::total       1746319                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 107144478000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 107144478000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 107144478000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 107144478000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    123899225                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    123899225                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    123899225                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    123899225                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014095                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014095                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014095                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014095                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61354.470747                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61354.470747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61354.470747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61354.470747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       761564                       # number of writebacks
system.cpu.dcache.writebacks::total            761564                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       533495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       533495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       533495                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       533495                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1212824                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1212824                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1212824                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1212824                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          358                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          358                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  72989295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  72989295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  72989295500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  72989295500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009789                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009789                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60181.275684                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60181.275684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60181.275684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60181.275684                       # average overall mshr miss latency
system.cpu.dcache.replacements                1218352                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     95182691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95182691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       878331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        878331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  54523877000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  54523877000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     96061022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     96061022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62076.685213                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62076.685213                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107086                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107086                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       771245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       771245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  47211355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47211355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61214.471407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61214.471407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26970215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26970215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       867988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       867988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  52620601000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52620601000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27838203                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27838203                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60623.650327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60623.650327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       426409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       426409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       441579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       441579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          358                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          358                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25777940500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25777940500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015862                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015862                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58376.735533                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58376.735533                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        74908                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        74908                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5530                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5530                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    381533000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    381533000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        80438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        80438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.068749                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068749                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 68993.309222                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68993.309222                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5530                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5530                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    376003000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    376003000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.068749                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068749                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 67993.309222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67993.309222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        80379                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        80379                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        80379                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        80379                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 349645526000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           123948896                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1219376                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.649447                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         249338436                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        249338436                       # Number of data accesses

---------- End Simulation Statistics   ----------
