# systemverilog2verilog
Converting systemverilog to verilog.


!!!This project is still incompleted. Not work.
