// Seed: 4248076448
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    output logic id_4,
    input tri0 id_5,
    output wor id_6,
    output tri0 id_7,
    input tri id_8,
    input tri id_9,
    output logic id_10,
    output wand id_11
);
  always @(posedge id_9) begin : LABEL_0
    id_10 <= !(id_9);
    id_4 = id_8;
  end
  module_0 modCall_1 (
      id_7,
      id_0,
      id_3
  );
  initial begin : LABEL_1
    disable id_13;
  end
  assign id_10 = 1;
endmodule
