
*** Running vivado
    with args -log bd_17e7_c_shift_ram_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_17e7_c_shift_ram_0_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source bd_17e7_c_shift_ram_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_17e7_c_shift_ram_0_0
Command: synth_design -top bd_17e7_c_shift_ram_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 169238
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3334.641 ; gain = 240.832 ; free physical = 294 ; free virtual = 14785
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.199; parent = 1932.169; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4320.676; parent = 3340.582; children = 980.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_17e7_c_shift_ram_0_0' [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_2/synth/bd_17e7_c_shift_ram_0_0.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/2598/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_2/synth/bd_17e7_c_shift_ram_0_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'bd_17e7_c_shift_ram_0_0' (0#1) [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_2/synth/bd_17e7_c_shift_ram_0_0.vhd:69]
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3418.547 ; gain = 324.738 ; free physical = 416 ; free virtual = 14802
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.199; parent = 1932.169; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4398.645; parent = 3418.551; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.391 ; gain = 339.582 ; free physical = 369 ; free virtual = 14767
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.199; parent = 1932.169; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4413.488; parent = 3433.395; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3433.391 ; gain = 339.582 ; free physical = 369 ; free virtual = 14768
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.199; parent = 1932.169; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4413.488; parent = 3433.395; children = 980.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3433.391 ; gain = 0.000 ; free physical = 353 ; free virtual = 14755
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_2/bd_17e7_c_shift_ram_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_2/bd_17e7_c_shift_ram_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/bd_17e7_c_shift_ram_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/bd_17e7_c_shift_ram_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3515.234 ; gain = 0.000 ; free physical = 189 ; free virtual = 14556
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3515.234 ; gain = 0.000 ; free physical = 181 ; free virtual = 14549
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3515.234 ; gain = 421.426 ; free physical = 641 ; free virtual = 14986
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.199; parent = 1932.169; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4463.316; parent = 3483.223; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3515.234 ; gain = 421.426 ; free physical = 632 ; free virtual = 14980
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.199; parent = 1932.169; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4463.316; parent = 3483.223; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/bd_17e7_c_shift_ram_0_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3515.234 ; gain = 421.426 ; free physical = 621 ; free virtual = 14970
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.199; parent = 1932.169; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4463.316; parent = 3483.223; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3515.234 ; gain = 421.426 ; free physical = 654 ; free virtual = 15004
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.199; parent = 1932.169; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4463.316; parent = 3483.223; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port a[3] in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port aset in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ainit in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_shift_ram_v12_0_14_legacy is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3515.234 ; gain = 421.426 ; free physical = 593 ; free virtual = 14984
Synthesis current peak Physical Memory [PSS] (MB): peak = 2087.199; parent = 1932.169; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4463.316; parent = 3483.223; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3956.781 ; gain = 862.973 ; free physical = 145 ; free virtual = 12838
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.447; parent = 2170.025; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4936.879; parent = 3956.785; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3956.781 ; gain = 862.973 ; free physical = 185 ; free virtual = 12794
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.447; parent = 2170.025; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4936.879; parent = 3956.785; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3975.812 ; gain = 882.004 ; free physical = 196 ; free virtual = 12806
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.447; parent = 2170.025; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4955.910; parent = 3975.816; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.750 ; gain = 887.941 ; free physical = 173 ; free virtual = 11435
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.447; parent = 2170.025; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4961.848; parent = 3981.754; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.750 ; gain = 887.941 ; free physical = 170 ; free virtual = 11432
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.447; parent = 2170.025; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4961.848; parent = 3981.754; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.750 ; gain = 887.941 ; free physical = 205 ; free virtual = 11467
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.447; parent = 2170.025; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4961.848; parent = 3981.754; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.750 ; gain = 887.941 ; free physical = 205 ; free virtual = 11467
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.447; parent = 2170.025; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4961.848; parent = 3981.754; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.750 ; gain = 887.941 ; free physical = 214 ; free virtual = 11476
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.447; parent = 2170.025; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4961.848; parent = 3981.754; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.750 ; gain = 887.941 ; free physical = 213 ; free virtual = 11476
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.447; parent = 2170.025; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4961.848; parent = 3981.754; children = 980.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |FDRE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.750 ; gain = 887.941 ; free physical = 209 ; free virtual = 11477
Synthesis current peak Physical Memory [PSS] (MB): peak = 2307.447; parent = 2170.025; children = 155.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4961.848; parent = 3981.754; children = 980.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3981.750 ; gain = 806.098 ; free physical = 238 ; free virtual = 11539
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.758 ; gain = 887.941 ; free physical = 237 ; free virtual = 11540
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3996.688 ; gain = 0.000 ; free physical = 198 ; free virtual = 11517
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4015.500 ; gain = 0.000 ; free physical = 221 ; free virtual = 11474
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1543b979
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 4015.500 ; gain = 1828.816 ; free physical = 764 ; free virtual = 12024
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/bd_17e7_c_shift_ram_0_0_synth_1/bd_17e7_c_shift_ram_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_17e7_c_shift_ram_0_0, cache-ID = 940db87d415e3fc6
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/bd_17e7_c_shift_ram_0_0_synth_1/bd_17e7_c_shift_ram_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_17e7_c_shift_ram_0_0_utilization_synth.rpt -pb bd_17e7_c_shift_ram_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 17:50:19 2023...
