# Verilog Practice

add about folder structure

| Date       | Circuit name |
| ---------- | ------------ |
| 05/05/2023 | Half adder   |
| 05/05/2023 | Full adder   |
