
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.13-s045_1, built Mon Oct 3 04:28:58 PDT 2016
Options:	
Date:		Sat Apr 19 11:56:05 2025
Host:		almansur.fransg.eit.lth.se (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*6cpus*Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz 9216KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	16.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
SS FF
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD8SCARUDQP_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD8SCARUDQP_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD4SCARUDQP_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD4SCARUDQP_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD2SCARUDQP_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'BD2SCARUDQP_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ANAIO' in macro 'ANA_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ANAIOPAD' in macro 'ANA_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ANAZI' in macro 'ANA_1V8_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ANAIO' in macro 'ANA_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ANAIOPAD' in macro 'ANA_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'ANAZI' in macro 'ANA_1V8_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDD_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDD_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDDE_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'VDDE_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RTCORNERCELL_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RTCORNERCELL_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RBCORNERCELL_ST_SF_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'DUMMY' in macro 'RBCORNERCELL_ST_SF_2ROWS' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'DUMMYCONNECT' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'DUMMYPAD' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'DUMMYCONNECTIN1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'DUMMYCONNECTOUT1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'DUMMYPADIN1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'DUMMYPADOUT1' in macro 'IOFILLERCELL_DUMMYPAD_ST_SF_2ROWS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'COREIO' in macro 'CPAD_S_74x50u_IN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'PADIO' in macro 'CPAD_S_74x50u_OUT' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'CLOCKTREE' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /h/d5/u/lu1622pe-s/etin35_project/PnR/first_version_PnR.dat/viewDefinition.tcl
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PADIO' of cell 'CPAD_S_74x50u_IN' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'COREIO' of cell 'CPAD_S_74x50u_IN' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADIO' of cell 'CPAD_S_74x50u_OUT' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'COREIO' of cell 'CPAD_S_74x50u_OUT' is not defined in the library. (File /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm/Pads_Oct2012.lib)
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.24min, fe_real=0.48min, fe_mem=625.0M) ***
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC6X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC6X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC6X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC6X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC6X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC6X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC4X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC4X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC4X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC4X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC4X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC4X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC2X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC2X9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC2X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC2X7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_DLYIC2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_DLYIC2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'HS65_LL_CNXOR2X38' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'HS65_LL_CNXOR2X38' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPTS-282):	Cell 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
**WARN: (IMPTS-282):	Cell 'IOFILLERCELL_DUMMYPAD_ST_SF_LIN' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
*** Netlist is unique.
**WARN: (IMPFP-780):	IO instance 'spi_mode_o0_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'spi_mode_o1_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'spi_sdo0_o_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'spi_sdo1_o_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'spi_sdo2_o_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'spi_sdo3_o_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'uart_dtr_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'uart_rts_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-780):	IO instance 'uart_tx_pad' isn't defined in IO file, io placement might be incorrect.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'IOPADSITE_SF_TF_2ROWS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'IOPADSITE_SF_2ROWS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'IOPADSITE_TF_2ROWS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'IOPADSITE_SF_LIN' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'IOPADSITE_TF_LIN' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREHD_QG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREHD_QV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREHV_QG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREHV_QV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE_QG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE_QV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREHD_TG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREHD_TV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREHV_TG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREHV_TV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE_TG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'CORE_TV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREHD_DG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'COREHD_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading preference file /h/d5/u/lu1622pe-s/etin35_project/PnR/first_version_PnR.dat/gui.pref.tcl ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
top_top
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> setDrawView place
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0
<CMD> fit
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2
<CMD> deselectAll
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1
<CMD> deselectAll
<CMD> timeDesign -postCTS -hold
Start to check current routing status for nets...
**WARN: (IMPTR-2325):	There are 13 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man IMPTR-2325' for more detail.
All nets are already routed correctly.
End to check current routing status for nets (mem=1442.7M)
Extraction called for design 'top_top' of instances=163311 and nets=126907 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1442.664M)
**WARN: (IMPSP-362):	Site 'CORE' has one std.Cell height, so ignoring its X-symmetry.
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 111966
End delay calculation. (MEM=1759.61 CPU=0:00:11.0 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:00:52.0 mem=1759.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.428  | -0.428  | -0.397  |  0.082  |
|           TNS (ns):| -2294.5 | -2291.2 | -3.227  |  0.000  |
|    Violating Paths:|  18581  |  18553  |   28    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 21.835%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 20.84 sec
Total Real time: 21.0 sec
Total Memory Usage: 1635.285156 Mbytes
<CMD> setOptMode -reset
**WARN: (IMPOPT-7140):	The "setOptMode -holdFixingCells" list is empty
<CMD> setOptMode -holdFixingCells { HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  }
**INFO: Hold fixing will be done using " HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  " only.
<CMD> getOptMode -holdFixingCells
-holdFixingCells { HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9 HS65_LL_BFX106 HS65_LL_BFX13 HS65_LL_BFX142 HS65_LL_BFX18 HS65_LL_BFX2 HS65_LL_BFX213 HS65_LL_BFX22 HS65_LL_BFX27 HS65_LL_BFX284 HS65_LL_BFX31 HS65_LL_BFX35 HS65_LL_BFX4 HS65_LL_BFX40 HS65_LL_BFX44 HS65_LL_BFX49 HS65_LL_BFX53 HS65_LL_BFX62 HS65_LL_BFX7 HS65_LL_BFX71 HS65_LL_BFX9  }
                                           # string, default="", user setting
<CMD> optDesign -postCTS -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1732.7M, totSessionCpu=0:01:19 **
**INFO: DRVs not fixed with -incr option
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1743.7M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 111966
End delay calculation. (MEM=1830.2 CPU=0:00:11.2 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.9 real=0:00:12.0 totSessionCpu=0:01:33 mem=1830.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.636  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.835%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:14, mem = 1758.9M, totSessionCpu=0:01:34 **
The useful skew maximum allowed delay is: 0.3
*** Timing Is met
*** Check timing (0:00:00.1)
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells
Reclaim Optimization WNS Slack 0.034  TNS Slack 0.000 Density 21.83
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    21.83%|        -|   0.034|   0.000|   0:00:00.0| 2062.9M|
|    21.83%|        0|   0.034|   0.000|   0:00:02.0| 2062.9M|
|     7.31%|    74371|   0.034|   0.000|   0:01:32.0| 2123.2M|
|     6.96%|     2252|   0.034|   0.000|   0:00:24.0| 2123.2M|
|     6.96%|       76|   0.034|   0.000|   0:00:02.0| 2123.2M|
|     6.96%|        4|   0.034|   0.000|   0:00:00.0| 2123.2M|
|     6.96%|        0|   0.034|   0.000|   0:00:00.0| 2123.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.034  TNS Slack 0.000 Density 6.96
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:02:02) (real = 0:02:03) **
*** Starting refinePlace (0:03:38 mem=2139.2M) ***
Total net bbox length = 1.657e+06 (9.119e+05 7.455e+05) (ext = 1.494e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2139.2MB
Summary Report:
Instances move: 0 (out of 35720 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.657e+06 (9.119e+05 7.455e+05) (ext = 1.494e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2139.2MB
*** Finished refinePlace (0:03:39 mem=2139.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2139.2M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2139.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:02:03, real=0:02:04, mem=1942.94M, totSessionCpu=0:03:39).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1888 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=37357  numIgnoredNets=27
[NR-eGR] There are 36 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 37330 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37330 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.849502e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 161518
[NR-eGR] Layer2(M2)(V) length: 6.241121e+05um, number of vias: 256513
[NR-eGR] Layer3(M3)(H) length: 7.498888e+05um, number of vias: 15910
[NR-eGR] Layer4(M4)(V) length: 2.437941e+05um, number of vias: 7591
[NR-eGR] Layer5(M5)(H) length: 2.377113e+05um, number of vias: 1277
[NR-eGR] Layer6(M6)(V) length: 2.625735e+04um, number of vias: 290
[NR-eGR] Layer7(M7)(H) length: 3.229196e+04um, number of vias: 4
[NR-eGR] Layer8(AP)(V) length: 1.600000e+00um, number of vias: 0
[NR-eGR] Total length: 1.914057e+06um, number of vias: 443103
[NR-eGR] End Peak syMemory usage = 1911.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 2.29 seconds
Extraction called for design 'top_top' of instances=88844 and nets=53301 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1903.016M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 37513
End delay calculation. (MEM=2013.79 CPU=0:00:06.4 REAL=0:00:07.0)
GigaOpt: Skipping postEco DRV optimization
*** Steiner Routed Nets: 0.072%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Extraction called for design 'top_top' of instances=88844 and nets=53301 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1909.160M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 37513
End delay calculation. (MEM=2003.32 CPU=0:00:06.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:04:02 mem=2003.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:46, real = 0:02:45, mem = 1942.6M, totSessionCpu=0:04:05 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 11.526  | 11.526  | 18.877  | 47.919  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.957%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:48, real = 0:02:47, mem = 1940.6M, totSessionCpu=0:04:07 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1877.7M, totSessionCpu=0:04:29 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1877.7M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:32 mem=2052.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 37513
End delay calculation. (MEM=0 CPU=0:00:06.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:00:09.6 mem=0.0M)

Active hold views:
 FF
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:10.3 real=0:00:11.0 totSessionCpu=0:00:10.3 mem=0.0M ***
Done building hold timer [161777 node(s), 757521 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.5 real=0:00:16.0 totSessionCpu=0:00:15.5 mem=0.0M ***

_______________________________________________________________________

Active setup views:
 SS
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte setup timing graph (fixHold) cpu=0:00:17.7 real=0:00:19.0 totSessionCpu=0:04:50 mem=2052.1M ***
Restoring autoHoldViews:  FF

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 11.526  | 11.526  | 18.877  | 47.919  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.467  | -0.467  | -0.462  |  0.102  |
|           TNS (ns):| -6790.8 | -6777.1 | -13.746 |  0.000  |
|    Violating Paths:|  20916  |  20885  |   31    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.957%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 2002.1M, totSessionCpu=0:04:56 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:23.9 real=0:00:25.0 totSessionCpu=0:04:56 mem=2144.6M density=6.957% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.467| -6790.81|   20916|          0|       0(     0)|     6.96%|   0:00:26.0|  2158.2M|
|   1|  -0.467| -6790.81|   20916|          0|       0(     0)|     6.96%|   0:00:28.0|  2210.1M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.467| -6790.81|   20916|          0|       0(     0)|     6.96%|   0:00:29.0|  2210.1M|
|   1|  -0.444| -5712.52|   19988|       9314|       0(     0)|    10.04%|     0:02:39|  2427.6M|
|   2|  -0.443| -4835.99|   19222|       7692|       0(     0)|    14.42%|     0:04:02|  2523.9M|
|   3|  -0.442| -4116.60|   18290|       8883|       2(     2)|    15.69%|     0:05:23|  2636.1M|
|   4|  -0.435| -3518.29|   17541|       8084|       4(     0)|    16.93%|     0:06:33|  2719.2M|
|   5|  -0.435| -2946.92|   16215|       7822|       3(     0)|    18.25%|     0:07:45|  2791.4M|
|   6|  -0.435| -2371.19|   14493|       8024|      10(     0)|    19.28%|     0:08:53|  2856.4M|
|   7|  -0.435| -1793.88|   12618|       7203|      11(     0)|    20.17%|     0:09:50|  2916.9M|
|   8|  -0.435| -1280.87|   10502|       5262|      91(     2)|    20.74%|     0:10:48|  2940.4M|
|   9|  -0.412| -1054.72|    8852|       3783|     111(     1)|    21.13%|     0:11:48|  2968.3M|
|  10|  -0.412|  -874.24|    6865|       3285|     125(     6)|    21.54%|     0:12:31|  2963.2M|
|  11|  -0.412|  -786.60|    5816|       2491|      34(     1)|    21.88%|     0:12:47|  2979.6M|
|  12|  -0.412|  -738.93|    5056|       1609|      12(     0)|    22.16%|     0:12:55|  2973.4M|
|  13|  -0.412|  -717.36|    4535|        898|       7(     0)|    22.29%|     0:13:00|  2972.9M|
|  14|  -0.412|  -709.11|    4255|        407|       3(     0)|    22.33%|     0:13:03|  2972.9M|
|  15|  -0.412|  -706.26|    4154|        150|       2(     0)|    22.35%|     0:13:05|  2972.9M|
|  16|  -0.412|  -705.49|    4113|         55|       3(     0)|    22.35%|     0:13:06|  2968.9M|
|  17|  -0.412|  -705.23|    4104|         18|       0(     0)|    22.36%|     0:13:07|  2968.9M|
|  18|  -0.412|  -705.12|    4100|          8|       0(     0)|    22.36%|     0:13:08|  2968.9M|
|  19|  -0.412|  -705.07|    4097|          3|       1(     0)|    22.36%|     0:13:09|  2968.9M|
|  20|  -0.412|  -705.04|    4097|          1|       0(     0)|    22.36%|     0:13:10|  2968.9M|
|  21|  -0.412|  -705.03|    4096|          1|       0(     0)|    22.36%|     0:13:11|  2968.9M|
|  22|  -0.412|  -705.03|    4096|          0|       0(     0)|    22.36%|     0:13:12|  2968.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 74993 cells added for Phase I
*info:    Total 419 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.412|  -705.03|    4096|          0|       0(     0)|    22.36%|     0:13:13|  2968.9M|
|   1|  -0.412|  -705.03|    4096|          0|       0(     0)|    22.36%|     0:14:02|  2973.7M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.412|  -705.03|    4096|          0|       0(     0)|    22.36%|     0:14:04|  2973.7M|
|   1|  -0.412|  -661.12|    3976|        609|       0(     0)|    22.68%|     0:14:29|  3005.7M|
|   2|  -0.412|  -649.15|    3882|        183|       0(     0)|    22.74%|     0:15:01|  3043.8M|
|   3|  -0.412|  -646.29|    3864|         65|       0(     0)|    22.75%|     0:15:04|  3043.8M|
|   4|  -0.412|  -645.13|    3848|         41|       0(     0)|    22.76%|     0:15:05|  3008.3M|
|   5|  -0.412|  -644.56|    3840|         24|       0(     0)|    22.76%|     0:15:06|  3008.3M|
|   6|  -0.412|  -644.31|    3831|         13|       0(     0)|    22.77%|     0:15:07|  3009.3M|
|   7|  -0.412|  -644.23|    3829|          5|       0(     0)|    22.77%|     0:15:08|  3009.3M|
|   8|  -0.412|  -644.17|    3828|          3|       0(     0)|    22.77%|     0:15:09|  3009.3M|
|   9|  -0.412|  -644.16|    3827|          2|       0(     0)|    22.77%|     0:15:11|  3009.3M|
|  10|  -0.412|  -644.14|    3827|          1|       0(     0)|    22.77%|     0:15:12|  3009.3M|
|  11|  -0.412|  -644.13|    3827|          1|       0(     0)|    22.77%|     0:15:13|  3009.3M|
|  12|  -0.412|  -644.11|    3827|          1|       0(     0)|    22.77%|     0:15:14|  3009.3M|
|  13|  -0.412|  -644.10|    3827|          1|       0(     0)|    22.77%|     0:15:15|  3009.3M|
|  14|  -0.412|  -644.09|    3826|          1|       0(     0)|    22.77%|     0:15:16|  3009.3M|
|  15|  -0.412|  -644.04|    3826|          1|       0(     0)|    22.77%|     0:15:17|  3009.3M|
|  16|  -0.412|  -644.00|    3826|          1|       0(     0)|    22.77%|     0:15:18|  3009.3M|
|  17|  -0.412|  -643.96|    3826|          1|       0(     0)|    22.77%|     0:15:19|  3009.3M|
|  18|  -0.412|  -643.92|    3826|          1|       0(     0)|    22.77%|     0:15:20|  3009.3M|
|  19|  -0.412|  -643.87|    3826|          1|       0(     0)|    22.77%|     0:15:21|  3009.3M|
|  20|  -0.412|  -643.84|    3825|          1|       0(     0)|    22.77%|     0:15:22|  3009.3M|
|  21|  -0.412|  -643.82|    3825|          1|       0(     0)|    22.77%|     0:15:23|  3009.3M|
|  22|  -0.412|  -643.79|    3825|          1|       0(     0)|    22.77%|     0:15:23|  3009.3M|
|  23|  -0.412|  -643.78|    3823|          1|       0(     0)|    22.77%|     0:15:24|  3009.3M|
|  24|  -0.412|  -643.78|    3823|          0|       0(     0)|    22.77%|     0:15:25|  3009.3M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 959 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 20931 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info: 20872 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed because of DRV degradation.
*info:     2 net(s): Could not be fixed because of hold slack degradation.
*info:    50 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
*info:     6 net(s): Could not be fixed because of small ROI in the move tried.

Resizing failure reasons
------------------------------------------------
*info:   704 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed because of DRV degradation.
*info:   202 net(s): Could not be fixed because of hold slack degradation.
*info:     3 net(s): Could not be fixed because of no valid cell for resizing.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:15:25 real=0:15:26 totSessionCpu=0:19:58 mem=3009.3M density=22.771% ***

*info:
*info: Added a total of 75952 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:         3131 cells of type 'HS65_LL_BFX9' used
*info:          295 cells of type 'HS65_LL_BFX7' used
*info:         1808 cells of type 'HS65_LL_BFX4' used
*info:        56409 cells of type 'HS65_LL_BFX2' used
*info:           21 cells of type 'HS65_LL_BFX18' used
*info:           19 cells of type 'HS65_LL_BFX13' used
*info:           13 cells of type 'HS65_LL_BFX27' used
*info:           46 cells of type 'HS65_LL_BFX22' used
*info:           22 cells of type 'HS65_LL_BFX35' used
*info:           14 cells of type 'HS65_LL_BFX31' used
*info:          153 cells of type 'HS65_LL_BFX44' used
*info:            1 cell  of type 'HS65_LL_BFX40' used
*info:           88 cells of type 'HS65_LL_BFX53' used
*info:           94 cells of type 'HS65_LL_BFX49' used
*info:          532 cells of type 'HS65_LL_BFX62' used
*info:          656 cells of type 'HS65_LL_BFX71' used
*info:         1189 cells of type 'HS65_LL_BFX106' used
*info:         1860 cells of type 'HS65_LL_BFX142' used
*info:         1809 cells of type 'HS65_LL_BFX213' used
*info:         7792 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 419 instances resized
*info:       in which 12 FF resizing
*info:

*** Starting refinePlace (0:19:58 mem=3025.3M) ***
Total net bbox length = 5.752e+06 (3.142e+06 2.610e+06) (ext = 1.494e+04)
Density distribution unevenness ratio = 75.366%
Move report: Detail placement moves 77374 insts, mean move: 5.27 um, max move: 61.60 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHC84306_n_257): (683.90, 740.30) --> (622.30, 740.30)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3052.5MB
Summary Report:
Instances move: 77374 (out of 111672 movable)
Instances flipped: 0
Mean displacement: 5.27 um
Max displacement: 61.60 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHC84306_n_257) (683.9, 740.3) -> (622.3, 740.3)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 5.940e+06 (3.254e+06 2.686e+06) (ext = 1.497e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3052.5MB
*** Finished refinePlace (0:20:00 mem=3052.5M) ***
*** maximum move = 61.60 um ***
*** Finished re-routing un-routed nets (3052.5M) ***

*** Finish Physical Update (cpu=0:00:08.5 real=0:00:09.0 mem=3052.5M) ***
*** Finish Post CTS Hold Fixing (cpu=0:15:34 real=0:15:35 totSessionCpu=0:20:06 mem=3052.5M density=22.771%) ***
*** Steiner Routed Nets: 80.861%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 80.861%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:15:39, real = 0:15:40, mem = 2728.7M, totSessionCpu=0:20:08 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 113449
End delay calculation. (MEM=9.84766 CPU=0:00:10.8 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:12.0 totSessionCpu=0:00:30.0 mem=9.8M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 113449
End delay calculation. (MEM=2831.89 CPU=0:00:11.0 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:20:39 mem=2831.9M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.626  |  8.626  | 17.491  | 47.919  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.409  | -0.409  | -0.289  |  0.103  |
|           TNS (ns):|-592.735 |-591.509 | -1.226  |  0.000  |
|    Violating Paths:|  3500   |  3492   |    8    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    104 (104)     |   -0.007   |    145 (145)     |
|   max_tran     |      2 (2)       |   -0.015   |      6 (36)      |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 22.771%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:16:13, real = 0:16:14, mem = 2760.7M, totSessionCpu=0:20:42 **
*** Finished optDesign ***
<CMD> selectInst top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2710.7M, totSessionCpu=0:21:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2710.7M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:21:10 mem=2710.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 113449
End delay calculation. (MEM=0 CPU=0:00:10.7 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:12.0 totSessionCpu=0:00:45.4 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=0:00:46.3 mem=0.0M ***
Done building hold timer [272227 node(s), 787729 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.4 real=0:00:22.0 totSessionCpu=0:00:52.4 mem=33.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:25.7 real=0:00:27.0 totSessionCpu=0:21:36 mem=2710.7M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.626  |  8.626  | 17.491  | 47.919  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.409  | -0.409  | -0.289  |  0.103  |
|           TNS (ns):|-592.735 |-591.509 | -1.226  |  0.000  |
|    Violating Paths:|  3500   |  3492   |    8    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    104 (104)     |   -0.007   |    145 (145)     |
|   max_tran     |      2 (2)       |   -0.015   |      6 (36)      |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 22.771%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 2788.6M, totSessionCpu=0:21:43 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:34.0 real=0:00:35.0 totSessionCpu=0:21:44 mem=2977.4M density=22.771% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.409|  -592.75|    3500|          0|       0(     0)|    22.77%|   0:00:36.0|  2977.4M|
|   1|  -0.409|  -592.75|    3500|          0|       0(     0)|    22.77%|   0:00:37.0|  2981.4M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.409|  -592.75|    3500|          0|       0(     0)|    22.77%|   0:00:37.0|  2981.4M|
|   1|  -0.409|  -518.83|    3107|        721|      14(     2)|    22.83%|   0:00:57.0|  2992.8M|
|   2|  -0.409|  -486.93|    2933|        300|      37(     1)|    22.85%|     0:01:18|  3025.4M|
|   3|  -0.409|  -459.06|    2703|        331|     122(     8)|    22.88%|     0:01:45|  3005.9M|
|   4|  -0.409|  -445.35|    2535|        254|       4(     0)|    22.92%|     0:01:48|  3022.0M|
|   5|  -0.409|  -439.42|    2460|        138|      18(     0)|    22.94%|     0:01:51|  3002.9M|
|   6|  -0.409|  -436.61|    2402|         79|       1(     0)|    22.95%|     0:01:52|  3002.9M|
|   7|  -0.409|  -435.90|    2374|         35|       7(     2)|    22.95%|     0:01:53|  3002.9M|
|   8|  -0.409|  -435.72|    2366|         10|       0(     0)|    22.95%|     0:01:54|  3003.9M|
|   9|  -0.409|  -435.64|    2364|          2|       0(     0)|    22.95%|     0:01:54|  3003.9M|
|  10|  -0.409|  -435.64|    2364|          0|       0(     0)|    22.95%|     0:01:55|  3003.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 1870 cells added for Phase I
*info:    Total 203 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.409|  -435.64|    2364|          0|       0(     0)|    22.95%|     0:01:55|  3003.9M|
|   1|  -0.409|  -434.54|    2360|          7|       0(     0)|    22.95%|     0:02:19|  3003.9M|
|   2|  -0.409|  -434.53|    2359|          1|       0(     0)|    22.95%|     0:02:24|  3004.9M|
|   3|  -0.409|  -434.53|    2359|          0|       0(     0)|    22.95%|     0:02:25|  3004.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 8 cells added for Phase II

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.409|  -434.53|    2359|          0|       0(     0)|    22.95%|     0:02:25|  3004.9M|
|   1|  -0.409|  -419.71|    2302|        277|       0(     0)|    23.09%|     0:02:44|  3020.4M|
|   2|  -0.409|  -417.17|    2288|         75|       0(     0)|    23.12%|     0:03:03|  3029.4M|
|   3|  -0.409|  -416.82|    2288|          5|       0(     0)|    23.12%|     0:03:05|  3029.4M|
|   4|  -0.409|  -416.78|    2288|          2|       0(     0)|    23.12%|     0:03:05|  3029.4M|
|   5|  -0.409|  -416.75|    2287|          2|       0(     0)|    23.12%|     0:03:06|  3029.4M|
|   6|  -0.409|  -416.73|    2287|          1|       0(     0)|    23.12%|     0:03:06|  3029.4M|
|   7|  -0.409|  -416.73|    2286|          1|       0(     0)|    23.12%|     0:03:07|  3029.4M|
|   8|  -0.409|  -416.73|    2286|          0|       0(     0)|    23.12%|     0:03:07|  3029.4M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 363 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 12635 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info: 12632 net(s): Could not be fixed because of no legal loc.
*info:     3 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:   751 net(s): Could not be fixed because of no legal loc.
*info:   119 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because of no valid cell for resizing.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:03:07 real=0:03:08 totSessionCpu=0:24:17 mem=3029.4M density=23.120% ***

*info:
*info: Added a total of 2241 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          377 cells of type 'HS65_LL_BFX9' used
*info:           11 cells of type 'HS65_LL_BFX7' used
*info:           91 cells of type 'HS65_LL_BFX4' used
*info:         1438 cells of type 'HS65_LL_BFX2' used
*info:            2 cells of type 'HS65_LL_BFX18' used
*info:            8 cells of type 'HS65_LL_BFX13' used
*info:            6 cells of type 'HS65_LL_BFX22' used
*info:            5 cells of type 'HS65_LL_BFX35' used
*info:           15 cells of type 'HS65_LL_BFX31' used
*info:            4 cells of type 'HS65_LL_BFX44' used
*info:            1 cell  of type 'HS65_LL_BFX40' used
*info:            3 cells of type 'HS65_LL_BFX49' used
*info:           11 cells of type 'HS65_LL_BFX62' used
*info:           10 cells of type 'HS65_LL_BFX71' used
*info:           21 cells of type 'HS65_LL_BFX106' used
*info:           43 cells of type 'HS65_LL_BFX142' used
*info:           66 cells of type 'HS65_LL_BFX213' used
*info:          129 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 203 instances resized
*info:       in which 13 FF resizing
*info:

*** Starting refinePlace (0:24:17 mem=3045.4M) ***
Total net bbox length = 6.210e+06 (3.392e+06 2.818e+06) (ext = 1.497e+04)
Density distribution unevenness ratio = 75.037%
Move report: Detail placement moves 73922 insts, mean move: 5.54 um, max move: 66.40 um
	Max move on inst (top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]): (1062.10, 1132.90) --> (1128.50, 1132.90)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3083.9MB
Summary Report:
Instances move: 73922 (out of 113913 movable)
Instances flipped: 0
Mean displacement: 5.54 um
Max displacement: 66.40 um (Instance: top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]) (1062.1, 1132.9) -> (1128.5, 1132.9)
	Length: 24 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_SDFPRQX9
Total net bbox length = 6.382e+06 (3.500e+06 2.882e+06) (ext = 1.493e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:03.0 MEM: 3083.9MB
*** Finished refinePlace (0:24:20 mem=3083.9M) ***
*** maximum move = 66.40 um ***
*** Finished re-routing un-routed nets (3083.9M) ***

*** Finish Physical Update (cpu=0:00:11.4 real=0:00:11.0 mem=3083.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:03:18 real=0:03:19 totSessionCpu=0:24:28 mem=3083.9M density=23.120%) ***
*** Steiner Routed Nets: 83.930%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 83.930%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:22, real = 0:03:22, mem = 2765.9M, totSessionCpu=0:24:31 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 115690
End delay calculation. (MEM=12.1367 CPU=0:00:10.8 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:01:07 mem=12.1M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 115690
End delay calculation. (MEM=2873.18 CPU=0:00:11.2 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:15.0 totSessionCpu=0:25:01 mem=2873.2M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.453  |  8.453  | 17.491  | 47.919  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.409  | -0.409  | -0.251  |  0.103  |
|           TNS (ns):|-409.371 |-408.597 | -0.775  |  0.000  |
|    Violating Paths:|  2275   |  2271   |    4    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    292 (292)     |   -0.009   |    333 (333)     |
|   max_tran     |      6 (7)       |   -0.045   |     10 (41)      |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.120%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:56, real = 0:03:57, mem = 2802.0M, totSessionCpu=0:25:04 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2758.2M, totSessionCpu=0:25:14 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2758.2M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:16 mem=2758.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 115690
End delay calculation. (MEM=0 CPU=0:00:11.0 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:01:23 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:16.7 real=0:00:17.0 totSessionCpu=0:01:24 mem=0.0M ***
Done building hold timer [262982 node(s), 759390 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.7 real=0:00:23.0 totSessionCpu=0:01:30 mem=20.4M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:25.8 real=0:00:27.0 totSessionCpu=0:25:42 mem=2758.2M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.453  |  8.453  | 17.491  | 47.919  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.409  | -0.409  | -0.251  |  0.103  |
|           TNS (ns):|-409.371 |-408.597 | -0.775  |  0.000  |
|    Violating Paths:|  2275   |  2271   |    4    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    292 (292)     |   -0.009   |    333 (333)     |
|   max_tran     |      6 (7)       |   -0.045   |     10 (41)      |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.120%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 2834.1M, totSessionCpu=0:25:49 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:34.2 real=0:00:36.0 totSessionCpu=0:25:50 mem=3042.0M density=23.120% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.409|  -409.37|    2274|          0|       0(     0)|    23.12%|   0:00:36.0|  3042.0M|
|   1|  -0.409|  -409.37|    2274|          0|       0(     0)|    23.12%|   0:00:37.0|  3042.0M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.409|  -409.37|    2274|          0|       0(     0)|    23.12%|   0:00:37.0|  3042.0M|
|   1|  -0.405|  -358.41|    2073|        536|      12(     6)|    23.17%|   0:00:52.0|  3031.8M|
|   2|  -0.405|  -336.40|    1968|        216|      19(     0)|    23.18%|     0:01:06|  3043.7M|
|   3|  -0.405|  -319.90|    1845|        236|       8(     1)|    23.21%|     0:01:16|  3026.3M|
|   4|  -0.405|  -309.17|    1743|        196|      37(     4)|    23.23%|     0:01:28|  3049.1M|
|   5|  -0.405|  -300.21|    1657|        147|       4(     0)|    23.25%|     0:01:29|  3068.2M|
|   6|  -0.405|  -296.67|    1606|         90|       0(     0)|    23.26%|     0:01:30|  3087.3M|
|   7|  -0.405|  -295.10|    1573|         49|       3(     1)|    23.27%|     0:01:31|  3087.3M|
|   8|  -0.405|  -294.53|    1562|         19|       1(     0)|    23.27%|     0:01:32|  3087.3M|
|   9|  -0.405|  -294.18|    1550|          9|       0(     0)|    23.27%|     0:01:32|  3087.3M|
|  10|  -0.405|  -294.16|    1549|          2|       0(     0)|    23.27%|     0:01:33|  3087.3M|
|  11|  -0.405|  -294.14|    1549|          1|       0(     0)|    23.27%|     0:01:33|  3087.3M|
|  12|  -0.405|  -294.13|    1548|          1|       0(     0)|    23.27%|     0:01:34|  3087.3M|
|  13|  -0.405|  -294.13|    1548|          0|       0(     0)|    23.27%|     0:01:34|  3087.3M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 1502 cells added for Phase I
*info:    Total 84 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.405|  -294.13|    1548|          0|       0(     0)|    23.27%|     0:01:35|  3087.3M|
|   1|  -0.405|  -294.13|    1548|          0|       0(     0)|    23.27%|     0:01:51|  3087.3M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.405|  -294.13|    1548|          0|       0(     0)|    23.27%|     0:01:52|  3087.3M|
|   1|  -0.405|  -284.55|    1510|        176|       0(     0)|    23.37%|     0:02:05|  3054.1M|
|   2|  -0.405|  -282.20|    1494|         73|       0(     0)|    23.40%|     0:02:19|  3075.2M|
|   3|  -0.405|  -281.98|    1493|          6|       0(     0)|    23.40%|     0:02:20|  3094.3M|
|   4|  -0.405|  -281.95|    1493|          2|       0(     0)|    23.40%|     0:02:21|  3094.3M|
|   5|  -0.405|  -281.93|    1493|          2|       0(     0)|    23.40%|     0:02:21|  3094.3M|
|   6|  -0.405|  -281.90|    1493|          2|       0(     0)|    23.40%|     0:02:21|  3094.3M|
|   7|  -0.405|  -281.89|    1492|          1|       0(     0)|    23.40%|     0:02:22|  3094.3M|
|   8|  -0.405|  -281.89|    1492|          0|       0(     0)|    23.40%|     0:02:22|  3094.3M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 262 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 8092 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:  8090 net(s): Could not be fixed because of no legal loc.
*info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:   497 net(s): Could not be fixed because of no legal loc.
*info:    78 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:02:21 real=0:02:23 totSessionCpu=0:27:38 mem=3094.3M density=23.402% ***

*info:
*info: Added a total of 1764 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          283 cells of type 'HS65_LL_BFX9' used
*info:           12 cells of type 'HS65_LL_BFX7' used
*info:          103 cells of type 'HS65_LL_BFX4' used
*info:         1097 cells of type 'HS65_LL_BFX2' used
*info:            1 cell  of type 'HS65_LL_BFX18' used
*info:            5 cells of type 'HS65_LL_BFX13' used
*info:            8 cells of type 'HS65_LL_BFX22' used
*info:            3 cells of type 'HS65_LL_BFX35' used
*info:            1 cell  of type 'HS65_LL_BFX31' used
*info:            6 cells of type 'HS65_LL_BFX44' used
*info:            2 cells of type 'HS65_LL_BFX53' used
*info:           10 cells of type 'HS65_LL_BFX49' used
*info:           16 cells of type 'HS65_LL_BFX62' used
*info:           11 cells of type 'HS65_LL_BFX71' used
*info:           14 cells of type 'HS65_LL_BFX106' used
*info:           41 cells of type 'HS65_LL_BFX142' used
*info:           54 cells of type 'HS65_LL_BFX213' used
*info:           97 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 84 instances resized
*info:       in which 12 FF resizing
*info:

*** Starting refinePlace (0:27:38 mem=3110.3M) ***
Total net bbox length = 6.596e+06 (3.605e+06 2.992e+06) (ext = 1.493e+04)
Density distribution unevenness ratio = 74.694%
Move report: Detail placement moves 66036 insts, mean move: 5.51 um, max move: 59.80 um
	Max move on inst (top_inst_peripherals_i/apb_uart_i/UART_RXFF/FE_PHC109892_iFIFOMem_17_9): (758.10, 436.10) --> (755.50, 378.90)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3121.7MB
Summary Report:
Instances move: 66036 (out of 115677 movable)
Instances flipped: 0
Mean displacement: 5.51 um
Max displacement: 59.80 um (Instance: top_inst_peripherals_i/apb_uart_i/UART_RXFF/FE_PHC109892_iFIFOMem_17_9) (758.1, 436.1) -> (755.5, 378.9)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 6.740e+06 (3.699e+06 3.041e+06) (ext = 1.490e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3121.7MB
*** Finished refinePlace (0:27:40 mem=3121.7M) ***
*** maximum move = 59.80 um ***
*** Finished re-routing un-routed nets (3121.7M) ***

*** Finish Physical Update (cpu=0:00:11.6 real=0:00:11.0 mem=3121.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:02:33 real=0:02:34 totSessionCpu=0:27:49 mem=3121.7M density=23.402%) ***
*** Steiner Routed Nets: 86.884%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 86.884%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:37, real = 0:02:37, mem = 2803.1M, totSessionCpu=0:27:51 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 117454
End delay calculation. (MEM=11.3242 CPU=0:00:11.0 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.1 real=0:00:13.0 totSessionCpu=0:01:44 mem=11.3M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 117454
End delay calculation. (MEM=2910.37 CPU=0:00:11.5 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:15.0 totSessionCpu=0:28:22 mem=2910.4M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.315  |  8.315  | 17.374  | 47.918  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.405  | -0.405  | -0.251  |  0.103  |
|           TNS (ns):|-277.105 |-276.630 | -0.474  |  0.000  |
|    Violating Paths:|  1486   |  1483   |    3    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    462 (462)     |   -0.014   |    503 (503)     |
|   max_tran     |     12 (39)      |   -0.064   |     16 (73)      |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.402%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:11, real = 0:03:13, mem = 2839.1M, totSessionCpu=0:28:25 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2795.4M, totSessionCpu=0:28:43 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2795.4M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:28:44 mem=2795.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 117454
End delay calculation. (MEM=0 CPU=0:00:11.1 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.1 real=0:00:13.0 totSessionCpu=0:02:00 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:16.9 real=0:00:17.0 totSessionCpu=0:02:01 mem=0.0M ***
Done building hold timer [252826 node(s), 730388 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.7 real=0:00:23.0 totSessionCpu=0:02:07 mem=9.9M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:25.8 real=0:00:27.0 totSessionCpu=0:29:10 mem=2795.4M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.315  |  8.315  | 17.374  | 47.918  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.405  | -0.405  | -0.251  |  0.103  |
|           TNS (ns):|-277.105 |-276.630 | -0.474  |  0.000  |
|    Violating Paths:|  1486   |  1483   |    3    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    462 (462)     |   -0.014   |    503 (503)     |
|   max_tran     |     12 (39)      |   -0.064   |     16 (73)      |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.402%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:34, real = 0:00:36, mem = 2867.2M, totSessionCpu=0:29:17 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:34.0 real=0:00:35.0 totSessionCpu=0:29:18 mem=3075.1M density=23.402% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.405|  -277.11|    1486|          0|       0(     0)|    23.40%|   0:00:36.0|  3075.1M|
|   1|  -0.405|  -277.11|    1486|          0|       0(     0)|    23.40%|   0:00:36.0|  3075.1M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.405|  -277.11|    1486|          0|       0(     0)|    23.40%|   0:00:37.0|  3075.1M|
|   1|  -0.405|  -235.85|    1350|        396|       9(     1)|    23.43%|   0:00:48.0|  3058.7M|
|   2|  -0.405|  -222.01|    1259|        132|       5(     1)|    23.44%|   0:00:57.0|  3061.9M|
|   3|  -0.405|  -208.05|    1182|        133|      15(     2)|    23.46%|     0:01:06|  3062.9M|
|   4|  -0.405|  -202.70|    1136|        102|       5(     1)|    23.47%|     0:01:09|  3102.8M|
|   5|  -0.405|  -198.39|    1053|         94|       7(     2)|    23.48%|     0:01:11|  3102.8M|
|   6|  -0.405|  -196.14|    1032|         56|       2(     1)|    23.49%|     0:01:12|  3102.8M|
|   7|  -0.405|  -195.18|    1011|         35|       0(     0)|    23.49%|     0:01:12|  3068.1M|
|   8|  -0.405|  -194.93|    1002|         12|       2(     0)|    23.49%|     0:01:13|  3068.1M|
|   9|  -0.405|  -194.86|     999|          5|       0(     0)|    23.49%|     0:01:13|  3068.1M|
|  10|  -0.405|  -194.82|     999|          1|       0(     0)|    23.49%|     0:01:13|  3068.1M|
|  11|  -0.405|  -194.82|     998|          1|       0(     0)|    23.49%|     0:01:14|  3068.1M|
|  12|  -0.405|  -194.82|     998|          0|       0(     0)|    23.49%|     0:01:14|  3068.1M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 967 cells added for Phase I
*info:    Total 45 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.405|  -194.82|     998|          0|       0(     0)|    23.49%|     0:01:14|  3068.1M|
|   1|  -0.405|  -193.53|     993|          8|       0(     0)|    23.49%|     0:01:25|  3088.2M|
|   2|  -0.405|  -193.53|     993|          0|       0(     0)|    23.49%|     0:01:30|  3088.2M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 8 cells added for Phase II

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.405|  -193.53|     993|          0|       0(     0)|    23.49%|     0:01:30|  3088.2M|
|   1|  -0.405|  -185.92|     956|        148|       0(     0)|    23.57%|     0:01:40|  3088.2M|
|   2|  -0.405|  -183.30|     922|         53|       0(     0)|    23.59%|     0:01:49|  3088.2M|
|   3|  -0.405|  -182.85|     917|         10|       0(     0)|    23.59%|     0:01:50|  3088.2M|
|   4|  -0.405|  -182.63|     912|          5|       0(     0)|    23.59%|     0:01:50|  3088.2M|
|   5|  -0.405|  -182.59|     910|          3|       0(     0)|    23.59%|     0:01:50|  3088.2M|
|   6|  -0.405|  -182.58|     910|          1|       0(     0)|    23.60%|     0:01:51|  3088.2M|
|   7|  -0.405|  -182.53|     910|          1|       0(     0)|    23.60%|     0:01:51|  3088.2M|
|   8|  -0.405|  -182.53|     910|          0|       0(     0)|    23.60%|     0:01:51|  3088.2M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 221 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 5039 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:  5037 net(s): Could not be fixed because of no legal loc.
*info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:   208 net(s): Could not be fixed because of no legal loc.
*info:    33 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:51 real=0:01:52 totSessionCpu=0:30:35 mem=3088.2M density=23.597% ***

*info:
*info: Added a total of 1196 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          181 cells of type 'HS65_LL_BFX9' used
*info:            7 cells of type 'HS65_LL_BFX7' used
*info:           69 cells of type 'HS65_LL_BFX4' used
*info:          752 cells of type 'HS65_LL_BFX2' used
*info:            5 cells of type 'HS65_LL_BFX18' used
*info:            9 cells of type 'HS65_LL_BFX13' used
*info:            4 cells of type 'HS65_LL_BFX22' used
*info:            2 cells of type 'HS65_LL_BFX35' used
*info:            2 cells of type 'HS65_LL_BFX53' used
*info:            3 cells of type 'HS65_LL_BFX49' used
*info:            3 cells of type 'HS65_LL_BFX62' used
*info:            7 cells of type 'HS65_LL_BFX71' used
*info:           19 cells of type 'HS65_LL_BFX106' used
*info:           33 cells of type 'HS65_LL_BFX142' used
*info:           36 cells of type 'HS65_LL_BFX213' used
*info:           64 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 45 instances resized
*info:       in which 8 FF resizing
*info:

*** Starting refinePlace (0:30:36 mem=3104.2M) ***
Total net bbox length = 6.875e+06 (3.764e+06 3.112e+06) (ext = 1.490e+04)
Density distribution unevenness ratio = 74.403%
Move report: Detail placement moves 59947 insts, mean move: 5.40 um, max move: 52.60 um
	Max move on inst (top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/FE_PHC84808_regs_q_0_22): (1249.50, 914.50) --> (1257.90, 958.70)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3142.1MB
Summary Report:
Instances move: 59947 (out of 116873 movable)
Instances flipped: 0
Mean displacement: 5.40 um
Max displacement: 52.60 um (Instance: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/FE_PHC84808_regs_q_0_22) (1249.5, 914.5) -> (1257.9, 958.7)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 6.989e+06 (3.834e+06 3.154e+06) (ext = 1.488e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3142.1MB
*** Finished refinePlace (0:30:38 mem=3142.1M) ***
*** maximum move = 52.60 um ***
*** Finished re-routing un-routed nets (3142.1M) ***

*** Finish Physical Update (cpu=0:00:12.4 real=0:00:12.0 mem=3142.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:02:03 real=0:02:04 totSessionCpu=0:30:48 mem=3142.1M density=23.597%) ***
*** Steiner Routed Nets: 89.453%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 89.453%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:07, real = 0:02:08, mem = 2833.6M, totSessionCpu=0:30:50 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 118650
End delay calculation. (MEM=11.8867 CPU=0:00:11.1 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:02:22 mem=11.9M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 118650
End delay calculation. (MEM=2940.93 CPU=0:00:11.7 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=0:31:22 mem=2940.9M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.721  |  7.721  | 17.374  | 47.909  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.405  | -0.405  | -0.222  |  0.103  |
|           TNS (ns):|-178.922 |-178.700 | -0.222  |  0.000  |
|    Violating Paths:|   934   |   933   |    1    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    632 (632)     |   -0.014   |    673 (673)     |
|   max_tran     |     20 (70)      |   -0.064   |     24 (104)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.597%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:43, real = 0:02:44, mem = 2869.7M, totSessionCpu=0:31:25 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2825.9M, totSessionCpu=0:31:33 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2825.9M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:31:35 mem=2825.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 118650
End delay calculation. (MEM=0 CPU=0:00:11.0 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:02:38 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:16.7 real=0:00:16.0 totSessionCpu=0:02:39 mem=0.0M ***
Done building hold timer [240641 node(s), 694426 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.3 real=0:00:22.0 totSessionCpu=0:02:44 mem=9.9M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:25.8 real=0:00:26.0 totSessionCpu=0:32:01 mem=2825.9M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.721  |  7.721  | 17.374  | 47.909  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.405  | -0.405  | -0.222  |  0.103  |
|           TNS (ns):|-178.922 |-178.700 | -0.222  |  0.000  |
|    Violating Paths:|   934   |   933   |    1    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    632 (632)     |   -0.014   |    673 (673)     |
|   max_tran     |     20 (70)      |   -0.064   |     24 (104)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.597%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 2895.4M, totSessionCpu=0:32:08 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:34.1 real=0:00:35.0 totSessionCpu=0:32:09 mem=3103.3M density=23.597% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.405|  -178.92|     934|          0|       0(     0)|    23.60%|   0:00:36.0|  3103.3M|
|   1|  -0.405|  -178.92|     934|          0|       0(     0)|    23.60%|   0:00:36.0|  3103.3M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.405|  -178.92|     934|          0|       0(     0)|    23.60%|   0:00:36.0|  3103.3M|
|   1|  -0.397|  -152.19|     814|        323|      10(     0)|    23.62%|   0:00:45.0|  3100.6M|
|   2|  -0.397|  -139.74|     764|        130|       2(     0)|    23.63%|   0:00:51.0|  3091.5M|
|   3|  -0.397|  -133.45|     721|         90|       2(     1)|    23.64%|   0:00:57.0|  3092.5M|
|   4|  -0.397|  -128.98|     674|         76|       5(     0)|    23.65%|   0:00:59.0|  3092.5M|
|   5|  -0.397|  -126.65|     655|         42|       4(     1)|    23.65%|   0:01:00.0|  3094.3M|
|   6|  -0.397|  -125.83|     635|         27|       2(     0)|    23.65%|   0:01:00.0|  3094.3M|
|   7|  -0.397|  -125.61|     628|          9|       1(     0)|    23.65%|     0:01:01|  3094.3M|
|   8|  -0.397|  -125.57|     625|          3|       0(     0)|    23.65%|     0:01:01|  3094.3M|
|   9|  -0.397|  -125.57|     625|          0|       0(     0)|    23.65%|     0:01:01|  3094.3M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 700 cells added for Phase I
*info:    Total 26 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.397|  -125.57|     625|          0|       0(     0)|    23.65%|     0:01:02|  3094.3M|
|   1|  -0.397|  -125.57|     625|          0|       0(     0)|    23.65%|     0:01:09|  3097.0M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.397|  -125.57|     625|          0|       0(     0)|    23.65%|     0:01:09|  3097.0M|
|   1|  -0.397|  -120.94|     611|         86|       0(     0)|    23.70%|     0:01:16|  3102.0M|
|   2|  -0.397|  -117.90|     596|         54|       0(     0)|    23.72%|     0:01:22|  3107.5M|
|   3|  -0.397|  -117.09|     595|         12|       0(     0)|    23.73%|     0:01:23|  3107.5M|
|   4|  -0.397|  -116.67|     594|          9|       0(     0)|    23.73%|     0:01:23|  3107.5M|
|   5|  -0.397|  -116.41|     590|          7|       0(     0)|    23.73%|     0:01:24|  3107.5M|
|   6|  -0.397|  -116.34|     589|          3|       0(     0)|    23.73%|     0:01:24|  3107.5M|
|   7|  -0.397|  -116.23|     588|          2|       0(     0)|    23.73%|     0:01:24|  3107.5M|
|   8|  -0.397|  -116.23|     587|          1|       0(     0)|    23.73%|     0:01:25|  3107.5M|
|   9|  -0.397|  -116.23|     587|          0|       0(     0)|    23.73%|     0:01:25|  3107.5M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 174 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3085 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:  3084 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:    67 net(s): Could not be fixed because of no legal loc.
*info:    12 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because of no valid cell for resizing.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:25 real=0:01:25 totSessionCpu=0:33:00 mem=3107.5M density=23.734% ***

*info:
*info: Added a total of 874 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          134 cells of type 'HS65_LL_BFX9' used
*info:            7 cells of type 'HS65_LL_BFX7' used
*info:           75 cells of type 'HS65_LL_BFX4' used
*info:          534 cells of type 'HS65_LL_BFX2' used
*info:            9 cells of type 'HS65_LL_BFX13' used
*info:            1 cell  of type 'HS65_LL_BFX22' used
*info:            3 cells of type 'HS65_LL_BFX35' used
*info:            2 cells of type 'HS65_LL_BFX31' used
*info:            1 cell  of type 'HS65_LL_BFX44' used
*info:            1 cell  of type 'HS65_LL_BFX40' used
*info:            1 cell  of type 'HS65_LL_BFX53' used
*info:            2 cells of type 'HS65_LL_BFX49' used
*info:            2 cells of type 'HS65_LL_BFX62' used
*info:            2 cells of type 'HS65_LL_BFX71' used
*info:            5 cells of type 'HS65_LL_BFX106' used
*info:           23 cells of type 'HS65_LL_BFX142' used
*info:           28 cells of type 'HS65_LL_BFX213' used
*info:           44 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 26 instances resized
*info:       in which 2 FF resizing
*info:

*** Starting refinePlace (0:33:01 mem=3123.6M) ***
Total net bbox length = 7.091e+06 (3.887e+06 3.204e+06) (ext = 1.488e+04)
Density distribution unevenness ratio = 74.228%
Move report: Detail placement moves 51682 insts, mean move: 5.24 um, max move: 75.00 um
	Max move on inst (top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/FE_PHC85343_regs_q_0_16): (1271.30, 875.50) --> (1346.30, 875.50)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3165.9MB
Summary Report:
Instances move: 51682 (out of 117747 movable)
Instances flipped: 0
Mean displacement: 5.24 um
Max displacement: 75.00 um (Instance: top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/FE_PHC85343_regs_q_0_16) (1271.3, 875.5) -> (1346.3, 875.5)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 7.204e+06 (3.969e+06 3.235e+06) (ext = 1.490e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3165.9MB
*** Finished refinePlace (0:33:03 mem=3165.9M) ***
*** maximum move = 75.00 um ***
*** Finished re-routing un-routed nets (3165.9M) ***

*** Finish Physical Update (cpu=0:00:11.3 real=0:00:12.0 mem=3165.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:36 real=0:01:37 totSessionCpu=0:33:11 mem=3165.9M density=23.734%) ***
*** Steiner Routed Nets: 91.244%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 91.244%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:40, real = 0:01:41, mem = 2862.7M, totSessionCpu=0:33:14 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 119524
End delay calculation. (MEM=12.0625 CPU=0:00:11.2 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:03:00 mem=12.1M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 119524
End delay calculation. (MEM=2970.11 CPU=0:00:11.6 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:15.0 totSessionCpu=0:33:46 mem=2970.1M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.574  |  7.574  | 17.402  | 47.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.396  | -0.396  | -0.222  |  0.103  |
|           TNS (ns):|-112.616 |-112.394 | -0.222  |  0.000  |
|    Violating Paths:|   607   |   606   |    1    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    793 (793)     |   -0.018   |    834 (834)     |
|   max_tran     |     35 (117)     |   -0.116   |     39 (151)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.734%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:16, real = 0:02:17, mem = 2898.8M, totSessionCpu=0:33:49 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2855.1M, totSessionCpu=0:34:03 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2855.1M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:34:05 mem=2855.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 119524
End delay calculation. (MEM=0 CPU=0:00:11.1 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:13.1 real=0:00:13.0 totSessionCpu=0:03:16 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:16.9 real=0:00:17.0 totSessionCpu=0:03:17 mem=0.0M ***
Done building hold timer [230794 node(s), 666953 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.4 real=0:00:22.0 totSessionCpu=0:03:22 mem=6.3M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:25.8 real=0:00:26.0 totSessionCpu=0:34:31 mem=2855.1M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.574  |  7.574  | 17.402  | 47.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.396  | -0.396  | -0.222  |  0.103  |
|           TNS (ns):|-112.616 |-112.394 | -0.222  |  0.000  |
|    Violating Paths:|   607   |   606   |    1    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    793 (793)     |   -0.018   |    834 (834)     |
|   max_tran     |     35 (117)     |   -0.116   |     39 (151)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.734%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 2920.7M, totSessionCpu=0:34:38 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:34.0 real=0:00:35.0 totSessionCpu=0:34:39 mem=3128.6M density=23.734% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.396|  -112.62|     606|          0|       0(     0)|    23.73%|   0:00:35.0|  3128.6M|
|   1|  -0.396|  -112.62|     606|          0|       0(     0)|    23.73%|   0:00:36.0|  3128.6M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.396|  -112.62|     606|          0|       0(     0)|    23.73%|   0:00:36.0|  3128.6M|
|   1|  -0.390|   -96.46|     548|        217|       8(     0)|    23.75%|   0:00:42.0|  3116.1M|
|   2|  -0.385|   -88.28|     505|         84|       1(     1)|    23.76%|   0:00:47.0|  3111.0M|
|   3|  -0.385|   -82.93|     467|         48|       4(     0)|    23.76%|   0:00:50.0|  3114.8M|
|   4|  -0.385|   -79.22|     450|         47|       2(     1)|    23.77%|   0:00:52.0|  3114.8M|
|   5|  -0.385|   -77.42|     424|         41|       1(     1)|    23.77%|   0:00:54.0|  3119.5M|
|   6|  -0.385|   -76.15|     409|         33|       0(     0)|    23.77%|   0:00:54.0|  3118.6M|
|   7|  -0.385|   -75.77|     400|         13|       4(     0)|    23.77%|   0:00:54.0|  3118.6M|
|   8|  -0.385|   -75.63|     395|          9|       0(     0)|    23.78%|   0:00:55.0|  3118.6M|
|   9|  -0.385|   -75.56|     392|          4|       0(     0)|    23.78%|   0:00:55.0|  3118.6M|
|  10|  -0.385|   -75.54|     392|          1|       0(     0)|    23.78%|   0:00:55.0|  3118.6M|
|  11|  -0.385|   -75.52|     392|          1|       0(     0)|    23.78%|   0:00:55.0|  3118.6M|
|  12|  -0.385|   -75.50|     391|          1|       0(     0)|    23.78%|   0:00:56.0|  3118.6M|
|  13|  -0.385|   -75.50|     391|          0|       0(     0)|    23.78%|   0:00:56.0|  3118.6M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 499 cells added for Phase I
*info:    Total 20 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.385|   -75.50|     391|          0|       0(     0)|    23.78%|   0:00:56.0|  3118.6M|
|   1|  -0.385|   -75.50|     391|          0|       0(     0)|    23.78%|     0:01:01|  3118.6M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.385|   -75.50|     391|          0|       0(     0)|    23.78%|     0:01:02|  3118.6M|
|   1|  -0.385|   -70.16|     339|         62|       0(     0)|    23.81%|     0:01:06|  3123.3M|
|   2|  -0.385|   -68.32|     334|         38|       0(     0)|    23.83%|     0:01:10|  3128.1M|
|   3|  -0.385|   -67.83|     333|         15|       0(     0)|    23.83%|     0:01:11|  3128.1M|
|   4|  -0.385|   -67.46|     332|          9|       0(     0)|    23.83%|     0:01:11|  3128.1M|
|   5|  -0.385|   -67.33|     331|          5|       0(     0)|    23.83%|     0:01:11|  3128.1M|
|   6|  -0.385|   -67.25|     330|          4|       0(     0)|    23.83%|     0:01:12|  3128.1M|
|   7|  -0.385|   -67.19|     330|          3|       0(     0)|    23.83%|     0:01:12|  3128.1M|
|   8|  -0.385|   -67.09|     330|          3|       0(     0)|    23.83%|     0:01:12|  3128.1M|
|   9|  -0.385|   -67.03|     329|          3|       0(     0)|    23.83%|     0:01:13|  3128.1M|
|  10|  -0.385|   -67.01|     328|          1|       0(     0)|    23.83%|     0:01:13|  3128.1M|
|  11|  -0.385|   -67.01|     328|          0|       0(     0)|    23.83%|     0:01:13|  3128.1M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 143 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1940 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:  1939 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:    21 net(s): Could not be fixed because of no legal loc.
*info:     3 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:13 real=0:01:14 totSessionCpu=0:35:18 mem=3128.1M density=23.833% ***

*info:
*info: Added a total of 642 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           98 cells of type 'HS65_LL_BFX9' used
*info:            5 cells of type 'HS65_LL_BFX7' used
*info:           45 cells of type 'HS65_LL_BFX4' used
*info:          400 cells of type 'HS65_LL_BFX2' used
*info:            5 cells of type 'HS65_LL_BFX13' used
*info:            2 cells of type 'HS65_LL_BFX35' used
*info:            2 cells of type 'HS65_LL_BFX31' used
*info:            3 cells of type 'HS65_LL_BFX44' used
*info:            2 cells of type 'HS65_LL_BFX49' used
*info:            8 cells of type 'HS65_LL_BFX62' used
*info:            6 cells of type 'HS65_LL_BFX71' used
*info:            3 cells of type 'HS65_LL_BFX106' used
*info:           14 cells of type 'HS65_LL_BFX142' used
*info:           21 cells of type 'HS65_LL_BFX213' used
*info:           28 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 20 instances resized
*info:       in which 3 FF resizing
*info:

*** Starting refinePlace (0:35:19 mem=3144.1M) ***
Total net bbox length = 7.272e+06 (4.008e+06 3.265e+06) (ext = 1.490e+04)
Density distribution unevenness ratio = 74.053%
Move report: Detail placement moves 46546 insts, mean move: 4.94 um, max move: 76.40 um
	Max move on inst (top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/FE_PHC85531_AW_ARB_TREE_RR_FLAG_1): (633.90, 1392.90) --> (625.10, 1460.50)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3189.3MB
Summary Report:
Instances move: 46546 (out of 118389 movable)
Instances flipped: 0
Mean displacement: 4.94 um
Max displacement: 76.40 um (Instance: top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/FE_PHC85531_AW_ARB_TREE_RR_FLAG_1) (633.9, 1392.9) -> (625.1, 1460.5)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 7.355e+06 (4.066e+06 3.289e+06) (ext = 1.488e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3189.3MB
*** Finished refinePlace (0:35:21 mem=3189.3M) ***
*** maximum move = 76.40 um ***
*** Finished re-routing un-routed nets (3189.3M) ***

*** Finish Physical Update (cpu=0:00:10.2 real=0:00:10.0 mem=3189.3M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:23 real=0:01:24 totSessionCpu=0:35:28 mem=3189.3M density=23.833%) ***
*** Steiner Routed Nets: 92.314%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 92.314%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:27, real = 0:01:28, mem = 2891.2M, totSessionCpu=0:35:31 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 120166
End delay calculation. (MEM=11.5391 CPU=0:00:11.2 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:03:38 mem=11.5M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 120166
End delay calculation. (MEM=2998.59 CPU=0:00:11.9 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:16.0 totSessionCpu=0:36:03 mem=2998.6M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.507  |  7.507  | 17.227  | 47.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.387  | -0.387  | -0.156  |  0.103  |
|           TNS (ns):| -65.881 | -65.725 | -0.156  |  0.000  |
|    Violating Paths:|   358   |   357   |    1    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    959 (959)     |   -0.018   |   1000 (1000)    |
|   max_tran     |     47 (195)     |   -0.182   |     51 (229)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.833%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:03, real = 0:02:04, mem = 2927.3M, totSessionCpu=0:36:06 **
*** Finished optDesign ***
<CMD> fit
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2883.5M, totSessionCpu=0:36:14 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2883.5M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:36:16 mem=2883.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 120166
End delay calculation. (MEM=0 CPU=0:00:11.1 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:13.1 real=0:00:13.0 totSessionCpu=0:03:54 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:16.9 real=0:00:17.0 totSessionCpu=0:03:55 mem=0.0M ***
Done building hold timer [224854 node(s), 651082 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.3 real=0:00:22.0 totSessionCpu=0:04:00 mem=1.8M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:25.9 real=0:00:26.0 totSessionCpu=0:36:42 mem=2883.5M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.507  |  7.507  | 17.227  | 47.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.387  | -0.387  | -0.156  |  0.103  |
|           TNS (ns):| -65.881 | -65.725 | -0.156  |  0.000  |
|    Violating Paths:|   358   |   357   |    1    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    959 (959)     |   -0.018   |   1000 (1000)    |
|   max_tran     |     47 (195)     |   -0.182   |     51 (229)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.833%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 2948.2M, totSessionCpu=0:36:48 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:34.0 real=0:00:34.0 totSessionCpu=0:36:50 mem=3156.1M density=23.833% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.387|   -65.88|     357|          0|       0(     0)|    23.83%|   0:00:35.0|  3156.1M|
|   1|  -0.387|   -65.88|     357|          0|       0(     0)|    23.83%|   0:00:36.0|  3156.1M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.387|   -65.88|     357|          0|       0(     0)|    23.83%|   0:00:36.0|  3156.1M|
|   1|  -0.383|   -53.79|     289|        186|       9(     0)|    23.85%|   0:00:40.0|  3143.6M|
|   2|  -0.383|   -47.85|     252|         70|       0(     0)|    23.85%|   0:00:43.0|  3143.6M|
|   3|  -0.383|   -44.15|     227|         49|       1(     0)|    23.86%|   0:00:45.0|  3138.4M|
|   4|  -0.383|   -41.54|     208|         37|       2(     0)|    23.86%|   0:00:47.0|  3138.4M|
|   5|  -0.383|   -40.17|     195|         25|       0(     0)|    23.86%|   0:00:48.0|  3138.4M|
|   6|  -0.383|   -39.23|     186|         16|       2(     0)|    23.86%|   0:00:50.0|  3140.2M|
|   7|  -0.383|   -38.72|     179|         10|       1(     0)|    23.86%|   0:00:51.0|  3140.2M|
|   8|  -0.383|   -38.64|     174|          4|       1(     0)|    23.86%|   0:00:51.0|  3140.2M|
|   9|  -0.383|   -38.64|     174|          0|       0(     0)|    23.86%|   0:00:51.0|  3140.2M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 397 cells added for Phase I
*info:    Total 16 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.383|   -38.64|     174|          0|       0(     0)|    23.86%|   0:00:52.0|  3140.2M|
|   1|  -0.383|   -38.64|     174|          0|       0(     0)|    23.86%|   0:00:54.0|  3140.2M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.383|   -38.64|     174|          0|       0(     0)|    23.86%|   0:00:55.0|  3140.2M|
|   1|  -0.383|   -36.23|     169|         47|       0(     0)|    23.89%|   0:00:58.0|  3142.2M|
|   2|  -0.383|   -34.43|     164|         38|       0(     0)|    23.90%|   0:01:00.0|  3143.9M|
|   3|  -0.383|   -33.99|     162|         15|       0(     0)|    23.90%|     0:01:01|  3143.9M|
|   4|  -0.383|   -33.82|     159|          6|       0(     0)|    23.91%|     0:01:01|  3143.9M|
|   5|  -0.383|   -33.72|     159|          1|       0(     0)|    23.91%|     0:01:01|  3143.9M|
|   6|  -0.383|   -33.72|     159|          0|       0(     0)|    23.91%|     0:01:01|  3143.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 107 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 971 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   970 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:    13 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:02 real=0:01:02 totSessionCpu=0:37:17 mem=3143.9M density=23.908% ***

*info:
*info: Added a total of 504 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           76 cells of type 'HS65_LL_BFX9' used
*info:            2 cells of type 'HS65_LL_BFX7' used
*info:           26 cells of type 'HS65_LL_BFX4' used
*info:          327 cells of type 'HS65_LL_BFX2' used
*info:            6 cells of type 'HS65_LL_BFX13' used
*info:            1 cell  of type 'HS65_LL_BFX22' used
*info:            1 cell  of type 'HS65_LL_BFX35' used
*info:            5 cells of type 'HS65_LL_BFX31' used
*info:            2 cells of type 'HS65_LL_BFX44' used
*info:            1 cell  of type 'HS65_LL_BFX53' used
*info:            3 cells of type 'HS65_LL_BFX62' used
*info:            2 cells of type 'HS65_LL_BFX71' used
*info:            7 cells of type 'HS65_LL_BFX106' used
*info:            7 cells of type 'HS65_LL_BFX142' used
*info:           15 cells of type 'HS65_LL_BFX213' used
*info:           23 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 16 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:37:18 mem=3160.0M) ***
Total net bbox length = 7.410e+06 (4.097e+06 3.313e+06) (ext = 1.488e+04)
Density distribution unevenness ratio = 73.930%
Move report: Detail placement moves 43151 insts, mean move: 4.59 um, max move: 77.80 um
	Max move on inst (top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/FE_PHC84682_FE_RN_16): (1103.10, 1364.30) --> (1147.10, 1330.50)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3205.3MB
Summary Report:
Instances move: 43151 (out of 118893 movable)
Instances flipped: 0
Mean displacement: 4.59 um
Max displacement: 77.80 um (Instance: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/FE_PHC84682_FE_RN_16) (1103.1, 1364.3) -> (1147.1, 1330.5)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 7.477e+06 (4.144e+06 3.333e+06) (ext = 1.488e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3205.3MB
*** Finished refinePlace (0:37:20 mem=3205.3M) ***
*** maximum move = 77.80 um ***
*** Finished re-routing un-routed nets (3205.3M) ***

*** Finish Physical Update (cpu=0:00:10.0 real=0:00:10.0 mem=3205.3M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:12 real=0:01:12 totSessionCpu=0:37:27 mem=3205.3M density=23.908%) ***
*** Steiner Routed Nets: 93.006%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 93.006%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:16, real = 0:01:16, mem = 2907.1M, totSessionCpu=0:37:30 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 120670
End delay calculation. (MEM=11.4844 CPU=0:00:11.2 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:04:16 mem=11.5M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 120670
End delay calculation. (MEM=3014.53 CPU=0:00:11.7 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=0:38:02 mem=3014.5M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.360  |  7.360  | 17.227  | 47.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.383  | -0.383  |  0.009  |  0.103  |
|           TNS (ns):| -33.304 | -33.304 |  0.000  |  0.000  |
|    Violating Paths:|   183   |   183   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1054 (1054)    |   -0.018   |   1095 (1095)    |
|   max_tran     |     61 (293)     |   -0.182   |     65 (327)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.908%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:51, real = 0:01:52, mem = 2943.2M, totSessionCpu=0:38:05 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2899.4M, totSessionCpu=0:38:50 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2899.4M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:38:52 mem=2899.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 120670
End delay calculation. (MEM=0 CPU=0:00:11.3 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:04:32 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:17.1 real=0:00:17.0 totSessionCpu=0:04:33 mem=0.0M ***
Done building hold timer [218959 node(s), 634258 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.4 real=0:00:22.0 totSessionCpu=0:04:38 mem=1.5M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:25.8 real=0:00:27.0 totSessionCpu=0:39:18 mem=2899.4M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.360  |  7.360  | 17.227  | 47.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.383  | -0.383  |  0.009  |  0.103  |
|           TNS (ns):| -33.304 | -33.304 |  0.000  |  0.000  |
|    Violating Paths:|   183   |   183   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1054 (1054)    |   -0.018   |   1095 (1095)    |
|   max_tran     |     61 (293)     |   -0.182   |     65 (327)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.908%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 2963.2M, totSessionCpu=0:39:24 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:33.9 real=0:00:35.0 totSessionCpu=0:39:26 mem=3171.0M density=23.908% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.383|   -33.30|     183|          0|       0(     0)|    23.91%|   0:00:36.0|  3171.0M|
|   1|  -0.383|   -33.30|     183|          0|       0(     0)|    23.91%|   0:00:36.0|  3171.0M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.383|   -33.30|     183|          0|       0(     0)|    23.91%|   0:00:36.0|  3171.0M|
|   1|  -0.347|   -25.08|     141|        138|       5(     1)|    23.92%|   0:00:39.0|  3171.0M|
|   2|  -0.347|   -17.88|     125|         84|       0(     0)|    23.93%|   0:00:41.0|  3158.5M|
|   3|  -0.347|   -13.23|     102|         65|       0(     0)|    23.93%|   0:00:42.0|  3158.5M|
|   4|  -0.347|   -10.56|      81|         47|       1(     0)|    23.93%|   0:00:43.0|  3158.5M|
|   5|  -0.347|    -8.96|      55|         38|       0(     0)|    23.94%|   0:00:43.0|  3158.5M|
|   6|  -0.347|    -8.47|      45|         15|       0(     0)|    23.94%|   0:00:44.0|  3158.5M|
|   7|  -0.347|    -8.31|      41|          5|       0(     0)|    23.94%|   0:00:44.0|  3158.5M|
|   8|  -0.347|    -8.27|      40|          1|       0(     0)|    23.94%|   0:00:44.0|  3158.5M|
|   9|  -0.347|    -8.27|      40|          0|       0(     0)|    23.94%|   0:00:45.0|  3158.5M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 393 cells added for Phase I
*info:    Total 6 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.347|    -8.27|      40|          0|       0(     0)|    23.94%|   0:00:45.0|  3158.5M|
|   1|  -0.347|    -8.27|      40|          0|       0(     0)|    23.94%|   0:00:46.0|  3158.5M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.347|    -8.27|      40|          0|       0(     0)|    23.94%|   0:00:46.0|  3158.5M|
|   1|  -0.316|    -7.59|      36|         14|       0(     0)|    23.95%|   0:00:47.0|  3158.5M|
|   2|  -0.316|    -7.03|      33|         16|       0(     0)|    23.96%|   0:00:48.0|  3159.5M|
|   3|  -0.316|    -6.90|      33|          2|       0(     0)|    23.96%|   0:00:48.0|  3159.5M|
|   4|  -0.316|    -6.90|      33|          0|       0(     0)|    23.96%|   0:00:49.0|  3159.5M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 32 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 207 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   206 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:48.3 real=0:00:49.0 totSessionCpu=0:39:40 mem=3159.5M density=23.958% ***

*info:
*info: Added a total of 425 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           71 cells of type 'HS65_LL_BFX9' used
*info:            6 cells of type 'HS65_LL_BFX7' used
*info:           29 cells of type 'HS65_LL_BFX4' used
*info:          277 cells of type 'HS65_LL_BFX2' used
*info:            7 cells of type 'HS65_LL_BFX13' used
*info:            1 cell  of type 'HS65_LL_BFX44' used
*info:            1 cell  of type 'HS65_LL_BFX49' used
*info:            5 cells of type 'HS65_LL_BFX62' used
*info:            5 cells of type 'HS65_LL_BFX71' used
*info:            4 cells of type 'HS65_LL_BFX106' used
*info:            3 cells of type 'HS65_LL_BFX142' used
*info:            2 cells of type 'HS65_LL_BFX213' used
*info:           14 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 6 instances resized
*info:       in which 1 FF resizing
*info:

*** Starting refinePlace (0:39:41 mem=3175.6M) ***
Total net bbox length = 7.525e+06 (4.172e+06 3.353e+06) (ext = 1.488e+04)
Density distribution unevenness ratio = 73.800%
Move report: Detail placement moves 19691 insts, mean move: 4.54 um, max move: 40.80 um
	Max move on inst (top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_PHC82816_n_128): (983.90, 875.50) --> (1003.90, 854.70)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3220.3MB
Summary Report:
Instances move: 19691 (out of 119318 movable)
Instances flipped: 0
Mean displacement: 4.54 um
Max displacement: 40.80 um (Instance: top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_PHC82816_n_128) (983.9, 875.5) -> (1003.9, 854.7)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 7.557e+06 (4.195e+06 3.362e+06) (ext = 1.488e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3220.3MB
*** Finished refinePlace (0:39:43 mem=3220.3M) ***
*** maximum move = 40.80 um ***
*** Finished re-routing un-routed nets (3220.3M) ***

*** Finish Physical Update (cpu=0:00:07.1 real=0:00:07.0 mem=3220.3M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:55.3 real=0:00:56.0 totSessionCpu=0:39:47 mem=3220.3M density=23.958%) ***
*** Steiner Routed Nets: 93.375%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 93.375%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 2930.3M, totSessionCpu=0:39:50 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 121095
End delay calculation. (MEM=9.70312 CPU=0:00:11.1 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:04:54 mem=9.7M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 121095
End delay calculation. (MEM=3035.75 CPU=0:00:11.7 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=0:40:22 mem=3035.8M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.369  |  7.369  | 17.227  | 47.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.316  | -0.316  |  0.009  |  0.103  |
|           TNS (ns):| -6.796  | -6.796  |  0.000  |  0.000  |
|    Violating Paths:|   47    |   47    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1109 (1109)    |   -0.018   |   1150 (1150)    |
|   max_tran     |     64 (317)     |   -0.182   |     68 (351)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.958%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:35, real = 0:01:36, mem = 2964.5M, totSessionCpu=0:40:25 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2920.7M, totSessionCpu=0:40:40 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2920.7M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:40:42 mem=2920.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 121095
End delay calculation. (MEM=0 CPU=0:00:11.3 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:13.0 totSessionCpu=0:05:10 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:17.2 real=0:00:17.0 totSessionCpu=0:05:11 mem=0.0M ***
Done building hold timer [216811 node(s), 624515 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.5 real=0:00:22.0 totSessionCpu=0:05:16 mem=1.6M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:25.8 real=0:00:27.0 totSessionCpu=0:41:08 mem=2920.7M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.369  |  7.369  | 17.227  | 47.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.316  | -0.316  |  0.009  |  0.103  |
|           TNS (ns):| -6.796  | -6.796  |  0.000  |  0.000  |
|    Violating Paths:|   47    |   47    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1109 (1109)    |   -0.018   |   1150 (1150)    |
|   max_tran     |     64 (317)     |   -0.182   |     68 (351)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.958%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 2984.0M, totSessionCpu=0:41:15 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:33.9 real=0:00:35.0 totSessionCpu=0:41:16 mem=3191.9M density=23.958% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.316|    -6.80|      47|          0|       0(     0)|    23.96%|   0:00:36.0|  3191.9M|
|   1|  -0.316|    -6.80|      47|          0|       0(     0)|    23.96%|   0:00:36.0|  3191.9M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.316|    -6.80|      47|          0|       0(     0)|    23.96%|   0:00:36.0|  3191.9M|
|   1|  -0.316|    -5.93|      34|         29|       3(     0)|    23.96%|   0:00:37.0|  3191.9M|
|   2|  -0.297|    -4.68|      30|         25|       0(     0)|    23.97%|   0:00:38.0|  3191.9M|
|   3|  -0.290|    -3.41|      26|         26|       0(     0)|    23.97%|   0:00:38.0|  3191.9M|
|   4|  -0.290|    -1.91|      17|         25|       0(     0)|    23.97%|   0:00:38.0|  3191.9M|
|   5|  -0.290|    -1.07|      12|         14|       0(     0)|    23.97%|   0:00:39.0|  3191.9M|
|   6|  -0.290|    -0.69|       9|         10|       0(     0)|    23.97%|   0:00:39.0|  3191.9M|
|   7|  -0.290|    -0.36|       4|          7|       0(     0)|    23.97%|   0:00:39.0|  3191.9M|
|   8|  -0.290|    -0.29|       1|          3|       0(     0)|    23.97%|   0:00:39.0|  3191.9M|
|   9|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:40.0|  3191.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 139 cells added for Phase I
*info:    Total 3 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:40.0|  3191.9M|
|   1|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:40.0|  3191.9M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:41.0|  3191.9M|
|   1|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:41.0|  3191.9M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:40.6 real=0:00:42.0 totSessionCpu=0:41:23 mem=3191.9M density=23.972% ***

*info:
*info: Added a total of 139 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           26 cells of type 'HS65_LL_BFX9' used
*info:            6 cells of type 'HS65_LL_BFX4' used
*info:           88 cells of type 'HS65_LL_BFX2' used
*info:            1 cell  of type 'HS65_LL_BFX13' used
*info:            1 cell  of type 'HS65_LL_BFX31' used
*info:            6 cells of type 'HS65_LL_BFX49' used
*info:            6 cells of type 'HS65_LL_BFX62' used
*info:            1 cell  of type 'HS65_LL_BFX71' used
*info:            2 cells of type 'HS65_LL_BFX106' used
*info:            1 cell  of type 'HS65_LL_BFX142' used
*info:            1 cell  of type 'HS65_LL_BFX213' used
*info:
*info: Total 3 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:41:24 mem=3207.9M) ***
Total net bbox length = 7.568e+06 (4.200e+06 3.368e+06) (ext = 1.488e+04)
Density distribution unevenness ratio = 73.746%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3229.0MB
Summary Report:
Instances move: 0 (out of 119457 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.568e+06 (4.200e+06 3.368e+06) (ext = 1.488e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3229.0MB
*** Finished refinePlace (0:41:25 mem=3229.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3229.0M) ***

*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3229.0M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:43.6 real=0:00:44.0 totSessionCpu=0:41:26 mem=3229.0M density=23.972%) ***
*** Steiner Routed Nets: 93.383%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 93.383%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 2937.9M, totSessionCpu=0:41:28 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 121234
End delay calculation. (MEM=12.25 CPU=0:00:11.2 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:14.0 totSessionCpu=0:05:32 mem=12.2M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 121234
End delay calculation. (MEM=3045.3 CPU=0:00:11.7 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=0:42:00 mem=3045.3M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.369  |  7.369  | 17.227  | 47.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.290  | -0.290  |  0.009  |  0.103  |
|           TNS (ns):| -0.290  | -0.290  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1109 (1109)    |   -0.018   |   1150 (1150)    |
|   max_tran     |     64 (317)     |   -0.182   |     68 (351)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.972%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:23, real = 0:01:24, mem = 2974.0M, totSessionCpu=0:42:04 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2930.3M, totSessionCpu=0:42:17 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2930.3M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:42:18 mem=2930.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 121234
End delay calculation. (MEM=0 CPU=0:00:11.3 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:05:48 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:17.1 real=0:00:17.0 totSessionCpu=0:05:49 mem=0.0M ***
Done building hold timer [216950 node(s), 624325 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.3 real=0:00:22.0 totSessionCpu=0:05:54 mem=1.2M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:25.9 real=0:00:26.0 totSessionCpu=0:42:44 mem=2930.3M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.369  |  7.369  | 17.227  | 47.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.290  | -0.290  |  0.009  |  0.103  |
|           TNS (ns):| -0.290  | -0.290  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1109 (1109)    |   -0.018   |   1150 (1150)    |
|   max_tran     |     64 (317)     |   -0.182   |     68 (351)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.972%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 2991.6M, totSessionCpu=0:42:51 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:33.9 real=0:00:35.0 totSessionCpu=0:42:52 mem=3199.4M density=23.972% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:35.0|  3199.4M|
|   1|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:36.0|  3199.4M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:36.0|  3199.4M|
|   1|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:36.0|  3199.4M|
+-----------------------------------------------------------------------------------------------+

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:37.0|  3199.4M|
|   1|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:37.0|  3199.4M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:37.0|  3199.4M|
|   1|  -0.290|    -0.29|       1|          0|       0(     0)|    23.97%|   0:00:38.0|  3199.4M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:37.4 real=0:00:38.0 totSessionCpu=0:42:56 mem=3199.4M density=23.972% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:37.4 real=0:00:38.0 totSessionCpu=0:42:56 mem=3199.4M density=23.972%) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 2983.6M, totSessionCpu=0:42:56 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 121234
End delay calculation. (MEM=0 CPU=0:00:11.4 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:13.0 totSessionCpu=0:06:10 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.369  |  7.369  | 17.227  | 47.904  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.290  | -0.290  |  0.009  |  0.103  |
|           TNS (ns):| -0.290  | -0.290  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1109 (1109)    |   -0.018   |   1150 (1150)    |
|   max_tran     |     64 (317)     |   -0.182   |     68 (351)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.972%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:59, real = 0:01:01, mem = 2981.1M, totSessionCpu=0:43:16 **
*** Finished optDesign ***
<CMD> setOptMode -fixFanoutLoad true -fixDRC true
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2931.1M, totSessionCpu=0:44:05 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2931.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.369  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1109 (1109)    |   -0.018   |   1150 (1150)    |
|   max_tran     |     64 (317)     |   -0.182   |     68 (351)     |
|   max_fanout   |      9 (9)       |     -3     |     41 (41)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.972%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2925.1M, totSessionCpu=0:44:10 **
*** Starting optimizing excluded clock nets MEM= 2925.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2925.1M) ***
*** Starting optimizing excluded clock nets MEM= 2925.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2925.1M) ***
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    23.97%|        -|   0.100|   0.000|   0:00:00.0| 3143.5M|
|    23.97%|        -|   0.100|   0.000|   0:00:00.0| 3143.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3143.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1586   |  5073   |  8140   |   8140  |     9   |     9   |     0   |     0   | 7.37 |          0|          0|          0|  23.97  |            |           |
Dumping Information for Job 0 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
Dumping Information for Job 2 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
|     2   |    10   |    22   |     22  |     0   |     0   |     0   |     0   | 8.23 |         30|          0|       8508|  24.00  |   0:00:15.0|    3256.2M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 8.23 |          0|          0|          8|  24.00  |   0:00:00.0|    3256.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:16.7 real=0:00:16.0 mem=3256.2M) ***

*** Starting refinePlace (0:44:35 mem=3256.2M) ***
Total net bbox length = 7.569e+06 (4.200e+06 3.368e+06) (ext = 1.488e+04)
Density distribution unevenness ratio = 73.737%
Iteration 11: Total net bbox = 4.541e+06 (2.45e+06 2.09e+06)
              Est.  stn bbox = 4.824e+06 (2.62e+06 2.21e+06)
              cpu = 0:00:07.6 real = 0:00:08.0 mem = 3404.7M
Iteration 12: Total net bbox = 4.528e+06 (2.44e+06 2.08e+06)
              Est.  stn bbox = 4.812e+06 (2.61e+06 2.21e+06)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 3411.5M
Iteration 13: Total net bbox = 4.529e+06 (2.45e+06 2.08e+06)
              Est.  stn bbox = 4.813e+06 (2.61e+06 2.21e+06)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 3420.1M
Density distribution unevenness ratio = 72.548%
Move report: Timing Driven Placement moves 103809 insts, mean move: 21.85 um, max move: 144.40 um
	Max move on inst (top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/FE_PHC136946_n_13): (1121.30, 1047.10) --> (1047.10, 1117.30)
	Runtime: CPU: 0:00:15.1 REAL: 0:00:16.0 MEM: 3412.1MB
Density distribution unevenness ratio = 72.622%
Move report: Detail placement moves 101928 insts, mean move: 2.97 um, max move: 122.20 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_PHC156979_mem_24_2): (1030.70, 953.50) --> (1046.30, 846.90)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 3412.1MB
Summary Report:
Instances move: 111473 (out of 119487 movable)
Instances flipped: 0
Mean displacement: 20.86 um
Max displacement: 152.40 um (Instance: top_inst_peripherals_i/apb_gpio_i/FE_PHC85992_r_powerevent_2) (1132.9, 651.9) -> (1246.3, 612.9)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 5.375e+06 (2.999e+06 2.376e+06) (ext = 1.481e+04)
Runtime: CPU: 0:00:18.2 REAL: 0:00:19.0 MEM: 3412.1MB
*** Finished refinePlace (0:44:54 mem=3412.1M) ***
*** maximum move = 152.40 um ***
*** Finished re-routing un-routed nets (3412.1M) ***

*** Finish Physical Update (cpu=0:00:39.6 real=0:00:41.0 mem=3412.1M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1888 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=121124  numIgnoredNets=27
[NR-eGR] There are 36 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 121097 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 121097 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 5.581274e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 329052
[NR-eGR] Layer2(M2)(V) length: 1.372464e+06um, number of vias: 477190
[NR-eGR] Layer3(M3)(H) length: 1.802601e+06um, number of vias: 54442
[NR-eGR] Layer4(M4)(V) length: 1.089640e+06um, number of vias: 33991
[NR-eGR] Layer5(M5)(H) length: 1.224218e+06um, number of vias: 3279
[NR-eGR] Layer6(M6)(V) length: 1.390526e+05um, number of vias: 1151
[NR-eGR] Layer7(M7)(H) length: 9.381691e+04um, number of vias: 2
[NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[NR-eGR] Total length: 5.721794e+06um, number of vias: 899107
[NR-eGR] End Peak syMemory usage = 3060.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 4.08 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'top_top' of instances=172611 and nets=136979 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3040.684M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 121257
End delay calculation. (MEM=3148.08 CPU=0:00:12.4 REAL=0:00:13.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   370   |   989   |  1564   |   1564  |     0   |     0   |     0   |     0   | 9.15 |          0|          0|          0|  24.00  |            |           |
|     2   |    21   |    16   |     16  |     0   |     0   |     0   |     0   | 9.16 |          7|          0|       1639|  24.19  |   0:00:08.0|    3243.5M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 9.16 |          0|          0|          1|  24.19  |   0:00:00.0|    3243.5M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 9.16 |          0|          0|          0|  24.19  |   0:00:00.0|    3243.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     8 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

SingleBuffering failure reasons
------------------------------------------------
*info:    10 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
*info:     4 net(s): Could not be fixed because no move is found.

Resizing failure reasons
------------------------------------------------
*info:    15 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:11.5 real=0:00:12.0 mem=3243.5M) ***

*** Starting refinePlace (0:45:49 mem=3275.5M) ***
Total net bbox length = 5.375e+06 (2.999e+06 2.376e+06) (ext = 1.481e+04)
Density distribution unevenness ratio = 72.505%
Density distribution unevenness ratio = 71.795%
Move report: Timing Driven Placement moves 76627 insts, mean move: 14.67 um, max move: 172.00 um
	Max move on inst (top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/FE_PHC157430_n_28): (1068.90, 1255.10) --> (982.70, 1169.30)
	Runtime: CPU: 0:00:13.2 REAL: 0:00:13.0 MEM: 3397.0MB
Density distribution unevenness ratio = 71.832%
Move report: Detail placement moves 83504 insts, mean move: 2.55 um, max move: 38.20 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_PHC151270_mem_18_3): (1103.10, 1010.70) --> (1098.70, 1044.50)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 3397.0MB
Summary Report:
Instances move: 91787 (out of 119494 movable)
Instances flipped: 1
Mean displacement: 12.92 um
Max displacement: 172.80 um (Instance: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/FE_PHC157430_n_28) (1068.9, 1255.1) -> (981.9, 1169.3)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX9
Total net bbox length = 4.764e+06 (2.665e+06 2.099e+06) (ext = 1.487e+04)
Runtime: CPU: 0:00:15.7 REAL: 0:00:16.0 MEM: 3397.0MB
*** Finished refinePlace (0:46:05 mem=3397.0M) ***
*** maximum move = 172.80 um ***
*** Finished re-routing un-routed nets (3397.0M) ***

*** Finish Physical Update (cpu=0:00:27.4 real=0:00:27.0 mem=3397.0M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=2.07min real=2.07min mem=3071.8M)                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.185  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.193%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:02:12, mem = 3069.8M, totSessionCpu=0:46:18 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:16, real = 0:02:15, mem = 3069.8M, totSessionCpu=0:46:21 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.185  |  9.185  | 17.578  | 47.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.193%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:20, real = 0:02:19, mem = 3059.8M, totSessionCpu=0:46:25 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2965.7M)
Extraction called for design 'top_top' of instances=172618 and nets=136992 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2965.668M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 121264
End delay calculation. (MEM=3071.07 CPU=0:00:11.2 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:46:51 mem=3071.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.339  | -0.339  | -0.155  |  0.105  |
|           TNS (ns):|-810.498 |-808.228 | -2.271  |  0.000  |
|    Violating Paths:|  10388  |  10361  |   27    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 24.193%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 20.5 sec
Total Real time: 21.0 sec
Total Memory Usage: 2953.648438 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2979.8M, totSessionCpu=0:47:03 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2979.8M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:47:05 mem=2977.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 121264
End delay calculation. (MEM=0 CPU=0:00:11.8 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:06:27 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=0:06:28 mem=0.0M ***
Done building hold timer [305734 node(s), 852999 edge(s), 1 view(s)] (fixHold) cpu=0:00:24.7 real=0:00:25.0 totSessionCpu=0:06:35 mem=45.7M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 121264
End delay calculation. (MEM=3065.07 CPU=0:00:12.5 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:15.0 totSessionCpu=0:47:46 mem=3065.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:41.7 real=0:00:43.0 totSessionCpu=0:47:47 mem=3065.1M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.188  |  9.188  | 17.578  | 47.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.339  | -0.339  | -0.155  |  0.105  |
|           TNS (ns):|-810.498 |-808.228 | -2.271  |  0.000  |
|    Violating Paths:|  10388  |  10361  |   27    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 24.193%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:52, real = 0:00:53, mem = 3085.9M, totSessionCpu=0:47:55 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:51.3 real=0:00:52.0 totSessionCpu=0:47:56 mem=3293.7M density=24.193% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.339|  -810.49|   10381|          0|       0(     0)|    24.19%|   0:00:54.0|  3293.7M|
|   1|  -0.339|  -810.49|   10381|          0|       0(     0)|    24.19%|   0:00:57.0|  3337.6M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.339|  -810.49|   10381|          0|       0(     0)|    24.19%|   0:00:58.0|  3337.6M|
|   1|  -0.332|  -514.48|    7166|       5669|     265(     4)|    24.94%|     0:01:39|  3452.7M|
|   2|  -0.326|  -307.70|    4432|       4066|     130(     1)|    25.28%|     0:02:07|  3456.1M|
|   3|  -0.326|  -201.21|    2704|       2212|     155(     1)|    25.46%|     0:02:29|  3431.7M|
|   4|  -0.326|  -160.00|    1903|        939|     121(     0)|    25.52%|     0:02:44|  3428.8M|
|   5|  -0.326|  -140.73|    1510|        412|      81(     7)|    25.55%|     0:02:54|  3428.8M|
|   6|  -0.326|  -132.09|    1264|        206|      52(     5)|    25.56%|     0:03:00|  3447.9M|
|   7|  -0.326|  -124.77|    1135|        103|      58(     4)|    25.56%|     0:03:04|  3445.2M|
|   8|  -0.326|  -120.51|    1000|         62|       2(     0)|    25.57%|     0:03:05|  3445.2M|
|   9|  -0.326|  -119.72|     966|         15|       1(     0)|    25.57%|     0:03:05|  3426.8M|
|  10|  -0.326|  -119.68|     965|          3|       0(     0)|    25.57%|     0:03:06|  3426.8M|
|  11|  -0.326|  -119.67|     964|          1|       0(     0)|    25.57%|     0:03:06|  3426.8M|
|  12|  -0.326|  -119.67|     964|          0|       0(     0)|    25.57%|     0:03:07|  3426.8M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 13688 cells added for Phase I
*info:    Total 865 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.326|  -119.67|     964|          0|       0(     0)|    25.57%|     0:03:08|  3426.8M|
|   1|  -0.326|  -113.82|     898|         41|       0(     0)|    25.57%|     0:03:18|  3465.0M|
|   2|  -0.326|  -113.82|     898|          0|       0(     0)|    25.57%|     0:03:24|  3465.0M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 41 cells added for Phase II

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.326|  -113.82|     898|          0|       0(     0)|    25.57%|     0:03:25|  3465.0M|
|   1|  -0.326|   -97.53|     793|        246|       0(     0)|    25.68%|     0:03:29|  3429.6M|
|   2|  -0.326|   -93.90|     739|         93|       0(     0)|    25.71%|     0:03:38|  3429.6M|
|   3|  -0.326|   -92.60|     727|         39|       0(     0)|    25.72%|     0:03:39|  3429.6M|
|   4|  -0.326|   -91.95|     715|         24|       0(     0)|    25.72%|     0:03:40|  3429.6M|
|   5|  -0.326|   -91.67|     708|         13|       0(     0)|    25.72%|     0:03:40|  3429.6M|
|   6|  -0.326|   -91.60|     705|          5|       0(     0)|    25.72%|     0:03:41|  3429.6M|
|   7|  -0.326|   -91.56|     705|          2|       0(     0)|    25.72%|     0:03:41|  3429.6M|
|   8|  -0.326|   -91.53|     705|          2|       0(     0)|    25.72%|     0:03:41|  3429.6M|
|   9|  -0.326|   -91.49|     705|          2|       0(     0)|    25.73%|     0:03:42|  3429.6M|
|  10|  -0.326|   -91.45|     705|          2|       0(     0)|    25.73%|     0:03:42|  3429.6M|
|  11|  -0.326|   -91.42|     705|          2|       0(     0)|    25.73%|     0:03:43|  3429.6M|
|  12|  -0.326|   -91.38|     705|          2|       0(     0)|    25.73%|     0:03:43|  3429.6M|
|  13|  -0.326|   -91.36|     703|          2|       0(     0)|    25.73%|     0:03:44|  3429.6M|
|  14|  -0.326|   -91.36|     703|          0|       0(     0)|    25.73%|     0:03:44|  3429.6M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 434 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 6382 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:  6381 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:   340 net(s): Could not be fixed because of no legal loc.
*info:    94 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because of no valid cell for resizing.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:03:44 real=0:03:45 totSessionCpu=0:50:49 mem=3429.6M density=25.726% ***

*info:
*info: Added a total of 14163 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:         3056 cells of type 'HS65_LL_BFX9' used
*info:           29 cells of type 'HS65_LL_BFX7' used
*info:          149 cells of type 'HS65_LL_BFX4' used
*info:         9431 cells of type 'HS65_LL_BFX2' used
*info:           14 cells of type 'HS65_LL_BFX18' used
*info:           24 cells of type 'HS65_LL_BFX13' used
*info:            4 cells of type 'HS65_LL_BFX27' used
*info:           30 cells of type 'HS65_LL_BFX22' used
*info:           12 cells of type 'HS65_LL_BFX35' used
*info:            9 cells of type 'HS65_LL_BFX31' used
*info:           70 cells of type 'HS65_LL_BFX44' used
*info:            5 cells of type 'HS65_LL_BFX40' used
*info:           38 cells of type 'HS65_LL_BFX53' used
*info:           94 cells of type 'HS65_LL_BFX49' used
*info:          174 cells of type 'HS65_LL_BFX62' used
*info:          116 cells of type 'HS65_LL_BFX71' used
*info:          246 cells of type 'HS65_LL_BFX106' used
*info:          163 cells of type 'HS65_LL_BFX142' used
*info:          104 cells of type 'HS65_LL_BFX213' used
*info:          395 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 865 instances resized
*info:       in which 22 FF resizing
*info:

*** Starting refinePlace (0:50:50 mem=3461.7M) ***
Total net bbox length = 5.574e+06 (3.058e+06 2.516e+06) (ext = 1.487e+04)
Density distribution unevenness ratio = 71.466%
Move report: Detail placement moves 74785 insts, mean move: 4.54 um, max move: 79.00 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHC84277_n_85): (629.10, 654.50) --> (583.90, 620.70)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3500.3MB
Summary Report:
Instances move: 74785 (out of 133657 movable)
Instances flipped: 0
Mean displacement: 4.54 um
Max displacement: 79.00 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHC84277_n_85) (629.1, 654.5) -> (583.9, 620.7)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 5.699e+06 (3.129e+06 2.570e+06) (ext = 1.487e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 3500.3MB
*** Finished refinePlace (0:50:52 mem=3500.3M) ***
*** maximum move = 79.00 um ***
*** Finished re-routing un-routed nets (3500.3M) ***

*** Finish Physical Update (cpu=0:00:09.4 real=0:00:09.0 mem=3500.3M) ***
*** Finish Post CTS Hold Fixing (cpu=0:03:53 real=0:03:54 totSessionCpu=0:50:58 mem=3500.3M density=25.726%) ***
*** Steiner Routed Nets: 42.426%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 42.426%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:58, real = 0:03:58, mem = 3137.6M, totSessionCpu=0:51:01 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 135439
End delay calculation. (MEM=4.25 CPU=0:00:12.0 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=0:06:51 mem=4.2M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 135439
End delay calculation. (MEM=3245.3 CPU=0:00:12.6 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:17.0 real=0:00:17.0 totSessionCpu=0:51:35 mem=3245.3M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.019  |  9.019  | 17.343  | 47.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.326  | -0.326  |  0.002  |  0.105  |
|           TNS (ns):| -90.441 | -90.441 |  0.000  |  0.000  |
|    Violating Paths:|   904   |   904   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.006   |     49 (49)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.726%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:36, real = 0:04:37, mem = 3173.8M, totSessionCpu=0:51:39 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3087.6M)
Extraction called for design 'top_top' of instances=186781 and nets=151148 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3087.590M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 135439
End delay calculation. (MEM=3197.29 CPU=0:00:12.2 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:15.0 totSessionCpu=0:52:03 mem=3197.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.326  | -0.326  |  0.002  |  0.105  |
|           TNS (ns):| -90.441 | -90.441 |  0.000  |  0.000  |
|    Violating Paths:|   904   |   904   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 25.726%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 21.91 sec
Total Real time: 22.0 sec
Total Memory Usage: 3085.519531 Mbytes
<CMD> deselectAll
<CMD> fit
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3111.6M, totSessionCpu=0:52:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3111.6M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:52:29 mem=3111.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 135439
End delay calculation. (MEM=0 CPU=0:00:11.9 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.1 real=0:00:14.0 totSessionCpu=0:07:08 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.0 real=0:00:18.0 totSessionCpu=0:07:09 mem=0.0M ***
Done building hold timer [315566 node(s), 839716 edge(s), 1 view(s)] (fixHold) cpu=0:00:24.8 real=0:00:24.0 totSessionCpu=0:07:16 mem=49.6M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 135439
End delay calculation. (MEM=3197.22 CPU=0:00:12.2 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.3 real=0:00:15.0 totSessionCpu=0:53:10 mem=3197.2M)
Done building cte setup timing graph (fixHold) cpu=0:00:41.3 real=0:00:42.0 totSessionCpu=0:53:11 mem=3197.2M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.019  |  9.019  | 17.343  | 47.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.326  | -0.326  |  0.002  |  0.105  |
|           TNS (ns):| -90.441 | -90.441 |  0.000  |  0.000  |
|    Violating Paths:|   904   |   904   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.006   |     49 (49)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.726%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:51, real = 0:00:52, mem = 3216.5M, totSessionCpu=0:53:18 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:50.3 real=0:00:51.0 totSessionCpu=0:53:20 mem=3424.4M density=25.726% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.326|   -90.44|     903|          0|       0(     0)|    25.73%|   0:00:52.0|  3424.4M|
|   1|  -0.326|   -90.44|     903|          0|       0(     0)|    25.73%|   0:00:53.0|  3424.4M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.326|   -90.44|     903|          0|       0(     0)|    25.73%|   0:00:53.0|  3424.4M|
|   1|  -0.321|   -66.37|     560|        478|      60(     0)|    25.75%|   0:00:57.0|  3410.2M|
|   2|  -0.321|   -55.34|     482|        128|       6(     0)|    25.76%|   0:01:00.0|  3407.8M|
|   3|  -0.321|   -49.00|     415|         81|      38(     0)|    25.77%|     0:01:05|  3409.6M|
|   4|  -0.321|   -46.63|     384|         42|       8(     0)|    25.77%|     0:01:06|  3409.6M|
|   5|  -0.321|   -44.60|     348|         32|      37(     3)|    25.77%|     0:01:09|  3413.1M|
|   6|  -0.321|   -43.80|     326|         23|       8(     1)|    25.77%|     0:01:10|  3418.8M|
|   7|  -0.321|   -43.20|     320|          9|       1(     0)|    25.78%|     0:01:10|  3416.4M|
|   8|  -0.321|   -43.05|     318|          3|       3(     0)|    25.78%|     0:01:11|  3416.4M|
|   9|  -0.321|   -43.02|     317|          1|       1(     0)|    25.78%|     0:01:11|  3416.4M|
|  10|  -0.321|   -43.02|     317|          0|       0(     0)|    25.78%|     0:01:12|  3416.4M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 797 cells added for Phase I
*info:    Total 162 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.321|   -43.02|     317|          0|       0(     0)|    25.78%|     0:01:12|  3416.4M|
|   1|  -0.321|   -43.02|     317|          0|       0(     0)|    25.78%|     0:01:17|  3416.4M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.321|   -43.02|     317|          0|       0(     0)|    25.78%|     0:01:18|  3416.4M|
|   1|  -0.321|   -38.04|     290|        121|       0(     0)|    25.82%|     0:01:19|  3418.1M|
|   2|  -0.321|   -37.04|     284|         24|       0(     0)|    25.83%|     0:01:22|  3437.2M|
|   3|  -0.321|   -36.69|     282|          9|       0(     0)|    25.84%|     0:01:23|  3437.2M|
|   4|  -0.321|   -36.47|     280|          7|       0(     0)|    25.84%|     0:01:23|  3437.2M|
|   5|  -0.321|   -36.33|     277|          4|       0(     0)|    25.84%|     0:01:24|  3437.2M|
|   6|  -0.321|   -36.30|     274|          2|       0(     0)|    25.84%|     0:01:24|  3437.2M|
|   7|  -0.321|   -36.30|     274|          0|       0(     0)|    25.84%|     0:01:24|  3437.2M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 167 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2385 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:  2384 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:   124 net(s): Could not be fixed because of no legal loc.
*info:    21 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:24 real=0:01:25 totSessionCpu=0:53:54 mem=3418.1M density=25.838% ***

*info:
*info: Added a total of 964 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          284 cells of type 'HS65_LL_BFX9' used
*info:            1 cell  of type 'HS65_LL_BFX7' used
*info:           36 cells of type 'HS65_LL_BFX4' used
*info:          565 cells of type 'HS65_LL_BFX2' used
*info:            1 cell  of type 'HS65_LL_BFX18' used
*info:            4 cells of type 'HS65_LL_BFX13' used
*info:            2 cells of type 'HS65_LL_BFX22' used
*info:            1 cell  of type 'HS65_LL_BFX35' used
*info:            3 cells of type 'HS65_LL_BFX31' used
*info:            2 cells of type 'HS65_LL_BFX49' used
*info:            2 cells of type 'HS65_LL_BFX62' used
*info:            1 cell  of type 'HS65_LL_BFX71' used
*info:            5 cells of type 'HS65_LL_BFX106' used
*info:            6 cells of type 'HS65_LL_BFX142' used
*info:            7 cells of type 'HS65_LL_BFX213' used
*info:           44 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 162 instances resized
*info:       in which 4 FF resizing
*info:

*** Starting refinePlace (0:53:54 mem=3450.1M) ***
Total net bbox length = 5.798e+06 (3.175e+06 2.622e+06) (ext = 1.487e+04)
Density distribution unevenness ratio = 71.439%
Move report: Detail placement moves 56340 insts, mean move: 4.52 um, max move: 66.80 um
	Max move on inst (top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/FE_PHC82102_n_135): (958.70, 1088.70) --> (1022.90, 1091.30)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3500.2MB
Summary Report:
Instances move: 56340 (out of 134621 movable)
Instances flipped: 0
Mean displacement: 4.52 um
Max displacement: 66.80 um (Instance: top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/FE_PHC82102_n_135) (958.7, 1088.7) -> (1022.9, 1091.3)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 5.894e+06 (3.233e+06 2.661e+06) (ext = 1.487e+04)
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3500.2MB
*** Finished refinePlace (0:53:57 mem=3500.2M) ***
*** maximum move = 66.80 um ***
*** Finished re-routing un-routed nets (3500.2M) ***

*** Finish Physical Update (cpu=0:00:09.8 real=0:00:10.0 mem=3500.2M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:34 real=0:01:35 totSessionCpu=0:54:03 mem=3500.2M density=25.838%) ***
*** Steiner Routed Nets: 47.950%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 47.950%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:39, real = 0:01:39, mem = 3152.9M, totSessionCpu=0:54:06 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 136403
End delay calculation. (MEM=4.61328 CPU=0:00:11.9 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=0:07:32 mem=4.6M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 136403
End delay calculation. (MEM=3260.66 CPU=0:00:12.4 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:16.8 real=0:00:17.0 totSessionCpu=0:54:40 mem=3260.7M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.921  |  8.921  | 17.343  | 47.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.321  | -0.321  |  0.002  |  0.105  |
|           TNS (ns):| -36.267 | -36.267 |  0.000  |  0.000  |
|    Violating Paths:|   393   |   393   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     22 (22)      |   -0.006   |     63 (63)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.838%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:16, real = 0:02:17, mem = 3190.3M, totSessionCpu=0:54:44 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3104.0M)
Extraction called for design 'top_top' of instances=187745 and nets=152112 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3104.035M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 136403
End delay calculation. (MEM=3213.82 CPU=0:00:12.2 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:15.0 totSessionCpu=0:55:07 mem=3213.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.321  | -0.321  |  0.002  |  0.105  |
|           TNS (ns):| -36.267 | -36.267 |  0.000  |  0.000  |
|    Violating Paths:|   393   |   393   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 25.838%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 21.86 sec
Total Real time: 21.0 sec
Total Memory Usage: 3104.035156 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3130.1M, totSessionCpu=0:55:15 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3130.1M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:55:17 mem=3130.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 136403
End delay calculation. (MEM=0 CPU=0:00:11.9 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=0:07:49 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.1 real=0:00:18.0 totSessionCpu=0:07:50 mem=0.0M ***
Done building hold timer [311112 node(s), 826101 edge(s), 1 view(s)] (fixHold) cpu=0:00:24.9 real=0:00:24.0 totSessionCpu=0:07:57 mem=45.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 136403
End delay calculation. (MEM=3217.83 CPU=0:00:12.4 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.5 real=0:00:15.0 totSessionCpu=0:55:58 mem=3217.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:41.5 real=0:00:42.0 totSessionCpu=0:55:59 mem=3217.8M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.921  |  8.921  | 17.343  | 47.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.321  | -0.321  |  0.002  |  0.105  |
|           TNS (ns):| -36.267 | -36.267 |  0.000  |  0.000  |
|    Violating Paths:|   393   |   393   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     22 (22)      |   -0.006   |     63 (63)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.838%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:51, real = 0:00:52, mem = 3234.8M, totSessionCpu=0:56:06 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:50.4 real=0:00:51.0 totSessionCpu=0:56:08 mem=3442.7M density=25.838% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.321|   -36.27|     392|          0|       0(     0)|    25.84%|   0:00:52.0|  3442.7M|
|   1|  -0.321|   -36.27|     392|          0|       0(     0)|    25.84%|   0:00:53.0|  3442.7M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.321|   -36.27|     392|          0|       0(     0)|    25.84%|   0:00:53.0|  3442.7M|
|   1|  -0.296|   -20.67|     199|        279|      32(     1)|    25.86%|   0:00:55.0|  3430.2M|
|   2|  -0.296|   -11.02|     132|        102|       3(     0)|    25.87%|   0:00:56.0|  3421.1M|
|   3|  -0.295|    -7.90|     104|         45|      16(     0)|    25.87%|   0:00:58.0|  3423.1M|
|   4|  -0.295|    -6.89|      81|         28|       3(     0)|    25.87%|   0:00:58.0|  3424.9M|
|   5|  -0.295|    -5.93|      61|         19|      14(     0)|    25.87%|   0:00:59.0|  3426.6M|
|   6|  -0.295|    -5.71|      57|          6|       1(     0)|    25.87%|   0:01:00.0|  3426.6M|
|   7|  -0.295|    -5.58|      54|          3|       2(     0)|    25.87%|   0:01:00.0|  3426.2M|
|   8|  -0.295|    -5.53|      53|          1|       1(     0)|    25.87%|   0:01:00.0|  3426.2M|
|   9|  -0.295|    -5.51|      53|          1|       0(     0)|    25.87%|     0:01:01|  3426.2M|
|  10|  -0.295|    -5.46|      52|          1|       0(     0)|    25.87%|     0:01:01|  3426.2M|
|  11|  -0.295|    -5.46|      52|          0|       0(     0)|    25.87%|     0:01:01|  3426.2M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 485 cells added for Phase I
*info:    Total 72 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.295|    -5.46|      52|          0|       0(     0)|    25.87%|     0:01:02|  3426.2M|
|   1|  -0.295|    -5.46|      52|          0|       0(     0)|    25.87%|     0:01:03|  3426.2M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.295|    -5.46|      52|          0|       0(     0)|    25.87%|     0:01:04|  3426.2M|
|   1|  -0.295|    -4.30|      41|         38|       0(     0)|    25.88%|     0:01:04|  3426.2M|
|   2|  -0.295|    -3.46|      29|         28|       0(     0)|    25.89%|     0:01:05|  3426.2M|
|   3|  -0.295|    -3.08|      24|         10|       0(     0)|    25.89%|     0:01:05|  3426.2M|
|   4|  -0.295|    -3.01|      21|          5|       0(     0)|    25.89%|     0:01:05|  3426.2M|
|   5|  -0.295|    -2.97|      20|          2|       0(     0)|    25.89%|     0:01:06|  3426.2M|
|   6|  -0.295|    -2.95|      20|          1|       0(     0)|    25.89%|     0:01:06|  3426.2M|
|   7|  -0.295|    -2.93|      20|          1|       0(     0)|    25.89%|     0:01:06|  3426.2M|
|   8|  -0.295|    -2.93|      19|          1|       0(     0)|    25.89%|     0:01:06|  3426.2M|
|   9|  -0.295|    -2.93|      19|          0|       0(     0)|    25.89%|     0:01:07|  3426.2M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 86 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 185 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   184 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:07 real=0:01:07 totSessionCpu=0:56:24 mem=3426.2M density=25.893% ***

*info:
*info: Added a total of 571 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          176 cells of type 'HS65_LL_BFX9' used
*info:            4 cells of type 'HS65_LL_BFX7' used
*info:           21 cells of type 'HS65_LL_BFX4' used
*info:          333 cells of type 'HS65_LL_BFX2' used
*info:            1 cell  of type 'HS65_LL_BFX18' used
*info:            5 cells of type 'HS65_LL_BFX13' used
*info:            2 cells of type 'HS65_LL_BFX22' used
*info:            3 cells of type 'HS65_LL_BFX31' used
*info:            1 cell  of type 'HS65_LL_BFX44' used
*info:            1 cell  of type 'HS65_LL_BFX49' used
*info:            3 cells of type 'HS65_LL_BFX62' used
*info:            2 cells of type 'HS65_LL_BFX71' used
*info:            2 cells of type 'HS65_LL_BFX106' used
*info:            4 cells of type 'HS65_LL_BFX142' used
*info:            2 cells of type 'HS65_LL_BFX213' used
*info:           11 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 72 instances resized
*info:       in which 1 FF resizing
*info:

*** Starting refinePlace (0:56:25 mem=3458.2M) ***
Total net bbox length = 5.955e+06 (3.263e+06 2.692e+06) (ext = 1.487e+04)
Density distribution unevenness ratio = 71.391%
Move report: Detail placement moves 44298 insts, mean move: 3.72 um, max move: 120.20 um
	Max move on inst (top_inst_peripherals_i/apb_gpio_i/FE_PHC87008_n_614): (1183.90, 646.70) --> (1301.50, 644.10)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3509.4MB
Summary Report:
Instances move: 44298 (out of 135192 movable)
Instances flipped: 0
Mean displacement: 3.72 um
Max displacement: 120.20 um (Instance: top_inst_peripherals_i/apb_gpio_i/FE_PHC87008_n_614) (1183.9, 646.7) -> (1301.5, 644.1)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 6.019e+06 (3.304e+06 2.715e+06) (ext = 1.487e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3509.4MB
*** Finished refinePlace (0:56:27 mem=3509.4M) ***
*** maximum move = 120.20 um ***
*** Finished re-routing un-routed nets (3509.4M) ***

*** Finish Physical Update (cpu=0:00:08.6 real=0:00:09.0 mem=3509.4M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:15 real=0:01:16 totSessionCpu=0:56:33 mem=3509.4M density=25.893%) ***
*** Steiner Routed Nets: 51.090%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 51.090%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:20, real = 0:01:20, mem = 3170.4M, totSessionCpu=0:56:35 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 136974
End delay calculation. (MEM=4.12891 CPU=0:00:12.2 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:15.0 totSessionCpu=0:08:13 mem=4.1M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 136974
End delay calculation. (MEM=3278.18 CPU=0:00:12.5 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:16.8 real=0:00:16.0 totSessionCpu=0:57:10 mem=3278.2M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.752  |  8.752  | 17.343  | 47.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.295  |  0.002  |  0.105  |
|           TNS (ns):| -3.410  | -3.410  |  0.000  |  0.000  |
|    Violating Paths:|   113   |   113   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.013   |     81 (81)      |
|   max_tran     |      2 (2)       |   -0.053   |      6 (36)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.893%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:58, real = 0:01:59, mem = 3204.6M, totSessionCpu=0:57:13 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3118.3M)
Extraction called for design 'top_top' of instances=188316 and nets=152683 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3118.301M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 136974
End delay calculation. (MEM=3228.09 CPU=0:00:12.5 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:15.0 totSessionCpu=0:57:36 mem=3228.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.295  |  0.002  |  0.105  |
|           TNS (ns):| -3.410  | -3.410  |  0.000  |  0.000  |
|    Violating Paths:|   113   |   113   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 25.893%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 22.29 sec
Total Real time: 23.0 sec
Total Memory Usage: 3118.261719 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3144.4M, totSessionCpu=0:57:51 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3144.4M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:57:53 mem=3144.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 136974
End delay calculation. (MEM=0 CPU=0:00:12.1 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=0:08:30 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.3 real=0:00:18.0 totSessionCpu=0:08:31 mem=0.0M ***
Done building hold timer [308377 node(s), 818032 edge(s), 1 view(s)] (fixHold) cpu=0:00:25.0 real=0:00:25.0 totSessionCpu=0:08:38 mem=45.1M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 136974
End delay calculation. (MEM=3232.06 CPU=0:00:12.3 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:15.0 totSessionCpu=0:58:34 mem=3232.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:42.4 real=0:00:42.0 totSessionCpu=0:58:35 mem=3232.1M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.752  |  8.752  | 17.343  | 47.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.295  | -0.295  |  0.002  |  0.105  |
|           TNS (ns):| -3.410  | -3.410  |  0.000  |  0.000  |
|    Violating Paths:|   113   |   113   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.013   |     81 (81)      |
|   max_tran     |      2 (2)       |   -0.053   |      6 (36)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.893%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 3249.5M, totSessionCpu=0:58:43 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:51.4 real=0:00:51.0 totSessionCpu=0:58:44 mem=3457.4M density=25.893% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.295|    -3.41|     112|          0|       0(     0)|    25.89%|   0:00:52.0|  3457.4M|
|   1|  -0.295|    -3.41|     112|          0|       0(     0)|    25.89%|   0:00:53.0|  3457.4M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.295|    -3.41|     112|          0|       0(     0)|    25.89%|   0:00:53.0|  3457.4M|
|   1|  -0.277|    -2.22|      16|         67|      21(     1)|    25.90%|   0:00:54.0|  3457.4M|
|   2|  -0.277|    -1.68|      15|         13|       0(     0)|    25.90%|   0:00:54.0|  3444.9M|
|   3|  -0.277|    -1.17|      10|         13|       0(     0)|    25.90%|   0:00:54.0|  3444.9M|
|   4|  -0.277|    -0.76|       8|          8|       1(     0)|    25.90%|   0:00:55.0|  3444.9M|
|   5|  -0.277|    -0.42|       5|          6|       1(     0)|    25.90%|   0:00:55.0|  3444.9M|
|   6|  -0.277|    -0.31|       3|          4|       0(     0)|    25.90%|   0:00:55.0|  3444.9M|
|   7|  -0.277|    -0.28|       1|          1|       1(     0)|    25.90%|   0:00:56.0|  3444.9M|
|   8|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:56.0|  3444.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 112 cells added for Phase I
*info:    Total 24 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:56.0|  3444.9M|
|   1|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:57.0|  3444.9M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:57.0|  3444.9M|
|   1|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:58.0|  3444.9M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:58.2 real=0:00:58.0 totSessionCpu=0:58:51 mem=3444.9M density=25.902% ***

*info:
*info: Added a total of 112 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           56 cells of type 'HS65_LL_BFX9' used
*info:           42 cells of type 'HS65_LL_BFX2' used
*info:            1 cell  of type 'HS65_LL_BFX18' used
*info:            2 cells of type 'HS65_LL_BFX13' used
*info:            4 cells of type 'HS65_LL_BFX49' used
*info:            1 cell  of type 'HS65_LL_BFX62' used
*info:            2 cells of type 'HS65_LL_BFX71' used
*info:            2 cells of type 'HS65_LL_BFX106' used
*info:            2 cells of type 'HS65_LL_BFX142' used
*info:
*info: Total 24 instances resized
*info:       in which 1 FF resizing
*info:

*** Starting refinePlace (0:58:52 mem=3476.9M) ***
Total net bbox length = 6.024e+06 (3.306e+06 2.718e+06) (ext = 1.487e+04)
Density distribution unevenness ratio = 71.329%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3519.1MB
Summary Report:
Instances move: 0 (out of 135304 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.024e+06 (3.306e+06 2.718e+06) (ext = 1.487e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3519.1MB
*** Finished refinePlace (0:58:53 mem=3519.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3519.1M) ***

*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=3519.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:02 real=0:01:01 totSessionCpu=0:58:55 mem=3519.1M density=25.902%) ***
*** Steiner Routed Nets: 51.140%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 51.140%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:06, real = 0:01:06, mem = 3180.0M, totSessionCpu=0:58:57 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 137086
End delay calculation. (MEM=3.72266 CPU=0:00:12.0 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=0:08:55 mem=3.7M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 137086
End delay calculation. (MEM=3287.77 CPU=0:00:12.5 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:16.8 real=0:00:17.0 totSessionCpu=0:59:31 mem=3287.8M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.752  |  8.752  | 17.343  | 47.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.277  | -0.277  |  0.002  |  0.105  |
|           TNS (ns):| -0.277  | -0.277  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.013   |     81 (81)      |
|   max_tran     |      2 (2)       |   -0.053   |      6 (36)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.902%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:44, real = 0:01:44, mem = 3216.2M, totSessionCpu=0:59:35 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3129.9M)
Extraction called for design 'top_top' of instances=188428 and nets=152795 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3129.895M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 137086
End delay calculation. (MEM=3239.69 CPU=0:00:12.0 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=1:00:00 mem=3239.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.277  | -0.277  |  0.002  |  0.105  |
|           TNS (ns):| -0.277  | -0.277  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 25.902%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 21.61 sec
Total Real time: 22.0 sec
Total Memory Usage: 3129.894531 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3156.0M, totSessionCpu=1:00:16 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3156.0M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:00:18 mem=3156.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 137086
End delay calculation. (MEM=0 CPU=0:00:12.1 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=0:09:12 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.3 real=0:00:18.0 totSessionCpu=0:09:13 mem=0.0M ***
Done building hold timer [308577 node(s), 818171 edge(s), 1 view(s)] (fixHold) cpu=0:00:25.1 real=0:00:25.0 totSessionCpu=0:09:20 mem=48.8M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 137086
End delay calculation. (MEM=3243.7 CPU=0:00:12.6 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=1:01:00 mem=3243.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:42.7 real=0:00:43.0 totSessionCpu=1:01:01 mem=3243.7M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.752  |  8.752  | 17.343  | 47.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.277  | -0.277  |  0.002  |  0.105  |
|           TNS (ns):| -0.277  | -0.277  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.013   |     81 (81)      |
|   max_tran     |      2 (2)       |   -0.053   |      6 (36)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.902%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 3261.1M, totSessionCpu=1:01:08 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:51.7 real=0:00:52.0 totSessionCpu=1:01:10 mem=3465.0M density=25.902% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:53.0|  3465.0M|
|   1|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:53.0|  3465.0M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:53.0|  3465.0M|
|   1|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:54.0|  3465.0M|
+-----------------------------------------------------------------------------------------------+

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:54.0|  3465.0M|
|   1|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:55.0|  3465.0M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:55.0|  3465.0M|
|   1|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:56.0|  3465.0M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:56.1 real=0:00:56.0 totSessionCpu=1:01:14 mem=3465.0M density=25.902% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:56.1 real=0:00:56.0 totSessionCpu=1:01:14 mem=3465.0M density=25.902%) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 3225.7M, totSessionCpu=1:01:14 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 137086
End delay calculation. (MEM=0 CPU=0:00:11.9 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=0:09:37 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.752  |  8.752  | 17.343  | 47.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.277  | -0.277  |  0.002  |  0.105  |
|           TNS (ns):| -0.277  | -0.277  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.013   |     81 (81)      |
|   max_tran     |      2 (2)       |   -0.053   |      6 (36)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.902%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:19, real = 0:01:21, mem = 3224.4M, totSessionCpu=1:01:35 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3132.2M)
Extraction called for design 'top_top' of instances=188428 and nets=152795 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3132.156M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 137086
End delay calculation. (MEM=3241.94 CPU=0:00:12.1 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=1:02:01 mem=3241.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.277  | -0.277  |  0.002  |  0.105  |
|           TNS (ns):| -0.277  | -0.277  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 25.902%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 21.77 sec
Total Real time: 22.0 sec
Total Memory Usage: 3132.144531 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3158.2M, totSessionCpu=1:02:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3158.2M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:02:11 mem=3158.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 137086
End delay calculation. (MEM=0 CPU=0:00:12.2 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=0:09:54 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.5 real=0:00:19.0 totSessionCpu=0:09:55 mem=0.0M ***
Done building hold timer [308577 node(s), 818171 edge(s), 1 view(s)] (fixHold) cpu=0:00:25.4 real=0:00:26.0 totSessionCpu=0:10:02 mem=45.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 137086
End delay calculation. (MEM=3243.94 CPU=0:00:12.8 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=1:02:52 mem=3243.9M)
Done building cte setup timing graph (fixHold) cpu=0:00:43.0 real=0:00:44.0 totSessionCpu=1:02:54 mem=3243.9M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.752  |  8.752  | 17.343  | 47.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.277  | -0.277  |  0.002  |  0.105  |
|           TNS (ns):| -0.277  | -0.277  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.013   |     81 (81)      |
|   max_tran     |      2 (2)       |   -0.053   |      6 (36)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.902%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 3263.4M, totSessionCpu=1:03:01 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:52.0 real=0:00:53.0 totSessionCpu=1:03:03 mem=3467.3M density=25.902% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:54.0|  3467.3M|
|   1|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:54.0|  3467.3M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:55.0|  3467.3M|
|   1|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:55.0|  3467.3M|
+-----------------------------------------------------------------------------------------------+

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:56.0|  3467.3M|
|   1|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:56.0|  3467.3M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:57.0|  3467.3M|
|   1|  -0.277|    -0.28|       1|          0|       0(     0)|    25.90%|   0:00:57.0|  3467.3M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:56.3 real=0:00:57.0 totSessionCpu=1:03:07 mem=3467.3M density=25.902% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:56.3 real=0:00:57.0 totSessionCpu=1:03:07 mem=3467.3M density=25.902%) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:59, real = 0:01:00, mem = 3237.2M, totSessionCpu=1:03:07 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 137086
End delay calculation. (MEM=0 CPU=0:00:12.1 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=0:10:19 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.752  |  8.752  | 17.343  | 47.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.277  | -0.277  |  0.002  |  0.105  |
|           TNS (ns):| -0.277  | -0.277  |  0.000  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.013   |     81 (81)      |
|   max_tran     |      2 (2)       |   -0.053   |      6 (36)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.902%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 3229.1M, totSessionCpu=1:03:29 **
*** Finished optDesign ***
<CMD> setOptMode -fixFanoutLoad true -fixDRC true
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3179.1M, totSessionCpu=1:03:38 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3179.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.752  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     40 (40)      |   -0.013   |     81 (81)      |
|   max_tran     |      2 (2)       |   -0.053   |      6 (36)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.902%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 3173.0M, totSessionCpu=1:03:43 **
*** Starting optimizing excluded clock nets MEM= 3173.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3173.1M) ***
*** Starting optimizing excluded clock nets MEM= 3173.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3173.1M) ***
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    25.90%|        -|   0.100|   0.000|   0:00:00.0| 3391.5M|
|    25.90%|        -|   0.100|   0.000|   0:00:00.0| 3391.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3391.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   109   |   414   |  1321   |   1321  |     0   |     0   |     0   |     0   | 8.75 |          0|          0|          0|  25.90  |            |           |
Dumping Information for Job 1 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
Dumping Information for Job 3 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
Dumping Information for Job 6 **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
|     1   |     1   |    16   |     16  |     0   |     0   |     0   |     0   | 8.75 |          1|          0|       1343|  25.91  |   0:00:03.0|    3406.8M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 8.75 |          0|          0|          1|  25.91  |   0:00:00.0|    3406.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=3406.8M) ***

*** Starting refinePlace (1:03:56 mem=3406.8M) ***
Total net bbox length = 6.024e+06 (3.306e+06 2.718e+06) (ext = 1.487e+04)
Density distribution unevenness ratio = 71.329%
Density distribution unevenness ratio = 70.986%
Move report: Timing Driven Placement moves 66380 insts, mean move: 15.31 um, max move: 157.60 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/FE_PHC164505_pc_id_19): (969.70, 779.30) --> (890.10, 857.30)
	Runtime: CPU: 0:00:10.9 REAL: 0:00:11.0 MEM: 3552.0MB
Density distribution unevenness ratio = 71.063%
Move report: Detail placement moves 82709 insts, mean move: 3.29 um, max move: 148.20 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/FE_PHC154911_n_293): (833.90, 703.90) --> (901.50, 784.50)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 3548.9MB
Summary Report:
Instances move: 86715 (out of 135305 movable)
Instances flipped: 0
Mean displacement: 12.86 um
Max displacement: 177.40 um (Instance: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/FE_PHC172320_RDATA_REG_6) (1097.5, 571.3) -> (1018.9, 670.1)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX9
Total net bbox length = 5.317e+06 (2.931e+06 2.386e+06) (ext = 1.490e+04)
Runtime: CPU: 0:00:13.7 REAL: 0:00:13.0 MEM: 3548.9MB
*** Finished refinePlace (1:04:10 mem=3548.9M) ***
*** maximum move = 177.40 um ***
*** Finished re-routing un-routed nets (3548.9M) ***

*** Finish Physical Update (cpu=0:00:25.8 real=0:00:26.0 mem=3548.9M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1888 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=136942  numIgnoredNets=27
[NR-eGR] There are 36 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 136915 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 136915 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.01% V. EstWL: 5.524514e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 360688
[NR-eGR] Layer2(M2)(V) length: 1.413837e+06um, number of vias: 517571
[NR-eGR] Layer3(M3)(H) length: 1.827261e+06um, number of vias: 55439
[NR-eGR] Layer4(M4)(V) length: 1.071079e+06um, number of vias: 34061
[NR-eGR] Layer5(M5)(H) length: 1.151277e+06um, number of vias: 3216
[NR-eGR] Layer6(M6)(V) length: 1.351867e+05um, number of vias: 996
[NR-eGR] Layer7(M7)(H) length: 7.510835e+04um, number of vias: 2
[NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[NR-eGR] Total length: 5.673750e+06um, number of vias: 971973
[NR-eGR] End Peak syMemory usage = 3222.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 4.18 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'top_top' of instances=188429 and nets=152799 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3200.141M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 137087
End delay calculation. (MEM=3307.91 CPU=0:00:12.5 REAL=0:00:13.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    38   |   139   |   262   |    262  |     0   |     0   |     0   |     0   | 8.76 |          0|          0|          0|  25.91  |            |           |
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 8.95 |          3|          0|        275|  25.95  |   0:00:02.0|    3398.7M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 8.95 |          0|          0|          0|  25.95  |   0:00:00.0|    3398.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     8 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

SingleBuffering failure reasons
------------------------------------------------
*info:    10 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
*info:     4 net(s): Could not be fixed because no move is found.

Resizing failure reasons
------------------------------------------------
*info:    15 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:05.0 real=0:00:05.0 mem=3398.7M) ***

*** Starting refinePlace (1:04:50 mem=3430.7M) ***
Total net bbox length = 5.317e+06 (2.931e+06 2.386e+06) (ext = 1.490e+04)
Density distribution unevenness ratio = 71.013%
Density distribution unevenness ratio = 70.356%
Move report: Timing Driven Placement moves 105546 insts, mean move: 13.43 um, max move: 175.80 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/FE_PHC169193_n_1550): (636.50, 807.90) --> (721.30, 898.90)
	Runtime: CPU: 0:00:14.5 REAL: 0:00:14.0 MEM: 3602.5MB
Density distribution unevenness ratio = 70.409%
Move report: Detail placement moves 108951 insts, mean move: 2.82 um, max move: 61.00 um
	Max move on inst (top_inst_peripherals_i/apb_gpio_i/FE_PHC85426_n_722): (1096.50, 602.50) --> (1058.90, 625.90)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 3602.5MB
Summary Report:
Instances move: 117335 (out of 135308 movable)
Instances flipped: 0
Mean displacement: 12.69 um
Max displacement: 178.20 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_PHC168796_mem_6_7) (640.3, 818.3) -> (732.7, 904.1)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX9
Total net bbox length = 4.630e+06 (2.585e+06 2.045e+06) (ext = 1.483e+04)
Runtime: CPU: 0:00:17.6 REAL: 0:00:17.0 MEM: 3602.5MB
*** Finished refinePlace (1:05:08 mem=3602.5M) ***
*** maximum move = 178.20 um ***
*** Finished re-routing un-routed nets (3602.5M) ***

*** Finish Physical Update (cpu=0:00:30.0 real=0:00:30.0 mem=3602.5M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=1.55min real=1.53min mem=3249.0M)                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.145  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.953%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:43, real = 0:01:42, mem = 3249.0M, totSessionCpu=1:05:21 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:46, real = 0:01:45, mem = 3251.0M, totSessionCpu=1:05:24 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.145  |  9.145  | 17.611  | 47.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.953%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:50, real = 0:01:49, mem = 3249.0M, totSessionCpu=1:05:28 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -drv
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3190.5M)
Extraction called for design 'top_top' of instances=188432 and nets=152802 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3190.465M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 137090
End delay calculation. (MEM=3263.98 CPU=0:00:12.4 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.5 real=0:00:16.0 totSessionCpu=1:05:52 mem=3264.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.149  |  9.149  | 17.611  | 47.860  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.953%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 24.23 sec
Total Real time: 24.0 sec
Total Memory Usage: 3190.453125 Mbytes
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3154.2M)
Extraction called for design 'top_top' of instances=188432 and nets=152802 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3154.184M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 137090
End delay calculation. (MEM=3261.98 CPU=0:00:12.0 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=1:06:18 mem=3262.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.282  | -0.282  | -0.116  |  0.105  |
|           TNS (ns):|-369.331 |-368.407 | -0.924  |  0.000  |
|    Violating Paths:|  7945   |  7924   |   21    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 25.953%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 21.94 sec
Total Real time: 22.0 sec
Total Memory Usage: 3152.183594 Mbytes
<CMD> timeDesign -postCTS
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3172.3M)
Extraction called for design 'top_top' of instances=188432 and nets=152802 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3172.262M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 137090
End delay calculation. (MEM=3261.98 CPU=0:00:12.6 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=1:06:48 mem=3262.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.149  |  9.149  | 17.611  | 47.860  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.953%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 24.17 sec
Total Real time: 24.0 sec
Total Memory Usage: 3188.453125 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3194.5M, totSessionCpu=1:07:09 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3194.5M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:07:11 mem=3194.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 137090
End delay calculation. (MEM=0 CPU=0:00:12.3 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.7 real=0:00:14.0 totSessionCpu=0:10:38 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.9 real=0:00:19.0 totSessionCpu=0:10:39 mem=0.0M ***
Done building hold timer [339833 node(s), 885323 edge(s), 1 view(s)] (fixHold) cpu=0:00:26.1 real=0:00:26.0 totSessionCpu=0:10:46 mem=38.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:30.3 real=0:00:31.0 totSessionCpu=1:07:41 mem=3194.5M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.149  |  9.149  | 17.611  | 47.860  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.282  | -0.282  | -0.116  |  0.105  |
|           TNS (ns):|-369.331 |-368.407 | -0.924  |  0.000  |
|    Violating Paths:|  7945   |  7924   |   21    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.953%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 3287.6M, totSessionCpu=1:07:49 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:39.6 real=0:00:40.0 totSessionCpu=1:07:51 mem=3509.7M density=25.953% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.282|  -369.34|    7941|          0|       0(     0)|    25.95%|   0:00:42.0|  3528.1M|
|   1|  -0.282|  -369.34|    7941|          0|       0(     0)|    25.95%|   0:00:45.0|  3587.6M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.282|  -369.34|    7941|          0|       0(     0)|    25.95%|   0:00:46.0|  3587.6M|
|   1|  -0.282|  -185.55|    4243|       4978|     301(     8)|    26.37%|     0:01:17|  3643.0M|
|   2|  -0.282|   -92.06|    1837|       2390|     174(     1)|    26.53%|     0:01:33|  3646.1M|
|   3|  -0.282|   -60.91|    1094|        742|     114(     3)|    26.58%|     0:01:41|  3630.5M|
|   4|  -0.282|   -49.78|     792|        224|      92(     1)|    26.59%|     0:01:51|  3633.0M|
|   5|  -0.282|   -45.62|     620|         92|      90(     2)|    26.59%|     0:01:58|  3635.0M|
|   6|  -0.282|   -42.64|     551|         48|      19(     2)|    26.60%|     0:02:00|  3635.0M|
|   7|  -0.282|   -41.05|     493|         21|      23(     2)|    26.60%|     0:02:01|  3636.0M|
|   8|  -0.282|   -40.91|     479|         10|       1(     0)|    26.60%|     0:02:01|  3636.0M|
|   9|  -0.282|   -40.89|     477|          1|       1(     0)|    26.60%|     0:02:02|  3636.0M|
|  10|  -0.282|   -40.89|     477|          0|       0(     0)|    26.60%|     0:02:02|  3636.0M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 8506 cells added for Phase I
*info:    Total 815 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.282|   -40.89|     477|          0|       0(     0)|    26.60%|     0:02:03|  3636.0M|
|   1|  -0.282|   -40.22|     473|          5|       0(     0)|    26.60%|     0:02:09|  3636.0M|
|   2|  -0.282|   -40.15|     472|          1|       0(     0)|    26.60%|     0:02:13|  3636.0M|
|   3|  -0.282|   -40.15|     472|          0|       0(     0)|    26.60%|     0:02:14|  3636.0M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 6 cells added for Phase II

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.282|   -40.15|     472|          0|       0(     0)|    26.60%|     0:02:15|  3636.0M|
|   1|  -0.282|   -30.67|     410|        236|       0(     0)|    26.69%|     0:02:17|  3634.9M|
|   2|  -0.282|   -29.44|     395|         38|       0(     0)|    26.70%|     0:02:23|  3634.9M|
|   3|  -0.282|   -29.20|     387|         14|       0(     0)|    26.70%|     0:02:24|  3634.9M|
|   4|  -0.282|   -29.07|     385|          6|       0(     0)|    26.70%|     0:02:24|  3634.9M|
|   5|  -0.282|   -29.01|     382|          4|       0(     0)|    26.70%|     0:02:25|  3634.9M|
|   6|  -0.282|   -28.99|     382|          1|       0(     0)|    26.70%|     0:02:25|  3634.9M|
|   7|  -0.282|   -28.97|     382|          1|       0(     0)|    26.70%|     0:02:25|  3634.9M|
|   8|  -0.282|   -28.95|     382|          1|       0(     0)|    26.70%|     0:02:26|  3634.9M|
|   9|  -0.282|   -28.94|     381|          1|       0(     0)|    26.70%|     0:02:26|  3634.9M|
|  10|  -0.282|   -28.94|     381|          0|       0(     0)|    26.70%|     0:02:26|  3634.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 302 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 4800 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:  4799 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:   499 net(s): Could not be fixed because of no legal loc.
*info:   105 net(s): Could not be fixed because of hold slack degradation.
*info:     2 net(s): Could not be fixed because of no valid cell for resizing.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:02:27 real=0:02:27 totSessionCpu=1:09:38 mem=3634.9M density=26.702% ***

*info:
*info: Added a total of 8814 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:         2968 cells of type 'HS65_LL_BFX9' used
*info:           16 cells of type 'HS65_LL_BFX7' used
*info:           35 cells of type 'HS65_LL_BFX4' used
*info:         5083 cells of type 'HS65_LL_BFX2' used
*info:           13 cells of type 'HS65_LL_BFX18' used
*info:           13 cells of type 'HS65_LL_BFX13' used
*info:            1 cell  of type 'HS65_LL_BFX27' used
*info:           15 cells of type 'HS65_LL_BFX22' used
*info:           11 cells of type 'HS65_LL_BFX35' used
*info:           13 cells of type 'HS65_LL_BFX31' used
*info:           49 cells of type 'HS65_LL_BFX44' used
*info:           10 cells of type 'HS65_LL_BFX40' used
*info:           16 cells of type 'HS65_LL_BFX53' used
*info:           65 cells of type 'HS65_LL_BFX49' used
*info:          122 cells of type 'HS65_LL_BFX62' used
*info:           92 cells of type 'HS65_LL_BFX71' used
*info:           99 cells of type 'HS65_LL_BFX106' used
*info:           50 cells of type 'HS65_LL_BFX142' used
*info:           38 cells of type 'HS65_LL_BFX213' used
*info:          105 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 815 instances resized
*info:       in which 19 FF resizing
*info:

*** Starting refinePlace (1:09:38 mem=3650.9M) ***
Total net bbox length = 5.114e+06 (2.829e+06 2.285e+06) (ext = 1.483e+04)
Density distribution unevenness ratio = 70.242%
Move report: Detail placement moves 62044 insts, mean move: 4.46 um, max move: 133.20 um
	Max move on inst (top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/FE_PHC86699_buffer_i_FIFO_REGISTERS_2_18): (621.30, 690.90) --> (508.90, 711.70)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3687.0MB
Summary Report:
Instances move: 62044 (out of 144122 movable)
Instances flipped: 0
Mean displacement: 4.46 um
Max displacement: 133.20 um (Instance: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/FE_PHC86699_buffer_i_FIFO_REGISTERS_2_18) (621.3, 690.9) -> (508.9, 711.7)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 5.228e+06 (2.899e+06 2.329e+06) (ext = 1.483e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 3687.0MB
*** Finished refinePlace (1:09:41 mem=3687.0M) ***
*** maximum move = 133.20 um ***
*** Finished re-routing un-routed nets (3687.0M) ***

*** Finish Physical Update (cpu=0:00:09.1 real=0:00:09.0 mem=3687.0M) ***
*** Finish Post CTS Hold Fixing (cpu=0:02:36 real=0:02:36 totSessionCpu=1:09:47 mem=3687.0M density=26.702%) ***
*** Steiner Routed Nets: 40.144%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 40.144%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:41, real = 0:02:41, mem = 3329.6M, totSessionCpu=1:09:49 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 145904
End delay calculation. (MEM=2.57031 CPU=0:00:12.4 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=0:11:03 mem=2.6M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 145904
End delay calculation. (MEM=3435.62 CPU=0:00:12.5 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:17.1 real=0:00:17.0 totSessionCpu=1:10:24 mem=3435.6M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.960  |  8.960  | 17.611  | 47.860  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.282  | -0.282  | -0.077  |  0.105  |
|           TNS (ns):| -28.349 | -28.271 | -0.077  |  0.000  |
|    Violating Paths:|   578   |   577   |    1    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.003   |     48 (48)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.702%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:19, real = 0:03:20, mem = 3363.9M, totSessionCpu=1:10:28 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3271.3M)
Extraction called for design 'top_top' of instances=197246 and nets=161613 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3271.324M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 145904
End delay calculation. (MEM=3381.32 CPU=0:00:12.3 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:15.0 totSessionCpu=1:10:58 mem=3381.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.282  | -0.282  | -0.077  |  0.105  |
|           TNS (ns):| -28.349 | -28.271 | -0.077  |  0.000  |
|    Violating Paths:|   578   |   577   |    1    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 26.702%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 22.34 sec
Total Real time: 22.0 sec
Total Memory Usage: 3271.324219 Mbytes
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3297.4M, totSessionCpu=1:11:07 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3297.4M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 145904
End delay calculation. (MEM=3385.33 CPU=0:00:12.6 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:14.0 totSessionCpu=1:11:24 mem=3385.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.960  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.003   |     48 (48)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.702%
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 3307.7M, totSessionCpu=1:11:26 **
*** Starting optimizing excluded clock nets MEM= 3307.7M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3307.7M) ***
*** Starting optimizing excluded clock nets MEM= 3307.7M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3307.7M) ***
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    26.70%|        -|   0.100|   0.000|   0:00:00.0| 3526.1M|
|    26.70%|        -|   0.100|   0.000|   0:00:00.0| 3526.1M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3526.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    41   |   112   |   385   |    385  |     0   |     0   |     0   |     0   | 8.96 |          0|          0|          0|  26.70  |            |           |
Dumping Information for Job 1 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
Dumping Information for Job 2 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
|     1   |     1   |    16   |     16  |     0   |     0   |     0   |     0   | 8.96 |          0|          0|        392|  26.70  |   0:00:01.0|    3541.4M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 8.96 |          0|          0|          1|  26.70  |   0:00:00.0|    3541.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=3541.4M) ***

*** Starting refinePlace (1:11:37 mem=3541.4M) ***
Total net bbox length = 5.228e+06 (2.899e+06 2.329e+06) (ext = 1.483e+04)
Density distribution unevenness ratio = 70.179%
Density distribution unevenness ratio = 70.179%
Move report: Detail placement moves 944 insts, mean move: 2.34 um, max move: 17.00 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/g11072): (844.90, 950.90) --> (846.30, 966.50)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3565.4MB
Summary Report:
Instances move: 944 (out of 144122 movable)
Instances flipped: 0
Mean displacement: 2.34 um
Max displacement: 17.00 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/g11072) (844.9, 950.9) -> (846.3, 966.5)
	Length: 3 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_IVX9
Total net bbox length = 5.229e+06 (2.900e+06 2.329e+06) (ext = 1.483e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3565.4MB
*** Finished refinePlace (1:11:39 mem=3565.4M) ***
*** maximum move = 17.00 um ***
*** Finished re-routing un-routed nets (3565.4M) ***

*** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=3565.4M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1888 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=145759  numIgnoredNets=27
[NR-eGR] There are 36 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 145732 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 145732 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.01% V. EstWL: 5.439444e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 378322
[NR-eGR] Layer2(M2)(V) length: 1.416543e+06um, number of vias: 540110
[NR-eGR] Layer3(M3)(H) length: 1.844357e+06um, number of vias: 54473
[NR-eGR] Layer4(M4)(V) length: 1.056547e+06um, number of vias: 33235
[NR-eGR] Layer5(M5)(H) length: 1.104997e+06um, number of vias: 2562
[NR-eGR] Layer6(M6)(V) length: 9.835989e+04um, number of vias: 888
[NR-eGR] Layer7(M7)(H) length: 7.379756e+04um, number of vias: 2
[NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[NR-eGR] Total length: 5.594602e+06um, number of vias: 1009592
[NR-eGR] End Peak syMemory usage = 3354.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 4.31 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'top_top' of instances=197246 and nets=161615 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3331.406M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 145904
End delay calculation. (MEM=3437.39 CPU=0:00:13.1 REAL=0:00:13.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    33   |   166   |   128   |    128  |     0   |     0   |     0   |     0   | 8.90 |          0|          0|          0|  26.70  |            |           |
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 8.90 |         10|          0|        139|  26.73  |   0:00:02.0|    3532.8M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 8.90 |          0|          0|          0|  26.73  |   0:00:00.0|    3532.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     8 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

SingleBuffering failure reasons
------------------------------------------------
*info:    10 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
*info:     4 net(s): Could not be fixed because no move is found.

Resizing failure reasons
------------------------------------------------
*info:    15 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:04.5 real=0:00:04.0 mem=3532.8M) ***

*** Starting refinePlace (1:12:09 mem=3564.8M) ***
Total net bbox length = 5.229e+06 (2.900e+06 2.329e+06) (ext = 1.483e+04)
Density distribution unevenness ratio = 70.178%
Density distribution unevenness ratio = 69.592%
Move report: Timing Driven Placement moves 104575 insts, mean move: 12.85 um, max move: 183.60 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_PHC183065_mem_24_11): (1218.70, 784.50) --> (1131.30, 880.70)
	Runtime: CPU: 0:00:14.9 REAL: 0:00:15.0 MEM: 3711.7MB
Density distribution unevenness ratio = 69.668%
Move report: Detail placement moves 107021 insts, mean move: 2.79 um, max move: 94.80 um
	Max move on inst (top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]): (759.30, 1057.50) --> (846.30, 1065.30)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 3711.7MB
Summary Report:
Instances move: 115487 (out of 144132 movable)
Instances flipped: 0
Mean displacement: 12.26 um
Max displacement: 181.60 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_PHC183065_mem_24_11) (1218.7, 784.5) -> (1130.7, 878.1)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX9
Total net bbox length = 4.573e+06 (2.538e+06 2.035e+06) (ext = 1.483e+04)
Runtime: CPU: 0:00:18.0 REAL: 0:00:18.0 MEM: 3711.7MB
*** Finished refinePlace (1:12:27 mem=3711.7M) ***
*** maximum move = 181.60 um ***
*** Finished re-routing un-routed nets (3711.7M) ***

*** Finish Physical Update (cpu=0:00:30.4 real=0:00:30.0 mem=3711.7M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=1.18min real=1.15min mem=3372.7M)                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.121  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.726%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:34, real = 0:01:33, mem = 3372.7M, totSessionCpu=1:12:41 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:37, real = 0:01:36, mem = 3374.7M, totSessionCpu=1:12:44 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.121  |  9.121  | 17.682  | 47.873  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.726%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:41, real = 0:01:40, mem = 3372.7M, totSessionCpu=1:12:48 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3314.6M)
Extraction called for design 'top_top' of instances=197256 and nets=161624 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3314.586M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 145914
End delay calculation. (MEM=3388.24 CPU=0:00:12.5 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:16.0 totSessionCpu=1:13:12 mem=3388.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.126  |  9.126  | 17.682  | 47.873  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.726%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 24.97 sec
Total Real time: 25.0 sec
Total Memory Usage: 3314.574219 Mbytes
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3278.2M)
Extraction called for design 'top_top' of instances=197256 and nets=161624 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3278.238M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 145914
End delay calculation. (MEM=3388.24 CPU=0:00:12.2 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.3 real=0:00:16.0 totSessionCpu=1:13:39 mem=3388.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  | -0.099  |  0.102  |
|           TNS (ns):|-169.030 |-168.538 | -0.492  |  0.000  |
|    Violating Paths:|  5763   |  5747   |   16    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 26.726%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 22.5 sec
Total Real time: 22.0 sec
Total Memory Usage: 3278.238281 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3304.3M, totSessionCpu=1:13:48 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3304.3M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:13:50 mem=3304.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 145914
End delay calculation. (MEM=0 CPU=0:00:12.3 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.6 real=0:00:14.0 totSessionCpu=0:11:21 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:18.7 real=0:00:18.0 totSessionCpu=0:11:22 mem=0.0M ***
Done building hold timer [358289 node(s), 903436 edge(s), 1 view(s)] (fixHold) cpu=0:00:26.1 real=0:00:26.0 totSessionCpu=0:11:29 mem=56.1M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 145914
End delay calculation. (MEM=3390.24 CPU=0:00:12.4 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=1:14:32 mem=3390.2M)
Done building cte setup timing graph (fixHold) cpu=0:00:43.7 real=0:00:44.0 totSessionCpu=1:14:33 mem=3390.2M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.126  |  9.126  | 17.682  | 47.873  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  | -0.099  |  0.102  |
|           TNS (ns):|-169.030 |-168.538 | -0.492  |  0.000  |
|    Violating Paths:|  5763   |  5747   |   16    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.726%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 3418.6M, totSessionCpu=1:14:41 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:53.3 real=0:00:53.0 totSessionCpu=1:14:43 mem=3626.5M density=26.726% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|  -169.03|    5758|          0|       0(     0)|    26.73%|   0:00:55.0|  3626.5M|
|   1|  -0.281|  -169.03|    5758|          0|       0(     0)|    26.73%|   0:00:57.0|  3677.5M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|  -169.03|    5758|          0|       0(     0)|    26.73%|   0:00:58.0|  3677.5M|
|   1|  -0.281|   -56.66|    1718|       3983|     401(     4)|    27.01%|     0:01:22|  3728.7M|
|   2|  -0.281|   -20.67|     525|       1133|     115(     0)|    27.08%|     0:01:29|  3712.5M|
|   3|  -0.281|   -14.18|     324|        165|      73(     0)|    27.08%|     0:01:33|  3702.4M|
|   4|  -0.281|   -10.90|     242|         66|      33(     1)|    27.09%|     0:01:36|  3701.9M|
|   5|  -0.281|    -9.41|     189|         23|      65(     3)|    27.09%|     0:01:39|  3723.7M|
|   6|  -0.281|    -9.22|     178|          9|       2(     0)|    27.09%|     0:01:39|  3704.7M|
|   7|  -0.281|    -9.11|     175|          1|      10(     0)|    27.09%|     0:01:40|  3704.7M|
|   8|  -0.281|    -9.08|     164|          0|       5(     0)|    27.09%|     0:01:40|  3704.7M|
|   9|  -0.281|    -9.08|     164|          0|       0(     0)|    27.09%|     0:01:41|  3704.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 5380 cells added for Phase I
*info:    Total 704 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -9.08|     164|          0|       0(     0)|    27.09%|     0:01:41|  3704.7M|
|   1|  -0.281|    -8.98|     163|          1|       0(     0)|    27.09%|     0:01:44|  3723.7M|
|   2|  -0.281|    -8.98|     163|          0|       0(     0)|    27.09%|     0:01:45|  3723.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 1 cells added for Phase II

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -8.98|     163|          0|       0(     0)|    27.09%|     0:01:46|  3723.7M|
|   1|  -0.281|    -5.56|     102|        133|       0(     0)|    27.12%|     0:01:47|  3723.7M|
|   2|  -0.281|    -4.01|      82|         54|       0(     0)|    27.14%|     0:01:48|  3723.7M|
|   3|  -0.281|    -3.55|      71|         20|       0(     0)|    27.14%|     0:01:48|  3723.7M|
|   4|  -0.281|    -3.37|      66|          9|       0(     0)|    27.14%|     0:01:49|  3723.7M|
|   5|  -0.281|    -3.32|      63|          4|       0(     0)|    27.14%|     0:01:49|  3723.7M|
|   6|  -0.281|    -3.31|      62|          1|       0(     0)|    27.14%|     0:01:49|  3723.7M|
|   7|  -0.281|    -3.31|      62|          0|       0(     0)|    27.14%|     0:01:50|  3723.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 221 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 680 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   679 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:    81 net(s): Could not be fixed because of no legal loc.
*info:    16 net(s): Could not be fixed because of hold slack degradation.
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:50 real=0:01:51 totSessionCpu=1:15:40 mem=3723.7M density=27.142% ***

*info:
*info: Added a total of 5602 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:         2772 cells of type 'HS65_LL_BFX9' used
*info:            2 cells of type 'HS65_LL_BFX7' used
*info:           18 cells of type 'HS65_LL_BFX4' used
*info:         2555 cells of type 'HS65_LL_BFX2' used
*info:           10 cells of type 'HS65_LL_BFX18' used
*info:            2 cells of type 'HS65_LL_BFX13' used
*info:            2 cells of type 'HS65_LL_BFX27' used
*info:            5 cells of type 'HS65_LL_BFX22' used
*info:            2 cells of type 'HS65_LL_BFX35' used
*info:            8 cells of type 'HS65_LL_BFX31' used
*info:           31 cells of type 'HS65_LL_BFX44' used
*info:            9 cells of type 'HS65_LL_BFX40' used
*info:            4 cells of type 'HS65_LL_BFX53' used
*info:           18 cells of type 'HS65_LL_BFX49' used
*info:           40 cells of type 'HS65_LL_BFX62' used
*info:           28 cells of type 'HS65_LL_BFX71' used
*info:           23 cells of type 'HS65_LL_BFX106' used
*info:           20 cells of type 'HS65_LL_BFX142' used
*info:           17 cells of type 'HS65_LL_BFX213' used
*info:           36 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 704 instances resized
*info:       in which 8 FF resizing
*info:

*** Starting refinePlace (1:15:41 mem=3755.7M) ***
Total net bbox length = 4.853e+06 (2.683e+06 2.170e+06) (ext = 1.483e+04)
Density distribution unevenness ratio = 69.611%
Move report: Detail placement moves 48704 insts, mean move: 3.59 um, max move: 77.40 um
	Max move on inst (top_inst_peripherals_i/apb_gpio_i/FE_PHC85968_n_772): (1171.30, 633.70) --> (1158.90, 568.70)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 3786.1MB
Summary Report:
Instances move: 48704 (out of 149734 movable)
Instances flipped: 0
Mean displacement: 3.59 um
Max displacement: 77.40 um (Instance: top_inst_peripherals_i/apb_gpio_i/FE_PHC85968_n_772) (1171.3, 633.7) -> (1158.9, 568.7)
	Length: 58 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX284
Total net bbox length = 4.918e+06 (2.721e+06 2.197e+06) (ext = 1.483e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 3786.1MB
*** Finished refinePlace (1:15:43 mem=3786.1M) ***
*** maximum move = 77.40 um ***
*** Finished re-routing un-routed nets (3786.1M) ***

*** Finish Physical Update (cpu=0:00:07.3 real=0:00:07.0 mem=3786.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:58 real=0:01:58 totSessionCpu=1:15:47 mem=3786.1M density=27.142%) ***
*** Steiner Routed Nets: 31.846%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 31.846%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:03, real = 0:02:02, mem = 3405.7M, totSessionCpu=1:15:50 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 151513
End delay calculation. (MEM=4.6875 CPU=0:00:12.6 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:11:47 mem=4.7M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 151513
End delay calculation. (MEM=3513.74 CPU=0:00:12.9 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=1:16:26 mem=3513.7M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.107  |  9.107  | 17.662  | 47.873  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.102  |
|           TNS (ns):| -4.590  | -4.590  |  0.000  |  0.000  |
|    Violating Paths:|   317   |   317   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |     42 (42)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.142%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:43, real = 0:02:43, mem = 3442.5M, totSessionCpu=1:16:30 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3356.2M)
Extraction called for design 'top_top' of instances=202858 and nets=167225 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3356.199M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 151513
End delay calculation. (MEM=3466.29 CPU=0:00:12.5 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:15.0 totSessionCpu=1:16:55 mem=3466.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.102  |
|           TNS (ns):| -4.590  | -4.590  |  0.000  |  0.000  |
|    Violating Paths:|   317   |   317   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 27.142%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 22.72 sec
Total Real time: 23.0 sec
Total Memory Usage: 3356.199219 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3382.3M, totSessionCpu=1:17:18 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3382.3M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:17:20 mem=3382.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 151513
End delay calculation. (MEM=0 CPU=0:00:12.5 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:12:05 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:19.1 real=0:00:19.0 totSessionCpu=0:12:06 mem=0.0M ***
Done building hold timer [360872 node(s), 898774 edge(s), 1 view(s)] (fixHold) cpu=0:00:26.5 real=0:00:27.0 totSessionCpu=0:12:14 mem=56.1M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 151513
End delay calculation. (MEM=3470.29 CPU=0:00:12.9 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:16.0 totSessionCpu=1:18:03 mem=3470.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:44.3 real=0:00:45.0 totSessionCpu=1:18:05 mem=3470.3M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.107  |  9.107  | 17.662  | 47.873  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.102  |
|           TNS (ns):| -4.590  | -4.590  |  0.000  |  0.000  |
|    Violating Paths:|   317   |   317   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |     42 (42)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.142%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:54, real = 0:00:55, mem = 3496.5M, totSessionCpu=1:18:12 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:53.9 real=0:00:55.0 totSessionCpu=1:18:14 mem=3704.4M density=27.142% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -4.59|     314|          0|       0(     0)|    27.14%|   0:00:56.0|  3704.4M|
|   1|  -0.281|    -4.59|     314|          0|       0(     0)|    27.14%|   0:00:56.0|  3704.4M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -4.59|     314|          0|       0(     0)|    27.14%|   0:00:57.0|  3704.4M|
|   1|  -0.281|    -1.75|      30|        201|      60(     1)|    27.15%|   0:00:59.0|  3691.9M|
|   2|  -0.281|    -1.01|      14|         26|       2(     0)|    27.16%|   0:00:59.0|  3691.9M|
|   3|  -0.281|    -0.66|       8|         13|       0(     0)|    27.16%|   0:00:59.0|  3691.9M|
|   4|  -0.281|    -0.35|       4|          7|       0(     0)|    27.16%|   0:01:00.0|  3691.9M|
|   5|  -0.281|    -0.28|       1|          2|       1(     0)|    27.16%|   0:01:00.0|  3691.9M|
|   6|  -0.281|    -0.28|       1|          0|       0(     0)|    27.16%|   0:01:00.0|  3691.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 249 cells added for Phase I
*info:    Total 63 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.16%|     0:01:01|  3691.9M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.16%|     0:01:01|  3691.9M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.16%|     0:01:02|  3691.9M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.16%|     0:01:02|  3691.9M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:02 real=0:01:03 totSessionCpu=1:18:22 mem=3691.9M density=27.158% ***

*info:
*info: Added a total of 249 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          186 cells of type 'HS65_LL_BFX9' used
*info:           59 cells of type 'HS65_LL_BFX2' used
*info:            3 cells of type 'HS65_LL_BFX62' used
*info:            1 cell  of type 'HS65_LL_BFX71' used
*info:
*info: Total 63 instances resized
*info:       in which 1 FF resizing
*info:

*** Starting refinePlace (1:18:23 mem=3723.9M) ***
Total net bbox length = 4.928e+06 (2.726e+06 2.202e+06) (ext = 1.483e+04)
Density distribution unevenness ratio = 69.611%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3767.9MB
Summary Report:
Instances move: 0 (out of 149983 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.928e+06 (2.726e+06 2.202e+06) (ext = 1.483e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3767.9MB
*** Finished refinePlace (1:18:24 mem=3767.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3767.9M) ***

*** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=3767.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:05 real=0:01:06 totSessionCpu=1:18:26 mem=3767.9M density=27.158%) ***
*** Steiner Routed Nets: 32.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 32.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:10, real = 0:01:11, mem = 3417.5M, totSessionCpu=1:18:28 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 151762
End delay calculation. (MEM=4.57812 CPU=0:00:12.6 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:12:31 mem=4.6M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 151762
End delay calculation. (MEM=3525.63 CPU=0:00:13.0 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:17.7 real=0:00:18.0 totSessionCpu=1:19:04 mem=3525.6M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.107  |  9.107  | 17.662  | 47.873  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.102  |
|           TNS (ns):| -0.281  | -0.281  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |     42 (42)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.158%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:50, real = 0:01:51, mem = 3453.9M, totSessionCpu=1:19:08 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3410.1M, totSessionCpu=1:19:57 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3410.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.107  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |     42 (42)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.158%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 3404.1M, totSessionCpu=1:20:02 **
*** Starting optimizing excluded clock nets MEM= 3404.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3404.1M) ***
*** Starting optimizing excluded clock nets MEM= 3404.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3404.1M) ***
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    27.16%|        -|   0.100|   0.000|   0:00:00.0| 3622.6M|
|    27.16%|        -|   0.100|   0.000|   0:00:00.0| 3622.6M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3622.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    18   |    59   |   173   |    173  |     0   |     0   |     0   |     0   | 9.11 |          0|          0|          0|  27.16  |            |           |
Dumping Information for Job 1 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
Dumping Information for Job 2 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 9.11 |          1|          0|        172|  27.16  |   0:00:00.0|    3637.8M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 9.11 |          0|          0|          0|  27.16  |   0:00:00.0|    3637.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=3637.8M) ***

*** Starting refinePlace (1:20:14 mem=3637.8M) ***
Total net bbox length = 4.928e+06 (2.726e+06 2.202e+06) (ext = 1.483e+04)
Density distribution unevenness ratio = 69.610%
Density distribution unevenness ratio = 69.610%
Move report: Detail placement moves 859 insts, mean move: 2.26 um, max move: 13.80 um
	Max move on inst (top_inst_peripherals_i/apb_uart_i/FE_PHC146442_iIER_2): (1083.10, 563.50) --> (1091.70, 558.30)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3672.2MB
Summary Report:
Instances move: 859 (out of 149984 movable)
Instances flipped: 0
Mean displacement: 2.26 um
Max displacement: 13.80 um (Instance: top_inst_peripherals_i/apb_uart_i/FE_PHC146442_iIER_2) (1083.1, 563.5) -> (1091.7, 558.3)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX9
Total net bbox length = 4.929e+06 (2.727e+06 2.202e+06) (ext = 1.483e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3672.2MB
*** Finished refinePlace (1:20:16 mem=3672.2M) ***
*** maximum move = 13.80 um ***
*** Finished re-routing un-routed nets (3672.2M) ***

*** Finish Physical Update (cpu=0:00:04.2 real=0:00:03.0 mem=3672.2M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1888 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=151621  numIgnoredNets=27
[NR-eGR] There are 36 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 151594 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 151594 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.01% V. EstWL: 5.133848e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 390046
[NR-eGR] Layer2(M2)(V) length: 1.409452e+06um, number of vias: 552620
[NR-eGR] Layer3(M3)(H) length: 1.827135e+06um, number of vias: 48496
[NR-eGR] Layer4(M4)(V) length: 9.509037e+05um, number of vias: 27758
[NR-eGR] Layer5(M5)(H) length: 9.707942e+05um, number of vias: 2160
[NR-eGR] Layer6(M6)(V) length: 8.300801e+04um, number of vias: 585
[NR-eGR] Layer7(M7)(H) length: 4.936500e+04um, number of vias: 2
[NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[NR-eGR] Total length: 5.290659e+06um, number of vias: 1021667
[NR-eGR] End Peak syMemory usage = 3455.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 4.95 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'top_top' of instances=203108 and nets=167475 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 3431.148M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 151763
End delay calculation. (MEM=3539.21 CPU=0:00:14.1 REAL=0:00:14.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    25   |   177   |    58   |     58  |     0   |     0   |     0   |     0   | 9.29 |          0|          0|          0|  27.16  |            |           |
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 9.29 |          4|          0|         63|  27.17  |   0:00:01.0|    3634.6M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 9.29 |          0|          0|          0|  27.17  |   0:00:00.0|    3634.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     8 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

SingleBuffering failure reasons
------------------------------------------------
*info:    10 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
*info:     4 net(s): Could not be fixed because no move is found.

Resizing failure reasons
------------------------------------------------
*info:    15 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=3634.6M) ***

*** Starting refinePlace (1:20:48 mem=3666.6M) ***
Total net bbox length = 4.929e+06 (2.727e+06 2.202e+06) (ext = 1.483e+04)
Density distribution unevenness ratio = 69.609%
Density distribution unevenness ratio = 69.247%
Move report: Timing Driven Placement moves 94001 insts, mean move: 11.48 um, max move: 195.00 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/FE_PHC180863_illegal_c_insn_id): (583.10, 641.50) --> (674.10, 745.50)
	Runtime: CPU: 0:00:14.0 REAL: 0:00:14.0 MEM: 3812.1MB
Density distribution unevenness ratio = 69.336%
Move report: Detail placement moves 107575 insts, mean move: 2.96 um, max move: 80.60 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/g44182): (867.70, 1036.70) --> (901.50, 1083.50)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 3812.1MB
Summary Report:
Instances move: 114026 (out of 149988 movable)
Instances flipped: 0
Mean displacement: 10.41 um
Max displacement: 196.20 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_PHC181156_dbg_csr_wdata_20) (697.9, 719.5) -> (792.7, 820.9)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX9
Total net bbox length = 4.495e+06 (2.484e+06 2.011e+06) (ext = 1.481e+04)
Runtime: CPU: 0:00:17.3 REAL: 0:00:17.0 MEM: 3812.1MB
*** Finished refinePlace (1:21:06 mem=3812.1M) ***
*** maximum move = 196.20 um ***
*** Finished re-routing un-routed nets (3812.1M) ***

*** Finish Physical Update (cpu=0:00:27.1 real=0:00:27.0 mem=3812.1M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=1.16min real=1.13min mem=3474.9M)                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.323  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.171%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:01:19, mem = 3474.9M, totSessionCpu=1:21:17 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:23, real = 0:01:22, mem = 3476.9M, totSessionCpu=1:21:20 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.323  |  9.323  | 17.716  | 47.842  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.171%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:27, mem = 3474.9M, totSessionCpu=1:21:24 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3415.0M)
Extraction called for design 'top_top' of instances=203112 and nets=167479 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3414.961M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 151767
End delay calculation. (MEM=3486.7 CPU=0:00:13.0 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:17.0 totSessionCpu=1:21:54 mem=3486.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.324  |  9.324  | 17.716  | 47.842  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.171%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 25.96 sec
Total Real time: 27.0 sec
Total Memory Usage: 3412.949219 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3419.0M, totSessionCpu=1:22:16 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3419.0M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:22:18 mem=3419.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 151767
End delay calculation. (MEM=0 CPU=0:00:12.8 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:15.0 totSessionCpu=0:12:49 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:19.5 real=0:00:19.0 totSessionCpu=0:12:51 mem=0.0M ***
Done building hold timer [371002 node(s), 917966 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.2 real=0:00:27.0 totSessionCpu=0:12:58 mem=41.2M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:31.3 real=0:00:32.0 totSessionCpu=1:22:50 mem=3419.0M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.324  |  9.324  | 17.716  | 47.842  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.280  | -0.280  | -0.073  |  0.101  |
|           TNS (ns):| -98.300 | -98.074 | -0.226  |  0.000  |
|    Violating Paths:|  4511   |  4497   |   14    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.171%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 3519.1M, totSessionCpu=1:22:58 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:41.1 real=0:00:41.0 totSessionCpu=1:23:00 mem=3707.9M density=27.171% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.280|   -98.30|    4506|          0|       0(     0)|    27.17%|   0:00:43.0|  3712.9M|
|   1|  -0.280|   -98.30|    4506|          0|       0(     0)|    27.17%|   0:00:45.0|  3753.2M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.280|   -98.30|    4506|          0|       0(     0)|    27.17%|   0:00:46.0|  3753.2M|
|   1|  -0.280|   -23.87|    1025|       3312|     422(     5)|    27.41%|     0:01:08|  3800.2M|
|   2|  -0.280|    -8.74|     331|        647|      93(     2)|    27.44%|     0:01:14|  3792.1M|
|   3|  -0.280|    -4.66|     206|        117|      41(     0)|    27.45%|     0:01:16|  3783.7M|
|   4|  -0.280|    -3.28|     115|         50|      41(     1)|    27.45%|     0:01:18|  3779.6M|
|   5|  -0.280|    -3.01|      92|          7|      26(     2)|    27.45%|     0:01:20|  3781.1M|
|   6|  -0.280|    -2.95|      80|          1|      13(     0)|    27.45%|     0:01:20|  3781.1M|
|   7|  -0.280|    -2.94|      78|          0|       2(     0)|    27.45%|     0:01:21|  3781.1M|
|   8|  -0.280|    -2.94|      78|          0|       0(     0)|    27.45%|     0:01:21|  3781.1M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 4134 cells added for Phase I
*info:    Total 638 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.280|    -2.94|      78|          0|       0(     0)|    27.45%|     0:01:22|  3781.1M|
|   1|  -0.280|    -2.94|      78|          0|       0(     0)|    27.45%|     0:01:23|  3781.1M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.280|    -2.94|      78|          0|       0(     0)|    27.45%|     0:01:24|  3781.1M|
|   1|  -0.280|    -1.38|      27|         71|       0(     0)|    27.47%|     0:01:25|  3781.1M|
|   2|  -0.280|    -1.01|      14|         22|       0(     0)|    27.47%|     0:01:25|  3781.1M|
|   3|  -0.280|    -0.95|      13|          3|       0(     0)|    27.47%|     0:01:26|  3781.1M|
|   4|  -0.280|    -0.93|      12|          2|       0(     0)|    27.47%|     0:01:26|  3781.1M|
|   5|  -0.280|    -0.91|      12|          1|       0(     0)|    27.47%|     0:01:26|  3781.1M|
|   6|  -0.280|    -0.90|      11|          1|       0(     0)|    27.47%|     0:01:27|  3781.1M|
|   7|  -0.280|    -0.90|      11|          0|       0(     0)|    27.47%|     0:01:27|  3781.1M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 100 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 153 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   152 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:27 real=0:01:28 totSessionCpu=1:23:46 mem=3781.1M density=27.472% ***

*info:
*info: Added a total of 4234 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:         2476 cells of type 'HS65_LL_BFX9' used
*info:            2 cells of type 'HS65_LL_BFX7' used
*info:            5 cells of type 'HS65_LL_BFX4' used
*info:         1612 cells of type 'HS65_LL_BFX2' used
*info:            5 cells of type 'HS65_LL_BFX18' used
*info:            9 cells of type 'HS65_LL_BFX22' used
*info:            5 cells of type 'HS65_LL_BFX31' used
*info:           17 cells of type 'HS65_LL_BFX44' used
*info:            4 cells of type 'HS65_LL_BFX40' used
*info:            2 cells of type 'HS65_LL_BFX53' used
*info:           11 cells of type 'HS65_LL_BFX49' used
*info:           17 cells of type 'HS65_LL_BFX62' used
*info:           10 cells of type 'HS65_LL_BFX71' used
*info:           27 cells of type 'HS65_LL_BFX106' used
*info:            9 cells of type 'HS65_LL_BFX142' used
*info:            9 cells of type 'HS65_LL_BFX213' used
*info:           14 cells of type 'HS65_LL_BFX284' used
*info:
*info: Total 638 instances resized
*info:       in which 10 FF resizing
*info:

*** Starting refinePlace (1:23:47 mem=3797.1M) ***
Total net bbox length = 4.713e+06 (2.588e+06 2.125e+06) (ext = 1.481e+04)
Density distribution unevenness ratio = 69.287%
Move report: Detail placement moves 45959 insts, mean move: 2.94 um, max move: 38.20 um
	Max move on inst (top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/FE_PHC99627_n_45): (1206.30, 1260.30) --> (1223.70, 1239.50)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3843.6MB
Summary Report:
Instances move: 45959 (out of 154222 movable)
Instances flipped: 0
Mean displacement: 2.94 um
Max displacement: 38.20 um (Instance: top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/FE_PHC99627_n_45) (1206.3, 1260.3) -> (1223.7, 1239.5)
	Length: 43 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX213
Total net bbox length = 4.763e+06 (2.616e+06 2.147e+06) (ext = 1.481e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 3843.6MB
*** Finished refinePlace (1:23:49 mem=3843.6M) ***
*** maximum move = 38.20 um ***
*** Finished re-routing un-routed nets (3843.6M) ***

*** Finish Physical Update (cpu=0:00:06.7 real=0:00:06.0 mem=3843.6M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:34 real=0:01:34 totSessionCpu=1:23:53 mem=3843.6M density=27.472%) ***
*** Steiner Routed Nets: 22.658%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 22.658%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:39, real = 0:01:39, mem = 3481.1M, totSessionCpu=1:23:55 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 156001
End delay calculation. (MEM=4.23828 CPU=0:00:12.9 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:16.0 totSessionCpu=0:13:16 mem=4.2M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 156001
End delay calculation. (MEM=3589.29 CPU=0:00:12.9 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=1:24:32 mem=3589.3M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.327  |  9.327  | 17.619  | 47.842  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.280  | -0.280  |  0.000  |  0.101  |
|           TNS (ns):| -1.506  | -1.506  |  0.000  |  0.000  |
|    Violating Paths:|   148   |   148   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |     42 (42)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.472%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:19, real = 0:02:20, mem = 3518.8M, totSessionCpu=1:24:35 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3432.4M)
Extraction called for design 'top_top' of instances=207346 and nets=171713 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3432.379M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 156001
End delay calculation. (MEM=3542.59 CPU=0:00:13.1 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=1:25:05 mem=3542.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.280  | -0.280  |  0.000  |  0.101  |
|           TNS (ns):| -1.506  | -1.506  |  0.000  |  0.000  |
|    Violating Paths:|   148   |   148   |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 27.472%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 23.5 sec
Total Real time: 23.0 sec
Total Memory Usage: 3432.378906 Mbytes
<CMD> optDesign -postCTS -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3458.5M, totSessionCpu=1:25:18 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
INFO:**** The delay profiles based on paritioning incorrect, turning off vt filtering
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3458.5M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 156001
End delay calculation. (MEM=3546.6 CPU=0:00:13.1 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:15.0 totSessionCpu=1:25:35 mem=3546.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.327  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |     42 (42)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.472%
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 3468.8M, totSessionCpu=1:25:37 **
*** Starting optimizing excluded clock nets MEM= 3468.8M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3468.8M) ***
*** Starting optimizing excluded clock nets MEM= 3468.8M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3468.8M) ***
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    27.47%|        -|   0.100|   0.000|   0:00:00.0| 3687.2M|
|    27.47%|        -|   0.100|   0.000|   0:00:00.0| 3687.2M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3687.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12   |    48   |    95   |     95  |     0   |     0   |     0   |     0   | 9.33 |          0|          0|          0|  27.47  |            |           |
Dumping Information for Job 0 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
Dumping Information for Job 1 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
 
Dumping Information for Job 2 **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
 
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 9.33 |          0|          0|         88|  27.47  |   0:00:00.0|    3702.5M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 9.33 |          0|          0|          0|  27.47  |   0:00:00.0|    3702.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=3702.5M) ***

*** Starting refinePlace (1:25:48 mem=3702.5M) ***
Total net bbox length = 4.763e+06 (2.616e+06 2.147e+06) (ext = 1.481e+04)
Density distribution unevenness ratio = 69.281%
Density distribution unevenness ratio = 69.281%
Move report: Detail placement moves 181 insts, mean move: 1.61 um, max move: 9.60 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/g4279): (793.10, 979.50) --> (797.50, 974.30)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3733.6MB
Summary Report:
Instances move: 181 (out of 154222 movable)
Instances flipped: 0
Mean displacement: 1.61 um
Max displacement: 9.60 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/g4279) (793.1, 979.5) -> (797.5, 974.3)
	Length: 3 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_CNIVX7
Total net bbox length = 4.763e+06 (2.616e+06 2.147e+06) (ext = 1.481e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3733.6MB
*** Finished refinePlace (1:25:50 mem=3733.6M) ***
*** maximum move = 9.60 um ***
*** Finished re-routing un-routed nets (3733.6M) ***

*** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=3733.6M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=6235 numPGBlocks=1888 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=155859  numIgnoredNets=27
[NR-eGR] There are 36 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 155832 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=190  L2=200  L3=200  L4=200  L5=200  L6=800  L7=800  L8=5000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 155832 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.01% V. EstWL: 4.966645e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 398522
[NR-eGR] Layer2(M2)(V) length: 1.417880e+06um, number of vias: 563726
[NR-eGR] Layer3(M3)(H) length: 1.822190e+06um, number of vias: 45349
[NR-eGR] Layer4(M4)(V) length: 8.934978e+05um, number of vias: 24826
[NR-eGR] Layer5(M5)(H) length: 8.698683e+05um, number of vias: 1961
[NR-eGR] Layer6(M6)(V) length: 7.625736e+04um, number of vias: 504
[NR-eGR] Layer7(M7)(H) length: 4.471575e+04um, number of vias: 2
[NR-eGR] Layer8(AP)(V) length: 8.000000e-01um, number of vias: 0
[NR-eGR] Total length: 5.124410e+06um, number of vias: 1034890
[NR-eGR] End Peak syMemory usage = 3515.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 4.42 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'top_top' of instances=207346 and nets=171713 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3490.406M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 156001
End delay calculation. (MEM=3598.6 CPU=0:00:13.1 REAL=0:00:13.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12   |    21   |    47   |     47  |     0   |     0   |     0   |     0   | 9.48 |          0|          0|          0|  27.47  |            |           |
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 9.48 |          5|          0|         40|  27.48  |   0:00:00.0|    3674.9M|
|     1   |     1   |    15   |     15  |     0   |     0   |     0   |     0   | 9.48 |          0|          0|          0|  27.48  |   0:00:00.0|    3674.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) still have violations after Drv fixing.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     8 net(s): Could not be fixed because the net was skipped to avoid working on shortest net.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

SingleBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because buffering engine can't find a solution.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
*info:     5 net(s): Could not be fixed because no move is found.

Resizing failure reasons
------------------------------------------------
*info:    15 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=3674.9M) ***

*** Starting refinePlace (1:26:20 mem=3706.9M) ***
Total net bbox length = 4.763e+06 (2.616e+06 2.147e+06) (ext = 1.481e+04)
Density distribution unevenness ratio = 69.280%
Density distribution unevenness ratio = 68.879%
Move report: Timing Driven Placement moves 116806 insts, mean move: 10.30 um, max move: 176.00 um
	Max move on inst (top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/FE_PHC176434_buffer_i_FIFO_REGISTERS_0_6): (664.50, 1442.30) --> (749.50, 1351.30)
	Runtime: CPU: 0:00:15.7 REAL: 0:00:16.0 MEM: 3886.3MB
Density distribution unevenness ratio = 68.952%
Move report: Detail placement moves 118678 insts, mean move: 2.63 um, max move: 59.00 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/g13180): (666.10, 1010.70) --> (667.90, 1067.90)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 3886.3MB
Summary Report:
Instances move: 128960 (out of 154227 movable)
Instances flipped: 0
Mean displacement: 9.97 um
Max displacement: 176.00 um (Instance: top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/FE_PHC193228_buffer_i_FIFO_REGISTERS_0_8) (1067.5, 1273.3) -> (979.9, 1184.9)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX9
Total net bbox length = 4.335e+06 (2.407e+06 1.927e+06) (ext = 1.479e+04)
Runtime: CPU: 0:00:18.9 REAL: 0:00:19.0 MEM: 3886.3MB
*** Finished refinePlace (1:26:39 mem=3886.3M) ***
*** maximum move = 176.00 um ***
*** Finished re-routing un-routed nets (3886.3M) ***

*** Finish Physical Update (cpu=0:00:28.5 real=0:00:28.0 mem=3886.3M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=1.12min real=1.10min mem=3529.0M)                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.500  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  28088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.482%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:32, real = 0:01:31, mem = 3529.0M, totSessionCpu=1:26:50 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:35, real = 0:01:34, mem = 3531.0M, totSessionCpu=1:26:53 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.500  |  9.500  | 17.651  | 47.851  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.482%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:40, real = 0:01:38, mem = 3529.0M, totSessionCpu=1:26:57 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3470.4M)
Extraction called for design 'top_top' of instances=207351 and nets=171718 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3470.379M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 156006
End delay calculation. (MEM=3544.18 CPU=0:00:13.0 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=1:28:10 mem=3544.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 SS 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.500  |  9.500  | 17.651  | 47.851  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.482%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 26.1 sec
Total Real time: 26.0 sec
Total Memory Usage: 3470.367188 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3476.4M, totSessionCpu=1:28:48 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3476.4M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:28:50 mem=3476.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 156006
End delay calculation. (MEM=0 CPU=0:00:13.0 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.5 real=0:00:16.0 totSessionCpu=0:13:35 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:19.9 real=0:00:20.0 totSessionCpu=0:13:36 mem=0.0M ***
Done building hold timer [379010 node(s), 925370 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.7 real=0:00:28.0 totSessionCpu=0:13:44 mem=37.8M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:31.4 real=0:00:32.0 totSessionCpu=1:29:21 mem=3476.4M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.500  |  9.500  | 17.651  | 47.851  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  | -0.022  |  0.103  |
|           TNS (ns):| -77.365 | -77.255 | -0.110  |  0.000  |
|    Violating Paths:|  4264   |  4254   |   10    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.482%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 3578.0M, totSessionCpu=1:29:30 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:41.6 real=0:00:42.0 totSessionCpu=1:29:32 mem=3781.9M density=27.482% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|   -77.36|    4256|          0|       0(     0)|    27.48%|   0:00:44.0|  3781.9M|
|   1|  -0.281|   -77.36|    4256|          0|       0(     0)|    27.48%|   0:00:46.0|  3818.7M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|   -77.36|    4256|          0|       0(     0)|    27.48%|   0:00:47.0|  3818.7M|
|   1|  -0.281|   -12.36|     736|       3093|     381(     3)|    27.71%|     0:01:06|  3859.0M|
|   2|  -0.281|    -2.00|      98|        583|      76(     1)|    27.74%|     0:01:10|  3840.6M|
|   3|  -0.281|    -0.46|      14|         84|      10(     0)|    27.75%|     0:01:11|  3840.6M|
|   4|  -0.281|    -0.31|       6|         10|       2(     0)|    27.75%|     0:01:11|  3840.6M|
|   5|  -0.281|    -0.29|       3|          3|       0(     0)|    27.75%|     0:01:11|  3837.3M|
|   6|  -0.281|    -0.29|       3|          0|       0(     0)|    27.75%|     0:01:12|  3837.3M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 3773 cells added for Phase I
*info:    Total 469 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.29|       3|          0|       0(     0)|    27.75%|     0:01:12|  3837.3M|
|   1|  -0.281|    -0.29|       3|          0|       0(     0)|    27.75%|     0:01:13|  3837.3M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.29|       3|          0|       0(     0)|    27.75%|     0:01:14|  3837.3M|
|   1|  -0.281|    -0.28|       1|          2|       0(     0)|    27.75%|     0:01:14|  3837.3M|
|   2|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|     0:01:14|  3837.3M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 2 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:14 real=0:01:15 totSessionCpu=1:30:04 mem=3837.3M density=27.749% ***

*info:
*info: Added a total of 3775 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:         2416 cells of type 'HS65_LL_BFX9' used
*info:            1 cell  of type 'HS65_LL_BFX7' used
*info:            2 cells of type 'HS65_LL_BFX4' used
*info:         1253 cells of type 'HS65_LL_BFX2' used
*info:            5 cells of type 'HS65_LL_BFX18' used
*info:            1 cell  of type 'HS65_LL_BFX13' used
*info:            3 cells of type 'HS65_LL_BFX27' used
*info:            5 cells of type 'HS65_LL_BFX22' used
*info:            2 cells of type 'HS65_LL_BFX35' used
*info:            3 cells of type 'HS65_LL_BFX31' used
*info:           11 cells of type 'HS65_LL_BFX44' used
*info:            2 cells of type 'HS65_LL_BFX40' used
*info:            2 cells of type 'HS65_LL_BFX53' used
*info:            7 cells of type 'HS65_LL_BFX49' used
*info:           14 cells of type 'HS65_LL_BFX62' used
*info:            9 cells of type 'HS65_LL_BFX71' used
*info:           25 cells of type 'HS65_LL_BFX106' used
*info:            8 cells of type 'HS65_LL_BFX142' used
*info:            6 cells of type 'HS65_LL_BFX213' used
*info:
*info: Total 469 instances resized
*info:       in which 4 FF resizing
*info:

*** Starting refinePlace (1:30:05 mem=3853.3M) ***
Total net bbox length = 4.452e+06 (2.460e+06 1.993e+06) (ext = 1.479e+04)
Density distribution unevenness ratio = 68.851%
Move report: Detail placement moves 54 insts, mean move: 1.23 um, max move: 4.80 um
	Max move on inst (top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_PHC108448_n_609): (923.70, 1062.70) --> (928.50, 1062.70)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3902.2MB
Summary Report:
Instances move: 54 (out of 158002 movable)
Instances flipped: 0
Mean displacement: 1.23 um
Max displacement: 4.80 um (Instance: top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_PHC108448_n_609) (923.7, 1062.7) -> (928.5, 1062.7)
	Length: 4 sites, height: 1 rows, site name: CORE, cell type: HS65_LL_BFX2
Total net bbox length = 4.453e+06 (2.460e+06 1.993e+06) (ext = 1.479e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3902.2MB
*** Finished refinePlace (1:30:07 mem=3902.2M) ***
*** maximum move = 4.80 um ***
*** Finished re-routing un-routed nets (3902.2M) ***

*** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=3902.2M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:18 real=0:01:19 totSessionCpu=1:30:08 mem=3902.2M density=27.749%) ***
*** Steiner Routed Nets: 19.717%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 19.717%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 3541.4M, totSessionCpu=1:30:11 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 159781
End delay calculation. (MEM=4.58203 CPU=0:00:13.0 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:15.0 totSessionCpu=0:14:01 mem=4.6M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 159781
End delay calculation. (MEM=3649.63 CPU=0:00:13.1 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:18.0 real=0:00:18.0 totSessionCpu=1:30:48 mem=3649.6M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.406  |  9.406  | 17.651  | 47.851  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.103  |
|           TNS (ns):| -0.286  | -0.286  |  0.000  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.749%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:04, real = 0:02:05, mem = 3579.1M, totSessionCpu=1:30:52 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3492.7M)
Extraction called for design 'top_top' of instances=211126 and nets=175492 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3492.691M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 159781
End delay calculation. (MEM=3602.97 CPU=0:00:12.9 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:17.0 totSessionCpu=1:31:21 mem=3603.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.103  |
|           TNS (ns):| -0.286  | -0.286  |  0.000  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 27.749%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 23.4 sec
Total Real time: 23.0 sec
Total Memory Usage: 3492.691406 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3518.8M, totSessionCpu=1:32:52 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3518.8M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:32:55 mem=3518.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 159781
End delay calculation. (MEM=0 CPU=0:00:13.2 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=0:14:21 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:20.1 real=0:00:20.0 totSessionCpu=0:14:22 mem=0.0M ***
Done building hold timer [384243 node(s), 928526 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.9 real=0:00:28.0 totSessionCpu=0:14:30 mem=62.0M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 159781
End delay calculation. (MEM=3606.98 CPU=0:00:13.2 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:16.6 real=0:00:17.0 totSessionCpu=1:33:39 mem=3607.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:45.7 real=0:00:47.0 totSessionCpu=1:33:40 mem=3607.0M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.406  |  9.406  | 17.651  | 47.851  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.103  |
|           TNS (ns):| -0.286  | -0.286  |  0.000  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.749%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 3639.6M, totSessionCpu=1:33:49 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:55.6 real=0:00:57.0 totSessionCpu=1:33:50 mem=3847.5M density=27.749% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.29|       5|          0|       0(     0)|    27.75%|   0:00:58.0|  3847.5M|
|   1|  -0.281|    -0.29|       5|          0|       0(     0)|    27.75%|   0:00:58.0|  3847.5M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.29|       5|          0|       0(     0)|    27.75%|   0:00:59.0|  3847.5M|
|   1|  -0.281|    -0.28|       1|          2|       2(     0)|    27.75%|   0:00:59.0|  3847.5M|
|   2|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:00:59.0|  3847.5M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 2 cells added for Phase I
*info:    Total 2 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:01:00.0|  3847.5M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:01:00.0|  3847.5M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|     0:01:01|  3847.5M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|     0:01:01|  3847.5M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:01 real=0:01:02 totSessionCpu=1:33:56 mem=3847.5M density=27.749% ***

*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'HS65_LL_BFX9' used
*info:            1 cell  of type 'HS65_LL_BFX2' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (1:33:57 mem=3879.5M) ***
Total net bbox length = 4.453e+06 (2.460e+06 1.993e+06) (ext = 1.479e+04)
Density distribution unevenness ratio = 68.851%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3905.1MB
Summary Report:
Instances move: 0 (out of 158004 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.453e+06 (2.460e+06 1.993e+06) (ext = 1.479e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3905.1MB
*** Finished refinePlace (1:33:58 mem=3905.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3905.1M) ***

*** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=3905.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:05 real=0:01:06 totSessionCpu=1:33:59 mem=3905.1M density=27.749%) ***
*** Steiner Routed Nets: 19.719%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 19.719%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 3546.6M, totSessionCpu=1:34:02 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 159783
End delay calculation. (MEM=4.83203 CPU=0:00:12.9 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:15.0 totSessionCpu=0:14:47 mem=4.8M)

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 159783
End delay calculation. (MEM=3654.88 CPU=0:00:13.3 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:18.1 real=0:00:18.0 totSessionCpu=1:34:39 mem=3654.9M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.406  |  9.406  | 17.651  | 47.851  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.103  |
|           TNS (ns):| -0.281  | -0.281  |  0.000  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.749%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:50, real = 0:01:52, mem = 3584.3M, totSessionCpu=1:34:43 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3496.4M)
Extraction called for design 'top_top' of instances=211128 and nets=175494 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3496.379M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 159783
End delay calculation. (MEM=3606.66 CPU=0:00:13.0 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=1:35:34 mem=3606.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.103  |
|           TNS (ns):| -0.281  | -0.281  |  0.000  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 27.749%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 23.53 sec
Total Real time: 24.0 sec
Total Memory Usage: 3496.378906 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3522.5M, totSessionCpu=1:36:18 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3522.5M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:36:20 mem=3522.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 159783
End delay calculation. (MEM=0 CPU=0:00:13.1 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:16.0 totSessionCpu=0:15:06 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:20.0 real=0:00:20.0 totSessionCpu=0:15:07 mem=0.0M ***
Done building hold timer [384211 node(s), 928466 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.8 real=0:00:28.0 totSessionCpu=0:15:15 mem=65.9M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 159783
End delay calculation. (MEM=3610.66 CPU=0:00:13.1 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:16.6 real=0:00:17.0 totSessionCpu=1:37:05 mem=3610.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:45.7 real=0:00:47.0 totSessionCpu=1:37:06 mem=3610.7M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.406  |  9.406  | 17.651  | 47.851  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.103  |
|           TNS (ns):| -0.281  | -0.281  |  0.000  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.749%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 3644.8M, totSessionCpu=1:37:14 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:55.6 real=0:00:57.0 totSessionCpu=1:37:16 mem=3852.7M density=27.749% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:00:58.0|  3852.7M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:00:58.0|  3852.7M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:00:59.0|  3852.7M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:00:59.0|  3852.7M|
+-----------------------------------------------------------------------------------------------+

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:01:00.0|  3852.7M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:01:00.0|  3852.7M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|     0:01:01|  3852.7M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|     0:01:01|  3852.7M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:01 real=0:01:02 totSessionCpu=1:37:21 mem=3852.7M density=27.749% ***


*** Finish Post CTS Hold Fixing (cpu=0:01:01 real=0:01:02 totSessionCpu=1:37:21 mem=3852.7M density=27.749%) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 3598.3M, totSessionCpu=1:37:21 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 159783
End delay calculation. (MEM=0 CPU=0:00:13.0 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:16.0 totSessionCpu=0:15:33 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.406  |  9.406  | 17.651  | 47.851  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.103  |
|           TNS (ns):| -0.281  | -0.281  |  0.000  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.749%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:28, mem = 3596.3M, totSessionCpu=1:37:44 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3502.4M)
Extraction called for design 'top_top' of instances=211128 and nets=175494 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top_top.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '100' on M1. As a result, an RC of wire width '90' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3502.359M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 159783
End delay calculation. (MEM=3612.62 CPU=0:00:13.2 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.5 real=0:00:17.0 totSessionCpu=1:38:18 mem=3612.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 FF 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.103  |
|           TNS (ns):| -0.281  | -0.281  |  0.000  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

Density: 27.749%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 23.77 sec
Total Real time: 24.0 sec
Total Memory Usage: 3502.347656 Mbytes
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3528.4M, totSessionCpu=1:41:11 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3528.4M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:41:13 mem=3528.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 159783
End delay calculation. (MEM=0 CPU=0:00:13.0 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:15.0 totSessionCpu=0:15:52 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:19.9 real=0:00:20.0 totSessionCpu=0:15:53 mem=0.0M ***
Done building hold timer [384211 node(s), 928466 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.6 real=0:00:28.0 totSessionCpu=0:16:01 mem=58.2M ***

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for SS libraries using the default operating condition of each library.
Total number of fetched objects 159783
End delay calculation. (MEM=3616.63 CPU=0:00:13.1 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:16.6 real=0:00:17.0 totSessionCpu=1:41:58 mem=3616.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:45.7 real=0:00:47.0 totSessionCpu=1:41:59 mem=3616.6M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 SS
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.406  |  9.406  | 17.651  | 47.851  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.103  |
|           TNS (ns):| -0.281  | -0.281  |  0.000  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.749%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Checking buffer and delay cell names in '-holdFixingCells' list
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.
**WARN: Cell 'HS65_LL_BFX106' is duplicated.
**WARN: Cell 'HS65_LL_BFX13' is duplicated.
**WARN: Cell 'HS65_LL_BFX142' is duplicated.
**WARN: Cell 'HS65_LL_BFX18' is duplicated.
**WARN: Cell 'HS65_LL_BFX2' is duplicated.
**WARN: Cell 'HS65_LL_BFX213' is duplicated.
**WARN: Cell 'HS65_LL_BFX22' is duplicated.
**WARN: Cell 'HS65_LL_BFX27' is duplicated.
**WARN: Cell 'HS65_LL_BFX284' is duplicated.
**WARN: Cell 'HS65_LL_BFX31' is duplicated.
**WARN: Cell 'HS65_LL_BFX35' is duplicated.
**WARN: Cell 'HS65_LL_BFX4' is duplicated.
**WARN: Cell 'HS65_LL_BFX40' is duplicated.
**WARN: Cell 'HS65_LL_BFX44' is duplicated.
**WARN: Cell 'HS65_LL_BFX49' is duplicated.
**WARN: Cell 'HS65_LL_BFX53' is duplicated.
**WARN: Cell 'HS65_LL_BFX62' is duplicated.
**WARN: Cell 'HS65_LL_BFX7' is duplicated.
**WARN: Cell 'HS65_LL_BFX71' is duplicated.
**WARN: Cell 'HS65_LL_BFX9' is duplicated.

*Info: minBufDelay = 41.1 ps, libStdDelay = 16.9 ps, minBufSize = 2080000 (4.0)
*Info: worst delay setup view: SS
**optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 3649.3M, totSessionCpu=1:42:07 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 135 undriven nets excluded from IPO operation.
Info: 28 io nets excluded
Info: 39 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:55.6 real=0:00:57.0 totSessionCpu=1:42:08 mem=3857.2M density=27.749% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:00:58.0|  3857.2M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:00:58.0|  3857.2M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:00:59.0|  3857.2M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:00:59.0|  3857.2M|
+-----------------------------------------------------------------------------------------------+

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:01:00.0|  3857.2M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|   0:01:00.0|  3857.2M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|     0:01:01|  3857.2M|
|   1|  -0.281|    -0.28|       1|          0|       0(     0)|    27.75%|     0:01:01|  3857.2M|
+-----------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:01 real=0:01:02 totSessionCpu=1:42:13 mem=3857.2M density=27.749% ***


*** Finish Post CTS Hold Fixing (cpu=0:01:01 real=0:01:02 totSessionCpu=1:42:13 mem=3857.2M density=27.749%) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 3603.0M, totSessionCpu=1:42:14 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for FF libraries using the default operating condition of each library.
Total number of fetched objects 159783
End delay calculation. (MEM=0 CPU=0:00:13.4 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=0:16:19 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 SS 
Hold  views included:
 FF

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  9.406  |  9.406  | 17.651  | 47.851  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.281  | -0.281  |  0.000  |  0.103  |
|           TNS (ns):| -0.281  | -0.281  |  0.000  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |    0    |
|          All Paths:|  28088  |  27646  |   31    |   450   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     41 (41)      |
|   max_tran     |      0 (0)       |   0.000    |      4 (34)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.749%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:29, mem = 3599.6M, totSessionCpu=1:42:37 **
*** Finished optDesign ***
<CMD> saveDesign after_postCTS
#- Begin Save netlist data ... (date=04/19 14:33:58, mem=3599.6M)
Writing Binary DB to after_postCTS.dat/top_top.v.bin ...
#- End Save netlist data ... (date=04/19 14:33:58, total cpu=0:00:00.2, real=0:00:00.0, peak res=4113.6M, current mem=4113.6M)
#- Begin Save AAE data ... (date=04/19 14:33:58, mem=4113.6M)
Saving AAE Data ...
#- End Save AAE data ... (date=04/19 14:33:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=4113.6M, current mem=4113.6M)
#- Begin Save clock tree data ... (date=04/19 14:33:58, mem=4113.6M)
#- End Save clock tree data ... (date=04/19 14:33:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=4113.6M, current mem=4113.6M)
Saving preference file after_postCTS.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=04/19 14:33:59, mem=4113.7M)
Saving floorplan file ...
#- End Save floorplan data ... (date=04/19 14:33:59, total cpu=0:00:00.5, real=0:00:00.0, peak res=4113.7M, current mem=4113.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=04/19 14:33:59, mem=4113.7M)
Saving placement file ...
#- End Save placement data ... (date=04/19 14:34:00, total cpu=0:00:00.2, real=0:00:01.0, peak res=4113.7M, current mem=4113.7M)
#- Begin Save routing data ... (date=04/19 14:34:00, mem=4113.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:02.0 mem=4113.7M) ***
#- End Save routing data ... (date=04/19 14:34:02, total cpu=0:00:01.1, real=0:00:02.0, peak res=4113.7M, current mem=4113.7M)
Saving property file after_postCTS.dat/top_top.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=4113.7M) ***
#- Begin Save power constraints data ... (date=04/19 14:34:03, mem=4113.7M)
#- End Save power constraints data ... (date=04/19 14:34:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=4113.7M, current mem=4113.7M)
Saving rc congestion map after_postCTS.dat/top_top.congmap.gz ...
No integration constraint in the design.
SS FF
SS FF
SS FF
SS FF
SS FF
Generated self-contained design after_postCTS.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign after_postCTS
#- Begin Save netlist data ... (date=04/19 14:34:04, mem=3556.8M)
Writing Binary DB to after_postCTS.dat.tmp/top_top.v.bin ...
#- End Save netlist data ... (date=04/19 14:34:04, total cpu=0:00:00.3, real=0:00:00.0, peak res=4072.8M, current mem=4072.8M)
#- Begin Save AAE data ... (date=04/19 14:34:04, mem=4072.8M)
Saving AAE Data ...
#- End Save AAE data ... (date=04/19 14:34:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=4072.8M, current mem=4072.8M)
#- Begin Save clock tree data ... (date=04/19 14:34:05, mem=4072.8M)
#- End Save clock tree data ... (date=04/19 14:34:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=4072.8M, current mem=4072.8M)
Saving preference file after_postCTS.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=04/19 14:34:05, mem=4072.8M)
Saving floorplan file ...
#- End Save floorplan data ... (date=04/19 14:34:06, total cpu=0:00:00.5, real=0:00:01.0, peak res=4072.8M, current mem=4072.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=04/19 14:34:06, mem=4072.8M)
Saving placement file ...
#- End Save placement data ... (date=04/19 14:34:06, total cpu=0:00:00.2, real=0:00:00.0, peak res=4072.8M, current mem=4072.8M)
#- Begin Save routing data ... (date=04/19 14:34:06, mem=4072.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:03.0 mem=4072.8M) ***
#- End Save routing data ... (date=04/19 14:34:09, total cpu=0:00:01.1, real=0:00:03.0, peak res=4072.8M, current mem=4072.8M)
Saving property file after_postCTS.dat.tmp/top_top.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4072.8M) ***
#- Begin Save power constraints data ... (date=04/19 14:34:09, mem=4072.8M)
#- End Save power constraints data ... (date=04/19 14:34:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=4072.8M, current mem=4072.8M)
Saving rc congestion map after_postCTS.dat.tmp/top_top.congmap.gz ...
No integration constraint in the design.
SS FF
SS FF
SS FF
SS FF
SS FF
Generated self-contained design after_postCTS.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> pan 1745.725 22.238
