Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct 28 17:34:51 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.944     -378.901                     74                 1041        0.162        0.000                      0                 1041        4.500        0.000                       0                   392  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.944     -378.901                     74                  682        0.162        0.000                      0                  682        4.500        0.000                       0                   392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.900        0.000                      0                  359        0.428        0.000                      0                  359  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           74  Failing Endpoints,  Worst Slack      -10.944ns,  Total Violation     -378.901ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.944ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.804ns  (logic 11.345ns (54.533%)  route 9.459ns (45.467%))
  Logic Levels:           40  (CARRY4=23 LUT3=5 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y47         FDPE                                         r  item_price_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.544 f  item_price_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.871     6.415    item_price__0[3]_repN_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.539 r  get_item_num[3]_i_61/O
                         net (fo=2, routed)           0.173     6.712    get_item_num[3]_i_61_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.507     7.344    get_item_num[3]_i_53_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.468 r  get_item_num[3]_i_59/O
                         net (fo=1, routed)           0.000     7.468    get_item_num[3]_i_59_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.018    get_item_num_reg[3]_i_35_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.132    get_item_num_reg[3]_i_32_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.403 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.556     8.959    get_item_num_reg[3]_i_31_n_3
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.373     9.332 r  get_item_num[3]_i_42/O
                         net (fo=1, routed)           0.000     9.332    get_item_num[3]_i_42_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.865 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.865    get_item_num_reg[3]_i_20_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.001     9.982    get_item_num_reg[3]_i_17_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.139 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.584    10.723    get_item_num_reg[3]_i_16_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.332    11.055 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    11.055    get_item_num[3]_i_30_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.606    get_item_num_reg[3]_i_11_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.720    get_item_num_reg[3]_i_7_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.529    12.406    get_item_num_reg[3]_i_6_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.735 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.735    get_item_num[3]_i_27_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.285 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.285    get_item_num_reg[3]_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.399 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.399    get_item_num_reg[3]_i_5_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.556 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=26, routed)          0.593    14.149    get_item_num2[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.478 r  get_item_num[1]_i_23/O
                         net (fo=1, routed)           0.000    14.478    get_item_num[1]_i_23_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.011 r  get_item_num_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.011    get_item_num_reg[1]_i_9_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.128 r  get_item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.128    get_item_num_reg[1]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.285 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=29, routed)          0.621    15.906    get_item_num2[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.694 r  get_item_num_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.694    get_item_num_reg[1]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.808    get_item_num_reg[1]_i_4_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.666    17.631    get_item_num2[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    17.960 r  get_item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    17.960    get_item_num[0]_i_13_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.492 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.492    get_item_num_reg[0]_i_5_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.606 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.606    get_item_num_reg[0]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.877 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.390    19.267    get_item_num2[0]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.373    19.640 f  get_item_num[2]_i_3/O
                         net (fo=4, routed)           0.185    19.825    get_item_num[2]_i_3_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    19.949 r  get_item_num[2]_i_2/O
                         net (fo=10, routed)          0.481    20.430    get_item_num[2]_i_1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.554 f  pay_10[3]_i_10/O
                         net (fo=2, routed)           0.579    21.133    pay_10[3]_i_10_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.257 r  pay_10[3]_i_3/O
                         net (fo=2, routed)           0.666    21.923    pay_10[3]_i_3_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.047 r  pay_10[3]_i_7/O
                         net (fo=1, routed)           0.000    22.047    pay_10[3]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.399 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.864    23.263    pay_10_reg[3]_i_2_n_4
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.570 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.595    24.165    money_10[1]_i_4_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    24.289 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.289    pay_1[3]_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.869 f  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.302    25.171    nums00_out[2]
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.302    25.473 r  money_1[3]_i_5/O
                         net (fo=1, routed)           0.295    25.768    key_de/money_1_reg[3]_2
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.124    25.892 r  key_de/money_1[3]_i_2/O
                         net (fo=1, routed)           0.000    25.892    key_de_n_27
    SLICE_X37Y58         FDCE                                         r  money_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X37Y58         FDCE                                         r  money_1_reg[3]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X37Y58         FDCE (Setup_fdce_C_D)        0.029    14.948    money_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -25.892    
  -------------------------------------------------------------------
                         slack                                -10.944    

Slack (VIOLATED) :        -10.929ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.843ns  (logic 11.345ns (54.431%)  route 9.498ns (45.569%))
  Logic Levels:           40  (CARRY4=23 LUT3=5 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y47         FDPE                                         r  item_price_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.544 f  item_price_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.871     6.415    item_price__0[3]_repN_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.539 r  get_item_num[3]_i_61/O
                         net (fo=2, routed)           0.173     6.712    get_item_num[3]_i_61_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.507     7.344    get_item_num[3]_i_53_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.468 r  get_item_num[3]_i_59/O
                         net (fo=1, routed)           0.000     7.468    get_item_num[3]_i_59_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.018    get_item_num_reg[3]_i_35_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.132    get_item_num_reg[3]_i_32_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.403 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.556     8.959    get_item_num_reg[3]_i_31_n_3
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.373     9.332 r  get_item_num[3]_i_42/O
                         net (fo=1, routed)           0.000     9.332    get_item_num[3]_i_42_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.865 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.865    get_item_num_reg[3]_i_20_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.001     9.982    get_item_num_reg[3]_i_17_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.139 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.584    10.723    get_item_num_reg[3]_i_16_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.332    11.055 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    11.055    get_item_num[3]_i_30_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.606    get_item_num_reg[3]_i_11_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.720    get_item_num_reg[3]_i_7_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.529    12.406    get_item_num_reg[3]_i_6_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.735 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.735    get_item_num[3]_i_27_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.285 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.285    get_item_num_reg[3]_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.399 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.399    get_item_num_reg[3]_i_5_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.556 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=26, routed)          0.593    14.149    get_item_num2[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.478 r  get_item_num[1]_i_23/O
                         net (fo=1, routed)           0.000    14.478    get_item_num[1]_i_23_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.011 r  get_item_num_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.011    get_item_num_reg[1]_i_9_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.128 r  get_item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.128    get_item_num_reg[1]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.285 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=29, routed)          0.621    15.906    get_item_num2[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.694 r  get_item_num_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.694    get_item_num_reg[1]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.808    get_item_num_reg[1]_i_4_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.666    17.631    get_item_num2[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    17.960 r  get_item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    17.960    get_item_num[0]_i_13_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.492 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.492    get_item_num_reg[0]_i_5_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.606 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.606    get_item_num_reg[0]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.877 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.390    19.267    get_item_num2[0]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.373    19.640 f  get_item_num[2]_i_3/O
                         net (fo=4, routed)           0.185    19.825    get_item_num[2]_i_3_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    19.949 r  get_item_num[2]_i_2/O
                         net (fo=10, routed)          0.481    20.430    get_item_num[2]_i_1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.554 f  pay_10[3]_i_10/O
                         net (fo=2, routed)           0.579    21.133    pay_10[3]_i_10_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.257 r  pay_10[3]_i_3/O
                         net (fo=2, routed)           0.666    21.923    pay_10[3]_i_3_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.047 r  pay_10[3]_i_7/O
                         net (fo=1, routed)           0.000    22.047    pay_10[3]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.399 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.864    23.263    pay_10_reg[3]_i_2_n_4
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.570 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.595    24.165    money_10[1]_i_4_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    24.289 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.289    pay_1[3]_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.869 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.341    25.210    key_de/money_1_reg[3]_0[2]
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.302    25.512 r  key_de/nums[2]_C_i_5/O
                         net (fo=1, routed)           0.295    25.807    key_de/nums[2]_C_i_5_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.931 r  key_de/nums[2]_C_i_1/O
                         net (fo=1, routed)           0.000    25.931    p_3_out[2]
    SLICE_X42Y57         FDCE                                         r  nums_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  nums_reg[2]_C/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.081    15.002    nums_reg[2]_C
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -25.931    
  -------------------------------------------------------------------
                         slack                                -10.929    

Slack (VIOLATED) :        -10.873ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.736ns  (logic 11.285ns (54.423%)  route 9.451ns (45.577%))
  Logic Levels:           39  (CARRY4=23 LUT3=5 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y47         FDPE                                         r  item_price_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.544 f  item_price_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.871     6.415    item_price__0[3]_repN_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.539 r  get_item_num[3]_i_61/O
                         net (fo=2, routed)           0.173     6.712    get_item_num[3]_i_61_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.507     7.344    get_item_num[3]_i_53_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.468 r  get_item_num[3]_i_59/O
                         net (fo=1, routed)           0.000     7.468    get_item_num[3]_i_59_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.018    get_item_num_reg[3]_i_35_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.132    get_item_num_reg[3]_i_32_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.403 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.556     8.959    get_item_num_reg[3]_i_31_n_3
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.373     9.332 r  get_item_num[3]_i_42/O
                         net (fo=1, routed)           0.000     9.332    get_item_num[3]_i_42_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.865 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.865    get_item_num_reg[3]_i_20_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.001     9.982    get_item_num_reg[3]_i_17_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.139 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.584    10.723    get_item_num_reg[3]_i_16_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.332    11.055 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    11.055    get_item_num[3]_i_30_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.606    get_item_num_reg[3]_i_11_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.720    get_item_num_reg[3]_i_7_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.529    12.406    get_item_num_reg[3]_i_6_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.735 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.735    get_item_num[3]_i_27_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.285 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.285    get_item_num_reg[3]_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.399 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.399    get_item_num_reg[3]_i_5_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.556 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=26, routed)          0.593    14.149    get_item_num2[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.478 r  get_item_num[1]_i_23/O
                         net (fo=1, routed)           0.000    14.478    get_item_num[1]_i_23_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.011 r  get_item_num_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.011    get_item_num_reg[1]_i_9_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.128 r  get_item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.128    get_item_num_reg[1]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.285 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=29, routed)          0.621    15.906    get_item_num2[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.694 r  get_item_num_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.694    get_item_num_reg[1]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.808    get_item_num_reg[1]_i_4_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.666    17.631    get_item_num2[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    17.960 r  get_item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    17.960    get_item_num[0]_i_13_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.492 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.492    get_item_num_reg[0]_i_5_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.606 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.606    get_item_num_reg[0]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.877 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.390    19.267    get_item_num2[0]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.373    19.640 f  get_item_num[2]_i_3/O
                         net (fo=4, routed)           0.185    19.825    get_item_num[2]_i_3_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    19.949 r  get_item_num[2]_i_2/O
                         net (fo=10, routed)          0.481    20.430    get_item_num[2]_i_1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.554 f  pay_10[3]_i_10/O
                         net (fo=2, routed)           0.579    21.133    pay_10[3]_i_10_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.257 r  pay_10[3]_i_3/O
                         net (fo=2, routed)           0.666    21.923    pay_10[3]_i_3_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.047 r  pay_10[3]_i_7/O
                         net (fo=1, routed)           0.000    22.047    pay_10[3]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.399 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.864    23.263    pay_10_reg[3]_i_2_n_4
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.570 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.595    24.165    money_10[1]_i_4_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    24.289 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.289    pay_1[3]_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.929 r  pay_1_reg[3]_i_2/O[3]
                         net (fo=3, routed)           0.589    25.518    key_de/money_1_reg[3]_0[3]
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.306    25.824 r  key_de/nums[3]_P_i_1_comp_1/O
                         net (fo=1, routed)           0.000    25.824    p_3_out[3]
    SLICE_X40Y59         FDPE                                         r  nums_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X40Y59         FDPE                                         r  nums_reg[3]_P/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X40Y59         FDPE (Setup_fdpe_C_D)        0.031    14.951    nums_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -25.824    
  -------------------------------------------------------------------
                         slack                                -10.873    

Slack (VIOLATED) :        -10.857ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.719ns  (logic 10.587ns (51.099%)  route 10.132ns (48.901%))
  Logic Levels:           39  (CARRY4=22 LUT3=5 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y47         FDPE                                         r  item_price_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.544 f  item_price_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.871     6.415    item_price__0[3]_repN_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.539 r  get_item_num[3]_i_61/O
                         net (fo=2, routed)           0.173     6.712    get_item_num[3]_i_61_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.507     7.344    get_item_num[3]_i_53_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.468 r  get_item_num[3]_i_59/O
                         net (fo=1, routed)           0.000     7.468    get_item_num[3]_i_59_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.018    get_item_num_reg[3]_i_35_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.132    get_item_num_reg[3]_i_32_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.403 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.556     8.959    get_item_num_reg[3]_i_31_n_3
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.373     9.332 r  get_item_num[3]_i_42/O
                         net (fo=1, routed)           0.000     9.332    get_item_num[3]_i_42_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.865 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.865    get_item_num_reg[3]_i_20_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.001     9.982    get_item_num_reg[3]_i_17_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.139 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.584    10.723    get_item_num_reg[3]_i_16_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.332    11.055 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    11.055    get_item_num[3]_i_30_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.606    get_item_num_reg[3]_i_11_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.720    get_item_num_reg[3]_i_7_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.529    12.406    get_item_num_reg[3]_i_6_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.735 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.735    get_item_num[3]_i_27_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.285 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.285    get_item_num_reg[3]_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.399 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.399    get_item_num_reg[3]_i_5_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.556 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=26, routed)          0.593    14.149    get_item_num2[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.478 r  get_item_num[1]_i_23/O
                         net (fo=1, routed)           0.000    14.478    get_item_num[1]_i_23_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.011 r  get_item_num_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.011    get_item_num_reg[1]_i_9_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.128 r  get_item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.128    get_item_num_reg[1]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.285 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=29, routed)          0.621    15.906    get_item_num2[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.694 r  get_item_num_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.694    get_item_num_reg[1]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.808    get_item_num_reg[1]_i_4_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.666    17.631    get_item_num2[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    17.960 r  get_item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    17.960    get_item_num[0]_i_13_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.492 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.492    get_item_num_reg[0]_i_5_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.606 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.606    get_item_num_reg[0]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.877 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.390    19.267    get_item_num2[0]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.373    19.640 f  get_item_num[2]_i_3/O
                         net (fo=4, routed)           0.185    19.825    get_item_num[2]_i_3_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    19.949 r  get_item_num[2]_i_2/O
                         net (fo=10, routed)          0.481    20.430    get_item_num[2]_i_1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.554 f  pay_10[3]_i_10/O
                         net (fo=2, routed)           0.579    21.133    pay_10[3]_i_10_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.257 r  pay_10[3]_i_3/O
                         net (fo=2, routed)           0.666    21.923    pay_10[3]_i_3_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.047 r  pay_10[3]_i_7/O
                         net (fo=1, routed)           0.000    22.047    pay_10[3]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.399 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.864    23.263    pay_10_reg[3]_i_2_n_4
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.570 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.771    24.341    money_10[1]_i_4_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124    24.465 f  money_10[1]_i_2/O
                         net (fo=6, routed)           0.691    25.156    A[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.280 r  money_10[3]_i_2/O
                         net (fo=1, routed)           0.403    25.683    key_de/money_10_reg[3]_2
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.807 r  key_de/money_10[3]_i_1/O
                         net (fo=1, routed)           0.000    25.807    key_de_n_23
    SLICE_X41Y57         FDCE                                         r  money_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  money_10_reg[3]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X41Y57         FDCE (Setup_fdce_C_D)        0.029    14.950    money_10_reg[3]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -25.807    
  -------------------------------------------------------------------
                         slack                                -10.857    

Slack (VIOLATED) :        -10.830ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.694ns  (logic 11.221ns (54.225%)  route 9.473ns (45.775%))
  Logic Levels:           39  (CARRY4=23 LUT3=5 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y47         FDPE                                         r  item_price_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.544 f  item_price_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.871     6.415    item_price__0[3]_repN_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.539 r  get_item_num[3]_i_61/O
                         net (fo=2, routed)           0.173     6.712    get_item_num[3]_i_61_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.507     7.344    get_item_num[3]_i_53_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.468 r  get_item_num[3]_i_59/O
                         net (fo=1, routed)           0.000     7.468    get_item_num[3]_i_59_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.018    get_item_num_reg[3]_i_35_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.132    get_item_num_reg[3]_i_32_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.403 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.556     8.959    get_item_num_reg[3]_i_31_n_3
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.373     9.332 r  get_item_num[3]_i_42/O
                         net (fo=1, routed)           0.000     9.332    get_item_num[3]_i_42_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.865 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.865    get_item_num_reg[3]_i_20_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.001     9.982    get_item_num_reg[3]_i_17_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.139 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.584    10.723    get_item_num_reg[3]_i_16_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.332    11.055 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    11.055    get_item_num[3]_i_30_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.606    get_item_num_reg[3]_i_11_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.720    get_item_num_reg[3]_i_7_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.529    12.406    get_item_num_reg[3]_i_6_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.735 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.735    get_item_num[3]_i_27_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.285 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.285    get_item_num_reg[3]_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.399 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.399    get_item_num_reg[3]_i_5_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.556 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=26, routed)          0.593    14.149    get_item_num2[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.478 r  get_item_num[1]_i_23/O
                         net (fo=1, routed)           0.000    14.478    get_item_num[1]_i_23_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.011 r  get_item_num_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.011    get_item_num_reg[1]_i_9_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.128 r  get_item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.128    get_item_num_reg[1]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.285 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=29, routed)          0.621    15.906    get_item_num2[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.694 r  get_item_num_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.694    get_item_num_reg[1]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.808    get_item_num_reg[1]_i_4_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.666    17.631    get_item_num2[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    17.960 r  get_item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    17.960    get_item_num[0]_i_13_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.492 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.492    get_item_num_reg[0]_i_5_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.606 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.606    get_item_num_reg[0]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.877 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.390    19.267    get_item_num2[0]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.373    19.640 f  get_item_num[2]_i_3/O
                         net (fo=4, routed)           0.185    19.825    get_item_num[2]_i_3_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    19.949 r  get_item_num[2]_i_2/O
                         net (fo=10, routed)          0.481    20.430    get_item_num[2]_i_1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.554 f  pay_10[3]_i_10/O
                         net (fo=2, routed)           0.579    21.133    pay_10[3]_i_10_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.257 r  pay_10[3]_i_3/O
                         net (fo=2, routed)           0.666    21.923    pay_10[3]_i_3_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.047 r  pay_10[3]_i_7/O
                         net (fo=1, routed)           0.000    22.047    pay_10[3]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.399 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.864    23.263    pay_10_reg[3]_i_2_n_4
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.570 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.595    24.165    money_10[1]_i_4_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    24.289 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.289    pay_1[3]_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.869 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.611    25.480    key_de/money_1_reg[3]_0[2]
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.302    25.782 r  key_de/money_1[2]_i_1/O
                         net (fo=1, routed)           0.000    25.782    key_de_n_28
    SLICE_X41Y57         FDCE                                         r  money_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  money_1_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X41Y57         FDCE (Setup_fdce_C_D)        0.031    14.952    money_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -25.782    
  -------------------------------------------------------------------
                         slack                                -10.830    

Slack (VIOLATED) :        -10.746ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.657ns  (logic 10.993ns (53.216%)  route 9.664ns (46.784%))
  Logic Levels:           40  (CARRY4=23 LUT3=5 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y47         FDPE                                         r  item_price_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.544 f  item_price_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.871     6.415    item_price__0[3]_repN_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.539 r  get_item_num[3]_i_61/O
                         net (fo=2, routed)           0.173     6.712    get_item_num[3]_i_61_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.507     7.344    get_item_num[3]_i_53_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.468 r  get_item_num[3]_i_59/O
                         net (fo=1, routed)           0.000     7.468    get_item_num[3]_i_59_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.018    get_item_num_reg[3]_i_35_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.132    get_item_num_reg[3]_i_32_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.403 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.556     8.959    get_item_num_reg[3]_i_31_n_3
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.373     9.332 r  get_item_num[3]_i_42/O
                         net (fo=1, routed)           0.000     9.332    get_item_num[3]_i_42_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.865 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.865    get_item_num_reg[3]_i_20_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.001     9.982    get_item_num_reg[3]_i_17_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.139 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.584    10.723    get_item_num_reg[3]_i_16_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.332    11.055 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    11.055    get_item_num[3]_i_30_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.606    get_item_num_reg[3]_i_11_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.720    get_item_num_reg[3]_i_7_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.529    12.406    get_item_num_reg[3]_i_6_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.735 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.735    get_item_num[3]_i_27_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.285 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.285    get_item_num_reg[3]_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.399 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.399    get_item_num_reg[3]_i_5_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.556 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=26, routed)          0.593    14.149    get_item_num2[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.478 r  get_item_num[1]_i_23/O
                         net (fo=1, routed)           0.000    14.478    get_item_num[1]_i_23_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.011 r  get_item_num_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.011    get_item_num_reg[1]_i_9_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.128 r  get_item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.128    get_item_num_reg[1]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.285 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=29, routed)          0.621    15.906    get_item_num2[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.694 r  get_item_num_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.694    get_item_num_reg[1]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.808    get_item_num_reg[1]_i_4_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.666    17.631    get_item_num2[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    17.960 r  get_item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    17.960    get_item_num[0]_i_13_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.492 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.492    get_item_num_reg[0]_i_5_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.606 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.606    get_item_num_reg[0]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.877 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.390    19.267    get_item_num2[0]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.373    19.640 f  get_item_num[2]_i_3/O
                         net (fo=4, routed)           0.185    19.825    get_item_num[2]_i_3_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    19.949 r  get_item_num[2]_i_2/O
                         net (fo=10, routed)          0.481    20.430    get_item_num[2]_i_1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.554 f  pay_10[3]_i_10/O
                         net (fo=2, routed)           0.579    21.133    pay_10[3]_i_10_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.257 r  pay_10[3]_i_3/O
                         net (fo=2, routed)           0.666    21.923    pay_10[3]_i_3_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.047 r  pay_10[3]_i_7/O
                         net (fo=1, routed)           0.000    22.047    pay_10[3]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.399 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.864    23.263    pay_10_reg[3]_i_2_n_4
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.570 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.595    24.165    money_10[1]_i_4_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    24.289 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.289    pay_1[3]_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    24.516 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=5, routed)           0.491    25.006    key_de/money_1_reg[3]_0[1]
    SLICE_X43Y58         LUT4 (Prop_lut4_I0_O)        0.303    25.309 f  key_de/nums[1]_P_i_5/O
                         net (fo=1, routed)           0.312    25.621    key_de/nums[1]_P_i_5_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.124    25.745 r  key_de/nums[1]_P_i_1/O
                         net (fo=1, routed)           0.000    25.745    p_3_out[1]
    SLICE_X42Y59         FDPE                                         r  nums_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X42Y59         FDPE                                         r  nums_reg[1]_P/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X42Y59         FDPE (Setup_fdpe_C_D)        0.079    14.999    nums_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -25.745    
  -------------------------------------------------------------------
                         slack                                -10.746    

Slack (VIOLATED) :        -10.571ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.481ns  (logic 10.587ns (51.692%)  route 9.894ns (48.308%))
  Logic Levels:           39  (CARRY4=22 LUT3=5 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y47         FDPE                                         r  item_price_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.544 f  item_price_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.871     6.415    item_price__0[3]_repN_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.539 r  get_item_num[3]_i_61/O
                         net (fo=2, routed)           0.173     6.712    get_item_num[3]_i_61_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.507     7.344    get_item_num[3]_i_53_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.468 r  get_item_num[3]_i_59/O
                         net (fo=1, routed)           0.000     7.468    get_item_num[3]_i_59_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.018    get_item_num_reg[3]_i_35_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.132    get_item_num_reg[3]_i_32_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.403 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.556     8.959    get_item_num_reg[3]_i_31_n_3
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.373     9.332 r  get_item_num[3]_i_42/O
                         net (fo=1, routed)           0.000     9.332    get_item_num[3]_i_42_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.865 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.865    get_item_num_reg[3]_i_20_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.001     9.982    get_item_num_reg[3]_i_17_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.139 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.584    10.723    get_item_num_reg[3]_i_16_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.332    11.055 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    11.055    get_item_num[3]_i_30_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.606    get_item_num_reg[3]_i_11_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.720    get_item_num_reg[3]_i_7_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.529    12.406    get_item_num_reg[3]_i_6_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.735 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.735    get_item_num[3]_i_27_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.285 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.285    get_item_num_reg[3]_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.399 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.399    get_item_num_reg[3]_i_5_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.556 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=26, routed)          0.593    14.149    get_item_num2[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.478 r  get_item_num[1]_i_23/O
                         net (fo=1, routed)           0.000    14.478    get_item_num[1]_i_23_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.011 r  get_item_num_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.011    get_item_num_reg[1]_i_9_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.128 r  get_item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.128    get_item_num_reg[1]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.285 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=29, routed)          0.621    15.906    get_item_num2[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.694 r  get_item_num_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.694    get_item_num_reg[1]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.808    get_item_num_reg[1]_i_4_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.666    17.631    get_item_num2[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    17.960 r  get_item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    17.960    get_item_num[0]_i_13_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.492 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.492    get_item_num_reg[0]_i_5_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.606 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.606    get_item_num_reg[0]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.877 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.390    19.267    get_item_num2[0]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.373    19.640 f  get_item_num[2]_i_3/O
                         net (fo=4, routed)           0.185    19.825    get_item_num[2]_i_3_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    19.949 r  get_item_num[2]_i_2/O
                         net (fo=10, routed)          0.481    20.430    get_item_num[2]_i_1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.554 f  pay_10[3]_i_10/O
                         net (fo=2, routed)           0.579    21.133    pay_10[3]_i_10_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.257 r  pay_10[3]_i_3/O
                         net (fo=2, routed)           0.666    21.923    pay_10[3]_i_3_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.047 r  pay_10[3]_i_7/O
                         net (fo=1, routed)           0.000    22.047    pay_10[3]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.399 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.864    23.263    pay_10_reg[3]_i_2_n_4
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.570 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.771    24.341    money_10[1]_i_4_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124    24.465 r  money_10[1]_i_2/O
                         net (fo=6, routed)           0.534    24.999    A[0]
    SLICE_X41Y58         LUT4 (Prop_lut4_I3_O)        0.124    25.123 f  nums[4]_C_i_2/O
                         net (fo=1, routed)           0.322    25.445    key_de/nums_reg[4]_C
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.569 r  key_de/nums[4]_C_i_1/O
                         net (fo=1, routed)           0.000    25.569    p_3_out[4]
    SLICE_X38Y58         FDCE                                         r  nums_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  nums_reg[4]_C/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X38Y58         FDCE (Setup_fdce_C_D)        0.079    14.998    nums_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -25.569    
  -------------------------------------------------------------------
                         slack                                -10.571    

Slack (VIOLATED) :        -10.532ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.393ns  (logic 10.587ns (51.915%)  route 9.806ns (48.085%))
  Logic Levels:           39  (CARRY4=22 LUT3=5 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y47         FDPE                                         r  item_price_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.544 f  item_price_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.871     6.415    item_price__0[3]_repN_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.539 r  get_item_num[3]_i_61/O
                         net (fo=2, routed)           0.173     6.712    get_item_num[3]_i_61_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.507     7.344    get_item_num[3]_i_53_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.468 r  get_item_num[3]_i_59/O
                         net (fo=1, routed)           0.000     7.468    get_item_num[3]_i_59_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.018    get_item_num_reg[3]_i_35_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.132    get_item_num_reg[3]_i_32_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.403 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.556     8.959    get_item_num_reg[3]_i_31_n_3
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.373     9.332 r  get_item_num[3]_i_42/O
                         net (fo=1, routed)           0.000     9.332    get_item_num[3]_i_42_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.865 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.865    get_item_num_reg[3]_i_20_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.001     9.982    get_item_num_reg[3]_i_17_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.139 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.584    10.723    get_item_num_reg[3]_i_16_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.332    11.055 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    11.055    get_item_num[3]_i_30_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.606    get_item_num_reg[3]_i_11_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.720    get_item_num_reg[3]_i_7_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.529    12.406    get_item_num_reg[3]_i_6_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.735 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.735    get_item_num[3]_i_27_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.285 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.285    get_item_num_reg[3]_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.399 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.399    get_item_num_reg[3]_i_5_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.556 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=26, routed)          0.593    14.149    get_item_num2[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.478 r  get_item_num[1]_i_23/O
                         net (fo=1, routed)           0.000    14.478    get_item_num[1]_i_23_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.011 r  get_item_num_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.011    get_item_num_reg[1]_i_9_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.128 r  get_item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.128    get_item_num_reg[1]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.285 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=29, routed)          0.621    15.906    get_item_num2[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.694 r  get_item_num_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.694    get_item_num_reg[1]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.808    get_item_num_reg[1]_i_4_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.666    17.631    get_item_num2[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    17.960 r  get_item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    17.960    get_item_num[0]_i_13_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.492 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.492    get_item_num_reg[0]_i_5_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.606 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.606    get_item_num_reg[0]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.877 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.390    19.267    get_item_num2[0]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.373    19.640 f  get_item_num[2]_i_3/O
                         net (fo=4, routed)           0.185    19.825    get_item_num[2]_i_3_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    19.949 r  get_item_num[2]_i_2/O
                         net (fo=10, routed)          0.481    20.430    get_item_num[2]_i_1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.554 f  pay_10[3]_i_10/O
                         net (fo=2, routed)           0.579    21.133    pay_10[3]_i_10_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.257 r  pay_10[3]_i_3/O
                         net (fo=2, routed)           0.666    21.923    pay_10[3]_i_3_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.047 r  pay_10[3]_i_7/O
                         net (fo=1, routed)           0.000    22.047    pay_10[3]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.399 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.864    23.263    pay_10_reg[3]_i_2_n_4
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.570 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.771    24.341    money_10[1]_i_4_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124    24.465 f  money_10[1]_i_2/O
                         net (fo=6, routed)           0.614    25.079    A[0]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.124    25.203 r  money_10[2]_i_2/O
                         net (fo=1, routed)           0.154    25.357    key_de/money_10_reg[2]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.124    25.481 r  key_de/money_10[2]_i_1/O
                         net (fo=1, routed)           0.000    25.481    key_de_n_24
    SLICE_X41Y59         FDCE                                         r  money_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  money_10_reg[2]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X41Y59         FDCE (Setup_fdce_C_D)        0.029    14.949    money_10_reg[2]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -25.481    
  -------------------------------------------------------------------
                         slack                                -10.532    

Slack (VIOLATED) :        -10.328ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.189ns  (logic 10.869ns (53.838%)  route 9.320ns (46.162%))
  Logic Levels:           39  (CARRY4=23 LUT3=5 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y47         FDPE                                         r  item_price_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.544 f  item_price_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.871     6.415    item_price__0[3]_repN_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.539 r  get_item_num[3]_i_61/O
                         net (fo=2, routed)           0.173     6.712    get_item_num[3]_i_61_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.507     7.344    get_item_num[3]_i_53_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.468 r  get_item_num[3]_i_59/O
                         net (fo=1, routed)           0.000     7.468    get_item_num[3]_i_59_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.018    get_item_num_reg[3]_i_35_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.132    get_item_num_reg[3]_i_32_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.403 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.556     8.959    get_item_num_reg[3]_i_31_n_3
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.373     9.332 r  get_item_num[3]_i_42/O
                         net (fo=1, routed)           0.000     9.332    get_item_num[3]_i_42_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.865 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.865    get_item_num_reg[3]_i_20_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.001     9.982    get_item_num_reg[3]_i_17_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.139 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.584    10.723    get_item_num_reg[3]_i_16_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.332    11.055 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    11.055    get_item_num[3]_i_30_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.606    get_item_num_reg[3]_i_11_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.720    get_item_num_reg[3]_i_7_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.529    12.406    get_item_num_reg[3]_i_6_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.735 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.735    get_item_num[3]_i_27_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.285 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.285    get_item_num_reg[3]_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.399 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.399    get_item_num_reg[3]_i_5_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.556 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=26, routed)          0.593    14.149    get_item_num2[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.478 r  get_item_num[1]_i_23/O
                         net (fo=1, routed)           0.000    14.478    get_item_num[1]_i_23_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.011 r  get_item_num_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.011    get_item_num_reg[1]_i_9_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.128 r  get_item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.128    get_item_num_reg[1]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.285 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=29, routed)          0.621    15.906    get_item_num2[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.694 r  get_item_num_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.694    get_item_num_reg[1]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.808    get_item_num_reg[1]_i_4_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.666    17.631    get_item_num2[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    17.960 r  get_item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    17.960    get_item_num[0]_i_13_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.492 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.492    get_item_num_reg[0]_i_5_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.606 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.606    get_item_num_reg[0]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.877 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.390    19.267    get_item_num2[0]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.373    19.640 f  get_item_num[2]_i_3/O
                         net (fo=4, routed)           0.185    19.825    get_item_num[2]_i_3_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.124    19.949 r  get_item_num[2]_i_2/O
                         net (fo=10, routed)          0.481    20.430    get_item_num[2]_i_1_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.554 f  pay_10[3]_i_10/O
                         net (fo=2, routed)           0.579    21.133    pay_10[3]_i_10_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.257 r  pay_10[3]_i_3/O
                         net (fo=2, routed)           0.666    21.923    pay_10[3]_i_3_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.047 r  pay_10[3]_i_7/O
                         net (fo=1, routed)           0.000    22.047    pay_10[3]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.399 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=6, routed)           0.864    23.263    pay_10_reg[3]_i_2_n_4
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.570 r  money_10[1]_i_4/O
                         net (fo=4, routed)           0.595    24.165    money_10[1]_i_4_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    24.289 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.289    pay_1[3]_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    24.516 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=5, routed)           0.458    24.974    key_de/money_1_reg[3]_0[1]
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.303    25.277 r  key_de/money_1[1]_i_1/O
                         net (fo=1, routed)           0.000    25.277    key_de_n_29
    SLICE_X39Y59         FDCE                                         r  money_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X39Y59         FDCE                                         r  money_1_reg[1]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X39Y59         FDCE (Setup_fdce_C_D)        0.031    14.949    money_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -25.277    
  -------------------------------------------------------------------
                         slack                                -10.328    

Slack (VIOLATED) :        -10.275ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.978ns  (logic 10.590ns (53.008%)  route 9.388ns (46.992%))
  Logic Levels:           36  (CARRY4=23 LUT3=6 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y47         FDPE                                         r  item_price_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.544 f  item_price_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.871     6.415    item_price__0[3]_repN_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.539 r  get_item_num[3]_i_61/O
                         net (fo=2, routed)           0.173     6.712    get_item_num[3]_i_61_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.507     7.344    get_item_num[3]_i_53_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.468 r  get_item_num[3]_i_59/O
                         net (fo=1, routed)           0.000     7.468    get_item_num[3]_i_59_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.018 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.018    get_item_num_reg[3]_i_35_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.132    get_item_num_reg[3]_i_32_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.403 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.556     8.959    get_item_num_reg[3]_i_31_n_3
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.373     9.332 r  get_item_num[3]_i_42/O
                         net (fo=1, routed)           0.000     9.332    get_item_num[3]_i_42_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.865 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.865    get_item_num_reg[3]_i_20_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.001     9.982    get_item_num_reg[3]_i_17_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.139 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.584    10.723    get_item_num_reg[3]_i_16_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.332    11.055 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    11.055    get_item_num[3]_i_30_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.605 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.606    get_item_num_reg[3]_i_11_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.720    get_item_num_reg[3]_i_7_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.529    12.406    get_item_num_reg[3]_i_6_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.735 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.735    get_item_num[3]_i_27_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.285 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.285    get_item_num_reg[3]_i_10_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.399 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.399    get_item_num_reg[3]_i_5_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.556 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=26, routed)          0.593    14.149    get_item_num2[3]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329    14.478 r  get_item_num[1]_i_23/O
                         net (fo=1, routed)           0.000    14.478    get_item_num[1]_i_23_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.011 r  get_item_num_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.011    get_item_num_reg[1]_i_9_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.128 r  get_item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.128    get_item_num_reg[1]_i_5_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.285 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=29, routed)          0.621    15.906    get_item_num2[2]
    SLICE_X43Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    16.694 r  get_item_num_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.694    get_item_num_reg[1]_i_8_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.808    get_item_num_reg[1]_i_4_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=21, routed)          0.666    17.631    get_item_num2[1]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    17.960 r  get_item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    17.960    get_item_num[0]_i_13_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.492 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.492    get_item_num_reg[0]_i_5_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.606 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.606    get_item_num_reg[0]_i_3_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.877 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.390    19.267    get_item_num2[0]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.373    19.640 r  get_item_num[2]_i_3/O
                         net (fo=4, routed)           0.746    20.386    get_item_num[2]_i_3_n_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.510 r  pay_1[3]_i_7_comp/O
                         net (fo=2, routed)           0.797    21.307    pay_1[3]_i_7_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.124    21.431 r  pay_1[3]_i_10_comp/O
                         net (fo=1, routed)           0.000    21.431    pay_1[3]_i_10_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.686 f  pay_1_reg[3]_i_3/O[3]
                         net (fo=13, routed)          0.881    22.566    pay_1_reg[3]_i_3_n_4
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.307    22.873 r  money[7]_i_9/O
                         net (fo=5, routed)           0.752    23.625    money[7]_i_9_n_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.124    23.749 r  money[7]_i_3/O
                         net (fo=1, routed)           0.190    23.939    key_de/money_reg[7][1]
    SLICE_X39Y47         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    24.535 r  key_de/money_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.532    25.066    key_de_n_0
    SLICE_X41Y47         FDCE                                         r  money_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X41Y47         FDCE                                         r  money_reg[7]/C
                         clock pessimism              0.277    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X41Y47         FDCE (Setup_fdce_C_D)       -0.240    14.791    money_reg[7]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -25.066    
  -------------------------------------------------------------------
                         slack                                -10.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y54         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.080     1.666    key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.711 r  key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.711    key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X28Y54         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y54         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X28Y54         FDCE (Hold_fdce_C_D)         0.091     1.548    key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 key_de/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    key_de/clk_IBUF_BUFG
    SLICE_X31Y56         FDCE                                         r  key_de/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.110     1.696    key_de/state__0[0]
    SLICE_X30Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.741 r  key_de/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.741    key_de/state__1[1]
    SLICE_X30Y56         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.829     1.957    key_de/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y56         FDCE (Hold_fdce_C_D)         0.120     1.577    key_de/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.456%)  route 0.112ns (37.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  state_reg[2]/Q
                         net (fo=51, routed)          0.112     1.695    a2/Q[1]
    SLICE_X34Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.740 r  a2/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    a2_n_2
    SLICE_X34Y57         FDCE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X34Y57         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X34Y57         FDCE (Hold_fdce_C_D)         0.121     1.576    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.039%)  route 0.114ns (37.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  state_reg[2]/Q
                         net (fo=51, routed)          0.114     1.697    a2/Q[1]
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.742 r  a2/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    a2_n_3
    SLICE_X34Y57         FDCE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X34Y57         FDCE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X34Y57         FDCE (Hold_fdce_C_D)         0.120     1.575    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.740%)  route 0.349ns (65.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y54         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/Q
                         net (fo=20, routed)          0.349     1.935    key_de/inst/inst/Ps2Interface_i/state_next1
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.980 r  key_de/inst/inst/Ps2Interface_i/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.980    key_de/inst/inst/Ps2Interface_i/counter[2]_i_1_n_0
    SLICE_X28Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.834     1.961    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X28Y48         FDCE (Hold_fdce_C_D)         0.092     1.809    key_de/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.675%)  route 0.350ns (65.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y54         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/Q
                         net (fo=20, routed)          0.350     1.936    key_de/inst/inst/Ps2Interface_i/state_next1
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.981 r  key_de/inst/inst/Ps2Interface_i/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.981    key_de/inst/inst/Ps2Interface_i/counter[1]_i_1_n_0
    SLICE_X28Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.834     1.961    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X28Y48         FDCE (Hold_fdce_C_D)         0.091     1.808    key_de/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.559     1.442    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.132     1.715    key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X30Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X30Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.827     1.955    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X30Y60         FDCE (Hold_fdce_C_D)         0.120     1.575    key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.559     1.442    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.136     1.719    key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X30Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.764 r  key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.764    key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X30Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.827     1.955    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X30Y60         FDCE (Hold_fdce_C_D)         0.121     1.576    key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 c1/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c1/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  c1/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c1/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.128     1.714    c1/shift_reg[2]
    SLICE_X32Y40         FDRE                                         r  c1/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.831     1.958    c1/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c1/shift_reg_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.066     1.524    c1/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.934%)  route 0.130ns (48.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.560     1.443    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.130     1.715    key_de/inst/inst/rx_data[2]
    SLICE_X33Y58         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.828     1.956    key_de/inst/inst/clk
    SLICE_X33Y58         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X33Y58         FDCE (Hold_fdce_C_D)         0.066     1.522    key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y58   flash_sec_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y58   flash_sec_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y59   flash_sec_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y59   flash_sec_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y59   flash_sec_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y59   flash_sec_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y60   flash_sec_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y60   flash_sec_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y60   flash_sec_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   key_de/key_down_reg[43]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   money_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   money_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   item_price_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   item_price_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   item_price_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   item_price_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   item_price_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   item_price_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   item_price_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y58   flash_sec_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y58   flash_sec_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y59   flash_sec_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y59   flash_sec_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y59   flash_sec_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y59   flash_sec_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   flash_sec_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   flash_sec_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   flash_sec_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   flash_sec_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[3]_replica_1/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.456ns (9.954%)  route 4.125ns (90.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         4.125     9.665    btnC2
    SLICE_X47Y50         FDPE                                         f  item_price_reg[3]_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X47Y50         FDPE                                         r  item_price_reg[3]_replica_1/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    14.565    item_price_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.456ns (10.268%)  route 3.985ns (89.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         3.985     9.525    sev_seg/btnC2
    SLICE_X47Y52         FDCE                                         f  sev_seg/clk_divider_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.439    14.780    sev_seg/clk_IBUF_BUFG
    SLICE_X47Y52         FDCE                                         r  sev_seg/clk_divider_reg[0]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    sev_seg/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.456ns (10.268%)  route 3.985ns (89.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         3.985     9.525    sev_seg/btnC2
    SLICE_X47Y52         FDCE                                         f  sev_seg/clk_divider_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.439    14.780    sev_seg/clk_IBUF_BUFG
    SLICE_X47Y52         FDCE                                         r  sev_seg/clk_divider_reg[1]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    sev_seg/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.456ns (10.268%)  route 3.985ns (89.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         3.985     9.525    sev_seg/btnC2
    SLICE_X47Y52         FDCE                                         f  sev_seg/clk_divider_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.439    14.780    sev_seg/clk_IBUF_BUFG
    SLICE_X47Y52         FDCE                                         r  sev_seg/clk_divider_reg[2]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    sev_seg/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.456ns (10.268%)  route 3.985ns (89.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         3.985     9.525    sev_seg/btnC2
    SLICE_X47Y52         FDCE                                         f  sev_seg/clk_divider_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.439    14.780    sev_seg/clk_IBUF_BUFG
    SLICE_X47Y52         FDCE                                         r  sev_seg/clk_divider_reg[3]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.519    sev_seg/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.456ns (10.382%)  route 3.936ns (89.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         3.936     9.476    sev_seg/btnC2
    SLICE_X47Y53         FDCE                                         f  sev_seg/clk_divider_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438    14.779    sev_seg/clk_IBUF_BUFG
    SLICE_X47Y53         FDCE                                         r  sev_seg/clk_divider_reg[4]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y53         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    sev_seg/clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.456ns (10.382%)  route 3.936ns (89.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         3.936     9.476    sev_seg/btnC2
    SLICE_X47Y53         FDCE                                         f  sev_seg/clk_divider_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438    14.779    sev_seg/clk_IBUF_BUFG
    SLICE_X47Y53         FDCE                                         r  sev_seg/clk_divider_reg[5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y53         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    sev_seg/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.456ns (10.382%)  route 3.936ns (89.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         3.936     9.476    sev_seg/btnC2
    SLICE_X47Y53         FDCE                                         f  sev_seg/clk_divider_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438    14.779    sev_seg/clk_IBUF_BUFG
    SLICE_X47Y53         FDCE                                         r  sev_seg/clk_divider_reg[6]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y53         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    sev_seg/clk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.456ns (10.382%)  route 3.936ns (89.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         3.936     9.476    sev_seg/btnC2
    SLICE_X47Y53         FDCE                                         f  sev_seg/clk_divider_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438    14.779    sev_seg/clk_IBUF_BUFG
    SLICE_X47Y53         FDCE                                         r  sev_seg/clk_divider_reg[7]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y53         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    sev_seg/clk_divider_reg[7]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.456ns (11.140%)  route 3.637ns (88.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         3.637     9.178    sev_seg/btnC2
    SLICE_X47Y54         FDCE                                         f  sev_seg/clk_divider_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.438    14.779    sev_seg/clk_IBUF_BUFG
    SLICE_X47Y54         FDCE                                         r  sev_seg/clk_divider_reg[10]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.518    sev_seg/clk_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[114]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.834%)  route 0.213ns (60.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         0.213     1.799    key_de/btnC2
    SLICE_X33Y47         FDCE                                         f  key_de/key_down_reg[114]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.833     1.960    key_de/clk_IBUF_BUFG
    SLICE_X33Y47         FDCE                                         r  key_de/key_down_reg[114]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.371    key_de/key_down_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[118]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.834%)  route 0.213ns (60.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         0.213     1.799    key_de/btnC2
    SLICE_X33Y47         FDCE                                         f  key_de/key_down_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.833     1.960    key_de/clk_IBUF_BUFG
    SLICE_X33Y47         FDCE                                         r  key_de/key_down_reg[118]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.371    key_de/key_down_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[48]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.415%)  route 0.488ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         0.488     2.074    key_de/btnC2
    SLICE_X34Y51         FDCE                                         f  key_de/key_down_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.829     1.957    key_de/clk_IBUF_BUFG
    SLICE_X34Y51         FDCE                                         r  key_de/key_down_reg[48]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    key_de/key_down_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[50]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.415%)  route 0.488ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         0.488     2.074    key_de/btnC2
    SLICE_X34Y51         FDCE                                         f  key_de/key_down_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.829     1.957    key_de/clk_IBUF_BUFG
    SLICE_X34Y51         FDCE                                         r  key_de/key_down_reg[50]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    key_de/key_down_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[63]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.415%)  route 0.488ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         0.488     2.074    key_de/btnC2
    SLICE_X34Y51         FDCE                                         f  key_de/key_down_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.829     1.957    key_de/clk_IBUF_BUFG
    SLICE_X34Y51         FDCE                                         r  key_de/key_down_reg[63]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    key_de/key_down_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[91]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.415%)  route 0.488ns (77.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         0.488     2.074    key_de/btnC2
    SLICE_X35Y51         FDCE                                         f  key_de/key_down_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.829     1.957    key_de/clk_IBUF_BUFG
    SLICE_X35Y51         FDCE                                         r  key_de/key_down_reg[91]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    key_de/key_down_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.651%)  route 0.510ns (78.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         0.510     2.096    key_de/btnC2
    SLICE_X33Y50         FDCE                                         f  key_de/key_down_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.830     1.958    key_de/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  key_de/key_down_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    key_de/key_down_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[51]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.651%)  route 0.510ns (78.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         0.510     2.096    key_de/btnC2
    SLICE_X33Y50         FDCE                                         f  key_de/key_down_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.830     1.958    key_de/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  key_de/key_down_reg[51]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    key_de/key_down_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[52]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.651%)  route 0.510ns (78.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         0.510     2.096    key_de/btnC2
    SLICE_X33Y50         FDCE                                         f  key_de/key_down_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.830     1.958    key_de/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  key_de/key_down_reg[52]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    key_de/key_down_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[59]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.651%)  route 0.510ns (78.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  c2/pb_out_reg/Q
                         net (fo=387, routed)         0.510     2.096    key_de/btnC2
    SLICE_X33Y50         FDCE                                         f  key_de/key_down_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.830     1.958    key_de/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  key_de/key_down_reg[59]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    key_de/key_down_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.474    





