`timescale 1ns / 1ps

module TOP(CLK,CLR,start,stopa,stopb,pause,MainLight,SubLight,AN,Seg);
    input CLK,CLR,start,stopa,stopb,pause;      //è¾“å…¥çš„å˜é‡ï¼Œä¸ä¹¦æœ¬ä¸€è‡?
    output [2:0] MainLight,SubLight;            //è¾“å‡ºçš„ä¸»æ¬¡çº¢ç»¿ç¯çŠ¶æ?ï¼Œé«˜ä½åˆ°ä½ä½ä¾æ¬¡è¡¨ç¤ºçº¢é»„ç»¿
    output [3:0] AN;                            //æ•°ç ç®¡ä½é€?
    output [7:0] Seg;                           //æ•°ç ç®¡æ®µé€?
    
    wire [7:0]data_main,data_sub;
    wire [15:0]data_out;
    wire clk_1s;
    
    Fdiv div (CLR,32'd12500000,CLK,clk_1s);
	Light light (clk_1s,CLR,start,stopa,stopb,pause,MainLight,SubLight,data_main,data_sub);
	decoder bin_bcd1 (data_main,data_out[15:8]);
	decoder bin_bcd2 (data_sub,data_out[7:0]);
	scan_data show (reset,data_out,clk,AN,Seg);
endmodule

module Light(clk_1s,CLR,start,stopa,stopb,pause,MainLight,SubLight,data_main,data_sub);
    input clk_1s,CLR,start,stopa,stopb,pause;   //è¾“å…¥çš„å˜é‡ï¼Œä¸ä¹¦æœ¬ä¸€è‡?
    output reg[2:0] MainLight,SubLight;         //è¾“å‡ºçš„ä¸»æ¬¡çº¢ç»¿ç¯çŠ¶æ?ï¼Œé«˜ä½åˆ°ä½ä½ä¾æ¬¡è¡¨ç¤ºçº¢é»„ç»¿
	output reg [7:0] data_main,data_sub;        
    reg [7:0] clock;

    initial begin
        {data_main,data_sub} <= 16'b1010101010101010;
        clock <= 8'd70;
        MainLight <= 0;
        SubLight <= 0;
    end

    always@(posedge clk_1s or posedge CLR  or posedge stopa or posedge stopb or posedge pause)begin
        if(CLR)begin                                //reset
            {data_main,data_sub} <= 16'b1010101010101010;
            clock <= 8'd70;
            MainLight <= 3'b100;                    
            SubLight <= 3'b100;
        end else if(stopa)begin                     //ä¸»å¹²é“å¯„äº?
            {data_main,data_sub} <= 16'hffff;
            clock <= 8'd70;
            MainLight <= 3'b100;
            SubLight <= 3'b001;
        end else if(stopb)begin                     //æ¬¡å¹²é“å¯„äº?
            {data_main,data_sub} <= 16'hffff;
            clock <= 8'd70;
            MainLight <= 3'b001;
            SubLight <= 3'b100;
        end else if(pause)begin                     //pause
            {data_main,data_sub} <= {data_main,data_sub};
            clock <= clock;
        end else if(start)begin
            if(clock == 70)begin                    //status1
                clock <= clock - 1;
                MainLight <= 3'b001;    
                SubLight <= 3'b100;
                data_main <= 8'd35;
                data_sub <= 8'd40;
            end if (clock == 35)begin               //status2
                clock <= clock - 1;
                MainLight <= 3'b010;
                SubLight <= 3'b100;
                data_main <= 8'd5;
                data_sub <= data_sub - 1;
            end else if(clock == 30)begin           //status3
                clock <= clock - 1;
                MainLight <= 3'b100;
                SubLight <= 3'b001;
                data_main <= 8'd30;
                data_sub <= 8'd25;
            end else if(clock == 5)begin            //status4
                clock <= clock - 1;
                MainLight <= 3'b100;
                SubLight <= 3'b010;
                data_main <= data_main -1;
                data_sub <= 8'd5;
            end else if(clock == 1)begin            //å›åˆ°åˆå§‹çŠ¶æ??
                clock <= 70;
                data_main <= data_main - 1;
                data_sub <= data_sub - 1;
            end else                                //ä¸­é—´çŠ¶æ??
            begin
                clock <= clock - 1;
                data_main <= data_main - 1;
                data_sub <= data_sub - 1;
            end
        end
    end
endmodule