TimeQuest Timing Analyzer report for gpio
Wed Nov 29 21:34:25 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Ram_C'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'Ram_C'
 15. Slow Model Minimum Pulse Width: 'Ram_C'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'Ram_C'
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'Ram_C'
 32. Fast Model Minimum Pulse Width: 'Ram_C'
 33. Fast Model Minimum Pulse Width: 'CLOCK_50'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; gpio                                               ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
; Ram_C      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Ram_C }    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 213.36 MHz ; 200.0 MHz       ; Ram_C      ; limit due to high minimum pulse width violation (tch) ;
; 213.86 MHz ; 213.86 MHz      ; CLOCK_50   ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; Ram_C    ; -3.687 ; -189.454      ;
; CLOCK_50 ; -3.676 ; -245.870      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.391 ; 0.000         ;
; Ram_C    ; 0.540 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; Ram_C    ; -2.000 ; -331.000           ;
; CLOCK_50 ; -1.380 ; -85.380            ;
+----------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Ram_C'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.687 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.651      ;
; -3.687 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.651      ;
; -3.687 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.651      ;
; -3.687 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.651      ;
; -3.687 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.651      ;
; -3.687 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.651      ;
; -3.613 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.580      ;
; -3.613 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.580      ;
; -3.613 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.580      ;
; -3.613 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.580      ;
; -3.613 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.580      ;
; -3.613 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.580      ;
; -3.376 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.343      ;
; -3.376 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.343      ;
; -3.376 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.343      ;
; -3.376 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.343      ;
; -3.376 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.343      ;
; -3.376 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.343      ;
; -3.370 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.337      ;
; -3.370 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.337      ;
; -3.370 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.337      ;
; -3.370 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.337      ;
; -3.370 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.337      ;
; -3.370 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.337      ;
; -3.369 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.336      ;
; -3.369 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.336      ;
; -3.369 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.336      ;
; -3.369 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.336      ;
; -3.369 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.336      ;
; -3.369 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.336      ;
; -3.365 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.332      ;
; -3.365 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.332      ;
; -3.365 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.332      ;
; -3.365 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.332      ;
; -3.365 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.332      ;
; -3.365 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.332      ;
; -3.364 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.331      ;
; -3.364 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.331      ;
; -3.364 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.331      ;
; -3.364 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.331      ;
; -3.364 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.331      ;
; -3.364 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.331      ;
; -3.363 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.330      ;
; -3.363 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.330      ;
; -3.363 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.330      ;
; -3.363 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.330      ;
; -3.363 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.330      ;
; -3.363 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.330      ;
; -3.362 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.329      ;
; -3.362 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.329      ;
; -3.362 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.329      ;
; -3.362 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.329      ;
; -3.362 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.329      ;
; -3.362 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.329      ;
; -3.361 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.328      ;
; -3.361 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.328      ;
; -3.361 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.328      ;
; -3.361 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.328      ;
; -3.361 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.328      ;
; -3.361 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.328      ;
; -3.358 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.325      ;
; -3.358 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.325      ;
; -3.358 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.325      ;
; -3.358 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.325      ;
; -3.358 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.325      ;
; -3.358 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.325      ;
; -3.134 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.098      ;
; -3.134 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.098      ;
; -3.134 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.098      ;
; -3.134 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.098      ;
; -3.134 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.098      ;
; -3.134 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.098      ;
; -3.132 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.096      ;
; -3.132 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.096      ;
; -3.132 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.096      ;
; -3.132 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.096      ;
; -3.132 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.096      ;
; -3.132 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.096      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg8    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg7    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg8    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg8    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg8    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg8    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg8    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg7    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg7    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg7    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg7    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.124 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg7    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.091      ;
; -3.122 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.086      ;
; -3.122 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.086      ;
; -3.122 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.086      ;
; -3.122 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.086      ;
; -3.122 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.086      ;
; -3.122 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.086      ;
; -3.118 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg3    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.085      ;
; -3.118 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg11 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 4.082      ;
; -3.118 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg3    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.085      ;
; -3.118 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg3    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 4.085      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                   ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -3.676 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.698      ;
; -3.676 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.698      ;
; -3.676 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.698      ;
; -3.664 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.698      ;
; -3.661 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 4.684      ;
; -3.661 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 4.684      ;
; -3.642 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.677      ;
; -3.642 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.677      ;
; -3.642 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.677      ;
; -3.641 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 4.667      ;
; -3.641 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 4.667      ;
; -3.641 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 4.667      ;
; -3.636 ; fsm:f|datapath:d0|col_four[3]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.658      ;
; -3.636 ; fsm:f|datapath:d0|col_four[3]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.658      ;
; -3.636 ; fsm:f|datapath:d0|col_four[3]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.658      ;
; -3.627 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.663      ;
; -3.627 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.663      ;
; -3.626 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 4.653      ;
; -3.626 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 4.653      ;
; -3.621 ; fsm:f|datapath:d0|col_four[3]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 4.644      ;
; -3.621 ; fsm:f|datapath:d0|col_four[3]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 4.644      ;
; -3.610 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.644      ;
; -3.570 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.591      ;
; -3.570 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.591      ;
; -3.570 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.591      ;
; -3.555 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.577      ;
; -3.555 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.577      ;
; -3.553 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 4.579      ;
; -3.553 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 4.579      ;
; -3.553 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 4.579      ;
; -3.544 ; fsm:f|datapath:d0|col_four[5]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.566      ;
; -3.544 ; fsm:f|datapath:d0|col_four[5]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.566      ;
; -3.544 ; fsm:f|datapath:d0|col_four[5]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.566      ;
; -3.538 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 4.565      ;
; -3.538 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 4.565      ;
; -3.533 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.567      ;
; -3.529 ; fsm:f|datapath:d0|col_four[5]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 4.552      ;
; -3.529 ; fsm:f|datapath:d0|col_four[5]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 4.552      ;
; -3.523 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.558      ;
; -3.523 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.558      ;
; -3.523 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.558      ;
; -3.516 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.537      ;
; -3.516 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.537      ;
; -3.516 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.537      ;
; -3.508 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.544      ;
; -3.508 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.544      ;
; -3.501 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.523      ;
; -3.501 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.523      ;
; -3.467 ; fsm:f|datapath:d0|col_two[3]   ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 4.505      ;
; -3.465 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 4.504      ;
; -3.451 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 4.499      ;
; -3.439 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.460      ;
; -3.439 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.460      ;
; -3.439 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.460      ;
; -3.436 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_four[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.485      ;
; -3.436 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_four[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.485      ;
; -3.436 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_four[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.485      ;
; -3.436 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_four[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.485      ;
; -3.424 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.446      ;
; -3.424 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.446      ;
; -3.414 ; fsm:f|datapath:d0|col_four[4]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.436      ;
; -3.414 ; fsm:f|datapath:d0|col_four[4]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.436      ;
; -3.414 ; fsm:f|datapath:d0|col_four[4]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.436      ;
; -3.411 ; fsm:f|datapath:d0|col_one[5]   ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 4.437      ;
; -3.411 ; fsm:f|datapath:d0|col_one[5]   ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 4.437      ;
; -3.411 ; fsm:f|datapath:d0|col_one[5]   ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 4.437      ;
; -3.399 ; fsm:f|datapath:d0|col_four[4]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 4.422      ;
; -3.399 ; fsm:f|datapath:d0|col_four[4]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 4.422      ;
; -3.396 ; fsm:f|datapath:d0|col_one[5]   ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 4.423      ;
; -3.396 ; fsm:f|datapath:d0|col_one[5]   ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 4.423      ;
; -3.395 ; fsm:f|datapath:d0|col_five[5]  ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.429      ;
; -3.394 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_out[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 4.442      ;
; -3.389 ; fsm:f|datapath:d0|col_zero[5]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.424      ;
; -3.389 ; fsm:f|datapath:d0|col_zero[5]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.424      ;
; -3.389 ; fsm:f|datapath:d0|col_zero[5]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.424      ;
; -3.377 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 4.416      ;
; -3.374 ; fsm:f|datapath:d0|col_zero[5]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.410      ;
; -3.374 ; fsm:f|datapath:d0|col_zero[5]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.410      ;
; -3.350 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.385      ;
; -3.346 ; fsm:f|datapath:d0|col_store[1] ; fsm:f|datapath:d0|col_four[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 4.396      ;
; -3.346 ; fsm:f|datapath:d0|col_store[1] ; fsm:f|datapath:d0|col_four[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 4.396      ;
; -3.346 ; fsm:f|datapath:d0|col_store[1] ; fsm:f|datapath:d0|col_four[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 4.396      ;
; -3.346 ; fsm:f|datapath:d0|col_store[1] ; fsm:f|datapath:d0|col_four[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 4.396      ;
; -3.345 ; fsm:f|datapath:d0|col_six[5]   ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.366      ;
; -3.345 ; fsm:f|datapath:d0|col_six[5]   ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.366      ;
; -3.345 ; fsm:f|datapath:d0|col_six[5]   ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.366      ;
; -3.339 ; fsm:f|datapath:d0|col_store[6] ; fsm:f|datapath:d0|col_out[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.376      ;
; -3.339 ; fsm:f|datapath:d0|col_store[6] ; fsm:f|datapath:d0|col_out[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.376      ;
; -3.339 ; fsm:f|datapath:d0|col_store[6] ; fsm:f|datapath:d0|col_out[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.376      ;
; -3.339 ; fsm:f|datapath:d0|col_store[6] ; fsm:f|datapath:d0|col_out[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.376      ;
; -3.332 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 4.380      ;
; -3.330 ; fsm:f|datapath:d0|col_six[5]   ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.352      ;
; -3.330 ; fsm:f|datapath:d0|col_six[5]   ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 4.352      ;
; -3.327 ; fsm:f|datapath:d0|col_six[3]   ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.348      ;
; -3.327 ; fsm:f|datapath:d0|col_six[3]   ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.348      ;
; -3.327 ; fsm:f|datapath:d0|col_six[3]   ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 4.348      ;
; -3.327 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_out[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 4.374      ;
; -3.327 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_out[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 4.374      ;
; -3.327 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_out[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 4.374      ;
; -3.327 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_out[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 4.374      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                             ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; fsm:f|datapath:d0|col_store[7]                      ; fsm:f|datapath:d0|col_store[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_five[3]                       ; fsm:f|datapath:d0|col_five[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_five[4]                       ; fsm:f|datapath:d0|col_five[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_five[5]                       ; fsm:f|datapath:d0|col_five[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_four[3]                       ; fsm:f|datapath:d0|col_four[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_four[4]                       ; fsm:f|datapath:d0|col_four[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_four[5]                       ; fsm:f|datapath:d0|col_four[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_two[3]                        ; fsm:f|datapath:d0|col_two[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_two[4]                        ; fsm:f|datapath:d0|col_two[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_two[5]                        ; fsm:f|datapath:d0|col_two[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_two[6]                        ; fsm:f|datapath:d0|col_two[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_three[3]                      ; fsm:f|datapath:d0|col_three[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_three[4]                      ; fsm:f|datapath:d0|col_three[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_three[5]                      ; fsm:f|datapath:d0|col_three[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_six[3]                        ; fsm:f|datapath:d0|col_six[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_six[4]                        ; fsm:f|datapath:d0|col_six[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_six[5]                        ; fsm:f|datapath:d0|col_six[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_seven[3]                      ; fsm:f|datapath:d0|col_seven[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_seven[4]                      ; fsm:f|datapath:d0|col_seven[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_seven[5]                      ; fsm:f|datapath:d0|col_seven[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_2 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|control:c0|current_state.S_DRAW_2             ; fsm:f|control:c0|current_state.S_DRAW_2             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_zero[3]                       ; fsm:f|datapath:d0|col_zero[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_zero[4]                       ; fsm:f|datapath:d0|col_zero[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_one[3]                        ; fsm:f|datapath:d0|col_one[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_one[4]                        ; fsm:f|datapath:d0|col_one[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_one[5]                        ; fsm:f|datapath:d0|col_one[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_one[6]                        ; fsm:f|datapath:d0|col_one[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_zero[6]                       ; fsm:f|datapath:d0|col_zero[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|control:c0|current_state.S_DRAW_1             ; fsm:f|control:c0|current_state.S_DRAW_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|not_set                           ; fsm:f|datapath:d0|not_set                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|col_zero[5]                       ; fsm:f|datapath:d0|col_zero[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|datapath:d0|valid                             ; fsm:f|datapath:d0|valid                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; Main_C[27]                                          ; Main_C[27]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.547 ; fsm:f|datapath:d0|col_six[3]                        ; fsm:f|datapath:d0|col_six[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.552 ; fsm:f|datapath:d0|col_six[3]                        ; fsm:f|datapath:d0|col_six[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.563 ; fsm:f|datapath:d0|col_seven[3]                      ; fsm:f|datapath:d0|col_seven[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.829      ;
; 0.567 ; fsm:f|datapath:d0|col_seven[3]                      ; fsm:f|datapath:d0|col_seven[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.833      ;
; 0.723 ; fsm:f|datapath:d0|col_zero[4]                       ; fsm:f|datapath:d0|col_zero[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.989      ;
; 0.726 ; fsm:f|datapath:d0|col_five[4]                       ; fsm:f|datapath:d0|col_five[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.992      ;
; 0.726 ; fsm:f|datapath:d0|col_zero[3]                       ; fsm:f|datapath:d0|col_zero[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.992      ;
; 0.734 ; fsm:f|datapath:d0|col_five[3]                       ; fsm:f|datapath:d0|col_five[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.000      ;
; 0.770 ; fsm:f|datapath:d0|col_one[3]                        ; fsm:f|datapath:d0|col_one[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.036      ;
; 0.771 ; fsm:f|datapath:d0|col_one[3]                        ; fsm:f|datapath:d0|col_one[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.037      ;
; 0.801 ; Main_C[7]                                           ; Main_C[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; Main_C[11]                                          ; Main_C[11]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; Main_C[12]                                          ; Main_C[12]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; Main_C[25]                                          ; Main_C[25]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; fsm:f|control:c0|current_state.S_DRAW_1             ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_2      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; Main_C[23]                                          ; Main_C[23]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Main_C[9]                                           ; Main_C[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; fsm:f|control:c0|current_state.S_DRAW_2             ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.809 ; Main_C[16]                                          ; Main_C[16]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; Main_C[18]                                          ; Main_C[18]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.814 ; Main_C[21]                                          ; Main_C[21]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; Main_C[0]                                           ; Main_C[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.815 ; Main_C[2]                                           ; Main_C[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.815 ; Main_C[5]                                           ; Main_C[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.831 ; fsm:f|datapath:d0|col_seven[4]                      ; fsm:f|datapath:d0|col_out[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.835 ; fsm:f|datapath:d0|col_seven[3]                      ; fsm:f|datapath:d0|col_out[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.836 ; fsm:f|datapath:d0|col_seven[4]                      ; fsm:f|datapath:d0|col_seven[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.102      ;
; 0.837 ; Main_C[6]                                           ; Main_C[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; Main_C[17]                                          ; Main_C[17]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; Main_C[19]                                          ; Main_C[19]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.842 ; Main_C[8]                                           ; Main_C[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; Main_C[10]                                          ; Main_C[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; Main_C[24]                                          ; Main_C[24]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; Main_C[26]                                          ; Main_C[26]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; Main_C[22]                                          ; Main_C[22]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; fsm:f|datapath:d0|col_seven[5]                      ; fsm:f|datapath:d0|col_out[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.110      ;
; 0.847 ; Main_C[1]                                           ; Main_C[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.847 ; Main_C[3]                                           ; Main_C[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.847 ; Main_C[4]                                           ; Main_C[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.853 ; fsm:f|datapath:d0|col_two[3]                        ; fsm:f|datapath:d0|col_two[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.856 ; fsm:f|datapath:d0|col_two[3]                        ; fsm:f|datapath:d0|col_two[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.122      ;
; 0.861 ; fsm:f|datapath:d0|col_three[3]                      ; fsm:f|datapath:d0|col_three[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.127      ;
; 0.862 ; fsm:f|datapath:d0|col_three[3]                      ; fsm:f|datapath:d0|col_three[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.128      ;
; 0.931 ; fsm:f|datapath:d0|col_two[5]                        ; fsm:f|datapath:d0|col_two[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.197      ;
; 0.952 ; fsm:f|datapath:d0|col_three[4]                      ; fsm:f|datapath:d0|col_three[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.218      ;
; 0.953 ; fsm:f|datapath:d0|col_zero[5]                       ; fsm:f|datapath:d0|col_zero[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.219      ;
; 0.960 ; fsm:f|datapath:d0|col_seven[6]                      ; fsm:f|datapath:d0|col_out[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.225      ;
; 0.984 ; fsm:f|datapath:d0|valid                             ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.251      ;
; 0.991 ; fsm:f|datapath:d0|col_one[4]                        ; fsm:f|datapath:d0|col_one[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.257      ;
; 0.997 ; fsm:f|datapath:d0|col_four[4]                       ; fsm:f|datapath:d0|col_four[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 1.007 ; fsm:f|datapath:d0|col_five[3]                       ; fsm:f|datapath:d0|col_five[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.273      ;
; 1.031 ; fsm:f|datapath:d0|col_zero[3]                       ; fsm:f|datapath:d0|col_zero[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.040 ; fsm:f|datapath:d0|col_six[4]                        ; fsm:f|datapath:d0|col_six[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.306      ;
; 1.055 ; fsm:f|datapath:d0|col_three[6]                      ; fsm:f|datapath:d0|col_three[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.321      ;
; 1.069 ; fsm:f|datapath:d0|col_four[4]                       ; fsm:f|datapath:d0|col_four[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.335      ;
; 1.075 ; fsm:f|datapath:d0|col_two[4]                        ; fsm:f|datapath:d0|col_two[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.341      ;
; 1.087 ; fsm:f|datapath:d0|col_zero[4]                       ; fsm:f|datapath:d0|col_zero[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.353      ;
; 1.184 ; Main_C[7]                                           ; Main_C[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; Main_C[11]                                          ; Main_C[12]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; Main_C[25]                                          ; Main_C[26]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.188 ; Main_C[23]                                          ; Main_C[24]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; Main_C[9]                                           ; Main_C[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.192 ; Main_C[16]                                          ; Main_C[17]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; Main_C[18]                                          ; Main_C[19]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.198 ; Main_C[0]                                           ; Main_C[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.464      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Ram_C'                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.540 ; address[6]                                                                                           ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.806      ;
; 0.686 ; address[0]                                                                                           ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg0   ; Ram_C        ; Ram_C       ; 0.000        ; 0.063      ; 0.983      ;
; 0.821 ; address[1]                                                                                           ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; address[4]                                                                                           ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.087      ;
; 0.836 ; address[5]                                                                                           ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.102      ;
; 0.861 ; address[3]                                                                                           ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.127      ;
; 0.861 ; address[0]                                                                                           ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.127      ;
; 0.862 ; address[2]                                                                                           ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.128      ;
; 0.945 ; address[3]                                                                                           ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg3   ; Ram_C        ; Ram_C       ; 0.000        ; 0.063      ; 1.242      ;
; 0.976 ; address[4]                                                                                           ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg4   ; Ram_C        ; Ram_C       ; 0.000        ; 0.063      ; 1.273      ;
; 1.204 ; address[1]                                                                                           ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.470      ;
; 1.222 ; address[5]                                                                                           ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.488      ;
; 1.234 ; address[0]                                                                                           ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; Ram_C        ; Ram_C       ; 0.000        ; 0.060      ; 1.528      ;
; 1.237 ; address[3]                                                                                           ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; Ram_C        ; Ram_C       ; 0.000        ; 0.060      ; 1.531      ;
; 1.246 ; address[5]                                                                                           ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; Ram_C        ; Ram_C       ; 0.000        ; 0.060      ; 1.540      ;
; 1.247 ; address[0]                                                                                           ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.513      ;
; 1.247 ; address[3]                                                                                           ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.513      ;
; 1.248 ; address[2]                                                                                           ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.514      ;
; 1.257 ; address[2]                                                                                           ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; Ram_C        ; Ram_C       ; 0.000        ; 0.060      ; 1.551      ;
; 1.275 ; address[1]                                                                                           ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.541      ;
; 1.277 ; address[4]                                                                                           ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; Ram_C        ; Ram_C       ; 0.000        ; 0.060      ; 1.571      ;
; 1.296 ; address[4]                                                                                           ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.562      ;
; 1.318 ; address[0]                                                                                           ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.584      ;
; 1.319 ; address[2]                                                                                           ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.585      ;
; 1.346 ; address[1]                                                                                           ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.612      ;
; 1.367 ; address[4]                                                                                           ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.633      ;
; 1.389 ; address[0]                                                                                           ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.655      ;
; 1.406 ; address[3]                                                                                           ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.672      ;
; 1.460 ; address[0]                                                                                           ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.726      ;
; 1.473 ; address[1]                                                                                           ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg1   ; Ram_C        ; Ram_C       ; 0.000        ; 0.063      ; 1.770      ;
; 1.477 ; address[3]                                                                                           ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.743      ;
; 1.478 ; address[2]                                                                                           ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.744      ;
; 1.492 ; address[1]                                                                                           ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; Ram_C        ; Ram_C       ; 0.000        ; 0.060      ; 1.786      ;
; 1.505 ; address[1]                                                                                           ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.771      ;
; 1.516 ; address[0]                                                                                           ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.782      ;
; 1.516 ; address[0]                                                                                           ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.782      ;
; 1.540 ; address[2]                                                                                           ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg2   ; Ram_C        ; Ram_C       ; 0.000        ; 0.063      ; 1.837      ;
; 1.549 ; address[2]                                                                                           ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.815      ;
; 1.576 ; address[1]                                                                                           ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.842      ;
; 1.605 ; address[3]                                                                                           ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.871      ;
; 1.605 ; address[3]                                                                                           ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.871      ;
; 1.605 ; address[3]                                                                                           ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.871      ;
; 1.697 ; address[1]                                                                                           ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.963      ;
; 1.804 ; address[5]                                                                                           ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg5   ; Ram_C        ; Ram_C       ; 0.000        ; 0.063      ; 2.101      ;
; 1.869 ; address[6]                                                                                           ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; address[6]                                                                                           ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; address[6]                                                                                           ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; address[6]                                                                                           ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; address[6]                                                                                           ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.135      ;
; 1.869 ; address[6]                                                                                           ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.135      ;
; 1.913 ; address[2]                                                                                           ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.179      ;
; 1.913 ; address[2]                                                                                           ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.179      ;
; 1.991 ; address[5]                                                                                           ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.257      ;
; 1.991 ; address[5]                                                                                           ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.257      ;
; 1.991 ; address[5]                                                                                           ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.257      ;
; 1.991 ; address[5]                                                                                           ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.257      ;
; 1.991 ; address[5]                                                                                           ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.257      ;
; 2.008 ; fsm:f|datapath:d0|col_out[4]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.464      ; 2.706      ;
; 2.027 ; fsm:f|datapath:d0|col_out[4]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.464      ; 2.725      ;
; 2.049 ; fsm:f|control:c0|current_state.S_DRAW_1                                                              ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.748      ;
; 2.064 ; fsm:f|control:c0|current_state.S_DRAW_1                                                              ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.763      ;
; 2.098 ; address[4]                                                                                           ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.364      ;
; 2.098 ; address[4]                                                                                           ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.364      ;
; 2.098 ; address[4]                                                                                           ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.364      ;
; 2.098 ; address[4]                                                                                           ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 2.364      ;
; 2.109 ; fsm:f|datapath:d0|col_out[0]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.808      ;
; 2.118 ; fsm:f|datapath:d0|col_out[5]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.817      ;
; 2.128 ; fsm:f|datapath:d0|col_out[0]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.827      ;
; 2.137 ; fsm:f|datapath:d0|col_out[5]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.836      ;
; 2.152 ; fsm:f|datapath:d0|col_out[1]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.851      ;
; 2.171 ; fsm:f|datapath:d0|col_out[1]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.870      ;
; 2.187 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_1                                                       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.886      ;
; 2.195 ; fsm:f|datapath:d0|col_out[6]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.894      ;
; 2.202 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_1                                                       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.901      ;
; 2.214 ; fsm:f|datapath:d0|col_out[6]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.913      ;
; 2.230 ; fsm:f|datapath:d0|col_out[4]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 2.929      ;
; 2.289 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1                                                  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.463      ; 2.986      ;
; 2.304 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1                                                  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.463      ; 3.001      ;
; 2.331 ; fsm:f|datapath:d0|col_out[0]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.466      ; 3.031      ;
; 2.340 ; fsm:f|datapath:d0|col_out[5]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.466      ; 3.040      ;
; 2.374 ; fsm:f|datapath:d0|col_out[1]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.466      ; 3.074      ;
; 2.376 ; fsm:f|datapath:d0|col_out[3]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.464      ; 3.074      ;
; 2.395 ; fsm:f|datapath:d0|col_out[3]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.464      ; 3.093      ;
; 2.417 ; fsm:f|datapath:d0|col_out[6]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.466      ; 3.117      ;
; 2.499 ; fsm:f|datapath:d0|col_out[2]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.464      ; 3.197      ;
; 2.518 ; fsm:f|datapath:d0|col_out[2]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.464      ; 3.216      ;
; 2.542 ; address[0]                                                                                           ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; Ram_C        ; Ram_C       ; 0.000        ; 0.062      ; 2.838      ;
; 2.561 ; address[0]                                                                                           ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; 0.062      ; 2.857      ;
; 2.598 ; fsm:f|datapath:d0|col_out[3]                                                                         ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.465      ; 3.297      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a2~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg2  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg3  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a4~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a5~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg5  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a6~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a7~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg7  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a8~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg8  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a9~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg9  ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 0.000        ; -0.025     ; 2.854      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Ram_C'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a16~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a16~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a17~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a17~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a18~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a18~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[10]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[10]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[11]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[11]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[12]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[12]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[13]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[13]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[14]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[14]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[15]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[15]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[16]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[16]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[17]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[17]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[18]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[18]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[19]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[19]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[20]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[20]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[21]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[21]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[22]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[22]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[23]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[23]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[24]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[24]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[25]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[25]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[26]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[26]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[27]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[27]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[6]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[6]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[7]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[7]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[8]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[8]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[9]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[9]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Ram_C                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Ram_C                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_DRAW_1             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_DRAW_1             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_DRAW_2             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_DRAW_2             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_1      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_2      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_2      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_out[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_out[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_out[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_out[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_out[2]                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 6.688 ; 6.688 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 6.688 ; 6.688 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 4.555 ; 4.555 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 6.068 ; 6.068 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.928 ; 4.928 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.080 ; 4.080 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 3.962 ; 3.962 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 4.928 ; 4.928 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 4.112 ; 4.112 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 4.554 ; 4.554 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 3.084 ; 3.084 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 3.893 ; 3.893 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; Ram_C      ; 4.762 ; 4.762 ; Rise       ; Ram_C           ;
;  KEY[1]   ; Ram_C      ; 4.762 ; 4.762 ; Rise       ; Ram_C           ;
;  KEY[2]   ; Ram_C      ; 4.644 ; 4.644 ; Rise       ; Ram_C           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.762 ; -3.762 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -5.220 ; -5.220 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -4.099 ; -4.099 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -3.762 ; -3.762 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.344  ; 0.344  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.733 ; -0.733 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.171  ; 0.171  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.185 ; -0.185 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.297  ; 0.297  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.051 ; -0.051 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.016  ; 0.016  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.344  ; 0.344  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; Ram_C      ; -4.414 ; -4.414 ; Rise       ; Ram_C           ;
;  KEY[1]   ; Ram_C      ; -4.434 ; -4.434 ; Rise       ; Ram_C           ;
;  KEY[2]   ; Ram_C      ; -4.414 ; -4.414 ; Rise       ; Ram_C           ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; HEX0[*]     ; CLOCK_50   ; 9.761  ; 9.761  ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 9.761  ; 9.761  ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 9.746  ; 9.746  ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 9.758  ; 9.758  ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 9.539  ; 9.539  ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 9.498  ; 9.498  ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 9.493  ; 9.493  ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 9.529  ; 9.529  ; Rise       ; CLOCK_50        ;
; LEDG[*]     ; CLOCK_50   ; 7.711  ; 7.711  ; Rise       ; CLOCK_50        ;
;  LEDG[1]    ; CLOCK_50   ; 7.711  ; 7.711  ; Rise       ; CLOCK_50        ;
;  LEDG[2]    ; CLOCK_50   ; 7.689  ; 7.689  ; Rise       ; CLOCK_50        ;
; GPIO_0[*]   ; Ram_C      ; 13.803 ; 13.803 ; Rise       ; Ram_C           ;
;  GPIO_0[0]  ; Ram_C      ; 13.760 ; 13.760 ; Rise       ; Ram_C           ;
;  GPIO_0[2]  ; Ram_C      ; 13.803 ; 13.803 ; Rise       ; Ram_C           ;
;  GPIO_0[4]  ; Ram_C      ; 13.425 ; 13.425 ; Rise       ; Ram_C           ;
;  GPIO_0[6]  ; Ram_C      ; 13.473 ; 13.473 ; Rise       ; Ram_C           ;
;  GPIO_0[10] ; Ram_C      ; 13.390 ; 13.390 ; Rise       ; Ram_C           ;
;  GPIO_0[12] ; Ram_C      ; 13.123 ; 13.123 ; Rise       ; Ram_C           ;
;  GPIO_0[14] ; Ram_C      ; 13.511 ; 13.511 ; Rise       ; Ram_C           ;
;  GPIO_0[16] ; Ram_C      ; 13.464 ; 13.464 ; Rise       ; Ram_C           ;
;  GPIO_0[18] ; Ram_C      ; 13.176 ; 13.176 ; Rise       ; Ram_C           ;
;  GPIO_0[20] ; Ram_C      ; 13.170 ; 13.170 ; Rise       ; Ram_C           ;
;  GPIO_0[22] ; Ram_C      ; 12.978 ; 12.978 ; Rise       ; Ram_C           ;
;  GPIO_0[24] ; Ram_C      ; 13.209 ; 13.209 ; Rise       ; Ram_C           ;
; GPIO_1[*]   ; Ram_C      ; 12.883 ; 12.883 ; Rise       ; Ram_C           ;
;  GPIO_1[0]  ; Ram_C      ; 12.874 ; 12.874 ; Rise       ; Ram_C           ;
;  GPIO_1[2]  ; Ram_C      ; 12.840 ; 12.840 ; Rise       ; Ram_C           ;
;  GPIO_1[4]  ; Ram_C      ; 12.883 ; 12.883 ; Rise       ; Ram_C           ;
;  GPIO_1[6]  ; Ram_C      ; 12.830 ; 12.830 ; Rise       ; Ram_C           ;
;  GPIO_1[10] ; Ram_C      ; 12.526 ; 12.526 ; Rise       ; Ram_C           ;
;  GPIO_1[12] ; Ram_C      ; 12.440 ; 12.440 ; Rise       ; Ram_C           ;
;  GPIO_1[14] ; Ram_C      ; 12.513 ; 12.513 ; Rise       ; Ram_C           ;
;  GPIO_1[16] ; Ram_C      ; 12.439 ; 12.439 ; Rise       ; Ram_C           ;
;  GPIO_1[18] ; Ram_C      ; 12.272 ; 12.272 ; Rise       ; Ram_C           ;
;  GPIO_1[20] ; Ram_C      ; 12.136 ; 12.136 ; Rise       ; Ram_C           ;
;  GPIO_1[22] ; Ram_C      ; 11.993 ; 11.993 ; Rise       ; Ram_C           ;
;  GPIO_1[24] ; Ram_C      ; 12.158 ; 12.158 ; Rise       ; Ram_C           ;
; HEX1[*]     ; Ram_C      ; 11.630 ; 11.630 ; Rise       ; Ram_C           ;
;  HEX1[0]    ; Ram_C      ; 11.470 ; 11.470 ; Rise       ; Ram_C           ;
;  HEX1[1]    ; Ram_C      ; 11.426 ; 11.426 ; Rise       ; Ram_C           ;
;  HEX1[2]    ; Ram_C      ; 11.411 ; 11.411 ; Rise       ; Ram_C           ;
;  HEX1[3]    ; Ram_C      ; 11.534 ; 11.534 ; Rise       ; Ram_C           ;
;  HEX1[4]    ; Ram_C      ; 11.604 ; 11.604 ; Rise       ; Ram_C           ;
;  HEX1[5]    ; Ram_C      ; 11.611 ; 11.611 ; Rise       ; Ram_C           ;
;  HEX1[6]    ; Ram_C      ; 11.630 ; 11.630 ; Rise       ; Ram_C           ;
; HEX2[*]     ; Ram_C      ; 9.183  ; 9.183  ; Rise       ; Ram_C           ;
;  HEX2[0]    ; Ram_C      ; 9.162  ; 9.162  ; Rise       ; Ram_C           ;
;  HEX2[1]    ; Ram_C      ; 9.137  ; 9.137  ; Rise       ; Ram_C           ;
;  HEX2[2]    ; Ram_C      ; 9.134  ; 9.134  ; Rise       ; Ram_C           ;
;  HEX2[3]    ; Ram_C      ; 9.183  ; 9.183  ; Rise       ; Ram_C           ;
;  HEX2[4]    ; Ram_C      ; 9.084  ; 9.084  ; Rise       ; Ram_C           ;
;  HEX2[5]    ; Ram_C      ; 9.134  ; 9.134  ; Rise       ; Ram_C           ;
;  HEX2[6]    ; Ram_C      ; 9.035  ; 9.035  ; Rise       ; Ram_C           ;
; HEX3[*]     ; Ram_C      ; 9.681  ; 9.681  ; Rise       ; Ram_C           ;
;  HEX3[0]    ; Ram_C      ; 9.681  ; 9.681  ; Rise       ; Ram_C           ;
;  HEX3[1]    ; Ram_C      ; 9.421  ; 9.421  ; Rise       ; Ram_C           ;
;  HEX3[2]    ; Ram_C      ; 9.466  ; 9.466  ; Rise       ; Ram_C           ;
;  HEX3[3]    ; Ram_C      ; 9.397  ; 9.397  ; Rise       ; Ram_C           ;
;  HEX3[4]    ; Ram_C      ; 9.424  ; 9.424  ; Rise       ; Ram_C           ;
;  HEX3[5]    ; Ram_C      ; 9.667  ; 9.667  ; Rise       ; Ram_C           ;
;  HEX3[6]    ; Ram_C      ; 8.589  ; 8.589  ; Rise       ; Ram_C           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; HEX0[*]     ; CLOCK_50   ; 8.731  ; 8.731  ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 9.001  ; 9.001  ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 8.959  ; 8.959  ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 8.970  ; 8.970  ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 8.745  ; 8.745  ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 8.740  ; 8.740  ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 8.731  ; 8.731  ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 8.737  ; 8.737  ; Rise       ; CLOCK_50        ;
; LEDG[*]     ; CLOCK_50   ; 7.449  ; 7.449  ; Rise       ; CLOCK_50        ;
;  LEDG[1]    ; CLOCK_50   ; 7.471  ; 7.471  ; Rise       ; CLOCK_50        ;
;  LEDG[2]    ; CLOCK_50   ; 7.449  ; 7.449  ; Rise       ; CLOCK_50        ;
; GPIO_0[*]   ; Ram_C      ; 12.884 ; 12.884 ; Rise       ; Ram_C           ;
;  GPIO_0[0]  ; Ram_C      ; 13.352 ; 13.352 ; Rise       ; Ram_C           ;
;  GPIO_0[2]  ; Ram_C      ; 13.406 ; 13.406 ; Rise       ; Ram_C           ;
;  GPIO_0[4]  ; Ram_C      ; 13.129 ; 13.129 ; Rise       ; Ram_C           ;
;  GPIO_0[6]  ; Ram_C      ; 13.140 ; 13.140 ; Rise       ; Ram_C           ;
;  GPIO_0[10] ; Ram_C      ; 13.140 ; 13.140 ; Rise       ; Ram_C           ;
;  GPIO_0[12] ; Ram_C      ; 13.086 ; 13.086 ; Rise       ; Ram_C           ;
;  GPIO_0[14] ; Ram_C      ; 13.120 ; 13.120 ; Rise       ; Ram_C           ;
;  GPIO_0[16] ; Ram_C      ; 13.357 ; 13.357 ; Rise       ; Ram_C           ;
;  GPIO_0[18] ; Ram_C      ; 12.914 ; 12.914 ; Rise       ; Ram_C           ;
;  GPIO_0[20] ; Ram_C      ; 13.111 ; 13.111 ; Rise       ; Ram_C           ;
;  GPIO_0[22] ; Ram_C      ; 12.884 ; 12.884 ; Rise       ; Ram_C           ;
;  GPIO_0[24] ; Ram_C      ; 12.921 ; 12.921 ; Rise       ; Ram_C           ;
; GPIO_1[*]   ; Ram_C      ; 11.875 ; 11.875 ; Rise       ; Ram_C           ;
;  GPIO_1[0]  ; Ram_C      ; 12.607 ; 12.607 ; Rise       ; Ram_C           ;
;  GPIO_1[2]  ; Ram_C      ; 12.532 ; 12.532 ; Rise       ; Ram_C           ;
;  GPIO_1[4]  ; Ram_C      ; 12.525 ; 12.525 ; Rise       ; Ram_C           ;
;  GPIO_1[6]  ; Ram_C      ; 12.487 ; 12.487 ; Rise       ; Ram_C           ;
;  GPIO_1[10] ; Ram_C      ; 12.461 ; 12.461 ; Rise       ; Ram_C           ;
;  GPIO_1[12] ; Ram_C      ; 12.161 ; 12.161 ; Rise       ; Ram_C           ;
;  GPIO_1[14] ; Ram_C      ; 12.121 ; 12.121 ; Rise       ; Ram_C           ;
;  GPIO_1[16] ; Ram_C      ; 12.235 ; 12.235 ; Rise       ; Ram_C           ;
;  GPIO_1[18] ; Ram_C      ; 12.235 ; 12.235 ; Rise       ; Ram_C           ;
;  GPIO_1[20] ; Ram_C      ; 11.875 ; 11.875 ; Rise       ; Ram_C           ;
;  GPIO_1[22] ; Ram_C      ; 11.894 ; 11.894 ; Rise       ; Ram_C           ;
;  GPIO_1[24] ; Ram_C      ; 12.126 ; 12.126 ; Rise       ; Ram_C           ;
; HEX1[*]     ; Ram_C      ; 11.084 ; 11.084 ; Rise       ; Ram_C           ;
;  HEX1[0]    ; Ram_C      ; 11.122 ; 11.122 ; Rise       ; Ram_C           ;
;  HEX1[1]    ; Ram_C      ; 11.084 ; 11.084 ; Rise       ; Ram_C           ;
;  HEX1[2]    ; Ram_C      ; 11.097 ; 11.097 ; Rise       ; Ram_C           ;
;  HEX1[3]    ; Ram_C      ; 11.195 ; 11.195 ; Rise       ; Ram_C           ;
;  HEX1[4]    ; Ram_C      ; 11.259 ; 11.259 ; Rise       ; Ram_C           ;
;  HEX1[5]    ; Ram_C      ; 11.264 ; 11.264 ; Rise       ; Ram_C           ;
;  HEX1[6]    ; Ram_C      ; 11.289 ; 11.289 ; Rise       ; Ram_C           ;
; HEX2[*]     ; Ram_C      ; 8.560  ; 8.560  ; Rise       ; Ram_C           ;
;  HEX2[0]    ; Ram_C      ; 8.716  ; 8.716  ; Rise       ; Ram_C           ;
;  HEX2[1]    ; Ram_C      ; 8.660  ; 8.660  ; Rise       ; Ram_C           ;
;  HEX2[2]    ; Ram_C      ; 8.656  ; 8.656  ; Rise       ; Ram_C           ;
;  HEX2[3]    ; Ram_C      ; 8.709  ; 8.709  ; Rise       ; Ram_C           ;
;  HEX2[4]    ; Ram_C      ; 8.641  ; 8.641  ; Rise       ; Ram_C           ;
;  HEX2[5]    ; Ram_C      ; 8.689  ; 8.689  ; Rise       ; Ram_C           ;
;  HEX2[6]    ; Ram_C      ; 8.560  ; 8.560  ; Rise       ; Ram_C           ;
; HEX3[*]     ; Ram_C      ; 8.360  ; 8.360  ; Rise       ; Ram_C           ;
;  HEX3[0]    ; Ram_C      ; 8.943  ; 8.943  ; Rise       ; Ram_C           ;
;  HEX3[1]    ; Ram_C      ; 8.684  ; 8.684  ; Rise       ; Ram_C           ;
;  HEX3[2]    ; Ram_C      ; 8.725  ; 8.725  ; Rise       ; Ram_C           ;
;  HEX3[3]    ; Ram_C      ; 8.684  ; 8.684  ; Rise       ; Ram_C           ;
;  HEX3[4]    ; Ram_C      ; 8.727  ; 8.727  ; Rise       ; Ram_C           ;
;  HEX3[5]    ; Ram_C      ; 8.933  ; 8.933  ; Rise       ; Ram_C           ;
;  HEX3[6]    ; Ram_C      ; 8.360  ; 8.360  ; Rise       ; Ram_C           ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDR[8]     ;       ; 9.895 ; 9.895 ;       ;
; SW[0]      ; LEDR[0]     ; 5.919 ;       ;       ; 5.919 ;
; SW[1]      ; LEDR[1]     ; 5.686 ;       ;       ; 5.686 ;
; SW[2]      ; LEDR[2]     ; 5.150 ;       ;       ; 5.150 ;
; SW[3]      ; LEDR[3]     ; 5.365 ;       ;       ; 5.365 ;
; SW[4]      ; LEDR[4]     ; 5.715 ;       ;       ; 5.715 ;
; SW[5]      ; LEDR[5]     ; 5.444 ;       ;       ; 5.444 ;
; SW[6]      ; LEDR[6]     ; 5.319 ;       ;       ; 5.319 ;
; SW[7]      ; LEDR[7]     ; 6.358 ;       ;       ; 6.358 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDR[8]     ;       ; 9.895 ; 9.895 ;       ;
; SW[0]      ; LEDR[0]     ; 5.919 ;       ;       ; 5.919 ;
; SW[1]      ; LEDR[1]     ; 5.686 ;       ;       ; 5.686 ;
; SW[2]      ; LEDR[2]     ; 5.150 ;       ;       ; 5.150 ;
; SW[3]      ; LEDR[3]     ; 5.365 ;       ;       ; 5.365 ;
; SW[4]      ; LEDR[4]     ; 5.715 ;       ;       ; 5.715 ;
; SW[5]      ; LEDR[5]     ; 5.444 ;       ;       ; 5.444 ;
; SW[6]      ; LEDR[6]     ; 5.319 ;       ;       ; 5.319 ;
; SW[7]      ; LEDR[7]     ; 6.358 ;       ;       ; 6.358 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; Ram_C    ; -1.706 ; -98.743       ;
; CLOCK_50 ; -1.165 ; -68.840       ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
; Ram_C    ; 0.247 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; Ram_C    ; -2.000 ; -331.000           ;
; CLOCK_50 ; -1.380 ; -85.380            ;
+----------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Ram_C'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.706 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 2.704      ;
; -1.706 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 2.704      ;
; -1.706 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 2.704      ;
; -1.706 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 2.704      ;
; -1.706 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 2.704      ;
; -1.706 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; Ram_C        ; Ram_C       ; 1.000        ; -0.001     ; 2.704      ;
; -1.661 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.662      ;
; -1.661 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.662      ;
; -1.661 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.662      ;
; -1.661 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.662      ;
; -1.661 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.662      ;
; -1.661 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.662      ;
; -1.557 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.558      ;
; -1.557 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.558      ;
; -1.557 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.558      ;
; -1.557 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.558      ;
; -1.557 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.558      ;
; -1.557 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.558      ;
; -1.554 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.555      ;
; -1.554 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.555      ;
; -1.554 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.555      ;
; -1.554 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.555      ;
; -1.554 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.555      ;
; -1.554 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.555      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.551 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.552      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.549 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.550      ;
; -1.546 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.547      ;
; -1.546 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.547      ;
; -1.546 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.547      ;
; -1.546 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.547      ;
; -1.546 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.547      ;
; -1.546 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; Ram_C        ; Ram_C       ; 1.000        ; 0.002      ; 2.547      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a2~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg2    ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg3    ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a4~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg4    ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a5~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg5    ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a6~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg6    ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a7~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg7    ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a8~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg8    ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a9~porta_memory_reg0    ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg9    ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg10   ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg11   ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a12~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg12   ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a13~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg13   ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a14~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg14   ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a15~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg15   ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a16~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg16   ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a17~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg17   ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a18~porta_memory_reg0   ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg0  ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_memory_reg0  ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg1  ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a4~porta_memory_reg0  ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg2  ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a5~porta_memory_reg0  ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg3  ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a6~porta_memory_reg0  ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a7~porta_memory_reg0  ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a8~porta_memory_reg0  ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg6  ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a9~porta_memory_reg0  ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg7  ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0 ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg8  ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0 ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg9  ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a12~porta_memory_reg0 ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg10 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a13~porta_memory_reg0 ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg11 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a14~porta_memory_reg0 ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a15~porta_memory_reg0 ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a16~porta_memory_reg0 ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg14 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a17~porta_memory_reg0 ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg15 ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a18~porta_memory_reg0 ; Ram_C        ; Ram_C       ; 1.000        ; -0.017     ; 2.442      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                   ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -1.165 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.182      ;
; -1.165 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.182      ;
; -1.165 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.182      ;
; -1.164 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.194      ;
; -1.164 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.194      ;
; -1.164 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.194      ;
; -1.155 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 2.174      ;
; -1.155 ; fsm:f|datapath:d0|col_four[6]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 2.174      ;
; -1.154 ; fsm:f|datapath:d0|col_four[3]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.171      ;
; -1.154 ; fsm:f|datapath:d0|col_four[3]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.171      ;
; -1.154 ; fsm:f|datapath:d0|col_four[3]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.171      ;
; -1.154 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.186      ;
; -1.154 ; fsm:f|datapath:d0|col_zero[3]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.186      ;
; -1.146 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.168      ;
; -1.146 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.168      ;
; -1.146 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.168      ;
; -1.144 ; fsm:f|datapath:d0|col_four[3]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 2.163      ;
; -1.144 ; fsm:f|datapath:d0|col_four[3]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 2.163      ;
; -1.136 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.160      ;
; -1.136 ; fsm:f|datapath:d0|col_one[4]   ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.160      ;
; -1.133 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.149      ;
; -1.133 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.149      ;
; -1.133 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.149      ;
; -1.123 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.141      ;
; -1.123 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.141      ;
; -1.110 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.126      ;
; -1.110 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.126      ;
; -1.110 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.126      ;
; -1.100 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.118      ;
; -1.100 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.118      ;
; -1.085 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_four[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 2.130      ;
; -1.085 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_four[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 2.130      ;
; -1.085 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_four[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 2.130      ;
; -1.085 ; fsm:f|datapath:d0|col_store[3] ; fsm:f|datapath:d0|col_four[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 2.130      ;
; -1.084 ; fsm:f|datapath:d0|col_four[5]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.101      ;
; -1.084 ; fsm:f|datapath:d0|col_four[5]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.101      ;
; -1.084 ; fsm:f|datapath:d0|col_four[5]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.101      ;
; -1.080 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.110      ;
; -1.080 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.110      ;
; -1.080 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.110      ;
; -1.080 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.102      ;
; -1.080 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.102      ;
; -1.080 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.102      ;
; -1.074 ; fsm:f|datapath:d0|col_four[5]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 2.093      ;
; -1.074 ; fsm:f|datapath:d0|col_four[5]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 2.093      ;
; -1.070 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.102      ;
; -1.070 ; fsm:f|datapath:d0|col_zero[4]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.102      ;
; -1.070 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.094      ;
; -1.070 ; fsm:f|datapath:d0|col_one[3]   ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.094      ;
; -1.060 ; fsm:f|datapath:d0|col_store[1] ; fsm:f|datapath:d0|col_four[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 2.107      ;
; -1.060 ; fsm:f|datapath:d0|col_store[1] ; fsm:f|datapath:d0|col_four[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 2.107      ;
; -1.060 ; fsm:f|datapath:d0|col_store[1] ; fsm:f|datapath:d0|col_four[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 2.107      ;
; -1.060 ; fsm:f|datapath:d0|col_store[1] ; fsm:f|datapath:d0|col_four[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 2.107      ;
; -1.052 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.068      ;
; -1.052 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.068      ;
; -1.052 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.068      ;
; -1.044 ; fsm:f|datapath:d0|col_store[0] ; fsm:f|datapath:d0|col_four[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 2.091      ;
; -1.044 ; fsm:f|datapath:d0|col_store[0] ; fsm:f|datapath:d0|col_four[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 2.091      ;
; -1.044 ; fsm:f|datapath:d0|col_store[0] ; fsm:f|datapath:d0|col_four[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 2.091      ;
; -1.044 ; fsm:f|datapath:d0|col_store[0] ; fsm:f|datapath:d0|col_four[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.015      ; 2.091      ;
; -1.042 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.060      ;
; -1.042 ; fsm:f|datapath:d0|col_five[4]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.060      ;
; -1.034 ; fsm:f|datapath:d0|col_five[3]  ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 2.063      ;
; -1.033 ; fsm:f|datapath:d0|col_four[4]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.050      ;
; -1.033 ; fsm:f|datapath:d0|col_four[4]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.050      ;
; -1.033 ; fsm:f|datapath:d0|col_four[4]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.015     ; 2.050      ;
; -1.031 ; fsm:f|datapath:d0|col_zero[5]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.061      ;
; -1.031 ; fsm:f|datapath:d0|col_zero[5]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.061      ;
; -1.031 ; fsm:f|datapath:d0|col_zero[5]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.061      ;
; -1.027 ; fsm:f|datapath:d0|col_six[3]   ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.043      ;
; -1.027 ; fsm:f|datapath:d0|col_six[3]   ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.043      ;
; -1.027 ; fsm:f|datapath:d0|col_six[3]   ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.043      ;
; -1.026 ; fsm:f|datapath:d0|col_one[5]   ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.048      ;
; -1.026 ; fsm:f|datapath:d0|col_one[5]   ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.048      ;
; -1.026 ; fsm:f|datapath:d0|col_one[5]   ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.010     ; 2.048      ;
; -1.024 ; fsm:f|datapath:d0|col_six[5]   ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.040      ;
; -1.024 ; fsm:f|datapath:d0|col_six[5]   ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.040      ;
; -1.024 ; fsm:f|datapath:d0|col_six[5]   ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.040      ;
; -1.023 ; fsm:f|datapath:d0|col_store[6] ; fsm:f|datapath:d0|col_out[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.056      ;
; -1.023 ; fsm:f|datapath:d0|col_store[6] ; fsm:f|datapath:d0|col_out[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.056      ;
; -1.023 ; fsm:f|datapath:d0|col_store[6] ; fsm:f|datapath:d0|col_out[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.056      ;
; -1.023 ; fsm:f|datapath:d0|col_store[6] ; fsm:f|datapath:d0|col_out[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 2.056      ;
; -1.023 ; fsm:f|datapath:d0|col_four[4]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 2.042      ;
; -1.023 ; fsm:f|datapath:d0|col_four[4]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.013     ; 2.042      ;
; -1.021 ; fsm:f|datapath:d0|col_zero[5]  ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.053      ;
; -1.021 ; fsm:f|datapath:d0|col_zero[5]  ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.053      ;
; -1.017 ; fsm:f|datapath:d0|col_six[3]   ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.035      ;
; -1.017 ; fsm:f|datapath:d0|col_six[3]   ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.035      ;
; -1.016 ; fsm:f|datapath:d0|col_one[5]   ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.040      ;
; -1.016 ; fsm:f|datapath:d0|col_one[5]   ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 2.040      ;
; -1.014 ; fsm:f|datapath:d0|col_six[5]   ; fsm:f|datapath:d0|col_store[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.032      ;
; -1.014 ; fsm:f|datapath:d0|col_six[5]   ; fsm:f|datapath:d0|col_store[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 2.032      ;
; -1.011 ; fsm:f|datapath:d0|col_five[6]  ; fsm:f|datapath:d0|not_set      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 2.040      ;
; -0.999 ; fsm:f|datapath:d0|col_store[2] ; fsm:f|datapath:d0|col_four[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 2.044      ;
; -0.999 ; fsm:f|datapath:d0|col_store[2] ; fsm:f|datapath:d0|col_four[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 2.044      ;
; -0.999 ; fsm:f|datapath:d0|col_store[2] ; fsm:f|datapath:d0|col_four[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 2.044      ;
; -0.999 ; fsm:f|datapath:d0|col_store[2] ; fsm:f|datapath:d0|col_four[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 2.044      ;
; -0.996 ; fsm:f|datapath:d0|col_five[5]  ; fsm:f|datapath:d0|col_store[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.012      ;
; -0.996 ; fsm:f|datapath:d0|col_five[5]  ; fsm:f|datapath:d0|col_store[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.012      ;
; -0.996 ; fsm:f|datapath:d0|col_five[5]  ; fsm:f|datapath:d0|col_store[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 2.012      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                             ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; fsm:f|datapath:d0|col_store[7]                      ; fsm:f|datapath:d0|col_store[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_five[3]                       ; fsm:f|datapath:d0|col_five[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_five[4]                       ; fsm:f|datapath:d0|col_five[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_five[5]                       ; fsm:f|datapath:d0|col_five[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_four[3]                       ; fsm:f|datapath:d0|col_four[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_four[4]                       ; fsm:f|datapath:d0|col_four[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_four[5]                       ; fsm:f|datapath:d0|col_four[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_two[3]                        ; fsm:f|datapath:d0|col_two[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_two[4]                        ; fsm:f|datapath:d0|col_two[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_two[5]                        ; fsm:f|datapath:d0|col_two[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_two[6]                        ; fsm:f|datapath:d0|col_two[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_three[3]                      ; fsm:f|datapath:d0|col_three[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_three[4]                      ; fsm:f|datapath:d0|col_three[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_three[5]                      ; fsm:f|datapath:d0|col_three[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_six[3]                        ; fsm:f|datapath:d0|col_six[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_six[4]                        ; fsm:f|datapath:d0|col_six[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_six[5]                        ; fsm:f|datapath:d0|col_six[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_seven[3]                      ; fsm:f|datapath:d0|col_seven[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_seven[4]                      ; fsm:f|datapath:d0|col_seven[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_seven[5]                      ; fsm:f|datapath:d0|col_seven[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_2 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|control:c0|current_state.S_DRAW_2             ; fsm:f|control:c0|current_state.S_DRAW_2             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_zero[3]                       ; fsm:f|datapath:d0|col_zero[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_zero[4]                       ; fsm:f|datapath:d0|col_zero[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_one[3]                        ; fsm:f|datapath:d0|col_one[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_one[4]                        ; fsm:f|datapath:d0|col_one[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_one[5]                        ; fsm:f|datapath:d0|col_one[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_one[6]                        ; fsm:f|datapath:d0|col_one[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_zero[6]                       ; fsm:f|datapath:d0|col_zero[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|control:c0|current_state.S_DRAW_1             ; fsm:f|control:c0|current_state.S_DRAW_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|not_set                           ; fsm:f|datapath:d0|not_set                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|col_zero[5]                       ; fsm:f|datapath:d0|col_zero[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|datapath:d0|valid                             ; fsm:f|datapath:d0|valid                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; Main_C[27]                                          ; Main_C[27]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.253 ; fsm:f|datapath:d0|col_six[3]                        ; fsm:f|datapath:d0|col_six[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.258 ; fsm:f|datapath:d0|col_six[3]                        ; fsm:f|datapath:d0|col_six[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.263 ; fsm:f|datapath:d0|col_seven[3]                      ; fsm:f|datapath:d0|col_seven[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.266 ; fsm:f|datapath:d0|col_seven[3]                      ; fsm:f|datapath:d0|col_seven[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.418      ;
; 0.330 ; fsm:f|datapath:d0|col_zero[4]                       ; fsm:f|datapath:d0|col_zero[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; fsm:f|datapath:d0|col_zero[3]                       ; fsm:f|datapath:d0|col_zero[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; fsm:f|datapath:d0|col_five[4]                       ; fsm:f|datapath:d0|col_five[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; fsm:f|datapath:d0|col_five[3]                       ; fsm:f|datapath:d0|col_five[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.358 ; Main_C[11]                                          ; Main_C[11]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Main_C[12]                                          ; Main_C[12]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; fsm:f|datapath:d0|col_one[3]                        ; fsm:f|datapath:d0|col_one[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; fsm:f|datapath:d0|col_one[3]                        ; fsm:f|datapath:d0|col_one[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Main_C[7]                                           ; Main_C[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Main_C[9]                                           ; Main_C[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Main_C[23]                                          ; Main_C[23]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Main_C[25]                                          ; Main_C[25]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; fsm:f|control:c0|current_state.S_DRAW_1             ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_2      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; fsm:f|control:c0|current_state.S_DRAW_2             ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_1      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; Main_C[16]                                          ; Main_C[16]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; Main_C[18]                                          ; Main_C[18]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Main_C[21]                                          ; Main_C[21]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Main_C[5]                                           ; Main_C[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; Main_C[0]                                           ; Main_C[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; Main_C[2]                                           ; Main_C[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.373 ; Main_C[6]                                           ; Main_C[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; Main_C[17]                                          ; Main_C[17]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; Main_C[19]                                          ; Main_C[19]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; Main_C[8]                                           ; Main_C[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Main_C[10]                                          ; Main_C[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; Main_C[22]                                          ; Main_C[22]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; fsm:f|datapath:d0|col_seven[4]                      ; fsm:f|datapath:d0|col_out[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; Main_C[24]                                          ; Main_C[24]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; Main_C[26]                                          ; Main_C[26]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; Main_C[1]                                           ; Main_C[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Main_C[4]                                           ; Main_C[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; Main_C[3]                                           ; Main_C[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; fsm:f|datapath:d0|col_seven[5]                      ; fsm:f|datapath:d0|col_out[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.529      ;
; 0.380 ; fsm:f|datapath:d0|col_seven[3]                      ; fsm:f|datapath:d0|col_out[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; fsm:f|datapath:d0|col_seven[4]                      ; fsm:f|datapath:d0|col_seven[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; fsm:f|datapath:d0|col_two[3]                        ; fsm:f|datapath:d0|col_two[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; fsm:f|datapath:d0|col_two[3]                        ; fsm:f|datapath:d0|col_two[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.386 ; fsm:f|datapath:d0|col_three[3]                      ; fsm:f|datapath:d0|col_three[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; fsm:f|datapath:d0|col_three[3]                      ; fsm:f|datapath:d0|col_three[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.411 ; fsm:f|datapath:d0|col_two[5]                        ; fsm:f|datapath:d0|col_two[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.563      ;
; 0.428 ; fsm:f|datapath:d0|col_zero[5]                       ; fsm:f|datapath:d0|col_zero[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.580      ;
; 0.431 ; fsm:f|datapath:d0|col_three[4]                      ; fsm:f|datapath:d0|col_three[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.583      ;
; 0.439 ; fsm:f|datapath:d0|col_seven[6]                      ; fsm:f|datapath:d0|col_out[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.589      ;
; 0.443 ; fsm:f|datapath:d0|valid                             ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.597      ;
; 0.444 ; fsm:f|datapath:d0|col_one[4]                        ; fsm:f|datapath:d0|col_one[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.596      ;
; 0.451 ; fsm:f|datapath:d0|col_four[4]                       ; fsm:f|datapath:d0|col_four[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.453 ; fsm:f|datapath:d0|col_five[3]                       ; fsm:f|datapath:d0|col_five[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.605      ;
; 0.455 ; fsm:f|datapath:d0|col_three[6]                      ; fsm:f|datapath:d0|col_three[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.607      ;
; 0.459 ; fsm:f|datapath:d0|col_zero[3]                       ; fsm:f|datapath:d0|col_zero[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.611      ;
; 0.464 ; fsm:f|datapath:d0|col_four[4]                       ; fsm:f|datapath:d0|col_four[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.616      ;
; 0.464 ; fsm:f|datapath:d0|col_six[4]                        ; fsm:f|datapath:d0|col_six[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.616      ;
; 0.471 ; fsm:f|datapath:d0|col_two[4]                        ; fsm:f|datapath:d0|col_two[6]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.623      ;
; 0.477 ; fsm:f|datapath:d0|col_zero[4]                       ; fsm:f|datapath:d0|col_zero[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.629      ;
; 0.496 ; Main_C[11]                                          ; Main_C[12]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; Main_C[7]                                           ; Main_C[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Main_C[9]                                           ; Main_C[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Main_C[23]                                          ; Main_C[24]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Main_C[25]                                          ; Main_C[26]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.502 ; Main_C[16]                                          ; Main_C[17]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; Main_C[18]                                          ; Main_C[19]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.656      ;
; 0.506 ; Main_C[0]                                           ; Main_C[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Ram_C'                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.247 ; address[6]                                          ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.399      ;
; 0.280 ; address[0]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg0   ; Ram_C        ; Ram_C       ; 0.000        ; 0.071      ; 0.489      ;
; 0.368 ; address[4]                                          ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; address[1]                                          ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; address[5]                                          ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.522      ;
; 0.383 ; address[2]                                          ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; address[3]                                          ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; address[0]                                          ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.535      ;
; 0.404 ; address[3]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg3   ; Ram_C        ; Ram_C       ; 0.000        ; 0.071      ; 0.613      ;
; 0.423 ; address[4]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg4   ; Ram_C        ; Ram_C       ; 0.000        ; 0.071      ; 0.632      ;
; 0.507 ; address[1]                                          ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.659      ;
; 0.510 ; address[5]                                          ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.662      ;
; 0.523 ; address[3]                                          ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; address[0]                                          ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; address[2]                                          ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.675      ;
; 0.535 ; address[3]                                          ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ; Ram_C        ; Ram_C       ; 0.000        ; 0.068      ; 0.741      ;
; 0.536 ; address[0]                                          ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ; Ram_C        ; Ram_C       ; 0.000        ; 0.068      ; 0.742      ;
; 0.542 ; address[1]                                          ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; address[5]                                          ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ; Ram_C        ; Ram_C       ; 0.000        ; 0.068      ; 0.749      ;
; 0.550 ; address[2]                                          ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ; Ram_C        ; Ram_C       ; 0.000        ; 0.068      ; 0.756      ;
; 0.558 ; address[0]                                          ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.710      ;
; 0.558 ; address[2]                                          ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.710      ;
; 0.559 ; address[4]                                          ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ; Ram_C        ; Ram_C       ; 0.000        ; 0.068      ; 0.765      ;
; 0.561 ; address[4]                                          ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.713      ;
; 0.577 ; address[1]                                          ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.729      ;
; 0.593 ; address[0]                                          ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.745      ;
; 0.596 ; address[4]                                          ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.748      ;
; 0.617 ; address[3]                                          ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.769      ;
; 0.628 ; address[0]                                          ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.780      ;
; 0.634 ; address[1]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg1   ; Ram_C        ; Ram_C       ; 0.000        ; 0.071      ; 0.843      ;
; 0.650 ; address[1]                                          ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ; Ram_C        ; Ram_C       ; 0.000        ; 0.068      ; 0.856      ;
; 0.652 ; address[3]                                          ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.804      ;
; 0.652 ; address[2]                                          ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.804      ;
; 0.671 ; address[1]                                          ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.823      ;
; 0.687 ; address[2]                                          ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.839      ;
; 0.696 ; address[2]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg2   ; Ram_C        ; Ram_C       ; 0.000        ; 0.071      ; 0.905      ;
; 0.706 ; address[1]                                          ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.858      ;
; 0.722 ; address[0]                                          ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.874      ;
; 0.731 ; address[0]                                          ; address[6]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.883      ;
; 0.769 ; address[3]                                          ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.921      ;
; 0.769 ; address[3]                                          ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.921      ;
; 0.769 ; address[3]                                          ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.921      ;
; 0.806 ; address[5]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg5   ; Ram_C        ; Ram_C       ; 0.000        ; 0.071      ; 1.015      ;
; 0.813 ; address[1]                                          ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 0.965      ;
; 0.877 ; address[6]                                          ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; address[6]                                          ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; address[6]                                          ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; address[6]                                          ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; address[6]                                          ; address[5]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.029      ;
; 0.877 ; address[6]                                          ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.029      ;
; 0.897 ; address[2]                                          ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; address[2]                                          ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.049      ;
; 0.924 ; address[5]                                          ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.076      ;
; 0.924 ; address[5]                                          ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.076      ;
; 0.924 ; address[5]                                          ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.076      ;
; 0.924 ; address[5]                                          ; address[4]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.076      ;
; 0.924 ; address[5]                                          ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.076      ;
; 0.936 ; fsm:f|datapath:d0|col_out[4]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.163      ; 1.237      ;
; 0.947 ; fsm:f|control:c0|current_state.S_DRAW_1             ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.250      ;
; 0.947 ; fsm:f|datapath:d0|col_out[4]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.163      ; 1.248      ;
; 0.966 ; fsm:f|control:c0|current_state.S_DRAW_1             ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.269      ;
; 0.975 ; fsm:f|datapath:d0|col_out[5]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.278      ;
; 0.980 ; fsm:f|datapath:d0|col_out[0]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.283      ;
; 0.985 ; fsm:f|datapath:d0|col_out[1]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.288      ;
; 0.986 ; fsm:f|datapath:d0|col_out[5]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.289      ;
; 0.991 ; fsm:f|datapath:d0|col_out[0]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.294      ;
; 0.996 ; fsm:f|datapath:d0|col_out[1]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.299      ;
; 0.996 ; address[4]                                          ; address[1]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.148      ;
; 0.996 ; address[4]                                          ; address[2]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.148      ;
; 0.996 ; address[4]                                          ; address[3]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.148      ;
; 0.996 ; address[4]                                          ; address[0]                                                                                             ; Ram_C        ; Ram_C       ; 0.000        ; 0.000      ; 1.148      ;
; 1.019 ; fsm:f|datapath:d0|col_out[6]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.322      ;
; 1.030 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_1      ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.333      ;
; 1.030 ; fsm:f|datapath:d0|col_out[6]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.333      ;
; 1.048 ; fsm:f|datapath:d0|col_out[4]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.164      ; 1.350      ;
; 1.049 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_1      ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.165      ; 1.352      ;
; 1.075 ; address[0]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; Ram_C        ; Ram_C       ; 0.000        ; 0.070      ; 1.283      ;
; 1.079 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.162      ; 1.379      ;
; 1.086 ; address[0]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; 0.070      ; 1.294      ;
; 1.087 ; fsm:f|datapath:d0|col_out[5]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.166      ; 1.391      ;
; 1.092 ; fsm:f|datapath:d0|col_out[0]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.166      ; 1.396      ;
; 1.097 ; fsm:f|datapath:d0|col_out[1]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.166      ; 1.401      ;
; 1.098 ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.162      ; 1.398      ;
; 1.112 ; fsm:f|datapath:d0|col_out[3]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.163      ; 1.413      ;
; 1.123 ; fsm:f|datapath:d0|col_out[3]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.163      ; 1.424      ;
; 1.128 ; address[1]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; Ram_C        ; Ram_C       ; 0.000        ; 0.070      ; 1.336      ;
; 1.131 ; fsm:f|datapath:d0|col_out[6]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.166      ; 1.435      ;
; 1.139 ; address[1]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; 0.070      ; 1.347      ;
; 1.145 ; fsm:f|datapath:d0|col_out[2]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.163      ; 1.446      ;
; 1.156 ; fsm:f|datapath:d0|col_out[2]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.163      ; 1.457      ;
; 1.187 ; address[0]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; Ram_C        ; Ram_C       ; 0.000        ; 0.071      ; 1.396      ;
; 1.203 ; address[6]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; Ram_C        ; Ram_C       ; 0.000        ; 0.070      ; 1.411      ;
; 1.210 ; address[4]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; Ram_C        ; Ram_C       ; 0.000        ; 0.070      ; 1.418      ;
; 1.214 ; address[6]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; 0.070      ; 1.422      ;
; 1.221 ; address[3]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg1    ; Ram_C        ; Ram_C       ; 0.000        ; 0.070      ; 1.429      ;
; 1.221 ; address[4]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; 0.070      ; 1.429      ;
; 1.224 ; fsm:f|datapath:d0|col_out[3]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.164      ; 1.526      ;
; 1.232 ; address[3]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_datain_reg0    ; Ram_C        ; Ram_C       ; 0.000        ; 0.070      ; 1.440      ;
; 1.240 ; address[1]                                          ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; Ram_C        ; Ram_C       ; 0.000        ; 0.071      ; 1.449      ;
; 1.257 ; fsm:f|datapath:d0|col_out[2]                        ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_we_reg         ; CLOCK_50     ; Ram_C       ; 0.000        ; 0.164      ; 1.559      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Ram_C'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r_2|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a16~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a16~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a17~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a17~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a18~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a18~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Ram_C ; Rise       ; ram:r|altsyncram:altsyncram_component|altsyncram_ujd1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[0]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[10]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[10]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[11]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[11]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[12]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[12]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[13]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[13]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[14]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[14]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[15]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[15]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[16]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[16]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[17]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[17]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[18]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[18]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[19]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[19]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[1]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[20]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[20]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[21]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[21]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[22]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[22]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[23]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[23]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[24]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[24]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[25]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[25]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[26]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[26]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[27]                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[27]                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[2]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[3]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[4]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[5]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[6]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[6]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[7]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[7]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[8]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[8]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Main_C[9]                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Main_C[9]                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Ram_C                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Ram_C                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_DRAW_1             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_DRAW_1             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_DRAW_2             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_DRAW_2             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_1      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_2      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_2      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|control:c0|current_state.S_LOAD_COLUMN_WAIT_2 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_five[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_four[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_one[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_out[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_out[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_out[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_out[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; fsm:f|datapath:d0|col_out[2]                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.516 ; 3.516 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.516 ; 3.516 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 2.419 ; 2.419 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 3.214 ; 3.214 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 2.049 ; 2.049 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.643 ; 1.643 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 1.569 ; 1.569 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 2.049 ; 2.049 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 1.581 ; 1.581 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 1.799 ; 1.799 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 1.456 ; 1.456 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 1.641 ; 1.641 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; Ram_C      ; 2.631 ; 2.631 ; Rise       ; Ram_C           ;
;  KEY[1]   ; Ram_C      ; 2.571 ; 2.571 ; Rise       ; Ram_C           ;
;  KEY[2]   ; Ram_C      ; 2.631 ; 2.631 ; Rise       ; Ram_C           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.084 ; -2.084 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.857 ; -2.857 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -2.211 ; -2.211 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -2.084 ; -2.084 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.471  ; 0.471  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.040 ; -0.040 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.343  ; 0.343  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.176  ; 0.176  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.448  ; 0.448  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.275  ; 0.275  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.295  ; 0.295  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.471  ; 0.471  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.266 ; -0.266 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; Ram_C      ; -2.414 ; -2.414 ; Rise       ; Ram_C           ;
;  KEY[1]   ; Ram_C      ; -2.414 ; -2.414 ; Rise       ; Ram_C           ;
;  KEY[2]   ; Ram_C      ; -2.511 ; -2.511 ; Rise       ; Ram_C           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; HEX0[*]     ; CLOCK_50   ; 5.344 ; 5.344 ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 5.344 ; 5.344 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 5.304 ; 5.304 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 5.318 ; 5.318 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 5.223 ; 5.223 ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 5.220 ; 5.220 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 5.210 ; 5.210 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 5.213 ; 5.213 ; Rise       ; CLOCK_50        ;
; LEDG[*]     ; CLOCK_50   ; 4.279 ; 4.279 ; Rise       ; CLOCK_50        ;
;  LEDG[1]    ; CLOCK_50   ; 4.279 ; 4.279 ; Rise       ; CLOCK_50        ;
;  LEDG[2]    ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; CLOCK_50        ;
; GPIO_0[*]   ; Ram_C      ; 7.563 ; 7.563 ; Rise       ; Ram_C           ;
;  GPIO_0[0]  ; Ram_C      ; 7.545 ; 7.545 ; Rise       ; Ram_C           ;
;  GPIO_0[2]  ; Ram_C      ; 7.563 ; 7.563 ; Rise       ; Ram_C           ;
;  GPIO_0[4]  ; Ram_C      ; 7.384 ; 7.384 ; Rise       ; Ram_C           ;
;  GPIO_0[6]  ; Ram_C      ; 7.380 ; 7.380 ; Rise       ; Ram_C           ;
;  GPIO_0[10] ; Ram_C      ; 7.359 ; 7.359 ; Rise       ; Ram_C           ;
;  GPIO_0[12] ; Ram_C      ; 7.218 ; 7.218 ; Rise       ; Ram_C           ;
;  GPIO_0[14] ; Ram_C      ; 7.406 ; 7.406 ; Rise       ; Ram_C           ;
;  GPIO_0[16] ; Ram_C      ; 7.379 ; 7.379 ; Rise       ; Ram_C           ;
;  GPIO_0[18] ; Ram_C      ; 7.251 ; 7.251 ; Rise       ; Ram_C           ;
;  GPIO_0[20] ; Ram_C      ; 7.252 ; 7.252 ; Rise       ; Ram_C           ;
;  GPIO_0[22] ; Ram_C      ; 7.208 ; 7.208 ; Rise       ; Ram_C           ;
;  GPIO_0[24] ; Ram_C      ; 7.269 ; 7.269 ; Rise       ; Ram_C           ;
; GPIO_1[*]   ; Ram_C      ; 7.103 ; 7.103 ; Rise       ; Ram_C           ;
;  GPIO_1[0]  ; Ram_C      ; 7.098 ; 7.098 ; Rise       ; Ram_C           ;
;  GPIO_1[2]  ; Ram_C      ; 7.072 ; 7.072 ; Rise       ; Ram_C           ;
;  GPIO_1[4]  ; Ram_C      ; 7.103 ; 7.103 ; Rise       ; Ram_C           ;
;  GPIO_1[6]  ; Ram_C      ; 7.058 ; 7.058 ; Rise       ; Ram_C           ;
;  GPIO_1[10] ; Ram_C      ; 6.933 ; 6.933 ; Rise       ; Ram_C           ;
;  GPIO_1[12] ; Ram_C      ; 6.878 ; 6.878 ; Rise       ; Ram_C           ;
;  GPIO_1[14] ; Ram_C      ; 6.912 ; 6.912 ; Rise       ; Ram_C           ;
;  GPIO_1[16] ; Ram_C      ; 6.921 ; 6.921 ; Rise       ; Ram_C           ;
;  GPIO_1[18] ; Ram_C      ; 6.822 ; 6.822 ; Rise       ; Ram_C           ;
;  GPIO_1[20] ; Ram_C      ; 6.730 ; 6.730 ; Rise       ; Ram_C           ;
;  GPIO_1[22] ; Ram_C      ; 6.698 ; 6.698 ; Rise       ; Ram_C           ;
;  GPIO_1[24] ; Ram_C      ; 6.759 ; 6.759 ; Rise       ; Ram_C           ;
; HEX1[*]     ; Ram_C      ; 6.488 ; 6.488 ; Rise       ; Ram_C           ;
;  HEX1[0]    ; Ram_C      ; 6.452 ; 6.452 ; Rise       ; Ram_C           ;
;  HEX1[1]    ; Ram_C      ; 6.426 ; 6.426 ; Rise       ; Ram_C           ;
;  HEX1[2]    ; Ram_C      ; 6.375 ; 6.375 ; Rise       ; Ram_C           ;
;  HEX1[3]    ; Ram_C      ; 6.418 ; 6.418 ; Rise       ; Ram_C           ;
;  HEX1[4]    ; Ram_C      ; 6.467 ; 6.467 ; Rise       ; Ram_C           ;
;  HEX1[5]    ; Ram_C      ; 6.475 ; 6.475 ; Rise       ; Ram_C           ;
;  HEX1[6]    ; Ram_C      ; 6.488 ; 6.488 ; Rise       ; Ram_C           ;
; HEX2[*]     ; Ram_C      ; 4.804 ; 4.804 ; Rise       ; Ram_C           ;
;  HEX2[0]    ; Ram_C      ; 4.800 ; 4.800 ; Rise       ; Ram_C           ;
;  HEX2[1]    ; Ram_C      ; 4.756 ; 4.756 ; Rise       ; Ram_C           ;
;  HEX2[2]    ; Ram_C      ; 4.769 ; 4.769 ; Rise       ; Ram_C           ;
;  HEX2[3]    ; Ram_C      ; 4.804 ; 4.804 ; Rise       ; Ram_C           ;
;  HEX2[4]    ; Ram_C      ; 4.753 ; 4.753 ; Rise       ; Ram_C           ;
;  HEX2[5]    ; Ram_C      ; 4.786 ; 4.786 ; Rise       ; Ram_C           ;
;  HEX2[6]    ; Ram_C      ; 4.724 ; 4.724 ; Rise       ; Ram_C           ;
; HEX3[*]     ; Ram_C      ; 5.121 ; 5.121 ; Rise       ; Ram_C           ;
;  HEX3[0]    ; Ram_C      ; 5.121 ; 5.121 ; Rise       ; Ram_C           ;
;  HEX3[1]    ; Ram_C      ; 5.016 ; 5.016 ; Rise       ; Ram_C           ;
;  HEX3[2]    ; Ram_C      ; 5.041 ; 5.041 ; Rise       ; Ram_C           ;
;  HEX3[3]    ; Ram_C      ; 5.016 ; 5.016 ; Rise       ; Ram_C           ;
;  HEX3[4]    ; Ram_C      ; 5.047 ; 5.047 ; Rise       ; Ram_C           ;
;  HEX3[5]    ; Ram_C      ; 5.115 ; 5.115 ; Rise       ; Ram_C           ;
;  HEX3[6]    ; Ram_C      ; 4.527 ; 4.527 ; Rise       ; Ram_C           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; HEX0[*]     ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 4.858 ; 4.858 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 4.820 ; 4.820 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 4.830 ; 4.830 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 4.735 ; 4.735 ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 4.733 ; 4.733 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 4.725 ; 4.725 ; Rise       ; CLOCK_50        ;
; LEDG[*]     ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
;  LEDG[1]    ; CLOCK_50   ; 4.147 ; 4.147 ; Rise       ; CLOCK_50        ;
;  LEDG[2]    ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
; GPIO_0[*]   ; Ram_C      ; 7.142 ; 7.142 ; Rise       ; Ram_C           ;
;  GPIO_0[0]  ; Ram_C      ; 7.332 ; 7.332 ; Rise       ; Ram_C           ;
;  GPIO_0[2]  ; Ram_C      ; 7.367 ; 7.367 ; Rise       ; Ram_C           ;
;  GPIO_0[4]  ; Ram_C      ; 7.247 ; 7.247 ; Rise       ; Ram_C           ;
;  GPIO_0[6]  ; Ram_C      ; 7.224 ; 7.224 ; Rise       ; Ram_C           ;
;  GPIO_0[10] ; Ram_C      ; 7.239 ; 7.239 ; Rise       ; Ram_C           ;
;  GPIO_0[12] ; Ram_C      ; 7.202 ; 7.202 ; Rise       ; Ram_C           ;
;  GPIO_0[14] ; Ram_C      ; 7.214 ; 7.214 ; Rise       ; Ram_C           ;
;  GPIO_0[16] ; Ram_C      ; 7.367 ; 7.367 ; Rise       ; Ram_C           ;
;  GPIO_0[18] ; Ram_C      ; 7.145 ; 7.145 ; Rise       ; Ram_C           ;
;  GPIO_0[20] ; Ram_C      ; 7.221 ; 7.221 ; Rise       ; Ram_C           ;
;  GPIO_0[22] ; Ram_C      ; 7.150 ; 7.150 ; Rise       ; Ram_C           ;
;  GPIO_0[24] ; Ram_C      ; 7.142 ; 7.142 ; Rise       ; Ram_C           ;
; GPIO_1[*]   ; Ram_C      ; 6.610 ; 6.610 ; Rise       ; Ram_C           ;
;  GPIO_1[0]  ; Ram_C      ; 6.983 ; 6.983 ; Rise       ; Ram_C           ;
;  GPIO_1[2]  ; Ram_C      ; 6.943 ; 6.943 ; Rise       ; Ram_C           ;
;  GPIO_1[4]  ; Ram_C      ; 6.942 ; 6.942 ; Rise       ; Ram_C           ;
;  GPIO_1[6]  ; Ram_C      ; 6.892 ; 6.892 ; Rise       ; Ram_C           ;
;  GPIO_1[10] ; Ram_C      ; 6.889 ; 6.889 ; Rise       ; Ram_C           ;
;  GPIO_1[12] ; Ram_C      ; 6.747 ; 6.747 ; Rise       ; Ram_C           ;
;  GPIO_1[14] ; Ram_C      ; 6.718 ; 6.718 ; Rise       ; Ram_C           ;
;  GPIO_1[16] ; Ram_C      ; 6.791 ; 6.791 ; Rise       ; Ram_C           ;
;  GPIO_1[18] ; Ram_C      ; 6.796 ; 6.796 ; Rise       ; Ram_C           ;
;  GPIO_1[20] ; Ram_C      ; 6.610 ; 6.610 ; Rise       ; Ram_C           ;
;  GPIO_1[22] ; Ram_C      ; 6.633 ; 6.633 ; Rise       ; Ram_C           ;
;  GPIO_1[24] ; Ram_C      ; 6.734 ; 6.734 ; Rise       ; Ram_C           ;
; HEX1[*]     ; Ram_C      ; 6.225 ; 6.225 ; Rise       ; Ram_C           ;
;  HEX1[0]    ; Ram_C      ; 6.300 ; 6.300 ; Rise       ; Ram_C           ;
;  HEX1[1]    ; Ram_C      ; 6.280 ; 6.280 ; Rise       ; Ram_C           ;
;  HEX1[2]    ; Ram_C      ; 6.225 ; 6.225 ; Rise       ; Ram_C           ;
;  HEX1[3]    ; Ram_C      ; 6.275 ; 6.275 ; Rise       ; Ram_C           ;
;  HEX1[4]    ; Ram_C      ; 6.317 ; 6.317 ; Rise       ; Ram_C           ;
;  HEX1[5]    ; Ram_C      ; 6.316 ; 6.316 ; Rise       ; Ram_C           ;
;  HEX1[6]    ; Ram_C      ; 6.343 ; 6.343 ; Rise       ; Ram_C           ;
; HEX2[*]     ; Ram_C      ; 4.524 ; 4.524 ; Rise       ; Ram_C           ;
;  HEX2[0]    ; Ram_C      ; 4.601 ; 4.601 ; Rise       ; Ram_C           ;
;  HEX2[1]    ; Ram_C      ; 4.553 ; 4.553 ; Rise       ; Ram_C           ;
;  HEX2[2]    ; Ram_C      ; 4.564 ; 4.564 ; Rise       ; Ram_C           ;
;  HEX2[3]    ; Ram_C      ; 4.605 ; 4.605 ; Rise       ; Ram_C           ;
;  HEX2[4]    ; Ram_C      ; 4.554 ; 4.554 ; Rise       ; Ram_C           ;
;  HEX2[5]    ; Ram_C      ; 4.587 ; 4.587 ; Rise       ; Ram_C           ;
;  HEX2[6]    ; Ram_C      ; 4.524 ; 4.524 ; Rise       ; Ram_C           ;
; HEX3[*]     ; Ram_C      ; 4.408 ; 4.408 ; Rise       ; Ram_C           ;
;  HEX3[0]    ; Ram_C      ; 4.682 ; 4.682 ; Rise       ; Ram_C           ;
;  HEX3[1]    ; Ram_C      ; 4.579 ; 4.579 ; Rise       ; Ram_C           ;
;  HEX3[2]    ; Ram_C      ; 4.602 ; 4.602 ; Rise       ; Ram_C           ;
;  HEX3[3]    ; Ram_C      ; 4.580 ; 4.580 ; Rise       ; Ram_C           ;
;  HEX3[4]    ; Ram_C      ; 4.605 ; 4.605 ; Rise       ; Ram_C           ;
;  HEX3[5]    ; Ram_C      ; 4.675 ; 4.675 ; Rise       ; Ram_C           ;
;  HEX3[6]    ; Ram_C      ; 4.408 ; 4.408 ; Rise       ; Ram_C           ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDR[8]     ;       ; 5.699 ; 5.699 ;       ;
; SW[0]      ; LEDR[0]     ; 3.173 ;       ;       ; 3.173 ;
; SW[1]      ; LEDR[1]     ; 3.064 ;       ;       ; 3.064 ;
; SW[2]      ; LEDR[2]     ; 2.802 ;       ;       ; 2.802 ;
; SW[3]      ; LEDR[3]     ; 2.876 ;       ;       ; 2.876 ;
; SW[4]      ; LEDR[4]     ; 3.073 ;       ;       ; 3.073 ;
; SW[5]      ; LEDR[5]     ; 2.931 ;       ;       ; 2.931 ;
; SW[6]      ; LEDR[6]     ; 2.862 ;       ;       ; 2.862 ;
; SW[7]      ; LEDR[7]     ; 3.482 ;       ;       ; 3.482 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDR[8]     ;       ; 5.699 ; 5.699 ;       ;
; SW[0]      ; LEDR[0]     ; 3.173 ;       ;       ; 3.173 ;
; SW[1]      ; LEDR[1]     ; 3.064 ;       ;       ; 3.064 ;
; SW[2]      ; LEDR[2]     ; 2.802 ;       ;       ; 2.802 ;
; SW[3]      ; LEDR[3]     ; 2.876 ;       ;       ; 2.876 ;
; SW[4]      ; LEDR[4]     ; 3.073 ;       ;       ; 3.073 ;
; SW[5]      ; LEDR[5]     ; 2.931 ;       ;       ; 2.931 ;
; SW[6]      ; LEDR[6]     ; 2.862 ;       ;       ; 2.862 ;
; SW[7]      ; LEDR[7]     ; 3.482 ;       ;       ; 3.482 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.687   ; 0.215 ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50        ; -3.676   ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  Ram_C           ; -3.687   ; 0.247 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -435.324 ; 0.0   ; 0.0      ; 0.0     ; -416.38             ;
;  CLOCK_50        ; -245.870 ; 0.000 ; N/A      ; N/A     ; -85.380             ;
;  Ram_C           ; -189.454 ; 0.000 ; N/A      ; N/A     ; -331.000            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 6.688 ; 6.688 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 6.688 ; 6.688 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 4.555 ; 4.555 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 6.068 ; 6.068 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.928 ; 4.928 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.080 ; 4.080 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 3.962 ; 3.962 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 4.928 ; 4.928 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 4.112 ; 4.112 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 4.554 ; 4.554 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 3.084 ; 3.084 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 3.893 ; 3.893 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; Ram_C      ; 4.762 ; 4.762 ; Rise       ; Ram_C           ;
;  KEY[1]   ; Ram_C      ; 4.762 ; 4.762 ; Rise       ; Ram_C           ;
;  KEY[2]   ; Ram_C      ; 4.644 ; 4.644 ; Rise       ; Ram_C           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.084 ; -2.084 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.857 ; -2.857 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -2.211 ; -2.211 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -2.084 ; -2.084 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.471  ; 0.471  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.040 ; -0.040 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.343  ; 0.343  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.176  ; 0.176  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.448  ; 0.448  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.275  ; 0.275  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.295  ; 0.295  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.471  ; 0.471  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.266 ; -0.266 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; Ram_C      ; -2.414 ; -2.414 ; Rise       ; Ram_C           ;
;  KEY[1]   ; Ram_C      ; -2.414 ; -2.414 ; Rise       ; Ram_C           ;
;  KEY[2]   ; Ram_C      ; -2.511 ; -2.511 ; Rise       ; Ram_C           ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; HEX0[*]     ; CLOCK_50   ; 9.761  ; 9.761  ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 9.761  ; 9.761  ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 9.746  ; 9.746  ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 9.758  ; 9.758  ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 9.539  ; 9.539  ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 9.498  ; 9.498  ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 9.493  ; 9.493  ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 9.529  ; 9.529  ; Rise       ; CLOCK_50        ;
; LEDG[*]     ; CLOCK_50   ; 7.711  ; 7.711  ; Rise       ; CLOCK_50        ;
;  LEDG[1]    ; CLOCK_50   ; 7.711  ; 7.711  ; Rise       ; CLOCK_50        ;
;  LEDG[2]    ; CLOCK_50   ; 7.689  ; 7.689  ; Rise       ; CLOCK_50        ;
; GPIO_0[*]   ; Ram_C      ; 13.803 ; 13.803 ; Rise       ; Ram_C           ;
;  GPIO_0[0]  ; Ram_C      ; 13.760 ; 13.760 ; Rise       ; Ram_C           ;
;  GPIO_0[2]  ; Ram_C      ; 13.803 ; 13.803 ; Rise       ; Ram_C           ;
;  GPIO_0[4]  ; Ram_C      ; 13.425 ; 13.425 ; Rise       ; Ram_C           ;
;  GPIO_0[6]  ; Ram_C      ; 13.473 ; 13.473 ; Rise       ; Ram_C           ;
;  GPIO_0[10] ; Ram_C      ; 13.390 ; 13.390 ; Rise       ; Ram_C           ;
;  GPIO_0[12] ; Ram_C      ; 13.123 ; 13.123 ; Rise       ; Ram_C           ;
;  GPIO_0[14] ; Ram_C      ; 13.511 ; 13.511 ; Rise       ; Ram_C           ;
;  GPIO_0[16] ; Ram_C      ; 13.464 ; 13.464 ; Rise       ; Ram_C           ;
;  GPIO_0[18] ; Ram_C      ; 13.176 ; 13.176 ; Rise       ; Ram_C           ;
;  GPIO_0[20] ; Ram_C      ; 13.170 ; 13.170 ; Rise       ; Ram_C           ;
;  GPIO_0[22] ; Ram_C      ; 12.978 ; 12.978 ; Rise       ; Ram_C           ;
;  GPIO_0[24] ; Ram_C      ; 13.209 ; 13.209 ; Rise       ; Ram_C           ;
; GPIO_1[*]   ; Ram_C      ; 12.883 ; 12.883 ; Rise       ; Ram_C           ;
;  GPIO_1[0]  ; Ram_C      ; 12.874 ; 12.874 ; Rise       ; Ram_C           ;
;  GPIO_1[2]  ; Ram_C      ; 12.840 ; 12.840 ; Rise       ; Ram_C           ;
;  GPIO_1[4]  ; Ram_C      ; 12.883 ; 12.883 ; Rise       ; Ram_C           ;
;  GPIO_1[6]  ; Ram_C      ; 12.830 ; 12.830 ; Rise       ; Ram_C           ;
;  GPIO_1[10] ; Ram_C      ; 12.526 ; 12.526 ; Rise       ; Ram_C           ;
;  GPIO_1[12] ; Ram_C      ; 12.440 ; 12.440 ; Rise       ; Ram_C           ;
;  GPIO_1[14] ; Ram_C      ; 12.513 ; 12.513 ; Rise       ; Ram_C           ;
;  GPIO_1[16] ; Ram_C      ; 12.439 ; 12.439 ; Rise       ; Ram_C           ;
;  GPIO_1[18] ; Ram_C      ; 12.272 ; 12.272 ; Rise       ; Ram_C           ;
;  GPIO_1[20] ; Ram_C      ; 12.136 ; 12.136 ; Rise       ; Ram_C           ;
;  GPIO_1[22] ; Ram_C      ; 11.993 ; 11.993 ; Rise       ; Ram_C           ;
;  GPIO_1[24] ; Ram_C      ; 12.158 ; 12.158 ; Rise       ; Ram_C           ;
; HEX1[*]     ; Ram_C      ; 11.630 ; 11.630 ; Rise       ; Ram_C           ;
;  HEX1[0]    ; Ram_C      ; 11.470 ; 11.470 ; Rise       ; Ram_C           ;
;  HEX1[1]    ; Ram_C      ; 11.426 ; 11.426 ; Rise       ; Ram_C           ;
;  HEX1[2]    ; Ram_C      ; 11.411 ; 11.411 ; Rise       ; Ram_C           ;
;  HEX1[3]    ; Ram_C      ; 11.534 ; 11.534 ; Rise       ; Ram_C           ;
;  HEX1[4]    ; Ram_C      ; 11.604 ; 11.604 ; Rise       ; Ram_C           ;
;  HEX1[5]    ; Ram_C      ; 11.611 ; 11.611 ; Rise       ; Ram_C           ;
;  HEX1[6]    ; Ram_C      ; 11.630 ; 11.630 ; Rise       ; Ram_C           ;
; HEX2[*]     ; Ram_C      ; 9.183  ; 9.183  ; Rise       ; Ram_C           ;
;  HEX2[0]    ; Ram_C      ; 9.162  ; 9.162  ; Rise       ; Ram_C           ;
;  HEX2[1]    ; Ram_C      ; 9.137  ; 9.137  ; Rise       ; Ram_C           ;
;  HEX2[2]    ; Ram_C      ; 9.134  ; 9.134  ; Rise       ; Ram_C           ;
;  HEX2[3]    ; Ram_C      ; 9.183  ; 9.183  ; Rise       ; Ram_C           ;
;  HEX2[4]    ; Ram_C      ; 9.084  ; 9.084  ; Rise       ; Ram_C           ;
;  HEX2[5]    ; Ram_C      ; 9.134  ; 9.134  ; Rise       ; Ram_C           ;
;  HEX2[6]    ; Ram_C      ; 9.035  ; 9.035  ; Rise       ; Ram_C           ;
; HEX3[*]     ; Ram_C      ; 9.681  ; 9.681  ; Rise       ; Ram_C           ;
;  HEX3[0]    ; Ram_C      ; 9.681  ; 9.681  ; Rise       ; Ram_C           ;
;  HEX3[1]    ; Ram_C      ; 9.421  ; 9.421  ; Rise       ; Ram_C           ;
;  HEX3[2]    ; Ram_C      ; 9.466  ; 9.466  ; Rise       ; Ram_C           ;
;  HEX3[3]    ; Ram_C      ; 9.397  ; 9.397  ; Rise       ; Ram_C           ;
;  HEX3[4]    ; Ram_C      ; 9.424  ; 9.424  ; Rise       ; Ram_C           ;
;  HEX3[5]    ; Ram_C      ; 9.667  ; 9.667  ; Rise       ; Ram_C           ;
;  HEX3[6]    ; Ram_C      ; 8.589  ; 8.589  ; Rise       ; Ram_C           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; HEX0[*]     ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 4.858 ; 4.858 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 4.820 ; 4.820 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 4.830 ; 4.830 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 4.735 ; 4.735 ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 4.733 ; 4.733 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 4.725 ; 4.725 ; Rise       ; CLOCK_50        ;
; LEDG[*]     ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
;  LEDG[1]    ; CLOCK_50   ; 4.147 ; 4.147 ; Rise       ; CLOCK_50        ;
;  LEDG[2]    ; CLOCK_50   ; 4.125 ; 4.125 ; Rise       ; CLOCK_50        ;
; GPIO_0[*]   ; Ram_C      ; 7.142 ; 7.142 ; Rise       ; Ram_C           ;
;  GPIO_0[0]  ; Ram_C      ; 7.332 ; 7.332 ; Rise       ; Ram_C           ;
;  GPIO_0[2]  ; Ram_C      ; 7.367 ; 7.367 ; Rise       ; Ram_C           ;
;  GPIO_0[4]  ; Ram_C      ; 7.247 ; 7.247 ; Rise       ; Ram_C           ;
;  GPIO_0[6]  ; Ram_C      ; 7.224 ; 7.224 ; Rise       ; Ram_C           ;
;  GPIO_0[10] ; Ram_C      ; 7.239 ; 7.239 ; Rise       ; Ram_C           ;
;  GPIO_0[12] ; Ram_C      ; 7.202 ; 7.202 ; Rise       ; Ram_C           ;
;  GPIO_0[14] ; Ram_C      ; 7.214 ; 7.214 ; Rise       ; Ram_C           ;
;  GPIO_0[16] ; Ram_C      ; 7.367 ; 7.367 ; Rise       ; Ram_C           ;
;  GPIO_0[18] ; Ram_C      ; 7.145 ; 7.145 ; Rise       ; Ram_C           ;
;  GPIO_0[20] ; Ram_C      ; 7.221 ; 7.221 ; Rise       ; Ram_C           ;
;  GPIO_0[22] ; Ram_C      ; 7.150 ; 7.150 ; Rise       ; Ram_C           ;
;  GPIO_0[24] ; Ram_C      ; 7.142 ; 7.142 ; Rise       ; Ram_C           ;
; GPIO_1[*]   ; Ram_C      ; 6.610 ; 6.610 ; Rise       ; Ram_C           ;
;  GPIO_1[0]  ; Ram_C      ; 6.983 ; 6.983 ; Rise       ; Ram_C           ;
;  GPIO_1[2]  ; Ram_C      ; 6.943 ; 6.943 ; Rise       ; Ram_C           ;
;  GPIO_1[4]  ; Ram_C      ; 6.942 ; 6.942 ; Rise       ; Ram_C           ;
;  GPIO_1[6]  ; Ram_C      ; 6.892 ; 6.892 ; Rise       ; Ram_C           ;
;  GPIO_1[10] ; Ram_C      ; 6.889 ; 6.889 ; Rise       ; Ram_C           ;
;  GPIO_1[12] ; Ram_C      ; 6.747 ; 6.747 ; Rise       ; Ram_C           ;
;  GPIO_1[14] ; Ram_C      ; 6.718 ; 6.718 ; Rise       ; Ram_C           ;
;  GPIO_1[16] ; Ram_C      ; 6.791 ; 6.791 ; Rise       ; Ram_C           ;
;  GPIO_1[18] ; Ram_C      ; 6.796 ; 6.796 ; Rise       ; Ram_C           ;
;  GPIO_1[20] ; Ram_C      ; 6.610 ; 6.610 ; Rise       ; Ram_C           ;
;  GPIO_1[22] ; Ram_C      ; 6.633 ; 6.633 ; Rise       ; Ram_C           ;
;  GPIO_1[24] ; Ram_C      ; 6.734 ; 6.734 ; Rise       ; Ram_C           ;
; HEX1[*]     ; Ram_C      ; 6.225 ; 6.225 ; Rise       ; Ram_C           ;
;  HEX1[0]    ; Ram_C      ; 6.300 ; 6.300 ; Rise       ; Ram_C           ;
;  HEX1[1]    ; Ram_C      ; 6.280 ; 6.280 ; Rise       ; Ram_C           ;
;  HEX1[2]    ; Ram_C      ; 6.225 ; 6.225 ; Rise       ; Ram_C           ;
;  HEX1[3]    ; Ram_C      ; 6.275 ; 6.275 ; Rise       ; Ram_C           ;
;  HEX1[4]    ; Ram_C      ; 6.317 ; 6.317 ; Rise       ; Ram_C           ;
;  HEX1[5]    ; Ram_C      ; 6.316 ; 6.316 ; Rise       ; Ram_C           ;
;  HEX1[6]    ; Ram_C      ; 6.343 ; 6.343 ; Rise       ; Ram_C           ;
; HEX2[*]     ; Ram_C      ; 4.524 ; 4.524 ; Rise       ; Ram_C           ;
;  HEX2[0]    ; Ram_C      ; 4.601 ; 4.601 ; Rise       ; Ram_C           ;
;  HEX2[1]    ; Ram_C      ; 4.553 ; 4.553 ; Rise       ; Ram_C           ;
;  HEX2[2]    ; Ram_C      ; 4.564 ; 4.564 ; Rise       ; Ram_C           ;
;  HEX2[3]    ; Ram_C      ; 4.605 ; 4.605 ; Rise       ; Ram_C           ;
;  HEX2[4]    ; Ram_C      ; 4.554 ; 4.554 ; Rise       ; Ram_C           ;
;  HEX2[5]    ; Ram_C      ; 4.587 ; 4.587 ; Rise       ; Ram_C           ;
;  HEX2[6]    ; Ram_C      ; 4.524 ; 4.524 ; Rise       ; Ram_C           ;
; HEX3[*]     ; Ram_C      ; 4.408 ; 4.408 ; Rise       ; Ram_C           ;
;  HEX3[0]    ; Ram_C      ; 4.682 ; 4.682 ; Rise       ; Ram_C           ;
;  HEX3[1]    ; Ram_C      ; 4.579 ; 4.579 ; Rise       ; Ram_C           ;
;  HEX3[2]    ; Ram_C      ; 4.602 ; 4.602 ; Rise       ; Ram_C           ;
;  HEX3[3]    ; Ram_C      ; 4.580 ; 4.580 ; Rise       ; Ram_C           ;
;  HEX3[4]    ; Ram_C      ; 4.605 ; 4.605 ; Rise       ; Ram_C           ;
;  HEX3[5]    ; Ram_C      ; 4.675 ; 4.675 ; Rise       ; Ram_C           ;
;  HEX3[6]    ; Ram_C      ; 4.408 ; 4.408 ; Rise       ; Ram_C           ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDR[8]     ;       ; 9.895 ; 9.895 ;       ;
; SW[0]      ; LEDR[0]     ; 5.919 ;       ;       ; 5.919 ;
; SW[1]      ; LEDR[1]     ; 5.686 ;       ;       ; 5.686 ;
; SW[2]      ; LEDR[2]     ; 5.150 ;       ;       ; 5.150 ;
; SW[3]      ; LEDR[3]     ; 5.365 ;       ;       ; 5.365 ;
; SW[4]      ; LEDR[4]     ; 5.715 ;       ;       ; 5.715 ;
; SW[5]      ; LEDR[5]     ; 5.444 ;       ;       ; 5.444 ;
; SW[6]      ; LEDR[6]     ; 5.319 ;       ;       ; 5.319 ;
; SW[7]      ; LEDR[7]     ; 6.358 ;       ;       ; 6.358 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDR[8]     ;       ; 5.699 ; 5.699 ;       ;
; SW[0]      ; LEDR[0]     ; 3.173 ;       ;       ; 3.173 ;
; SW[1]      ; LEDR[1]     ; 3.064 ;       ;       ; 3.064 ;
; SW[2]      ; LEDR[2]     ; 2.802 ;       ;       ; 2.802 ;
; SW[3]      ; LEDR[3]     ; 2.876 ;       ;       ; 2.876 ;
; SW[4]      ; LEDR[4]     ; 3.073 ;       ;       ; 3.073 ;
; SW[5]      ; LEDR[5]     ; 2.931 ;       ;       ; 2.931 ;
; SW[6]      ; LEDR[6]     ; 2.862 ;       ;       ; 2.862 ;
; SW[7]      ; LEDR[7]     ; 3.482 ;       ;       ; 3.482 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2347     ; 0        ; 0        ; 0        ;
; Ram_C      ; CLOCK_50 ; 28       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; Ram_C    ; 27       ; 0        ; 0        ; 0        ;
; Ram_C      ; Ram_C    ; 336      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2347     ; 0        ; 0        ; 0        ;
; Ram_C      ; CLOCK_50 ; 28       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; Ram_C    ; 27       ; 0        ; 0        ; 0        ;
; Ram_C      ; Ram_C    ; 336      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 193   ; 193  ;
; Unconstrained Output Ports      ; 63    ; 63   ;
; Unconstrained Output Port Paths ; 302   ; 302  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Nov 29 21:34:23 2017
Info: Command: quartus_sta gpio -c gpio
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'gpio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name Ram_C Ram_C
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.687
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.687      -189.454 Ram_C 
    Info (332119):    -3.676      -245.870 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.540         0.000 Ram_C 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -331.000 Ram_C 
    Info (332119):    -1.380       -85.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.706
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.706       -98.743 Ram_C 
    Info (332119):    -1.165       -68.840 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.247         0.000 Ram_C 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -331.000 Ram_C 
    Info (332119):    -1.380       -85.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 479 megabytes
    Info: Processing ended: Wed Nov 29 21:34:25 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


