module wideexpr_00663(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((((($signed(u7))>>(((ctrl[4]?((s0)^(2'sb01))+((s2)<<<(2'sb11)):((5'sb11000)^(s4))<<(4'sb0001)))<<<((ctrl[1]?-(5'sb10110):($signed(s3))<<((ctrl[0]?s5:3'sb011))))))^~((s0)-((6'sb001010)-((s4)<<<(((s6)<<<(3'sb000))>>>(3'sb100))))))+((s0)<<(-(2'sb10))))-($signed($unsigned(s4))))-((ctrl[3]?s0:($signed((($signed(s5))+(((s3)<<((s6)>>(s0)))+((ctrl[2]?(ctrl[0]?s2:6'sb111000):(s3)>>(5'sb00011)))))>=((ctrl[3]?((-(3'sb010))>>($signed(s4)))+(($signed(2'sb10))>>>(2'sb00)):s5))))|($signed(^({1{u7}})))));
  assign y1 = 3'sb000;
  assign y2 = {1{s5}};
  assign y3 = {s1,($signed($signed((ctrl[2]?u3:-(($signed(s0))<<((5'sb10110)!=(s2)))))))&({+(4'b1001)})};
  assign y4 = {~&((!({4{{3{(s3)<<(s7)}}}}))^~({u5,+(6'sb010111)})),u6};
  assign y5 = (ctrl[4]?$signed({$signed($signed(6'sb100101))}):+(($signed((((2'sb01)>>>(3'b000))>>>(($signed((5'sb10010)>>(s1)))<<(($signed(s6))<<<(+(u0)))))>>>(s6)))>=(s2)));
  assign y6 = {4{u6}};
  assign y7 = (ctrl[3]?(((((1'sb0)<<(2'sb11))<<<((3'sb011)-(4'b1000)))>>(({4'b0010,1'b1})>>(5'sb10100)))-($signed((ctrl[5]?{1{s0}}:{3'sb111,6'sb000010,1'sb0}))))>>($unsigned(({(s0)<<<(5'b11110)})^~((4'sb0111)|(~&(s0))))):+($unsigned(((4'sb0100)>>>(|(5'sb11111)))&(2'sb01))));
endmodule
