

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s'
================================================================
* Date:           Mon Feb 23 22:02:33 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.07ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %data_0_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 11 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_0_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 14 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln46 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 15 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 16 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 17 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%or_ln46 = or i1 %tmp_55, i1 %trunc_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 18 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%and_ln46 = and i1 %or_ln46, i1 %tmp_53" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 19 'and' 'and_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%zext_ln46 = zext i1 %and_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 20 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46 = add i8 %trunc_ln, i8 %zext_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 21 'add' 'add_ln46' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_0_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 22 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%icmp_ln46 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 23 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 24 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_66 = xor i1 %tmp_54, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 25 'xor' 'not_tmp_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln46_18 = or i1 %tmp_56, i1 %not_tmp_66" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 26 'or' 'and_ln46_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln46, i1 %and_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 27 'and' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.07ns)   --->   "%icmp_ln45_8 = icmp_sgt  i16 %data_1_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 28 'icmp' 'icmp_ln45_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 29 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%trunc_ln46_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_1_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 30 'partselect' 'trunc_ln46_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 31 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%trunc_ln46_11 = trunc i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'trunc' 'trunc_ln46_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%or_ln46_30 = or i1 %tmp_60, i1 %trunc_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'or' 'or_ln46_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%and_ln46_13 = and i1 %or_ln46_30, i1 %tmp_58" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'and' 'and_ln46_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%zext_ln46_8 = zext i1 %and_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'zext' 'zext_ln46_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_8 = add i8 %trunc_ln46_8, i8 %zext_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'add' 'add_ln46_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_1_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 39 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.82ns)   --->   "%icmp_ln46_8 = icmp_eq  i6 %tmp_44, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'icmp' 'icmp_ln46_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_8, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 41 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%not_tmp_73 = xor i1 %tmp_59, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 42 'xor' 'not_tmp_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%and_ln46_20 = or i1 %tmp_61, i1 %not_tmp_73" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 43 'or' 'and_ln46_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_38 = and i1 %icmp_ln46_8, i1 %and_ln46_20" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 44 'and' 'empty_38' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.07ns)   --->   "%icmp_ln45_9 = icmp_sgt  i16 %data_2_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 45 'icmp' 'icmp_ln45_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 46 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%trunc_ln46_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_2_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 47 'partselect' 'trunc_ln46_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 48 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%trunc_ln46_12 = trunc i16 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 49 'trunc' 'trunc_ln46_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 50 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 51 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%or_ln46_33 = or i1 %tmp_65, i1 %trunc_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 52 'or' 'or_ln46_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%and_ln46_14 = and i1 %or_ln46_33, i1 %tmp_63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'and' 'and_ln46_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%zext_ln46_9 = zext i1 %and_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 54 'zext' 'zext_ln46_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_9 = add i8 %trunc_ln46_9, i8 %zext_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 55 'add' 'add_ln46_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_2_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.82ns)   --->   "%icmp_ln46_9 = icmp_eq  i6 %tmp_45, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'icmp' 'icmp_ln46_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_9, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 58 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%not_tmp_80 = xor i1 %tmp_64, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 59 'xor' 'not_tmp_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%and_ln46_22 = or i1 %tmp_66, i1 %not_tmp_80" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 60 'or' 'and_ln46_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_39 = and i1 %icmp_ln46_9, i1 %and_ln46_22" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'and' 'empty_39' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.07ns)   --->   "%icmp_ln45_10 = icmp_sgt  i16 %data_3_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 62 'icmp' 'icmp_ln45_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%trunc_ln46_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_3_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'partselect' 'trunc_ln46_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%trunc_ln46_13 = trunc i16 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 66 'trunc' 'trunc_ln46_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 67 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 68 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%or_ln46_36 = or i1 %tmp_70, i1 %trunc_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 69 'or' 'or_ln46_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%and_ln46_15 = and i1 %or_ln46_36, i1 %tmp_68" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 70 'and' 'and_ln46_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%zext_ln46_10 = zext i1 %and_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 71 'zext' 'zext_ln46_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_10 = add i8 %trunc_ln46_s, i8 %zext_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 72 'add' 'add_ln46_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_3_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 73 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.82ns)   --->   "%icmp_ln46_10 = icmp_eq  i6 %tmp_46, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 74 'icmp' 'icmp_ln46_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_10, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 75 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%not_tmp_87 = xor i1 %tmp_69, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 76 'xor' 'not_tmp_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%and_ln46_24 = or i1 %tmp_71, i1 %not_tmp_87" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 77 'or' 'and_ln46_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_40 = and i1 %icmp_ln46_10, i1 %and_ln46_24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 78 'and' 'empty_40' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (2.07ns)   --->   "%icmp_ln45_11 = icmp_sgt  i16 %data_4_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 79 'icmp' 'icmp_ln45_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 80 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%trunc_ln46_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_4_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 81 'partselect' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 82 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%trunc_ln46_14 = trunc i16 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 83 'trunc' 'trunc_ln46_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 84 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 85 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%or_ln46_39 = or i1 %tmp_75, i1 %trunc_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 86 'or' 'or_ln46_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%and_ln46_16 = and i1 %or_ln46_39, i1 %tmp_73" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 87 'and' 'and_ln46_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%zext_ln46_11 = zext i1 %and_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 88 'zext' 'zext_ln46_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_11 = add i8 %trunc_ln46_1, i8 %zext_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 89 'add' 'add_ln46_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_4_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 90 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.82ns)   --->   "%icmp_ln46_11 = icmp_eq  i6 %tmp_47, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 91 'icmp' 'icmp_ln46_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_11, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 92 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%not_tmp_94 = xor i1 %tmp_74, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 93 'xor' 'not_tmp_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%and_ln46_26 = or i1 %tmp_76, i1 %not_tmp_94" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 94 'or' 'and_ln46_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_41 = and i1 %icmp_ln46_11, i1 %and_ln46_26" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 95 'and' 'empty_41' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (2.07ns)   --->   "%icmp_ln45_12 = icmp_sgt  i16 %data_5_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 96 'icmp' 'icmp_ln45_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 97 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%trunc_ln46_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_5_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 98 'partselect' 'trunc_ln46_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 99 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%trunc_ln46_15 = trunc i16 %data_5_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 100 'trunc' 'trunc_ln46_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 101 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 102 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%or_ln46_42 = or i1 %tmp_80, i1 %trunc_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 103 'or' 'or_ln46_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%and_ln46_17 = and i1 %or_ln46_42, i1 %tmp_78" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 104 'and' 'and_ln46_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%zext_ln46_12 = zext i1 %and_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 105 'zext' 'zext_ln46_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_12 = add i8 %trunc_ln46_2, i8 %zext_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 106 'add' 'add_ln46_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_5_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 107 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.82ns)   --->   "%icmp_ln46_12 = icmp_eq  i6 %tmp_48, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 108 'icmp' 'icmp_ln46_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_12, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 109 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%not_tmp_101 = xor i1 %tmp_79, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 110 'xor' 'not_tmp_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%and_ln46_28 = or i1 %tmp_81, i1 %not_tmp_101" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 111 'or' 'and_ln46_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_42 = and i1 %icmp_ln46_12, i1 %and_ln46_28" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 112 'and' 'empty_42' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (2.07ns)   --->   "%icmp_ln45_13 = icmp_sgt  i16 %data_6_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 113 'icmp' 'icmp_ln45_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 114 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%trunc_ln46_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_6_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 115 'partselect' 'trunc_ln46_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 116 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%trunc_ln46_16 = trunc i16 %data_6_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 117 'trunc' 'trunc_ln46_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 118 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 119 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%or_ln46_45 = or i1 %tmp_85, i1 %trunc_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 120 'or' 'or_ln46_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%and_ln46_19 = and i1 %or_ln46_45, i1 %tmp_83" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 121 'and' 'and_ln46_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%zext_ln46_13 = zext i1 %and_ln46_19" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 122 'zext' 'zext_ln46_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_13 = add i8 %trunc_ln46_3, i8 %zext_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 123 'add' 'add_ln46_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_6_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 124 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.82ns)   --->   "%icmp_ln46_13 = icmp_eq  i6 %tmp_49, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 125 'icmp' 'icmp_ln46_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_13, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 126 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%not_tmp_108 = xor i1 %tmp_84, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 127 'xor' 'not_tmp_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%and_ln46_30 = or i1 %tmp_86, i1 %not_tmp_108" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 128 'or' 'and_ln46_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_43 = and i1 %icmp_ln46_13, i1 %and_ln46_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 129 'and' 'empty_43' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (2.07ns)   --->   "%icmp_ln45_14 = icmp_sgt  i16 %data_7_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 130 'icmp' 'icmp_ln45_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 131 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%trunc_ln46_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_7_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 132 'partselect' 'trunc_ln46_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 133 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%trunc_ln46_17 = trunc i16 %data_7_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 134 'trunc' 'trunc_ln46_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 135 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 136 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%or_ln46_48 = or i1 %tmp_90, i1 %trunc_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 137 'or' 'or_ln46_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%and_ln46_21 = and i1 %or_ln46_48, i1 %tmp_88" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 138 'and' 'and_ln46_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%zext_ln46_14 = zext i1 %and_ln46_21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 139 'zext' 'zext_ln46_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_14 = add i8 %trunc_ln46_4, i8 %zext_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 140 'add' 'add_ln46_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_7_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 141 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.82ns)   --->   "%icmp_ln46_14 = icmp_eq  i6 %tmp_50, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 142 'icmp' 'icmp_ln46_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_14, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 143 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%not_tmp_115 = xor i1 %tmp_89, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 144 'xor' 'not_tmp_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%and_ln46_32 = or i1 %tmp_91, i1 %not_tmp_115" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 145 'or' 'and_ln46_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_44 = and i1 %icmp_ln46_14, i1 %and_ln46_32" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 146 'and' 'empty_44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 147 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_28)   --->   "%or_ln46_28 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 148 'or' 'or_ln46_28' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%xor_ln46 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 149 'xor' 'xor_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%or_ln46_29 = or i1 %tmp, i1 %xor_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 150 'or' 'or_ln46_29' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_28)   --->   "%select_ln46 = select i1 %tmp, i8 0, i8 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 151 'select' 'select_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_28 = select i1 %or_ln46_28, i8 %select_ln46, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 152 'select' 'select_ln46_28' <Predicate = (icmp_ln45)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%select_ln46_29 = select i1 %or_ln46_29, i8 %select_ln46_28, i8 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 153 'select' 'select_ln46_29' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_0_0 = select i1 %icmp_ln45, i8 %select_ln46_29, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 154 'select' 'res_0_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_31)   --->   "%or_ln46_31 = or i1 %empty_38, i1 %tmp_57" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 155 'or' 'or_ln46_31' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%xor_ln46_8 = xor i1 %empty_38, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 156 'xor' 'xor_ln46_8' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%or_ln46_32 = or i1 %tmp_57, i1 %xor_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 157 'or' 'or_ln46_32' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_31)   --->   "%select_ln46_30 = select i1 %tmp_57, i8 0, i8 %add_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 158 'select' 'select_ln46_30' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_31 = select i1 %or_ln46_31, i8 %select_ln46_30, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 159 'select' 'select_ln46_31' <Predicate = (icmp_ln45_8)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%select_ln46_32 = select i1 %or_ln46_32, i8 %select_ln46_31, i8 %add_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 160 'select' 'select_ln46_32' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_1_0 = select i1 %icmp_ln45_8, i8 %select_ln46_32, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 161 'select' 'res_1_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_34)   --->   "%or_ln46_34 = or i1 %empty_39, i1 %tmp_62" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 162 'or' 'or_ln46_34' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%xor_ln46_9 = xor i1 %empty_39, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 163 'xor' 'xor_ln46_9' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%or_ln46_35 = or i1 %tmp_62, i1 %xor_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 164 'or' 'or_ln46_35' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_34)   --->   "%select_ln46_33 = select i1 %tmp_62, i8 0, i8 %add_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 165 'select' 'select_ln46_33' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_34 = select i1 %or_ln46_34, i8 %select_ln46_33, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 166 'select' 'select_ln46_34' <Predicate = (icmp_ln45_9)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%select_ln46_35 = select i1 %or_ln46_35, i8 %select_ln46_34, i8 %add_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 167 'select' 'select_ln46_35' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_2_0 = select i1 %icmp_ln45_9, i8 %select_ln46_35, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 168 'select' 'res_2_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_37)   --->   "%or_ln46_37 = or i1 %empty_40, i1 %tmp_67" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 169 'or' 'or_ln46_37' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%xor_ln46_10 = xor i1 %empty_40, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 170 'xor' 'xor_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%or_ln46_38 = or i1 %tmp_67, i1 %xor_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 171 'or' 'or_ln46_38' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_37)   --->   "%select_ln46_36 = select i1 %tmp_67, i8 0, i8 %add_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 172 'select' 'select_ln46_36' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_37 = select i1 %or_ln46_37, i8 %select_ln46_36, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 173 'select' 'select_ln46_37' <Predicate = (icmp_ln45_10)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%select_ln46_38 = select i1 %or_ln46_38, i8 %select_ln46_37, i8 %add_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 174 'select' 'select_ln46_38' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_3_0 = select i1 %icmp_ln45_10, i8 %select_ln46_38, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 175 'select' 'res_3_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_40)   --->   "%or_ln46_40 = or i1 %empty_41, i1 %tmp_72" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 176 'or' 'or_ln46_40' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%xor_ln46_11 = xor i1 %empty_41, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 177 'xor' 'xor_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%or_ln46_41 = or i1 %tmp_72, i1 %xor_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 178 'or' 'or_ln46_41' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_40)   --->   "%select_ln46_39 = select i1 %tmp_72, i8 0, i8 %add_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 179 'select' 'select_ln46_39' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_40 = select i1 %or_ln46_40, i8 %select_ln46_39, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 180 'select' 'select_ln46_40' <Predicate = (icmp_ln45_11)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%select_ln46_41 = select i1 %or_ln46_41, i8 %select_ln46_40, i8 %add_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 181 'select' 'select_ln46_41' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_4_0 = select i1 %icmp_ln45_11, i8 %select_ln46_41, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 182 'select' 'res_4_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_43)   --->   "%or_ln46_43 = or i1 %empty_42, i1 %tmp_77" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 183 'or' 'or_ln46_43' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%xor_ln46_12 = xor i1 %empty_42, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 184 'xor' 'xor_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%or_ln46_44 = or i1 %tmp_77, i1 %xor_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 185 'or' 'or_ln46_44' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_43)   --->   "%select_ln46_42 = select i1 %tmp_77, i8 0, i8 %add_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 186 'select' 'select_ln46_42' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_43 = select i1 %or_ln46_43, i8 %select_ln46_42, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 187 'select' 'select_ln46_43' <Predicate = (icmp_ln45_12)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%select_ln46_44 = select i1 %or_ln46_44, i8 %select_ln46_43, i8 %add_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 188 'select' 'select_ln46_44' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_5_0 = select i1 %icmp_ln45_12, i8 %select_ln46_44, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 189 'select' 'res_5_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_46)   --->   "%or_ln46_46 = or i1 %empty_43, i1 %tmp_82" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 190 'or' 'or_ln46_46' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%xor_ln46_13 = xor i1 %empty_43, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 191 'xor' 'xor_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%or_ln46_47 = or i1 %tmp_82, i1 %xor_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 192 'or' 'or_ln46_47' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_46)   --->   "%select_ln46_45 = select i1 %tmp_82, i8 0, i8 %add_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 193 'select' 'select_ln46_45' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_46 = select i1 %or_ln46_46, i8 %select_ln46_45, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 194 'select' 'select_ln46_46' <Predicate = (icmp_ln45_13)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%select_ln46_47 = select i1 %or_ln46_47, i8 %select_ln46_46, i8 %add_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 195 'select' 'select_ln46_47' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_6_0 = select i1 %icmp_ln45_13, i8 %select_ln46_47, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 196 'select' 'res_6_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_49)   --->   "%or_ln46_49 = or i1 %empty_44, i1 %tmp_87" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 197 'or' 'or_ln46_49' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%xor_ln46_14 = xor i1 %empty_44, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 198 'xor' 'xor_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%or_ln46_50 = or i1 %tmp_87, i1 %xor_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 199 'or' 'or_ln46_50' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_49)   --->   "%select_ln46_48 = select i1 %tmp_87, i8 0, i8 %add_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 200 'select' 'select_ln46_48' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_49 = select i1 %or_ln46_49, i8 %select_ln46_48, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 201 'select' 'select_ln46_49' <Predicate = (icmp_ln45_14)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%select_ln46_50 = select i1 %or_ln46_50, i8 %select_ln46_49, i8 %add_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 202 'select' 'select_ln46_50' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_7_0 = select i1 %icmp_ln45_14, i8 %select_ln46_50, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 203 'select' 'res_7_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i8 %res_0_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 204 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i8 %res_1_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 205 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i8 %res_2_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 206 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i8 %res_3_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 207 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i64 %mrv_3, i8 %res_4_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 208 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i64 %mrv_4, i8 %res_5_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 209 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i64 %mrv_5, i8 %res_6_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 210 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i64 %mrv_6, i8 %res_7_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 211 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i64 %mrv_7" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 212 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 2.893ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_activation.h:42) on port 'data_0_val' (firmware/nnet_utils/nnet_activation.h:42) [17]  (0.000 ns)
	'add' operation 8 bit ('add_ln46', firmware/nnet_utils/nnet_activation.h:46) [28]  (1.915 ns)
	'or' operation 1 bit ('and_ln46_18', firmware/nnet_utils/nnet_activation.h:46) [33]  (0.000 ns)
	'and' operation 1 bit ('empty', firmware/nnet_utils/nnet_activation.h:46) [34]  (0.978 ns)

 <State 2>: 2.496ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln46_28', firmware/nnet_utils/nnet_activation.h:46) [35]  (0.000 ns)
	'select' operation 8 bit ('select_ln46_28', firmware/nnet_utils/nnet_activation.h:46) [39]  (1.248 ns)
	'select' operation 8 bit ('select_ln46_29', firmware/nnet_utils/nnet_activation.h:46) [40]  (0.000 ns)
	'select' operation 8 bit ('res_0_0', firmware/nnet_utils/nnet_activation.h:45) [41]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
