

================================================================
== Vitis HLS Report for 'store_block_C_proc'
================================================================
* Date:           Mon Sep  4 09:33:45 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                   Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_store_block_C_proc_Pipeline_store_block_C_fu_86  |store_block_C_proc_Pipeline_store_block_C  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.93>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%jj_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %jj"   --->   Operation 4 'read' 'jj_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %ii"   --->   Operation 5 'read' 'ii_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (1.56ns)   --->   "%empty = sub i2 0, i2 %ii_read"   --->   Operation 6 'sub' 'empty' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i2 %empty" [gemm_systolic_array.cpp:87]   --->   Operation 7 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0" [gemm_systolic_array.cpp:87]   --->   Operation 8 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.73ns)   --->   "%sub_ln87 = sub i4 %tmp_s, i4 %zext_ln87" [gemm_systolic_array.cpp:87]   --->   Operation 9 'sub' 'sub_ln87' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i2 %jj_read" [gemm_systolic_array.cpp:66]   --->   Operation 10 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %jj_read, i2 0"   --->   Operation 11 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%p_udiv135_i_i = sub i4 %p_shl1, i4 %zext_ln66" [gemm_systolic_array.cpp:66]   --->   Operation 12 'sub' 'p_udiv135_i_i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_1448 = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty_1448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (5.63ns)   --->   "%call_ln66 = call void @store_block_C_proc_Pipeline_store_block_C, i32 %C_3_3, i32 %C_3_2, i32 %C_3_1, i32 %C_3_0, i32 %C_2_3, i32 %C_2_2, i32 %C_2_1, i32 %C_2_0, i32 %C_1_3, i32 %C_1_2, i32 %C_1_1, i32 %C_1_0, i32 %C_0_3, i32 %C_0_2, i32 %C_0_1, i32 %C_0_0, i32 %block_C_drainer_110, i32 %block_C_drainer_211, i32 %block_C_drainer_312, i32 %block_C_drainer_09, i4 %p_udiv135_i_i, i4 %sub_ln87" [gemm_systolic_array.cpp:66]   --->   Operation 14 'call' 'call_ln66' <Predicate = true> <Delay = 5.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %jj, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_312, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_211, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_110, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_09, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln66 = call void @store_block_C_proc_Pipeline_store_block_C, i32 %C_3_3, i32 %C_3_2, i32 %C_3_1, i32 %C_3_0, i32 %C_2_3, i32 %C_2_2, i32 %C_2_1, i32 %C_2_0, i32 %C_1_3, i32 %C_1_2, i32 %C_1_1, i32 %C_1_0, i32 %C_0_3, i32 %C_0_2, i32 %C_0_1, i32 %C_0_0, i32 %block_C_drainer_110, i32 %block_C_drainer_211, i32 %block_C_drainer_312, i32 %block_C_drainer_09, i4 %p_udiv135_i_i, i4 %sub_ln87" [gemm_systolic_array.cpp:66]   --->   Operation 21 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ block_C_drainer_110]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ii]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_312]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_09]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read           (read          ) [ 0000]
ii_read           (read          ) [ 0000]
empty             (sub           ) [ 0000]
zext_ln87         (zext          ) [ 0000]
tmp_s             (bitconcatenate) [ 0000]
sub_ln87          (sub           ) [ 0011]
zext_ln66         (zext          ) [ 0000]
p_shl1            (bitconcatenate) [ 0000]
p_udiv135_i_i     (sub           ) [ 0011]
empty_1448        (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln66         (call          ) [ 0000]
ret_ln0           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_3_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_3_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_3_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_3_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_2_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_0_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_0_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_0_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_0_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="block_C_drainer_110">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_110"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ii">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="block_C_drainer_211">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_211"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="block_C_drainer_312">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_312"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="block_C_drainer_09">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_09"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="jj">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_block_C_proc_Pipeline_store_block_C"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="jj_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="0" index="1" bw="2" slack="0"/>
<pin id="77" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ii_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_store_block_C_proc_Pipeline_store_block_C_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="0" index="3" bw="32" slack="0"/>
<pin id="91" dir="0" index="4" bw="32" slack="0"/>
<pin id="92" dir="0" index="5" bw="32" slack="0"/>
<pin id="93" dir="0" index="6" bw="32" slack="0"/>
<pin id="94" dir="0" index="7" bw="32" slack="0"/>
<pin id="95" dir="0" index="8" bw="32" slack="0"/>
<pin id="96" dir="0" index="9" bw="32" slack="0"/>
<pin id="97" dir="0" index="10" bw="32" slack="0"/>
<pin id="98" dir="0" index="11" bw="32" slack="0"/>
<pin id="99" dir="0" index="12" bw="32" slack="0"/>
<pin id="100" dir="0" index="13" bw="32" slack="0"/>
<pin id="101" dir="0" index="14" bw="32" slack="0"/>
<pin id="102" dir="0" index="15" bw="32" slack="0"/>
<pin id="103" dir="0" index="16" bw="32" slack="0"/>
<pin id="104" dir="0" index="17" bw="32" slack="0"/>
<pin id="105" dir="0" index="18" bw="32" slack="0"/>
<pin id="106" dir="0" index="19" bw="32" slack="0"/>
<pin id="107" dir="0" index="20" bw="32" slack="0"/>
<pin id="108" dir="0" index="21" bw="4" slack="1"/>
<pin id="109" dir="0" index="22" bw="4" slack="1"/>
<pin id="110" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln87_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_s_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sub_ln87_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln87/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln66_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_shl1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_udiv135_i_i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="0"/>
<pin id="171" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_udiv135_i_i/1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="sub_ln87_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln87 "/>
</bind>
</comp>

<comp id="179" class="1005" name="p_udiv135_i_i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_udiv135_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="111"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="86" pin=8"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="86" pin=9"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="86" pin=10"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="86" pin=11"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="86" pin=12"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="86" pin=13"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="86" pin=14"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="86" pin=15"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="86" pin=16"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="86" pin=17"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="86" pin=18"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="86" pin=19"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="86" pin=20"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="80" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="132" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="138" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="74" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="74" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="156" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="150" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="86" pin=22"/></net>

<net id="182"><net_src comp="168" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="86" pin=21"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_3_3 | {2 3 }
	Port: C_3_2 | {2 3 }
	Port: C_3_1 | {2 3 }
	Port: C_3_0 | {2 3 }
	Port: C_2_3 | {2 3 }
	Port: C_2_2 | {2 3 }
	Port: C_2_1 | {2 3 }
	Port: C_2_0 | {2 3 }
	Port: C_1_3 | {2 3 }
	Port: C_1_2 | {2 3 }
	Port: C_1_1 | {2 3 }
	Port: C_1_0 | {2 3 }
	Port: C_0_3 | {2 3 }
	Port: C_0_2 | {2 3 }
	Port: C_0_1 | {2 3 }
	Port: C_0_0 | {2 3 }
 - Input state : 
	Port: store_block_C_proc : C_3_3 | {2 3 }
	Port: store_block_C_proc : C_3_2 | {2 3 }
	Port: store_block_C_proc : C_3_1 | {2 3 }
	Port: store_block_C_proc : C_3_0 | {2 3 }
	Port: store_block_C_proc : C_2_3 | {2 3 }
	Port: store_block_C_proc : C_2_2 | {2 3 }
	Port: store_block_C_proc : C_2_1 | {2 3 }
	Port: store_block_C_proc : C_2_0 | {2 3 }
	Port: store_block_C_proc : C_1_3 | {2 3 }
	Port: store_block_C_proc : C_1_2 | {2 3 }
	Port: store_block_C_proc : C_1_1 | {2 3 }
	Port: store_block_C_proc : C_1_0 | {2 3 }
	Port: store_block_C_proc : C_0_3 | {2 3 }
	Port: store_block_C_proc : C_0_2 | {2 3 }
	Port: store_block_C_proc : C_0_1 | {2 3 }
	Port: store_block_C_proc : C_0_0 | {2 3 }
	Port: store_block_C_proc : block_C_drainer_110 | {2 3 }
	Port: store_block_C_proc : ii | {1 }
	Port: store_block_C_proc : block_C_drainer_211 | {2 3 }
	Port: store_block_C_proc : block_C_drainer_312 | {2 3 }
	Port: store_block_C_proc : block_C_drainer_09 | {2 3 }
	Port: store_block_C_proc : jj | {1 }
  - Chain level:
	State 1
		zext_ln87 : 1
		tmp_s : 1
		sub_ln87 : 2
		p_udiv135_i_i : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_store_block_C_proc_Pipeline_store_block_C_fu_86 |    8    | 39.3872 |   1978  |   2012  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                     empty_fu_132                    |    0    |    0    |    0    |    10   |
|    sub   |                   sub_ln87_fu_150                   |    0    |    0    |    0    |    13   |
|          |                 p_udiv135_i_i_fu_168                |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   read   |                  jj_read_read_fu_74                 |    0    |    0    |    0    |    0    |
|          |                  ii_read_read_fu_80                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln87_fu_138                  |    0    |    0    |    0    |    0    |
|          |                   zext_ln66_fu_156                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                     tmp_s_fu_142                    |    0    |    0    |    0    |    0    |
|          |                    p_shl1_fu_160                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    8    | 39.3872 |   1978  |   2048  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|p_udiv135_i_i_reg_179|    4   |
|   sub_ln87_reg_174  |    4   |
+---------------------+--------+
|        Total        |    8   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |   39   |  1978  |  2048  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    8   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   39   |  1986  |  2048  |
+-----------+--------+--------+--------+--------+
