{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713526623514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713526623515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 05:37:03 2024 " "Processing started: Fri Apr 19 05:37:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713526623515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526623515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526623515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713526623936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713526623936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgamain.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgamain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAMain " "Found entity 1: VGAMain" {  } { { "VGAMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/VGAController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verifica_posiciones.sv 1 1 " "Found 1 design units, including 1 entities, in source file verifica_posiciones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Verifica_posiciones " "Found entity 1: Verifica_posiciones" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawingmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawingmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawingMux " "Found entity 1: drawingMux" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dibujarpantalla.sv 1 1 " "Found 1 design units, including 1 entities, in source file dibujarpantalla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DibujarPantalla " "Found entity 1: DibujarPantalla" {  } { { "DibujarPantalla.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colormux.sv 1 1 " "Found 1 design units, including 1 entities, in source file colormux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colorMux " "Found entity 1: colorMux" {  } { { "colorMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/colorMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleshipmain.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleshipmain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BattleshipMain " "Found entity 1: BattleshipMain" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHECK_WIN check_win battleship.sv(18) " "Verilog HDL Declaration information at battleship.sv(18): object \"CHECK_WIN\" differs only in case from object \"check_win\" in the same scope" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713526631632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHECK_LOSE check_lose battleship.sv(18) " "Verilog HDL Declaration information at battleship.sv(18): object \"CHECK_LOSE\" differs only in case from object \"check_lose\" in the same scope" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713526631632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship " "Found entity 1: battleship" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_tb " "Found entity 1: battleship_tb" {  } { { "battleship_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file mov_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mov_control " "Found entity 1: mov_control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_control_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mov_control_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mov_control_tb " "Found entity 1: mov_control_tb" {  } { { "mov_control_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppos_ships.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppos_ships.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ppos_ships " "Found entity 1: Ppos_ships" {  } { { "Ppos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppos_ships_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppos_ships_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ppos_ships_tb " "Found entity 1: Ppos_ships_tb" {  } { { "Ppos_ships_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epos_ships.sv 1 1 " "Found 1 design units, including 1 entities, in source file epos_ships.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Epos_ships " "Found entity 1: Epos_ships" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epos_ships_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file epos_ships_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Epos_ships_tb " "Found entity 1: Epos_ships_tb" {  } { { "Epos_ships_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playtimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file playtimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playTimer " "Found entity 1: playTimer" {  } { { "playTimer.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/playTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayConverter " "Found entity 1: displayConverter" {  } { { "displayConverter.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/displayConverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Playerplay " "Found entity 1: Playerplay" {  } { { "Playerplay.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Playerplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerplay_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerplay_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Playerplay_tb " "Found entity 1: Playerplay_tb" {  } { { "Playerplay_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Playerplay_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file envplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envplay " "Found entity 1: Envplay" {  } { { "Envplay.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envplay_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file envplay_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envplay_tb " "Found entity 1: Envplay_tb" {  } { { "Envplay_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Envplay_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_win_lose.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_win_lose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_win_lose " "Found entity 1: check_win_lose" {  } { { "check_win_lose.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/check_win_lose.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_win_lose_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_win_lose_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_win_lose_tb " "Found entity 1: check_win_lose_tb" {  } { { "check_win_lose_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/check_win_lose_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713526631661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset VGAMain.sv(17) " "Verilog HDL Implicit Net warning at VGAMain.sv(17): created implicit net for \"reset\"" {  } { { "VGAMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "win VGAMain.sv(17) " "Verilog HDL Implicit Net warning at VGAMain.sv(17): created implicit net for \"win\"" {  } { { "VGAMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631661 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lose VGAMain.sv(17) " "Verilog HDL Implicit Net warning at VGAMain.sv(17): created implicit net for \"lose\"" {  } { { "VGAMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631662 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lines DibujarPantalla.sv(11) " "Verilog HDL Implicit Net warning at DibujarPantalla.sv(11): created implicit net for \"lines\"" {  } { { "DibujarPantalla.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BattleshipMain " "Elaborating entity \"BattleshipMain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713526631708 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631718 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "playerBoard " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"playerBoard\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631718 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "EnvBoard " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"EnvBoard\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:div " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:div\"" {  } { { "BattleshipMain.sv" "div" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAMain VGAMain:VGA " "Elaborating entity \"VGAMain\" for hierarchy \"VGAMain:VGA\"" {  } { { "BattleshipMain.sv" "VGA" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631733 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset 0 VGAMain.sv(17) " "Net \"reset\" at VGAMain.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "VGAMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713526631734 "|BattleshipMain|VGAMain:VGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "win 0 VGAMain.sv(17) " "Net \"win\" at VGAMain.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "VGAMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713526631734 "|BattleshipMain|VGAMain:VGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lose 0 VGAMain.sv(17) " "Net \"lose\" at VGAMain.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "VGAMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713526631734 "|BattleshipMain|VGAMain:VGA"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631734 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAMain:VGA\|VGAController:controller " "Elaborating entity \"VGAController\" for hierarchy \"VGAMain:VGA\|VGAController:controller\"" {  } { { "VGAMain.sv" "controller" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DibujarPantalla VGAMain:VGA\|DibujarPantalla:dib " "Elaborating entity \"DibujarPantalla\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\"" {  } { { "VGAMain.sv" "dib" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DibujarPantalla.sv(11) " "Verilog HDL assignment warning at DibujarPantalla.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "DibujarPantalla.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631744 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "states " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"states\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631744 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "states " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"states\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verifica_posiciones VGAMain:VGA\|DibujarPantalla:dib\|Verifica_posiciones:verifica " "Elaborating entity \"Verifica_posiciones\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\|Verifica_posiciones:verifica\"" {  } { { "DibujarPantalla.sv" "verifica" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(7) " "Verilog HDL assignment warning at Verifica_posiciones.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(8) " "Verilog HDL assignment warning at Verifica_posiciones.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(9) " "Verilog HDL assignment warning at Verifica_posiciones.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(10) " "Verilog HDL assignment warning at Verifica_posiciones.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(11) " "Verilog HDL assignment warning at Verifica_posiciones.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(15) " "Verilog HDL assignment warning at Verifica_posiciones.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(16) " "Verilog HDL assignment warning at Verifica_posiciones.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(17) " "Verilog HDL assignment warning at Verifica_posiciones.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(18) " "Verilog HDL assignment warning at Verifica_posiciones.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(19) " "Verilog HDL assignment warning at Verifica_posiciones.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(26) " "Verilog HDL assignment warning at Verifica_posiciones.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(27) " "Verilog HDL assignment warning at Verifica_posiciones.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(28) " "Verilog HDL assignment warning at Verifica_posiciones.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(29) " "Verilog HDL assignment warning at Verifica_posiciones.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(30) " "Verilog HDL assignment warning at Verifica_posiciones.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(34) " "Verilog HDL assignment warning at Verifica_posiciones.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(35) " "Verilog HDL assignment warning at Verifica_posiciones.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631747 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(36) " "Verilog HDL assignment warning at Verifica_posiciones.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(37) " "Verilog HDL assignment warning at Verifica_posiciones.sv(37): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(38) " "Verilog HDL assignment warning at Verifica_posiciones.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(44) " "Verilog HDL assignment warning at Verifica_posiciones.sv(44): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(45) " "Verilog HDL assignment warning at Verifica_posiciones.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(46) " "Verilog HDL assignment warning at Verifica_posiciones.sv(46): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(47) " "Verilog HDL assignment warning at Verifica_posiciones.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(48) " "Verilog HDL assignment warning at Verifica_posiciones.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(52) " "Verilog HDL assignment warning at Verifica_posiciones.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(53) " "Verilog HDL assignment warning at Verifica_posiciones.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(54) " "Verilog HDL assignment warning at Verifica_posiciones.sv(54): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(55) " "Verilog HDL assignment warning at Verifica_posiciones.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(56) " "Verilog HDL assignment warning at Verifica_posiciones.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(60) " "Verilog HDL assignment warning at Verifica_posiciones.sv(60): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(61) " "Verilog HDL assignment warning at Verifica_posiciones.sv(61): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(62) " "Verilog HDL assignment warning at Verifica_posiciones.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(63) " "Verilog HDL assignment warning at Verifica_posiciones.sv(63): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(64) " "Verilog HDL assignment warning at Verifica_posiciones.sv(64): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(68) " "Verilog HDL assignment warning at Verifica_posiciones.sv(68): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(69) " "Verilog HDL assignment warning at Verifica_posiciones.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(70) " "Verilog HDL assignment warning at Verifica_posiciones.sv(70): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(71) " "Verilog HDL assignment warning at Verifica_posiciones.sv(71): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(72) " "Verilog HDL assignment warning at Verifica_posiciones.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(76) " "Verilog HDL assignment warning at Verifica_posiciones.sv(76): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(77) " "Verilog HDL assignment warning at Verifica_posiciones.sv(77): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(78) " "Verilog HDL assignment warning at Verifica_posiciones.sv(78): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631748 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(79) " "Verilog HDL assignment warning at Verifica_posiciones.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631749 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(80) " "Verilog HDL assignment warning at Verifica_posiciones.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631749 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(83) " "Verilog HDL assignment warning at Verifica_posiciones.sv(83): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631749 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(84) " "Verilog HDL assignment warning at Verifica_posiciones.sv(84): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631749 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(85) " "Verilog HDL assignment warning at Verifica_posiciones.sv(85): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631749 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(86) " "Verilog HDL assignment warning at Verifica_posiciones.sv(86): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631749 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(87) " "Verilog HDL assignment warning at Verifica_posiciones.sv(87): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631749 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorMux VGAMain:VGA\|DibujarPantalla:dib\|colorMux:posicion0 " "Elaborating entity \"colorMux\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\|colorMux:posicion0\"" {  } { { "DibujarPantalla.sv" "posicion0" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawingMux VGAMain:VGA\|DibujarPantalla:dib\|drawingMux:draw_mux " "Elaborating entity \"drawingMux\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\|drawingMux:draw_mux\"" {  } { { "DibujarPantalla.sv" "draw_mux" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631763 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 drawingMux.sv(32) " "Verilog HDL Always Construct warning at drawingMux.sv(32): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631767 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 drawingMux.sv(33) " "Verilog HDL Always Construct warning at drawingMux.sv(33): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 drawingMux.sv(34) " "Verilog HDL Always Construct warning at drawingMux.sv(34): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 drawingMux.sv(35) " "Verilog HDL Always Construct warning at drawingMux.sv(35): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 drawingMux.sv(36) " "Verilog HDL Always Construct warning at drawingMux.sv(36): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 drawingMux.sv(37) " "Verilog HDL Always Construct warning at drawingMux.sv(37): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 drawingMux.sv(38) " "Verilog HDL Always Construct warning at drawingMux.sv(38): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 drawingMux.sv(39) " "Verilog HDL Always Construct warning at drawingMux.sv(39): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 drawingMux.sv(40) " "Verilog HDL Always Construct warning at drawingMux.sv(40): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb9 drawingMux.sv(41) " "Verilog HDL Always Construct warning at drawingMux.sv(41): variable \"rgb9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb10 drawingMux.sv(42) " "Verilog HDL Always Construct warning at drawingMux.sv(42): variable \"rgb10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb11 drawingMux.sv(43) " "Verilog HDL Always Construct warning at drawingMux.sv(43): variable \"rgb11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb12 drawingMux.sv(44) " "Verilog HDL Always Construct warning at drawingMux.sv(44): variable \"rgb12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb13 drawingMux.sv(45) " "Verilog HDL Always Construct warning at drawingMux.sv(45): variable \"rgb13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb14 drawingMux.sv(46) " "Verilog HDL Always Construct warning at drawingMux.sv(46): variable \"rgb14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb15 drawingMux.sv(47) " "Verilog HDL Always Construct warning at drawingMux.sv(47): variable \"rgb15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb16 drawingMux.sv(48) " "Verilog HDL Always Construct warning at drawingMux.sv(48): variable \"rgb16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb17 drawingMux.sv(49) " "Verilog HDL Always Construct warning at drawingMux.sv(49): variable \"rgb17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb18 drawingMux.sv(50) " "Verilog HDL Always Construct warning at drawingMux.sv(50): variable \"rgb18\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb19 drawingMux.sv(51) " "Verilog HDL Always Construct warning at drawingMux.sv(51): variable \"rgb19\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb20 drawingMux.sv(52) " "Verilog HDL Always Construct warning at drawingMux.sv(52): variable \"rgb20\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb21 drawingMux.sv(53) " "Verilog HDL Always Construct warning at drawingMux.sv(53): variable \"rgb21\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb22 drawingMux.sv(54) " "Verilog HDL Always Construct warning at drawingMux.sv(54): variable \"rgb22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb23 drawingMux.sv(55) " "Verilog HDL Always Construct warning at drawingMux.sv(55): variable \"rgb23\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb24 drawingMux.sv(56) " "Verilog HDL Always Construct warning at drawingMux.sv(56): variable \"rgb24\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb25 drawingMux.sv(57) " "Verilog HDL Always Construct warning at drawingMux.sv(57): variable \"rgb25\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb26 drawingMux.sv(58) " "Verilog HDL Always Construct warning at drawingMux.sv(58): variable \"rgb26\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb27 drawingMux.sv(59) " "Verilog HDL Always Construct warning at drawingMux.sv(59): variable \"rgb27\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb28 drawingMux.sv(60) " "Verilog HDL Always Construct warning at drawingMux.sv(60): variable \"rgb28\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb29 drawingMux.sv(61) " "Verilog HDL Always Construct warning at drawingMux.sv(61): variable \"rgb29\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631768 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb30 drawingMux.sv(62) " "Verilog HDL Always Construct warning at drawingMux.sv(62): variable \"rgb30\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb31 drawingMux.sv(63) " "Verilog HDL Always Construct warning at drawingMux.sv(63): variable \"rgb31\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb32 drawingMux.sv(64) " "Verilog HDL Always Construct warning at drawingMux.sv(64): variable \"rgb32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb33 drawingMux.sv(65) " "Verilog HDL Always Construct warning at drawingMux.sv(65): variable \"rgb33\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb34 drawingMux.sv(66) " "Verilog HDL Always Construct warning at drawingMux.sv(66): variable \"rgb34\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb35 drawingMux.sv(67) " "Verilog HDL Always Construct warning at drawingMux.sv(67): variable \"rgb35\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb36 drawingMux.sv(68) " "Verilog HDL Always Construct warning at drawingMux.sv(68): variable \"rgb36\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb37 drawingMux.sv(69) " "Verilog HDL Always Construct warning at drawingMux.sv(69): variable \"rgb37\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb38 drawingMux.sv(70) " "Verilog HDL Always Construct warning at drawingMux.sv(70): variable \"rgb38\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb39 drawingMux.sv(71) " "Verilog HDL Always Construct warning at drawingMux.sv(71): variable \"rgb39\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb40 drawingMux.sv(72) " "Verilog HDL Always Construct warning at drawingMux.sv(72): variable \"rgb40\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb41 drawingMux.sv(73) " "Verilog HDL Always Construct warning at drawingMux.sv(73): variable \"rgb41\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb42 drawingMux.sv(74) " "Verilog HDL Always Construct warning at drawingMux.sv(74): variable \"rgb42\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb43 drawingMux.sv(75) " "Verilog HDL Always Construct warning at drawingMux.sv(75): variable \"rgb43\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb44 drawingMux.sv(76) " "Verilog HDL Always Construct warning at drawingMux.sv(76): variable \"rgb44\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb45 drawingMux.sv(77) " "Verilog HDL Always Construct warning at drawingMux.sv(77): variable \"rgb45\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb46 drawingMux.sv(78) " "Verilog HDL Always Construct warning at drawingMux.sv(78): variable \"rgb46\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb47 drawingMux.sv(79) " "Verilog HDL Always Construct warning at drawingMux.sv(79): variable \"rgb47\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb48 drawingMux.sv(80) " "Verilog HDL Always Construct warning at drawingMux.sv(80): variable \"rgb48\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb49 drawingMux.sv(81) " "Verilog HDL Always Construct warning at drawingMux.sv(81): variable \"rgb49\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "drawingMux.sv(25) " "Verilog HDL Case Statement warning at drawingMux.sv(25): can't check case statement for completeness because the case expression has too many possible states" {  } { { "drawingMux.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 25 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1713526631769 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship battleship:gameFSM " "Elaborating entity \"battleship\" for hierarchy \"battleship:gameFSM\"" {  } { { "BattleshipMain.sv" "gameFSM" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631770 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state battleship.sv(137) " "Verilog HDL Always Construct warning at battleship.sv(137): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713526631774 "|battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_state battleship.sv(137) " "Verilog HDL Always Construct warning at battleship.sv(137): inferring latch(es) for variable \"game_state\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713526631774 "|battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Eturn battleship.sv(137) " "Verilog HDL Always Construct warning at battleship.sv(137): inferring latch(es) for variable \"Eturn\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713526631774 "|battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "startT battleship.sv(137) " "Verilog HDL Always Construct warning at battleship.sv(137): inferring latch(es) for variable \"startT\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713526631774 "|battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Place_ships battleship.sv(137) " "Verilog HDL Always Construct warning at battleship.sv(137): inferring latch(es) for variable \"Place_ships\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Pturn battleship.sv(137) " "Verilog HDL Always Construct warning at battleship.sv(137): inferring latch(es) for variable \"Pturn\", which holds its previous value in one or more paths through the always construct" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[0\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[0\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[0\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[0\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[0\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[0\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[1\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[1\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[1\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[1\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[1\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[1\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[2\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[2\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[2\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[2\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[2\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[2\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[3\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[3\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[3\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[3\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[3\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[3\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[4\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[4\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[4\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[4\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[0\]\[4\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[0\]\[4\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[0\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[0\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[0\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[0\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[0\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[0\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[1\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[1\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[1\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[1\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[1\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[1\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[2\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[2\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[2\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[2\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[2\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[2\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[3\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[3\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[3\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[3\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631775 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[3\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[3\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[4\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[4\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[4\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[4\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[1\]\[4\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[1\]\[4\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[0\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[0\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[0\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[0\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[0\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[0\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[1\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[1\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[1\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[1\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[1\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[1\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[2\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[2\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[2\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[2\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[2\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[2\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[3\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[3\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[3\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[3\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[3\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[3\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[4\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[4\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[4\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[4\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[2\]\[4\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[2\]\[4\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[0\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[0\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[0\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[0\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[0\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[0\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[1\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[1\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[1\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[1\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[1\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[1\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[2\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[2\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[2\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[2\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[2\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[2\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[3\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[3\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[3\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[3\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631776 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[3\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[3\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[4\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[4\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[4\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[4\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[3\]\[4\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[3\]\[4\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[0\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[0\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[0\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[0\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[0\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[0\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[1\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[1\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[1\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[1\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[1\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[1\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[2\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[2\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[2\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[2\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[2\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[2\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[3\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[3\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[3\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[3\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[3\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[3\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[4\]\[0\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[4\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[4\]\[1\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[4\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardE\[4\]\[4\]\[2\] battleship.sv(137) " "Inferred latch for \"boardE\[4\]\[4\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pturn battleship.sv(137) " "Inferred latch for \"Pturn\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Place_ships battleship.sv(137) " "Inferred latch for \"Place_ships\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[0\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[0\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[0\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[0\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[0\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[0\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[1\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[1\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[1\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[1\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[1\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[1\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[2\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[2\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[2\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[2\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[2\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[2\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631777 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[3\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[3\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[3\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[3\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[3\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[3\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[4\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[4\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[4\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[4\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[0\]\[4\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[0\]\[4\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[0\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[0\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[0\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[0\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[0\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[0\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[1\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[1\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[1\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[1\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[1\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[1\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[2\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[2\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[2\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[2\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[2\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[2\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[3\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[3\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[3\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[3\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[3\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[3\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[4\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[4\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[4\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[4\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[1\]\[4\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[1\]\[4\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[0\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[0\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[0\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[0\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[0\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[0\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[1\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[1\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[1\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[1\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[1\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[1\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631778 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[2\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[2\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[2\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[2\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[2\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[2\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[3\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[3\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[3\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[3\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[3\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[3\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[4\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[4\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[4\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[4\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[2\]\[4\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[2\]\[4\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[0\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[0\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[0\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[0\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[0\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[0\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[1\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[1\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[1\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[1\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[1\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[1\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[2\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[2\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[2\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[2\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[2\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[2\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[3\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[3\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[3\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[3\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[3\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[3\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[4\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[4\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[4\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[4\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[3\]\[4\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[3\]\[4\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[0\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[0\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[0\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[0\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[0\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[0\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[1\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[1\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[1\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[1\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[1\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[1\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631779 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[2\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[2\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[2\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[2\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[2\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[2\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[3\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[3\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[3\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[3\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[3\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[3\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[4\]\[0\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[4\]\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[4\]\[1\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[4\]\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "boardP\[4\]\[4\]\[2\] battleship.sv(137) " "Inferred latch for \"boardP\[4\]\[4\]\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "startT battleship.sv(137) " "Inferred latch for \"startT\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Eturn battleship.sv(137) " "Inferred latch for \"Eturn\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_state\[0\] battleship.sv(137) " "Inferred latch for \"game_state\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_state\[1\] battleship.sv(137) " "Inferred latch for \"game_state\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] battleship.sv(137) " "Inferred latch for \"next_state\[0\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] battleship.sv(137) " "Inferred latch for \"next_state\[1\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] battleship.sv(137) " "Inferred latch for \"next_state\[2\]\" at battleship.sv(137)" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 "|battleship"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardP " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardP\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardP_upt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardP_upt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardPplay_upt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardPplay_upt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardE_upt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardE_upt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardEplay_upt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardEplay_upt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardP " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardP\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "boardE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"boardE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov_control battleship:gameFSM\|mov_control:boxSel " "Elaborating entity \"mov_control\" for hierarchy \"battleship:gameFSM\|mov_control:boxSel\"" {  } { { "battleship.sv" "boxSel" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631781 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(9) " "Verilog HDL Always Construct warning at mov_control.sv(9): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(10) " "Verilog HDL Always Construct warning at mov_control.sv(10): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(11) " "Verilog HDL Always Construct warning at mov_control.sv(11): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(13) " "Verilog HDL Always Construct warning at mov_control.sv(13): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(14) " "Verilog HDL Always Construct warning at mov_control.sv(14): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mov_control.sv(14) " "Verilog HDL assignment warning at mov_control.sv(14): truncated value with size 32 to match size of target (3)" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(17) " "Verilog HDL Always Construct warning at mov_control.sv(17): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(18) " "Verilog HDL Always Construct warning at mov_control.sv(18): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(19) " "Verilog HDL Always Construct warning at mov_control.sv(19): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(21) " "Verilog HDL Always Construct warning at mov_control.sv(21): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mov_control.sv(21) " "Verilog HDL assignment warning at mov_control.sv(21): truncated value with size 32 to match size of target (3)" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(22) " "Verilog HDL Always Construct warning at mov_control.sv(22): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(25) " "Verilog HDL Always Construct warning at mov_control.sv(25): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(26) " "Verilog HDL Always Construct warning at mov_control.sv(26): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(27) " "Verilog HDL Always Construct warning at mov_control.sv(27): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(29) " "Verilog HDL Always Construct warning at mov_control.sv(29): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mov_control.sv(29) " "Verilog HDL assignment warning at mov_control.sv(29): truncated value with size 32 to match size of target (3)" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(30) " "Verilog HDL Always Construct warning at mov_control.sv(30): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(33) " "Verilog HDL Always Construct warning at mov_control.sv(33): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(34) " "Verilog HDL Always Construct warning at mov_control.sv(34): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(35) " "Verilog HDL Always Construct warning at mov_control.sv(35): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(37) " "Verilog HDL Always Construct warning at mov_control.sv(37): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631783 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(38) " "Verilog HDL Always Construct warning at mov_control.sv(38): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631784 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mov_control.sv(38) " "Verilog HDL assignment warning at mov_control.sv(38): truncated value with size 32 to match size of target (3)" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631784 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mov_control.sv(41) " "Verilog HDL Always Construct warning at mov_control.sv(41): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631784 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y mov_control.sv(42) " "Verilog HDL Always Construct warning at mov_control.sv(42): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mov_control.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/mov_control.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713526631784 "|BattleshipMain|battleship:gameFSM|mov_control:boxSel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ppos_ships battleship:gameFSM\|Ppos_ships:player_ships " "Elaborating entity \"Ppos_ships\" for hierarchy \"battleship:gameFSM\|Ppos_ships:player_ships\"" {  } { { "battleship.sv" "player_ships" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Ppos_ships.sv(31) " "Verilog HDL assignment warning at Ppos_ships.sv(31): truncated value with size 32 to match size of target (3)" {  } { { "Ppos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631791 "|BattleshipMain|battleship:gameFSM|Ppos_ships:player_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Ppos_ships.sv(42) " "Verilog HDL assignment warning at Ppos_ships.sv(42): truncated value with size 32 to match size of target (3)" {  } { { "Ppos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631791 "|BattleshipMain|battleship:gameFSM|Ppos_ships:player_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Ppos_ships.sv(57) " "Verilog HDL assignment warning at Ppos_ships.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "Ppos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631791 "|BattleshipMain|battleship:gameFSM|Ppos_ships:player_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Ppos_ships.sv(73) " "Verilog HDL assignment warning at Ppos_ships.sv(73): truncated value with size 32 to match size of target (3)" {  } { { "Ppos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631791 "|BattleshipMain|battleship:gameFSM|Ppos_ships:player_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Ppos_ships.sv(90) " "Verilog HDL assignment warning at Ppos_ships.sv(90): truncated value with size 32 to match size of target (3)" {  } { { "Ppos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Ppos_ships.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631791 "|BattleshipMain|battleship:gameFSM|Ppos_ships:player_ships"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631791 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631791 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631791 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631791 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Epos_ships battleship:gameFSM\|Epos_ships:env_ships " "Elaborating entity \"Epos_ships\" for hierarchy \"battleship:gameFSM\|Epos_ships:env_ships\"" {  } { { "battleship.sv" "env_ships" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Epos_ships.sv(20) " "Verilog HDL assignment warning at Epos_ships.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(21) " "Verilog HDL assignment warning at Epos_ships.sv(21): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(43) " "Verilog HDL assignment warning at Epos_ships.sv(43): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(49) " "Verilog HDL or VHDL warning at the Epos_ships.sv(49): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 49 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(52) " "Verilog HDL assignment warning at Epos_ships.sv(52): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(53) " "Verilog HDL or VHDL warning at the Epos_ships.sv(53): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 53 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(56) " "Verilog HDL assignment warning at Epos_ships.sv(56): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(65) " "Verilog HDL or VHDL warning at the Epos_ships.sv(65): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 65 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(69) " "Verilog HDL assignment warning at Epos_ships.sv(69): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(70) " "Verilog HDL or VHDL warning at the Epos_ships.sv(70): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 70 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(74) " "Verilog HDL assignment warning at Epos_ships.sv(74): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(83) " "Verilog HDL or VHDL warning at the Epos_ships.sv(83): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 83 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(88) " "Verilog HDL assignment warning at Epos_ships.sv(88): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(89) " "Verilog HDL or VHDL warning at the Epos_ships.sv(89): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 89 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(94) " "Verilog HDL assignment warning at Epos_ships.sv(94): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631798 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(103) " "Verilog HDL or VHDL warning at the Epos_ships.sv(103): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 103 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631799 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(109) " "Verilog HDL assignment warning at Epos_ships.sv(109): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631799 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Epos_ships.sv(110) " "Verilog HDL or VHDL warning at the Epos_ships.sv(110): index expression is not wide enough to address all of the elements in the array" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 110 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631799 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Epos_ships.sv(116) " "Verilog HDL assignment warning at Epos_ships.sv(116): truncated value with size 32 to match size of target (3)" {  } { { "Epos_ships.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Epos_ships.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631799 "|BattleshipMain|battleship:gameFSM|Epos_ships:env_ships"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631799 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631799 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631799 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631799 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playTimer battleship:gameFSM\|playTimer:timer " "Elaborating entity \"playTimer\" for hierarchy \"battleship:gameFSM\|playTimer:timer\"" {  } { { "battleship.sv" "timer" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 playTimer.sv(10) " "Verilog HDL assignment warning at playTimer.sv(10): truncated value with size 32 to match size of target (4)" {  } { { "playTimer.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/playTimer.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631801 "|BattleshipMain|battleship:gameFSM|playTimer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayConverter battleship:gameFSM\|displayConverter:dispTimer " "Elaborating entity \"displayConverter\" for hierarchy \"battleship:gameFSM\|displayConverter:dispTimer\"" {  } { { "battleship.sv" "dispTimer" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Playerplay battleship:gameFSM\|Playerplay:pPlay " "Elaborating entity \"Playerplay\" for hierarchy \"battleship:gameFSM\|Playerplay:pPlay\"" {  } { { "battleship.sv" "pPlay" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631804 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631806 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631806 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631806 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631806 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Envplay battleship:gameFSM\|Envplay:ePlay " "Elaborating entity \"Envplay\" for hierarchy \"battleship:gameFSM\|Envplay:ePlay\"" {  } { { "battleship.sv" "ePlay" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Envplay.sv(18) " "Verilog HDL assignment warning at Envplay.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "Envplay.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631809 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Envplay.sv(19) " "Verilog HDL assignment warning at Envplay.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "Envplay.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631809 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Envplay.sv(28) " "Verilog HDL or VHDL warning at the Envplay.sv(28): index expression is not wide enough to address all of the elements in the array" {  } { { "Envplay.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 28 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631809 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Envplay.sv(31) " "Verilog HDL or VHDL warning at the Envplay.sv(31): index expression is not wide enough to address all of the elements in the array" {  } { { "Envplay.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 31 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631809 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Envplay.sv(32) " "Verilog HDL or VHDL warning at the Envplay.sv(32): index expression is not wide enough to address all of the elements in the array" {  } { { "Envplay.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 32 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631810 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Envplay.sv(33) " "Verilog HDL or VHDL warning at the Envplay.sv(33): index expression is not wide enough to address all of the elements in the array" {  } { { "Envplay.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/Envplay.sv" 33 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1713526631810 "|BattleshipMain|battleship:gameFSM|Envplay:ePlay"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631810 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631810 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631810 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631810 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_win_lose battleship:gameFSM\|check_win_lose:check_win " "Elaborating entity \"check_win_lose\" for hierarchy \"battleship:gameFSM\|check_win_lose:check_win\"" {  } { { "battleship.sv" "check_win" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526631810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 check_win_lose.sv(19) " "Verilog HDL assignment warning at check_win_lose.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "check_win_lose.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/check_win_lose.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713526631812 "|BattleshipMain|battleship:gameFSM|check_win_lose:check_win"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631812 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713526631812 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713526637212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[4\]\[0\] " "Latch battleship:gameFSM\|boardP\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637237 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[4\]\[1\] " "Latch battleship:gameFSM\|boardP\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637237 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[4\]\[2\] " "Latch battleship:gameFSM\|boardP\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637237 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[3\]\[0\] " "Latch battleship:gameFSM\|boardP\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637237 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[3\]\[1\] " "Latch battleship:gameFSM\|boardP\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637237 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[3\]\[2\] " "Latch battleship:gameFSM\|boardP\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637237 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[2\]\[0\] " "Latch battleship:gameFSM\|boardP\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637237 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[2\]\[1\] " "Latch battleship:gameFSM\|boardP\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637237 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[2\]\[2\] " "Latch battleship:gameFSM\|boardP\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[1\]\[0\] " "Latch battleship:gameFSM\|boardP\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[1\]\[1\] " "Latch battleship:gameFSM\|boardP\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[1\]\[2\] " "Latch battleship:gameFSM\|boardP\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[0\]\[0\] " "Latch battleship:gameFSM\|boardP\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[0\]\[1\] " "Latch battleship:gameFSM\|boardP\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[4\]\[0\]\[2\] " "Latch battleship:gameFSM\|boardP\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[4\]\[0\] " "Latch battleship:gameFSM\|boardE\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[4\]\[1\] " "Latch battleship:gameFSM\|boardE\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[4\]\[2\] " "Latch battleship:gameFSM\|boardE\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[3\]\[0\] " "Latch battleship:gameFSM\|boardE\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[3\]\[1\] " "Latch battleship:gameFSM\|boardE\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[3\]\[2\] " "Latch battleship:gameFSM\|boardE\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[2\]\[0\] " "Latch battleship:gameFSM\|boardE\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[2\]\[1\] " "Latch battleship:gameFSM\|boardE\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[2\]\[2\] " "Latch battleship:gameFSM\|boardE\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[1\]\[0\] " "Latch battleship:gameFSM\|boardE\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637238 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[1\]\[1\] " "Latch battleship:gameFSM\|boardE\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[1\]\[2\] " "Latch battleship:gameFSM\|boardE\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[0\]\[0\] " "Latch battleship:gameFSM\|boardE\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[0\]\[1\] " "Latch battleship:gameFSM\|boardE\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[4\]\[0\]\[2\] " "Latch battleship:gameFSM\|boardE\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[4\]\[0\] " "Latch battleship:gameFSM\|boardP\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[4\]\[1\] " "Latch battleship:gameFSM\|boardP\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[4\]\[2\] " "Latch battleship:gameFSM\|boardP\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[3\]\[0\] " "Latch battleship:gameFSM\|boardP\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[3\]\[1\] " "Latch battleship:gameFSM\|boardP\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[3\]\[2\] " "Latch battleship:gameFSM\|boardP\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[2\]\[0\] " "Latch battleship:gameFSM\|boardP\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[2\]\[1\] " "Latch battleship:gameFSM\|boardP\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[2\]\[2\] " "Latch battleship:gameFSM\|boardP\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[1\]\[0\] " "Latch battleship:gameFSM\|boardP\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[1\]\[1\] " "Latch battleship:gameFSM\|boardP\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637239 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[1\]\[2\] " "Latch battleship:gameFSM\|boardP\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[0\]\[0\] " "Latch battleship:gameFSM\|boardP\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[0\]\[1\] " "Latch battleship:gameFSM\|boardP\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[3\]\[0\]\[2\] " "Latch battleship:gameFSM\|boardP\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[4\]\[0\] " "Latch battleship:gameFSM\|boardE\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[4\]\[1\] " "Latch battleship:gameFSM\|boardE\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[4\]\[2\] " "Latch battleship:gameFSM\|boardE\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[3\]\[0\] " "Latch battleship:gameFSM\|boardE\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[3\]\[1\] " "Latch battleship:gameFSM\|boardE\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[3\]\[2\] " "Latch battleship:gameFSM\|boardE\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[2\]\[0\] " "Latch battleship:gameFSM\|boardE\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[2\]\[1\] " "Latch battleship:gameFSM\|boardE\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[2\]\[2\] " "Latch battleship:gameFSM\|boardE\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[1\]\[0\] " "Latch battleship:gameFSM\|boardE\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[1\]\[1\] " "Latch battleship:gameFSM\|boardE\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[1\]\[2\] " "Latch battleship:gameFSM\|boardE\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[0\]\[1\] " "Latch battleship:gameFSM\|boardE\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637240 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[0\]\[0\] " "Latch battleship:gameFSM\|boardE\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[3\]\[0\]\[2\] " "Latch battleship:gameFSM\|boardE\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[4\]\[0\] " "Latch battleship:gameFSM\|boardP\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[4\]\[1\] " "Latch battleship:gameFSM\|boardP\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[4\]\[2\] " "Latch battleship:gameFSM\|boardP\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[3\]\[0\] " "Latch battleship:gameFSM\|boardP\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[3\]\[1\] " "Latch battleship:gameFSM\|boardP\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[3\]\[2\] " "Latch battleship:gameFSM\|boardP\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[2\]\[0\] " "Latch battleship:gameFSM\|boardP\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[2\]\[1\] " "Latch battleship:gameFSM\|boardP\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[2\]\[2\] " "Latch battleship:gameFSM\|boardP\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[1\]\[0\] " "Latch battleship:gameFSM\|boardP\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[1\]\[1\] " "Latch battleship:gameFSM\|boardP\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[1\]\[2\] " "Latch battleship:gameFSM\|boardP\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[0\]\[0\] " "Latch battleship:gameFSM\|boardP\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637241 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[0\]\[1\] " "Latch battleship:gameFSM\|boardP\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[2\]\[0\]\[2\] " "Latch battleship:gameFSM\|boardP\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[4\]\[2\] " "Latch battleship:gameFSM\|boardE\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[4\]\[1\] " "Latch battleship:gameFSM\|boardE\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[4\]\[0\] " "Latch battleship:gameFSM\|boardE\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[3\]\[2\] " "Latch battleship:gameFSM\|boardE\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[3\]\[1\] " "Latch battleship:gameFSM\|boardE\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[3\]\[0\] " "Latch battleship:gameFSM\|boardE\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[2\]\[2\] " "Latch battleship:gameFSM\|boardE\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[2\]\[1\] " "Latch battleship:gameFSM\|boardE\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[2\]\[0\] " "Latch battleship:gameFSM\|boardE\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[1\]\[2\] " "Latch battleship:gameFSM\|boardE\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[1\]\[1\] " "Latch battleship:gameFSM\|boardE\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[1\]\[0\] " "Latch battleship:gameFSM\|boardE\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[0\]\[2\] " "Latch battleship:gameFSM\|boardE\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[0\]\[1\] " "Latch battleship:gameFSM\|boardE\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[2\]\[0\]\[0\] " "Latch battleship:gameFSM\|boardE\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637242 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[4\]\[0\] " "Latch battleship:gameFSM\|boardP\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[4\]\[1\] " "Latch battleship:gameFSM\|boardP\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[4\]\[2\] " "Latch battleship:gameFSM\|boardP\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[3\]\[0\] " "Latch battleship:gameFSM\|boardP\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[3\]\[1\] " "Latch battleship:gameFSM\|boardP\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[3\]\[2\] " "Latch battleship:gameFSM\|boardP\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[2\]\[0\] " "Latch battleship:gameFSM\|boardP\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[2\]\[1\] " "Latch battleship:gameFSM\|boardP\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[2\]\[2\] " "Latch battleship:gameFSM\|boardP\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[1\]\[0\] " "Latch battleship:gameFSM\|boardP\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[1\]\[1\] " "Latch battleship:gameFSM\|boardP\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[1\]\[2\] " "Latch battleship:gameFSM\|boardP\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[0\]\[0\] " "Latch battleship:gameFSM\|boardP\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[0\]\[1\] " "Latch battleship:gameFSM\|boardP\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[1\]\[0\]\[2\] " "Latch battleship:gameFSM\|boardP\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[4\]\[2\] " "Latch battleship:gameFSM\|boardE\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[4\]\[1\] " "Latch battleship:gameFSM\|boardE\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637243 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[4\]\[0\] " "Latch battleship:gameFSM\|boardE\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[3\]\[2\] " "Latch battleship:gameFSM\|boardE\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[3\]\[1\] " "Latch battleship:gameFSM\|boardE\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[3\]\[0\] " "Latch battleship:gameFSM\|boardE\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[2\]\[2\] " "Latch battleship:gameFSM\|boardE\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[2\]\[1\] " "Latch battleship:gameFSM\|boardE\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[2\]\[0\] " "Latch battleship:gameFSM\|boardE\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[1\]\[2\] " "Latch battleship:gameFSM\|boardE\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[1\]\[1\] " "Latch battleship:gameFSM\|boardE\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[1\]\[0\] " "Latch battleship:gameFSM\|boardE\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[0\]\[2\] " "Latch battleship:gameFSM\|boardE\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[0\]\[1\] " "Latch battleship:gameFSM\|boardE\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[1\]\[0\]\[0\] " "Latch battleship:gameFSM\|boardE\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[4\]\[0\] " "Latch battleship:gameFSM\|boardP\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[4\]\[1\] " "Latch battleship:gameFSM\|boardP\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[4\]\[2\] " "Latch battleship:gameFSM\|boardP\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[3\]\[0\] " "Latch battleship:gameFSM\|boardP\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637244 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[3\]\[1\] " "Latch battleship:gameFSM\|boardP\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[3\]\[2\] " "Latch battleship:gameFSM\|boardP\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[2\]\[0\] " "Latch battleship:gameFSM\|boardP\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[2\]\[1\] " "Latch battleship:gameFSM\|boardP\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[2\]\[2\] " "Latch battleship:gameFSM\|boardP\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[1\]\[0\] " "Latch battleship:gameFSM\|boardP\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[1\]\[1\] " "Latch battleship:gameFSM\|boardP\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[1\]\[2\] " "Latch battleship:gameFSM\|boardP\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[0\]\[0\] " "Latch battleship:gameFSM\|boardP\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[0\]\[1\] " "Latch battleship:gameFSM\|boardP\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardP\[0\]\[0\]\[2\] " "Latch battleship:gameFSM\|boardP\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[4\]\[2\] " "Latch battleship:gameFSM\|boardE\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[4\]\[1\] " "Latch battleship:gameFSM\|boardE\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[4\]\[0\] " "Latch battleship:gameFSM\|boardE\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[3\]\[2\] " "Latch battleship:gameFSM\|boardE\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[3\]\[1\] " "Latch battleship:gameFSM\|boardE\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[3\]\[0\] " "Latch battleship:gameFSM\|boardE\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637245 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[2\]\[2\] " "Latch battleship:gameFSM\|boardE\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[2\]\[1\] " "Latch battleship:gameFSM\|boardE\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[2\]\[0\] " "Latch battleship:gameFSM\|boardE\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[1\]\[2\] " "Latch battleship:gameFSM\|boardE\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[1\]\[1\] " "Latch battleship:gameFSM\|boardE\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[1\]\[0\] " "Latch battleship:gameFSM\|boardE\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[0\]\[2\] " "Latch battleship:gameFSM\|boardE\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[0\]\[1\] " "Latch battleship:gameFSM\|boardE\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|boardE\[0\]\[0\]\[0\] " "Latch battleship:gameFSM\|boardE\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|next_state\[0\] " "Latch battleship:gameFSM\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|next_state\[1\] " "Latch battleship:gameFSM\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|next_state\[2\] " "Latch battleship:gameFSM\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637246 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|startT " "Latch battleship:gameFSM\|startT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637247 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "battleship:gameFSM\|Place_ships " "Latch battleship:gameFSM\|Place_ships has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA battleship:gameFSM\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal battleship:gameFSM\|state\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713526637247 ""}  } { { "battleship.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/battleship.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713526637247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dispCount\[7\] VCC " "Pin \"dispCount\[7\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispCount[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispCount\[10\] VCC " "Pin \"dispCount\[10\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispCount[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispCount\[11\] VCC " "Pin \"dispCount\[11\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispCount[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispCount\[12\] VCC " "Pin \"dispCount\[12\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispCount[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispCount\[13\] VCC " "Pin \"dispCount\[13\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispCount[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispPships\[7\] VCC " "Pin \"dispPships\[7\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispPships[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispPships\[8\] VCC " "Pin \"dispPships\[8\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispPships[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispPships\[9\] VCC " "Pin \"dispPships\[9\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispPships[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispPships\[10\] VCC " "Pin \"dispPships\[10\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispPships[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispPships\[11\] VCC " "Pin \"dispPships\[11\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispPships[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispPships\[12\] VCC " "Pin \"dispPships\[12\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispPships[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispPships\[13\] VCC " "Pin \"dispPships\[13\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispPships[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispEships\[7\] VCC " "Pin \"dispEships\[7\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispEships[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispEships\[8\] VCC " "Pin \"dispEships\[8\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispEships[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispEships\[9\] VCC " "Pin \"dispEships\[9\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispEships[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispEships\[10\] VCC " "Pin \"dispEships\[10\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispEships[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispEships\[11\] VCC " "Pin \"dispEships\[11\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispEships[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispEships\[12\] VCC " "Pin \"dispEships\[12\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispEships[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dispEships\[13\] VCC " "Pin \"dispEships\[13\]\" is stuck at VCC" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713526641144 "|BattleshipMain|dispEships[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713526641144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713526641370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/output_files/Lab3.map.smsg " "Generated suppressed messages file C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Laboratorio3/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526649238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713526649512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713526649512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3574 " "Implemented 3574 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713526649704 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713526649704 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3484 " "Implemented 3484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713526649704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713526649704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 505 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 505 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713526649750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 05:37:29 2024 " "Processing ended: Fri Apr 19 05:37:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713526649750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713526649750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713526649750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713526649750 ""}
