/********************************************************************
*
* ESM0 INTERRUPT MAP. header file
*
* Copyright (C) 2023 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef LLDR_ESM0_INTERRUPT_MAP_H_
#define LLDR_ESM0_INTERRUPT_MAP_H_

#include <hw_include/lldr.h>
#include <hw_include/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: ESM0
*/

#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD0_LOCKLOSS_IPCFG_0                                  (0U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD1_LOCKLOSS_IPCFG_0                                  (1U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD2_LOCKLOSS_IPCFG_0                                  (2U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD3_LOCKLOSS_IPCFG_0                                  (3U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD4_LOCKLOSS_IPCFG_0                                  (4U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD5_LOCKLOSS_IPCFG_0                                  (5U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD6_LOCKLOSS_IPCFG_0                                  (6U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD7_LOCKLOSS_IPCFG_0                                  (7U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD8_LOCKLOSS_IPCFG_0                                  (8U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD12_LOCKLOSS_IPCFG_0                                 (12U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD14_LOCKLOSS_IPCFG_0                                 (14U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD16_LOCKLOSS_IPCFG_0                                 (16U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD17_LOCKLOSS_IPCFG_0                                 (17U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD19_LOCKLOSS_IPCFG_0                                 (19U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD25_LOCKLOSS_IPCFG_0                                 (25U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF2_SSMOD26_LOCKLOSS_IPCFG_0                                 (26U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CONTROLLER_GLOBAL_ERROR_NONFATAL_0                      (32U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CONTROLLER_GLOBAL_ERROR_FATAL_0                         (33U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_HS_PHY_GLOBAL_ERROR_0                                   (34U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_CONTROLLER_GLOBAL_ERROR_NONFATAL_0                      (35U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_CONTROLLER_GLOBAL_ERROR_FATAL_0                         (36U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_HS_PHY_GLOBAL_ERROR_0                                   (37U)
#define CSLR_ESM0_ESM_LVL_EVENT_CPSW1_ECC_SEC_PEND_0                                               (38U)
#define CSLR_ESM0_ESM_LVL_EVENT_CPSW1_ECC_DED_PEND_0                                               (39U)
#define CSLR_ESM0_ESM_LVL_EVENT_A72SS0_INTERRIRQ_0                                                 (40U)
#define CSLR_ESM0_ESM_LVL_EVENT_A72SS0_EXTERRIRQ_0                                                 (41U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_0                       (48U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_1                       (49U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_2                       (50U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_3                       (51U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_4                       (52U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_5                       (53U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_6                       (54U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_7                       (55U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_8                       (56U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_9                       (57U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_10                      (58U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_11                      (59U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_12                      (60U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_13                      (61U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_14                      (62U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_15                      (63U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_16                      (64U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_17                      (65U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_18                      (66U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_19                      (67U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_20                      (68U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_35                      (69U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_36                      (70U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_37                      (71U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_38                      (72U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_39                      (73U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_40                      (74U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_41                      (75U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_42                      (76U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_43                      (77U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_44                      (78U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_45                      (79U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_46                      (80U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_47                      (81U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_48                      (82U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_49                      (83U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_50                      (84U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_51                      (85U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_52                      (86U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_60                      (87U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_61                      (88U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_62                      (89U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_CLEC_ESM_EVENTS_OUT_LEVEL_63                      (90U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC0_INTR_ERR_LEVEL_0                                              (104U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC1_INTR_ERR_LEVEL_0                                              (105U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC2_INTR_ERR_LEVEL_0                                              (106U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC3_INTR_ERR_LEVEL_0                                              (107U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC4_INTR_ERR_LEVEL_0                                              (108U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC5_INTR_ERR_LEVEL_0                                              (109U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC6_INTR_ERR_LEVEL_0                                              (110U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC7_INTR_ERR_LEVEL_0                                              (111U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC8_INTR_ERR_LEVEL_0                                              (112U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC9_INTR_ERR_LEVEL_0                                              (113U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA5_ECC_SEC_PEND_0                                               (120U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA5_ECC_DED_PEND_0                                               (121U)
#define CSLR_ESM0_ESM_LVL_EVENT_USB0_ASF_INT_NONFATAL_0                                            (124U)
#define CSLR_ESM0_ESM_LVL_EVENT_USB0_ASF_INT_FATAL_0                                               (125U)
#define CSLR_ESM0_ESM_LVL_EVENT_USB0_A_ECC_AGGR_CORRECTED_ERR_LEVEL_0                              (126U)
#define CSLR_ESM0_ESM_LVL_EVENT_USB0_A_ECC_AGGR_UNCORRECTED_ERR_LEVEL_0                            (127U)
#define CSLR_ESM0_ESM_LVL_EVENT_AEP_GPU_BXS464_WRAP0_COMMON_0_GPU_SAFETY_IRQ_0                     (128U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN16_MCANSS_ECC_CORR_LVL_INT_0                                   (140U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN16_MCANSS_ECC_UNCORR_LVL_INT_0                                 (141U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN17_MCANSS_ECC_CORR_LVL_INT_0                                   (142U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN17_MCANSS_ECC_UNCORR_LVL_INT_0                                 (143U)
#define CSLR_ESM0_ESM_LVL_EVENT_SERDES_10G0_PHY_PWR_TIMEOUT_LVL_0                                  (156U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_MODSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                  (160U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_MODSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0                (161U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_UDMASS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                 (162U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_UDMASS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0               (163U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_NBSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                   (164U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_NBSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0                 (165U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                 (166U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0               (167U)
#define CSLR_ESM0_ESM_LVL_EVENT_MSRAM_512K0_ECC_CORR_LEVEL_0                                       (170U)
#define CSLR_ESM0_ESM_LVL_EVENT_MSRAM_512K0_ECC_UNCORR_LEVEL_0                                     (171U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSRAMECC0_ECC_CORR_LEVEL_0                                         (172U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSRAMECC0_ECC_UNCORR_LEVEL_0                                       (173U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSRAM2KECC0_ECC_CORR_LEVEL_0                                       (174U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSRAM2KECC0_ECC_UNCORR_LEVEL_0                                     (175U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_RXMEM_CORR_ERR_LVL_0                                 (176U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_RXMEM_UNCORR_ERR_LVL_0                               (177U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_TXMEM_CORR_ERR_LVL_0                                 (178U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_TXMEM_UNCORR_ERR_LVL_0                               (179U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_RXMEM_CORR_ERR_LVL_0                               (180U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_RXMEM_UNCORR_ERR_LVL_0                             (181U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_TXMEM_CORR_ERR_LVL_0                               (182U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_TXMEM_UNCORR_ERR_LVL_0                             (183U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_COMMON0_ECC_SE_TO_ESM_0_0                                   (188U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_COMMON0_ECC_DE_TO_ESM_0_0                                   (189U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_COMMON0_ECC_SE_TO_ESM_1_0                                   (190U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_COMMON0_ECC_DE_TO_ESM_1_0                                   (191U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC0_0                      (192U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC1_0                      (193U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC2_0                      (194U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC3_0                      (195U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF0_CSI_ERR_IRQ_0                                           (196U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF1_CSI_ERR_IRQ_0                                           (197U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF0_CSI_FATAL_0                                             (200U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF0_CSI_NONFATAL_0                                          (201U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF1_CSI_FATAL_0                                             (202U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF1_CSI_NONFATAL_0                                          (203U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF0_CORR_LEVEL_0                                            (206U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF0_UNCORR_LEVEL_0                                          (207U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF1_CORR_LEVEL_0                                            (208U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_RX_IF1_UNCORR_LEVEL_0                                          (209U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_0_CSI_FATAL_0                                         (212U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_0_CSI_NONFATAL_0                                      (213U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_0_CDNS_RAM_CORR_LEVEL_0                               (214U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_0_CDNS_RAM_UNCORR_LEVEL_0                             (215U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_0_CORR_LEVEL_0                                        (216U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_0_UNCORR_LEVEL_0                                      (217U)
#define CSLR_ESM0_ESM_LVL_EVENT_DMPAC0_ECC_AGGR_ECC_CORRECTED_ERR_LEVEL_0                          (218U)
#define CSLR_ESM0_ESM_LVL_EVENT_DMPAC0_ECC_AGGR_ECC_UNCORRECTED_ERR_LEVEL_0                        (219U)
#define CSLR_ESM0_ESM_LVL_EVENT_VPAC0_ECC_INTR0_CORR_LEVEL_0                                       (220U)
#define CSLR_ESM0_ESM_LVL_EVENT_VPAC0_ECC_INTR0_UNCORR_LEVEL_0                                     (221U)
#define CSLR_ESM0_ESM_LVL_EVENT_VPAC0_ECC_INTR1_CORR_LEVEL_0                                       (222U)
#define CSLR_ESM0_ESM_LVL_EVENT_VPAC0_ECC_INTR1_UNCORR_LEVEL_0                                     (223U)
#define CSLR_ESM0_ESM_LVL_EVENT_VPAC0_ECC_INTR3_CORR_LEVEL_0                                       (226U)
#define CSLR_ESM0_ESM_LVL_EVENT_VPAC0_ECC_INTR3_UNCORR_LEVEL_0                                     (227U)
#define CSLR_ESM0_ESM_LVL_EVENT_MSRAM_512K1_ECC_CORR_LEVEL_0                                       (228U)
#define CSLR_ESM0_ESM_LVL_EVENT_MSRAM_512K1_ECC_UNCORR_LEVEL_0                                     (229U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_0                                                (230U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_1                                                (231U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_2                                                (232U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_3                                                (233U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_4                                                (234U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_5                                                (235U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_EDP0_INTR_ASF_6                                                (236U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_DSI0_DSI_0_SAFETY_ERROR_NONFATAL_INTR_0                        (244U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_DSI0_DSI_0_SAFETY_ERROR_FATAL_INTR_0                           (245U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_DSI0_ECC_INTR_UNCORR_LEVEL_SYS_0                               (246U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_DSI1_DSI_0_SAFETY_ERROR_NONFATAL_INTR_0                        (247U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_DSI1_DSI_0_SAFETY_ERROR_FATAL_INTR_0                           (248U)
#define CSLR_ESM0_ESM_LVL_EVENT_DSS_DSI1_ECC_INTR_UNCORR_LEVEL_SYS_0                               (249U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_COMMON_0_GSKT_CPU0_IF_TIMED_OUT_0                 (253U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_COMMON_0_GSKT_CPU4_IF_TIMED_OUT_0                 (257U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_COMMON_0_GSKT_CPU5_IF_TIMED_OUT_0                 (258U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_COMMON_0_GSKT_DRU_IF_TIMED_OUT_0                  (261U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_1_CSI_FATAL_0                                         (278U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_1_CSI_NONFATAL_0                                      (279U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_1_CDNS_RAM_CORR_LEVEL_0                               (280U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_1_CDNS_RAM_UNCORR_LEVEL_0                             (281U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_1_CORR_LEVEL_0                                        (282U)
#define CSLR_ESM0_ESM_LVL_EVENT_CSI_TX_IF_V2_1_UNCORR_LEVEL_0                                      (283U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CFG_ECC_AGGR_CORR_ERR_LVL_0                             (292U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CFG_ECC_AGGR_UNCORR_ERR_LVL_0                           (293U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CTL_ECC_AGGR_CORR_ERR_LVL_0                             (294U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_LVL_0                           (295U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_VBUS_ECC_AGGR_CORR_ERR_LVL_0                            (296U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_LVL_0                          (297U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_DRAM_ECC_CORR_ERR_LVL_0                                 (298U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_DRAM_ECC_UNCORR_ERR_LVL_0                               (299U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS1_COMMON0_ECC_SE_TO_ESM_0_0                                   (300U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS1_COMMON0_ECC_DE_TO_ESM_0_0                                   (301U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS1_COMMON0_ECC_SE_TO_ESM_1_0                                   (302U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS1_COMMON0_ECC_DE_TO_ESM_1_0                                   (303U)
#define CSLR_ESM0_ESM_LVL_EVENT_SA2_UL0_SA_UL_ECC_CORR_LEVEL_0                                     (304U)
#define CSLR_ESM0_ESM_LVL_EVENT_SA2_UL0_SA_UL_ECC_UNCORR_LEVEL_0                                   (305U)
#define CSLR_ESM0_ESM_LVL_EVENT_VUSR_DUAL0_V0_VUSR_ECC_CORRECTED_ERR_LEVEL_0                       (308U)
#define CSLR_ESM0_ESM_LVL_EVENT_VUSR_DUAL0_V0_VUSR_ECC_UNCORRECTED_ERR_LEVEL_0                     (309U)
#define CSLR_ESM0_ESM_LVL_EVENT_VUSR_DUAL0_V1_VUSR_ECC_CORRECTED_ERR_LEVEL_0                       (310U)
#define CSLR_ESM0_ESM_LVL_EVENT_VUSR_DUAL0_V1_VUSR_ECC_UNCORRECTED_ERR_LEVEL_0                     (311U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN0_MCANSS_ECC_CORR_LVL_INT_0                                    (312U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN0_MCANSS_ECC_UNCORR_LVL_INT_0                                  (313U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN1_MCANSS_ECC_CORR_LVL_INT_0                                    (314U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN1_MCANSS_ECC_UNCORR_LVL_INT_0                                  (315U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN2_MCANSS_ECC_CORR_LVL_INT_0                                    (316U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN2_MCANSS_ECC_UNCORR_LVL_INT_0                                  (317U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN3_MCANSS_ECC_CORR_LVL_INT_0                                    (318U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN3_MCANSS_ECC_UNCORR_LVL_INT_0                                  (319U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN4_MCANSS_ECC_CORR_LVL_INT_0                                    (320U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN4_MCANSS_ECC_UNCORR_LVL_INT_0                                  (321U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN5_MCANSS_ECC_CORR_LVL_INT_0                                    (322U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN5_MCANSS_ECC_UNCORR_LVL_INT_0                                  (323U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN6_MCANSS_ECC_CORR_LVL_INT_0                                    (324U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN6_MCANSS_ECC_UNCORR_LVL_INT_0                                  (325U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN7_MCANSS_ECC_CORR_LVL_INT_0                                    (326U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN7_MCANSS_ECC_UNCORR_LVL_INT_0                                  (327U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN8_MCANSS_ECC_CORR_LVL_INT_0                                    (328U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN8_MCANSS_ECC_UNCORR_LVL_INT_0                                  (329U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN9_MCANSS_ECC_CORR_LVL_INT_0                                    (330U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN9_MCANSS_ECC_UNCORR_LVL_INT_0                                  (331U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN10_MCANSS_ECC_CORR_LVL_INT_0                                   (332U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN10_MCANSS_ECC_UNCORR_LVL_INT_0                                 (333U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN11_MCANSS_ECC_CORR_LVL_INT_0                                   (334U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN11_MCANSS_ECC_UNCORR_LVL_INT_0                                 (335U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN12_MCANSS_ECC_CORR_LVL_INT_0                                   (336U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN12_MCANSS_ECC_UNCORR_LVL_INT_0                                 (337U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN13_MCANSS_ECC_CORR_LVL_INT_0                                   (338U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN13_MCANSS_ECC_UNCORR_LVL_INT_0                                 (339U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN14_MCANSS_ECC_CORR_LVL_INT_0                                   (340U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN14_MCANSS_ECC_UNCORR_LVL_INT_0                                 (341U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN15_MCANSS_ECC_CORR_LVL_INT_0                                   (342U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN15_MCANSS_ECC_UNCORR_LVL_INT_0                                 (343U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_CFG_ECC_AGGR_CORR_ERR_LVL_0                             (344U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_CFG_ECC_AGGR_UNCORR_ERR_LVL_0                           (345U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_CTL_ECC_AGGR_CORR_ERR_LVL_0                             (346U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_LVL_0                           (347U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_VBUS_ECC_AGGR_CORR_ERR_LVL_0                            (348U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_LVL_0                          (349U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_DRAM_ECC_CORR_ERR_LVL_0                                 (350U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR1_DDRSS_DRAM_ECC_UNCORR_ERR_LVL_0                               (351U)
#define CSLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ECC0_CORR_LEVEL_0                                       (373U)
#define CSLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ECC0_UNCORR_LEVEL_0                                     (374U)
#define CSLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ECC1_UNCORR_LEVEL_0                                     (375U)
#define CSLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ASF_NONFATAL_LEVEL_0                                    (376U)
#define CSLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ASF_FATAL_LEVEL_0                                       (377U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET4_TIMED_OUT_0                                  (380U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET5_TIMED_OUT_0                                  (381U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET0_TIMED_OUT_0                                  (382U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET1_TIMED_OUT_0                                  (383U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET24_TIMED_OUT_0                                 (384U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET25_TIMED_OUT_0                                 (385U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET32_TIMED_OUT_0                                 (386U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET33_TIMED_OUT_0                                 (387U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET34_TIMED_OUT_0                                 (388U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET35_TIMED_OUT_0                                 (389U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_VIRTSS_FFI_PVU0_DST_TIMED_OUT_0                      (391U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE0_EXP_INTR_0                                            (392U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE1_EXP_INTR_0                                            (393U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE0_EXP_INTR_0                                            (394U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE1_EXP_INTR_0                                            (395U)
#define CSLR_ESM0_ESM_LVL_EVENT_AM_MAIN_INFRA_TO_MAIN_INFRA_STOG0_TRANS_ERR_LVL_0                  (400U)
#define CSLR_ESM0_ESM_LVL_EVENT_AM_IPPHY_TO_IPPHY_STOG1_TRANS_ERR_LVL_0                            (401U)
#define CSLR_ESM0_ESM_LVL_EVENT_AM_RC_TO_RC_CFG_STOG3_TRANS_ERR_LVL_0                              (402U)
#define CSLR_ESM0_ESM_LVL_EVENT_AM_HC2_TO_HC_CFG_STOG5_TRANS_ERR_LVL_0                             (403U)
#define CSLR_ESM0_ESM_LVL_EVENT_AM_NAVSS_TO_AC_NON_SAFE_STOG4_TRANS_ERR_LVL_0                      (404U)
#define CSLR_ESM0_ESM_LVL_EVENT_AM_AC_CFG_TO_AC_CFG_NON_SAFE_STOG2_TRANS_ERR_LVL_0                 (405U)
#define CSLR_ESM0_ESM_LVL_EVENT_AM_RC_TO_HC2_STOG7_TRANS_ERR_LVL_0                                 (406U)
#define CSLR_ESM0_ESM_LVL_EVENT_AM_RC_TO_HC2_STOG6_TRANS_ERR_LVL_0                                 (407U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_VIRTSS_FFI_PVU0_CFG_TRANS_ERR_LVL_0                  (408U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_VIRTSS_FFI_PVU0_SRC_TRANS_ERR_LVL_0                  (409U)
#define CSLR_ESM0_ESM_LVL_EVENT_AM_AC_CFG_TO_AC_CFG_NON_SAFE_STOG9_TRANS_ERR_LVL_0                 (410U)
#define CSLR_ESM0_ESM_LVL_EVENT_AM_IPPHY_TO_RTI_GPU_STOG8_TRANS_ERR_LVL_0                          (411U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET36_TIMED_OUT_0                                 (412U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET37_TIMED_OUT_0                                 (413U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET38_TIMED_OUT_0                                 (414U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET39_TIMED_OUT_0                                 (415U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA6_ECC_SEC_PEND_0                                               (416U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA6_ECC_DED_PEND_0                                               (417U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA7_ECC_SEC_PEND_0                                               (418U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA7_ECC_DED_PEND_0                                               (419U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR0_CORR_LEVEL_0                                             (422U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR0_UNCORR_LEVEL_0                                           (423U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM0_ECC_AGGR16_CORR_LEVEL_0                                      (424U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM0_ECC_AGGR16_UNCORR_LEVEL_0                                    (425U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM1_ECC_AGGR17_CORR_LEVEL_0                                      (426U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM1_ECC_AGGR17_UNCORR_LEVEL_0                                    (427U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM0_ECC_AGGR18_CORR_LEVEL_0                                      (428U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM0_ECC_AGGR18_UNCORR_LEVEL_0                                    (429U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM1_ECC_AGGR19_CORR_LEVEL_0                                      (430U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM1_ECC_AGGR19_UNCORR_LEVEL_0                                    (431U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR4_CORR_LEVEL_0                                             (432U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR4_UNCORR_LEVEL_0                                           (433U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR5_CORR_LEVEL_0                                             (434U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR5_UNCORR_LEVEL_0                                           (435U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR6_CORR_LEVEL_0                                             (436U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR6_UNCORR_LEVEL_0                                           (437U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR9_CORR_LEVEL_0                                             (442U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR9_UNCORR_LEVEL_0                                           (443U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR10_CORR_LEVEL_0                                            (444U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR10_UNCORR_LEVEL_0                                          (445U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR11_CORR_LEVEL_0                                            (446U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR11_UNCORR_LEVEL_0                                          (447U)
#define CSLR_ESM0_ESM_LVL_EVENT_MAIN_IP_ECC_AGGR0_CORR_LEVEL_0                                     (448U)
#define CSLR_ESM0_ESM_LVL_EVENT_MAIN_IP_ECC_AGGR0_UNCORR_LEVEL_0                                   (449U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM0_ECC_AGGR20_CORR_LEVEL_0                                      (450U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM0_ECC_AGGR20_UNCORR_LEVEL_0                                    (451U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM1_ECC_AGGR21_CORR_LEVEL_0                                      (452U)
#define CSLR_ESM0_ESM_LVL_EVENT_IDOM1_ECC_AGGR21_UNCORR_LEVEL_0                                    (453U)
#define CSLR_ESM0_ESM_LVL_EVENT_DFTSS0_DFT_SAFETY_123_0                                            (456U)
#define CSLR_ESM0_ESM_LVL_EVENT_DFTSS0_DFT_SAFETY_MULTI_0                                          (457U)
#define CSLR_ESM0_ESM_LVL_EVENT_DFTSS0_DFT_SAFETY_ONE_0                                            (458U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST0_DFT_PBIST_SAFETY_ERROR_0                                    (459U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST1_DFT_PBIST_SAFETY_ERROR_0                                    (460U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST7_DFT_PBIST_SAFETY_ERROR_0                                    (462U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST5_DFT_PBIST_SAFETY_ERROR_0                                    (463U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST8_DFT_PBIST_SAFETY_ERROR_0                                    (465U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST4_DFT_PBIST_SAFETY_ERROR_0                                    (466U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST2_DFT_PBIST_SAFETY_ERROR_0                                    (467U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST10_DFT_PBIST_SAFETY_ERROR_0                                   (468U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST3_DFT_PBIST_SAFETY_ERROR_0                                    (470U)
#define CSLR_ESM0_ESM_LVL_EVENT_AEP_GPU_BXS464_WRAP0_DFT_EMBED_PBIST_0_DFT_PBIST_SAFETY_ERROR_0    (471U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST11_DFT_PBIST_SAFETY_ERROR_0                                   (472U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_ALWAYSON_CS1_CLKSTOP_REQ_0                  (480U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_TEST_CS1_CLKSTOP_REQ_0                      (481U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_PBIST_CS1_CLKSTOP_REQ_0                     (482U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_AUDIO_CS1_CLKSTOP_REQ_0                      (483U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_ATL_CS1_CLKSTOP_REQ_0                        (484U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_MLB_CS1_CLKSTOP_REQ_0                        (485U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_MOTOR_CS1_CLKSTOP_REQ_0                      (486U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_MISCIO_CS1_CLKSTOP_REQ_0                     (487U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_GPMC_CS1_CLKSTOP_REQ_0                       (488U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_VPFE_CS1_CLKSTOP_REQ_0                       (489U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_VPE_CS1_CLKSTOP_REQ_0                        (490U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_SPARE0_CS1_CLKSTOP_REQ_0                     (491U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_SPARE1_CS1_CLKSTOP_REQ_0                     (492U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_DEBUG_CS1_CLKSTOP_REQ_0                     (493U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_DATA_0_CS1_CLKSTOP_REQ_0                    (494U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_CFG_0_CS1_CLKSTOP_REQ_0                     (495U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_DATA_1_CS1_CLKSTOP_REQ_0                    (496U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_CFG_1_CS1_CLKSTOP_REQ_0                     (497U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_SPARE2_CS1_CLKSTOP_REQ_0                     (498U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CC_TOP_PBIST_CS1_CLKSTOP_REQ_0                   (499U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_USB_0_CS1_CLKSTOP_REQ_0                          (500U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_USB_1_CS1_CLKSTOP_REQ_0                          (501U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_USB_2_CS1_CLKSTOP_REQ_0                          (502U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MMC4B_0_CS1_CLKSTOP_REQ_0                        (503U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MMC4B_1_CS1_CLKSTOP_REQ_0                        (504U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MMC8B_0_CS1_CLKSTOP_REQ_0                        (505U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_UFS_0_CS1_CLKSTOP_REQ_0                          (506U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_UFS_1_CS1_CLKSTOP_REQ_0                          (507U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PCIE_0_CS1_CLKSTOP_REQ_0                         (508U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PCIE_1_CS1_CLKSTOP_REQ_0                         (509U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PCIE_2_CS1_CLKSTOP_REQ_0                         (510U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PCIE_3_CS1_CLKSTOP_REQ_0                         (511U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SAUL_CS1_CLKSTOP_REQ_0                           (512U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_I3C_CS1_CLKSTOP_REQ_0                        (513U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_0_CS1_CLKSTOP_REQ_0                  (514U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_1_CS1_CLKSTOP_REQ_0                  (515U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_2_CS1_CLKSTOP_REQ_0                  (516U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_3_CS1_CLKSTOP_REQ_0                  (517U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_4_CS1_CLKSTOP_REQ_0                  (518U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_5_CS1_CLKSTOP_REQ_0                  (519U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_6_CS1_CLKSTOP_REQ_0                  (520U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_7_CS1_CLKSTOP_REQ_0                  (521U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_8_CS1_CLKSTOP_REQ_0                  (522U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_9_CS1_CLKSTOP_REQ_0                  (523U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_10_CS1_CLKSTOP_REQ_0                 (524U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_11_CS1_CLKSTOP_REQ_0                 (525U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_12_CS1_CLKSTOP_REQ_0                 (526U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_13_CS1_CLKSTOP_REQ_0                 (527U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DSS_CS1_CLKSTOP_REQ_0                            (528U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DSS_PBIST_CS1_CLKSTOP_REQ_0                      (529U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DSI_CS1_CLKSTOP_REQ_0                            (530U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EDP_0_CS1_CLKSTOP_REQ_0                          (531U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EDP_1_CS1_CLKSTOP_REQ_0                          (532U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_0_CS1_CLKSTOP_REQ_0                        (533U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_1_CS1_CLKSTOP_REQ_0                        (534U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_2_CS1_CLKSTOP_REQ_0                        (535U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSITX_0_CS1_CLKSTOP_REQ_0                        (536U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_TX_DPHY_CS1_CLKSTOP_REQ_0                        (537U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_PHY_0_CS1_CLKSTOP_REQ_0                    (538U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_PHY_1_CS1_CLKSTOP_REQ_0                    (539U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_PHY_2_CS1_CLKSTOP_REQ_0                    (540U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_ICSSG_0_CS1_CLKSTOP_REQ_0                        (541U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_ICSSG_1_CS1_CLKSTOP_REQ_0                        (542U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_9GSS_CS1_CLKSTOP_REQ_0                           (543U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_0_CS1_CLKSTOP_REQ_0                       (544U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_1_CS1_CLKSTOP_REQ_0                       (545U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_2_CS1_CLKSTOP_REQ_0                       (546U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_3_CS1_CLKSTOP_REQ_0                       (547U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_4_CS1_CLKSTOP_REQ_0                       (548U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_5_CS1_CLKSTOP_REQ_0                       (549U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_0_CS1_CLKSTOP_REQ_0                      (550U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_1_CS1_CLKSTOP_REQ_0                      (551U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_2_CS1_CLKSTOP_REQ_0                      (552U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_3_CS1_CLKSTOP_REQ_0                      (553U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C71X_0_CS1_CLKSTOP_REQ_0                         (554U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C71X_0_PBIST_CS1_CLKSTOP_REQ_0                   (555U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C71X_1_CS1_CLKSTOP_REQ_0                         (556U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C71X_1_PBIST_CS1_CLKSTOP_REQ_0                   (557U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLUSTER_0_CS1_CLKSTOP_REQ_0                  (558U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLUSTER_0_PBIST_CS1_CLKSTOP_REQ_0            (559U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_0_CS1_CLKSTOP_REQ_0                          (560U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_1_CS1_CLKSTOP_REQ_0                          (561U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLUSTER_1_CS1_CLKSTOP_REQ_0                  (562U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLUSTER_1_PBIST_CS1_CLKSTOP_REQ_0            (563U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_2_CS1_CLKSTOP_REQ_0                          (564U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_3_CS1_CLKSTOP_REQ_0                          (565U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_GPUCOM_CS1_CLKSTOP_REQ_0                         (566U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_GPUPBIST_CS1_CLKSTOP_REQ_0                       (567U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_GPUCORE_CS1_CLKSTOP_REQ_0                        (568U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C66X_0_CS1_CLKSTOP_REQ_0                         (569U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C66X_PBIST_0_CS1_CLKSTOP_REQ_0                   (570U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C66X_1_CS1_CLKSTOP_REQ_0                         (571U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_C66X_PBIST_1_CS1_CLKSTOP_REQ_0                   (572U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_0_R5_0_CS1_CLKSTOP_REQ_0                  (573U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_0_R5_1_CS1_CLKSTOP_REQ_0                  (574U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_PBIST_0_CS1_CLKSTOP_REQ_0                 (575U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_1_R5_0_CS1_CLKSTOP_REQ_0                  (576U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_1_R5_1_CS1_CLKSTOP_REQ_0                  (577U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_PBIST_1_CS1_CLKSTOP_REQ_0                 (578U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DECODE_0_CS1_CLKSTOP_REQ_0                       (579U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DECODE_PBIST_CS1_CLKSTOP_REQ_0                   (580U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_ENCODE_0_CS1_CLKSTOP_REQ_0                       (581U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_ENCODE_PBIST_CS1_CLKSTOP_REQ_0                   (582U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMPAC_CS1_CLKSTOP_REQ_0                          (583U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SDE_CS1_CLKSTOP_REQ_0                            (584U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMPAC_PBIST_CS1_CLKSTOP_REQ_0                    (585U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_VPAC_CS1_CLKSTOP_REQ_0                           (586U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_VPAC_PBIST_CS1_CLKSTOP_REQ_0                     (587U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLSTR0_CORE2_CS1_CLKSTOP_REQ_0               (588U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLSTR0_CORE3_CS1_CLKSTOP_REQ_0               (589U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLSTR1_CORE2_CS1_CLKSTOP_REQ_0               (590U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLSTR1_CORE3_CS1_CLKSTOP_REQ_0               (591U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_VPAC_1_CS1_CLKSTOP_REQ_0                         (592U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_VPAC_1_PBIST_CS1_CLKSTOP_REQ_0                   (593U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_ENCODE_1_CS1_CLKSTOP_REQ_0                       (594U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_ENCODE_1_PBIST_CS1_CLKSTOP_REQ_0                 (595U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSITX_1_CS1_CLKSTOP_REQ_0                        (596U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_TX_DPHY_1_CS1_CLKSTOP_REQ_0                      (597U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DSI_1_PBIST_CS1_CLKSTOP_REQ_0                    (598U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CPSW_2_CS1_CLKSTOP_REQ_0                         (599U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_DATA_2_CS1_CLKSTOP_REQ_0                    (600U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_CFG_2_CS1_CLKSTOP_REQ_0                     (601U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_2_R5_0_CS1_CLKSTOP_REQ_0                  (602U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_2_R5_1_CS1_CLKSTOP_REQ_0                  (603U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_2_PBIST_CS1_CLKSTOP_REQ_0                 (604U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SPARE_4_CS1_CLKSTOP_REQ_0                        (605U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SPARE_5_CS1_CLKSTOP_REQ_0                        (606U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SPARE_6_CS1_CLKSTOP_REQ_0                        (607U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE0_ECC_CORRECTED_PULSE_0                                (640U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE0_ECC_CORRECTED_PULSE_0                                (640U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE0_ECC_CORRECTED_PULSE_0                                (640U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE0_ECC_UNCORRECTED_PULSE_0                              (641U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE0_ECC_UNCORRECTED_PULSE_0                              (641U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE0_ECC_UNCORRECTED_PULSE_0                              (641U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE1_ECC_CORRECTED_PULSE_0                                (642U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE1_ECC_CORRECTED_PULSE_0                                (642U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE1_ECC_CORRECTED_PULSE_0                                (642U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE1_ECC_UNCORRECTED_PULSE_0                              (643U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE1_ECC_UNCORRECTED_PULSE_0                              (643U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE1_ECC_UNCORRECTED_PULSE_0                              (643U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_COMMON0_SELFTEST_ERR_PULSE_0                               (644U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_COMMON0_SELFTEST_ERR_PULSE_0                               (644U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_COMMON0_SELFTEST_ERR_PULSE_0                               (644U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_COMMON0_COMPARE_ERR_PULSE_0                                (645U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_COMMON0_COMPARE_ERR_PULSE_0                                (645U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_COMMON0_COMPARE_ERR_PULSE_0                                (645U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_COMMON0_BUS_MONITOR_ERR_PULSE_0                            (646U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_COMMON0_BUS_MONITOR_ERR_PULSE_0                            (646U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_COMMON0_BUS_MONITOR_ERR_PULSE_0                            (646U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_COMMON0_VIM_COMPARE_ERR_PULSE_0                            (647U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_COMMON0_VIM_COMPARE_ERR_PULSE_0                            (647U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_COMMON0_VIM_COMPARE_ERR_PULSE_0                            (647U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0                              (648U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0                              (648U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0                              (648U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS1_CORE0_ECC_CORRECTED_PULSE_0                                (650U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS1_CORE0_ECC_CORRECTED_PULSE_0                                (650U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS1_CORE0_ECC_CORRECTED_PULSE_0                                (650U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS1_CORE0_ECC_UNCORRECTED_PULSE_0                              (651U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS1_CORE0_ECC_UNCORRECTED_PULSE_0                              (651U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS1_CORE0_ECC_UNCORRECTED_PULSE_0                              (651U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS1_CORE1_ECC_CORRECTED_PULSE_0                                (652U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS1_CORE1_ECC_CORRECTED_PULSE_0                                (652U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS1_CORE1_ECC_CORRECTED_PULSE_0                                (652U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS1_CORE1_ECC_UNCORRECTED_PULSE_0                              (653U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS1_CORE1_ECC_UNCORRECTED_PULSE_0                              (653U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS1_CORE1_ECC_UNCORRECTED_PULSE_0                              (653U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS1_COMMON0_SELFTEST_ERR_PULSE_0                               (654U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS1_COMMON0_SELFTEST_ERR_PULSE_0                               (654U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS1_COMMON0_SELFTEST_ERR_PULSE_0                               (654U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS1_COMMON0_COMPARE_ERR_PULSE_0                                (655U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS1_COMMON0_COMPARE_ERR_PULSE_0                                (655U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS1_COMMON0_COMPARE_ERR_PULSE_0                                (655U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS1_COMMON0_BUS_MONITOR_ERR_PULSE_0                            (656U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS1_COMMON0_BUS_MONITOR_ERR_PULSE_0                            (656U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS1_COMMON0_BUS_MONITOR_ERR_PULSE_0                            (656U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS1_COMMON0_VIM_COMPARE_ERR_PULSE_0                            (657U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS1_COMMON0_VIM_COMPARE_ERR_PULSE_0                            (657U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS1_COMMON0_VIM_COMPARE_ERR_PULSE_0                            (657U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS1_CCM_COMPARE_STAT_PULSE_INTR_0                              (658U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS1_CCM_COMPARE_STAT_PULSE_INTR_0                              (658U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS1_CCM_COMPARE_STAT_PULSE_INTR_0                              (658U)
#define CSLR_ESM0_ESM_PLS_EVENT0_COMPUTE_CLUSTER0_GIC500SS_AXIM_ERR_0                              (660U)
#define CSLR_ESM0_ESM_PLS_EVENT1_COMPUTE_CLUSTER0_GIC500SS_AXIM_ERR_0                              (660U)
#define CSLR_ESM0_ESM_PLS_EVENT2_COMPUTE_CLUSTER0_GIC500SS_AXIM_ERR_0                              (660U)
#define CSLR_ESM0_ESM_PLS_EVENT0_COMPUTE_CLUSTER0_GIC500SS_ECC_FATAL_0                             (661U)
#define CSLR_ESM0_ESM_PLS_EVENT1_COMPUTE_CLUSTER0_GIC500SS_ECC_FATAL_0                             (661U)
#define CSLR_ESM0_ESM_PLS_EVENT2_COMPUTE_CLUSTER0_GIC500SS_ECC_FATAL_0                             (661U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_0                                            (664U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_0                                            (664U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_0                                            (664U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_1                                            (665U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_1                                            (665U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_1                                            (665U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_2                                            (666U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_2                                            (666U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_2                                            (666U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_3                                            (667U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_3                                            (667U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_3                                            (667U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_4                                            (668U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_4                                            (668U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_4                                            (668U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_5                                            (669U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_5                                            (669U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_5                                            (669U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_6                                            (670U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_6                                            (670U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_6                                            (670U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_7                                            (671U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_7                                            (671U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_7                                            (671U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI15_INTR_WWD_0                                                  (687U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI15_INTR_WWD_0                                                  (687U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI15_INTR_WWD_0                                                  (687U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI0_INTR_WWD_0                                                   (688U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI0_INTR_WWD_0                                                   (688U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI0_INTR_WWD_0                                                   (688U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI1_INTR_WWD_0                                                   (689U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI1_INTR_WWD_0                                                   (689U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI1_INTR_WWD_0                                                   (689U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI28_INTR_WWD_0                                                  (696U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI28_INTR_WWD_0                                                  (696U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI28_INTR_WWD_0                                                  (696U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI29_INTR_WWD_0                                                  (697U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI29_INTR_WWD_0                                                  (697U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI29_INTR_WWD_0                                                  (697U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI30_INTR_WWD_0                                                  (698U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI30_INTR_WWD_0                                                  (698U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI30_INTR_WWD_0                                                  (698U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI31_INTR_WWD_0                                                  (699U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI31_INTR_WWD_0                                                  (699U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI31_INTR_WWD_0                                                  (699U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI16_INTR_WWD_0                                                  (700U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI16_INTR_WWD_0                                                  (700U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI16_INTR_WWD_0                                                  (700U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI17_INTR_WWD_0                                                  (701U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI17_INTR_WWD_0                                                  (701U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI17_INTR_WWD_0                                                  (701U)

#ifdef __cplusplus
}
#endif
#endif /* CSLR_ESM0_INTERRUPT_MAP_H_ */
