// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_ap_fixed_ap_fixed_config2_mult_s (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        ap_return_0,
        ap_return_1,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
input   ap_ce;

reg   [14:0] trunc_ln_reg_730;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] trunc_ln708_1_reg_735;
wire   [14:0] add_ln703_1286_fu_398_p2;
reg   [14:0] add_ln703_1286_reg_740;
wire   [15:0] add_ln703_1288_fu_404_p2;
reg   [15:0] add_ln703_1288_reg_745;
wire   [15:0] add_ln703_1290_fu_416_p2;
reg   [15:0] add_ln703_1290_reg_750;
wire   [15:0] add_ln703_1296_fu_549_p2;
reg   [15:0] add_ln703_1296_reg_755;
wire   [14:0] add_ln703_1297_fu_555_p2;
reg   [14:0] add_ln703_1297_reg_760;
wire   [15:0] add_ln703_1299_fu_567_p2;
reg   [15:0] add_ln703_1299_reg_765;
wire    ap_block_pp0_stage0;
wire  signed [24:0] mul_ln1118_fu_625_p2;
wire  signed [25:0] mul_ln1118_981_fu_632_p2;
wire  signed [15:0] shl_ln_fu_188_p1;
wire   [20:0] shl_ln_fu_188_p3;
wire  signed [15:0] shl_ln1118_s_fu_200_p1;
wire   [16:0] shl_ln1118_s_fu_200_p3;
wire  signed [21:0] sext_ln1118_854_fu_196_p1;
wire  signed [21:0] sext_ln1118_855_fu_208_p1;
wire   [21:0] add_ln1118_fu_212_p2;
wire   [11:0] tmp_497_fu_218_p4;
wire  signed [22:0] mul_ln1118_982_fu_639_p2;
wire   [12:0] tmp_498_fu_240_p4;
wire  signed [23:0] mul_ln1118_983_fu_646_p2;
wire   [13:0] tmp_499_fu_261_p4;
wire  signed [25:0] mul_ln1118_984_fu_653_p2;
wire  signed [15:0] sext_ln1118_863_fu_295_p0;
wire  signed [15:0] tmp_fu_299_p1;
wire   [18:0] tmp_fu_299_p3;
wire  signed [19:0] sext_ln1118_863_fu_295_p1;
wire  signed [19:0] sext_ln1118_868_fu_307_p1;
wire   [19:0] sub_ln1118_268_fu_311_p2;
wire   [9:0] trunc_ln708_s_fu_317_p4;
wire  signed [15:0] shl_ln1118_348_fu_335_p1;
wire   [24:0] shl_ln1118_348_fu_335_p3;
wire  signed [15:0] shl_ln1118_349_fu_347_p1;
wire   [20:0] shl_ln1118_349_fu_347_p3;
wire  signed [25:0] sext_ln1118_865_fu_343_p1;
wire  signed [25:0] sext_ln1118_866_fu_355_p1;
wire   [25:0] sub_ln1118_fu_359_p2;
wire  signed [24:0] mul_ln1118_985_fu_660_p2;
wire   [14:0] trunc_ln708_793_fu_379_p4;
wire  signed [14:0] sext_ln216_45_fu_270_p1;
wire  signed [14:0] sext_ln216_44_fu_249_p1;
wire  signed [14:0] sext_ln216_fu_228_p1;
wire   [14:0] add_ln703_1285_fu_392_p2;
wire  signed [15:0] sext_ln708_782_fu_327_p1;
wire   [15:0] trunc_ln708_5_fu_282_p4;
wire  signed [15:0] sext_ln708_783_fu_388_p1;
wire   [15:0] trunc_ln708_7_fu_365_p4;
wire   [15:0] add_ln703_1289_fu_410_p2;
wire  signed [25:0] mul_ln1118_986_fu_667_p2;
wire  signed [24:0] mul_ln1118_987_fu_674_p2;
wire   [14:0] trunc_ln708_794_fu_431_p4;
wire  signed [24:0] mul_ln1118_988_fu_681_p2;
wire   [14:0] trunc_ln708_795_fu_444_p4;
wire  signed [23:0] mul_ln1118_989_fu_688_p2;
wire   [13:0] trunc_ln708_796_fu_457_p4;
wire  signed [24:0] mul_ln1118_990_fu_695_p2;
wire   [14:0] trunc_ln708_797_fu_470_p4;
wire  signed [23:0] mul_ln1118_991_fu_702_p2;
wire   [13:0] tmp_500_fu_483_p4;
wire  signed [23:0] mul_ln1118_992_fu_709_p2;
wire   [13:0] tmp_501_fu_496_p4;
wire  signed [25:0] mul_ln1118_993_fu_716_p2;
wire  signed [24:0] mul_ln1118_994_fu_723_p2;
wire   [14:0] trunc_ln708_798_fu_518_p4;
wire  signed [15:0] sext_ln708_784_fu_440_p1;
wire   [15:0] trunc_ln708_9_fu_422_p4;
wire  signed [15:0] sext_ln708_787_fu_479_p1;
wire  signed [15:0] sext_ln708_786_fu_466_p1;
wire  signed [15:0] sext_ln708_785_fu_453_p1;
wire   [15:0] add_ln703_1294_fu_537_p2;
wire   [15:0] add_ln703_1293_fu_531_p2;
wire   [15:0] add_ln703_1295_fu_543_p2;
wire  signed [14:0] sext_ln216_47_fu_505_p1;
wire  signed [14:0] sext_ln216_46_fu_492_p1;
wire  signed [15:0] sext_ln708_788_fu_527_p1;
wire   [15:0] trunc_ln708_16_fu_509_p4;
wire   [15:0] add_ln703_1298_fu_561_p2;
wire  signed [15:0] sext_ln708_fu_573_p1;
wire   [15:0] add_ln703_fu_576_p2;
wire  signed [15:0] sext_ln703_fu_581_p1;
wire   [15:0] add_ln703_1287_fu_584_p2;
wire   [15:0] add_ln703_1291_fu_590_p2;
wire  signed [15:0] sext_ln703_257_fu_600_p1;
wire   [15:0] add_ln703_1300_fu_603_p2;
wire   [15:0] add_ln703_1292_fu_594_p2;
wire   [15:0] acc_1_V_fu_608_p2;
wire  signed [8:0] mul_ln1118_fu_625_p1;
wire  signed [9:0] mul_ln1118_981_fu_632_p1;
wire   [6:0] mul_ln1118_982_fu_639_p1;
wire  signed [7:0] mul_ln1118_983_fu_646_p1;
wire   [9:0] mul_ln1118_984_fu_653_p1;
wire  signed [15:0] mul_ln1118_985_fu_660_p0;
wire  signed [24:0] sext_ln1118_867_fu_375_p1;
wire   [8:0] mul_ln1118_985_fu_660_p1;
wire  signed [9:0] mul_ln1118_986_fu_667_p1;
wire   [8:0] mul_ln1118_987_fu_674_p1;
wire   [8:0] mul_ln1118_988_fu_681_p1;
wire   [7:0] mul_ln1118_989_fu_688_p1;
wire  signed [8:0] mul_ln1118_990_fu_695_p1;
wire  signed [7:0] mul_ln1118_991_fu_702_p1;
wire   [7:0] mul_ln1118_992_fu_709_p1;
wire   [9:0] mul_ln1118_993_fu_716_p1;
wire  signed [15:0] mul_ln1118_994_fu_723_p0;
wire   [8:0] mul_ln1118_994_fu_723_p1;

myproject_mul_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_9s_25_1_1_U4(
    .din0(data_0_V_read),
    .din1(mul_ln1118_fu_625_p1),
    .dout(mul_ln1118_fu_625_p2)
);

myproject_mul_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_10s_26_1_1_U5(
    .din0(data_1_V_read),
    .din1(mul_ln1118_981_fu_632_p1),
    .dout(mul_ln1118_981_fu_632_p2)
);

myproject_mul_mul_16s_7ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_1_U6(
    .din0(data_3_V_read),
    .din1(mul_ln1118_982_fu_639_p1),
    .dout(mul_ln1118_982_fu_639_p2)
);

myproject_mul_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_1_U7(
    .din0(data_4_V_read),
    .din1(mul_ln1118_983_fu_646_p1),
    .dout(mul_ln1118_983_fu_646_p2)
);

myproject_mul_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_10ns_26_1_1_U8(
    .din0(data_5_V_read),
    .din1(mul_ln1118_984_fu_653_p1),
    .dout(mul_ln1118_984_fu_653_p2)
);

myproject_mul_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_9ns_25_1_1_U9(
    .din0(mul_ln1118_985_fu_660_p0),
    .din1(mul_ln1118_985_fu_660_p1),
    .dout(mul_ln1118_985_fu_660_p2)
);

myproject_mul_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_10s_26_1_1_U10(
    .din0(data_0_V_read),
    .din1(mul_ln1118_986_fu_667_p1),
    .dout(mul_ln1118_986_fu_667_p2)
);

myproject_mul_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_9ns_25_1_1_U11(
    .din0(data_1_V_read),
    .din1(mul_ln1118_987_fu_674_p1),
    .dout(mul_ln1118_987_fu_674_p2)
);

myproject_mul_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_9ns_25_1_1_U12(
    .din0(data_2_V_read),
    .din1(mul_ln1118_988_fu_681_p1),
    .dout(mul_ln1118_988_fu_681_p2)
);

myproject_mul_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_1_U13(
    .din0(data_3_V_read),
    .din1(mul_ln1118_989_fu_688_p1),
    .dout(mul_ln1118_989_fu_688_p2)
);

myproject_mul_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_9s_25_1_1_U14(
    .din0(data_4_V_read),
    .din1(mul_ln1118_990_fu_695_p1),
    .dout(mul_ln1118_990_fu_695_p2)
);

myproject_mul_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_1_U15(
    .din0(data_5_V_read),
    .din1(mul_ln1118_991_fu_702_p1),
    .dout(mul_ln1118_991_fu_702_p2)
);

myproject_mul_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_1_U16(
    .din0(data_6_V_read),
    .din1(mul_ln1118_992_fu_709_p1),
    .dout(mul_ln1118_992_fu_709_p2)
);

myproject_mul_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_10ns_26_1_1_U17(
    .din0(data_7_V_read),
    .din1(mul_ln1118_993_fu_716_p1),
    .dout(mul_ln1118_993_fu_716_p2)
);

myproject_mul_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_9ns_25_1_1_U18(
    .din0(mul_ln1118_994_fu_723_p0),
    .din1(mul_ln1118_994_fu_723_p1),
    .dout(mul_ln1118_994_fu_723_p2)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln703_1286_reg_740 <= add_ln703_1286_fu_398_p2;
        add_ln703_1288_reg_745 <= add_ln703_1288_fu_404_p2;
        add_ln703_1290_reg_750 <= add_ln703_1290_fu_416_p2;
        add_ln703_1296_reg_755 <= add_ln703_1296_fu_549_p2;
        add_ln703_1297_reg_760 <= add_ln703_1297_fu_555_p2;
        add_ln703_1299_reg_765 <= add_ln703_1299_fu_567_p2;
        trunc_ln708_1_reg_735 <= {{mul_ln1118_981_fu_632_p2[25:10]}};
        trunc_ln_reg_730 <= {{mul_ln1118_fu_625_p2[24:10]}};
    end
end

assign acc_1_V_fu_608_p2 = (add_ln703_1296_reg_755 + add_ln703_1300_fu_603_p2);

assign add_ln1118_fu_212_p2 = ($signed(sext_ln1118_854_fu_196_p1) + $signed(sext_ln1118_855_fu_208_p1));

assign add_ln703_1285_fu_392_p2 = ($signed(sext_ln216_45_fu_270_p1) + $signed(sext_ln216_44_fu_249_p1));

assign add_ln703_1286_fu_398_p2 = ($signed(sext_ln216_fu_228_p1) + $signed(add_ln703_1285_fu_392_p2));

assign add_ln703_1287_fu_584_p2 = ($signed(add_ln703_fu_576_p2) + $signed(sext_ln703_fu_581_p1));

assign add_ln703_1288_fu_404_p2 = ($signed(sext_ln708_782_fu_327_p1) + $signed(trunc_ln708_5_fu_282_p4));

assign add_ln703_1289_fu_410_p2 = ($signed(sext_ln708_783_fu_388_p1) + $signed(16'd138));

assign add_ln703_1290_fu_416_p2 = (trunc_ln708_7_fu_365_p4 + add_ln703_1289_fu_410_p2);

assign add_ln703_1291_fu_590_p2 = (add_ln703_1288_reg_745 + add_ln703_1290_reg_750);

assign add_ln703_1292_fu_594_p2 = (add_ln703_1287_fu_584_p2 + add_ln703_1291_fu_590_p2);

assign add_ln703_1293_fu_531_p2 = ($signed(sext_ln708_784_fu_440_p1) + $signed(trunc_ln708_9_fu_422_p4));

assign add_ln703_1294_fu_537_p2 = ($signed(sext_ln708_787_fu_479_p1) + $signed(sext_ln708_786_fu_466_p1));

assign add_ln703_1295_fu_543_p2 = ($signed(sext_ln708_785_fu_453_p1) + $signed(add_ln703_1294_fu_537_p2));

assign add_ln703_1296_fu_549_p2 = (add_ln703_1293_fu_531_p2 + add_ln703_1295_fu_543_p2);

assign add_ln703_1297_fu_555_p2 = ($signed(sext_ln216_47_fu_505_p1) + $signed(sext_ln216_46_fu_492_p1));

assign add_ln703_1298_fu_561_p2 = ($signed(sext_ln708_788_fu_527_p1) + $signed(16'd64836));

assign add_ln703_1299_fu_567_p2 = (trunc_ln708_16_fu_509_p4 + add_ln703_1298_fu_561_p2);

assign add_ln703_1300_fu_603_p2 = ($signed(sext_ln703_257_fu_600_p1) + $signed(add_ln703_1299_reg_765));

assign add_ln703_fu_576_p2 = ($signed(trunc_ln708_1_reg_735) + $signed(sext_ln708_fu_573_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_return_0 = add_ln703_1292_fu_594_p2;

assign ap_return_1 = acc_1_V_fu_608_p2;

assign mul_ln1118_981_fu_632_p1 = 26'd67108580;

assign mul_ln1118_982_fu_639_p1 = 23'd59;

assign mul_ln1118_983_fu_646_p1 = 24'd16777135;

assign mul_ln1118_984_fu_653_p1 = 26'd297;

assign mul_ln1118_985_fu_660_p0 = sext_ln1118_867_fu_375_p1;

assign mul_ln1118_985_fu_660_p1 = 25'd189;

assign mul_ln1118_986_fu_667_p1 = 26'd67108502;

assign mul_ln1118_987_fu_674_p1 = 25'd202;

assign mul_ln1118_988_fu_681_p1 = 25'd156;

assign mul_ln1118_989_fu_688_p1 = 24'd69;

assign mul_ln1118_990_fu_695_p1 = 25'd33554301;

assign mul_ln1118_991_fu_702_p1 = 24'd16777139;

assign mul_ln1118_992_fu_709_p1 = 24'd125;

assign mul_ln1118_993_fu_716_p1 = 26'd399;

assign mul_ln1118_994_fu_723_p0 = sext_ln1118_867_fu_375_p1;

assign mul_ln1118_994_fu_723_p1 = 25'd156;

assign mul_ln1118_fu_625_p1 = 25'd33554231;

assign sext_ln1118_854_fu_196_p1 = $signed(shl_ln_fu_188_p3);

assign sext_ln1118_855_fu_208_p1 = $signed(shl_ln1118_s_fu_200_p3);

assign sext_ln1118_863_fu_295_p0 = data_6_V_read;

assign sext_ln1118_863_fu_295_p1 = sext_ln1118_863_fu_295_p0;

assign sext_ln1118_865_fu_343_p1 = $signed(shl_ln1118_348_fu_335_p3);

assign sext_ln1118_866_fu_355_p1 = $signed(shl_ln1118_349_fu_347_p3);

assign sext_ln1118_867_fu_375_p1 = $signed(data_8_V_read);

assign sext_ln1118_868_fu_307_p1 = $signed(tmp_fu_299_p3);

assign sext_ln216_44_fu_249_p1 = $signed(tmp_498_fu_240_p4);

assign sext_ln216_45_fu_270_p1 = $signed(tmp_499_fu_261_p4);

assign sext_ln216_46_fu_492_p1 = $signed(tmp_500_fu_483_p4);

assign sext_ln216_47_fu_505_p1 = $signed(tmp_501_fu_496_p4);

assign sext_ln216_fu_228_p1 = $signed(tmp_497_fu_218_p4);

assign sext_ln703_257_fu_600_p1 = $signed(add_ln703_1297_reg_760);

assign sext_ln703_fu_581_p1 = $signed(add_ln703_1286_reg_740);

assign sext_ln708_782_fu_327_p1 = $signed(trunc_ln708_s_fu_317_p4);

assign sext_ln708_783_fu_388_p1 = $signed(trunc_ln708_793_fu_379_p4);

assign sext_ln708_784_fu_440_p1 = $signed(trunc_ln708_794_fu_431_p4);

assign sext_ln708_785_fu_453_p1 = $signed(trunc_ln708_795_fu_444_p4);

assign sext_ln708_786_fu_466_p1 = $signed(trunc_ln708_796_fu_457_p4);

assign sext_ln708_787_fu_479_p1 = $signed(trunc_ln708_797_fu_470_p4);

assign sext_ln708_788_fu_527_p1 = $signed(trunc_ln708_798_fu_518_p4);

assign sext_ln708_fu_573_p1 = $signed(trunc_ln_reg_730);

assign shl_ln1118_348_fu_335_p1 = data_7_V_read;

assign shl_ln1118_348_fu_335_p3 = {{shl_ln1118_348_fu_335_p1}, {9'd0}};

assign shl_ln1118_349_fu_347_p1 = data_7_V_read;

assign shl_ln1118_349_fu_347_p3 = {{shl_ln1118_349_fu_347_p1}, {5'd0}};

assign shl_ln1118_s_fu_200_p1 = data_2_V_read;

assign shl_ln1118_s_fu_200_p3 = {{shl_ln1118_s_fu_200_p1}, {1'd0}};

assign shl_ln_fu_188_p1 = data_2_V_read;

assign shl_ln_fu_188_p3 = {{shl_ln_fu_188_p1}, {5'd0}};

assign sub_ln1118_268_fu_311_p2 = ($signed(sext_ln1118_863_fu_295_p1) - $signed(sext_ln1118_868_fu_307_p1));

assign sub_ln1118_fu_359_p2 = ($signed(sext_ln1118_865_fu_343_p1) - $signed(sext_ln1118_866_fu_355_p1));

assign tmp_497_fu_218_p4 = {{add_ln1118_fu_212_p2[21:10]}};

assign tmp_498_fu_240_p4 = {{mul_ln1118_982_fu_639_p2[22:10]}};

assign tmp_499_fu_261_p4 = {{mul_ln1118_983_fu_646_p2[23:10]}};

assign tmp_500_fu_483_p4 = {{mul_ln1118_991_fu_702_p2[23:10]}};

assign tmp_501_fu_496_p4 = {{mul_ln1118_992_fu_709_p2[23:10]}};

assign tmp_fu_299_p1 = data_6_V_read;

assign tmp_fu_299_p3 = {{tmp_fu_299_p1}, {3'd0}};

assign trunc_ln708_16_fu_509_p4 = {{mul_ln1118_993_fu_716_p2[25:10]}};

assign trunc_ln708_5_fu_282_p4 = {{mul_ln1118_984_fu_653_p2[25:10]}};

assign trunc_ln708_793_fu_379_p4 = {{mul_ln1118_985_fu_660_p2[24:10]}};

assign trunc_ln708_794_fu_431_p4 = {{mul_ln1118_987_fu_674_p2[24:10]}};

assign trunc_ln708_795_fu_444_p4 = {{mul_ln1118_988_fu_681_p2[24:10]}};

assign trunc_ln708_796_fu_457_p4 = {{mul_ln1118_989_fu_688_p2[23:10]}};

assign trunc_ln708_797_fu_470_p4 = {{mul_ln1118_990_fu_695_p2[24:10]}};

assign trunc_ln708_798_fu_518_p4 = {{mul_ln1118_994_fu_723_p2[24:10]}};

assign trunc_ln708_7_fu_365_p4 = {{sub_ln1118_fu_359_p2[25:10]}};

assign trunc_ln708_9_fu_422_p4 = {{mul_ln1118_986_fu_667_p2[25:10]}};

assign trunc_ln708_s_fu_317_p4 = {{sub_ln1118_268_fu_311_p2[19:10]}};

endmodule //dense_resource_ap_fixed_ap_fixed_config2_mult_s
