
*** Running vivado
    with args -log design_1_yolo_max_pool_top_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_max_pool_top_0_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_yolo_max_pool_top_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xavier/MSc_Project/hls/ip_fp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_yolo_max_pool_top_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1698.262 ; gain = 152.715 ; free physical = 2538 ; free virtual = 12469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_max_pool_top_0_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_1/synth/design_1_yolo_max_pool_top_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b010000 
	Parameter ap_ST_fsm_state13 bound to: 6'b100000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:109]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_AXILiteS_s_axi' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top_AXILiteS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_AXILiteS_s_axi' (1#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_line_buff_group_0_va' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top_line_buff_group_0_va.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 3344 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_line_buff_group_0_va_ram' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top_line_buff_group_0_va.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3344 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top_line_buff_group_0_va.v:22]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_line_buff_group_0_va_ram' (2#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top_line_buff_group_0_va.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_line_buff_group_0_va' (3#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top_line_buff_group_0_va.v:52]
INFO: [Synth 8-6157] synthesizing module 'write_output' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/write_output.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/write_output.v:72]
INFO: [Synth 8-6155] done synthesizing module 'write_output' (4#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/write_output.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_mux_83_16_1_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top_mux_83_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_mux_83_16_1_1' (5#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top_mux_83_16_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3281]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3657]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:3829]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element phi_mul838_reg_635_reg was removed.  [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2169]
WARNING: [Synth 8-6014] Unused sequential element phi_mul_reg_613_reg was removed.  [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2177]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top' (6#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_max_pool_top_0_1' (7#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_1/synth/design_1_yolo_max_pool_top_0_1.v:58]
WARNING: [Synth 8-3331] design yolo_max_pool_top_line_buff_group_0_va has unconnected port reset
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design yolo_max_pool_top has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1759.980 ; gain = 214.434 ; free physical = 2483 ; free virtual = 12417
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1777.793 ; gain = 232.246 ; free physical = 2476 ; free virtual = 12409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1777.793 ; gain = 232.246 ; free physical = 2476 ; free virtual = 12409
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_1/constraints/yolo_max_pool_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_1/constraints/yolo_max_pool_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.runs/design_1_yolo_max_pool_top_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.runs/design_1_yolo_max_pool_top_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.465 ; gain = 0.000 ; free physical = 2240 ; free virtual = 12193
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1928.402 ; gain = 6.938 ; free physical = 2236 ; free virtual = 12188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2415 ; free virtual = 12372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2414 ; free virtual = 12371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.runs/design_1_yolo_max_pool_top_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2413 ; free virtual = 12370
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_max_pool_top_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_max_pool_top_AXILiteS_s_axi'
INFO: [Synth 8-4471] merging register 'line_buff_group_1_va_5_reg_5596_reg[11:0]' into 'line_buff_group_0_va_5_reg_5591_reg[11:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2195]
INFO: [Synth 8-4471] merging register 'line_buff_group_1_va_7_reg_5636_reg[11:0]' into 'line_buff_group_0_va_7_reg_5616_reg[11:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2422]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln107_1_reg_5586_reg' and it is trimmed from '13' to '12' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2193]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln27_reg_5485_pp0_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2229]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln27_reg_5485_reg' and it is trimmed from '4' to '3' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2209]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln107_reg_5550_pp0_iter1_reg_reg' and it is trimmed from '13' to '12' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2220]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln107_reg_5550_reg' and it is trimmed from '13' to '12' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2202]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_max_pool_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_max_pool_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2341 ; free virtual = 12299
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 5     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 98    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 80    
+---RAMs : 
	              52K Bit         RAMs := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 187   
	   5 Input     16 Bit        Muxes := 9     
	   6 Input     16 Bit        Muxes := 9     
	   7 Input     16 Bit        Muxes := 9     
	   8 Input     16 Bit        Muxes := 18    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 27    
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 123   
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module yolo_max_pool_top_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module yolo_max_pool_top_line_buff_group_0_va_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module write_output 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module yolo_max_pool_top_mux_83_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module yolo_max_pool_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 90    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 124   
	   5 Input     16 Bit        Muxes := 9     
	   6 Input     16 Bit        Muxes := 9     
	   7 Input     16 Bit        Muxes := 9     
	   8 Input     16 Bit        Muxes := 18    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 27    
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 121   
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'mul_ln203_reg_5544_reg[12:0]' into 'mul_ln203_reg_5544_reg[12:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2205]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln203_reg_5580_reg' and it is trimmed from '13' to '12' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2196]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln203_reg_5544_reg' and it is trimmed from '13' to '12' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/deb0/hdl/verilog/yolo_max_pool_top.v:2205]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design yolo_max_pool_top_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design yolo_max_pool_top has unconnected port inStream_TLAST[0]
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[0]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[1]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[2]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[3]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[4]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[5]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[6]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[7]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[8]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[9]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[10]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_5580_reg[11]' (FDE) to 'inst/line_buff_group_0_va_5_reg_5591_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln27_reg_5485_reg[1]' (FDE) to 'inst/mul_ln203_reg_5544_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln27_reg_5485_reg[2]' (FDE) to 'inst/mul_ln203_reg_5544_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/select_ln27_reg_5485_reg[0]' (FDE) to 'inst/mul_ln203_reg_5544_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mul_ln203_reg_5544_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/mul_ln203_reg_5544_reg[1]' (FDE) to 'inst/mul_ln203_reg_5544_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mul_ln203_reg_5544_reg[2]' (FDE) to 'inst/mul_ln203_reg_5544_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\shl_ln1_reg_5316_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\call_ln79_write_output_fu_750/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/yolo_max_pool_top_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/yolo_max_pool_top_AXILiteS_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module yolo_max_pool_top_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module yolo_max_pool_top_AXILiteS_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\conv_count_1_reg_5331_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 1972 ; free virtual = 11940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|yolo_max_pool_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_max_pool_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_max_pool_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_max_pool_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_3/line_buff_group_0_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3/line_buff_group_0_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6/line_buff_group_1_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6/line_buff_group_1_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2184 ; free virtual = 12159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2218 ; free virtual = 12194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|yolo_max_pool_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_max_pool_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_max_pool_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|yolo_max_pool_top_line_buff_group_0_va_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2229 ; free virtual = 12204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net line_buff_group_0_va_1_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2184 ; free virtual = 12184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2179 ; free virtual = 12179
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2174 ; free virtual = 12165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2172 ; free virtual = 12165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2159 ; free virtual = 12164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2159 ; free virtual = 12164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|yolo_max_pool_top | tmp_keep_V_reg_5509_pp0_iter3_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|yolo_max_pool_top | tmp_strb_V_reg_5514_pp0_iter3_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|yolo_max_pool_top | tmp_user_V_reg_5519_pp0_iter3_reg_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|yolo_max_pool_top | and_ln68_1_reg_5555_pp0_iter3_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_max_pool_top | tmp_id_V_reg_5524_pp0_iter3_reg_reg[4]   | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|yolo_max_pool_top | tmp_dest_V_reg_5529_pp0_iter3_reg_reg[5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    38|
|2     |LUT1       |     8|
|3     |LUT2       |    50|
|4     |LUT3       |   581|
|5     |LUT4       |   222|
|6     |LUT5       |   860|
|7     |LUT6       |   922|
|8     |MUXF7      |   252|
|9     |MUXF8      |   112|
|10    |RAMB36E1_1 |     4|
|11    |RAMB36E1_2 |     4|
|12    |SRL16E     |    22|
|13    |FDRE       |  2066|
|14    |FDSE       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------------------------+------+
|      |Instance                                           |Module                                        |Cells |
+------+---------------------------------------------------+----------------------------------------------+------+
|1     |top                                                |                                              |  5146|
|2     |  inst                                             |yolo_max_pool_top                             |  5146|
|3     |    line_buff_group_0_va_1_U                       |yolo_max_pool_top_line_buff_group_0_va        |   276|
|4     |      yolo_max_pool_top_line_buff_group_0_va_ram_U |yolo_max_pool_top_line_buff_group_0_va_ram_13 |   276|
|5     |    line_buff_group_0_va_U                         |yolo_max_pool_top_line_buff_group_0_va_0      |   278|
|6     |      yolo_max_pool_top_line_buff_group_0_va_ram_U |yolo_max_pool_top_line_buff_group_0_va_ram_12 |   278|
|7     |    line_buff_group_1_va_1_U                       |yolo_max_pool_top_line_buff_group_0_va_1      |   288|
|8     |      yolo_max_pool_top_line_buff_group_0_va_ram_U |yolo_max_pool_top_line_buff_group_0_va_ram_11 |   288|
|9     |    line_buff_group_1_va_U                         |yolo_max_pool_top_line_buff_group_0_va_2      |   277|
|10    |      yolo_max_pool_top_line_buff_group_0_va_ram_U |yolo_max_pool_top_line_buff_group_0_va_ram    |   277|
|11    |    yolo_max_pool_top_AXILiteS_s_axi_U             |yolo_max_pool_top_AXILiteS_s_axi              |    69|
|12    |    yolo_max_pool_top_mux_83_16_1_1_U16            |yolo_max_pool_top_mux_83_16_1_1               |   114|
|13    |    yolo_max_pool_top_mux_83_16_1_1_U17            |yolo_max_pool_top_mux_83_16_1_1_3             |   112|
|14    |    yolo_max_pool_top_mux_83_16_1_1_U18            |yolo_max_pool_top_mux_83_16_1_1_4             |   112|
|15    |    yolo_max_pool_top_mux_83_16_1_1_U19            |yolo_max_pool_top_mux_83_16_1_1_5             |   112|
|16    |    yolo_max_pool_top_mux_83_16_1_1_U20            |yolo_max_pool_top_mux_83_16_1_1_6             |   112|
|17    |    yolo_max_pool_top_mux_83_16_1_1_U21            |yolo_max_pool_top_mux_83_16_1_1_7             |   116|
|18    |    yolo_max_pool_top_mux_83_16_1_1_U22            |yolo_max_pool_top_mux_83_16_1_1_8             |    67|
|19    |    yolo_max_pool_top_mux_83_16_1_1_U23            |yolo_max_pool_top_mux_83_16_1_1_9             |    82|
|20    |    yolo_max_pool_top_mux_83_16_1_1_U24            |yolo_max_pool_top_mux_83_16_1_1_10            |   134|
+------+---------------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1928.402 ; gain = 382.855 ; free physical = 2158 ; free virtual = 12164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1928.402 ; gain = 232.246 ; free physical = 2212 ; free virtual = 12219
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1928.410 ; gain = 382.855 ; free physical = 2212 ; free virtual = 12219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 410 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1931.371 ; gain = 0.000 ; free physical = 2220 ; free virtual = 12201
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1931.371 ; gain = 493.266 ; free physical = 2331 ; free virtual = 12313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1931.371 ; gain = 0.000 ; free physical = 2331 ; free virtual = 12313
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.runs/design_1_yolo_max_pool_top_0_1_synth_1/design_1_yolo_max_pool_top_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_max_pool_top_0_1, cache-ID = fb3b581612bf15d5
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1955.383 ; gain = 0.000 ; free physical = 2326 ; free virtual = 12313
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_fp_prj_2019/yolo_max_pool_fp_prj_2019.runs/design_1_yolo_max_pool_top_0_1_synth_1/design_1_yolo_max_pool_top_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_max_pool_top_0_1_utilization_synth.rpt -pb design_1_yolo_max_pool_top_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 09:47:59 2019...
