from vhdl_toolkit.synthetisator.interfaceLevel.synthetizator import Unit

class Bram(Unit):
    _origin = "vhdl/dualportRAM.vhd"