Warning (10268): Verilog HDL information at ALU.sv(50): always construct contains both blocking and non-blocking assignments File: C:/Users/Pc/Desktop/TallerDD/lab 3/Experimento 1/ALU.sv Line: 50
