;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 7, <120
	SUB 210, 31
	SUB 210, 31
	SPL 0, <-103
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, @-2
	DJN -1, @-0
	SUB 210, 31
	JMP 0, <12
	CMP -207, <-120
	JMP -1, @-20
	ADD -1, <-0
	MOV -1, <-20
	SUB @-127, 100
	SUB 121, 103
	CMP 121, 103
	CMP 121, 103
	SPL 100, 609
	SPL 100, 609
	SUB -1, <-20
	SPL 100, 609
	SUB @821, 100
	CMP -207, <-126
	DJN -1, @-0
	ADD -1, <-0
	MOV -1, <-20
	SUB -1, <-20
	SPL 100, 609
	SUB 0, @12
	SPL 0, @-2
	SUB 0, @12
	ADD 210, 30
	ADD #270, 0
	ADD #270, 0
	SUB #0, 0
	SLT -130, 9
	SUB @127, 106
	SUB 0, @12
	CMP -207, <-120
	ADD #67, <-126
	SUB #12, @200
	ADD #270, 700
	MOV 400, 890
	SLT #270, 0
	MOV -7, <-20
