// Seed: 1882834296
module module_0 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    output uwire id_5,
    input wand id_6,
    output tri1 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    input uwire id_13,
    input uwire id_14,
    input tri id_15,
    input tri id_16,
    input tri0 id_17
);
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3
);
  assign id_3 = 1;
  module_0(
      id_2,
      id_3,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2
  );
endmodule
