<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-574-g8f1f8e7
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2010-November/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-574-g8f1f8e7&In-Reply-To=%3CE1PEjvz-0001dv-Ne%40sfp-scmshell-3.v30.ch3.sourceforge.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002422.html">
   <LINK REL="Next"  HREF="002424.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-574-g8f1f8e7</H1>
    <B>&#216;yvind Harboe</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-574-g8f1f8e7&In-Reply-To=%3CE1PEjvz-0001dv-Ne%40sfp-scmshell-3.v30.ch3.sourceforge.com%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-574-g8f1f8e7">gowinex at users.sourceforge.net
       </A><BR>
    <I>Sat Nov  6 15:39:58 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="002422.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-569-g9e3d43c
</A></li>
        <LI>Next message: <A HREF="002424.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-575-g074498f
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2423">[ date ]</a>
              <a href="thread.html#2423">[ thread ]</a>
              <a href="subject.html#2423">[ subject ]</a>
              <a href="author.html#2423">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  8f1f8e7b96d4dfdca867cfcf69e0efab9f6e3731 (commit)
       via  d5b9c7998c43ee783c224035002cf32f062b0e2b (commit)
       via  1fa91f336ae35a0b7b127c81c46ff9b5041e088e (commit)
       via  887cac65b0672910bda4fec34ed05d72ce7208aa (commit)
       via  0649fb2f6c7e1bea138769ecc2ec8dc17ae98044 (commit)
      from  9e3d43cfe75df7c4f6797d630576f1a02428b218 (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit 8f1f8e7b96d4dfdca867cfcf69e0efab9f6e3731
Author: Marek Vasut &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">marek.vasut at gmail.com</A>&gt;
Date:   Fri Oct 29 03:06:16 2010 +0200

    Add EfikaMX smarttop board support
    
    This patch finally adds support for i.MX51 based Genesi USA EfikaMX smarttop
    board.
    
    Signed-off-by: Marek Vasut &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">marek.vasut at gmail.com</A>&gt;

diff --git a/tcl/board/efikamx.cfg b/tcl/board/efikamx.cfg
new file mode 100644
index 0000000..f8ae25d
--- /dev/null
+++ b/tcl/board/efikamx.cfg
@@ -0,0 +1,9 @@
+# Genesi USA EfikaMX
+#  <A HREF="http://www.genesi-usa.com/products/efika">http://www.genesi-usa.com/products/efika</A>
+
+# Fall back to 6MHz if RTCK is not supported
+jtag_rclk 6000
+
+source [find target/imx51.cfg]
+
+reset_config trst_only

commit d5b9c7998c43ee783c224035002cf32f062b0e2b
Author: Marek Vasut &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">marek.vasut at gmail.com</A>&gt;
Date:   Fri Oct 29 02:57:32 2010 +0200

    CortexA8: Introduce Freescale i.MX51 variant
    
    This patch introduces support for Cortex A8 based Freescale i.MX51 CPU. This CPU
    has the Debug Access Port located at a different address (0x60008000) than TI
    OMAP3 series of CPUs.
    
    i.MX51 configuration file based on OMAP3 configuration file and an email from
    Alan Carvalho de Assis &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">acassis at gmail.com</A>&gt;.
    
    Signed-off-by: Marek Vasut &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">marek.vasut at gmail.com</A>&gt;

diff --git a/tcl/target/imx51.cfg b/tcl/target/imx51.cfg
new file mode 100644
index 0000000..b1390ec
--- /dev/null
+++ b/tcl/target/imx51.cfg
@@ -0,0 +1,51 @@
+# Freescale i.MX51
+
+if { [info exists CHIPNAME] } {
+   set  _CHIPNAME $CHIPNAME
+} else {
+   set  _CHIPNAME imx51
+}
+
+# CoreSight Debug Access Port
+if { [info exists DAP_TAPID ] } {
+   set _DAP_TAPID $DAP_TAPID
+} else {
+   set _DAP_TAPID 0x1ba00477
+}
+
+jtag newtap $_CHIPNAME DAP -irlen 4 -ircapture 0x1 -irmask 0xf \
+        -expected-id $_DAP_TAPID
+
+# SDMA / no IDCODE
+jtag newtap $_CHIPNAME SDMA -irlen 4 -ircapture 0x0 -irmask 0xf
+
+# SJC
+if { [info exists SJC_TAPID ] } {
+   set _SJC_TAPID SJC_TAPID
+} else {
+   set _SJC_TAPID 0x0190c01d
+}
+
+jtag newtap $_CHIPNAME SJC -irlen 5 -ircapture 0x1 -irmask 0x1f \
+        -expected-id $_SJC_TAPID -ignore-version
+
+# GDB target:  Cortex-A8, using DAP
+set _TARGETNAME $_CHIPNAME.cpu
+target create $_TARGETNAME cortex_a8 -chain-position $_CHIPNAME.DAP
+
+# some TCK tycles are required to activate the DEBUG power domain
+jtag configure $_CHIPNAME.SJC -event post-reset &quot;runtest 100&quot;
+
+# have the DAP &quot;always&quot; be active
+jtag configure $_CHIPNAME.SJC -event setup &quot;jtag tapenable $_CHIPNAME.DAP&quot;
+
+proc imx51_dbginit {target} {
+     # General Cortex A8 debug initialisation
+     cortex_a8 dbginit
+}
+
+# Slow speed to be sure it will work
+jtag_rclk 1000
+$_TARGETNAME configure -event &quot;reset-start&quot; { jtag_rclk 1000 }
+
+$_TARGETNAME configure -event reset-assert-post &quot;imx51_dbginit $_TARGETNAME&quot;

commit 1fa91f336ae35a0b7b127c81c46ff9b5041e088e
Author: Marek Vasut &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">marek.vasut at gmail.com</A>&gt;
Date:   Fri Oct 29 02:57:32 2010 +0200

    CortexA8: Implement debug base autodetection
    
    Implement autodetection of debug base. Also, implement a function solving
    various hardware quirks (like iMX51 ROM Table location bug).
    
    Signed-off-by: Marek Vasut &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">marek.vasut at gmail.com</A>&gt;

diff --git a/src/target/cortex_a8.c b/src/target/cortex_a8.c
index 8b4ced5..3c80923 100644
--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -73,7 +73,6 @@ static int cortex_a8_get_ttb(struct target *target, uint32_t *result);
  */
 #define swjdp_memoryap 0
 #define swjdp_debugap 1
-#define OMAP3530_DEBUG_BASE 0x54011000
 
 /*
  * Cortex-A8 Basic debug access, very low level assumes state is saved
@@ -1714,12 +1713,7 @@ static int cortex_a8_examine_first(struct target *target)
 	int i;
 	int retval = ERROR_OK;
 	uint32_t didr, ctypr, ttypr, cpuid;
-
-	/* stop assuming this is an OMAP! */
-	LOG_DEBUG(&quot;TODO - autoconfigure&quot;);
-
-	/* Here we shall insert a proper ROM Table scan */
-	armv7a-&gt;debug_base = OMAP3530_DEBUG_BASE;
+	uint32_t dbgbase, apid;
 
 	/* We do one extra read to ensure DAP is configured,
 	 * we call ahbap_debugport_init(swjdp) instead
@@ -1728,6 +1722,17 @@ static int cortex_a8_examine_first(struct target *target)
 	if (retval != ERROR_OK)
 		return retval;
 
+	/* Get ROM Table base */
+	retval = dap_get_debugbase(swjdp, 1, &amp;dbgbase, &amp;apid);
+	if (retval != ERROR_OK)
+		return retval;
+
+	/* Lookup 0x15 -- Processor DAP */
+	retval = dap_lookup_cs_component(swjdp, 1, dbgbase, 0x15,
+					&amp;armv7a-&gt;debug_base);
+	if (retval != ERROR_OK)
+		return retval;
+
 	retval = mem_ap_read_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_CPUID, &amp;cpuid);
 	if (retval != ERROR_OK)
 		return retval;

commit 887cac65b0672910bda4fec34ed05d72ce7208aa
Author: Marek Vasut &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">marek.vasut at gmail.com</A>&gt;
Date:   Sun Oct 31 07:11:47 2010 +0100

    ADIv5: Implement function to lookup CoreSight component
    
    This patch implements &quot;dap_lookup_cs_component()&quot;, which allows to lookup CS
    component by it's identification.
    
    Signed-off-by: Marek Vasut &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">marek.vasut at gmail.com</A>&gt;

diff --git a/src/target/arm_adi_v5.c b/src/target/arm_adi_v5.c
index 4950121..81edba4 100644
--- a/src/target/arm_adi_v5.c
+++ b/src/target/arm_adi_v5.c
@@ -1062,6 +1062,47 @@ int dap_get_debugbase(struct adiv5_dap *dap, int apsel,
 	return ERROR_OK;
 }
 
+int dap_lookup_cs_component(struct adiv5_dap *dap, int apsel,
+			uint32_t dbgbase, uint8_t type, uint32_t *addr)
+{
+	uint32_t apselold;
+	uint32_t romentry, entry_offset = 0, component_base, devtype;
+	int retval = ERROR_FAIL;
+
+	if (apsel &gt;= 256)
+		return ERROR_INVALID_ARGUMENTS;
+
+	apselold = dap-&gt;apsel;
+	dap_ap_select(dap, apsel);
+
+	do
+	{
+		retval = mem_ap_read_atomic_u32(dap, (dbgbase&amp;0xFFFFF000) |
+						entry_offset, &amp;romentry);
+		if (retval != ERROR_OK)
+			return retval;
+
+		component_base = (dbgbase &amp; 0xFFFFF000)
+			+ (romentry &amp; 0xFFFFF000);
+
+		if (romentry &amp; 0x1) {
+			retval = mem_ap_read_atomic_u32(dap,
+					(component_base &amp; 0xfffff000) | 0xfcc,
+					&amp;devtype);
+			if ((devtype &amp; 0xff) == type) {
+				*addr = component_base;
+				retval = ERROR_OK;
+				break;
+			}
+		}
+		entry_offset += 4;
+	} while (romentry &gt; 0);
+
+	dap_ap_select(dap, apselold);
+
+	return retval;
+}
+
 static int dap_info_command(struct command_context *cmd_ctx,
 		struct adiv5_dap *dap, int apsel)
 {
diff --git a/src/target/arm_adi_v5.h b/src/target/arm_adi_v5.h
index 27a2f2f..6c1808a 100644
--- a/src/target/arm_adi_v5.h
+++ b/src/target/arm_adi_v5.h
@@ -383,6 +383,10 @@ int ahbap_debugport_init(struct adiv5_dap *swjdp);
 int dap_get_debugbase(struct adiv5_dap *dap, int apsel,
 			uint32_t *dbgbase, uint32_t *apid);
 
+/* Lookup CoreSight component */
+int dap_lookup_cs_component(struct adiv5_dap *dap, int apsel,
+			uint32_t dbgbase, uint8_t type, uint32_t *addr);
+
 struct target;
 
 /* Put debug link into SWD mode */

commit 0649fb2f6c7e1bea138769ecc2ec8dc17ae98044
Author: Marek Vasut &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">marek.vasut at gmail.com</A>&gt;
Date:   Sun Oct 31 05:24:36 2010 +0100

    ADIv5: Introduce function to detect ROM Table location
    
    This patch adds function called &quot;dap_detect_debug_base()&quot;, which should be
    called to get location of the ROM Table. By walking ROM Table, it's possible to
    discover the location of DAP.
    
    Sadly, some CPUs misreport this value, therefore I had to introduce an fixup
    table, which will be used in case such CPU is detected.
    
    Signed-off-by: Marek Vasut &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">marek.vasut at gmail.com</A>&gt;

diff --git a/src/target/arm_adi_v5.c b/src/target/arm_adi_v5.c
index 3414796..4950121 100644
--- a/src/target/arm_adi_v5.c
+++ b/src/target/arm_adi_v5.c
@@ -906,7 +906,7 @@ extern const struct dap_ops jtag_dp_ops;
  */
 int ahbap_debugport_init(struct adiv5_dap *dap)
 {
-	uint32_t idreg, romaddr, dummy;
+	uint32_t dummy;
 	uint32_t ctrlstat;
 	int cnt = 0;
 	int retval;
@@ -985,26 +985,6 @@ int ahbap_debugport_init(struct adiv5_dap *dap)
 	if (retval != ERROR_OK)
 		return retval;
 
-	/*
-	 * REVISIT this isn't actually *initializing* anything in an AP,
-	 * and doesn't care if it's a MEM-AP at all (much less AHB-AP).
-	 * Should it?  If the ROM address is valid, is this the right
-	 * place to scan the table and do any topology detection?
-	 */
-	retval = dap_queue_ap_read(dap, AP_REG_IDR, &amp;idreg);
-	if (retval != ERROR_OK)
-		return retval;
-	retval = dap_queue_ap_read(dap, AP_REG_BASE, &amp;romaddr);
-	if (retval != ERROR_OK)
-		return retval;
-
-	if ((retval = dap_run(dap)) != ERROR_OK)
-		return retval;
-
-	LOG_DEBUG(&quot;MEM-AP #%&quot; PRId32 &quot; ID Register 0x%&quot; PRIx32
-		&quot;, Debug ROM Address 0x%&quot; PRIx32,
-		dap-&gt;apsel, idreg, romaddr);
-
 	return ERROR_OK;
 }
 
@@ -1026,14 +1006,22 @@ is_dap_cid_ok(uint32_t cid3, uint32_t cid2, uint32_t cid1, uint32_t cid0)
 			&amp;&amp; ((cid1 &amp; 0x0f) == 0) &amp;&amp; cid0 == 0x0d;
 }
 
-static int dap_info_command(struct command_context *cmd_ctx,
-		struct adiv5_dap *dap, int apsel)
+struct broken_cpu {
+	uint32_t	dbgbase;
+	uint32_t	apid;
+	uint32_t	correct_dbgbase;
+	char		*model;
+} broken_cpus[] = {
+	{ 0x80000000, 0x04770002, 0x60000000, &quot;imx51&quot; },
+};
+
+int dap_get_debugbase(struct adiv5_dap *dap, int apsel,
+			uint32_t *out_dbgbase, uint32_t *out_apid)
 {
+	uint32_t apselold;
 	int retval;
+	unsigned int i;
 	uint32_t dbgbase, apid;
-	int romtable_present = 0;
-	uint8_t mem_ap;
-	uint32_t apselold;
 
 	/* AP address is in bits 31:24 of DP_SELECT */
 	if (apsel &gt;= 256)
@@ -1041,6 +1029,7 @@ static int dap_info_command(struct command_context *cmd_ctx,
 
 	apselold = dap-&gt;apsel;
 	dap_ap_select(dap, apsel);
+
 	retval = dap_queue_ap_read(dap, AP_REG_BASE, &amp;dbgbase);
 	if (retval != ERROR_OK)
 		return retval;
@@ -1051,6 +1040,44 @@ static int dap_info_command(struct command_context *cmd_ctx,
 	if (retval != ERROR_OK)
 		return retval;
 
+	/* Some CPUs are messed up, so fixup if needed. */
+	for (i = 0; i &lt; sizeof(broken_cpus)/sizeof(struct broken_cpu); i++)
+		if (broken_cpus[i].dbgbase == dbgbase &amp;&amp;
+			broken_cpus[i].apid == apid) {
+			LOG_WARNING(&quot;Found broken CPU (%s), trying to fixup &quot;
+				&quot;ROM Table location from 0x%08x to 0x%08x&quot;,
+				broken_cpus[i].model, dbgbase,
+				broken_cpus[i].correct_dbgbase);
+			dbgbase = broken_cpus[i].correct_dbgbase;
+			break;
+		}
+
+	dap_ap_select(dap, apselold);
+
+	/* The asignment happens only here to prevent modification of these
+	 * values before they are certain. */
+	*out_dbgbase = dbgbase;
+	*out_apid = apid;
+
+	return ERROR_OK;
+}
+
+static int dap_info_command(struct command_context *cmd_ctx,
+		struct adiv5_dap *dap, int apsel)
+{
+	int retval;
+	uint32_t dbgbase, apid;
+	int romtable_present = 0;
+	uint8_t mem_ap;
+	uint32_t apselold;
+
+	retval = dap_get_debugbase(dap, apsel, &amp;dbgbase, &amp;apid);
+	if (retval != ERROR_OK)
+		return retval;
+
+	apselold = dap-&gt;apsel;
+	dap_ap_select(dap, apsel);
+
 	/* Now we read ROM table ID registers, ref. ARM IHI 0029B sec  */
 	mem_ap = ((apid&amp;0x10000) &amp;&amp; ((apid&amp;0x0F) != 0));
 	command_print(cmd_ctx, &quot;AP ID register 0x%8.8&quot; PRIx32, apid);
diff --git a/src/target/arm_adi_v5.h b/src/target/arm_adi_v5.h
index 92469eb..27a2f2f 100644
--- a/src/target/arm_adi_v5.h
+++ b/src/target/arm_adi_v5.h
@@ -178,7 +178,6 @@ struct adiv5_dap
 	uint32_t	memaccess_tck;
 	/* Size of TAR autoincrement block, ARM ADI Specification requires at least 10 bits */
 	uint32_t tar_autoincr_block;
-
 };
 
 /**
@@ -380,6 +379,9 @@ int mem_ap_write_buf_u32(struct adiv5_dap *swjdp,
 /* Initialisation of the debug system, power domains and registers */
 int ahbap_debugport_init(struct adiv5_dap *swjdp);
 
+/* Probe the AP for ROM Table location */
+int dap_get_debugbase(struct adiv5_dap *dap, int apsel,
+			uint32_t *dbgbase, uint32_t *apid);
 
 struct target;
 

-----------------------------------------------------------------------

Summary of changes:
 src/target/arm_adi_v5.c |  120 ++++++++++++++++++++++++++++++++++++----------
 src/target/arm_adi_v5.h |    8 +++-
 src/target/cortex_a8.c  |   19 +++++---
 tcl/board/efikamx.cfg   |    9 ++++
 tcl/target/imx51.cfg    |   51 ++++++++++++++++++++
 5 files changed, 173 insertions(+), 34 deletions(-)
 create mode 100644 tcl/board/efikamx.cfg
 create mode 100644 tcl/target/imx51.cfg


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002422.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-569-g9e3d43c
</A></li>
	<LI>Next message: <A HREF="002424.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-575-g074498f
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2423">[ date ]</a>
              <a href="thread.html#2423">[ thread ]</a>
              <a href="subject.html#2423">[ subject ]</a>
              <a href="author.html#2423">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
