INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/fir_hls.hlsrun_csim_summary, at Mon Mar  3 18:46:46 2025
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls -config /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg -cmdlineconfig /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'fran' on host 'asus' (Linux_x86_64 version 6.8.0-52-generic) on Mon Mar 03 18:46:49 CET 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/fran/Documentos/progra/sys_fir/lab/fir_2'
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls 
INFO: [HLS 200-1510] Running: open_project /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.h' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=fir_hls_TB.cpp' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fir_hls' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'clock=8ns' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../fir_hls_TB.cpp in debug mode
   Generating csim.exe
Output[0] = 0
Output[1] = 1024
Output[2] = 2560
Output[3] = 4352
Output[4] = 6272
Output[5] = 8256
Output[6] = 10240
Output[7] = 12224
Output[8] = 14208
Output[9] = 16192
Output[10] = 18176
Output[11] = 20160
Output[12] = 22144
Output[13] = 24128
Output[14] = 26112
Output[15] = 28096
Output[16] = 30080
Output[17] = 32064
Output[18] = 34048
Output[19] = 36032
Output[20] = 38016
Output[21] = 40000
Output[22] = 41984
Output[23] = 43968
Output[24] = 45952
Output[25] = 47936
Output[26] = 49920
Output[27] = 51904
Output[28] = 53888
Output[29] = 55872
Output[30] = 57856
Output[31] = 59840
Output[32] = 61824
Output[33] = 63808
Output[34] = 65792
Output[35] = 67776
Output[36] = 69760
Output[37] = 71744
Output[38] = 73728
Output[39] = 75712
Output[40] = 77696
Output[41] = 79680
Output[42] = 81664
Output[43] = 83648
Output[44] = 85632
Output[45] = 87616
Output[46] = 89600
Output[47] = 91584
Output[48] = 93568
Output[49] = 95552
Output[50] = 97536
Output[51] = 99520
Output[52] = 101504
Output[53] = 103488
Output[54] = 105472
Output[55] = 107456
Output[56] = 109440
Output[57] = 111424
Output[58] = 113408
Output[59] = 115392
Output[60] = 117376
Output[61] = 119360
Output[62] = 121344
Output[63] = 123328
Test Passed!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 64
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.24 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.46 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 4.09 seconds. Total CPU system time: 0.54 seconds. Total elapsed time: 4.37 seconds; peak allocated memory: 290.258 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar  3 18:46:52 2025...
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 8s
