Design Assistant report for readout_card_stratix_iii
Fri Aug 21 13:13:01 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. High Violations
  5. Medium Violations
  6. Information only Violations
  7. Rule Suppression Assignments
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Fri Aug 21 13:13:00 2009 ;
; Revision Name                     ; readout_card_stratix_iii            ;
; Top-level Entity Name             ; readout_card_stratix_iii            ;
; Family                            ; Stratix III                         ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 1                                   ;
; - Rule S102                       ; 1                                   ;
; Total Medium Violations           ; 1                                   ;
; - Rule C106                       ; 1                                   ;
; Total Information only Violations ; 193                                 ;
; - Rule T101                       ; 143                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                                                                                                                                                   ; Setting      ; To ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                                                                                                                                    ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                            ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                        ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                           ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                        ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                     ; On           ;    ;
; Rule C102: Logic cell should not be used to generate inverted clock                                                                                                                                                                                                                      ; On           ;    ;
; Rule C103: Gated clock is not feeding at least a pre-defined number of clock port to effectively save power                                                                                                                                                                              ; On           ;    ;
; Rule C104: Clock signal source should drive only input clock ports                                                                                                                                                                                                                       ; On           ;    ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.)     ; On           ;    ;
; Rule C106: Clock signal source should not drive registers that are triggered by different clock edges                                                                                                                                                                                    ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                             ; Off          ;    ;
; Rule R102: External reset should be synchronized using two cascaded registers                                                                                                                                                                                                            ; Off          ;    ;
; Rule R103: External reset should be correctly synchronized                                                                                                                                                                                                                               ; Off          ;    ;
; Rule R104: The reset signal that is generated in one clock domain and is used in the other clock domain, should be correctly synchronized                                                                                                                                                ; Off          ;    ;
; Rule R105: The reset signal that is generated in one clock domain and is used in the other clock domain, should be synchronized                                                                                                                                                          ; Off          ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                         ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                                 ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                                 ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                               ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                        ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                             ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                               ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                             ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                          ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                             ; On           ;    ;
; Rule A109: Combinational logic should not directly drive write enable signal of asynchronous RAM                                                                                                                                                                                         ; On           ;    ;
; Rule A110: Design should not contain asynchronous memory                                                                                                                                                                                                                                 ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                                 ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                    ; On           ;    ;
; Rule S103: More than one asynchronous signal port of the same register should not be driven by the same signal source                                                                                                                                                                    ; On           ;    ;
; Rule S104: Clock port and any other signal port of same register should not be driven by the same signal source                                                                                                                                                                          ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                            ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                     ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                                  ; On           ;    ;
; Rule H101: Only one VREF pin should be assigned to the HardCopy test pin in an I/O bank (Rule does not apply to all HardCopy and HardCopy Stratix devices. This rule is used to analyze a design only when the rule applies to the design's target HardCopy or HardCopy Stratix device.) ; On           ;    ;
; Rule H102: PLL clock output drives multiple clock network types (Rule does not apply to all HardCopy and HardCopy Stratix devices. This rule is used to analyze a design only when the rule applies to the design's target HardCopy or HardCopy Stratix device.)                         ; On           ;    ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                            ; Off          ;    ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                       ; Off          ;    ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                         ; Off          ;    ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                             ; Off          ;    ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                            ; Off          ;    ;
; Rule C104: Clock signal source should drive only input clock ports                                                                                                                                                                                                                       ; Off          ;    ;
; Rule C106: Clock signal source should not drive registers that are triggered by different clock edges                                                                                                                                                                                    ; Off          ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                             ; Off          ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                                                                        ; Off          ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                            ; Off          ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                        ; Off          ;    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------+
; Rule name                                                                                                             ; Name                                     ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------+
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; sld_hub:sld_hub_inst|hub_mode_reg[2]     ;
;  Synchronous and reset port source node(s) list                                                                       ; sld_hub:sld_hub_inst|virtual_ir_scan_reg ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Rule name                                                                                             ; Name                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Rule C106: Clock signal source should not drive registers that are triggered by different clock edges ; rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component|altpll_2bo2:auto_generated|clk[0]                   ;
;  Positive edge destination node(s) list                                                               ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[0]   ;
;  Positive edge destination node(s) list                                                               ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SEND              ;
;  Positive edge destination node(s) list                                                               ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[1]   ;
;  Positive edge destination node(s) list                                                               ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SETUP             ;
;  Positive edge destination node(s) list                                                               ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter|count[6] ;
;  Positive edge destination node(s) list                                                               ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter|count[0] ;
;  Positive edge destination node(s) list                                                               ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|shift_reg:tx_buffer|reg[2]   ;
;  Positive edge destination node(s) list                                                               ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.IDLE              ;
;  Positive edge destination node(s) list                                                               ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter|count[2] ;
;  Positive edge destination node(s) list                                                               ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter|count[5] ;
+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Fan-Out ;
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|Selector2~72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SETUP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|full_o~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|full_o~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|write_nread                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 174     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|toggle_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector76~95                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx_rdy_a~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector76~91                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector76~94                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg~399                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.TX_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 105     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.TX_HDR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr0|reg_o[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 149     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx_rdy_b~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.DONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|pres_state.FETCH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|write_nread                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|full_o~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|full_o~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|cmd_valid~689                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|cmd_valid~691                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.WB_CYCLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 182     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.RX_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_ready                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|pres_state.EXECUTE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 77      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 77      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|Selector5~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[5]~223                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[2]~219                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|Mux31~648                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.IDLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:i_fpga_thermo|Equal0~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Mux23~1327                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:i_fpga_thermo|Equal0~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:i_fpga_thermo|Equal0~30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_to_read_wren~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|fltr_rst_req_data~985                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[0]~224                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[1]~225                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_cols_to_read_wren~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; id_thermo:i_id_thermo|wb_ps.SEND_ID                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:i_fpga_thermo|reg_wren~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg~394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.GOT_SYNC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.RESET_HOLD                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|init_window_req_data~985                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|feedback_delay_wren~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|address_on_delay_wren~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|resync_req_wren~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_wren~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|sample_delay_wren~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|sample_num_wren~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_wren~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux15~268                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux13~268                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux14~276                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux12~269                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:i_fpga_thermo|current_state.WR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg~496                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.INIT_HOLD                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux11~268                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux10~270                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux9~269                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; all_cards:i_all_cards|Mux8~271                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SETUP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:i_fpga_thermo|smb_master:master2|us_timer:smb_timer|Equal0~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; fpga_thermo:i_fpga_thermo|us_timer:timeout_timer|Equal0~41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|Selector2~72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt|Equal0~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x|ams_pipe[3]                                                                                                                                                                                                                                                                          ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                                                                                                           ; 1065    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|p_main_fsm~152                                                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|read_req_this                                                                                                                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|accepted                                                                                                                                                                                                                                                                                                                                   ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|mimic_path_sample_request_internal~115                                                                                                                                                                ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|compare_done_internal                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|input1_equal_to_input2                                                                          ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_first_valid_phase                                                                                 ; 109     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.calculate_codvw                                                                                            ; 206     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|postamble_calibrated_detected                                                                                                                                                                                                                                    ; 283     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[4]~116                                                                                         ; 196     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_act                                                                                                                                                                                                                                                                                                                                  ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_pch                                                                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr2_hp_init:\g_ddr2_init:init_block|doing_init_rfsh                                                                                                                                                                                                                                                                                   ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_pch_all                                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_auk_ddr_hp_controller_wrapper:micron_ctrl_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[3]                                                                                                                                                                                                                                                                     ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1|shifted_data_internal~207 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl_example_driver:driver|state[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[3]                                                                                             ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[5]                                                                                             ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[4]                                                                                             ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[1]                                                                                             ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[6]                                                                                             ; 195     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[2]                                                                                             ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[0]                                                                                             ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl_example_driver:driver|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl_example_driver:driver|state[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|count_internal[0]                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|count_internal[1]                                                                                                         ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|count_internal[2]                                                                                                         ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[0]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[1]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[2]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[3]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[0]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[1]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[2]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[0].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[3]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[0]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[1]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[2]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|wraddr_reg[3]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[0]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[1]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[2]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_read_dp_group:hr_rdp.dqs_group[1].rdp|altsyncram:ram|altsyncram_jej1:auto_generated|rdaddr_reg[3]                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|Equal1~35                                                                                                        ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state~1668                                                                                                       ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_select[5]~56435                                                                                        ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl_example_driver:driver|dgen_load                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl_example_driver:driver|dgen_pause~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl_example_driver:driver|wait_first_write_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl_example_driver:driver|reset_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 183     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~14                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                                                                                                                                                                                                                                                      ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~28                                                                                                                                                                                                                                                                                                                                                                                                              ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_ctl_sel_drv                                                                                                                                                                                                                                                                                                                                                                        ; 154     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_dq_dm_add_2t_delay_drv                                                                                                                                                                                                                                                                                                                                                             ; 74      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                                                                                                           ; 1065    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|postamble_calibrated_detected                                                                                                                                                                                                                                    ; 283     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.calculate_codvw                                                                                            ; 206     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[4]~116                                                                                         ; 196     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[6]                                                                                             ; 195     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 183     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.WB_CYCLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 182     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 174     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_ctl_sel_drv                                                                                                                                                                                                                                                                                                                                                                        ; 154     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|reg:hdr0|reg_o[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 149     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_first_valid_phase                                                                                 ; 109     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.TX_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 105     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[1]~225                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 100     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx_rdy_a~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 99      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state~1668                                                                                                       ; 96      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[0]~224                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 96      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_select[5]~56435                                                                                        ; 96      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|Equal1~35                                                                                                        ; 96      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx_rdy_b~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 79      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 77      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 77      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|pres_state.FETCH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 76      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_dq_dm_add_2t_delay_drv                                                                                                                                                                                                                                                                                                                                                             ; 74      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.GOT_SYNC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 74      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl_example_driver:driver|dgen_pause~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 73      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|mimic_path_sample_request_internal~115                                                                                                                                                                ; 69      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[0]                                                                                             ; 68      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[2]                                                                                             ; 67      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|count_internal[1]                                                                                                         ; 67      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl_example_driver:driver|reset_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 67      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[3]                                                                                             ; 67      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[5]                                                                                             ; 67      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[4]                                                                                             ; 67      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[1]                                                                                             ; 67      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl_example_driver:driver|dgen_load                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 66      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x|ams_pipe[3]                                                                                                                                                                                                                                                                          ; 66      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; micron_ctrl_example_driver:driver|wait_first_write_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector76~95                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector76~91                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector76~94                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|write_nread                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 62      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; fpga_thermo:i_fpga_thermo|Equal0~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 62      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; fpga_thermo:i_fpga_thermo|Equal0~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 62      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|full_o~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|full_o~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                                                                                                                                                                                                                                                      ; 59      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|toggle_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~28                                                                                                                                                                                                                                                                                                                                                                                                              ; 54      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|write_nread                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 53      ;
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Rule Suppression Assignments                            ;
+-----------------+-------+----+--------------------------+
; Assignment      ; Value ; To ; Comment                  ;
+-----------------+-------+----+--------------------------+
; DISABLE_DA_RULE ; C104  ;    ; Honored rule suppression ;
+-----------------+-------+----+--------------------------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Design Assistant
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Fri Aug 21 13:12:31 2009
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off readout_card_stratix_iii -c readout_card_stratix_iii
Info: Using INI file C:/mce/cards/readout_card/readout_card/synth_stratix_iii/quartus.ini
Warning: Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule.
    Warning: RESET_RULE_COMB_ASYNCH_RESET
    Warning: RESET_RULE_UNSYNCH_EXRESET
    Warning: RESET_RULE_IMSYNCH_EXRESET
    Warning: RESET_RULE_IMSYNCH_ASYNCH_DOMAIN
    Warning: RESET_RULE_UNSYNCH_ASYNCH_DOMAIN
Info: Reading SDC File: '../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_example_top.sdc'
Info: Reading SDC File: '../../ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy_ddr_timing.sdc'
Info: Adding SDC requirements for micron_ctrl_phy instance micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]} {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]} {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]} {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]}
    Info: create_generated_clock -source {i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {i_rc_pll|altpll_component|auto_generated|pll1|clk[5]} {i_rc_pll|altpll_component|auto_generated|pll1|clk[5]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 30.00 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -phase -90.00 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 240.00 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}
    Info: create_generated_clock -source {i_adc_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 14 -phase -360.00 -duty_cycle 50.00 -name {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]} {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {i_adc_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 128.57 -duty_cycle 21.00 -name {i_adc_pll|altpll_component|auto_generated|pll1|clk[1]} {i_adc_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {i_adc_pll|altpll_component|auto_generated|pll1|inclk[0]} -phase -25.71 -duty_cycle 18.00 -name {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]} {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {i_adc_pll|altpll_component|auto_generated|pll1|inclk[0]} -phase 154.29 -duty_cycle 18.00 -name {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]} {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}
    Info: create_generated_clock -source {i_adc_pll|altpll_component|auto_generated|pll1|inclk[0]} -phase 218.57 -duty_cycle 18.00 -name {i_adc_pll|altpll_component|auto_generated|pll1|clk[4]} {i_adc_pll|altpll_component|auto_generated|pll1|clk[4]}
    Info: create_generated_clock -source {altera_internal_jtag|tck} -divide_by 0 -multiply_by 0 -name {altera_internal_jtag|tckutap} {altera_internal_jtag|tckutap}
    Info: set_multicycle_path -setup -start 7 -from [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_1|clk0}]
    Info: set_multicycle_path -hold -start 6 -from [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_1|clk0}]
    Info: set_false_path -to [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_1|datain}]
    Info: set_multicycle_path -setup -start 7 -from [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_0|clk0}]
    Info: set_multicycle_path -hold -start 6 -from [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_0|clk0}]
    Info: set_false_path -to [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_0|datain}]
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call.
Info: Creating half-rate resynchronization clock micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout driven by micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]
Info: Creating half-rate resynchronization clock micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout driven by micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]
Info: Creating half-rate resynchronization clock micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout driven by micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]
Info: Creating half-rate resynchronization clock micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout driven by micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]
Info: Creating scan clock micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock driven by micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] divided by 2
Info: Reading SDC File: 'readout_card_stratix_iii.sdc'
Info:  You called derive_pll_clocks. User-defined clock found on pll: i_rc_pll|altpll_component|auto_generated|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: i_rc_pll|altpll_component|auto_generated|clk[2]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: i_rc_pll|altpll_component|auto_generated|clk[4]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: i_rc_pll|altpll_component|auto_generated|clk[5]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|phy_clk_1x. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|mem_clk_2x. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|write_clk_2x. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|resync_clk_2x. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|measure_clk_1x. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|ac_clk_1x. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: i_adc_pll|altpll_component|auto_generated|wire_pll1_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: i_adc_pll|altpll_component|auto_generated|wire_pll1_clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: i_adc_pll|altpll_component|auto_generated|wire_pll1_clk[2]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: i_adc_pll|altpll_component|auto_generated|wire_pll1_clk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: i_adc_pll|altpll_component|auto_generated|wire_pll1_clk[4]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info:  You called derive_pll_clocks. User-defined clock found on pll: altera_internal_jtag~TCKUTAP. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info: Deriving PLL Clocks
    Info: set_multicycle_path -setup -start 7 -from [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_1|clk0}]
    Info: set_multicycle_path -hold -start 6 -from [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_1|clk0}]
    Info: set_false_path -to [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_1|datain}]
    Info: set_multicycle_path -setup -start 7 -from [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_0|clk0}]
    Info: set_multicycle_path -hold -start 6 -from [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_0|clk0}]
    Info: set_false_path -to [get_pins { i_adc_serdes|altlvds_rx_component|auto_generated|rx_0|datain}]
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_g9t1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe9|dffe10a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a* 
Warning: The master clock for this clock assignment could not be derived.  Clock: altera_internal_jtag|tckutap was not created.
    Warning: No clocks found on or feeding the specified source node: altera_internal_jtag|tck
Warning: Node: altera_reserved_tck was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddio_memclk_gen.mem_clk_ddio  from: muxsel  to: dataout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom|dqsin  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom~DFFIN
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|gen_ddr_dqs_delay_chain.gen_dqs_delay_chain_no_offset.delay_chain  from: dqsin  to: dqsbusout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|half_rate_dqs_enable_gen.ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|half_rate_dqs_enable_gen.ddio~dffhi1
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom|dqsin  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom~DFFIN
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|gen_ddr_dqs_delay_chain.gen_dqs_delay_chain_no_offset.delay_chain  from: dqsin  to: dqsbusout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|half_rate_dqs_enable_gen.ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|half_rate_dqs_enable_gen.ddio~dffhi1
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_rise}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_rise}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_rise}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_rise}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_rise}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_rise}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_rise}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_rise}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_fall}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_fall}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_fall}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_fall}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_fall}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_fall}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_fall}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_ac_fall}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_rise}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_rise}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_rise}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_rise}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_rise}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_rise}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_rise}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_rise}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_fall}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_fall}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_fall}] -setup 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_fall}] -setup 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_fall}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_fall}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_fall}] -hold 0.050
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_ac_fall}] -hold 0.050
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_p_mem_clk[0]_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDSS}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDSS}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDSS}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDSS}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDQSS}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDQSS}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDQSS}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDQSS}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_ck_n_mem_clk_n[0]_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[5]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[5]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.160
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.160
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.160
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.160
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.160
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.160
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.160
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.160
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.160
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.160
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.160
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.160
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.160
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.160
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.160
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.160
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {i_adc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {adc_fco_p}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {adc_fco_p}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {adc_fco_p}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {adc_fco_p}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {adc_fco_p}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {adc_fco_p}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {adc_fco_p}] -rise_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {adc_fco_p}] -fall_to [get_clocks {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.110
Info: PLL cross checking found inconsistent PLL clock settings:
    Info: Node: altera_internal_jtag|tckutap was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000
Critical Warning: (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 1 node(s) related to this rule.
    Critical Warning: Node  "sld_hub:sld_hub_inst|hub_mode_reg[2]"
Warning: (Medium) Rule C106: Clock signal source should not drive registers that are triggered by different clock edges. Found 1 node(s) related to this rule.
    Warning: Node  "rc_pll_stratix_iii:i_rc_pll|altpll:altpll_component|altpll_2bo2:auto_generated|clk[0]"
Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 143 node(s) with highest fan-out.
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|Selector2~72"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|pres_state.SETUP"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|full_o~46"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|full_o~47"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|write_nread"
    Info: Node  "~GND"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|toggle_state"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector76~95"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx_rdy_a~40"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector76~91"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector76~94"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.IDLE"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg~399"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.TX_DATA"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.TX_HDR"
    Info: Node  "dispatch:i_dispatch|reg:hdr0|reg_o[11]"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx_rdy_b~40"
    Info: Node  "dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.DONE"
    Info: Node  "dispatch:i_dispatch|pres_state.FETCH"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|write_nread"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|full_o~47"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|fifo:data_buffer|full_o~46"
    Info: Node  "dispatch:i_dispatch|dispatch_cmd_receive:receiver|cmd_valid~689"
    Info: Node  "dispatch:i_dispatch|dispatch_cmd_receive:receiver|cmd_valid~691"
    Info: Node  "dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.WB_CYCLE"
    Info: Node  "dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.RX_DATA"
    Info: Node  "dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_ready"
    Info: Node  "dispatch:i_dispatch|pres_state.EXECUTE"
    Info: Node  "dispatch:i_dispatch|dispatch_wishbone:wishbone|addr[0]"
    Info: Node  "dispatch:i_dispatch|dispatch_wishbone:wishbone|addr[1]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|postamble_calibrated_detected"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.calculate_codvw"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[4]~116"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[6]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena"
    Info: Node  "dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.WB_CYCLE"
    Info: Node  "~GND"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_ctl_sel_drv"
    Info: Node  "dispatch:i_dispatch|reg:hdr0|reg_o[11]"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_first_valid_phase"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.TX_DATA"
    Info: Node  "dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[1]~225"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx_rdy_a~40"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|state~1668"
    Info: Node  "dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[0]~224"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_select[5]~56435"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|Equal1~35"
    Info: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx_rdy_b~40"
    Info: Node  "dispatch:i_dispatch|dispatch_wishbone:wishbone|addr[1]"
    Info: Node  "dispatch:i_dispatch|dispatch_wishbone:wishbone|addr[2]"
    Info: Node  "dispatch:i_dispatch|pres_state.FETCH"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|seq_dq_dm_add_2t_delay_drv"
    Info: Node  "frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.GOT_SYNC"
    Info: Node  "micron_ctrl_example_driver:driver|dgen_pause~1"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|mimic_path_sample_request_internal~115"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[0]"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_1:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[2]"
    Info: Node  "micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_sequencer_wrapper:ddr2_sequencer_gen.seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|count_internal[1]"
    Info: Node  "micron_ctrl_example_driver:driver|reset_data"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: Design Assistant information: finished post-fitting analysis of current design -- generated 193 information messages and 2 warning messages
Info: Quartus II Design Assistant was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Fri Aug 21 13:13:01 2009
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:29


