;
; Copyright (c) 2011
; Ben Gray <ben.r.gray@gmail.com>.
; All rights reserved.
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions
; are met:
; 1. Redistributions of source code must retain the above copyright
;    notice, this list of conditions and the following disclaimer.
; 2. Redistributions in binary form must reproduce the above copyright
;    notice, this list of conditions and the following disclaimer in the
;    documentation and/or other materials provided with the distribution.
;
; THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND
; ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
; ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
; OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
; HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
; OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
; SUCH DAMAGE.
;

        [       :LNOT: :DEF: __HAL_OMAP4_REG_HDR__
        GBLL    __HAL_OMAP4_REG_HDR__

;
; Interrupt Controller Unit.
;
;    Refer to the omap4_intr.c file for interrupt controller (GIC)
;    implementation.
;
;    Note:
;    - 16 Interprocessor interrupts (IPI): ID[15:0]
;    - 2 private Timer/Watchdog interrupts: ID[30:29]
;    - 2 legacy nFIQ & nIRQ: one per CPU, bypasses the interrupt distributor
;      logic and directly drives interrupt requests into CPU if used in
;      legacy mode (else treated like other interrupts lines with ID28
;      and ID31 respectively)
;    - 128 hardware interrupts: ID[159:32] (rising-edge or high-level sensitive).
;    - We remap the interrupts so that RISC OS sees interrupts 0-31 as the core
;      0 private interrupts, 32-63 as the core 1 private interrupts, and 64-159
;      as the shared interrupts.
;

        MACRO
$lab    OMAP44XX_HARDIRQ        $x
$lab    *                       64 + $x
        MEND

OMAP44XX_IRQ_L2_CACHE        OMAP44XX_HARDIRQ 0     ; L2 cache controller interrupt
OMAP44XX_IRQ_CTI_0           OMAP44XX_HARDIRQ 1     ; Cross-trigger module 0 (CTI0) interrupt
OMAP44XX_IRQ_CTI_1           OMAP44XX_HARDIRQ 2     ; Cross-trigger module 1 (CTI1) interrupt
OMAP44XX_IRQ_RESERVED3       OMAP44XX_HARDIRQ 3     ; RESERVED
OMAP44XX_IRQ_ELM             OMAP44XX_HARDIRQ 4     ; Error location process completion
OMAP44XX_IRQ_CMU_P           OMAP44XX_HARDIRQ 5     ; Cache management unit interrupt
OMAP44XX_IRQ_RESERVED6       OMAP44XX_HARDIRQ 6     ; RESERVED
OMAP44XX_IRQ_SYS_N1          OMAP44XX_HARDIRQ 7     ; External interrupt 1 (active low)
OMAP44XX_IRQ_RESERVED8       OMAP44XX_HARDIRQ 8     ; RESERVED
OMAP44XX_IRQ_L3_DBG          OMAP44XX_HARDIRQ 9     ; L3 interconnect debug error
OMAP44XX_IRQ_L3_APP          OMAP44XX_HARDIRQ 10    ; L3 interconnect application error
OMAP44XX_IRQ_PRCM_MPU        OMAP44XX_HARDIRQ 11    ; PRCM interrupt
OMAP44XX_IRQ_SDMA_0          OMAP44XX_HARDIRQ 12    ; sDMA interrupt 0
OMAP44XX_IRQ_SDMA_1          OMAP44XX_HARDIRQ 13    ; sDMA interrupt 1
OMAP44XX_IRQ_SDMA_2          OMAP44XX_HARDIRQ 14    ; sDMA interrupt 2
OMAP44XX_IRQ_SDMA_3          OMAP44XX_HARDIRQ 15    ; sDMA interrupt 3
OMAP44XX_IRQ_MCBSP4          OMAP44XX_HARDIRQ 16    ; MCBSP4 interrupt
OMAP44XX_IRQ_MCBSP1          OMAP44XX_HARDIRQ 17    ; MCBSP1 interrupt
OMAP44XX_IRQ_SR_MPU          OMAP44XX_HARDIRQ 18    ; SmartReflex MPU interrupt
OMAP44XX_IRQ_SR_CORE         OMAP44XX_HARDIRQ 19    ; SmartReflex Core interrupt
OMAP44XX_IRQ_GPMC            OMAP44XX_HARDIRQ 20    ; GPMC interrupt
OMAP44XX_IRQ_SGX             OMAP44XX_HARDIRQ 21    ; 2D/3D graphics module interrupt
OMAP44XX_IRQ_MCBSP2          OMAP44XX_HARDIRQ 22    ; MCBSP2 interrupt
OMAP44XX_IRQ_MCBSP3          OMAP44XX_HARDIRQ 23    ; MCBSP3 interrupt
OMAP44XX_IRQ_ISS_5           OMAP44XX_HARDIRQ 24    ; Imaging subsystem interrupt 5
OMAP44XX_IRQ_DSS_DISPC       OMAP44XX_HARDIRQ 25    ; Display controller interrupt
OMAP44XX_IRQ_MAIL_U0_MPU     OMAP44XX_HARDIRQ 26    ; Mailbox user 0 interrupt
OMAP44XX_IRQ_C2C_SSCM_0      OMAP44XX_HARDIRQ 27    ; C2C status interrupt
OMAP44XX_IRQ_DSP_MMU         OMAP44XX_HARDIRQ 28    ; DSP MMU interrupt
OMAP44XX_IRQ_GPIO1_MPU       OMAP44XX_HARDIRQ 29    ; GPIO1 MPU interrupt
OMAP44XX_IRQ_GPIO2_MPU       OMAP44XX_HARDIRQ 30    ; GPIO2 MPU interrupt
OMAP44XX_IRQ_GPIO3_MPU       OMAP44XX_HARDIRQ 31    ; GPIO3 MPU interrupt
OMAP44XX_IRQ_GPIO4_MPU       OMAP44XX_HARDIRQ 32    ; GPIO4 MPU interrupt
OMAP44XX_IRQ_GPIO5_MPU       OMAP44XX_HARDIRQ 33    ; GPIO5 MPU interrupt
OMAP44XX_IRQ_GPIO6_MPU       OMAP44XX_HARDIRQ 34    ; GPIO6 MPU interrupt
OMAP44XX_IRQ_RESERVED35      OMAP44XX_HARDIRQ 35    ; RESERVED
OMAP44XX_IRQ_WDT3            OMAP44XX_HARDIRQ 36    ; WDTIMER3 overflow
OMAP44XX_IRQ_GPT1            OMAP44XX_HARDIRQ 37    ; GPTIMER1 interrupt
OMAP44XX_IRQ_GPT2            OMAP44XX_HARDIRQ 38    ; GPTIMER2 interrupt
OMAP44XX_IRQ_GPT3            OMAP44XX_HARDIRQ 39    ; GPTIMER3 interrupt
OMAP44XX_IRQ_GPT4            OMAP44XX_HARDIRQ 40    ; GPTIMER4 interrupt
OMAP44XX_IRQ_GPT5            OMAP44XX_HARDIRQ 41    ; GPTIMER5 interrupt
OMAP44XX_IRQ_GPT6            OMAP44XX_HARDIRQ 42    ; GPTIMER6 interrupt
OMAP44XX_IRQ_GPT7            OMAP44XX_HARDIRQ 43    ; GPTIMER7 interrupt
OMAP44XX_IRQ_GPT8            OMAP44XX_HARDIRQ 44    ; GPTIMER8 interrupt
OMAP44XX_IRQ_GPT9            OMAP44XX_HARDIRQ 45    ; GPTIMER9 interrupt
OMAP44XX_IRQ_GPT10           OMAP44XX_HARDIRQ 46    ; GPTIMER10 interrupt
OMAP44XX_IRQ_GPT11           OMAP44XX_HARDIRQ 47    ; GPTIMER11 interrupt
OMAP44XX_IRQ_MCSPI4          OMAP44XX_HARDIRQ 48    ; MCSPI4 interrupt
OMAP44XX_IRQ_RESERVED49      OMAP44XX_HARDIRQ 49    ; RESERVED
OMAP44XX_IRQ_RESERVED50      OMAP44XX_HARDIRQ 50    ; RESERVED
OMAP44XX_IRQ_RESERVED51      OMAP44XX_HARDIRQ 51    ; RESERVED
OMAP44XX_IRQ_RESERVED52      OMAP44XX_HARDIRQ 52    ; RESERVED
OMAP44XX_IRQ_DSS_DSI1        OMAP44XX_HARDIRQ 53    ; Display Subsystem DSI1 interrupt
OMAP44XX_IRQ_RESERVED54      OMAP44XX_HARDIRQ 54    ; RESERVED
OMAP44XX_IRQ_RESERVED55      OMAP44XX_HARDIRQ 55    ; RESERVED
OMAP44XX_IRQ_I2C1            OMAP44XX_HARDIRQ 56    ; I2C1 interrupt
OMAP44XX_IRQ_I2C2            OMAP44XX_HARDIRQ 57    ; I2C2 interrupt
OMAP44XX_IRQ_HDQ             OMAP44XX_HARDIRQ 58    ; HDQ/1wire interrupt
OMAP44XX_IRQ_MMC5            OMAP44XX_HARDIRQ 59    ; MMC5 interrupt
OMAP44XX_IRQ_RESERVED60      OMAP44XX_HARDIRQ 60    ; RESERVED
OMAP44XX_IRQ_I2C3            OMAP44XX_HARDIRQ 61    ; I2C3 interrupt
OMAP44XX_IRQ_I2C4            OMAP44XX_HARDIRQ 62    ; I2C4 interrupt
OMAP44XX_IRQ_RESERVED63      OMAP44XX_HARDIRQ 63    ; RESERVED
OMAP44XX_IRQ_RESERVED64      OMAP44XX_HARDIRQ 64    ; RESERVED
OMAP44XX_IRQ_MCSPI1          OMAP44XX_HARDIRQ 65    ; MCSPI1 interrupt
OMAP44XX_IRQ_MCSPI2          OMAP44XX_HARDIRQ 66    ; MCSPI2 interrupt
OMAP44XX_IRQ_HSI_P1_MPU      OMAP44XX_HARDIRQ 67    ; HSI Port 1 interrupt
OMAP44XX_IRQ_HSI_P2_MPU      OMAP44XX_HARDIRQ 68    ; HSI Port 2 interrupt
OMAP44XX_IRQ_FDIF_3          OMAP44XX_HARDIRQ 69    ; Face detect interrupt 3
OMAP44XX_IRQ_UART4           OMAP44XX_HARDIRQ 70    ; UART module 4 interrupt
OMAP44XX_IRQ_HSI_DMA_MPU     OMAP44XX_HARDIRQ 71    ; HSI DMA engine MPU request
OMAP44XX_IRQ_UART1           OMAP44XX_HARDIRQ 72    ; UART1 interrupt
OMAP44XX_IRQ_UART2           OMAP44XX_HARDIRQ 73    ; UART2 interrupt
OMAP44XX_IRQ_UART3           OMAP44XX_HARDIRQ 74    ; UART3 interrupt
OMAP44XX_IRQ_PBIAS           OMAP44XX_HARDIRQ 75    ; Merged interrupt for PBIASlite1 and 2
OMAP44XX_IRQ_HSUSB_OHCI      OMAP44XX_HARDIRQ 76    ; HSUSB MP host interrupt OHCI controller
OMAP44XX_IRQ_HSUSB_EHCI      OMAP44XX_HARDIRQ 77    ; HSUSB MP host interrupt EHCI controller
OMAP44XX_IRQ_HSUSB_TLL       OMAP44XX_HARDIRQ 78    ; HSUSB MP TLL interrupt
OMAP44XX_IRQ_RESERVED79      OMAP44XX_HARDIRQ 79    ; RESERVED
OMAP44XX_IRQ_WDT2            OMAP44XX_HARDIRQ 80    ; WDTIMER2 interrupt
OMAP44XX_IRQ_RESERVED81      OMAP44XX_HARDIRQ 81    ; RESERVED
OMAP44XX_IRQ_RESERVED82      OMAP44XX_HARDIRQ 82    ; RESERVED
OMAP44XX_IRQ_MMC1            OMAP44XX_HARDIRQ 83    ; MMC1 interrupt
OMAP44XX_IRQ_DSS_DSI2        OMAP44XX_HARDIRQ 84    ; Display subsystem DSI2 interrupt
OMAP44XX_IRQ_RESERVED85      OMAP44XX_HARDIRQ 85    ; RESERVED
OMAP44XX_IRQ_MMC2            OMAP44XX_HARDIRQ 86    ; MMC2 interrupt
OMAP44XX_IRQ_MPU_ICR         OMAP44XX_HARDIRQ 87    ; ICR interrupt
OMAP44XX_IRQ_C2C_SSCM_1      OMAP44XX_HARDIRQ 88    ; C2C GPI interrupt
OMAP44XX_IRQ_FSUSB           OMAP44XX_HARDIRQ 89    ; FS-USB - host controller Interrupt
OMAP44XX_IRQ_FSUSB_SMI       OMAP44XX_HARDIRQ 90    ; FS-USB - host controller SMI Interrupt
OMAP44XX_IRQ_MCSPI3          OMAP44XX_HARDIRQ 91    ; MCSPI3 interrupt
OMAP44XX_IRQ_HSUSB_OTG       OMAP44XX_HARDIRQ 92    ; HSUSB OTG controller interrupt
OMAP44XX_IRQ_HSUSB_OTG_DMA   OMAP44XX_HARDIRQ 93    ; HSUSB OTG DMA interrupt
OMAP44XX_IRQ_MMC3            OMAP44XX_HARDIRQ 94    ; MMC3 interrupt
OMAP44XX_IRQ_RESERVED95      OMAP44XX_HARDIRQ 95    ; RESERVED
OMAP44XX_IRQ_MMC4            OMAP44XX_HARDIRQ 96    ; MMC4 interrupt
OMAP44XX_IRQ_SLIMBUS1        OMAP44XX_HARDIRQ 97    ; SLIMBUS1 interrupt
OMAP44XX_IRQ_SLIMBUS2        OMAP44XX_HARDIRQ 98    ; SLIMBUS2 interrupt
OMAP44XX_IRQ_ABE_MPU         OMAP44XX_HARDIRQ 99    ; Audio back-end interrupt
OMAP44XX_IRQ_CORTEXM3_MMU    OMAP44XX_HARDIRQ 100   ; Cortex-M3 MMU interrupt
OMAP44XX_IRQ_DSS_HDMI        OMAP44XX_HARDIRQ 101   ; Display subsystem HDMI interrupt
OMAP44XX_IRQ_SR_IVA          OMAP44XX_HARDIRQ 102   ; SmartReflex IVA interrupt
OMAP44XX_IRQ_IVAHD_2         OMAP44XX_HARDIRQ 103   ; Sync interrupt from ICONT2 (vDMA)
OMAP44XX_IRQ_IVAHD_1         OMAP44XX_HARDIRQ 104   ; Sync interrupt from ICONT1
OMAP44XX_IRQ_RESERVED105     OMAP44XX_HARDIRQ 105   ; RESERVED
OMAP44XX_IRQ_RESERVED106     OMAP44XX_HARDIRQ 106   ; RESERVED
OMAP44XX_IRQ_IVAHD_MAILBOX_0 OMAP44XX_HARDIRQ 107   ; IVAHD mailbox interrupt 0
OMAP44XX_IRQ_RESERVED108     OMAP44XX_HARDIRQ 108   ; RESERVED
OMAP44XX_IRQ_MCASP1_AXINT    OMAP44XX_HARDIRQ 109   ; McASP1 transmit interrupt
OMAP44XX_IRQ_EMIF1           OMAP44XX_HARDIRQ 110   ; EMIF1 interrupt
OMAP44XX_IRQ_EMIF2           OMAP44XX_HARDIRQ 111   ; EMIF2 interrupt
OMAP44XX_IRQ_MCPDM           OMAP44XX_HARDIRQ 112   ; MCPDM interrupt
OMAP44XX_IRQ_DMM             OMAP44XX_HARDIRQ 113   ; DMM interrupt
OMAP44XX_IRQ_DMIC            OMAP44XX_HARDIRQ 114   ; DMIC interrupt
OMAP44XX_IRQ_RESERVED115     OMAP44XX_HARDIRQ 115   ; RESERVED
OMAP44XX_IRQ_RESERVED116     OMAP44XX_HARDIRQ 116   ; RESERVED
OMAP44XX_IRQ_RESERVED117     OMAP44XX_HARDIRQ 117   ; RESERVED
OMAP44XX_IRQ_RESERVED118     OMAP44XX_HARDIRQ 118   ; RESERVED
OMAP44XX_IRQ_SYS_N2          OMAP44XX_HARDIRQ 119   ; External interrupt 2 (active low)
OMAP44XX_IRQ_KBD_CTL         OMAP44XX_HARDIRQ 120   ; Keyboard controller interrupt
OMAP44XX_IRQ_RESERVED121     OMAP44XX_HARDIRQ 121   ; RESERVED
OMAP44XX_IRQ_RESERVED122     OMAP44XX_HARDIRQ 122   ; RESERVED
OMAP44XX_IRQ_RESERVED123     OMAP44XX_HARDIRQ 123   ; RESERVED
OMAP44XX_IRQ_RESERVED124     OMAP44XX_HARDIRQ 124   ; RESERVED
OMAP44XX_IRQ_RESERVED125     OMAP44XX_HARDIRQ 125   ; RESERVED
OMAP44XX_IRQ_THERMAL_ALERT   OMAP44XX_HARDIRQ 126   ; General CORE Control Module thermal sensor alert interrupt
OMAP44XX_IRQ_RESERVED127     OMAP44XX_HARDIRQ 127   ; RESERVED

        ] ; __HAL_OMAP4_REG_HDR__

        END
