#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Nov 21 22:10:35 2017
# Process ID: 8132
# Current directory: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8936 C:\work\Resistor-Capacitance-Inductance-Measurement-System\RCIMS\RCIMS.xpr
# Log file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/vivado.log
# Journal file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_FREQ_SYNTH {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {4.9152} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKFBOUT_MULT_F {42.750} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {124.250} CONFIG.CLKOUT1_JITTER {760.093} CONFIG.CLKOUT1_PHASE_ERROR {469.612}] [get_bd_cells clk_wiz_0]
endgroup
undo
redo
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_pins clk_wiz_0/clk_in1]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {60.875} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {123.750} CONFIG.CLKOUT1_JITTER {972.000} CONFIG.CLKOUT1_PHASE_ERROR {855.057}] [get_bd_cells clk_wiz_0]
endgroup
undo
redo
set_property location {681 -137} [get_bd_ports clock_rtl]
set_property location {3 1052 -234} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
startgroup
endgroup
set_property -dict [list CONFIG.FREQ_HZ {50000000}] [get_bd_ports clock_rtl]
set_property location {776 53} [get_bd_ports clock_rtl]
set_property location {706 188} [get_bd_intf_ports DDR]
set_property location {1317 155} [get_bd_intf_ports DDR]
set_property location {1267 194} [get_bd_intf_ports DDR]
set_property location {1293 199} [get_bd_intf_ports FIXED_IO]
set_property location {3 1021 84} [get_bd_cells clk_wiz_0]
set_property location {1271 82} [get_bd_ports clk_out1]
set_property location {1263 210} [get_bd_intf_ports FIXED_IO]
set_property location {2 635 612} [get_bd_cells ps7_0_axi_periph]
set_property location {2 600 400} [get_bd_cells rst_ps7_0_50M]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {-25 117} [get_bd_ports clock_rtl]
regenerate_bd_layout -routing
save_bd_design
set_property location {2 658 45} [get_bd_cells clk_wiz_0]
set_property location {2 623 -101} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
undo
save_bd_design
set_property location {2 611 -362} [get_bd_cells clk_wiz_0]
save_bd_design
create_peripheral xilinx.com user ADC 1.0 -dir C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:ADC:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:ADC:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:ADC:1.0]
set_property  ip_repo_paths  {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/../ip_repo/ADC_1.0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ADC:1.0 ADC_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
delete_bd_objs [get_bd_cells xadc_wiz_0]
set_property location {3 979 -151} [get_bd_cells ADC_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins ADC_0/S00_AXI]
set_property location {3 1035 425} [get_bd_cells DDS_0]
set_property location {3 1036 432} [get_bd_cells DDS_0]
validate_bd_design
regenerate_bd_layout -routing
save_bd_design
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells ADC_0]
save_bd_design
ipx::edit_ip_in_project -upgrade true -name ADC_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/ADC_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/src {C:/work/adc_new/adc.v C:/work/adc_new/spi_master.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/src C:/work/adc_new/adc_tb.v
update_compile_order -fileset sim_1
launch_simulation
source ADC_v1_0.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source adc_tb.tcl
close_sim
close_sim
launch_simulation
source adc_tb.tcl
add_bp {c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v} 49
remove_bps -file {c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v} -line 49
close_sim
launch_simulation
source adc_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ADC_v1_0 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
remove_files  -fileset sim_1 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/src/adc_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ADC_v1_0 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property location {2 620 -125} [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ADC:1.0 ADC_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins ADC_0/S00_AXI]
save_bd_design
ipx::edit_ip_in_project -upgrade true -name ADC_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/ADC_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/component.xml
ipx::edit_ip_in_project -upgrade true -name ADC_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/ADC_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/component.xml
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells ADC_0]
ipx::edit_ip_in_project -upgrade true -name ADC_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/ADC_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/component.xml
save_bd_design
