+-----------------------------------------------------------------------------------+
|                                                                                   |
| Generated by SLEC-2023.2/1056505  (Jul 18 2023)  linux64  S2307180103             |
| on Sun Mar 24 15:39:50 2024.                                                      |
|                                                                                   |
| Restrictions concerning the use of Siemens SLEC                                   |
| are covered in the license agreement. Distribution to third party                 |
| is strictly prohibited.                                                           |
|                                                                                   |
+-----------------------------------------------------------------------------------+

### BEGIN Simulation-based Validation
### END Simulation-based Validation

### BEGIN Induct Init Checks
# (15 sec) ### BEGIN PEN proofs
# (15 sec) ### END PEN proofs
# PROVEN      (26 sec) # create_map -intermediate spec.Calypto_transaction_done  impl.dummy_impl_out  -valid impl.cc_const_value_1u_h0_impl ; # (1 bit unsigned, 1 bit unsigned) (l1=0, l2=0, lv=0, ind=0) /home/raid7_2/user12/r12016/asoc/Catapult_1/fir.v1/CDesignChecker/calypto/
### END Induct Init Checks

### BEGIN Trivial proof scan
# PROVEN      (26 sec) # create_map -intermediate spec.Calypto_transaction_done  impl.dummy_impl_out  -valid impl.cc_const_value_1u_h0_impl ; # (1 bit unsigned, 1 bit unsigned) (l1=1, l2=1, lv=1, ind=1) /home/raid7_2/user12/r12016/asoc/Catapult_1/fir.v1/CDesignChecker/calypto/
### END Trivial proof scan

