// Seed: 2817455108
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output supply0 id_9
);
  wire id_11;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri1 id_3
);
  always id_0 = #1 1;
  wire id_5 = id_5, id_6;
  module_0(
      id_2, id_2, id_2, id_3, id_1, id_3, id_3, id_3, id_1, id_1
  );
endmodule
