
*** Running vivado
    with args -log S1_Reception.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source S1_Reception.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source S1_Reception.tcl -notrace
Command: synth_design -top S1_Reception -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10860 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 490.043 ; gain = 186.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'S1_Reception' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigo_etapasLab/System_Etapa1_V2.vhd:25]
	Parameter N_bits bound to: 112 - type: integer 
	Parameter N_bits bound to: 112 - type: integer 
INFO: [Synth 8-3491] module 'Super_Uart' declared at 'C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:18' bound to instance 'S_uart' of component 'Super_Uart' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigo_etapasLab/System_Etapa1_V2.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Super_Uart' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:37]
	Parameter N_bits bound to: 112 - type: integer 
	Parameter baud bound to: 9600 - type: integer 
	Parameter CLK bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'UARTReceiver' declared at 'C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/UARTReceiver.vhd:34' bound to instance 'ur0' of component 'UARTReceiver' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:104]
INFO: [Synth 8-638] synthesizing module 'UARTReceiver' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/UARTReceiver.vhd:43]
	Parameter baud bound to: 9600 - type: integer 
	Parameter CLK bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UARTReceiver' (1#1) [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/UARTReceiver.vhd:43]
	Parameter baud bound to: 9600 - type: integer 
	Parameter CLK bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'UARTTransmitter' declared at 'C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/UARTTransmitter.vhd:34' bound to instance 'ut0' of component 'UARTTransmitter' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:114]
INFO: [Synth 8-638] synthesizing module 'UARTTransmitter' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/UARTTransmitter.vhd:44]
	Parameter baud bound to: 9600 - type: integer 
	Parameter CLK bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UARTTransmitter' (2#1) [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/UARTTransmitter.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'Super_Uart' (3#1) [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:37]
INFO: [Synth 8-3491] module 'Generator_uartControlled' declared at 'C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigo_etapasLab/square_pulseGenerator_uartControlled.vhd:6' bound to instance 'PulseG' of component 'Generator_uartControlled' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigo_etapasLab/System_Etapa1_V2.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Generator_uartControlled' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigo_etapasLab/square_pulseGenerator_uartControlled.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Generator_uartControlled' (4#1) [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigo_etapasLab/square_pulseGenerator_uartControlled.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'S1_Reception' (5#1) [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigo_etapasLab/System_Etapa1_V2.vhd:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 553.543 ; gain = 250.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 553.543 ; gain = 250.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 553.543 ; gain = 250.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UARTReceiver'
INFO: [Synth 8-802] inferred FSM for state register 'est_Super_tx_reg' in module 'Super_Uart'
INFO: [Synth 8-802] inferred FSM for state register 'est_Super_rx_reg' in module 'Super_Uart'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.srcs/sources_1/imports/Codigo_etapasLab/System_Etapa1_V2.vhd:169]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'S1_Reception'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                              001 |                               00
               wait_half |                              010 |                               01
                    recv |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UARTReceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                      s3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'est_Super_tx_reg' using encoding 'sequential' in module 'Super_Uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'est_Super_rx_reg' using encoding 'sequential' in module 'Super_Uart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 553.543 ; gain = 250.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              112 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    112 Bit        Muxes := 3     
	   6 Input    112 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module S1_Reception 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	              112 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 10    
Module UARTReceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module UARTTransmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Super_Uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	              112 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 2     
	   6 Input    112 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 4     
Module Generator_uartControlled 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP count3, operation Mode is: (A:0xf4240)*B.
DSP Report: operator count3 is absorbed into DSP count3.
DSP Report: Generating DSP count0, operation Mode is: PCIN+(A:0x989680)*B.
DSP Report: operator count0 is absorbed into DSP count0.
DSP Report: operator count2 is absorbed into DSP count0.
DSP Report: Generating DSP count1, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator count1 is absorbed into DSP count1.
DSP Report: operator count1 is absorbed into DSP count1.
DSP Report: Generating DSP count0, operation Mode is: PCIN+A:B+C.
DSP Report: operator count0 is absorbed into DSP count0.
DSP Report: Generating DSP count4, operation Mode is: (D+(A:0x3fffffd0))*(B:0x186a0).
DSP Report: operator count4 is absorbed into DSP count4.
DSP Report: operator count5 is absorbed into DSP count4.
DSP Report: Generating DSP count5, operation Mode is: (D+(A:0x3fffffd0))*(B:0x2710).
DSP Report: operator count5 is absorbed into DSP count5.
DSP Report: operator count6 is absorbed into DSP count5.
DSP Report: Generating DSP count0, operation Mode is: PCIN+A:B+C.
DSP Report: operator count0 is absorbed into DSP count0.
DSP Report: Generating DSP count6, operation Mode is: (D+(A:0x3fffffd0))*(B:0x3e8).
DSP Report: operator count6 is absorbed into DSP count6.
DSP Report: operator count7 is absorbed into DSP count6.
DSP Report: Generating DSP count0, operation Mode is: PCIN+A:B+C.
DSP Report: operator count0 is absorbed into DSP count0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\command_echo_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_uart/ut0/data_packet_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 748.695 ; gain = 445.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|S1_Reception | (A:0xf4240)*B                  | 21     | 9      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|S1_Reception | PCIN+(A:0x989680)*B            | 25     | 9      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|S1_Reception | (A:0xf5e100)*B                 | 25     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|S1_Reception | PCIN+A:B+C                     | 14     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|S1_Reception | (D+(A:0x3fffffd0))*(B:0x186a0) | 7      | 18     | -      | 8      | 27     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|S1_Reception | (D+(A:0x3fffffd0))*(B:0x2710)  | 7      | 15     | -      | 8      | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|S1_Reception | PCIN+A:B+C                     | 6      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|S1_Reception | (D+(A:0x3fffffd0))*(B:0x3e8)   | 7      | 11     | -      | 8      | 20     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|S1_Reception | PCIN+A:B+C                     | 2      | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 757.551 ; gain = 454.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 757.715 ; gain = 454.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 757.715 ; gain = 454.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 757.715 ; gain = 454.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 757.715 ; gain = 454.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 757.715 ; gain = 454.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 757.715 ; gain = 454.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 757.715 ; gain = 454.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    74|
|3     |DSP48E1 |     9|
|4     |LUT1    |   100|
|5     |LUT2    |   183|
|6     |LUT3    |    49|
|7     |LUT4    |    99|
|8     |LUT5    |   150|
|9     |LUT6    |   184|
|10    |MUXF7   |    11|
|11    |MUXF8   |     2|
|12    |FDCE    |    43|
|13    |FDPE    |     1|
|14    |FDRE    |   380|
|15    |FDSE    |    51|
|16    |IBUF    |     4|
|17    |OBUF    |     5|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------------------+------+
|      |Instance |Module                   |Cells |
+------+---------+-------------------------+------+
|1     |top      |                         |  1346|
|2     |  PulseG |Generator_uartControlled |   111|
|3     |  S_uart |Super_Uart               |   996|
|4     |    ur0  |UARTReceiver             |    73|
|5     |    ut0  |UARTTransmitter          |    67|
+------+---------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 757.715 ; gain = 454.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 757.715 ; gain = 454.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 757.715 ; gain = 454.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 852.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 852.824 ; gain = 563.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1_V2/System_etapa1_V2.runs/synth_1/S1_Reception.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file S1_Reception_utilization_synth.rpt -pb S1_Reception_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 21 00:08:21 2020...
