Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 00:46:35 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pipelined_xor_tree_16/post_route_timing.rpt
| Design       : pipelined_xor_tree_16
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
pipeline_2_0_reg/C             pipeline_0_1_reg/D             8.886         
pipeline_6_0_reg/C             pipeline_4_1_reg/D             8.903         
pipeline_14_0_reg/C            pipeline_12_1_reg/D            8.912         
pipeline_9_0_reg/C             pipeline_8_1_reg/D             8.918         
pipeline_0_1_reg/C             pipeline_0_2_reg/D             8.980         



