// Seed: 1119721494
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input wor id_7,
    input tri id_8,
    input wire id_9
);
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    output wor  id_2,
    input  tri1 id_3,
    input  tri1 id_4
);
  specify
    (id_6 => id_7) = (id_6  : id_7  : -1 == id_7, id_3 + id_3  : -1'b0 : -1);
  endspecify
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4
  );
endmodule
