<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4072" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4072{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4072{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4072{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_4072{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t5_4072{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t6_4072{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_4072{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t8_4072{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t9_4072{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_4072{left:69px;bottom:970px;}
#tb_4072{left:95px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_4072{left:69px;bottom:947px;}
#td_4072{left:95px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_4072{left:95px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_4072{left:69px;bottom:907px;}
#tg_4072{left:95px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_4072{left:69px;bottom:884px;}
#ti_4072{left:95px;bottom:888px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_4072{left:69px;bottom:861px;}
#tk_4072{left:95px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_4072{left:95px;bottom:848px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tm_4072{left:69px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_4072{left:69px;bottom:807px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#to_4072{left:69px;bottom:780px;}
#tp_4072{left:95px;bottom:784px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#tq_4072{left:95px;bottom:767px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_4072{left:69px;bottom:740px;}
#ts_4072{left:95px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_4072{left:95px;bottom:727px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tu_4072{left:69px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_4072{left:69px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_4072{left:69px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tx_4072{left:69px;bottom:645px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#ty_4072{left:69px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_4072{left:69px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_4072{left:69px;bottom:594px;letter-spacing:-0.14px;}
#t11_4072{left:69px;bottom:544px;letter-spacing:-0.1px;}
#t12_4072{left:154px;bottom:544px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t13_4072{left:69px;bottom:520px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t14_4072{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t15_4072{left:69px;bottom:479px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_4072{left:682px;bottom:479px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_4072{left:69px;bottom:462px;letter-spacing:-0.16px;}
#t18_4072{left:121px;bottom:462px;}
#t19_4072{left:128px;bottom:462px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#t1a_4072{left:210px;bottom:462px;letter-spacing:-0.17px;word-spacing:-0.89px;}
#t1b_4072{left:69px;bottom:445px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#t1c_4072{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_4072{left:69px;bottom:404px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1e_4072{left:69px;bottom:387px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_4072{left:69px;bottom:363px;letter-spacing:-0.13px;}
#t1g_4072{left:95px;bottom:363px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t1h_4072{left:95px;bottom:346px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_4072{left:95px;bottom:329px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1j_4072{left:69px;bottom:305px;letter-spacing:-0.14px;}
#t1k_4072{left:95px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1l_4072{left:95px;bottom:288px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_4072{left:69px;bottom:263px;letter-spacing:-0.14px;}
#t1n_4072{left:95px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1o_4072{left:95px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_4072{left:69px;bottom:222px;letter-spacing:-0.15px;}
#t1q_4072{left:95px;bottom:222px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t1r_4072{left:95px;bottom:205px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#t1s_4072{left:95px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1t_4072{left:95px;bottom:172px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1u_4072{left:69px;bottom:147px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1v_4072{left:69px;bottom:130px;letter-spacing:-0.14px;word-spacing:-0.52px;}

.s1_4072{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4072{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4072{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4072{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4072{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4072{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4072" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4072Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4072" style="-webkit-user-select: none;"><object width="935" height="1210" data="4072/4072.svg" type="image/svg+xml" id="pdf4072" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4072" class="t s1_4072">29-16 </span><span id="t2_4072" class="t s1_4072">Vol. 3C </span>
<span id="t3_4072" class="t s2_4072">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_4072" class="t s3_4072">In addition, a guest-physical address is eligible for sub-page write permissions only if it is mapped using a 4-KByte </span>
<span id="t5_4072" class="t s3_4072">page and bit 61 (sub-page write permissions) of the EPT PTE used to map the page is 1. (Guest-physical addresses </span>
<span id="t6_4072" class="t s3_4072">mapped with larger pages are not eligible for sub-page write permissions.) </span>
<span id="t7_4072" class="t s3_4072">For some memory accesses, the processor ignores bit 61 in an EPT PTE used to map a 4-KByte page and does not </span>
<span id="t8_4072" class="t s3_4072">apply sub-page write permissions to the access. (In such a case, the access causes an EPT violation when indicated </span>
<span id="t9_4072" class="t s3_4072">by the conditions given in Section 29.3.3.2.) Sub-page write permissions never apply to the following accesses: </span>
<span id="ta_4072" class="t s4_4072">• </span><span id="tb_4072" class="t s3_4072">A write access performed within a transactional region. </span>
<span id="tc_4072" class="t s4_4072">• </span><span id="td_4072" class="t s3_4072">A write access by an enclave to an address within the enclave's ELRANGE. (Sub-page write permissions may </span>
<span id="te_4072" class="t s3_4072">apply to write accesses by an enclaves to addresses outside its ELRANGE.) </span>
<span id="tf_4072" class="t s4_4072">• </span><span id="tg_4072" class="t s3_4072">A write access to the enclave page cache (EPC) by an Intel SGX instruction. </span>
<span id="th_4072" class="t s4_4072">• </span><span id="ti_4072" class="t s3_4072">A write access to a guest paging structure to update an accessed or dirty flag. </span>
<span id="tj_4072" class="t s4_4072">• </span><span id="tk_4072" class="t s3_4072">Processor accesses to guest paging-structure entries when accessed and dirty flags for EPT are enabled (such </span>
<span id="tl_4072" class="t s3_4072">accesses are treated as writes with regard to EPT violations). </span>
<span id="tm_4072" class="t s3_4072">There are additional accesses to which sub-page write permissions might not be applied (behavior is model- </span>
<span id="tn_4072" class="t s3_4072">specific). The following items enumerate examples: </span>
<span id="to_4072" class="t s4_4072">• </span><span id="tp_4072" class="t s3_4072">A write access that crosses two 4-KByte pages. In this case, sub-page permissions may be applied to neither or </span>
<span id="tq_4072" class="t s3_4072">to only one of the pages. (There is no write to either page unless the write is allowed to both pages.) </span>
<span id="tr_4072" class="t s4_4072">• </span><span id="ts_4072" class="t s3_4072">A write access by an instruction that performs multiple write accesses (sub-page write permissions are </span>
<span id="tt_4072" class="t s3_4072">intended principally for basic instructions such as AND, MOV, OR, TEST, XCHG, and XOR). </span>
<span id="tu_4072" class="t s3_4072">If a guest-physical address is eligible for sub-page write permissions, the processor determines whether to allow </span>
<span id="tv_4072" class="t s3_4072">write to the address using the process described in Section 29.3.4.2. </span>
<span id="tw_4072" class="t s3_4072">If a guest-physical address is eligible for sub-page write permissions and that address translates to an address on </span>
<span id="tx_4072" class="t s3_4072">the APIC-access page (see Section 30.4), the processor may treat a write access to the address as if the “virtualize </span>
<span id="ty_4072" class="t s3_4072">APIC accesses” VM-execution control were 0. For that reason, it is recommended that software not configure any </span>
<span id="tz_4072" class="t s3_4072">guest-physical address that translates to an address on the APIC-access page to be eligible for sub-page write </span>
<span id="t10_4072" class="t s3_4072">permissions. </span>
<span id="t11_4072" class="t s5_4072">29.3.4.2 </span><span id="t12_4072" class="t s5_4072">Determining an Access’s Sub-Page Write Permission </span>
<span id="t13_4072" class="t s3_4072">Sub-page write permissions control write accesses individually to each of the 32 128-byte sub-pages of a 4-KByte </span>
<span id="t14_4072" class="t s3_4072">page. Bits 11:7 of guest-physical address identify the sub-page. </span>
<span id="t15_4072" class="t s3_4072">For each guest-physical address eligible for sub-page write permissions, there is a 64-bit </span><span id="t16_4072" class="t s6_4072">sub-page permission </span>
<span id="t17_4072" class="t s6_4072">vector </span><span id="t18_4072" class="t s3_4072">(</span><span id="t19_4072" class="t s6_4072">SPP vector</span><span id="t1a_4072" class="t s3_4072">). All addresses on a 4-KByte page use the same SPP vector. If an address’s sub-page number </span>
<span id="t1b_4072" class="t s3_4072">(bits 11:7 of the address) is S, writes to address are allowed if and only if bit 2S of the sub-page permission is set </span>
<span id="t1c_4072" class="t s3_4072">to 1. (The bits at odd positions in a SPP vector are not used and must be zero.) </span>
<span id="t1d_4072" class="t s3_4072">Each page’s SPP vector is located in memory. For a write to a guest-physical address eligible for sub-page write </span>
<span id="t1e_4072" class="t s3_4072">permissions, the processor uses the following process to locate the address’s SPP vector: </span>
<span id="t1f_4072" class="t s3_4072">1. </span><span id="t1g_4072" class="t s3_4072">The SPPTP (sub-page-permission-table pointer) VM-execution control field contains the physical address of the </span>
<span id="t1h_4072" class="t s3_4072">4-KByte root SPP table (SSPL4 table). Bits 47:39 of the guest-physical address identify a 64-bit entry in that </span>
<span id="t1i_4072" class="t s3_4072">table, called an SPPL4E. </span>
<span id="t1j_4072" class="t s3_4072">2. </span><span id="t1k_4072" class="t s3_4072">A 4-KByte SPPL3 table is located at the physical address in the selected SPPL4E. Bits 38:30 of the guest- </span>
<span id="t1l_4072" class="t s3_4072">physical address identify a 64-bit entry in that table, called an SPPL3E. </span>
<span id="t1m_4072" class="t s3_4072">3. </span><span id="t1n_4072" class="t s3_4072">A 4-KByte SPPL2 table is located at the physical address in the selected SPPL3E. Bits 29:21 of the guest- </span>
<span id="t1o_4072" class="t s3_4072">physical address identify a 64-bit entry in that table, called an SPPL2E. </span>
<span id="t1p_4072" class="t s3_4072">4. </span><span id="t1q_4072" class="t s3_4072">A 4-KByte SPP-vector table (SSPL1 table) is located at the physical address in the selected SPPL2E. Bits 20:12 </span>
<span id="t1r_4072" class="t s3_4072">of the guest-physical address identify the 64-bit SPP vector for the address. As noted earlier, bit 2S of the sub- </span>
<span id="t1s_4072" class="t s3_4072">page permission vector determines whether the address may be written, where S is the value of address </span>
<span id="t1t_4072" class="t s3_4072">bits 11:7. </span>
<span id="t1u_4072" class="t s3_4072">(The memory type used to access these tables is reported in bits 53:50 of the IA32_VMX_BASIC MSR. See </span>
<span id="t1v_4072" class="t s3_4072">Appendix A.1.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
