Version 3.2 HI-TECH Software Intermediate Code
"97 mcc_generated_files/i2c2.h
[c E9433 0 1 2 3 4 5 6 .. ]
[n E9433 . I2C2_MESSAGE_COMPLETE I2C2_MESSAGE_FAIL I2C2_MESSAGE_PENDING I2C2_STUCK_START I2C2_MESSAGE_ADDRESS_NO_ACK I2C2_DATA_NO_ACK I2C2_LOST_STATE  ]
"56 LM73_I2C.h
[s S1435 `f 1 `f 1 `f 1 `uc -> 2 `i `uc -> 2 `i `uc -> 2 `i ]
[n S1435 LM73_temp_results_t QI_temp_result POS5_temp_result Ambient_temp_result QI_data_raw POS5_data_raw Ambient_data_raw ]
[v F9896 `(v ~T0 @X0 0 tf ]
[v F9899 `(v ~T0 @X0 0 tf ]
"41 error_handling.h
[s S1440 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S1440 error_struct FVR_ADC_error_flag ADC_general_error_flag I2C_General_error_flag I2C_OLED_error_flag I2C_QI_Temp_Sense_error_flag I2C_POS5_Temp_Sense_error_flag I2C_Ambient_Temp_Sense_error_flag USB_UART_COMM_error_flag ]
"4391 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic18f27k40.h
[s S279 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S279 . INT0IE INT1IE INT2IE . IOCIE TMR0IE ]
"4390
[u S278 `S279 1 ]
[n S278 . . ]
"4400
[v _PIE0bits `VS278 ~T0 @X0 0 e@3778 ]
"264 mcc_generated_files/i2c2.h
[v _I2C2_MasterWrite `(v ~T0 @X0 0 ef4`*uc`uc`ui`*E9433 ]
"411
[v _I2C2_MasterRead `(v ~T0 @X0 0 ef4`*uc`uc`ui`*E9433 ]
"77 LM73_I2C.h
[v _LM73Convert `(v ~T0 @X0 0 ef ]
[; ;xc.h: 18: extern const char __xc8_OPTIM_SPEED;
[; ;xc.h: 20: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f27k40.h: 52: extern volatile unsigned char RX2PPS __at(0xE8D);
"54 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic18f27k40.h
[; ;pic18f27k40.h: 54: asm("RX2PPS equ 0E8Dh");
[; <" RX2PPS equ 0E8Dh ;# ">
[; ;pic18f27k40.h: 57: typedef union {
[; ;pic18f27k40.h: 58: struct {
[; ;pic18f27k40.h: 59: unsigned PIN :3;
[; ;pic18f27k40.h: 60: unsigned PORT :2;
[; ;pic18f27k40.h: 61: };
[; ;pic18f27k40.h: 62: struct {
[; ;pic18f27k40.h: 63: unsigned RXPPS :5;
[; ;pic18f27k40.h: 64: };
[; ;pic18f27k40.h: 65: } RX2PPSbits_t;
[; ;pic18f27k40.h: 66: extern volatile RX2PPSbits_t RX2PPSbits __at(0xE8D);
[; ;pic18f27k40.h: 86: extern volatile unsigned char CK2PPS __at(0xE8E);
"88
[; ;pic18f27k40.h: 88: asm("CK2PPS equ 0E8Eh");
[; <" CK2PPS equ 0E8Eh ;# ">
[; ;pic18f27k40.h: 91: extern volatile unsigned char TX2PPS __at(0xE8E);
"93
[; ;pic18f27k40.h: 93: asm("TX2PPS equ 0E8Eh");
[; <" TX2PPS equ 0E8Eh ;# ">
[; ;pic18f27k40.h: 96: typedef union {
[; ;pic18f27k40.h: 97: struct {
[; ;pic18f27k40.h: 98: unsigned PIN :3;
[; ;pic18f27k40.h: 99: unsigned PORT :2;
[; ;pic18f27k40.h: 100: };
[; ;pic18f27k40.h: 101: struct {
[; ;pic18f27k40.h: 102: unsigned TXPPS :5;
[; ;pic18f27k40.h: 103: };
[; ;pic18f27k40.h: 104: } CK2PPSbits_t;
[; ;pic18f27k40.h: 105: extern volatile CK2PPSbits_t CK2PPSbits __at(0xE8E);
[; ;pic18f27k40.h: 123: typedef union {
[; ;pic18f27k40.h: 124: struct {
[; ;pic18f27k40.h: 125: unsigned PIN :3;
[; ;pic18f27k40.h: 126: unsigned PORT :2;
[; ;pic18f27k40.h: 127: };
[; ;pic18f27k40.h: 128: struct {
[; ;pic18f27k40.h: 129: unsigned TXPPS :5;
[; ;pic18f27k40.h: 130: };
[; ;pic18f27k40.h: 131: } TX2PPSbits_t;
[; ;pic18f27k40.h: 132: extern volatile TX2PPSbits_t TX2PPSbits __at(0xE8E);
[; ;pic18f27k40.h: 152: extern volatile unsigned char SSP2CLKPPS __at(0xE8F);
"154
[; ;pic18f27k40.h: 154: asm("SSP2CLKPPS equ 0E8Fh");
[; <" SSP2CLKPPS equ 0E8Fh ;# ">
[; ;pic18f27k40.h: 157: typedef union {
[; ;pic18f27k40.h: 158: struct {
[; ;pic18f27k40.h: 159: unsigned PIN :3;
[; ;pic18f27k40.h: 160: unsigned PORT :2;
[; ;pic18f27k40.h: 161: };
[; ;pic18f27k40.h: 162: struct {
[; ;pic18f27k40.h: 163: unsigned SSPCLKPPS :5;
[; ;pic18f27k40.h: 164: };
[; ;pic18f27k40.h: 165: } SSP2CLKPPSbits_t;
[; ;pic18f27k40.h: 166: extern volatile SSP2CLKPPSbits_t SSP2CLKPPSbits __at(0xE8F);
[; ;pic18f27k40.h: 186: extern volatile unsigned char SSP2DATPPS __at(0xE90);
"188
[; ;pic18f27k40.h: 188: asm("SSP2DATPPS equ 0E90h");
[; <" SSP2DATPPS equ 0E90h ;# ">
[; ;pic18f27k40.h: 191: typedef union {
[; ;pic18f27k40.h: 192: struct {
[; ;pic18f27k40.h: 193: unsigned PIN :3;
[; ;pic18f27k40.h: 194: unsigned PORT :2;
[; ;pic18f27k40.h: 195: };
[; ;pic18f27k40.h: 196: struct {
[; ;pic18f27k40.h: 197: unsigned SSPDATPPS :5;
[; ;pic18f27k40.h: 198: };
[; ;pic18f27k40.h: 199: } SSP2DATPPSbits_t;
[; ;pic18f27k40.h: 200: extern volatile SSP2DATPPSbits_t SSP2DATPPSbits __at(0xE90);
[; ;pic18f27k40.h: 220: extern volatile unsigned char SSP2SSPPS __at(0xE91);
"222
[; ;pic18f27k40.h: 222: asm("SSP2SSPPS equ 0E91h");
[; <" SSP2SSPPS equ 0E91h ;# ">
[; ;pic18f27k40.h: 225: typedef union {
[; ;pic18f27k40.h: 226: struct {
[; ;pic18f27k40.h: 227: unsigned PIN :3;
[; ;pic18f27k40.h: 228: unsigned PORT :2;
[; ;pic18f27k40.h: 229: };
[; ;pic18f27k40.h: 230: struct {
[; ;pic18f27k40.h: 231: unsigned SSPSSPPS :5;
[; ;pic18f27k40.h: 232: };
[; ;pic18f27k40.h: 233: } SSP2SSPPSbits_t;
[; ;pic18f27k40.h: 234: extern volatile SSP2SSPPSbits_t SSP2SSPPSbits __at(0xE91);
[; ;pic18f27k40.h: 254: extern volatile unsigned char SSP2BUF __at(0xE92);
"256
[; ;pic18f27k40.h: 256: asm("SSP2BUF equ 0E92h");
[; <" SSP2BUF equ 0E92h ;# ">
[; ;pic18f27k40.h: 259: typedef union {
[; ;pic18f27k40.h: 260: struct {
[; ;pic18f27k40.h: 261: unsigned SSPBUF :8;
[; ;pic18f27k40.h: 262: };
[; ;pic18f27k40.h: 263: } SSP2BUFbits_t;
[; ;pic18f27k40.h: 264: extern volatile SSP2BUFbits_t SSP2BUFbits __at(0xE92);
[; ;pic18f27k40.h: 274: extern volatile unsigned char SSP2ADD __at(0xE93);
"276
[; ;pic18f27k40.h: 276: asm("SSP2ADD equ 0E93h");
[; <" SSP2ADD equ 0E93h ;# ">
[; ;pic18f27k40.h: 279: typedef union {
[; ;pic18f27k40.h: 280: struct {
[; ;pic18f27k40.h: 281: unsigned SSPADD :8;
[; ;pic18f27k40.h: 282: };
[; ;pic18f27k40.h: 283: struct {
[; ;pic18f27k40.h: 284: unsigned MSK0 :1;
[; ;pic18f27k40.h: 285: unsigned MSK1 :1;
[; ;pic18f27k40.h: 286: unsigned MSK2 :1;
[; ;pic18f27k40.h: 287: unsigned MSK3 :1;
[; ;pic18f27k40.h: 288: unsigned MSK4 :1;
[; ;pic18f27k40.h: 289: unsigned MSK5 :1;
[; ;pic18f27k40.h: 290: unsigned MSK6 :1;
[; ;pic18f27k40.h: 291: unsigned MSK7 :1;
[; ;pic18f27k40.h: 292: };
[; ;pic18f27k40.h: 293: struct {
[; ;pic18f27k40.h: 294: unsigned MSK02 :1;
[; ;pic18f27k40.h: 295: unsigned MSK12 :1;
[; ;pic18f27k40.h: 296: unsigned MSK22 :1;
[; ;pic18f27k40.h: 297: unsigned MSK32 :1;
[; ;pic18f27k40.h: 298: unsigned MSK42 :1;
[; ;pic18f27k40.h: 299: unsigned MSK52 :1;
[; ;pic18f27k40.h: 300: unsigned MSK62 :1;
[; ;pic18f27k40.h: 301: unsigned MSK72 :1;
[; ;pic18f27k40.h: 302: };
[; ;pic18f27k40.h: 303: } SSP2ADDbits_t;
[; ;pic18f27k40.h: 304: extern volatile SSP2ADDbits_t SSP2ADDbits __at(0xE93);
[; ;pic18f27k40.h: 394: extern volatile unsigned char SSP2MSK __at(0xE94);
"396
[; ;pic18f27k40.h: 396: asm("SSP2MSK equ 0E94h");
[; <" SSP2MSK equ 0E94h ;# ">
[; ;pic18f27k40.h: 399: typedef union {
[; ;pic18f27k40.h: 400: struct {
[; ;pic18f27k40.h: 401: unsigned SSPMSK :8;
[; ;pic18f27k40.h: 402: };
[; ;pic18f27k40.h: 403: struct {
[; ;pic18f27k40.h: 404: unsigned MSK0 :1;
[; ;pic18f27k40.h: 405: unsigned MSK1 :1;
[; ;pic18f27k40.h: 406: unsigned MSK2 :1;
[; ;pic18f27k40.h: 407: unsigned MSK3 :1;
[; ;pic18f27k40.h: 408: unsigned MSK4 :1;
[; ;pic18f27k40.h: 409: unsigned MSK5 :1;
[; ;pic18f27k40.h: 410: unsigned MSK6 :1;
[; ;pic18f27k40.h: 411: unsigned MSK7 :1;
[; ;pic18f27k40.h: 412: };
[; ;pic18f27k40.h: 413: } SSP2MSKbits_t;
[; ;pic18f27k40.h: 414: extern volatile SSP2MSKbits_t SSP2MSKbits __at(0xE94);
[; ;pic18f27k40.h: 464: extern volatile unsigned char SSP2STAT __at(0xE95);
"466
[; ;pic18f27k40.h: 466: asm("SSP2STAT equ 0E95h");
[; <" SSP2STAT equ 0E95h ;# ">
[; ;pic18f27k40.h: 469: typedef union {
[; ;pic18f27k40.h: 470: struct {
[; ;pic18f27k40.h: 471: unsigned :2;
[; ;pic18f27k40.h: 472: unsigned R_NOT_W :1;
[; ;pic18f27k40.h: 473: };
[; ;pic18f27k40.h: 474: struct {
[; ;pic18f27k40.h: 475: unsigned :5;
[; ;pic18f27k40.h: 476: unsigned D_NOT_A :1;
[; ;pic18f27k40.h: 477: };
[; ;pic18f27k40.h: 478: struct {
[; ;pic18f27k40.h: 479: unsigned BF :1;
[; ;pic18f27k40.h: 480: unsigned UA :1;
[; ;pic18f27k40.h: 481: unsigned R_nW :1;
[; ;pic18f27k40.h: 482: unsigned S :1;
[; ;pic18f27k40.h: 483: unsigned P :1;
[; ;pic18f27k40.h: 484: unsigned D_nA :1;
[; ;pic18f27k40.h: 485: unsigned CKE :1;
[; ;pic18f27k40.h: 486: unsigned SMP :1;
[; ;pic18f27k40.h: 487: };
[; ;pic18f27k40.h: 488: struct {
[; ;pic18f27k40.h: 489: unsigned :2;
[; ;pic18f27k40.h: 490: unsigned R_W :1;
[; ;pic18f27k40.h: 491: unsigned :2;
[; ;pic18f27k40.h: 492: unsigned D_A :1;
[; ;pic18f27k40.h: 493: };
[; ;pic18f27k40.h: 494: struct {
[; ;pic18f27k40.h: 495: unsigned :2;
[; ;pic18f27k40.h: 496: unsigned nW :1;
[; ;pic18f27k40.h: 497: unsigned :2;
[; ;pic18f27k40.h: 498: unsigned nA :1;
[; ;pic18f27k40.h: 499: };
[; ;pic18f27k40.h: 500: struct {
[; ;pic18f27k40.h: 501: unsigned :2;
[; ;pic18f27k40.h: 502: unsigned NOT_WRITE :1;
[; ;pic18f27k40.h: 503: };
[; ;pic18f27k40.h: 504: struct {
[; ;pic18f27k40.h: 505: unsigned :5;
[; ;pic18f27k40.h: 506: unsigned NOT_ADDRESS :1;
[; ;pic18f27k40.h: 507: };
[; ;pic18f27k40.h: 508: struct {
[; ;pic18f27k40.h: 509: unsigned :2;
[; ;pic18f27k40.h: 510: unsigned nWRITE :1;
[; ;pic18f27k40.h: 511: unsigned :2;
[; ;pic18f27k40.h: 512: unsigned nADDRESS :1;
[; ;pic18f27k40.h: 513: };
[; ;pic18f27k40.h: 514: struct {
[; ;pic18f27k40.h: 515: unsigned :2;
[; ;pic18f27k40.h: 516: unsigned READ_WRITE :1;
[; ;pic18f27k40.h: 517: unsigned :2;
[; ;pic18f27k40.h: 518: unsigned DATA_ADDRESS :1;
[; ;pic18f27k40.h: 519: };
[; ;pic18f27k40.h: 520: struct {
[; ;pic18f27k40.h: 521: unsigned :2;
[; ;pic18f27k40.h: 522: unsigned I2C_READ :1;
[; ;pic18f27k40.h: 523: unsigned I2C_START :1;
[; ;pic18f27k40.h: 524: unsigned I2C_STOP :1;
[; ;pic18f27k40.h: 525: unsigned I2C_DAT :1;
[; ;pic18f27k40.h: 526: };
[; ;pic18f27k40.h: 527: struct {
[; ;pic18f27k40.h: 528: unsigned BF2 :1;
[; ;pic18f27k40.h: 529: unsigned UA2 :1;
[; ;pic18f27k40.h: 530: unsigned R :1;
[; ;pic18f27k40.h: 531: unsigned START :1;
[; ;pic18f27k40.h: 532: unsigned STOP :1;
[; ;pic18f27k40.h: 533: unsigned D :1;
[; ;pic18f27k40.h: 534: unsigned CKE2 :1;
[; ;pic18f27k40.h: 535: unsigned SMP2 :1;
[; ;pic18f27k40.h: 536: };
[; ;pic18f27k40.h: 537: struct {
[; ;pic18f27k40.h: 538: unsigned :2;
[; ;pic18f27k40.h: 539: unsigned RW :1;
[; ;pic18f27k40.h: 540: unsigned START2 :1;
[; ;pic18f27k40.h: 541: unsigned STOP2 :1;
[; ;pic18f27k40.h: 542: unsigned DA :1;
[; ;pic18f27k40.h: 543: };
[; ;pic18f27k40.h: 544: struct {
[; ;pic18f27k40.h: 545: unsigned :2;
[; ;pic18f27k40.h: 546: unsigned RW2 :1;
[; ;pic18f27k40.h: 547: unsigned I2C_START2 :1;
[; ;pic18f27k40.h: 548: unsigned I2C_STOP2 :1;
[; ;pic18f27k40.h: 549: unsigned DA2 :1;
[; ;pic18f27k40.h: 550: };
[; ;pic18f27k40.h: 551: struct {
[; ;pic18f27k40.h: 552: unsigned :2;
[; ;pic18f27k40.h: 553: unsigned I2C_READ2 :1;
[; ;pic18f27k40.h: 554: unsigned S2 :1;
[; ;pic18f27k40.h: 555: unsigned P2 :1;
[; ;pic18f27k40.h: 556: unsigned DATA_ADDRESS2 :1;
[; ;pic18f27k40.h: 557: };
[; ;pic18f27k40.h: 558: struct {
[; ;pic18f27k40.h: 559: unsigned :2;
[; ;pic18f27k40.h: 560: unsigned READ_WRITE2 :1;
[; ;pic18f27k40.h: 561: unsigned :2;
[; ;pic18f27k40.h: 562: unsigned D_A2 :1;
[; ;pic18f27k40.h: 563: };
[; ;pic18f27k40.h: 564: struct {
[; ;pic18f27k40.h: 565: unsigned :5;
[; ;pic18f27k40.h: 566: unsigned D_NOT_A2 :1;
[; ;pic18f27k40.h: 567: };
[; ;pic18f27k40.h: 568: struct {
[; ;pic18f27k40.h: 569: unsigned :2;
[; ;pic18f27k40.h: 570: unsigned R_W2 :1;
[; ;pic18f27k40.h: 571: unsigned :2;
[; ;pic18f27k40.h: 572: unsigned D_nA2 :1;
[; ;pic18f27k40.h: 573: };
[; ;pic18f27k40.h: 574: struct {
[; ;pic18f27k40.h: 575: unsigned :2;
[; ;pic18f27k40.h: 576: unsigned R_NOT_W2 :1;
[; ;pic18f27k40.h: 577: };
[; ;pic18f27k40.h: 578: struct {
[; ;pic18f27k40.h: 579: unsigned :2;
[; ;pic18f27k40.h: 580: unsigned R_nW2 :1;
[; ;pic18f27k40.h: 581: unsigned :2;
[; ;pic18f27k40.h: 582: unsigned I2C_DAT2 :1;
[; ;pic18f27k40.h: 583: };
[; ;pic18f27k40.h: 584: struct {
[; ;pic18f27k40.h: 585: unsigned :2;
[; ;pic18f27k40.h: 586: unsigned NOT_W2 :1;
[; ;pic18f27k40.h: 587: };
[; ;pic18f27k40.h: 588: struct {
[; ;pic18f27k40.h: 589: unsigned :5;
[; ;pic18f27k40.h: 590: unsigned NOT_A2 :1;
[; ;pic18f27k40.h: 591: };
[; ;pic18f27k40.h: 592: struct {
[; ;pic18f27k40.h: 593: unsigned :2;
[; ;pic18f27k40.h: 594: unsigned nW2 :1;
[; ;pic18f27k40.h: 595: unsigned :2;
[; ;pic18f27k40.h: 596: unsigned nA2 :1;
[; ;pic18f27k40.h: 597: };
[; ;pic18f27k40.h: 598: struct {
[; ;pic18f27k40.h: 599: unsigned :2;
[; ;pic18f27k40.h: 600: unsigned NOT_WRITE2 :1;
[; ;pic18f27k40.h: 601: };
[; ;pic18f27k40.h: 602: struct {
[; ;pic18f27k40.h: 603: unsigned :5;
[; ;pic18f27k40.h: 604: unsigned NOT_ADDRESS2 :1;
[; ;pic18f27k40.h: 605: };
[; ;pic18f27k40.h: 606: struct {
[; ;pic18f27k40.h: 607: unsigned :2;
[; ;pic18f27k40.h: 608: unsigned nWRITE2 :1;
[; ;pic18f27k40.h: 609: unsigned :2;
[; ;pic18f27k40.h: 610: unsigned nADDRESS2 :1;
[; ;pic18f27k40.h: 611: };
[; ;pic18f27k40.h: 612: } SSP2STATbits_t;
[; ;pic18f27k40.h: 613: extern volatile SSP2STATbits_t SSP2STATbits __at(0xE95);
[; ;pic18f27k40.h: 918: extern volatile unsigned char SSP2CON1 __at(0xE96);
"920
[; ;pic18f27k40.h: 920: asm("SSP2CON1 equ 0E96h");
[; <" SSP2CON1 equ 0E96h ;# ">
[; ;pic18f27k40.h: 923: typedef union {
[; ;pic18f27k40.h: 924: struct {
[; ;pic18f27k40.h: 925: unsigned SSPM :4;
[; ;pic18f27k40.h: 926: unsigned CKP :1;
[; ;pic18f27k40.h: 927: unsigned SSPEN :1;
[; ;pic18f27k40.h: 928: unsigned SSPOV :1;
[; ;pic18f27k40.h: 929: unsigned WCOL :1;
[; ;pic18f27k40.h: 930: };
[; ;pic18f27k40.h: 931: struct {
[; ;pic18f27k40.h: 932: unsigned SSPM0 :1;
[; ;pic18f27k40.h: 933: unsigned SSPM1 :1;
[; ;pic18f27k40.h: 934: unsigned SSPM2 :1;
[; ;pic18f27k40.h: 935: unsigned SSPM3 :1;
[; ;pic18f27k40.h: 936: };
[; ;pic18f27k40.h: 937: struct {
[; ;pic18f27k40.h: 938: unsigned SSPM02 :1;
[; ;pic18f27k40.h: 939: unsigned SSPM12 :1;
[; ;pic18f27k40.h: 940: unsigned SSPM22 :1;
[; ;pic18f27k40.h: 941: unsigned SSPM32 :1;
[; ;pic18f27k40.h: 942: unsigned CKP2 :1;
[; ;pic18f27k40.h: 943: unsigned SSPEN2 :1;
[; ;pic18f27k40.h: 944: unsigned SSPOV2 :1;
[; ;pic18f27k40.h: 945: unsigned WCOL2 :1;
[; ;pic18f27k40.h: 946: };
[; ;pic18f27k40.h: 947: } SSP2CON1bits_t;
[; ;pic18f27k40.h: 948: extern volatile SSP2CON1bits_t SSP2CON1bits __at(0xE96);
[; ;pic18f27k40.h: 1038: extern volatile unsigned char SSP2CON2 __at(0xE97);
"1040
[; ;pic18f27k40.h: 1040: asm("SSP2CON2 equ 0E97h");
[; <" SSP2CON2 equ 0E97h ;# ">
[; ;pic18f27k40.h: 1043: typedef union {
[; ;pic18f27k40.h: 1044: struct {
[; ;pic18f27k40.h: 1045: unsigned SEN :1;
[; ;pic18f27k40.h: 1046: unsigned RSEN :1;
[; ;pic18f27k40.h: 1047: unsigned PEN :1;
[; ;pic18f27k40.h: 1048: unsigned RCEN :1;
[; ;pic18f27k40.h: 1049: unsigned ACKEN :1;
[; ;pic18f27k40.h: 1050: unsigned ACKDT :1;
[; ;pic18f27k40.h: 1051: unsigned ACKSTAT :1;
[; ;pic18f27k40.h: 1052: unsigned GCEN :1;
[; ;pic18f27k40.h: 1053: };
[; ;pic18f27k40.h: 1054: struct {
[; ;pic18f27k40.h: 1055: unsigned :1;
[; ;pic18f27k40.h: 1056: unsigned ADMSK :5;
[; ;pic18f27k40.h: 1057: };
[; ;pic18f27k40.h: 1058: struct {
[; ;pic18f27k40.h: 1059: unsigned :1;
[; ;pic18f27k40.h: 1060: unsigned ADMSK1 :1;
[; ;pic18f27k40.h: 1061: unsigned ADMSK2 :1;
[; ;pic18f27k40.h: 1062: unsigned ADMSK3 :1;
[; ;pic18f27k40.h: 1063: unsigned ADMSK4 :1;
[; ;pic18f27k40.h: 1064: unsigned ADMSK5 :1;
[; ;pic18f27k40.h: 1065: };
[; ;pic18f27k40.h: 1066: struct {
[; ;pic18f27k40.h: 1067: unsigned SEN2 :1;
[; ;pic18f27k40.h: 1068: unsigned ADMSK12 :1;
[; ;pic18f27k40.h: 1069: unsigned ADMSK22 :1;
[; ;pic18f27k40.h: 1070: unsigned ADMSK32 :1;
[; ;pic18f27k40.h: 1071: unsigned ACKEN2 :1;
[; ;pic18f27k40.h: 1072: unsigned ACKDT2 :1;
[; ;pic18f27k40.h: 1073: unsigned ACKSTAT2 :1;
[; ;pic18f27k40.h: 1074: unsigned GCEN2 :1;
[; ;pic18f27k40.h: 1075: };
[; ;pic18f27k40.h: 1076: struct {
[; ;pic18f27k40.h: 1077: unsigned :1;
[; ;pic18f27k40.h: 1078: unsigned RSEN2 :1;
[; ;pic18f27k40.h: 1079: unsigned PEN2 :1;
[; ;pic18f27k40.h: 1080: unsigned RCEN2 :1;
[; ;pic18f27k40.h: 1081: unsigned ADMSK42 :1;
[; ;pic18f27k40.h: 1082: unsigned ADMSK52 :1;
[; ;pic18f27k40.h: 1083: };
[; ;pic18f27k40.h: 1084: } SSP2CON2bits_t;
[; ;pic18f27k40.h: 1085: extern volatile SSP2CON2bits_t SSP2CON2bits __at(0xE97);
[; ;pic18f27k40.h: 1225: extern volatile unsigned char SSP2CON3 __at(0xE98);
"1227
[; ;pic18f27k40.h: 1227: asm("SSP2CON3 equ 0E98h");
[; <" SSP2CON3 equ 0E98h ;# ">
[; ;pic18f27k40.h: 1230: typedef union {
[; ;pic18f27k40.h: 1231: struct {
[; ;pic18f27k40.h: 1232: unsigned DHEN :1;
[; ;pic18f27k40.h: 1233: unsigned AHEN :1;
[; ;pic18f27k40.h: 1234: unsigned SBCDE :1;
[; ;pic18f27k40.h: 1235: unsigned SDAHT :1;
[; ;pic18f27k40.h: 1236: unsigned BOEN :1;
[; ;pic18f27k40.h: 1237: unsigned SCIE :1;
[; ;pic18f27k40.h: 1238: unsigned PCIE :1;
[; ;pic18f27k40.h: 1239: unsigned ACKTIM :1;
[; ;pic18f27k40.h: 1240: };
[; ;pic18f27k40.h: 1241: } SSP2CON3bits_t;
[; ;pic18f27k40.h: 1242: extern volatile SSP2CON3bits_t SSP2CON3bits __at(0xE98);
[; ;pic18f27k40.h: 1287: extern volatile unsigned char RC2REG __at(0xE99);
"1289
[; ;pic18f27k40.h: 1289: asm("RC2REG equ 0E99h");
[; <" RC2REG equ 0E99h ;# ">
[; ;pic18f27k40.h: 1292: extern volatile unsigned char RCREG2 __at(0xE99);
"1294
[; ;pic18f27k40.h: 1294: asm("RCREG2 equ 0E99h");
[; <" RCREG2 equ 0E99h ;# ">
[; ;pic18f27k40.h: 1297: typedef union {
[; ;pic18f27k40.h: 1298: struct {
[; ;pic18f27k40.h: 1299: unsigned RC2REG :8;
[; ;pic18f27k40.h: 1300: };
[; ;pic18f27k40.h: 1301: } RC2REGbits_t;
[; ;pic18f27k40.h: 1302: extern volatile RC2REGbits_t RC2REGbits __at(0xE99);
[; ;pic18f27k40.h: 1310: typedef union {
[; ;pic18f27k40.h: 1311: struct {
[; ;pic18f27k40.h: 1312: unsigned RC2REG :8;
[; ;pic18f27k40.h: 1313: };
[; ;pic18f27k40.h: 1314: } RCREG2bits_t;
[; ;pic18f27k40.h: 1315: extern volatile RCREG2bits_t RCREG2bits __at(0xE99);
[; ;pic18f27k40.h: 1325: extern volatile unsigned char TX2REG __at(0xE9A);
"1327
[; ;pic18f27k40.h: 1327: asm("TX2REG equ 0E9Ah");
[; <" TX2REG equ 0E9Ah ;# ">
[; ;pic18f27k40.h: 1330: extern volatile unsigned char TXREG2 __at(0xE9A);
"1332
[; ;pic18f27k40.h: 1332: asm("TXREG2 equ 0E9Ah");
[; <" TXREG2 equ 0E9Ah ;# ">
[; ;pic18f27k40.h: 1335: typedef union {
[; ;pic18f27k40.h: 1336: struct {
[; ;pic18f27k40.h: 1337: unsigned TX2REG :8;
[; ;pic18f27k40.h: 1338: };
[; ;pic18f27k40.h: 1339: } TX2REGbits_t;
[; ;pic18f27k40.h: 1340: extern volatile TX2REGbits_t TX2REGbits __at(0xE9A);
[; ;pic18f27k40.h: 1348: typedef union {
[; ;pic18f27k40.h: 1349: struct {
[; ;pic18f27k40.h: 1350: unsigned TX2REG :8;
[; ;pic18f27k40.h: 1351: };
[; ;pic18f27k40.h: 1352: } TXREG2bits_t;
[; ;pic18f27k40.h: 1353: extern volatile TXREG2bits_t TXREG2bits __at(0xE9A);
[; ;pic18f27k40.h: 1363: extern volatile unsigned short SP2BRG __at(0xE9B);
"1365
[; ;pic18f27k40.h: 1365: asm("SP2BRG equ 0E9Bh");
[; <" SP2BRG equ 0E9Bh ;# ">
[; ;pic18f27k40.h: 1370: extern volatile unsigned char SP2BRGL __at(0xE9B);
"1372
[; ;pic18f27k40.h: 1372: asm("SP2BRGL equ 0E9Bh");
[; <" SP2BRGL equ 0E9Bh ;# ">
[; ;pic18f27k40.h: 1375: extern volatile unsigned char SPBRG2 __at(0xE9B);
"1377
[; ;pic18f27k40.h: 1377: asm("SPBRG2 equ 0E9Bh");
[; <" SPBRG2 equ 0E9Bh ;# ">
[; ;pic18f27k40.h: 1380: typedef union {
[; ;pic18f27k40.h: 1381: struct {
[; ;pic18f27k40.h: 1382: unsigned SP2BRGL :8;
[; ;pic18f27k40.h: 1383: };
[; ;pic18f27k40.h: 1384: } SP2BRGLbits_t;
[; ;pic18f27k40.h: 1385: extern volatile SP2BRGLbits_t SP2BRGLbits __at(0xE9B);
[; ;pic18f27k40.h: 1393: typedef union {
[; ;pic18f27k40.h: 1394: struct {
[; ;pic18f27k40.h: 1395: unsigned SP2BRGL :8;
[; ;pic18f27k40.h: 1396: };
[; ;pic18f27k40.h: 1397: } SPBRG2bits_t;
[; ;pic18f27k40.h: 1398: extern volatile SPBRG2bits_t SPBRG2bits __at(0xE9B);
[; ;pic18f27k40.h: 1408: extern volatile unsigned char SP2BRGH __at(0xE9C);
"1410
[; ;pic18f27k40.h: 1410: asm("SP2BRGH equ 0E9Ch");
[; <" SP2BRGH equ 0E9Ch ;# ">
[; ;pic18f27k40.h: 1413: extern volatile unsigned char SPBRGH2 __at(0xE9C);
"1415
[; ;pic18f27k40.h: 1415: asm("SPBRGH2 equ 0E9Ch");
[; <" SPBRGH2 equ 0E9Ch ;# ">
[; ;pic18f27k40.h: 1418: typedef union {
[; ;pic18f27k40.h: 1419: struct {
[; ;pic18f27k40.h: 1420: unsigned SP2BRGH :8;
[; ;pic18f27k40.h: 1421: };
[; ;pic18f27k40.h: 1422: } SP2BRGHbits_t;
[; ;pic18f27k40.h: 1423: extern volatile SP2BRGHbits_t SP2BRGHbits __at(0xE9C);
[; ;pic18f27k40.h: 1431: typedef union {
[; ;pic18f27k40.h: 1432: struct {
[; ;pic18f27k40.h: 1433: unsigned SP2BRGH :8;
[; ;pic18f27k40.h: 1434: };
[; ;pic18f27k40.h: 1435: } SPBRGH2bits_t;
[; ;pic18f27k40.h: 1436: extern volatile SPBRGH2bits_t SPBRGH2bits __at(0xE9C);
[; ;pic18f27k40.h: 1446: extern volatile unsigned char RC2STA __at(0xE9D);
"1448
[; ;pic18f27k40.h: 1448: asm("RC2STA equ 0E9Dh");
[; <" RC2STA equ 0E9Dh ;# ">
[; ;pic18f27k40.h: 1451: extern volatile unsigned char RCSTA2 __at(0xE9D);
"1453
[; ;pic18f27k40.h: 1453: asm("RCSTA2 equ 0E9Dh");
[; <" RCSTA2 equ 0E9Dh ;# ">
[; ;pic18f27k40.h: 1456: typedef union {
[; ;pic18f27k40.h: 1457: struct {
[; ;pic18f27k40.h: 1458: unsigned RX9D :1;
[; ;pic18f27k40.h: 1459: unsigned OERR :1;
[; ;pic18f27k40.h: 1460: unsigned FERR :1;
[; ;pic18f27k40.h: 1461: unsigned ADDEN :1;
[; ;pic18f27k40.h: 1462: unsigned CREN :1;
[; ;pic18f27k40.h: 1463: unsigned SREN :1;
[; ;pic18f27k40.h: 1464: unsigned RX9 :1;
[; ;pic18f27k40.h: 1465: unsigned SPEN :1;
[; ;pic18f27k40.h: 1466: };
[; ;pic18f27k40.h: 1467: struct {
[; ;pic18f27k40.h: 1468: unsigned :6;
[; ;pic18f27k40.h: 1469: unsigned RC8_92 :1;
[; ;pic18f27k40.h: 1470: };
[; ;pic18f27k40.h: 1471: struct {
[; ;pic18f27k40.h: 1472: unsigned :6;
[; ;pic18f27k40.h: 1473: unsigned RC92 :1;
[; ;pic18f27k40.h: 1474: };
[; ;pic18f27k40.h: 1475: struct {
[; ;pic18f27k40.h: 1476: unsigned RCD82 :1;
[; ;pic18f27k40.h: 1477: };
[; ;pic18f27k40.h: 1478: } RC2STAbits_t;
[; ;pic18f27k40.h: 1479: extern volatile RC2STAbits_t RC2STAbits __at(0xE9D);
[; ;pic18f27k40.h: 1537: typedef union {
[; ;pic18f27k40.h: 1538: struct {
[; ;pic18f27k40.h: 1539: unsigned RX9D :1;
[; ;pic18f27k40.h: 1540: unsigned OERR :1;
[; ;pic18f27k40.h: 1541: unsigned FERR :1;
[; ;pic18f27k40.h: 1542: unsigned ADDEN :1;
[; ;pic18f27k40.h: 1543: unsigned CREN :1;
[; ;pic18f27k40.h: 1544: unsigned SREN :1;
[; ;pic18f27k40.h: 1545: unsigned RX9 :1;
[; ;pic18f27k40.h: 1546: unsigned SPEN :1;
[; ;pic18f27k40.h: 1547: };
[; ;pic18f27k40.h: 1548: struct {
[; ;pic18f27k40.h: 1549: unsigned :6;
[; ;pic18f27k40.h: 1550: unsigned RC8_92 :1;
[; ;pic18f27k40.h: 1551: };
[; ;pic18f27k40.h: 1552: struct {
[; ;pic18f27k40.h: 1553: unsigned :6;
[; ;pic18f27k40.h: 1554: unsigned RC92 :1;
[; ;pic18f27k40.h: 1555: };
[; ;pic18f27k40.h: 1556: struct {
[; ;pic18f27k40.h: 1557: unsigned RCD82 :1;
[; ;pic18f27k40.h: 1558: };
[; ;pic18f27k40.h: 1559: } RCSTA2bits_t;
[; ;pic18f27k40.h: 1560: extern volatile RCSTA2bits_t RCSTA2bits __at(0xE9D);
[; ;pic18f27k40.h: 1620: extern volatile unsigned char TX2STA __at(0xE9E);
"1622
[; ;pic18f27k40.h: 1622: asm("TX2STA equ 0E9Eh");
[; <" TX2STA equ 0E9Eh ;# ">
[; ;pic18f27k40.h: 1625: extern volatile unsigned char TXSTA2 __at(0xE9E);
"1627
[; ;pic18f27k40.h: 1627: asm("TXSTA2 equ 0E9Eh");
[; <" TXSTA2 equ 0E9Eh ;# ">
[; ;pic18f27k40.h: 1630: typedef union {
[; ;pic18f27k40.h: 1631: struct {
[; ;pic18f27k40.h: 1632: unsigned TX9D :1;
[; ;pic18f27k40.h: 1633: unsigned TRMT :1;
[; ;pic18f27k40.h: 1634: unsigned BRGH :1;
[; ;pic18f27k40.h: 1635: unsigned SENDB :1;
[; ;pic18f27k40.h: 1636: unsigned SYNC :1;
[; ;pic18f27k40.h: 1637: unsigned TXEN :1;
[; ;pic18f27k40.h: 1638: unsigned TX9 :1;
[; ;pic18f27k40.h: 1639: unsigned CSRC :1;
[; ;pic18f27k40.h: 1640: };
[; ;pic18f27k40.h: 1641: struct {
[; ;pic18f27k40.h: 1642: unsigned :6;
[; ;pic18f27k40.h: 1643: unsigned TX8_92 :1;
[; ;pic18f27k40.h: 1644: };
[; ;pic18f27k40.h: 1645: struct {
[; ;pic18f27k40.h: 1646: unsigned TXD82 :1;
[; ;pic18f27k40.h: 1647: };
[; ;pic18f27k40.h: 1648: } TX2STAbits_t;
[; ;pic18f27k40.h: 1649: extern volatile TX2STAbits_t TX2STAbits __at(0xE9E);
[; ;pic18f27k40.h: 1702: typedef union {
[; ;pic18f27k40.h: 1703: struct {
[; ;pic18f27k40.h: 1704: unsigned TX9D :1;
[; ;pic18f27k40.h: 1705: unsigned TRMT :1;
[; ;pic18f27k40.h: 1706: unsigned BRGH :1;
[; ;pic18f27k40.h: 1707: unsigned SENDB :1;
[; ;pic18f27k40.h: 1708: unsigned SYNC :1;
[; ;pic18f27k40.h: 1709: unsigned TXEN :1;
[; ;pic18f27k40.h: 1710: unsigned TX9 :1;
[; ;pic18f27k40.h: 1711: unsigned CSRC :1;
[; ;pic18f27k40.h: 1712: };
[; ;pic18f27k40.h: 1713: struct {
[; ;pic18f27k40.h: 1714: unsigned :6;
[; ;pic18f27k40.h: 1715: unsigned TX8_92 :1;
[; ;pic18f27k40.h: 1716: };
[; ;pic18f27k40.h: 1717: struct {
[; ;pic18f27k40.h: 1718: unsigned TXD82 :1;
[; ;pic18f27k40.h: 1719: };
[; ;pic18f27k40.h: 1720: } TXSTA2bits_t;
[; ;pic18f27k40.h: 1721: extern volatile TXSTA2bits_t TXSTA2bits __at(0xE9E);
[; ;pic18f27k40.h: 1776: extern volatile unsigned char BAUD2CON __at(0xE9F);
"1778
[; ;pic18f27k40.h: 1778: asm("BAUD2CON equ 0E9Fh");
[; <" BAUD2CON equ 0E9Fh ;# ">
[; ;pic18f27k40.h: 1781: extern volatile unsigned char BAUDCON2 __at(0xE9F);
"1783
[; ;pic18f27k40.h: 1783: asm("BAUDCON2 equ 0E9Fh");
[; <" BAUDCON2 equ 0E9Fh ;# ">
[; ;pic18f27k40.h: 1785: extern volatile unsigned char BAUDCTL2 __at(0xE9F);
"1787
[; ;pic18f27k40.h: 1787: asm("BAUDCTL2 equ 0E9Fh");
[; <" BAUDCTL2 equ 0E9Fh ;# ">
[; ;pic18f27k40.h: 1790: typedef union {
[; ;pic18f27k40.h: 1791: struct {
[; ;pic18f27k40.h: 1792: unsigned ABDEN :1;
[; ;pic18f27k40.h: 1793: unsigned WUE :1;
[; ;pic18f27k40.h: 1794: unsigned :1;
[; ;pic18f27k40.h: 1795: unsigned BRG16 :1;
[; ;pic18f27k40.h: 1796: unsigned SCKP :1;
[; ;pic18f27k40.h: 1797: unsigned :1;
[; ;pic18f27k40.h: 1798: unsigned RCIDL :1;
[; ;pic18f27k40.h: 1799: unsigned ABDOVF :1;
[; ;pic18f27k40.h: 1800: };
[; ;pic18f27k40.h: 1801: struct {
[; ;pic18f27k40.h: 1802: unsigned ABDEN2 :1;
[; ;pic18f27k40.h: 1803: };
[; ;pic18f27k40.h: 1804: struct {
[; ;pic18f27k40.h: 1805: unsigned :7;
[; ;pic18f27k40.h: 1806: unsigned ABDOVF2 :1;
[; ;pic18f27k40.h: 1807: };
[; ;pic18f27k40.h: 1808: struct {
[; ;pic18f27k40.h: 1809: unsigned :3;
[; ;pic18f27k40.h: 1810: unsigned BRG162 :1;
[; ;pic18f27k40.h: 1811: };
[; ;pic18f27k40.h: 1812: struct {
[; ;pic18f27k40.h: 1813: unsigned :6;
[; ;pic18f27k40.h: 1814: unsigned RCIDL2 :1;
[; ;pic18f27k40.h: 1815: };
[; ;pic18f27k40.h: 1816: struct {
[; ;pic18f27k40.h: 1817: unsigned :6;
[; ;pic18f27k40.h: 1818: unsigned RCMT2 :1;
[; ;pic18f27k40.h: 1819: };
[; ;pic18f27k40.h: 1820: struct {
[; ;pic18f27k40.h: 1821: unsigned :4;
[; ;pic18f27k40.h: 1822: unsigned SCKP2 :1;
[; ;pic18f27k40.h: 1823: };
[; ;pic18f27k40.h: 1824: struct {
[; ;pic18f27k40.h: 1825: unsigned :4;
[; ;pic18f27k40.h: 1826: unsigned TXCKP2 :1;
[; ;pic18f27k40.h: 1827: };
[; ;pic18f27k40.h: 1828: struct {
[; ;pic18f27k40.h: 1829: unsigned :1;
[; ;pic18f27k40.h: 1830: unsigned WUE2 :1;
[; ;pic18f27k40.h: 1831: };
[; ;pic18f27k40.h: 1832: } BAUD2CONbits_t;
[; ;pic18f27k40.h: 1833: extern volatile BAUD2CONbits_t BAUD2CONbits __at(0xE9F);
[; ;pic18f27k40.h: 1906: typedef union {
[; ;pic18f27k40.h: 1907: struct {
[; ;pic18f27k40.h: 1908: unsigned ABDEN :1;
[; ;pic18f27k40.h: 1909: unsigned WUE :1;
[; ;pic18f27k40.h: 1910: unsigned :1;
[; ;pic18f27k40.h: 1911: unsigned BRG16 :1;
[; ;pic18f27k40.h: 1912: unsigned SCKP :1;
[; ;pic18f27k40.h: 1913: unsigned :1;
[; ;pic18f27k40.h: 1914: unsigned RCIDL :1;
[; ;pic18f27k40.h: 1915: unsigned ABDOVF :1;
[; ;pic18f27k40.h: 1916: };
[; ;pic18f27k40.h: 1917: struct {
[; ;pic18f27k40.h: 1918: unsigned ABDEN2 :1;
[; ;pic18f27k40.h: 1919: };
[; ;pic18f27k40.h: 1920: struct {
[; ;pic18f27k40.h: 1921: unsigned :7;
[; ;pic18f27k40.h: 1922: unsigned ABDOVF2 :1;
[; ;pic18f27k40.h: 1923: };
[; ;pic18f27k40.h: 1924: struct {
[; ;pic18f27k40.h: 1925: unsigned :3;
[; ;pic18f27k40.h: 1926: unsigned BRG162 :1;
[; ;pic18f27k40.h: 1927: };
[; ;pic18f27k40.h: 1928: struct {
[; ;pic18f27k40.h: 1929: unsigned :6;
[; ;pic18f27k40.h: 1930: unsigned RCIDL2 :1;
[; ;pic18f27k40.h: 1931: };
[; ;pic18f27k40.h: 1932: struct {
[; ;pic18f27k40.h: 1933: unsigned :6;
[; ;pic18f27k40.h: 1934: unsigned RCMT2 :1;
[; ;pic18f27k40.h: 1935: };
[; ;pic18f27k40.h: 1936: struct {
[; ;pic18f27k40.h: 1937: unsigned :4;
[; ;pic18f27k40.h: 1938: unsigned SCKP2 :1;
[; ;pic18f27k40.h: 1939: };
[; ;pic18f27k40.h: 1940: struct {
[; ;pic18f27k40.h: 1941: unsigned :4;
[; ;pic18f27k40.h: 1942: unsigned TXCKP2 :1;
[; ;pic18f27k40.h: 1943: };
[; ;pic18f27k40.h: 1944: struct {
[; ;pic18f27k40.h: 1945: unsigned :1;
[; ;pic18f27k40.h: 1946: unsigned WUE2 :1;
[; ;pic18f27k40.h: 1947: };
[; ;pic18f27k40.h: 1948: } BAUDCON2bits_t;
[; ;pic18f27k40.h: 1949: extern volatile BAUDCON2bits_t BAUDCON2bits __at(0xE9F);
[; ;pic18f27k40.h: 2021: typedef union {
[; ;pic18f27k40.h: 2022: struct {
[; ;pic18f27k40.h: 2023: unsigned ABDEN :1;
[; ;pic18f27k40.h: 2024: unsigned WUE :1;
[; ;pic18f27k40.h: 2025: unsigned :1;
[; ;pic18f27k40.h: 2026: unsigned BRG16 :1;
[; ;pic18f27k40.h: 2027: unsigned SCKP :1;
[; ;pic18f27k40.h: 2028: unsigned :1;
[; ;pic18f27k40.h: 2029: unsigned RCIDL :1;
[; ;pic18f27k40.h: 2030: unsigned ABDOVF :1;
[; ;pic18f27k40.h: 2031: };
[; ;pic18f27k40.h: 2032: struct {
[; ;pic18f27k40.h: 2033: unsigned ABDEN2 :1;
[; ;pic18f27k40.h: 2034: };
[; ;pic18f27k40.h: 2035: struct {
[; ;pic18f27k40.h: 2036: unsigned :7;
[; ;pic18f27k40.h: 2037: unsigned ABDOVF2 :1;
[; ;pic18f27k40.h: 2038: };
[; ;pic18f27k40.h: 2039: struct {
[; ;pic18f27k40.h: 2040: unsigned :3;
[; ;pic18f27k40.h: 2041: unsigned BRG162 :1;
[; ;pic18f27k40.h: 2042: };
[; ;pic18f27k40.h: 2043: struct {
[; ;pic18f27k40.h: 2044: unsigned :6;
[; ;pic18f27k40.h: 2045: unsigned RCIDL2 :1;
[; ;pic18f27k40.h: 2046: };
[; ;pic18f27k40.h: 2047: struct {
[; ;pic18f27k40.h: 2048: unsigned :6;
[; ;pic18f27k40.h: 2049: unsigned RCMT2 :1;
[; ;pic18f27k40.h: 2050: };
[; ;pic18f27k40.h: 2051: struct {
[; ;pic18f27k40.h: 2052: unsigned :4;
[; ;pic18f27k40.h: 2053: unsigned SCKP2 :1;
[; ;pic18f27k40.h: 2054: };
[; ;pic18f27k40.h: 2055: struct {
[; ;pic18f27k40.h: 2056: unsigned :4;
[; ;pic18f27k40.h: 2057: unsigned TXCKP2 :1;
[; ;pic18f27k40.h: 2058: };
[; ;pic18f27k40.h: 2059: struct {
[; ;pic18f27k40.h: 2060: unsigned :1;
[; ;pic18f27k40.h: 2061: unsigned WUE2 :1;
[; ;pic18f27k40.h: 2062: };
[; ;pic18f27k40.h: 2063: } BAUDCTL2bits_t;
[; ;pic18f27k40.h: 2064: extern volatile BAUDCTL2bits_t BAUDCTL2bits __at(0xE9F);
[; ;pic18f27k40.h: 2139: extern volatile unsigned char PPSLOCK __at(0xEA0);
"2141
[; ;pic18f27k40.h: 2141: asm("PPSLOCK equ 0EA0h");
[; <" PPSLOCK equ 0EA0h ;# ">
[; ;pic18f27k40.h: 2144: typedef union {
[; ;pic18f27k40.h: 2145: struct {
[; ;pic18f27k40.h: 2146: unsigned PPSLOCKED :1;
[; ;pic18f27k40.h: 2147: };
[; ;pic18f27k40.h: 2148: } PPSLOCKbits_t;
[; ;pic18f27k40.h: 2149: extern volatile PPSLOCKbits_t PPSLOCKbits __at(0xEA0);
[; ;pic18f27k40.h: 2159: extern volatile unsigned char INT0PPS __at(0xEA1);
"2161
[; ;pic18f27k40.h: 2161: asm("INT0PPS equ 0EA1h");
[; <" INT0PPS equ 0EA1h ;# ">
[; ;pic18f27k40.h: 2164: typedef union {
[; ;pic18f27k40.h: 2165: struct {
[; ;pic18f27k40.h: 2166: unsigned PIN :3;
[; ;pic18f27k40.h: 2167: unsigned PORT :1;
[; ;pic18f27k40.h: 2168: };
[; ;pic18f27k40.h: 2169: struct {
[; ;pic18f27k40.h: 2170: unsigned INT0PPS :5;
[; ;pic18f27k40.h: 2171: };
[; ;pic18f27k40.h: 2172: struct {
[; ;pic18f27k40.h: 2173: unsigned INT0PPS0 :1;
[; ;pic18f27k40.h: 2174: unsigned INT0PPS1 :1;
[; ;pic18f27k40.h: 2175: unsigned INT0PPS2 :1;
[; ;pic18f27k40.h: 2176: unsigned INT0PPS3 :1;
[; ;pic18f27k40.h: 2177: };
[; ;pic18f27k40.h: 2178: } INT0PPSbits_t;
[; ;pic18f27k40.h: 2179: extern volatile INT0PPSbits_t INT0PPSbits __at(0xEA1);
[; ;pic18f27k40.h: 2219: extern volatile unsigned char INT1PPS __at(0xEA2);
"2221
[; ;pic18f27k40.h: 2221: asm("INT1PPS equ 0EA2h");
[; <" INT1PPS equ 0EA2h ;# ">
[; ;pic18f27k40.h: 2224: typedef union {
[; ;pic18f27k40.h: 2225: struct {
[; ;pic18f27k40.h: 2226: unsigned PIN :3;
[; ;pic18f27k40.h: 2227: unsigned PORT :1;
[; ;pic18f27k40.h: 2228: };
[; ;pic18f27k40.h: 2229: struct {
[; ;pic18f27k40.h: 2230: unsigned INT1PPS :5;
[; ;pic18f27k40.h: 2231: };
[; ;pic18f27k40.h: 2232: struct {
[; ;pic18f27k40.h: 2233: unsigned INT1PPS0 :1;
[; ;pic18f27k40.h: 2234: unsigned INT1PPS1 :1;
[; ;pic18f27k40.h: 2235: unsigned INT1PPS2 :1;
[; ;pic18f27k40.h: 2236: unsigned INT1PPS3 :1;
[; ;pic18f27k40.h: 2237: };
[; ;pic18f27k40.h: 2238: } INT1PPSbits_t;
[; ;pic18f27k40.h: 2239: extern volatile INT1PPSbits_t INT1PPSbits __at(0xEA2);
[; ;pic18f27k40.h: 2279: extern volatile unsigned char INT2PPS __at(0xEA3);
"2281
[; ;pic18f27k40.h: 2281: asm("INT2PPS equ 0EA3h");
[; <" INT2PPS equ 0EA3h ;# ">
[; ;pic18f27k40.h: 2284: typedef union {
[; ;pic18f27k40.h: 2285: struct {
[; ;pic18f27k40.h: 2286: unsigned PIN :3;
[; ;pic18f27k40.h: 2287: unsigned PORT :1;
[; ;pic18f27k40.h: 2288: };
[; ;pic18f27k40.h: 2289: struct {
[; ;pic18f27k40.h: 2290: unsigned INT2PPS :5;
[; ;pic18f27k40.h: 2291: };
[; ;pic18f27k40.h: 2292: struct {
[; ;pic18f27k40.h: 2293: unsigned INT2PPS0 :1;
[; ;pic18f27k40.h: 2294: unsigned INT2PPS1 :1;
[; ;pic18f27k40.h: 2295: unsigned INT2PPS2 :1;
[; ;pic18f27k40.h: 2296: unsigned INT2PPS3 :1;
[; ;pic18f27k40.h: 2297: };
[; ;pic18f27k40.h: 2298: } INT2PPSbits_t;
[; ;pic18f27k40.h: 2299: extern volatile INT2PPSbits_t INT2PPSbits __at(0xEA3);
[; ;pic18f27k40.h: 2339: extern volatile unsigned char T0CKIPPS __at(0xEA4);
"2341
[; ;pic18f27k40.h: 2341: asm("T0CKIPPS equ 0EA4h");
[; <" T0CKIPPS equ 0EA4h ;# ">
[; ;pic18f27k40.h: 2344: typedef union {
[; ;pic18f27k40.h: 2345: struct {
[; ;pic18f27k40.h: 2346: unsigned PIN :3;
[; ;pic18f27k40.h: 2347: unsigned PORT :1;
[; ;pic18f27k40.h: 2348: };
[; ;pic18f27k40.h: 2349: struct {
[; ;pic18f27k40.h: 2350: unsigned T0CKIPPS :5;
[; ;pic18f27k40.h: 2351: };
[; ;pic18f27k40.h: 2352: struct {
[; ;pic18f27k40.h: 2353: unsigned T0CKIPPS0 :1;
[; ;pic18f27k40.h: 2354: unsigned T0CKIPPS1 :1;
[; ;pic18f27k40.h: 2355: unsigned T0CKIPPS2 :1;
[; ;pic18f27k40.h: 2356: unsigned T0CKIPPS3 :1;
[; ;pic18f27k40.h: 2357: };
[; ;pic18f27k40.h: 2358: } T0CKIPPSbits_t;
[; ;pic18f27k40.h: 2359: extern volatile T0CKIPPSbits_t T0CKIPPSbits __at(0xEA4);
[; ;pic18f27k40.h: 2399: extern volatile unsigned char T1CKIPPS __at(0xEA5);
"2401
[; ;pic18f27k40.h: 2401: asm("T1CKIPPS equ 0EA5h");
[; <" T1CKIPPS equ 0EA5h ;# ">
[; ;pic18f27k40.h: 2404: typedef union {
[; ;pic18f27k40.h: 2405: struct {
[; ;pic18f27k40.h: 2406: unsigned PIN :3;
[; ;pic18f27k40.h: 2407: unsigned PORT :2;
[; ;pic18f27k40.h: 2408: };
[; ;pic18f27k40.h: 2409: struct {
[; ;pic18f27k40.h: 2410: unsigned T1CKIPPS :5;
[; ;pic18f27k40.h: 2411: };
[; ;pic18f27k40.h: 2412: struct {
[; ;pic18f27k40.h: 2413: unsigned T1CKIPPS0 :1;
[; ;pic18f27k40.h: 2414: unsigned T1CKIPPS1 :1;
[; ;pic18f27k40.h: 2415: unsigned T1CKIPPS2 :1;
[; ;pic18f27k40.h: 2416: unsigned T1CKIPPS3 :1;
[; ;pic18f27k40.h: 2417: unsigned T1CKIPPS4 :1;
[; ;pic18f27k40.h: 2418: };
[; ;pic18f27k40.h: 2419: } T1CKIPPSbits_t;
[; ;pic18f27k40.h: 2420: extern volatile T1CKIPPSbits_t T1CKIPPSbits __at(0xEA5);
[; ;pic18f27k40.h: 2465: extern volatile unsigned char T1GPPS __at(0xEA6);
"2467
[; ;pic18f27k40.h: 2467: asm("T1GPPS equ 0EA6h");
[; <" T1GPPS equ 0EA6h ;# ">
[; ;pic18f27k40.h: 2470: typedef union {
[; ;pic18f27k40.h: 2471: struct {
[; ;pic18f27k40.h: 2472: unsigned PIN :3;
[; ;pic18f27k40.h: 2473: unsigned PORT :2;
[; ;pic18f27k40.h: 2474: };
[; ;pic18f27k40.h: 2475: struct {
[; ;pic18f27k40.h: 2476: unsigned T1GPPS :5;
[; ;pic18f27k40.h: 2477: };
[; ;pic18f27k40.h: 2478: struct {
[; ;pic18f27k40.h: 2479: unsigned T1GPPS0 :1;
[; ;pic18f27k40.h: 2480: unsigned T1GPPS1 :1;
[; ;pic18f27k40.h: 2481: unsigned T1GPPS2 :1;
[; ;pic18f27k40.h: 2482: unsigned T1GPPS3 :1;
[; ;pic18f27k40.h: 2483: unsigned T1GPPS4 :1;
[; ;pic18f27k40.h: 2484: };
[; ;pic18f27k40.h: 2485: } T1GPPSbits_t;
[; ;pic18f27k40.h: 2486: extern volatile T1GPPSbits_t T1GPPSbits __at(0xEA6);
[; ;pic18f27k40.h: 2531: extern volatile unsigned char T3CKIPPS __at(0xEA7);
"2533
[; ;pic18f27k40.h: 2533: asm("T3CKIPPS equ 0EA7h");
[; <" T3CKIPPS equ 0EA7h ;# ">
[; ;pic18f27k40.h: 2536: typedef union {
[; ;pic18f27k40.h: 2537: struct {
[; ;pic18f27k40.h: 2538: unsigned PIN :3;
[; ;pic18f27k40.h: 2539: unsigned PORT :2;
[; ;pic18f27k40.h: 2540: };
[; ;pic18f27k40.h: 2541: struct {
[; ;pic18f27k40.h: 2542: unsigned T3CKIPPS :5;
[; ;pic18f27k40.h: 2543: };
[; ;pic18f27k40.h: 2544: struct {
[; ;pic18f27k40.h: 2545: unsigned T3CKIPPS0 :1;
[; ;pic18f27k40.h: 2546: unsigned T3CKIPPS1 :1;
[; ;pic18f27k40.h: 2547: unsigned T3CKIPPS2 :1;
[; ;pic18f27k40.h: 2548: unsigned T3CKIPPS3 :1;
[; ;pic18f27k40.h: 2549: unsigned T3CKIPPS4 :1;
[; ;pic18f27k40.h: 2550: };
[; ;pic18f27k40.h: 2551: } T3CKIPPSbits_t;
[; ;pic18f27k40.h: 2552: extern volatile T3CKIPPSbits_t T3CKIPPSbits __at(0xEA7);
[; ;pic18f27k40.h: 2597: extern volatile unsigned char T3GPPS __at(0xEA8);
"2599
[; ;pic18f27k40.h: 2599: asm("T3GPPS equ 0EA8h");
[; <" T3GPPS equ 0EA8h ;# ">
[; ;pic18f27k40.h: 2602: typedef union {
[; ;pic18f27k40.h: 2603: struct {
[; ;pic18f27k40.h: 2604: unsigned PIN :3;
[; ;pic18f27k40.h: 2605: unsigned PORT :2;
[; ;pic18f27k40.h: 2606: };
[; ;pic18f27k40.h: 2607: struct {
[; ;pic18f27k40.h: 2608: unsigned T3GPPS :5;
[; ;pic18f27k40.h: 2609: };
[; ;pic18f27k40.h: 2610: struct {
[; ;pic18f27k40.h: 2611: unsigned T3GPPS0 :1;
[; ;pic18f27k40.h: 2612: unsigned T3GPPS1 :1;
[; ;pic18f27k40.h: 2613: unsigned T3GPPS2 :1;
[; ;pic18f27k40.h: 2614: unsigned T3GPPS3 :1;
[; ;pic18f27k40.h: 2615: unsigned T3GPPS4 :1;
[; ;pic18f27k40.h: 2616: };
[; ;pic18f27k40.h: 2617: } T3GPPSbits_t;
[; ;pic18f27k40.h: 2618: extern volatile T3GPPSbits_t T3GPPSbits __at(0xEA8);
[; ;pic18f27k40.h: 2663: extern volatile unsigned char T5CKIPPS __at(0xEA9);
"2665
[; ;pic18f27k40.h: 2665: asm("T5CKIPPS equ 0EA9h");
[; <" T5CKIPPS equ 0EA9h ;# ">
[; ;pic18f27k40.h: 2668: typedef union {
[; ;pic18f27k40.h: 2669: struct {
[; ;pic18f27k40.h: 2670: unsigned PIN :3;
[; ;pic18f27k40.h: 2671: unsigned PORT :2;
[; ;pic18f27k40.h: 2672: };
[; ;pic18f27k40.h: 2673: struct {
[; ;pic18f27k40.h: 2674: unsigned T5CKIPPS :5;
[; ;pic18f27k40.h: 2675: };
[; ;pic18f27k40.h: 2676: struct {
[; ;pic18f27k40.h: 2677: unsigned T5CKIPPS0 :1;
[; ;pic18f27k40.h: 2678: unsigned T5CKIPPS1 :1;
[; ;pic18f27k40.h: 2679: unsigned T5CKIPPS2 :1;
[; ;pic18f27k40.h: 2680: unsigned T5CKIPPS3 :1;
[; ;pic18f27k40.h: 2681: unsigned T5CKIPPS4 :1;
[; ;pic18f27k40.h: 2682: };
[; ;pic18f27k40.h: 2683: } T5CKIPPSbits_t;
[; ;pic18f27k40.h: 2684: extern volatile T5CKIPPSbits_t T5CKIPPSbits __at(0xEA9);
[; ;pic18f27k40.h: 2729: extern volatile unsigned char T5GPPS __at(0xEAA);
"2731
[; ;pic18f27k40.h: 2731: asm("T5GPPS equ 0EAAh");
[; <" T5GPPS equ 0EAAh ;# ">
[; ;pic18f27k40.h: 2734: typedef union {
[; ;pic18f27k40.h: 2735: struct {
[; ;pic18f27k40.h: 2736: unsigned PIN :3;
[; ;pic18f27k40.h: 2737: unsigned PORT :2;
[; ;pic18f27k40.h: 2738: };
[; ;pic18f27k40.h: 2739: struct {
[; ;pic18f27k40.h: 2740: unsigned T5GPPS :5;
[; ;pic18f27k40.h: 2741: };
[; ;pic18f27k40.h: 2742: struct {
[; ;pic18f27k40.h: 2743: unsigned T5GPPS0 :1;
[; ;pic18f27k40.h: 2744: unsigned T5GPPS1 :1;
[; ;pic18f27k40.h: 2745: unsigned T5GPPS2 :1;
[; ;pic18f27k40.h: 2746: unsigned T5GPPS3 :1;
[; ;pic18f27k40.h: 2747: unsigned T5GPPS4 :1;
[; ;pic18f27k40.h: 2748: };
[; ;pic18f27k40.h: 2749: } T5GPPSbits_t;
[; ;pic18f27k40.h: 2750: extern volatile T5GPPSbits_t T5GPPSbits __at(0xEAA);
[; ;pic18f27k40.h: 2795: extern volatile unsigned char T2INPPS __at(0xEAB);
"2797
[; ;pic18f27k40.h: 2797: asm("T2INPPS equ 0EABh");
[; <" T2INPPS equ 0EABh ;# ">
[; ;pic18f27k40.h: 2800: typedef union {
[; ;pic18f27k40.h: 2801: struct {
[; ;pic18f27k40.h: 2802: unsigned PIN :3;
[; ;pic18f27k40.h: 2803: unsigned PORT :2;
[; ;pic18f27k40.h: 2804: };
[; ;pic18f27k40.h: 2805: struct {
[; ;pic18f27k40.h: 2806: unsigned T2INPPS :5;
[; ;pic18f27k40.h: 2807: };
[; ;pic18f27k40.h: 2808: struct {
[; ;pic18f27k40.h: 2809: unsigned T2INPPS0 :1;
[; ;pic18f27k40.h: 2810: unsigned T2INPPS1 :1;
[; ;pic18f27k40.h: 2811: unsigned T2INPPS2 :1;
[; ;pic18f27k40.h: 2812: unsigned T2INPPS3 :1;
[; ;pic18f27k40.h: 2813: unsigned T2INPPS4 :1;
[; ;pic18f27k40.h: 2814: };
[; ;pic18f27k40.h: 2815: } T2INPPSbits_t;
[; ;pic18f27k40.h: 2816: extern volatile T2INPPSbits_t T2INPPSbits __at(0xEAB);
[; ;pic18f27k40.h: 2861: extern volatile unsigned char T4INPPS __at(0xEAC);
"2863
[; ;pic18f27k40.h: 2863: asm("T4INPPS equ 0EACh");
[; <" T4INPPS equ 0EACh ;# ">
[; ;pic18f27k40.h: 2866: typedef union {
[; ;pic18f27k40.h: 2867: struct {
[; ;pic18f27k40.h: 2868: unsigned PIN :3;
[; ;pic18f27k40.h: 2869: unsigned PORT :2;
[; ;pic18f27k40.h: 2870: };
[; ;pic18f27k40.h: 2871: struct {
[; ;pic18f27k40.h: 2872: unsigned T4INPPS :5;
[; ;pic18f27k40.h: 2873: };
[; ;pic18f27k40.h: 2874: struct {
[; ;pic18f27k40.h: 2875: unsigned T4INPPS0 :1;
[; ;pic18f27k40.h: 2876: unsigned T4INPPS1 :1;
[; ;pic18f27k40.h: 2877: unsigned T4INPPS2 :1;
[; ;pic18f27k40.h: 2878: unsigned T4INPPS3 :1;
[; ;pic18f27k40.h: 2879: unsigned T4INPPS4 :1;
[; ;pic18f27k40.h: 2880: };
[; ;pic18f27k40.h: 2881: } T4INPPSbits_t;
[; ;pic18f27k40.h: 2882: extern volatile T4INPPSbits_t T4INPPSbits __at(0xEAC);
[; ;pic18f27k40.h: 2927: extern volatile unsigned char T6INPPS __at(0xEAD);
"2929
[; ;pic18f27k40.h: 2929: asm("T6INPPS equ 0EADh");
[; <" T6INPPS equ 0EADh ;# ">
[; ;pic18f27k40.h: 2932: typedef union {
[; ;pic18f27k40.h: 2933: struct {
[; ;pic18f27k40.h: 2934: unsigned PIN :3;
[; ;pic18f27k40.h: 2935: unsigned PORT :2;
[; ;pic18f27k40.h: 2936: };
[; ;pic18f27k40.h: 2937: struct {
[; ;pic18f27k40.h: 2938: unsigned T6INPPS :5;
[; ;pic18f27k40.h: 2939: };
[; ;pic18f27k40.h: 2940: struct {
[; ;pic18f27k40.h: 2941: unsigned T6INPPS0 :1;
[; ;pic18f27k40.h: 2942: unsigned T6INPPS1 :1;
[; ;pic18f27k40.h: 2943: unsigned T6INPPS2 :1;
[; ;pic18f27k40.h: 2944: unsigned T6INPPS3 :1;
[; ;pic18f27k40.h: 2945: unsigned T6INPPS4 :1;
[; ;pic18f27k40.h: 2946: };
[; ;pic18f27k40.h: 2947: } T6INPPSbits_t;
[; ;pic18f27k40.h: 2948: extern volatile T6INPPSbits_t T6INPPSbits __at(0xEAD);
[; ;pic18f27k40.h: 2993: extern volatile unsigned char ADACTPPS __at(0xEAE);
"2995
[; ;pic18f27k40.h: 2995: asm("ADACTPPS equ 0EAEh");
[; <" ADACTPPS equ 0EAEh ;# ">
[; ;pic18f27k40.h: 2998: typedef union {
[; ;pic18f27k40.h: 2999: struct {
[; ;pic18f27k40.h: 3000: unsigned PIN :3;
[; ;pic18f27k40.h: 3001: unsigned PORT :2;
[; ;pic18f27k40.h: 3002: };
[; ;pic18f27k40.h: 3003: struct {
[; ;pic18f27k40.h: 3004: unsigned ADACTPPS :5;
[; ;pic18f27k40.h: 3005: };
[; ;pic18f27k40.h: 3006: struct {
[; ;pic18f27k40.h: 3007: unsigned ADACTPPS0 :1;
[; ;pic18f27k40.h: 3008: unsigned ADACTPPS1 :1;
[; ;pic18f27k40.h: 3009: unsigned ADACTPPS2 :1;
[; ;pic18f27k40.h: 3010: unsigned ADACTPPS3 :1;
[; ;pic18f27k40.h: 3011: unsigned ADACTPPS4 :1;
[; ;pic18f27k40.h: 3012: };
[; ;pic18f27k40.h: 3013: } ADACTPPSbits_t;
[; ;pic18f27k40.h: 3014: extern volatile ADACTPPSbits_t ADACTPPSbits __at(0xEAE);
[; ;pic18f27k40.h: 3059: extern volatile unsigned char CCP1PPS __at(0xEAF);
"3061
[; ;pic18f27k40.h: 3061: asm("CCP1PPS equ 0EAFh");
[; <" CCP1PPS equ 0EAFh ;# ">
[; ;pic18f27k40.h: 3064: typedef union {
[; ;pic18f27k40.h: 3065: struct {
[; ;pic18f27k40.h: 3066: unsigned PIN :3;
[; ;pic18f27k40.h: 3067: unsigned PORT :2;
[; ;pic18f27k40.h: 3068: };
[; ;pic18f27k40.h: 3069: struct {
[; ;pic18f27k40.h: 3070: unsigned CCP1PPS :5;
[; ;pic18f27k40.h: 3071: };
[; ;pic18f27k40.h: 3072: struct {
[; ;pic18f27k40.h: 3073: unsigned CCP1PPS0 :1;
[; ;pic18f27k40.h: 3074: unsigned CCP1PPS1 :1;
[; ;pic18f27k40.h: 3075: unsigned CCP1PPS2 :1;
[; ;pic18f27k40.h: 3076: unsigned CCP1PPS3 :1;
[; ;pic18f27k40.h: 3077: unsigned CCP1PPS4 :1;
[; ;pic18f27k40.h: 3078: };
[; ;pic18f27k40.h: 3079: } CCP1PPSbits_t;
[; ;pic18f27k40.h: 3080: extern volatile CCP1PPSbits_t CCP1PPSbits __at(0xEAF);
[; ;pic18f27k40.h: 3125: extern volatile unsigned char CCP2PPS __at(0xEB0);
"3127
[; ;pic18f27k40.h: 3127: asm("CCP2PPS equ 0EB0h");
[; <" CCP2PPS equ 0EB0h ;# ">
[; ;pic18f27k40.h: 3130: typedef union {
[; ;pic18f27k40.h: 3131: struct {
[; ;pic18f27k40.h: 3132: unsigned PIN :3;
[; ;pic18f27k40.h: 3133: unsigned PORT :2;
[; ;pic18f27k40.h: 3134: };
[; ;pic18f27k40.h: 3135: struct {
[; ;pic18f27k40.h: 3136: unsigned CCP2PPS :5;
[; ;pic18f27k40.h: 3137: };
[; ;pic18f27k40.h: 3138: struct {
[; ;pic18f27k40.h: 3139: unsigned CCP2PPS0 :1;
[; ;pic18f27k40.h: 3140: unsigned CCP2PPS1 :1;
[; ;pic18f27k40.h: 3141: unsigned CCP2PPS2 :1;
[; ;pic18f27k40.h: 3142: unsigned CCP2PPS3 :1;
[; ;pic18f27k40.h: 3143: unsigned CCP2PPS4 :1;
[; ;pic18f27k40.h: 3144: };
[; ;pic18f27k40.h: 3145: } CCP2PPSbits_t;
[; ;pic18f27k40.h: 3146: extern volatile CCP2PPSbits_t CCP2PPSbits __at(0xEB0);
[; ;pic18f27k40.h: 3191: extern volatile unsigned char CWG1PPS __at(0xEB1);
"3193
[; ;pic18f27k40.h: 3193: asm("CWG1PPS equ 0EB1h");
[; <" CWG1PPS equ 0EB1h ;# ">
[; ;pic18f27k40.h: 3196: extern volatile unsigned char CWGINPPS __at(0xEB1);
"3198
[; ;pic18f27k40.h: 3198: asm("CWGINPPS equ 0EB1h");
[; <" CWGINPPS equ 0EB1h ;# ">
[; ;pic18f27k40.h: 3201: typedef union {
[; ;pic18f27k40.h: 3202: struct {
[; ;pic18f27k40.h: 3203: unsigned PIN :3;
[; ;pic18f27k40.h: 3204: unsigned PORT :2;
[; ;pic18f27k40.h: 3205: };
[; ;pic18f27k40.h: 3206: struct {
[; ;pic18f27k40.h: 3207: unsigned CWGINPPS :5;
[; ;pic18f27k40.h: 3208: };
[; ;pic18f27k40.h: 3209: struct {
[; ;pic18f27k40.h: 3210: unsigned CWGINPPS0 :1;
[; ;pic18f27k40.h: 3211: unsigned CWGINPPS1 :1;
[; ;pic18f27k40.h: 3212: unsigned CWGINPPS2 :1;
[; ;pic18f27k40.h: 3213: unsigned CWGINPPS3 :1;
[; ;pic18f27k40.h: 3214: unsigned CWGINPPS4 :1;
[; ;pic18f27k40.h: 3215: };
[; ;pic18f27k40.h: 3216: struct {
[; ;pic18f27k40.h: 3217: unsigned CWG1INPPS :5;
[; ;pic18f27k40.h: 3218: };
[; ;pic18f27k40.h: 3219: struct {
[; ;pic18f27k40.h: 3220: unsigned CWG1INPPS0 :1;
[; ;pic18f27k40.h: 3221: unsigned CWG1INPPS1 :1;
[; ;pic18f27k40.h: 3222: unsigned CWG1INPPS2 :1;
[; ;pic18f27k40.h: 3223: unsigned CWG1INPPS3 :1;
[; ;pic18f27k40.h: 3224: unsigned CWG1INPPS4 :1;
[; ;pic18f27k40.h: 3225: };
[; ;pic18f27k40.h: 3226: } CWG1PPSbits_t;
[; ;pic18f27k40.h: 3227: extern volatile CWG1PPSbits_t CWG1PPSbits __at(0xEB1);
[; ;pic18f27k40.h: 3300: typedef union {
[; ;pic18f27k40.h: 3301: struct {
[; ;pic18f27k40.h: 3302: unsigned PIN :3;
[; ;pic18f27k40.h: 3303: unsigned PORT :2;
[; ;pic18f27k40.h: 3304: };
[; ;pic18f27k40.h: 3305: struct {
[; ;pic18f27k40.h: 3306: unsigned CWGINPPS :5;
[; ;pic18f27k40.h: 3307: };
[; ;pic18f27k40.h: 3308: struct {
[; ;pic18f27k40.h: 3309: unsigned CWGINPPS0 :1;
[; ;pic18f27k40.h: 3310: unsigned CWGINPPS1 :1;
[; ;pic18f27k40.h: 3311: unsigned CWGINPPS2 :1;
[; ;pic18f27k40.h: 3312: unsigned CWGINPPS3 :1;
[; ;pic18f27k40.h: 3313: unsigned CWGINPPS4 :1;
[; ;pic18f27k40.h: 3314: };
[; ;pic18f27k40.h: 3315: struct {
[; ;pic18f27k40.h: 3316: unsigned CWG1INPPS :5;
[; ;pic18f27k40.h: 3317: };
[; ;pic18f27k40.h: 3318: struct {
[; ;pic18f27k40.h: 3319: unsigned CWG1INPPS0 :1;
[; ;pic18f27k40.h: 3320: unsigned CWG1INPPS1 :1;
[; ;pic18f27k40.h: 3321: unsigned CWG1INPPS2 :1;
[; ;pic18f27k40.h: 3322: unsigned CWG1INPPS3 :1;
[; ;pic18f27k40.h: 3323: unsigned CWG1INPPS4 :1;
[; ;pic18f27k40.h: 3324: };
[; ;pic18f27k40.h: 3325: } CWGINPPSbits_t;
[; ;pic18f27k40.h: 3326: extern volatile CWGINPPSbits_t CWGINPPSbits __at(0xEB1);
[; ;pic18f27k40.h: 3401: extern volatile unsigned char MDCARLPPS __at(0xEB2);
"3403
[; ;pic18f27k40.h: 3403: asm("MDCARLPPS equ 0EB2h");
[; <" MDCARLPPS equ 0EB2h ;# ">
[; ;pic18f27k40.h: 3406: typedef union {
[; ;pic18f27k40.h: 3407: struct {
[; ;pic18f27k40.h: 3408: unsigned PIN :3;
[; ;pic18f27k40.h: 3409: unsigned PORT :2;
[; ;pic18f27k40.h: 3410: };
[; ;pic18f27k40.h: 3411: struct {
[; ;pic18f27k40.h: 3412: unsigned MDCARLPPS :5;
[; ;pic18f27k40.h: 3413: };
[; ;pic18f27k40.h: 3414: struct {
[; ;pic18f27k40.h: 3415: unsigned MDCARLPPS0 :1;
[; ;pic18f27k40.h: 3416: unsigned MDCARLPPS1 :1;
[; ;pic18f27k40.h: 3417: unsigned MDCARLPPS2 :1;
[; ;pic18f27k40.h: 3418: unsigned MDCARLPPS3 :1;
[; ;pic18f27k40.h: 3419: unsigned MDCARLPPS4 :1;
[; ;pic18f27k40.h: 3420: };
[; ;pic18f27k40.h: 3421: } MDCARLPPSbits_t;
[; ;pic18f27k40.h: 3422: extern volatile MDCARLPPSbits_t MDCARLPPSbits __at(0xEB2);
[; ;pic18f27k40.h: 3467: extern volatile unsigned char MDCARHPPS __at(0xEB3);
"3469
[; ;pic18f27k40.h: 3469: asm("MDCARHPPS equ 0EB3h");
[; <" MDCARHPPS equ 0EB3h ;# ">
[; ;pic18f27k40.h: 3472: typedef union {
[; ;pic18f27k40.h: 3473: struct {
[; ;pic18f27k40.h: 3474: unsigned PIN :3;
[; ;pic18f27k40.h: 3475: unsigned PORT :2;
[; ;pic18f27k40.h: 3476: };
[; ;pic18f27k40.h: 3477: struct {
[; ;pic18f27k40.h: 3478: unsigned MDCARHPPS :5;
[; ;pic18f27k40.h: 3479: };
[; ;pic18f27k40.h: 3480: struct {
[; ;pic18f27k40.h: 3481: unsigned MDCARHPPS0 :1;
[; ;pic18f27k40.h: 3482: unsigned MDCARHPPS1 :1;
[; ;pic18f27k40.h: 3483: unsigned MDCARHPPS2 :1;
[; ;pic18f27k40.h: 3484: unsigned MDCARHPPS3 :1;
[; ;pic18f27k40.h: 3485: unsigned MDCARHPPS4 :1;
[; ;pic18f27k40.h: 3486: };
[; ;pic18f27k40.h: 3487: } MDCARHPPSbits_t;
[; ;pic18f27k40.h: 3488: extern volatile MDCARHPPSbits_t MDCARHPPSbits __at(0xEB3);
[; ;pic18f27k40.h: 3533: extern volatile unsigned char MDSRCPPS __at(0xEB4);
"3535
[; ;pic18f27k40.h: 3535: asm("MDSRCPPS equ 0EB4h");
[; <" MDSRCPPS equ 0EB4h ;# ">
[; ;pic18f27k40.h: 3538: typedef union {
[; ;pic18f27k40.h: 3539: struct {
[; ;pic18f27k40.h: 3540: unsigned PIN :3;
[; ;pic18f27k40.h: 3541: unsigned PORT :2;
[; ;pic18f27k40.h: 3542: };
[; ;pic18f27k40.h: 3543: struct {
[; ;pic18f27k40.h: 3544: unsigned MDSRCPPS :5;
[; ;pic18f27k40.h: 3545: };
[; ;pic18f27k40.h: 3546: struct {
[; ;pic18f27k40.h: 3547: unsigned MDSRCPPS0 :1;
[; ;pic18f27k40.h: 3548: unsigned MDSRCPPS1 :1;
[; ;pic18f27k40.h: 3549: unsigned MDSRCPPS2 :1;
[; ;pic18f27k40.h: 3550: unsigned MDSRCPPS3 :1;
[; ;pic18f27k40.h: 3551: unsigned MDSRCPPS4 :1;
[; ;pic18f27k40.h: 3552: };
[; ;pic18f27k40.h: 3553: } MDSRCPPSbits_t;
[; ;pic18f27k40.h: 3554: extern volatile MDSRCPPSbits_t MDSRCPPSbits __at(0xEB4);
[; ;pic18f27k40.h: 3599: extern volatile unsigned char RX1PPS __at(0xEB5);
"3601
[; ;pic18f27k40.h: 3601: asm("RX1PPS equ 0EB5h");
[; <" RX1PPS equ 0EB5h ;# ">
[; ;pic18f27k40.h: 3604: extern volatile unsigned char RXPPS __at(0xEB5);
"3606
[; ;pic18f27k40.h: 3606: asm("RXPPS equ 0EB5h");
[; <" RXPPS equ 0EB5h ;# ">
[; ;pic18f27k40.h: 3609: typedef union {
[; ;pic18f27k40.h: 3610: struct {
[; ;pic18f27k40.h: 3611: unsigned PIN :3;
[; ;pic18f27k40.h: 3612: unsigned PORT :2;
[; ;pic18f27k40.h: 3613: };
[; ;pic18f27k40.h: 3614: struct {
[; ;pic18f27k40.h: 3615: unsigned RXPPS :5;
[; ;pic18f27k40.h: 3616: };
[; ;pic18f27k40.h: 3617: } RX1PPSbits_t;
[; ;pic18f27k40.h: 3618: extern volatile RX1PPSbits_t RX1PPSbits __at(0xEB5);
[; ;pic18f27k40.h: 3636: typedef union {
[; ;pic18f27k40.h: 3637: struct {
[; ;pic18f27k40.h: 3638: unsigned PIN :3;
[; ;pic18f27k40.h: 3639: unsigned PORT :2;
[; ;pic18f27k40.h: 3640: };
[; ;pic18f27k40.h: 3641: struct {
[; ;pic18f27k40.h: 3642: unsigned RXPPS :5;
[; ;pic18f27k40.h: 3643: };
[; ;pic18f27k40.h: 3644: } RXPPSbits_t;
[; ;pic18f27k40.h: 3645: extern volatile RXPPSbits_t RXPPSbits __at(0xEB5);
[; ;pic18f27k40.h: 3665: extern volatile unsigned char CK1PPS __at(0xEB6);
"3667
[; ;pic18f27k40.h: 3667: asm("CK1PPS equ 0EB6h");
[; <" CK1PPS equ 0EB6h ;# ">
[; ;pic18f27k40.h: 3670: extern volatile unsigned char TX1PPS __at(0xEB6);
"3672
[; ;pic18f27k40.h: 3672: asm("TX1PPS equ 0EB6h");
[; <" TX1PPS equ 0EB6h ;# ">
[; ;pic18f27k40.h: 3674: extern volatile unsigned char CKPPS __at(0xEB6);
"3676
[; ;pic18f27k40.h: 3676: asm("CKPPS equ 0EB6h");
[; <" CKPPS equ 0EB6h ;# ">
[; ;pic18f27k40.h: 3678: extern volatile unsigned char TXPPS __at(0xEB6);
"3680
[; ;pic18f27k40.h: 3680: asm("TXPPS equ 0EB6h");
[; <" TXPPS equ 0EB6h ;# ">
[; ;pic18f27k40.h: 3683: typedef union {
[; ;pic18f27k40.h: 3684: struct {
[; ;pic18f27k40.h: 3685: unsigned PIN :3;
[; ;pic18f27k40.h: 3686: unsigned PORT :2;
[; ;pic18f27k40.h: 3687: };
[; ;pic18f27k40.h: 3688: struct {
[; ;pic18f27k40.h: 3689: unsigned TXPPS :5;
[; ;pic18f27k40.h: 3690: };
[; ;pic18f27k40.h: 3691: } CK1PPSbits_t;
[; ;pic18f27k40.h: 3692: extern volatile CK1PPSbits_t CK1PPSbits __at(0xEB6);
[; ;pic18f27k40.h: 3710: typedef union {
[; ;pic18f27k40.h: 3711: struct {
[; ;pic18f27k40.h: 3712: unsigned PIN :3;
[; ;pic18f27k40.h: 3713: unsigned PORT :2;
[; ;pic18f27k40.h: 3714: };
[; ;pic18f27k40.h: 3715: struct {
[; ;pic18f27k40.h: 3716: unsigned TXPPS :5;
[; ;pic18f27k40.h: 3717: };
[; ;pic18f27k40.h: 3718: } TX1PPSbits_t;
[; ;pic18f27k40.h: 3719: extern volatile TX1PPSbits_t TX1PPSbits __at(0xEB6);
[; ;pic18f27k40.h: 3736: typedef union {
[; ;pic18f27k40.h: 3737: struct {
[; ;pic18f27k40.h: 3738: unsigned PIN :3;
[; ;pic18f27k40.h: 3739: unsigned PORT :2;
[; ;pic18f27k40.h: 3740: };
[; ;pic18f27k40.h: 3741: struct {
[; ;pic18f27k40.h: 3742: unsigned TXPPS :5;
[; ;pic18f27k40.h: 3743: };
[; ;pic18f27k40.h: 3744: } CKPPSbits_t;
[; ;pic18f27k40.h: 3745: extern volatile CKPPSbits_t CKPPSbits __at(0xEB6);
[; ;pic18f27k40.h: 3762: typedef union {
[; ;pic18f27k40.h: 3763: struct {
[; ;pic18f27k40.h: 3764: unsigned PIN :3;
[; ;pic18f27k40.h: 3765: unsigned PORT :2;
[; ;pic18f27k40.h: 3766: };
[; ;pic18f27k40.h: 3767: struct {
[; ;pic18f27k40.h: 3768: unsigned TXPPS :5;
[; ;pic18f27k40.h: 3769: };
[; ;pic18f27k40.h: 3770: } TXPPSbits_t;
[; ;pic18f27k40.h: 3771: extern volatile TXPPSbits_t TXPPSbits __at(0xEB6);
[; ;pic18f27k40.h: 3791: extern volatile unsigned char SSP1CLKPPS __at(0xEB7);
"3793
[; ;pic18f27k40.h: 3793: asm("SSP1CLKPPS equ 0EB7h");
[; <" SSP1CLKPPS equ 0EB7h ;# ">
[; ;pic18f27k40.h: 3796: extern volatile unsigned char SSPCLKPPS __at(0xEB7);
"3798
[; ;pic18f27k40.h: 3798: asm("SSPCLKPPS equ 0EB7h");
[; <" SSPCLKPPS equ 0EB7h ;# ">
[; ;pic18f27k40.h: 3801: typedef union {
[; ;pic18f27k40.h: 3802: struct {
[; ;pic18f27k40.h: 3803: unsigned PIN :3;
[; ;pic18f27k40.h: 3804: unsigned PORT :2;
[; ;pic18f27k40.h: 3805: };
[; ;pic18f27k40.h: 3806: struct {
[; ;pic18f27k40.h: 3807: unsigned SSPCLKPPS :5;
[; ;pic18f27k40.h: 3808: };
[; ;pic18f27k40.h: 3809: } SSP1CLKPPSbits_t;
[; ;pic18f27k40.h: 3810: extern volatile SSP1CLKPPSbits_t SSP1CLKPPSbits __at(0xEB7);
[; ;pic18f27k40.h: 3828: typedef union {
[; ;pic18f27k40.h: 3829: struct {
[; ;pic18f27k40.h: 3830: unsigned PIN :3;
[; ;pic18f27k40.h: 3831: unsigned PORT :2;
[; ;pic18f27k40.h: 3832: };
[; ;pic18f27k40.h: 3833: struct {
[; ;pic18f27k40.h: 3834: unsigned SSPCLKPPS :5;
[; ;pic18f27k40.h: 3835: };
[; ;pic18f27k40.h: 3836: } SSPCLKPPSbits_t;
[; ;pic18f27k40.h: 3837: extern volatile SSPCLKPPSbits_t SSPCLKPPSbits __at(0xEB7);
[; ;pic18f27k40.h: 3857: extern volatile unsigned char SSP1DATPPS __at(0xEB8);
"3859
[; ;pic18f27k40.h: 3859: asm("SSP1DATPPS equ 0EB8h");
[; <" SSP1DATPPS equ 0EB8h ;# ">
[; ;pic18f27k40.h: 3862: extern volatile unsigned char SSPDATPPS __at(0xEB8);
"3864
[; ;pic18f27k40.h: 3864: asm("SSPDATPPS equ 0EB8h");
[; <" SSPDATPPS equ 0EB8h ;# ">
[; ;pic18f27k40.h: 3867: typedef union {
[; ;pic18f27k40.h: 3868: struct {
[; ;pic18f27k40.h: 3869: unsigned PIN :3;
[; ;pic18f27k40.h: 3870: unsigned PORT :2;
[; ;pic18f27k40.h: 3871: };
[; ;pic18f27k40.h: 3872: struct {
[; ;pic18f27k40.h: 3873: unsigned SSPDATPPS :5;
[; ;pic18f27k40.h: 3874: };
[; ;pic18f27k40.h: 3875: } SSP1DATPPSbits_t;
[; ;pic18f27k40.h: 3876: extern volatile SSP1DATPPSbits_t SSP1DATPPSbits __at(0xEB8);
[; ;pic18f27k40.h: 3894: typedef union {
[; ;pic18f27k40.h: 3895: struct {
[; ;pic18f27k40.h: 3896: unsigned PIN :3;
[; ;pic18f27k40.h: 3897: unsigned PORT :2;
[; ;pic18f27k40.h: 3898: };
[; ;pic18f27k40.h: 3899: struct {
[; ;pic18f27k40.h: 3900: unsigned SSPDATPPS :5;
[; ;pic18f27k40.h: 3901: };
[; ;pic18f27k40.h: 3902: } SSPDATPPSbits_t;
[; ;pic18f27k40.h: 3903: extern volatile SSPDATPPSbits_t SSPDATPPSbits __at(0xEB8);
[; ;pic18f27k40.h: 3923: extern volatile unsigned char SSP1SSPPS __at(0xEB9);
"3925
[; ;pic18f27k40.h: 3925: asm("SSP1SSPPS equ 0EB9h");
[; <" SSP1SSPPS equ 0EB9h ;# ">
[; ;pic18f27k40.h: 3928: extern volatile unsigned char SSPSSPPS __at(0xEB9);
"3930
[; ;pic18f27k40.h: 3930: asm("SSPSSPPS equ 0EB9h");
[; <" SSPSSPPS equ 0EB9h ;# ">
[; ;pic18f27k40.h: 3933: typedef union {
[; ;pic18f27k40.h: 3934: struct {
[; ;pic18f27k40.h: 3935: unsigned PIN :3;
[; ;pic18f27k40.h: 3936: unsigned PORT :2;
[; ;pic18f27k40.h: 3937: };
[; ;pic18f27k40.h: 3938: struct {
[; ;pic18f27k40.h: 3939: unsigned SSPSSPPS :5;
[; ;pic18f27k40.h: 3940: };
[; ;pic18f27k40.h: 3941: } SSP1SSPPSbits_t;
[; ;pic18f27k40.h: 3942: extern volatile SSP1SSPPSbits_t SSP1SSPPSbits __at(0xEB9);
[; ;pic18f27k40.h: 3960: typedef union {
[; ;pic18f27k40.h: 3961: struct {
[; ;pic18f27k40.h: 3962: unsigned PIN :3;
[; ;pic18f27k40.h: 3963: unsigned PORT :2;
[; ;pic18f27k40.h: 3964: };
[; ;pic18f27k40.h: 3965: struct {
[; ;pic18f27k40.h: 3966: unsigned SSPSSPPS :5;
[; ;pic18f27k40.h: 3967: };
[; ;pic18f27k40.h: 3968: } SSPSSPPSbits_t;
[; ;pic18f27k40.h: 3969: extern volatile SSPSSPPSbits_t SSPSSPPSbits __at(0xEB9);
[; ;pic18f27k40.h: 3989: extern volatile unsigned char IPR0 __at(0xEBA);
"3991
[; ;pic18f27k40.h: 3991: asm("IPR0 equ 0EBAh");
[; <" IPR0 equ 0EBAh ;# ">
[; ;pic18f27k40.h: 3994: typedef union {
[; ;pic18f27k40.h: 3995: struct {
[; ;pic18f27k40.h: 3996: unsigned INT0IP :1;
[; ;pic18f27k40.h: 3997: unsigned INT1IP :1;
[; ;pic18f27k40.h: 3998: unsigned INT2IP :1;
[; ;pic18f27k40.h: 3999: unsigned :1;
[; ;pic18f27k40.h: 4000: unsigned IOCIP :1;
[; ;pic18f27k40.h: 4001: unsigned TMR0IP :1;
[; ;pic18f27k40.h: 4002: };
[; ;pic18f27k40.h: 4003: } IPR0bits_t;
[; ;pic18f27k40.h: 4004: extern volatile IPR0bits_t IPR0bits __at(0xEBA);
[; ;pic18f27k40.h: 4034: extern volatile unsigned char IPR1 __at(0xEBB);
"4036
[; ;pic18f27k40.h: 4036: asm("IPR1 equ 0EBBh");
[; <" IPR1 equ 0EBBh ;# ">
[; ;pic18f27k40.h: 4039: typedef union {
[; ;pic18f27k40.h: 4040: struct {
[; ;pic18f27k40.h: 4041: unsigned ADIP :1;
[; ;pic18f27k40.h: 4042: unsigned ADTIP :1;
[; ;pic18f27k40.h: 4043: unsigned :4;
[; ;pic18f27k40.h: 4044: unsigned CSWIP :1;
[; ;pic18f27k40.h: 4045: unsigned OSCFIP :1;
[; ;pic18f27k40.h: 4046: };
[; ;pic18f27k40.h: 4047: struct {
[; ;pic18f27k40.h: 4048: unsigned :7;
[; ;pic18f27k40.h: 4049: unsigned PSPIP :1;
[; ;pic18f27k40.h: 4050: };
[; ;pic18f27k40.h: 4051: } IPR1bits_t;
[; ;pic18f27k40.h: 4052: extern volatile IPR1bits_t IPR1bits __at(0xEBB);
[; ;pic18f27k40.h: 4082: extern volatile unsigned char IPR2 __at(0xEBC);
"4084
[; ;pic18f27k40.h: 4084: asm("IPR2 equ 0EBCh");
[; <" IPR2 equ 0EBCh ;# ">
[; ;pic18f27k40.h: 4087: typedef union {
[; ;pic18f27k40.h: 4088: struct {
[; ;pic18f27k40.h: 4089: unsigned C1IP :1;
[; ;pic18f27k40.h: 4090: unsigned C2IP :1;
[; ;pic18f27k40.h: 4091: unsigned :4;
[; ;pic18f27k40.h: 4092: unsigned ZCDIP :1;
[; ;pic18f27k40.h: 4093: unsigned HLVDIP :1;
[; ;pic18f27k40.h: 4094: };
[; ;pic18f27k40.h: 4095: struct {
[; ;pic18f27k40.h: 4096: unsigned :6;
[; ;pic18f27k40.h: 4097: unsigned CMIP :1;
[; ;pic18f27k40.h: 4098: };
[; ;pic18f27k40.h: 4099: } IPR2bits_t;
[; ;pic18f27k40.h: 4100: extern volatile IPR2bits_t IPR2bits __at(0xEBC);
[; ;pic18f27k40.h: 4130: extern volatile unsigned char IPR3 __at(0xEBD);
"4132
[; ;pic18f27k40.h: 4132: asm("IPR3 equ 0EBDh");
[; <" IPR3 equ 0EBDh ;# ">
[; ;pic18f27k40.h: 4135: typedef union {
[; ;pic18f27k40.h: 4136: struct {
[; ;pic18f27k40.h: 4137: unsigned SSP1IP :1;
[; ;pic18f27k40.h: 4138: unsigned BCL1IP :1;
[; ;pic18f27k40.h: 4139: unsigned SSP2IP :1;
[; ;pic18f27k40.h: 4140: unsigned BCL2IP :1;
[; ;pic18f27k40.h: 4141: unsigned TX1IP :1;
[; ;pic18f27k40.h: 4142: unsigned RC1IP :1;
[; ;pic18f27k40.h: 4143: unsigned TX2IP :1;
[; ;pic18f27k40.h: 4144: unsigned RC2IP :1;
[; ;pic18f27k40.h: 4145: };
[; ;pic18f27k40.h: 4146: struct {
[; ;pic18f27k40.h: 4147: unsigned :1;
[; ;pic18f27k40.h: 4148: unsigned RXBNIP :1;
[; ;pic18f27k40.h: 4149: unsigned :2;
[; ;pic18f27k40.h: 4150: unsigned TXBNIP :1;
[; ;pic18f27k40.h: 4151: };
[; ;pic18f27k40.h: 4152: } IPR3bits_t;
[; ;pic18f27k40.h: 4153: extern volatile IPR3bits_t IPR3bits __at(0xEBD);
[; ;pic18f27k40.h: 4208: extern volatile unsigned char IPR4 __at(0xEBE);
"4210
[; ;pic18f27k40.h: 4210: asm("IPR4 equ 0EBEh");
[; <" IPR4 equ 0EBEh ;# ">
[; ;pic18f27k40.h: 4213: typedef union {
[; ;pic18f27k40.h: 4214: struct {
[; ;pic18f27k40.h: 4215: unsigned TMR1IP :1;
[; ;pic18f27k40.h: 4216: unsigned TMR2IP :1;
[; ;pic18f27k40.h: 4217: unsigned TMR3IP :1;
[; ;pic18f27k40.h: 4218: unsigned TMR4IP :1;
[; ;pic18f27k40.h: 4219: unsigned TMR5IP :1;
[; ;pic18f27k40.h: 4220: unsigned TMR6IP :1;
[; ;pic18f27k40.h: 4221: };
[; ;pic18f27k40.h: 4222: struct {
[; ;pic18f27k40.h: 4223: unsigned CCIP3IP :1;
[; ;pic18f27k40.h: 4224: };
[; ;pic18f27k40.h: 4225: } IPR4bits_t;
[; ;pic18f27k40.h: 4226: extern volatile IPR4bits_t IPR4bits __at(0xEBE);
[; ;pic18f27k40.h: 4266: extern volatile unsigned char IPR5 __at(0xEBF);
"4268
[; ;pic18f27k40.h: 4268: asm("IPR5 equ 0EBFh");
[; <" IPR5 equ 0EBFh ;# ">
[; ;pic18f27k40.h: 4271: typedef union {
[; ;pic18f27k40.h: 4272: struct {
[; ;pic18f27k40.h: 4273: unsigned TMR1GIP :1;
[; ;pic18f27k40.h: 4274: unsigned TMR3GIP :1;
[; ;pic18f27k40.h: 4275: unsigned TMR5GIP :1;
[; ;pic18f27k40.h: 4276: };
[; ;pic18f27k40.h: 4277: struct {
[; ;pic18f27k40.h: 4278: unsigned CCH05 :1;
[; ;pic18f27k40.h: 4279: unsigned CCH15 :1;
[; ;pic18f27k40.h: 4280: };
[; ;pic18f27k40.h: 4281: } IPR5bits_t;
[; ;pic18f27k40.h: 4282: extern volatile IPR5bits_t IPR5bits __at(0xEBF);
[; ;pic18f27k40.h: 4312: extern volatile unsigned char IPR6 __at(0xEC0);
"4314
[; ;pic18f27k40.h: 4314: asm("IPR6 equ 0EC0h");
[; <" IPR6 equ 0EC0h ;# ">
[; ;pic18f27k40.h: 4317: typedef union {
[; ;pic18f27k40.h: 4318: struct {
[; ;pic18f27k40.h: 4319: unsigned CCP1IP :1;
[; ;pic18f27k40.h: 4320: unsigned CCP2IP :1;
[; ;pic18f27k40.h: 4321: };
[; ;pic18f27k40.h: 4322: } IPR6bits_t;
[; ;pic18f27k40.h: 4323: extern volatile IPR6bits_t IPR6bits __at(0xEC0);
[; ;pic18f27k40.h: 4338: extern volatile unsigned char IPR7 __at(0xEC1);
"4340
[; ;pic18f27k40.h: 4340: asm("IPR7 equ 0EC1h");
[; <" IPR7 equ 0EC1h ;# ">
[; ;pic18f27k40.h: 4343: typedef union {
[; ;pic18f27k40.h: 4344: struct {
[; ;pic18f27k40.h: 4345: unsigned CWGIP :1;
[; ;pic18f27k40.h: 4346: unsigned :4;
[; ;pic18f27k40.h: 4347: unsigned NVMIP :1;
[; ;pic18f27k40.h: 4348: unsigned CRCIP :1;
[; ;pic18f27k40.h: 4349: unsigned SCANIP :1;
[; ;pic18f27k40.h: 4350: };
[; ;pic18f27k40.h: 4351: struct {
[; ;pic18f27k40.h: 4352: unsigned CWG1IP :1;
[; ;pic18f27k40.h: 4353: };
[; ;pic18f27k40.h: 4354: } IPR7bits_t;
[; ;pic18f27k40.h: 4355: extern volatile IPR7bits_t IPR7bits __at(0xEC1);
[; ;pic18f27k40.h: 4385: extern volatile unsigned char PIE0 __at(0xEC2);
"4387
[; ;pic18f27k40.h: 4387: asm("PIE0 equ 0EC2h");
[; <" PIE0 equ 0EC2h ;# ">
[; ;pic18f27k40.h: 4390: typedef union {
[; ;pic18f27k40.h: 4391: struct {
[; ;pic18f27k40.h: 4392: unsigned INT0IE :1;
[; ;pic18f27k40.h: 4393: unsigned INT1IE :1;
[; ;pic18f27k40.h: 4394: unsigned INT2IE :1;
[; ;pic18f27k40.h: 4395: unsigned :1;
[; ;pic18f27k40.h: 4396: unsigned IOCIE :1;
[; ;pic18f27k40.h: 4397: unsigned TMR0IE :1;
[; ;pic18f27k40.h: 4398: };
[; ;pic18f27k40.h: 4399: } PIE0bits_t;
[; ;pic18f27k40.h: 4400: extern volatile PIE0bits_t PIE0bits __at(0xEC2);
[; ;pic18f27k40.h: 4430: extern volatile unsigned char PIE1 __at(0xEC3);
"4432
[; ;pic18f27k40.h: 4432: asm("PIE1 equ 0EC3h");
[; <" PIE1 equ 0EC3h ;# ">
[; ;pic18f27k40.h: 4435: typedef union {
[; ;pic18f27k40.h: 4436: struct {
[; ;pic18f27k40.h: 4437: unsigned ADIE :1;
[; ;pic18f27k40.h: 4438: unsigned ADTIE :1;
[; ;pic18f27k40.h: 4439: unsigned :4;
[; ;pic18f27k40.h: 4440: unsigned CSWIE :1;
[; ;pic18f27k40.h: 4441: unsigned OSCFIE :1;
[; ;pic18f27k40.h: 4442: };
[; ;pic18f27k40.h: 4443: struct {
[; ;pic18f27k40.h: 4444: unsigned :7;
[; ;pic18f27k40.h: 4445: unsigned PSPIE :1;
[; ;pic18f27k40.h: 4446: };
[; ;pic18f27k40.h: 4447: } PIE1bits_t;
[; ;pic18f27k40.h: 4448: extern volatile PIE1bits_t PIE1bits __at(0xEC3);
[; ;pic18f27k40.h: 4478: extern volatile unsigned char PIE2 __at(0xEC4);
"4480
[; ;pic18f27k40.h: 4480: asm("PIE2 equ 0EC4h");
[; <" PIE2 equ 0EC4h ;# ">
[; ;pic18f27k40.h: 4483: typedef union {
[; ;pic18f27k40.h: 4484: struct {
[; ;pic18f27k40.h: 4485: unsigned C1IE :1;
[; ;pic18f27k40.h: 4486: unsigned C2IE :1;
[; ;pic18f27k40.h: 4487: unsigned :4;
[; ;pic18f27k40.h: 4488: unsigned ZCDIE :1;
[; ;pic18f27k40.h: 4489: unsigned HLVDIE :1;
[; ;pic18f27k40.h: 4490: };
[; ;pic18f27k40.h: 4491: struct {
[; ;pic18f27k40.h: 4492: unsigned :6;
[; ;pic18f27k40.h: 4493: unsigned CMIE :1;
[; ;pic18f27k40.h: 4494: };
[; ;pic18f27k40.h: 4495: } PIE2bits_t;
[; ;pic18f27k40.h: 4496: extern volatile PIE2bits_t PIE2bits __at(0xEC4);
[; ;pic18f27k40.h: 4526: extern volatile unsigned char PIE3 __at(0xEC5);
"4528
[; ;pic18f27k40.h: 4528: asm("PIE3 equ 0EC5h");
[; <" PIE3 equ 0EC5h ;# ">
[; ;pic18f27k40.h: 4531: typedef union {
[; ;pic18f27k40.h: 4532: struct {
[; ;pic18f27k40.h: 4533: unsigned SSP1IE :1;
[; ;pic18f27k40.h: 4534: unsigned BCL1IE :1;
[; ;pic18f27k40.h: 4535: unsigned SSP2IE :1;
[; ;pic18f27k40.h: 4536: unsigned BCL2IE :1;
[; ;pic18f27k40.h: 4537: unsigned TX1IE :1;
[; ;pic18f27k40.h: 4538: unsigned RC1IE :1;
[; ;pic18f27k40.h: 4539: unsigned TX2IE :1;
[; ;pic18f27k40.h: 4540: unsigned RC2IE :1;
[; ;pic18f27k40.h: 4541: };
[; ;pic18f27k40.h: 4542: struct {
[; ;pic18f27k40.h: 4543: unsigned RXB0IE :1;
[; ;pic18f27k40.h: 4544: unsigned RXB1IE :1;
[; ;pic18f27k40.h: 4545: unsigned TXB0IE :1;
[; ;pic18f27k40.h: 4546: unsigned TXB1IE :1;
[; ;pic18f27k40.h: 4547: unsigned TXB2IE :1;
[; ;pic18f27k40.h: 4548: };
[; ;pic18f27k40.h: 4549: struct {
[; ;pic18f27k40.h: 4550: unsigned :1;
[; ;pic18f27k40.h: 4551: unsigned RXBNIE :1;
[; ;pic18f27k40.h: 4552: unsigned :2;
[; ;pic18f27k40.h: 4553: unsigned TXBNIE :1;
[; ;pic18f27k40.h: 4554: };
[; ;pic18f27k40.h: 4555: } PIE3bits_t;
[; ;pic18f27k40.h: 4556: extern volatile PIE3bits_t PIE3bits __at(0xEC5);
[; ;pic18f27k40.h: 4636: extern volatile unsigned char PIE4 __at(0xEC6);
"4638
[; ;pic18f27k40.h: 4638: asm("PIE4 equ 0EC6h");
[; <" PIE4 equ 0EC6h ;# ">
[; ;pic18f27k40.h: 4641: typedef union {
[; ;pic18f27k40.h: 4642: struct {
[; ;pic18f27k40.h: 4643: unsigned TMR1IE :1;
[; ;pic18f27k40.h: 4644: unsigned TMR2IE :1;
[; ;pic18f27k40.h: 4645: unsigned TMR3IE :1;
[; ;pic18f27k40.h: 4646: unsigned TMR4IE :1;
[; ;pic18f27k40.h: 4647: unsigned TMR5IE :1;
[; ;pic18f27k40.h: 4648: unsigned TMR6IE :1;
[; ;pic18f27k40.h: 4649: };
[; ;pic18f27k40.h: 4650: } PIE4bits_t;
[; ;pic18f27k40.h: 4651: extern volatile PIE4bits_t PIE4bits __at(0xEC6);
[; ;pic18f27k40.h: 4686: extern volatile unsigned char PIE5 __at(0xEC7);
"4688
[; ;pic18f27k40.h: 4688: asm("PIE5 equ 0EC7h");
[; <" PIE5 equ 0EC7h ;# ">
[; ;pic18f27k40.h: 4691: typedef union {
[; ;pic18f27k40.h: 4692: struct {
[; ;pic18f27k40.h: 4693: unsigned TMR1GIE :1;
[; ;pic18f27k40.h: 4694: unsigned TMR3GIE :1;
[; ;pic18f27k40.h: 4695: unsigned TMR5GIE :1;
[; ;pic18f27k40.h: 4696: };
[; ;pic18f27k40.h: 4697: } PIE5bits_t;
[; ;pic18f27k40.h: 4698: extern volatile PIE5bits_t PIE5bits __at(0xEC7);
[; ;pic18f27k40.h: 4718: extern volatile unsigned char PIE6 __at(0xEC8);
"4720
[; ;pic18f27k40.h: 4720: asm("PIE6 equ 0EC8h");
[; <" PIE6 equ 0EC8h ;# ">
[; ;pic18f27k40.h: 4723: typedef union {
[; ;pic18f27k40.h: 4724: struct {
[; ;pic18f27k40.h: 4725: unsigned CCP1IE :1;
[; ;pic18f27k40.h: 4726: unsigned CCP2IE :1;
[; ;pic18f27k40.h: 4727: };
[; ;pic18f27k40.h: 4728: } PIE6bits_t;
[; ;pic18f27k40.h: 4729: extern volatile PIE6bits_t PIE6bits __at(0xEC8);
[; ;pic18f27k40.h: 4744: extern volatile unsigned char PIE7 __at(0xEC9);
"4746
[; ;pic18f27k40.h: 4746: asm("PIE7 equ 0EC9h");
[; <" PIE7 equ 0EC9h ;# ">
[; ;pic18f27k40.h: 4749: typedef union {
[; ;pic18f27k40.h: 4750: struct {
[; ;pic18f27k40.h: 4751: unsigned CWGIE :1;
[; ;pic18f27k40.h: 4752: unsigned :4;
[; ;pic18f27k40.h: 4753: unsigned NVMIE :1;
[; ;pic18f27k40.h: 4754: unsigned CRCIE :1;
[; ;pic18f27k40.h: 4755: unsigned SCANIE :1;
[; ;pic18f27k40.h: 4756: };
[; ;pic18f27k40.h: 4757: struct {
[; ;pic18f27k40.h: 4758: unsigned CWG1IE :1;
[; ;pic18f27k40.h: 4759: };
[; ;pic18f27k40.h: 4760: } PIE7bits_t;
[; ;pic18f27k40.h: 4761: extern volatile PIE7bits_t PIE7bits __at(0xEC9);
[; ;pic18f27k40.h: 4791: extern volatile unsigned char PIR0 __at(0xECA);
"4793
[; ;pic18f27k40.h: 4793: asm("PIR0 equ 0ECAh");
[; <" PIR0 equ 0ECAh ;# ">
[; ;pic18f27k40.h: 4796: typedef union {
[; ;pic18f27k40.h: 4797: struct {
[; ;pic18f27k40.h: 4798: unsigned INT0IF :1;
[; ;pic18f27k40.h: 4799: unsigned INT1IF :1;
[; ;pic18f27k40.h: 4800: unsigned INT2IF :1;
[; ;pic18f27k40.h: 4801: unsigned :1;
[; ;pic18f27k40.h: 4802: unsigned IOCIF :1;
[; ;pic18f27k40.h: 4803: unsigned TMR0IF :1;
[; ;pic18f27k40.h: 4804: };
[; ;pic18f27k40.h: 4805: } PIR0bits_t;
[; ;pic18f27k40.h: 4806: extern volatile PIR0bits_t PIR0bits __at(0xECA);
[; ;pic18f27k40.h: 4836: extern volatile unsigned char PIR1 __at(0xECB);
"4838
[; ;pic18f27k40.h: 4838: asm("PIR1 equ 0ECBh");
[; <" PIR1 equ 0ECBh ;# ">
[; ;pic18f27k40.h: 4841: typedef union {
[; ;pic18f27k40.h: 4842: struct {
[; ;pic18f27k40.h: 4843: unsigned ADIF :1;
[; ;pic18f27k40.h: 4844: unsigned ADTIF :1;
[; ;pic18f27k40.h: 4845: unsigned :4;
[; ;pic18f27k40.h: 4846: unsigned CSWIF :1;
[; ;pic18f27k40.h: 4847: unsigned OSCFIF :1;
[; ;pic18f27k40.h: 4848: };
[; ;pic18f27k40.h: 4849: struct {
[; ;pic18f27k40.h: 4850: unsigned :7;
[; ;pic18f27k40.h: 4851: unsigned PSPIF :1;
[; ;pic18f27k40.h: 4852: };
[; ;pic18f27k40.h: 4853: } PIR1bits_t;
[; ;pic18f27k40.h: 4854: extern volatile PIR1bits_t PIR1bits __at(0xECB);
[; ;pic18f27k40.h: 4884: extern volatile unsigned char PIR2 __at(0xECC);
"4886
[; ;pic18f27k40.h: 4886: asm("PIR2 equ 0ECCh");
[; <" PIR2 equ 0ECCh ;# ">
[; ;pic18f27k40.h: 4889: typedef union {
[; ;pic18f27k40.h: 4890: struct {
[; ;pic18f27k40.h: 4891: unsigned C1IF :1;
[; ;pic18f27k40.h: 4892: unsigned C2IF :1;
[; ;pic18f27k40.h: 4893: unsigned :4;
[; ;pic18f27k40.h: 4894: unsigned ZCDIF :1;
[; ;pic18f27k40.h: 4895: unsigned HLVDIF :1;
[; ;pic18f27k40.h: 4896: };
[; ;pic18f27k40.h: 4897: struct {
[; ;pic18f27k40.h: 4898: unsigned :6;
[; ;pic18f27k40.h: 4899: unsigned CMIF :1;
[; ;pic18f27k40.h: 4900: };
[; ;pic18f27k40.h: 4901: } PIR2bits_t;
[; ;pic18f27k40.h: 4902: extern volatile PIR2bits_t PIR2bits __at(0xECC);
[; ;pic18f27k40.h: 4932: extern volatile unsigned char PIR3 __at(0xECD);
"4934
[; ;pic18f27k40.h: 4934: asm("PIR3 equ 0ECDh");
[; <" PIR3 equ 0ECDh ;# ">
[; ;pic18f27k40.h: 4937: typedef union {
[; ;pic18f27k40.h: 4938: struct {
[; ;pic18f27k40.h: 4939: unsigned SSP1IF :1;
[; ;pic18f27k40.h: 4940: unsigned BCL1IF :1;
[; ;pic18f27k40.h: 4941: unsigned SSP2IF :1;
[; ;pic18f27k40.h: 4942: unsigned BCL2IF :1;
[; ;pic18f27k40.h: 4943: unsigned TX1IF :1;
[; ;pic18f27k40.h: 4944: unsigned RC1IF :1;
[; ;pic18f27k40.h: 4945: unsigned TX2IF :1;
[; ;pic18f27k40.h: 4946: unsigned RC2IF :1;
[; ;pic18f27k40.h: 4947: };
[; ;pic18f27k40.h: 4948: struct {
[; ;pic18f27k40.h: 4949: unsigned :1;
[; ;pic18f27k40.h: 4950: unsigned RXBNIF :1;
[; ;pic18f27k40.h: 4951: unsigned :2;
[; ;pic18f27k40.h: 4952: unsigned TXBNIF :1;
[; ;pic18f27k40.h: 4953: };
[; ;pic18f27k40.h: 4954: } PIR3bits_t;
[; ;pic18f27k40.h: 4955: extern volatile PIR3bits_t PIR3bits __at(0xECD);
[; ;pic18f27k40.h: 5010: extern volatile unsigned char PIR4 __at(0xECE);
"5012
[; ;pic18f27k40.h: 5012: asm("PIR4 equ 0ECEh");
[; <" PIR4 equ 0ECEh ;# ">
[; ;pic18f27k40.h: 5015: typedef union {
[; ;pic18f27k40.h: 5016: struct {
[; ;pic18f27k40.h: 5017: unsigned TMR1IF :1;
[; ;pic18f27k40.h: 5018: unsigned TMR2IF :1;
[; ;pic18f27k40.h: 5019: unsigned TMR3IF :1;
[; ;pic18f27k40.h: 5020: unsigned TMR4IF :1;
[; ;pic18f27k40.h: 5021: unsigned TMR5IF :1;
[; ;pic18f27k40.h: 5022: unsigned TMR6IF :1;
[; ;pic18f27k40.h: 5023: };
[; ;pic18f27k40.h: 5024: } PIR4bits_t;
[; ;pic18f27k40.h: 5025: extern volatile PIR4bits_t PIR4bits __at(0xECE);
[; ;pic18f27k40.h: 5060: extern volatile unsigned char PIR5 __at(0xECF);
"5062
[; ;pic18f27k40.h: 5062: asm("PIR5 equ 0ECFh");
[; <" PIR5 equ 0ECFh ;# ">
[; ;pic18f27k40.h: 5065: typedef union {
[; ;pic18f27k40.h: 5066: struct {
[; ;pic18f27k40.h: 5067: unsigned TMR1GIF :1;
[; ;pic18f27k40.h: 5068: unsigned TMR3GIF :1;
[; ;pic18f27k40.h: 5069: unsigned TMR5GIF :1;
[; ;pic18f27k40.h: 5070: };
[; ;pic18f27k40.h: 5071: } PIR5bits_t;
[; ;pic18f27k40.h: 5072: extern volatile PIR5bits_t PIR5bits __at(0xECF);
[; ;pic18f27k40.h: 5092: extern volatile unsigned char PIR6 __at(0xED0);
"5094
[; ;pic18f27k40.h: 5094: asm("PIR6 equ 0ED0h");
[; <" PIR6 equ 0ED0h ;# ">
[; ;pic18f27k40.h: 5097: typedef union {
[; ;pic18f27k40.h: 5098: struct {
[; ;pic18f27k40.h: 5099: unsigned CCP1IF :1;
[; ;pic18f27k40.h: 5100: unsigned CCP2IF :1;
[; ;pic18f27k40.h: 5101: };
[; ;pic18f27k40.h: 5102: } PIR6bits_t;
[; ;pic18f27k40.h: 5103: extern volatile PIR6bits_t PIR6bits __at(0xED0);
[; ;pic18f27k40.h: 5118: extern volatile unsigned char PIR7 __at(0xED1);
"5120
[; ;pic18f27k40.h: 5120: asm("PIR7 equ 0ED1h");
[; <" PIR7 equ 0ED1h ;# ">
[; ;pic18f27k40.h: 5123: typedef union {
[; ;pic18f27k40.h: 5124: struct {
[; ;pic18f27k40.h: 5125: unsigned CWGIF :1;
[; ;pic18f27k40.h: 5126: unsigned :4;
[; ;pic18f27k40.h: 5127: unsigned NVMIF :1;
[; ;pic18f27k40.h: 5128: unsigned CRCIF :1;
[; ;pic18f27k40.h: 5129: unsigned SCANIF :1;
[; ;pic18f27k40.h: 5130: };
[; ;pic18f27k40.h: 5131: struct {
[; ;pic18f27k40.h: 5132: unsigned CWG1IF :1;
[; ;pic18f27k40.h: 5133: };
[; ;pic18f27k40.h: 5134: } PIR7bits_t;
[; ;pic18f27k40.h: 5135: extern volatile PIR7bits_t PIR7bits __at(0xED1);
[; ;pic18f27k40.h: 5165: extern volatile unsigned char WDTCON0 __at(0xED2);
"5167
[; ;pic18f27k40.h: 5167: asm("WDTCON0 equ 0ED2h");
[; <" WDTCON0 equ 0ED2h ;# ">
[; ;pic18f27k40.h: 5170: typedef union {
[; ;pic18f27k40.h: 5171: struct {
[; ;pic18f27k40.h: 5172: unsigned SEN :1;
[; ;pic18f27k40.h: 5173: unsigned WDTPS :5;
[; ;pic18f27k40.h: 5174: };
[; ;pic18f27k40.h: 5175: struct {
[; ;pic18f27k40.h: 5176: unsigned SWDTEN :1;
[; ;pic18f27k40.h: 5177: };
[; ;pic18f27k40.h: 5178: struct {
[; ;pic18f27k40.h: 5179: unsigned WDTSEN :1;
[; ;pic18f27k40.h: 5180: };
[; ;pic18f27k40.h: 5181: struct {
[; ;pic18f27k40.h: 5182: unsigned :1;
[; ;pic18f27k40.h: 5183: unsigned WDTPS0 :1;
[; ;pic18f27k40.h: 5184: unsigned WDTPS1 :1;
[; ;pic18f27k40.h: 5185: unsigned WDTPS2 :1;
[; ;pic18f27k40.h: 5186: unsigned WDTPS3 :1;
[; ;pic18f27k40.h: 5187: unsigned WDTPS4 :1;
[; ;pic18f27k40.h: 5188: };
[; ;pic18f27k40.h: 5189: } WDTCON0bits_t;
[; ;pic18f27k40.h: 5190: extern volatile WDTCON0bits_t WDTCON0bits __at(0xED2);
[; ;pic18f27k40.h: 5240: extern volatile unsigned char WDTCON1 __at(0xED3);
"5242
[; ;pic18f27k40.h: 5242: asm("WDTCON1 equ 0ED3h");
[; <" WDTCON1 equ 0ED3h ;# ">
[; ;pic18f27k40.h: 5245: typedef union {
[; ;pic18f27k40.h: 5246: struct {
[; ;pic18f27k40.h: 5247: unsigned WINDOW :3;
[; ;pic18f27k40.h: 5248: unsigned :1;
[; ;pic18f27k40.h: 5249: unsigned WDTCS :3;
[; ;pic18f27k40.h: 5250: };
[; ;pic18f27k40.h: 5251: struct {
[; ;pic18f27k40.h: 5252: unsigned WINDOW0 :1;
[; ;pic18f27k40.h: 5253: unsigned WINDOW1 :1;
[; ;pic18f27k40.h: 5254: unsigned WINDOW2 :1;
[; ;pic18f27k40.h: 5255: };
[; ;pic18f27k40.h: 5256: struct {
[; ;pic18f27k40.h: 5257: unsigned WDTWINDOW :3;
[; ;pic18f27k40.h: 5258: };
[; ;pic18f27k40.h: 5259: struct {
[; ;pic18f27k40.h: 5260: unsigned WDTWINDOW0 :1;
[; ;pic18f27k40.h: 5261: unsigned WDTWINDOW1 :1;
[; ;pic18f27k40.h: 5262: unsigned WDTWINDOW2 :1;
[; ;pic18f27k40.h: 5263: unsigned :1;
[; ;pic18f27k40.h: 5264: unsigned WDTCS0 :1;
[; ;pic18f27k40.h: 5265: unsigned WDTCS1 :1;
[; ;pic18f27k40.h: 5266: unsigned WDTCS2 :1;
[; ;pic18f27k40.h: 5267: };
[; ;pic18f27k40.h: 5268: } WDTCON1bits_t;
[; ;pic18f27k40.h: 5269: extern volatile WDTCON1bits_t WDTCON1bits __at(0xED3);
[; ;pic18f27k40.h: 5334: extern volatile unsigned char WDTPSL __at(0xED4);
"5336
[; ;pic18f27k40.h: 5336: asm("WDTPSL equ 0ED4h");
[; <" WDTPSL equ 0ED4h ;# ">
[; ;pic18f27k40.h: 5339: typedef union {
[; ;pic18f27k40.h: 5340: struct {
[; ;pic18f27k40.h: 5341: unsigned PSCNT :8;
[; ;pic18f27k40.h: 5342: };
[; ;pic18f27k40.h: 5343: struct {
[; ;pic18f27k40.h: 5344: unsigned PSCNT0 :1;
[; ;pic18f27k40.h: 5345: unsigned PSCNT1 :1;
[; ;pic18f27k40.h: 5346: unsigned PSCNT2 :1;
[; ;pic18f27k40.h: 5347: unsigned PSCNT3 :1;
[; ;pic18f27k40.h: 5348: unsigned PSCNT4 :1;
[; ;pic18f27k40.h: 5349: unsigned PSCNT5 :1;
[; ;pic18f27k40.h: 5350: unsigned PSCNT6 :1;
[; ;pic18f27k40.h: 5351: unsigned PSCNT7 :1;
[; ;pic18f27k40.h: 5352: };
[; ;pic18f27k40.h: 5353: struct {
[; ;pic18f27k40.h: 5354: unsigned WDTPSCNT :8;
[; ;pic18f27k40.h: 5355: };
[; ;pic18f27k40.h: 5356: struct {
[; ;pic18f27k40.h: 5357: unsigned WDTPSCNT0 :1;
[; ;pic18f27k40.h: 5358: unsigned WDTPSCNT1 :1;
[; ;pic18f27k40.h: 5359: unsigned WDTPSCNT2 :1;
[; ;pic18f27k40.h: 5360: unsigned WDTPSCNT3 :1;
[; ;pic18f27k40.h: 5361: unsigned WDTPSCNT4 :1;
[; ;pic18f27k40.h: 5362: unsigned WDTPSCNT5 :1;
[; ;pic18f27k40.h: 5363: unsigned WDTPSCNT6 :1;
[; ;pic18f27k40.h: 5364: unsigned WDTPSCNT7 :1;
[; ;pic18f27k40.h: 5365: };
[; ;pic18f27k40.h: 5366: } WDTPSLbits_t;
[; ;pic18f27k40.h: 5367: extern volatile WDTPSLbits_t WDTPSLbits __at(0xED4);
[; ;pic18f27k40.h: 5462: extern volatile unsigned char WDTPSH __at(0xED5);
"5464
[; ;pic18f27k40.h: 5464: asm("WDTPSH equ 0ED5h");
[; <" WDTPSH equ 0ED5h ;# ">
[; ;pic18f27k40.h: 5467: typedef union {
[; ;pic18f27k40.h: 5468: struct {
[; ;pic18f27k40.h: 5469: unsigned PSCNT :8;
[; ;pic18f27k40.h: 5470: };
[; ;pic18f27k40.h: 5471: struct {
[; ;pic18f27k40.h: 5472: unsigned PSCNT8 :1;
[; ;pic18f27k40.h: 5473: unsigned PSCNT9 :1;
[; ;pic18f27k40.h: 5474: unsigned PSCNT10 :1;
[; ;pic18f27k40.h: 5475: unsigned PSCNT11 :1;
[; ;pic18f27k40.h: 5476: unsigned PSCNT12 :1;
[; ;pic18f27k40.h: 5477: unsigned PSCNT13 :1;
[; ;pic18f27k40.h: 5478: unsigned PSCNT14 :1;
[; ;pic18f27k40.h: 5479: unsigned PSCNT15 :1;
[; ;pic18f27k40.h: 5480: };
[; ;pic18f27k40.h: 5481: struct {
[; ;pic18f27k40.h: 5482: unsigned WDTPSCNT :8;
[; ;pic18f27k40.h: 5483: };
[; ;pic18f27k40.h: 5484: struct {
[; ;pic18f27k40.h: 5485: unsigned WDTPSCNT8 :1;
[; ;pic18f27k40.h: 5486: unsigned WDTPSCNT9 :1;
[; ;pic18f27k40.h: 5487: unsigned WDTPSCNT10 :1;
[; ;pic18f27k40.h: 5488: unsigned WDTPSCNT11 :1;
[; ;pic18f27k40.h: 5489: unsigned WDTPSCNT12 :1;
[; ;pic18f27k40.h: 5490: unsigned WDTPSCNT13 :1;
[; ;pic18f27k40.h: 5491: unsigned WDTPSCNT14 :1;
[; ;pic18f27k40.h: 5492: unsigned WDTPSCNT15 :1;
[; ;pic18f27k40.h: 5493: };
[; ;pic18f27k40.h: 5494: } WDTPSHbits_t;
[; ;pic18f27k40.h: 5495: extern volatile WDTPSHbits_t WDTPSHbits __at(0xED5);
[; ;pic18f27k40.h: 5590: extern volatile unsigned char WDTTMR __at(0xED6);
"5592
[; ;pic18f27k40.h: 5592: asm("WDTTMR equ 0ED6h");
[; <" WDTTMR equ 0ED6h ;# ">
[; ;pic18f27k40.h: 5595: typedef union {
[; ;pic18f27k40.h: 5596: struct {
[; ;pic18f27k40.h: 5597: unsigned PSCNT16 :1;
[; ;pic18f27k40.h: 5598: unsigned PSCNT17 :1;
[; ;pic18f27k40.h: 5599: unsigned STATE :1;
[; ;pic18f27k40.h: 5600: unsigned WDTTMR :5;
[; ;pic18f27k40.h: 5601: };
[; ;pic18f27k40.h: 5602: struct {
[; ;pic18f27k40.h: 5603: unsigned WDTPSCNT16 :1;
[; ;pic18f27k40.h: 5604: unsigned WDTPSCNT17 :1;
[; ;pic18f27k40.h: 5605: unsigned WDTSTATE :1;
[; ;pic18f27k40.h: 5606: unsigned WDTTMR0 :1;
[; ;pic18f27k40.h: 5607: unsigned WDTTMR1 :1;
[; ;pic18f27k40.h: 5608: unsigned WDTTMR2 :1;
[; ;pic18f27k40.h: 5609: unsigned WDTTMR3 :1;
[; ;pic18f27k40.h: 5610: unsigned WDTTMR4 :1;
[; ;pic18f27k40.h: 5611: };
[; ;pic18f27k40.h: 5612: } WDTTMRbits_t;
[; ;pic18f27k40.h: 5613: extern volatile WDTTMRbits_t WDTTMRbits __at(0xED6);
[; ;pic18f27k40.h: 5678: extern volatile unsigned char CPUDOZE __at(0xED7);
"5680
[; ;pic18f27k40.h: 5680: asm("CPUDOZE equ 0ED7h");
[; <" CPUDOZE equ 0ED7h ;# ">
[; ;pic18f27k40.h: 5683: typedef union {
[; ;pic18f27k40.h: 5684: struct {
[; ;pic18f27k40.h: 5685: unsigned DOZE :3;
[; ;pic18f27k40.h: 5686: unsigned :1;
[; ;pic18f27k40.h: 5687: unsigned DOE :1;
[; ;pic18f27k40.h: 5688: unsigned ROI :1;
[; ;pic18f27k40.h: 5689: unsigned DOZEN :1;
[; ;pic18f27k40.h: 5690: unsigned IDLEN :1;
[; ;pic18f27k40.h: 5691: };
[; ;pic18f27k40.h: 5692: struct {
[; ;pic18f27k40.h: 5693: unsigned DOZE0 :1;
[; ;pic18f27k40.h: 5694: unsigned DOZE1 :1;
[; ;pic18f27k40.h: 5695: unsigned DOZE2 :1;
[; ;pic18f27k40.h: 5696: };
[; ;pic18f27k40.h: 5697: } CPUDOZEbits_t;
[; ;pic18f27k40.h: 5698: extern volatile CPUDOZEbits_t CPUDOZEbits __at(0xED7);
[; ;pic18f27k40.h: 5743: extern volatile unsigned char OSCCON1 __at(0xED8);
"5745
[; ;pic18f27k40.h: 5745: asm("OSCCON1 equ 0ED8h");
[; <" OSCCON1 equ 0ED8h ;# ">
[; ;pic18f27k40.h: 5748: typedef union {
[; ;pic18f27k40.h: 5749: struct {
[; ;pic18f27k40.h: 5750: unsigned NDIV :4;
[; ;pic18f27k40.h: 5751: unsigned NOSC :3;
[; ;pic18f27k40.h: 5752: };
[; ;pic18f27k40.h: 5753: struct {
[; ;pic18f27k40.h: 5754: unsigned NDIV0 :1;
[; ;pic18f27k40.h: 5755: unsigned NDIV1 :1;
[; ;pic18f27k40.h: 5756: unsigned NDIV2 :1;
[; ;pic18f27k40.h: 5757: unsigned NDIV3 :1;
[; ;pic18f27k40.h: 5758: unsigned NOSC0 :1;
[; ;pic18f27k40.h: 5759: unsigned NOSC1 :1;
[; ;pic18f27k40.h: 5760: unsigned NOSC2 :1;
[; ;pic18f27k40.h: 5761: };
[; ;pic18f27k40.h: 5762: } OSCCON1bits_t;
[; ;pic18f27k40.h: 5763: extern volatile OSCCON1bits_t OSCCON1bits __at(0xED8);
[; ;pic18f27k40.h: 5813: extern volatile unsigned char OSCCON2 __at(0xED9);
"5815
[; ;pic18f27k40.h: 5815: asm("OSCCON2 equ 0ED9h");
[; <" OSCCON2 equ 0ED9h ;# ">
[; ;pic18f27k40.h: 5818: typedef union {
[; ;pic18f27k40.h: 5819: struct {
[; ;pic18f27k40.h: 5820: unsigned CDIV :4;
[; ;pic18f27k40.h: 5821: unsigned COSC :3;
[; ;pic18f27k40.h: 5822: };
[; ;pic18f27k40.h: 5823: struct {
[; ;pic18f27k40.h: 5824: unsigned CDIV0 :1;
[; ;pic18f27k40.h: 5825: unsigned CDIV1 :1;
[; ;pic18f27k40.h: 5826: unsigned CDIV2 :1;
[; ;pic18f27k40.h: 5827: unsigned CDIV3 :1;
[; ;pic18f27k40.h: 5828: unsigned COSC0 :1;
[; ;pic18f27k40.h: 5829: unsigned COSC1 :1;
[; ;pic18f27k40.h: 5830: unsigned COSC2 :1;
[; ;pic18f27k40.h: 5831: };
[; ;pic18f27k40.h: 5832: } OSCCON2bits_t;
[; ;pic18f27k40.h: 5833: extern volatile OSCCON2bits_t OSCCON2bits __at(0xED9);
[; ;pic18f27k40.h: 5883: extern volatile unsigned char OSCCON3 __at(0xEDA);
"5885
[; ;pic18f27k40.h: 5885: asm("OSCCON3 equ 0EDAh");
[; <" OSCCON3 equ 0EDAh ;# ">
[; ;pic18f27k40.h: 5888: typedef union {
[; ;pic18f27k40.h: 5889: struct {
[; ;pic18f27k40.h: 5890: unsigned :3;
[; ;pic18f27k40.h: 5891: unsigned NOSCR :1;
[; ;pic18f27k40.h: 5892: unsigned ORDY :1;
[; ;pic18f27k40.h: 5893: unsigned :1;
[; ;pic18f27k40.h: 5894: unsigned SOSCPWR :1;
[; ;pic18f27k40.h: 5895: unsigned CSWHOLD :1;
[; ;pic18f27k40.h: 5896: };
[; ;pic18f27k40.h: 5897: } OSCCON3bits_t;
[; ;pic18f27k40.h: 5898: extern volatile OSCCON3bits_t OSCCON3bits __at(0xEDA);
[; ;pic18f27k40.h: 5923: extern volatile unsigned char OSCSTAT __at(0xEDB);
"5925
[; ;pic18f27k40.h: 5925: asm("OSCSTAT equ 0EDBh");
[; <" OSCSTAT equ 0EDBh ;# ">
[; ;pic18f27k40.h: 5928: extern volatile unsigned char OSCSTAT1 __at(0xEDB);
"5930
[; ;pic18f27k40.h: 5930: asm("OSCSTAT1 equ 0EDBh");
[; <" OSCSTAT1 equ 0EDBh ;# ">
[; ;pic18f27k40.h: 5933: typedef union {
[; ;pic18f27k40.h: 5934: struct {
[; ;pic18f27k40.h: 5935: unsigned PLLR :1;
[; ;pic18f27k40.h: 5936: unsigned :1;
[; ;pic18f27k40.h: 5937: unsigned ADOR :1;
[; ;pic18f27k40.h: 5938: unsigned SOR :1;
[; ;pic18f27k40.h: 5939: unsigned LFOR :1;
[; ;pic18f27k40.h: 5940: unsigned MFOR :1;
[; ;pic18f27k40.h: 5941: unsigned HFOR :1;
[; ;pic18f27k40.h: 5942: unsigned EXTOR :1;
[; ;pic18f27k40.h: 5943: };
[; ;pic18f27k40.h: 5944: } OSCSTATbits_t;
[; ;pic18f27k40.h: 5945: extern volatile OSCSTATbits_t OSCSTATbits __at(0xEDB);
[; ;pic18f27k40.h: 5983: typedef union {
[; ;pic18f27k40.h: 5984: struct {
[; ;pic18f27k40.h: 5985: unsigned PLLR :1;
[; ;pic18f27k40.h: 5986: unsigned :1;
[; ;pic18f27k40.h: 5987: unsigned ADOR :1;
[; ;pic18f27k40.h: 5988: unsigned SOR :1;
[; ;pic18f27k40.h: 5989: unsigned LFOR :1;
[; ;pic18f27k40.h: 5990: unsigned MFOR :1;
[; ;pic18f27k40.h: 5991: unsigned HFOR :1;
[; ;pic18f27k40.h: 5992: unsigned EXTOR :1;
[; ;pic18f27k40.h: 5993: };
[; ;pic18f27k40.h: 5994: } OSCSTAT1bits_t;
[; ;pic18f27k40.h: 5995: extern volatile OSCSTAT1bits_t OSCSTAT1bits __at(0xEDB);
[; ;pic18f27k40.h: 6035: extern volatile unsigned char OSCEN __at(0xEDC);
"6037
[; ;pic18f27k40.h: 6037: asm("OSCEN equ 0EDCh");
[; <" OSCEN equ 0EDCh ;# ">
[; ;pic18f27k40.h: 6040: typedef union {
[; ;pic18f27k40.h: 6041: struct {
[; ;pic18f27k40.h: 6042: unsigned :2;
[; ;pic18f27k40.h: 6043: unsigned ADOEN :1;
[; ;pic18f27k40.h: 6044: unsigned SOSCEN :1;
[; ;pic18f27k40.h: 6045: unsigned LFOEN :1;
[; ;pic18f27k40.h: 6046: unsigned MFOEN :1;
[; ;pic18f27k40.h: 6047: unsigned HFOEN :1;
[; ;pic18f27k40.h: 6048: unsigned EXTOEN :1;
[; ;pic18f27k40.h: 6049: };
[; ;pic18f27k40.h: 6050: } OSCENbits_t;
[; ;pic18f27k40.h: 6051: extern volatile OSCENbits_t OSCENbits __at(0xEDC);
[; ;pic18f27k40.h: 6086: extern volatile unsigned char OSCTUNE __at(0xEDD);
"6088
[; ;pic18f27k40.h: 6088: asm("OSCTUNE equ 0EDDh");
[; <" OSCTUNE equ 0EDDh ;# ">
[; ;pic18f27k40.h: 6091: typedef union {
[; ;pic18f27k40.h: 6092: struct {
[; ;pic18f27k40.h: 6093: unsigned TUN :6;
[; ;pic18f27k40.h: 6094: };
[; ;pic18f27k40.h: 6095: struct {
[; ;pic18f27k40.h: 6096: unsigned TUN0 :1;
[; ;pic18f27k40.h: 6097: unsigned TUN1 :1;
[; ;pic18f27k40.h: 6098: unsigned TUN2 :1;
[; ;pic18f27k40.h: 6099: unsigned TUN3 :1;
[; ;pic18f27k40.h: 6100: unsigned TUN4 :1;
[; ;pic18f27k40.h: 6101: unsigned TUN5 :1;
[; ;pic18f27k40.h: 6102: };
[; ;pic18f27k40.h: 6103: } OSCTUNEbits_t;
[; ;pic18f27k40.h: 6104: extern volatile OSCTUNEbits_t OSCTUNEbits __at(0xEDD);
[; ;pic18f27k40.h: 6144: extern volatile unsigned char OSCFRQ __at(0xEDE);
"6146
[; ;pic18f27k40.h: 6146: asm("OSCFRQ equ 0EDEh");
[; <" OSCFRQ equ 0EDEh ;# ">
[; ;pic18f27k40.h: 6149: typedef union {
[; ;pic18f27k40.h: 6150: struct {
[; ;pic18f27k40.h: 6151: unsigned HFFRQ :4;
[; ;pic18f27k40.h: 6152: };
[; ;pic18f27k40.h: 6153: struct {
[; ;pic18f27k40.h: 6154: unsigned FRQ0 :1;
[; ;pic18f27k40.h: 6155: unsigned FRQ1 :1;
[; ;pic18f27k40.h: 6156: unsigned FRQ2 :1;
[; ;pic18f27k40.h: 6157: unsigned FRQ3 :1;
[; ;pic18f27k40.h: 6158: };
[; ;pic18f27k40.h: 6159: } OSCFRQbits_t;
[; ;pic18f27k40.h: 6160: extern volatile OSCFRQbits_t OSCFRQbits __at(0xEDE);
[; ;pic18f27k40.h: 6190: extern volatile unsigned char VREGCON __at(0xEDF);
"6192
[; ;pic18f27k40.h: 6192: asm("VREGCON equ 0EDFh");
[; <" VREGCON equ 0EDFh ;# ">
[; ;pic18f27k40.h: 6195: typedef union {
[; ;pic18f27k40.h: 6196: struct {
[; ;pic18f27k40.h: 6197: unsigned VREGPM :2;
[; ;pic18f27k40.h: 6198: };
[; ;pic18f27k40.h: 6199: struct {
[; ;pic18f27k40.h: 6200: unsigned VREGPM0 :1;
[; ;pic18f27k40.h: 6201: unsigned VREGPM1 :1;
[; ;pic18f27k40.h: 6202: };
[; ;pic18f27k40.h: 6203: } VREGCONbits_t;
[; ;pic18f27k40.h: 6204: extern volatile VREGCONbits_t VREGCONbits __at(0xEDF);
[; ;pic18f27k40.h: 6224: extern volatile unsigned char BORCON __at(0xEE0);
"6226
[; ;pic18f27k40.h: 6226: asm("BORCON equ 0EE0h");
[; <" BORCON equ 0EE0h ;# ">
[; ;pic18f27k40.h: 6229: typedef union {
[; ;pic18f27k40.h: 6230: struct {
[; ;pic18f27k40.h: 6231: unsigned BORRDY :1;
[; ;pic18f27k40.h: 6232: unsigned :6;
[; ;pic18f27k40.h: 6233: unsigned SBOREN :1;
[; ;pic18f27k40.h: 6234: };
[; ;pic18f27k40.h: 6235: } BORCONbits_t;
[; ;pic18f27k40.h: 6236: extern volatile BORCONbits_t BORCONbits __at(0xEE0);
[; ;pic18f27k40.h: 6251: extern volatile unsigned char PMD0 __at(0xEE1);
"6253
[; ;pic18f27k40.h: 6253: asm("PMD0 equ 0EE1h");
[; <" PMD0 equ 0EE1h ;# ">
[; ;pic18f27k40.h: 6256: typedef union {
[; ;pic18f27k40.h: 6257: struct {
[; ;pic18f27k40.h: 6258: unsigned IOCMD :1;
[; ;pic18f27k40.h: 6259: unsigned CLKRMD :1;
[; ;pic18f27k40.h: 6260: unsigned NVMMD :1;
[; ;pic18f27k40.h: 6261: unsigned SCANMD :1;
[; ;pic18f27k40.h: 6262: unsigned CRCMD :1;
[; ;pic18f27k40.h: 6263: unsigned HLVDMD :1;
[; ;pic18f27k40.h: 6264: unsigned FVRMD :1;
[; ;pic18f27k40.h: 6265: unsigned SYSCMD :1;
[; ;pic18f27k40.h: 6266: };
[; ;pic18f27k40.h: 6267: struct {
[; ;pic18f27k40.h: 6268: unsigned :1;
[; ;pic18f27k40.h: 6269: unsigned SPI1MD :1;
[; ;pic18f27k40.h: 6270: unsigned SPI2MD :1;
[; ;pic18f27k40.h: 6271: };
[; ;pic18f27k40.h: 6272: } PMD0bits_t;
[; ;pic18f27k40.h: 6273: extern volatile PMD0bits_t PMD0bits __at(0xEE1);
[; ;pic18f27k40.h: 6328: extern volatile unsigned char PMD1 __at(0xEE2);
"6330
[; ;pic18f27k40.h: 6330: asm("PMD1 equ 0EE2h");
[; <" PMD1 equ 0EE2h ;# ">
[; ;pic18f27k40.h: 6333: typedef union {
[; ;pic18f27k40.h: 6334: struct {
[; ;pic18f27k40.h: 6335: unsigned TMR0MD :1;
[; ;pic18f27k40.h: 6336: unsigned TMR1MD :1;
[; ;pic18f27k40.h: 6337: unsigned TMR2MD :1;
[; ;pic18f27k40.h: 6338: unsigned TMR3MD :1;
[; ;pic18f27k40.h: 6339: unsigned TMR4MD :1;
[; ;pic18f27k40.h: 6340: unsigned TMR5MD :1;
[; ;pic18f27k40.h: 6341: unsigned TMR6MD :1;
[; ;pic18f27k40.h: 6342: };
[; ;pic18f27k40.h: 6343: struct {
[; ;pic18f27k40.h: 6344: unsigned EMBMD :1;
[; ;pic18f27k40.h: 6345: };
[; ;pic18f27k40.h: 6346: } PMD1bits_t;
[; ;pic18f27k40.h: 6347: extern volatile PMD1bits_t PMD1bits __at(0xEE2);
[; ;pic18f27k40.h: 6392: extern volatile unsigned char PMD2 __at(0xEE3);
"6394
[; ;pic18f27k40.h: 6394: asm("PMD2 equ 0EE3h");
[; <" PMD2 equ 0EE3h ;# ">
[; ;pic18f27k40.h: 6397: typedef union {
[; ;pic18f27k40.h: 6398: struct {
[; ;pic18f27k40.h: 6399: unsigned ZCDMD :1;
[; ;pic18f27k40.h: 6400: unsigned CMP1MD :1;
[; ;pic18f27k40.h: 6401: unsigned CMP2MD :1;
[; ;pic18f27k40.h: 6402: unsigned :2;
[; ;pic18f27k40.h: 6403: unsigned ADCMD :1;
[; ;pic18f27k40.h: 6404: unsigned DACMD :1;
[; ;pic18f27k40.h: 6405: };
[; ;pic18f27k40.h: 6406: } PMD2bits_t;
[; ;pic18f27k40.h: 6407: extern volatile PMD2bits_t PMD2bits __at(0xEE3);
[; ;pic18f27k40.h: 6437: extern volatile unsigned char PMD3 __at(0xEE4);
"6439
[; ;pic18f27k40.h: 6439: asm("PMD3 equ 0EE4h");
[; <" PMD3 equ 0EE4h ;# ">
[; ;pic18f27k40.h: 6442: typedef union {
[; ;pic18f27k40.h: 6443: struct {
[; ;pic18f27k40.h: 6444: unsigned CCP1MD :1;
[; ;pic18f27k40.h: 6445: unsigned CCP2MD :1;
[; ;pic18f27k40.h: 6446: unsigned PWM3MD :1;
[; ;pic18f27k40.h: 6447: unsigned PWM4MD :1;
[; ;pic18f27k40.h: 6448: };
[; ;pic18f27k40.h: 6449: } PMD3bits_t;
[; ;pic18f27k40.h: 6450: extern volatile PMD3bits_t PMD3bits __at(0xEE4);
[; ;pic18f27k40.h: 6475: extern volatile unsigned char PMD4 __at(0xEE5);
"6477
[; ;pic18f27k40.h: 6477: asm("PMD4 equ 0EE5h");
[; <" PMD4 equ 0EE5h ;# ">
[; ;pic18f27k40.h: 6480: typedef union {
[; ;pic18f27k40.h: 6481: struct {
[; ;pic18f27k40.h: 6482: unsigned CWGMD :1;
[; ;pic18f27k40.h: 6483: unsigned :3;
[; ;pic18f27k40.h: 6484: unsigned MSSP1MD :1;
[; ;pic18f27k40.h: 6485: unsigned MSSP2MD :1;
[; ;pic18f27k40.h: 6486: unsigned UART1MD :1;
[; ;pic18f27k40.h: 6487: unsigned UART2MD :1;
[; ;pic18f27k40.h: 6488: };
[; ;pic18f27k40.h: 6489: struct {
[; ;pic18f27k40.h: 6490: unsigned CWG1MD :1;
[; ;pic18f27k40.h: 6491: };
[; ;pic18f27k40.h: 6492: } PMD4bits_t;
[; ;pic18f27k40.h: 6493: extern volatile PMD4bits_t PMD4bits __at(0xEE5);
[; ;pic18f27k40.h: 6528: extern volatile unsigned char PMD5 __at(0xEE6);
"6530
[; ;pic18f27k40.h: 6530: asm("PMD5 equ 0EE6h");
[; <" PMD5 equ 0EE6h ;# ">
[; ;pic18f27k40.h: 6533: typedef union {
[; ;pic18f27k40.h: 6534: struct {
[; ;pic18f27k40.h: 6535: unsigned DSMMD :1;
[; ;pic18f27k40.h: 6536: };
[; ;pic18f27k40.h: 6537: } PMD5bits_t;
[; ;pic18f27k40.h: 6538: extern volatile PMD5bits_t PMD5bits __at(0xEE6);
[; ;pic18f27k40.h: 6548: extern volatile unsigned char RA0PPS __at(0xEE7);
"6550
[; ;pic18f27k40.h: 6550: asm("RA0PPS equ 0EE7h");
[; <" RA0PPS equ 0EE7h ;# ">
[; ;pic18f27k40.h: 6553: typedef union {
[; ;pic18f27k40.h: 6554: struct {
[; ;pic18f27k40.h: 6555: unsigned RA0PPS0 :1;
[; ;pic18f27k40.h: 6556: unsigned RA0PPS1 :1;
[; ;pic18f27k40.h: 6557: unsigned RA0PPS2 :1;
[; ;pic18f27k40.h: 6558: unsigned RA0PPS3 :1;
[; ;pic18f27k40.h: 6559: unsigned RA0PPS4 :1;
[; ;pic18f27k40.h: 6560: };
[; ;pic18f27k40.h: 6561: } RA0PPSbits_t;
[; ;pic18f27k40.h: 6562: extern volatile RA0PPSbits_t RA0PPSbits __at(0xEE7);
[; ;pic18f27k40.h: 6592: extern volatile unsigned char RA1PPS __at(0xEE8);
"6594
[; ;pic18f27k40.h: 6594: asm("RA1PPS equ 0EE8h");
[; <" RA1PPS equ 0EE8h ;# ">
[; ;pic18f27k40.h: 6597: typedef union {
[; ;pic18f27k40.h: 6598: struct {
[; ;pic18f27k40.h: 6599: unsigned RA1PPS0 :1;
[; ;pic18f27k40.h: 6600: unsigned RA1PPS1 :1;
[; ;pic18f27k40.h: 6601: unsigned RA1PPS2 :1;
[; ;pic18f27k40.h: 6602: unsigned RA1PPS3 :1;
[; ;pic18f27k40.h: 6603: unsigned RA1PPS4 :1;
[; ;pic18f27k40.h: 6604: };
[; ;pic18f27k40.h: 6605: } RA1PPSbits_t;
[; ;pic18f27k40.h: 6606: extern volatile RA1PPSbits_t RA1PPSbits __at(0xEE8);
[; ;pic18f27k40.h: 6636: extern volatile unsigned char RA2PPS __at(0xEE9);
"6638
[; ;pic18f27k40.h: 6638: asm("RA2PPS equ 0EE9h");
[; <" RA2PPS equ 0EE9h ;# ">
[; ;pic18f27k40.h: 6641: typedef union {
[; ;pic18f27k40.h: 6642: struct {
[; ;pic18f27k40.h: 6643: unsigned RA2PPS0 :1;
[; ;pic18f27k40.h: 6644: unsigned RA2PPS1 :1;
[; ;pic18f27k40.h: 6645: unsigned RA2PPS2 :1;
[; ;pic18f27k40.h: 6646: unsigned RA2PPS3 :1;
[; ;pic18f27k40.h: 6647: unsigned RA2PPS4 :1;
[; ;pic18f27k40.h: 6648: };
[; ;pic18f27k40.h: 6649: } RA2PPSbits_t;
[; ;pic18f27k40.h: 6650: extern volatile RA2PPSbits_t RA2PPSbits __at(0xEE9);
[; ;pic18f27k40.h: 6680: extern volatile unsigned char RA3PPS __at(0xEEA);
"6682
[; ;pic18f27k40.h: 6682: asm("RA3PPS equ 0EEAh");
[; <" RA3PPS equ 0EEAh ;# ">
[; ;pic18f27k40.h: 6685: typedef union {
[; ;pic18f27k40.h: 6686: struct {
[; ;pic18f27k40.h: 6687: unsigned RA3PPS0 :1;
[; ;pic18f27k40.h: 6688: unsigned RA3PPS1 :1;
[; ;pic18f27k40.h: 6689: unsigned RA3PPS2 :1;
[; ;pic18f27k40.h: 6690: unsigned RA3PPS3 :1;
[; ;pic18f27k40.h: 6691: unsigned RA3PPS4 :1;
[; ;pic18f27k40.h: 6692: };
[; ;pic18f27k40.h: 6693: } RA3PPSbits_t;
[; ;pic18f27k40.h: 6694: extern volatile RA3PPSbits_t RA3PPSbits __at(0xEEA);
[; ;pic18f27k40.h: 6724: extern volatile unsigned char RA4PPS __at(0xEEB);
"6726
[; ;pic18f27k40.h: 6726: asm("RA4PPS equ 0EEBh");
[; <" RA4PPS equ 0EEBh ;# ">
[; ;pic18f27k40.h: 6729: typedef union {
[; ;pic18f27k40.h: 6730: struct {
[; ;pic18f27k40.h: 6731: unsigned RA4PPS0 :1;
[; ;pic18f27k40.h: 6732: unsigned RA4PPS1 :1;
[; ;pic18f27k40.h: 6733: unsigned RA4PPS2 :1;
[; ;pic18f27k40.h: 6734: unsigned RA4PPS3 :1;
[; ;pic18f27k40.h: 6735: unsigned RA4PPS4 :1;
[; ;pic18f27k40.h: 6736: };
[; ;pic18f27k40.h: 6737: } RA4PPSbits_t;
[; ;pic18f27k40.h: 6738: extern volatile RA4PPSbits_t RA4PPSbits __at(0xEEB);
[; ;pic18f27k40.h: 6768: extern volatile unsigned char RA5PPS __at(0xEEC);
"6770
[; ;pic18f27k40.h: 6770: asm("RA5PPS equ 0EECh");
[; <" RA5PPS equ 0EECh ;# ">
[; ;pic18f27k40.h: 6773: typedef union {
[; ;pic18f27k40.h: 6774: struct {
[; ;pic18f27k40.h: 6775: unsigned RA5PPS0 :1;
[; ;pic18f27k40.h: 6776: unsigned RA5PPS1 :1;
[; ;pic18f27k40.h: 6777: unsigned RA5PPS2 :1;
[; ;pic18f27k40.h: 6778: unsigned RA5PPS3 :1;
[; ;pic18f27k40.h: 6779: unsigned RA5PPS4 :1;
[; ;pic18f27k40.h: 6780: };
[; ;pic18f27k40.h: 6781: } RA5PPSbits_t;
[; ;pic18f27k40.h: 6782: extern volatile RA5PPSbits_t RA5PPSbits __at(0xEEC);
[; ;pic18f27k40.h: 6812: extern volatile unsigned char RA6PPS __at(0xEED);
"6814
[; ;pic18f27k40.h: 6814: asm("RA6PPS equ 0EEDh");
[; <" RA6PPS equ 0EEDh ;# ">
[; ;pic18f27k40.h: 6817: typedef union {
[; ;pic18f27k40.h: 6818: struct {
[; ;pic18f27k40.h: 6819: unsigned RA6PPS0 :1;
[; ;pic18f27k40.h: 6820: unsigned RA6PPS1 :1;
[; ;pic18f27k40.h: 6821: unsigned RA6PPS2 :1;
[; ;pic18f27k40.h: 6822: unsigned RA6PPS3 :1;
[; ;pic18f27k40.h: 6823: unsigned RA6PPS4 :1;
[; ;pic18f27k40.h: 6824: };
[; ;pic18f27k40.h: 6825: } RA6PPSbits_t;
[; ;pic18f27k40.h: 6826: extern volatile RA6PPSbits_t RA6PPSbits __at(0xEED);
[; ;pic18f27k40.h: 6856: extern volatile unsigned char RA7PPS __at(0xEEE);
"6858
[; ;pic18f27k40.h: 6858: asm("RA7PPS equ 0EEEh");
[; <" RA7PPS equ 0EEEh ;# ">
[; ;pic18f27k40.h: 6861: typedef union {
[; ;pic18f27k40.h: 6862: struct {
[; ;pic18f27k40.h: 6863: unsigned RA7PPS0 :1;
[; ;pic18f27k40.h: 6864: unsigned RA7PPS1 :1;
[; ;pic18f27k40.h: 6865: unsigned RA7PPS2 :1;
[; ;pic18f27k40.h: 6866: unsigned RA7PPS3 :1;
[; ;pic18f27k40.h: 6867: unsigned RA7PPS4 :1;
[; ;pic18f27k40.h: 6868: };
[; ;pic18f27k40.h: 6869: } RA7PPSbits_t;
[; ;pic18f27k40.h: 6870: extern volatile RA7PPSbits_t RA7PPSbits __at(0xEEE);
[; ;pic18f27k40.h: 6900: extern volatile unsigned char RB0PPS __at(0xEEF);
"6902
[; ;pic18f27k40.h: 6902: asm("RB0PPS equ 0EEFh");
[; <" RB0PPS equ 0EEFh ;# ">
[; ;pic18f27k40.h: 6905: typedef union {
[; ;pic18f27k40.h: 6906: struct {
[; ;pic18f27k40.h: 6907: unsigned RB0PPS0 :1;
[; ;pic18f27k40.h: 6908: unsigned RB0PPS1 :1;
[; ;pic18f27k40.h: 6909: unsigned RB0PPS2 :1;
[; ;pic18f27k40.h: 6910: unsigned RB0PPS3 :1;
[; ;pic18f27k40.h: 6911: unsigned RB0PPS4 :1;
[; ;pic18f27k40.h: 6912: };
[; ;pic18f27k40.h: 6913: } RB0PPSbits_t;
[; ;pic18f27k40.h: 6914: extern volatile RB0PPSbits_t RB0PPSbits __at(0xEEF);
[; ;pic18f27k40.h: 6944: extern volatile unsigned char RB1PPS __at(0xEF0);
"6946
[; ;pic18f27k40.h: 6946: asm("RB1PPS equ 0EF0h");
[; <" RB1PPS equ 0EF0h ;# ">
[; ;pic18f27k40.h: 6949: typedef union {
[; ;pic18f27k40.h: 6950: struct {
[; ;pic18f27k40.h: 6951: unsigned RB1PPS0 :1;
[; ;pic18f27k40.h: 6952: unsigned RB1PPS1 :1;
[; ;pic18f27k40.h: 6953: unsigned RB1PPS2 :1;
[; ;pic18f27k40.h: 6954: unsigned RB1PPS3 :1;
[; ;pic18f27k40.h: 6955: unsigned RB1PPS4 :1;
[; ;pic18f27k40.h: 6956: };
[; ;pic18f27k40.h: 6957: } RB1PPSbits_t;
[; ;pic18f27k40.h: 6958: extern volatile RB1PPSbits_t RB1PPSbits __at(0xEF0);
[; ;pic18f27k40.h: 6988: extern volatile unsigned char RB2PPS __at(0xEF1);
"6990
[; ;pic18f27k40.h: 6990: asm("RB2PPS equ 0EF1h");
[; <" RB2PPS equ 0EF1h ;# ">
[; ;pic18f27k40.h: 6993: typedef union {
[; ;pic18f27k40.h: 6994: struct {
[; ;pic18f27k40.h: 6995: unsigned RB2PPS0 :1;
[; ;pic18f27k40.h: 6996: unsigned RB2PPS1 :1;
[; ;pic18f27k40.h: 6997: unsigned RB2PPS2 :1;
[; ;pic18f27k40.h: 6998: unsigned RB2PPS3 :1;
[; ;pic18f27k40.h: 6999: unsigned RB2PPS4 :1;
[; ;pic18f27k40.h: 7000: };
[; ;pic18f27k40.h: 7001: } RB2PPSbits_t;
[; ;pic18f27k40.h: 7002: extern volatile RB2PPSbits_t RB2PPSbits __at(0xEF1);
[; ;pic18f27k40.h: 7032: extern volatile unsigned char RB3PPS __at(0xEF2);
"7034
[; ;pic18f27k40.h: 7034: asm("RB3PPS equ 0EF2h");
[; <" RB3PPS equ 0EF2h ;# ">
[; ;pic18f27k40.h: 7037: typedef union {
[; ;pic18f27k40.h: 7038: struct {
[; ;pic18f27k40.h: 7039: unsigned RB3PPS0 :1;
[; ;pic18f27k40.h: 7040: unsigned RB3PPS1 :1;
[; ;pic18f27k40.h: 7041: unsigned RB3PPS2 :1;
[; ;pic18f27k40.h: 7042: unsigned RB3PPS3 :1;
[; ;pic18f27k40.h: 7043: unsigned RB3PPS4 :1;
[; ;pic18f27k40.h: 7044: };
[; ;pic18f27k40.h: 7045: } RB3PPSbits_t;
[; ;pic18f27k40.h: 7046: extern volatile RB3PPSbits_t RB3PPSbits __at(0xEF2);
[; ;pic18f27k40.h: 7076: extern volatile unsigned char RB4PPS __at(0xEF3);
"7078
[; ;pic18f27k40.h: 7078: asm("RB4PPS equ 0EF3h");
[; <" RB4PPS equ 0EF3h ;# ">
[; ;pic18f27k40.h: 7081: typedef union {
[; ;pic18f27k40.h: 7082: struct {
[; ;pic18f27k40.h: 7083: unsigned RB4PPS0 :1;
[; ;pic18f27k40.h: 7084: unsigned RB4PPS1 :1;
[; ;pic18f27k40.h: 7085: unsigned RB4PPS2 :1;
[; ;pic18f27k40.h: 7086: unsigned RB4PPS3 :1;
[; ;pic18f27k40.h: 7087: unsigned RB4PPS4 :1;
[; ;pic18f27k40.h: 7088: };
[; ;pic18f27k40.h: 7089: } RB4PPSbits_t;
[; ;pic18f27k40.h: 7090: extern volatile RB4PPSbits_t RB4PPSbits __at(0xEF3);
[; ;pic18f27k40.h: 7120: extern volatile unsigned char RB5PPS __at(0xEF4);
"7122
[; ;pic18f27k40.h: 7122: asm("RB5PPS equ 0EF4h");
[; <" RB5PPS equ 0EF4h ;# ">
[; ;pic18f27k40.h: 7125: typedef union {
[; ;pic18f27k40.h: 7126: struct {
[; ;pic18f27k40.h: 7127: unsigned RB5PPS0 :1;
[; ;pic18f27k40.h: 7128: unsigned RB5PPS1 :1;
[; ;pic18f27k40.h: 7129: unsigned RB5PPS2 :1;
[; ;pic18f27k40.h: 7130: unsigned RB5PPS3 :1;
[; ;pic18f27k40.h: 7131: unsigned RB5PPS4 :1;
[; ;pic18f27k40.h: 7132: };
[; ;pic18f27k40.h: 7133: } RB5PPSbits_t;
[; ;pic18f27k40.h: 7134: extern volatile RB5PPSbits_t RB5PPSbits __at(0xEF4);
[; ;pic18f27k40.h: 7164: extern volatile unsigned char RB6PPS __at(0xEF5);
"7166
[; ;pic18f27k40.h: 7166: asm("RB6PPS equ 0EF5h");
[; <" RB6PPS equ 0EF5h ;# ">
[; ;pic18f27k40.h: 7169: typedef union {
[; ;pic18f27k40.h: 7170: struct {
[; ;pic18f27k40.h: 7171: unsigned RB6PPS0 :1;
[; ;pic18f27k40.h: 7172: unsigned RB6PPS1 :1;
[; ;pic18f27k40.h: 7173: unsigned RB6PPS2 :1;
[; ;pic18f27k40.h: 7174: unsigned RB6PPS3 :1;
[; ;pic18f27k40.h: 7175: unsigned RB6PPS4 :1;
[; ;pic18f27k40.h: 7176: };
[; ;pic18f27k40.h: 7177: } RB6PPSbits_t;
[; ;pic18f27k40.h: 7178: extern volatile RB6PPSbits_t RB6PPSbits __at(0xEF5);
[; ;pic18f27k40.h: 7208: extern volatile unsigned char RB7PPS __at(0xEF6);
"7210
[; ;pic18f27k40.h: 7210: asm("RB7PPS equ 0EF6h");
[; <" RB7PPS equ 0EF6h ;# ">
[; ;pic18f27k40.h: 7213: typedef union {
[; ;pic18f27k40.h: 7214: struct {
[; ;pic18f27k40.h: 7215: unsigned RB7PPS0 :1;
[; ;pic18f27k40.h: 7216: unsigned RB7PPS1 :1;
[; ;pic18f27k40.h: 7217: unsigned RB7PPS2 :1;
[; ;pic18f27k40.h: 7218: unsigned RB7PPS3 :1;
[; ;pic18f27k40.h: 7219: unsigned RB7PPS4 :1;
[; ;pic18f27k40.h: 7220: };
[; ;pic18f27k40.h: 7221: } RB7PPSbits_t;
[; ;pic18f27k40.h: 7222: extern volatile RB7PPSbits_t RB7PPSbits __at(0xEF6);
[; ;pic18f27k40.h: 7252: extern volatile unsigned char RC0PPS __at(0xEF7);
"7254
[; ;pic18f27k40.h: 7254: asm("RC0PPS equ 0EF7h");
[; <" RC0PPS equ 0EF7h ;# ">
[; ;pic18f27k40.h: 7257: typedef union {
[; ;pic18f27k40.h: 7258: struct {
[; ;pic18f27k40.h: 7259: unsigned RC0PPS0 :1;
[; ;pic18f27k40.h: 7260: unsigned RC0PPS1 :1;
[; ;pic18f27k40.h: 7261: unsigned RC0PPS2 :1;
[; ;pic18f27k40.h: 7262: unsigned RC0PPS3 :1;
[; ;pic18f27k40.h: 7263: unsigned RC0PPS4 :1;
[; ;pic18f27k40.h: 7264: };
[; ;pic18f27k40.h: 7265: } RC0PPSbits_t;
[; ;pic18f27k40.h: 7266: extern volatile RC0PPSbits_t RC0PPSbits __at(0xEF7);
[; ;pic18f27k40.h: 7296: extern volatile unsigned char RC1PPS __at(0xEF8);
"7298
[; ;pic18f27k40.h: 7298: asm("RC1PPS equ 0EF8h");
[; <" RC1PPS equ 0EF8h ;# ">
[; ;pic18f27k40.h: 7301: typedef union {
[; ;pic18f27k40.h: 7302: struct {
[; ;pic18f27k40.h: 7303: unsigned RC1PPS0 :1;
[; ;pic18f27k40.h: 7304: unsigned RC1PPS1 :1;
[; ;pic18f27k40.h: 7305: unsigned RC1PPS2 :1;
[; ;pic18f27k40.h: 7306: unsigned RC1PPS3 :1;
[; ;pic18f27k40.h: 7307: unsigned RC1PPS4 :1;
[; ;pic18f27k40.h: 7308: };
[; ;pic18f27k40.h: 7309: } RC1PPSbits_t;
[; ;pic18f27k40.h: 7310: extern volatile RC1PPSbits_t RC1PPSbits __at(0xEF8);
[; ;pic18f27k40.h: 7340: extern volatile unsigned char RC2PPS __at(0xEF9);
"7342
[; ;pic18f27k40.h: 7342: asm("RC2PPS equ 0EF9h");
[; <" RC2PPS equ 0EF9h ;# ">
[; ;pic18f27k40.h: 7345: typedef union {
[; ;pic18f27k40.h: 7346: struct {
[; ;pic18f27k40.h: 7347: unsigned RC2PPS0 :1;
[; ;pic18f27k40.h: 7348: unsigned RC2PPS1 :1;
[; ;pic18f27k40.h: 7349: unsigned RC2PPS2 :1;
[; ;pic18f27k40.h: 7350: unsigned RC2PPS3 :1;
[; ;pic18f27k40.h: 7351: unsigned RC2PPS4 :1;
[; ;pic18f27k40.h: 7352: };
[; ;pic18f27k40.h: 7353: } RC2PPSbits_t;
[; ;pic18f27k40.h: 7354: extern volatile RC2PPSbits_t RC2PPSbits __at(0xEF9);
[; ;pic18f27k40.h: 7384: extern volatile unsigned char RC3PPS __at(0xEFA);
"7386
[; ;pic18f27k40.h: 7386: asm("RC3PPS equ 0EFAh");
[; <" RC3PPS equ 0EFAh ;# ">
[; ;pic18f27k40.h: 7389: typedef union {
[; ;pic18f27k40.h: 7390: struct {
[; ;pic18f27k40.h: 7391: unsigned RC3PPS0 :1;
[; ;pic18f27k40.h: 7392: unsigned RC3PPS1 :1;
[; ;pic18f27k40.h: 7393: unsigned RC3PPS2 :1;
[; ;pic18f27k40.h: 7394: unsigned RC3PPS3 :1;
[; ;pic18f27k40.h: 7395: unsigned RC3PPS4 :1;
[; ;pic18f27k40.h: 7396: };
[; ;pic18f27k40.h: 7397: } RC3PPSbits_t;
[; ;pic18f27k40.h: 7398: extern volatile RC3PPSbits_t RC3PPSbits __at(0xEFA);
[; ;pic18f27k40.h: 7428: extern volatile unsigned char RC4PPS __at(0xEFB);
"7430
[; ;pic18f27k40.h: 7430: asm("RC4PPS equ 0EFBh");
[; <" RC4PPS equ 0EFBh ;# ">
[; ;pic18f27k40.h: 7433: typedef union {
[; ;pic18f27k40.h: 7434: struct {
[; ;pic18f27k40.h: 7435: unsigned RC4PPS0 :1;
[; ;pic18f27k40.h: 7436: unsigned RC4PPS1 :1;
[; ;pic18f27k40.h: 7437: unsigned RC4PPS2 :1;
[; ;pic18f27k40.h: 7438: unsigned RC4PPS3 :1;
[; ;pic18f27k40.h: 7439: unsigned RC4PPS4 :1;
[; ;pic18f27k40.h: 7440: };
[; ;pic18f27k40.h: 7441: } RC4PPSbits_t;
[; ;pic18f27k40.h: 7442: extern volatile RC4PPSbits_t RC4PPSbits __at(0xEFB);
[; ;pic18f27k40.h: 7472: extern volatile unsigned char RC5PPS __at(0xEFC);
"7474
[; ;pic18f27k40.h: 7474: asm("RC5PPS equ 0EFCh");
[; <" RC5PPS equ 0EFCh ;# ">
[; ;pic18f27k40.h: 7477: typedef union {
[; ;pic18f27k40.h: 7478: struct {
[; ;pic18f27k40.h: 7479: unsigned RC5PPS0 :1;
[; ;pic18f27k40.h: 7480: unsigned RC5PPS1 :1;
[; ;pic18f27k40.h: 7481: unsigned RC5PPS2 :1;
[; ;pic18f27k40.h: 7482: unsigned RC5PPS3 :1;
[; ;pic18f27k40.h: 7483: unsigned RC5PPS4 :1;
[; ;pic18f27k40.h: 7484: };
[; ;pic18f27k40.h: 7485: } RC5PPSbits_t;
[; ;pic18f27k40.h: 7486: extern volatile RC5PPSbits_t RC5PPSbits __at(0xEFC);
[; ;pic18f27k40.h: 7516: extern volatile unsigned char RC6PPS __at(0xEFD);
"7518
[; ;pic18f27k40.h: 7518: asm("RC6PPS equ 0EFDh");
[; <" RC6PPS equ 0EFDh ;# ">
[; ;pic18f27k40.h: 7521: typedef union {
[; ;pic18f27k40.h: 7522: struct {
[; ;pic18f27k40.h: 7523: unsigned RC6PPS0 :1;
[; ;pic18f27k40.h: 7524: unsigned RC6PPS1 :1;
[; ;pic18f27k40.h: 7525: unsigned RC6PPS2 :1;
[; ;pic18f27k40.h: 7526: unsigned RC6PPS3 :1;
[; ;pic18f27k40.h: 7527: unsigned RC6PPS4 :1;
[; ;pic18f27k40.h: 7528: };
[; ;pic18f27k40.h: 7529: } RC6PPSbits_t;
[; ;pic18f27k40.h: 7530: extern volatile RC6PPSbits_t RC6PPSbits __at(0xEFD);
[; ;pic18f27k40.h: 7560: extern volatile unsigned char RC7PPS __at(0xEFE);
"7562
[; ;pic18f27k40.h: 7562: asm("RC7PPS equ 0EFEh");
[; <" RC7PPS equ 0EFEh ;# ">
[; ;pic18f27k40.h: 7565: typedef union {
[; ;pic18f27k40.h: 7566: struct {
[; ;pic18f27k40.h: 7567: unsigned RC7PPS0 :1;
[; ;pic18f27k40.h: 7568: unsigned RC7PPS1 :1;
[; ;pic18f27k40.h: 7569: unsigned RC7PPS2 :1;
[; ;pic18f27k40.h: 7570: unsigned RC7PPS3 :1;
[; ;pic18f27k40.h: 7571: unsigned RC7PPS4 :1;
[; ;pic18f27k40.h: 7572: };
[; ;pic18f27k40.h: 7573: } RC7PPSbits_t;
[; ;pic18f27k40.h: 7574: extern volatile RC7PPSbits_t RC7PPSbits __at(0xEFE);
[; ;pic18f27k40.h: 7604: extern volatile unsigned char IOCAF __at(0xF0A);
"7606
[; ;pic18f27k40.h: 7606: asm("IOCAF equ 0F0Ah");
[; <" IOCAF equ 0F0Ah ;# ">
[; ;pic18f27k40.h: 7609: typedef union {
[; ;pic18f27k40.h: 7610: struct {
[; ;pic18f27k40.h: 7611: unsigned IOCAF0 :1;
[; ;pic18f27k40.h: 7612: unsigned IOCAF1 :1;
[; ;pic18f27k40.h: 7613: unsigned IOCAF2 :1;
[; ;pic18f27k40.h: 7614: unsigned IOCAF3 :1;
[; ;pic18f27k40.h: 7615: unsigned IOCAF4 :1;
[; ;pic18f27k40.h: 7616: unsigned IOCAF5 :1;
[; ;pic18f27k40.h: 7617: unsigned IOCAF6 :1;
[; ;pic18f27k40.h: 7618: unsigned IOCAF7 :1;
[; ;pic18f27k40.h: 7619: };
[; ;pic18f27k40.h: 7620: } IOCAFbits_t;
[; ;pic18f27k40.h: 7621: extern volatile IOCAFbits_t IOCAFbits __at(0xF0A);
[; ;pic18f27k40.h: 7666: extern volatile unsigned char IOCAN __at(0xF0B);
"7668
[; ;pic18f27k40.h: 7668: asm("IOCAN equ 0F0Bh");
[; <" IOCAN equ 0F0Bh ;# ">
[; ;pic18f27k40.h: 7671: typedef union {
[; ;pic18f27k40.h: 7672: struct {
[; ;pic18f27k40.h: 7673: unsigned IOCAN0 :1;
[; ;pic18f27k40.h: 7674: unsigned IOCAN1 :1;
[; ;pic18f27k40.h: 7675: unsigned IOCAN2 :1;
[; ;pic18f27k40.h: 7676: unsigned IOCAN3 :1;
[; ;pic18f27k40.h: 7677: unsigned IOCAN4 :1;
[; ;pic18f27k40.h: 7678: unsigned IOCAN5 :1;
[; ;pic18f27k40.h: 7679: unsigned IOCAN6 :1;
[; ;pic18f27k40.h: 7680: unsigned IOCAN7 :1;
[; ;pic18f27k40.h: 7681: };
[; ;pic18f27k40.h: 7682: } IOCANbits_t;
[; ;pic18f27k40.h: 7683: extern volatile IOCANbits_t IOCANbits __at(0xF0B);
[; ;pic18f27k40.h: 7728: extern volatile unsigned char IOCAP __at(0xF0C);
"7730
[; ;pic18f27k40.h: 7730: asm("IOCAP equ 0F0Ch");
[; <" IOCAP equ 0F0Ch ;# ">
[; ;pic18f27k40.h: 7733: typedef union {
[; ;pic18f27k40.h: 7734: struct {
[; ;pic18f27k40.h: 7735: unsigned IOCAP0 :1;
[; ;pic18f27k40.h: 7736: unsigned IOCAP1 :1;
[; ;pic18f27k40.h: 7737: unsigned IOCAP2 :1;
[; ;pic18f27k40.h: 7738: unsigned IOCAP3 :1;
[; ;pic18f27k40.h: 7739: unsigned IOCAP4 :1;
[; ;pic18f27k40.h: 7740: unsigned IOCAP5 :1;
[; ;pic18f27k40.h: 7741: unsigned IOCAP6 :1;
[; ;pic18f27k40.h: 7742: unsigned IOCAP7 :1;
[; ;pic18f27k40.h: 7743: };
[; ;pic18f27k40.h: 7744: } IOCAPbits_t;
[; ;pic18f27k40.h: 7745: extern volatile IOCAPbits_t IOCAPbits __at(0xF0C);
[; ;pic18f27k40.h: 7790: extern volatile unsigned char INLVLA __at(0xF0D);
"7792
[; ;pic18f27k40.h: 7792: asm("INLVLA equ 0F0Dh");
[; <" INLVLA equ 0F0Dh ;# ">
[; ;pic18f27k40.h: 7795: typedef union {
[; ;pic18f27k40.h: 7796: struct {
[; ;pic18f27k40.h: 7797: unsigned INLVLA0 :1;
[; ;pic18f27k40.h: 7798: unsigned INLVLA1 :1;
[; ;pic18f27k40.h: 7799: unsigned INLVLA2 :1;
[; ;pic18f27k40.h: 7800: unsigned INLVLA3 :1;
[; ;pic18f27k40.h: 7801: unsigned INLVLA4 :1;
[; ;pic18f27k40.h: 7802: unsigned INLVLA5 :1;
[; ;pic18f27k40.h: 7803: unsigned INLVLA6 :1;
[; ;pic18f27k40.h: 7804: unsigned INLVLA7 :1;
[; ;pic18f27k40.h: 7805: };
[; ;pic18f27k40.h: 7806: } INLVLAbits_t;
[; ;pic18f27k40.h: 7807: extern volatile INLVLAbits_t INLVLAbits __at(0xF0D);
[; ;pic18f27k40.h: 7852: extern volatile unsigned char SLRCONA __at(0xF0E);
"7854
[; ;pic18f27k40.h: 7854: asm("SLRCONA equ 0F0Eh");
[; <" SLRCONA equ 0F0Eh ;# ">
[; ;pic18f27k40.h: 7857: typedef union {
[; ;pic18f27k40.h: 7858: struct {
[; ;pic18f27k40.h: 7859: unsigned SLRA0 :1;
[; ;pic18f27k40.h: 7860: unsigned SLRA1 :1;
[; ;pic18f27k40.h: 7861: unsigned SLRA2 :1;
[; ;pic18f27k40.h: 7862: unsigned SLRA3 :1;
[; ;pic18f27k40.h: 7863: unsigned SLRA4 :1;
[; ;pic18f27k40.h: 7864: unsigned SLRA5 :1;
[; ;pic18f27k40.h: 7865: unsigned SLRA6 :1;
[; ;pic18f27k40.h: 7866: unsigned SLRA7 :1;
[; ;pic18f27k40.h: 7867: };
[; ;pic18f27k40.h: 7868: } SLRCONAbits_t;
[; ;pic18f27k40.h: 7869: extern volatile SLRCONAbits_t SLRCONAbits __at(0xF0E);
[; ;pic18f27k40.h: 7914: extern volatile unsigned char ODCONA __at(0xF0F);
"7916
[; ;pic18f27k40.h: 7916: asm("ODCONA equ 0F0Fh");
[; <" ODCONA equ 0F0Fh ;# ">
[; ;pic18f27k40.h: 7919: typedef union {
[; ;pic18f27k40.h: 7920: struct {
[; ;pic18f27k40.h: 7921: unsigned ODCA0 :1;
[; ;pic18f27k40.h: 7922: unsigned ODCA1 :1;
[; ;pic18f27k40.h: 7923: unsigned ODCA2 :1;
[; ;pic18f27k40.h: 7924: unsigned ODCA3 :1;
[; ;pic18f27k40.h: 7925: unsigned ODCA4 :1;
[; ;pic18f27k40.h: 7926: unsigned ODCA5 :1;
[; ;pic18f27k40.h: 7927: unsigned ODCA6 :1;
[; ;pic18f27k40.h: 7928: unsigned ODCA7 :1;
[; ;pic18f27k40.h: 7929: };
[; ;pic18f27k40.h: 7930: } ODCONAbits_t;
[; ;pic18f27k40.h: 7931: extern volatile ODCONAbits_t ODCONAbits __at(0xF0F);
[; ;pic18f27k40.h: 7976: extern volatile unsigned char WPUA __at(0xF10);
"7978
[; ;pic18f27k40.h: 7978: asm("WPUA equ 0F10h");
[; <" WPUA equ 0F10h ;# ">
[; ;pic18f27k40.h: 7981: typedef union {
[; ;pic18f27k40.h: 7982: struct {
[; ;pic18f27k40.h: 7983: unsigned WPUA0 :1;
[; ;pic18f27k40.h: 7984: unsigned WPUA1 :1;
[; ;pic18f27k40.h: 7985: unsigned WPUA2 :1;
[; ;pic18f27k40.h: 7986: unsigned WPUA3 :1;
[; ;pic18f27k40.h: 7987: unsigned WPUA4 :1;
[; ;pic18f27k40.h: 7988: unsigned WPUA5 :1;
[; ;pic18f27k40.h: 7989: unsigned WPUA6 :1;
[; ;pic18f27k40.h: 7990: unsigned WPUA7 :1;
[; ;pic18f27k40.h: 7991: };
[; ;pic18f27k40.h: 7992: } WPUAbits_t;
[; ;pic18f27k40.h: 7993: extern volatile WPUAbits_t WPUAbits __at(0xF10);
[; ;pic18f27k40.h: 8038: extern volatile unsigned char ANSELA __at(0xF11);
"8040
[; ;pic18f27k40.h: 8040: asm("ANSELA equ 0F11h");
[; <" ANSELA equ 0F11h ;# ">
[; ;pic18f27k40.h: 8043: typedef union {
[; ;pic18f27k40.h: 8044: struct {
[; ;pic18f27k40.h: 8045: unsigned ANSELA0 :1;
[; ;pic18f27k40.h: 8046: unsigned ANSELA1 :1;
[; ;pic18f27k40.h: 8047: unsigned ANSELA2 :1;
[; ;pic18f27k40.h: 8048: unsigned ANSELA3 :1;
[; ;pic18f27k40.h: 8049: unsigned ANSELA4 :1;
[; ;pic18f27k40.h: 8050: unsigned ANSELA5 :1;
[; ;pic18f27k40.h: 8051: unsigned ANSELA6 :1;
[; ;pic18f27k40.h: 8052: unsigned ANSELA7 :1;
[; ;pic18f27k40.h: 8053: };
[; ;pic18f27k40.h: 8054: } ANSELAbits_t;
[; ;pic18f27k40.h: 8055: extern volatile ANSELAbits_t ANSELAbits __at(0xF11);
[; ;pic18f27k40.h: 8100: extern volatile unsigned char IOCBF __at(0xF12);
"8102
[; ;pic18f27k40.h: 8102: asm("IOCBF equ 0F12h");
[; <" IOCBF equ 0F12h ;# ">
[; ;pic18f27k40.h: 8105: typedef union {
[; ;pic18f27k40.h: 8106: struct {
[; ;pic18f27k40.h: 8107: unsigned IOCBF0 :1;
[; ;pic18f27k40.h: 8108: unsigned IOCBF1 :1;
[; ;pic18f27k40.h: 8109: unsigned IOCBF2 :1;
[; ;pic18f27k40.h: 8110: unsigned IOCBF3 :1;
[; ;pic18f27k40.h: 8111: unsigned IOCBF4 :1;
[; ;pic18f27k40.h: 8112: unsigned IOCBF5 :1;
[; ;pic18f27k40.h: 8113: unsigned IOCBF6 :1;
[; ;pic18f27k40.h: 8114: unsigned IOCBF7 :1;
[; ;pic18f27k40.h: 8115: };
[; ;pic18f27k40.h: 8116: } IOCBFbits_t;
[; ;pic18f27k40.h: 8117: extern volatile IOCBFbits_t IOCBFbits __at(0xF12);
[; ;pic18f27k40.h: 8162: extern volatile unsigned char IOCBN __at(0xF13);
"8164
[; ;pic18f27k40.h: 8164: asm("IOCBN equ 0F13h");
[; <" IOCBN equ 0F13h ;# ">
[; ;pic18f27k40.h: 8167: typedef union {
[; ;pic18f27k40.h: 8168: struct {
[; ;pic18f27k40.h: 8169: unsigned IOCBN0 :1;
[; ;pic18f27k40.h: 8170: unsigned IOCBN1 :1;
[; ;pic18f27k40.h: 8171: unsigned IOCBN2 :1;
[; ;pic18f27k40.h: 8172: unsigned IOCBN3 :1;
[; ;pic18f27k40.h: 8173: unsigned IOCBN4 :1;
[; ;pic18f27k40.h: 8174: unsigned IOCBN5 :1;
[; ;pic18f27k40.h: 8175: unsigned IOCBN6 :1;
[; ;pic18f27k40.h: 8176: unsigned IOCBN7 :1;
[; ;pic18f27k40.h: 8177: };
[; ;pic18f27k40.h: 8178: } IOCBNbits_t;
[; ;pic18f27k40.h: 8179: extern volatile IOCBNbits_t IOCBNbits __at(0xF13);
[; ;pic18f27k40.h: 8224: extern volatile unsigned char IOCBP __at(0xF14);
"8226
[; ;pic18f27k40.h: 8226: asm("IOCBP equ 0F14h");
[; <" IOCBP equ 0F14h ;# ">
[; ;pic18f27k40.h: 8229: typedef union {
[; ;pic18f27k40.h: 8230: struct {
[; ;pic18f27k40.h: 8231: unsigned IOCBP0 :1;
[; ;pic18f27k40.h: 8232: unsigned IOCBP1 :1;
[; ;pic18f27k40.h: 8233: unsigned IOCBP2 :1;
[; ;pic18f27k40.h: 8234: unsigned IOCBP3 :1;
[; ;pic18f27k40.h: 8235: unsigned IOCBP4 :1;
[; ;pic18f27k40.h: 8236: unsigned IOCBP5 :1;
[; ;pic18f27k40.h: 8237: unsigned IOCBP6 :1;
[; ;pic18f27k40.h: 8238: unsigned IOCBP7 :1;
[; ;pic18f27k40.h: 8239: };
[; ;pic18f27k40.h: 8240: } IOCBPbits_t;
[; ;pic18f27k40.h: 8241: extern volatile IOCBPbits_t IOCBPbits __at(0xF14);
[; ;pic18f27k40.h: 8286: extern volatile unsigned char INLVLB __at(0xF15);
"8288
[; ;pic18f27k40.h: 8288: asm("INLVLB equ 0F15h");
[; <" INLVLB equ 0F15h ;# ">
[; ;pic18f27k40.h: 8291: typedef union {
[; ;pic18f27k40.h: 8292: struct {
[; ;pic18f27k40.h: 8293: unsigned INLVLB0 :1;
[; ;pic18f27k40.h: 8294: unsigned INLVLB1 :1;
[; ;pic18f27k40.h: 8295: unsigned INLVLB2 :1;
[; ;pic18f27k40.h: 8296: unsigned INLVLB3 :1;
[; ;pic18f27k40.h: 8297: unsigned INLVLB4 :1;
[; ;pic18f27k40.h: 8298: unsigned INLVLB5 :1;
[; ;pic18f27k40.h: 8299: unsigned INLVLB6 :1;
[; ;pic18f27k40.h: 8300: unsigned INLVLB7 :1;
[; ;pic18f27k40.h: 8301: };
[; ;pic18f27k40.h: 8302: } INLVLBbits_t;
[; ;pic18f27k40.h: 8303: extern volatile INLVLBbits_t INLVLBbits __at(0xF15);
[; ;pic18f27k40.h: 8348: extern volatile unsigned char SLRCONB __at(0xF16);
"8350
[; ;pic18f27k40.h: 8350: asm("SLRCONB equ 0F16h");
[; <" SLRCONB equ 0F16h ;# ">
[; ;pic18f27k40.h: 8353: typedef union {
[; ;pic18f27k40.h: 8354: struct {
[; ;pic18f27k40.h: 8355: unsigned SLRB0 :1;
[; ;pic18f27k40.h: 8356: unsigned SLRB1 :1;
[; ;pic18f27k40.h: 8357: unsigned SLRB2 :1;
[; ;pic18f27k40.h: 8358: unsigned SLRB3 :1;
[; ;pic18f27k40.h: 8359: unsigned SLRB4 :1;
[; ;pic18f27k40.h: 8360: unsigned SLRB5 :1;
[; ;pic18f27k40.h: 8361: unsigned SLRB6 :1;
[; ;pic18f27k40.h: 8362: unsigned SLRB7 :1;
[; ;pic18f27k40.h: 8363: };
[; ;pic18f27k40.h: 8364: } SLRCONBbits_t;
[; ;pic18f27k40.h: 8365: extern volatile SLRCONBbits_t SLRCONBbits __at(0xF16);
[; ;pic18f27k40.h: 8410: extern volatile unsigned char ODCONB __at(0xF17);
"8412
[; ;pic18f27k40.h: 8412: asm("ODCONB equ 0F17h");
[; <" ODCONB equ 0F17h ;# ">
[; ;pic18f27k40.h: 8415: typedef union {
[; ;pic18f27k40.h: 8416: struct {
[; ;pic18f27k40.h: 8417: unsigned ODCB0 :1;
[; ;pic18f27k40.h: 8418: unsigned ODCB1 :1;
[; ;pic18f27k40.h: 8419: unsigned ODCB2 :1;
[; ;pic18f27k40.h: 8420: unsigned ODCB3 :1;
[; ;pic18f27k40.h: 8421: unsigned ODCB4 :1;
[; ;pic18f27k40.h: 8422: unsigned ODCB5 :1;
[; ;pic18f27k40.h: 8423: unsigned ODCB6 :1;
[; ;pic18f27k40.h: 8424: unsigned ODCB7 :1;
[; ;pic18f27k40.h: 8425: };
[; ;pic18f27k40.h: 8426: } ODCONBbits_t;
[; ;pic18f27k40.h: 8427: extern volatile ODCONBbits_t ODCONBbits __at(0xF17);
[; ;pic18f27k40.h: 8472: extern volatile unsigned char WPUB __at(0xF18);
"8474
[; ;pic18f27k40.h: 8474: asm("WPUB equ 0F18h");
[; <" WPUB equ 0F18h ;# ">
[; ;pic18f27k40.h: 8477: typedef union {
[; ;pic18f27k40.h: 8478: struct {
[; ;pic18f27k40.h: 8479: unsigned WPUB0 :1;
[; ;pic18f27k40.h: 8480: unsigned WPUB1 :1;
[; ;pic18f27k40.h: 8481: unsigned WPUB2 :1;
[; ;pic18f27k40.h: 8482: unsigned WPUB3 :1;
[; ;pic18f27k40.h: 8483: unsigned WPUB4 :1;
[; ;pic18f27k40.h: 8484: unsigned WPUB5 :1;
[; ;pic18f27k40.h: 8485: unsigned WPUB6 :1;
[; ;pic18f27k40.h: 8486: unsigned WPUB7 :1;
[; ;pic18f27k40.h: 8487: };
[; ;pic18f27k40.h: 8488: } WPUBbits_t;
[; ;pic18f27k40.h: 8489: extern volatile WPUBbits_t WPUBbits __at(0xF18);
[; ;pic18f27k40.h: 8534: extern volatile unsigned char ANSELB __at(0xF19);
"8536
[; ;pic18f27k40.h: 8536: asm("ANSELB equ 0F19h");
[; <" ANSELB equ 0F19h ;# ">
[; ;pic18f27k40.h: 8539: typedef union {
[; ;pic18f27k40.h: 8540: struct {
[; ;pic18f27k40.h: 8541: unsigned ANSELB0 :1;
[; ;pic18f27k40.h: 8542: unsigned ANSELB1 :1;
[; ;pic18f27k40.h: 8543: unsigned ANSELB2 :1;
[; ;pic18f27k40.h: 8544: unsigned ANSELB3 :1;
[; ;pic18f27k40.h: 8545: unsigned ANSELB4 :1;
[; ;pic18f27k40.h: 8546: unsigned ANSELB5 :1;
[; ;pic18f27k40.h: 8547: unsigned ANSELB6 :1;
[; ;pic18f27k40.h: 8548: unsigned ANSELB7 :1;
[; ;pic18f27k40.h: 8549: };
[; ;pic18f27k40.h: 8550: } ANSELBbits_t;
[; ;pic18f27k40.h: 8551: extern volatile ANSELBbits_t ANSELBbits __at(0xF19);
[; ;pic18f27k40.h: 8596: extern volatile unsigned char IOCCF __at(0xF1A);
"8598
[; ;pic18f27k40.h: 8598: asm("IOCCF equ 0F1Ah");
[; <" IOCCF equ 0F1Ah ;# ">
[; ;pic18f27k40.h: 8601: typedef union {
[; ;pic18f27k40.h: 8602: struct {
[; ;pic18f27k40.h: 8603: unsigned IOCCF0 :1;
[; ;pic18f27k40.h: 8604: unsigned IOCCF1 :1;
[; ;pic18f27k40.h: 8605: unsigned IOCCF2 :1;
[; ;pic18f27k40.h: 8606: unsigned IOCCF3 :1;
[; ;pic18f27k40.h: 8607: unsigned IOCCF4 :1;
[; ;pic18f27k40.h: 8608: unsigned IOCCF5 :1;
[; ;pic18f27k40.h: 8609: unsigned IOCCF6 :1;
[; ;pic18f27k40.h: 8610: unsigned IOCCF7 :1;
[; ;pic18f27k40.h: 8611: };
[; ;pic18f27k40.h: 8612: } IOCCFbits_t;
[; ;pic18f27k40.h: 8613: extern volatile IOCCFbits_t IOCCFbits __at(0xF1A);
[; ;pic18f27k40.h: 8658: extern volatile unsigned char IOCCN __at(0xF1B);
"8660
[; ;pic18f27k40.h: 8660: asm("IOCCN equ 0F1Bh");
[; <" IOCCN equ 0F1Bh ;# ">
[; ;pic18f27k40.h: 8663: typedef union {
[; ;pic18f27k40.h: 8664: struct {
[; ;pic18f27k40.h: 8665: unsigned IOCCN0 :1;
[; ;pic18f27k40.h: 8666: unsigned IOCCN1 :1;
[; ;pic18f27k40.h: 8667: unsigned IOCCN2 :1;
[; ;pic18f27k40.h: 8668: unsigned IOCCN3 :1;
[; ;pic18f27k40.h: 8669: unsigned IOCCN4 :1;
[; ;pic18f27k40.h: 8670: unsigned IOCCN5 :1;
[; ;pic18f27k40.h: 8671: unsigned IOCCN6 :1;
[; ;pic18f27k40.h: 8672: unsigned IOCCN7 :1;
[; ;pic18f27k40.h: 8673: };
[; ;pic18f27k40.h: 8674: } IOCCNbits_t;
[; ;pic18f27k40.h: 8675: extern volatile IOCCNbits_t IOCCNbits __at(0xF1B);
[; ;pic18f27k40.h: 8720: extern volatile unsigned char IOCCP __at(0xF1C);
"8722
[; ;pic18f27k40.h: 8722: asm("IOCCP equ 0F1Ch");
[; <" IOCCP equ 0F1Ch ;# ">
[; ;pic18f27k40.h: 8725: typedef union {
[; ;pic18f27k40.h: 8726: struct {
[; ;pic18f27k40.h: 8727: unsigned IOCCP0 :1;
[; ;pic18f27k40.h: 8728: unsigned IOCCP1 :1;
[; ;pic18f27k40.h: 8729: unsigned IOCCP2 :1;
[; ;pic18f27k40.h: 8730: unsigned IOCCP3 :1;
[; ;pic18f27k40.h: 8731: unsigned IOCCP4 :1;
[; ;pic18f27k40.h: 8732: unsigned IOCCP5 :1;
[; ;pic18f27k40.h: 8733: unsigned IOCCP6 :1;
[; ;pic18f27k40.h: 8734: unsigned IOCCP7 :1;
[; ;pic18f27k40.h: 8735: };
[; ;pic18f27k40.h: 8736: } IOCCPbits_t;
[; ;pic18f27k40.h: 8737: extern volatile IOCCPbits_t IOCCPbits __at(0xF1C);
[; ;pic18f27k40.h: 8782: extern volatile unsigned char INLVLC __at(0xF1D);
"8784
[; ;pic18f27k40.h: 8784: asm("INLVLC equ 0F1Dh");
[; <" INLVLC equ 0F1Dh ;# ">
[; ;pic18f27k40.h: 8787: typedef union {
[; ;pic18f27k40.h: 8788: struct {
[; ;pic18f27k40.h: 8789: unsigned INLVLC0 :1;
[; ;pic18f27k40.h: 8790: unsigned INLVLC1 :1;
[; ;pic18f27k40.h: 8791: unsigned INLVLC2 :1;
[; ;pic18f27k40.h: 8792: unsigned INLVLC3 :1;
[; ;pic18f27k40.h: 8793: unsigned INLVLC4 :1;
[; ;pic18f27k40.h: 8794: unsigned INLVLC5 :1;
[; ;pic18f27k40.h: 8795: unsigned INLVLC6 :1;
[; ;pic18f27k40.h: 8796: unsigned INLVLC7 :1;
[; ;pic18f27k40.h: 8797: };
[; ;pic18f27k40.h: 8798: } INLVLCbits_t;
[; ;pic18f27k40.h: 8799: extern volatile INLVLCbits_t INLVLCbits __at(0xF1D);
[; ;pic18f27k40.h: 8844: extern volatile unsigned char SLRCONC __at(0xF1E);
"8846
[; ;pic18f27k40.h: 8846: asm("SLRCONC equ 0F1Eh");
[; <" SLRCONC equ 0F1Eh ;# ">
[; ;pic18f27k40.h: 8849: typedef union {
[; ;pic18f27k40.h: 8850: struct {
[; ;pic18f27k40.h: 8851: unsigned SLRC0 :1;
[; ;pic18f27k40.h: 8852: unsigned SLRC1 :1;
[; ;pic18f27k40.h: 8853: unsigned SLRC2 :1;
[; ;pic18f27k40.h: 8854: unsigned SLRC3 :1;
[; ;pic18f27k40.h: 8855: unsigned SLRC4 :1;
[; ;pic18f27k40.h: 8856: unsigned SLRC5 :1;
[; ;pic18f27k40.h: 8857: unsigned SLRC6 :1;
[; ;pic18f27k40.h: 8858: unsigned SLRC7 :1;
[; ;pic18f27k40.h: 8859: };
[; ;pic18f27k40.h: 8860: } SLRCONCbits_t;
[; ;pic18f27k40.h: 8861: extern volatile SLRCONCbits_t SLRCONCbits __at(0xF1E);
[; ;pic18f27k40.h: 8906: extern volatile unsigned char ODCONC __at(0xF1F);
"8908
[; ;pic18f27k40.h: 8908: asm("ODCONC equ 0F1Fh");
[; <" ODCONC equ 0F1Fh ;# ">
[; ;pic18f27k40.h: 8911: typedef union {
[; ;pic18f27k40.h: 8912: struct {
[; ;pic18f27k40.h: 8913: unsigned ODCC0 :1;
[; ;pic18f27k40.h: 8914: unsigned ODCC1 :1;
[; ;pic18f27k40.h: 8915: unsigned ODCC2 :1;
[; ;pic18f27k40.h: 8916: unsigned ODCC3 :1;
[; ;pic18f27k40.h: 8917: unsigned ODCC4 :1;
[; ;pic18f27k40.h: 8918: unsigned ODCC5 :1;
[; ;pic18f27k40.h: 8919: unsigned ODCC6 :1;
[; ;pic18f27k40.h: 8920: unsigned ODCC7 :1;
[; ;pic18f27k40.h: 8921: };
[; ;pic18f27k40.h: 8922: } ODCONCbits_t;
[; ;pic18f27k40.h: 8923: extern volatile ODCONCbits_t ODCONCbits __at(0xF1F);
[; ;pic18f27k40.h: 8968: extern volatile unsigned char WPUC __at(0xF20);
"8970
[; ;pic18f27k40.h: 8970: asm("WPUC equ 0F20h");
[; <" WPUC equ 0F20h ;# ">
[; ;pic18f27k40.h: 8973: typedef union {
[; ;pic18f27k40.h: 8974: struct {
[; ;pic18f27k40.h: 8975: unsigned WPUC0 :1;
[; ;pic18f27k40.h: 8976: unsigned WPUC1 :1;
[; ;pic18f27k40.h: 8977: unsigned WPUC2 :1;
[; ;pic18f27k40.h: 8978: unsigned WPUC3 :1;
[; ;pic18f27k40.h: 8979: unsigned WPUC4 :1;
[; ;pic18f27k40.h: 8980: unsigned WPUC5 :1;
[; ;pic18f27k40.h: 8981: unsigned WPUC6 :1;
[; ;pic18f27k40.h: 8982: unsigned WPUC7 :1;
[; ;pic18f27k40.h: 8983: };
[; ;pic18f27k40.h: 8984: } WPUCbits_t;
[; ;pic18f27k40.h: 8985: extern volatile WPUCbits_t WPUCbits __at(0xF20);
[; ;pic18f27k40.h: 9030: extern volatile unsigned char ANSELC __at(0xF21);
"9032
[; ;pic18f27k40.h: 9032: asm("ANSELC equ 0F21h");
[; <" ANSELC equ 0F21h ;# ">
[; ;pic18f27k40.h: 9035: typedef union {
[; ;pic18f27k40.h: 9036: struct {
[; ;pic18f27k40.h: 9037: unsigned ANSELC0 :1;
[; ;pic18f27k40.h: 9038: unsigned ANSELC1 :1;
[; ;pic18f27k40.h: 9039: unsigned ANSELC2 :1;
[; ;pic18f27k40.h: 9040: unsigned ANSELC3 :1;
[; ;pic18f27k40.h: 9041: unsigned ANSELC4 :1;
[; ;pic18f27k40.h: 9042: unsigned ANSELC5 :1;
[; ;pic18f27k40.h: 9043: unsigned ANSELC6 :1;
[; ;pic18f27k40.h: 9044: unsigned ANSELC7 :1;
[; ;pic18f27k40.h: 9045: };
[; ;pic18f27k40.h: 9046: } ANSELCbits_t;
[; ;pic18f27k40.h: 9047: extern volatile ANSELCbits_t ANSELCbits __at(0xF21);
[; ;pic18f27k40.h: 9092: extern volatile unsigned char IOCEF __at(0xF27);
"9094
[; ;pic18f27k40.h: 9094: asm("IOCEF equ 0F27h");
[; <" IOCEF equ 0F27h ;# ">
[; ;pic18f27k40.h: 9097: typedef union {
[; ;pic18f27k40.h: 9098: struct {
[; ;pic18f27k40.h: 9099: unsigned :3;
[; ;pic18f27k40.h: 9100: unsigned IOCEF3 :1;
[; ;pic18f27k40.h: 9101: };
[; ;pic18f27k40.h: 9102: } IOCEFbits_t;
[; ;pic18f27k40.h: 9103: extern volatile IOCEFbits_t IOCEFbits __at(0xF27);
[; ;pic18f27k40.h: 9113: extern volatile unsigned char IOCEN __at(0xF28);
"9115
[; ;pic18f27k40.h: 9115: asm("IOCEN equ 0F28h");
[; <" IOCEN equ 0F28h ;# ">
[; ;pic18f27k40.h: 9118: typedef union {
[; ;pic18f27k40.h: 9119: struct {
[; ;pic18f27k40.h: 9120: unsigned :3;
[; ;pic18f27k40.h: 9121: unsigned IOCEN3 :1;
[; ;pic18f27k40.h: 9122: };
[; ;pic18f27k40.h: 9123: } IOCENbits_t;
[; ;pic18f27k40.h: 9124: extern volatile IOCENbits_t IOCENbits __at(0xF28);
[; ;pic18f27k40.h: 9134: extern volatile unsigned char IOCEP __at(0xF29);
"9136
[; ;pic18f27k40.h: 9136: asm("IOCEP equ 0F29h");
[; <" IOCEP equ 0F29h ;# ">
[; ;pic18f27k40.h: 9139: typedef union {
[; ;pic18f27k40.h: 9140: struct {
[; ;pic18f27k40.h: 9141: unsigned :3;
[; ;pic18f27k40.h: 9142: unsigned IOCEP3 :1;
[; ;pic18f27k40.h: 9143: };
[; ;pic18f27k40.h: 9144: } IOCEPbits_t;
[; ;pic18f27k40.h: 9145: extern volatile IOCEPbits_t IOCEPbits __at(0xF29);
[; ;pic18f27k40.h: 9155: extern volatile unsigned char INLVLE __at(0xF2A);
"9157
[; ;pic18f27k40.h: 9157: asm("INLVLE equ 0F2Ah");
[; <" INLVLE equ 0F2Ah ;# ">
[; ;pic18f27k40.h: 9160: typedef union {
[; ;pic18f27k40.h: 9161: struct {
[; ;pic18f27k40.h: 9162: unsigned :3;
[; ;pic18f27k40.h: 9163: unsigned INLVLE3 :1;
[; ;pic18f27k40.h: 9164: };
[; ;pic18f27k40.h: 9165: } INLVLEbits_t;
[; ;pic18f27k40.h: 9166: extern volatile INLVLEbits_t INLVLEbits __at(0xF2A);
[; ;pic18f27k40.h: 9176: extern volatile unsigned char WPUE __at(0xF2D);
"9178
[; ;pic18f27k40.h: 9178: asm("WPUE equ 0F2Dh");
[; <" WPUE equ 0F2Dh ;# ">
[; ;pic18f27k40.h: 9181: typedef union {
[; ;pic18f27k40.h: 9182: struct {
[; ;pic18f27k40.h: 9183: unsigned :3;
[; ;pic18f27k40.h: 9184: unsigned WPUE3 :1;
[; ;pic18f27k40.h: 9185: };
[; ;pic18f27k40.h: 9186: } WPUEbits_t;
[; ;pic18f27k40.h: 9187: extern volatile WPUEbits_t WPUEbits __at(0xF2D);
[; ;pic18f27k40.h: 9197: extern volatile unsigned char HLVDCON0 __at(0xF2F);
"9199
[; ;pic18f27k40.h: 9199: asm("HLVDCON0 equ 0F2Fh");
[; <" HLVDCON0 equ 0F2Fh ;# ">
[; ;pic18f27k40.h: 9202: typedef union {
[; ;pic18f27k40.h: 9203: struct {
[; ;pic18f27k40.h: 9204: unsigned INTL :1;
[; ;pic18f27k40.h: 9205: unsigned INTH :1;
[; ;pic18f27k40.h: 9206: unsigned :2;
[; ;pic18f27k40.h: 9207: unsigned RDY :1;
[; ;pic18f27k40.h: 9208: unsigned OUT :1;
[; ;pic18f27k40.h: 9209: unsigned :1;
[; ;pic18f27k40.h: 9210: unsigned EN :1;
[; ;pic18f27k40.h: 9211: };
[; ;pic18f27k40.h: 9212: struct {
[; ;pic18f27k40.h: 9213: unsigned HLVDINTL :1;
[; ;pic18f27k40.h: 9214: unsigned HLVDINTH :1;
[; ;pic18f27k40.h: 9215: unsigned :2;
[; ;pic18f27k40.h: 9216: unsigned HLVDRDY :1;
[; ;pic18f27k40.h: 9217: unsigned HLVDOUT :1;
[; ;pic18f27k40.h: 9218: unsigned :1;
[; ;pic18f27k40.h: 9219: unsigned HLVDEN :1;
[; ;pic18f27k40.h: 9220: };
[; ;pic18f27k40.h: 9221: } HLVDCON0bits_t;
[; ;pic18f27k40.h: 9222: extern volatile HLVDCON0bits_t HLVDCON0bits __at(0xF2F);
[; ;pic18f27k40.h: 9277: extern volatile unsigned char HLVDCON1 __at(0xF30);
"9279
[; ;pic18f27k40.h: 9279: asm("HLVDCON1 equ 0F30h");
[; <" HLVDCON1 equ 0F30h ;# ">
[; ;pic18f27k40.h: 9282: typedef union {
[; ;pic18f27k40.h: 9283: struct {
[; ;pic18f27k40.h: 9284: unsigned SEL :4;
[; ;pic18f27k40.h: 9285: };
[; ;pic18f27k40.h: 9286: struct {
[; ;pic18f27k40.h: 9287: unsigned SEL0 :1;
[; ;pic18f27k40.h: 9288: unsigned SEL1 :1;
[; ;pic18f27k40.h: 9289: unsigned SEL2 :1;
[; ;pic18f27k40.h: 9290: unsigned SEL3 :1;
[; ;pic18f27k40.h: 9291: };
[; ;pic18f27k40.h: 9292: struct {
[; ;pic18f27k40.h: 9293: unsigned HLVDSEL0 :1;
[; ;pic18f27k40.h: 9294: unsigned HLVDSEL1 :1;
[; ;pic18f27k40.h: 9295: unsigned HLVDSEL2 :1;
[; ;pic18f27k40.h: 9296: unsigned HLVDSEL3 :1;
[; ;pic18f27k40.h: 9297: };
[; ;pic18f27k40.h: 9298: } HLVDCON1bits_t;
[; ;pic18f27k40.h: 9299: extern volatile HLVDCON1bits_t HLVDCON1bits __at(0xF30);
[; ;pic18f27k40.h: 9349: extern volatile unsigned char FVRCON __at(0xF31);
"9351
[; ;pic18f27k40.h: 9351: asm("FVRCON equ 0F31h");
[; <" FVRCON equ 0F31h ;# ">
[; ;pic18f27k40.h: 9354: typedef union {
[; ;pic18f27k40.h: 9355: struct {
[; ;pic18f27k40.h: 9356: unsigned ADFVR :2;
[; ;pic18f27k40.h: 9357: unsigned CDAFVR :2;
[; ;pic18f27k40.h: 9358: unsigned TSRNG :1;
[; ;pic18f27k40.h: 9359: unsigned TSEN :1;
[; ;pic18f27k40.h: 9360: unsigned RDY :1;
[; ;pic18f27k40.h: 9361: unsigned EN :1;
[; ;pic18f27k40.h: 9362: };
[; ;pic18f27k40.h: 9363: struct {
[; ;pic18f27k40.h: 9364: unsigned ADFVR0 :1;
[; ;pic18f27k40.h: 9365: unsigned ADFVR1 :1;
[; ;pic18f27k40.h: 9366: unsigned CDAFVR0 :1;
[; ;pic18f27k40.h: 9367: unsigned CDAFVR1 :1;
[; ;pic18f27k40.h: 9368: unsigned :2;
[; ;pic18f27k40.h: 9369: unsigned FVRRDY :1;
[; ;pic18f27k40.h: 9370: unsigned FVREN :1;
[; ;pic18f27k40.h: 9371: };
[; ;pic18f27k40.h: 9372: } FVRCONbits_t;
[; ;pic18f27k40.h: 9373: extern volatile FVRCONbits_t FVRCONbits __at(0xF31);
[; ;pic18f27k40.h: 9438: extern volatile unsigned char ZCDCON __at(0xF32);
"9440
[; ;pic18f27k40.h: 9440: asm("ZCDCON equ 0F32h");
[; <" ZCDCON equ 0F32h ;# ">
[; ;pic18f27k40.h: 9443: typedef union {
[; ;pic18f27k40.h: 9444: struct {
[; ;pic18f27k40.h: 9445: unsigned INTN :1;
[; ;pic18f27k40.h: 9446: unsigned INTP :1;
[; ;pic18f27k40.h: 9447: unsigned :2;
[; ;pic18f27k40.h: 9448: unsigned POL :1;
[; ;pic18f27k40.h: 9449: unsigned OUT :1;
[; ;pic18f27k40.h: 9450: unsigned :1;
[; ;pic18f27k40.h: 9451: unsigned SEN :1;
[; ;pic18f27k40.h: 9452: };
[; ;pic18f27k40.h: 9453: struct {
[; ;pic18f27k40.h: 9454: unsigned ZCDINTN :1;
[; ;pic18f27k40.h: 9455: unsigned ZCDINTP :1;
[; ;pic18f27k40.h: 9456: unsigned :2;
[; ;pic18f27k40.h: 9457: unsigned ZCDPOL :1;
[; ;pic18f27k40.h: 9458: unsigned ZCDOUT :1;
[; ;pic18f27k40.h: 9459: unsigned :1;
[; ;pic18f27k40.h: 9460: unsigned ZCDSEN :1;
[; ;pic18f27k40.h: 9461: };
[; ;pic18f27k40.h: 9462: } ZCDCONbits_t;
[; ;pic18f27k40.h: 9463: extern volatile ZCDCONbits_t ZCDCONbits __at(0xF32);
[; ;pic18f27k40.h: 9518: extern volatile unsigned char DAC1CON0 __at(0xF33);
"9520
[; ;pic18f27k40.h: 9520: asm("DAC1CON0 equ 0F33h");
[; <" DAC1CON0 equ 0F33h ;# ">
[; ;pic18f27k40.h: 9523: typedef union {
[; ;pic18f27k40.h: 9524: struct {
[; ;pic18f27k40.h: 9525: unsigned NSS :1;
[; ;pic18f27k40.h: 9526: unsigned :1;
[; ;pic18f27k40.h: 9527: unsigned PSS :2;
[; ;pic18f27k40.h: 9528: unsigned OE2 :1;
[; ;pic18f27k40.h: 9529: unsigned OE1 :1;
[; ;pic18f27k40.h: 9530: unsigned :1;
[; ;pic18f27k40.h: 9531: unsigned EN :1;
[; ;pic18f27k40.h: 9532: };
[; ;pic18f27k40.h: 9533: struct {
[; ;pic18f27k40.h: 9534: unsigned DAC1NSS :1;
[; ;pic18f27k40.h: 9535: unsigned :1;
[; ;pic18f27k40.h: 9536: unsigned DAC1PSS0 :1;
[; ;pic18f27k40.h: 9537: unsigned DAC1PSS1 :1;
[; ;pic18f27k40.h: 9538: unsigned DAC1OE2 :1;
[; ;pic18f27k40.h: 9539: unsigned DAC1OE1 :1;
[; ;pic18f27k40.h: 9540: unsigned :1;
[; ;pic18f27k40.h: 9541: unsigned DAC1EN :1;
[; ;pic18f27k40.h: 9542: };
[; ;pic18f27k40.h: 9543: struct {
[; ;pic18f27k40.h: 9544: unsigned :2;
[; ;pic18f27k40.h: 9545: unsigned PSS0 :1;
[; ;pic18f27k40.h: 9546: unsigned PSS1 :1;
[; ;pic18f27k40.h: 9547: };
[; ;pic18f27k40.h: 9548: } DAC1CON0bits_t;
[; ;pic18f27k40.h: 9549: extern volatile DAC1CON0bits_t DAC1CON0bits __at(0xF33);
[; ;pic18f27k40.h: 9619: extern volatile unsigned char DAC1CON1 __at(0xF34);
"9621
[; ;pic18f27k40.h: 9621: asm("DAC1CON1 equ 0F34h");
[; <" DAC1CON1 equ 0F34h ;# ">
[; ;pic18f27k40.h: 9624: typedef union {
[; ;pic18f27k40.h: 9625: struct {
[; ;pic18f27k40.h: 9626: unsigned DAC1R :5;
[; ;pic18f27k40.h: 9627: };
[; ;pic18f27k40.h: 9628: struct {
[; ;pic18f27k40.h: 9629: unsigned DAC1R0 :1;
[; ;pic18f27k40.h: 9630: unsigned DAC1R1 :1;
[; ;pic18f27k40.h: 9631: unsigned DAC1R2 :1;
[; ;pic18f27k40.h: 9632: unsigned DAC1R3 :1;
[; ;pic18f27k40.h: 9633: unsigned DAC1R4 :1;
[; ;pic18f27k40.h: 9634: };
[; ;pic18f27k40.h: 9635: } DAC1CON1bits_t;
[; ;pic18f27k40.h: 9636: extern volatile DAC1CON1bits_t DAC1CON1bits __at(0xF34);
[; ;pic18f27k40.h: 9671: extern volatile unsigned char CM2CON0 __at(0xF35);
"9673
[; ;pic18f27k40.h: 9673: asm("CM2CON0 equ 0F35h");
[; <" CM2CON0 equ 0F35h ;# ">
[; ;pic18f27k40.h: 9676: typedef union {
[; ;pic18f27k40.h: 9677: struct {
[; ;pic18f27k40.h: 9678: unsigned SYNC :1;
[; ;pic18f27k40.h: 9679: unsigned HYS :1;
[; ;pic18f27k40.h: 9680: unsigned :2;
[; ;pic18f27k40.h: 9681: unsigned POL :1;
[; ;pic18f27k40.h: 9682: unsigned :1;
[; ;pic18f27k40.h: 9683: unsigned OUT :1;
[; ;pic18f27k40.h: 9684: unsigned EN :1;
[; ;pic18f27k40.h: 9685: };
[; ;pic18f27k40.h: 9686: struct {
[; ;pic18f27k40.h: 9687: unsigned C2SYNC :1;
[; ;pic18f27k40.h: 9688: unsigned C2HYS :1;
[; ;pic18f27k40.h: 9689: unsigned :2;
[; ;pic18f27k40.h: 9690: unsigned C2POL :1;
[; ;pic18f27k40.h: 9691: unsigned :1;
[; ;pic18f27k40.h: 9692: unsigned C2OUT :1;
[; ;pic18f27k40.h: 9693: unsigned C2EN :1;
[; ;pic18f27k40.h: 9694: };
[; ;pic18f27k40.h: 9695: } CM2CON0bits_t;
[; ;pic18f27k40.h: 9696: extern volatile CM2CON0bits_t CM2CON0bits __at(0xF35);
[; ;pic18f27k40.h: 9751: extern volatile unsigned char CM2CON1 __at(0xF36);
"9753
[; ;pic18f27k40.h: 9753: asm("CM2CON1 equ 0F36h");
[; <" CM2CON1 equ 0F36h ;# ">
[; ;pic18f27k40.h: 9756: typedef union {
[; ;pic18f27k40.h: 9757: struct {
[; ;pic18f27k40.h: 9758: unsigned INTN :1;
[; ;pic18f27k40.h: 9759: unsigned INTP :1;
[; ;pic18f27k40.h: 9760: };
[; ;pic18f27k40.h: 9761: struct {
[; ;pic18f27k40.h: 9762: unsigned C2INTN :1;
[; ;pic18f27k40.h: 9763: unsigned C2INTP :1;
[; ;pic18f27k40.h: 9764: };
[; ;pic18f27k40.h: 9765: } CM2CON1bits_t;
[; ;pic18f27k40.h: 9766: extern volatile CM2CON1bits_t CM2CON1bits __at(0xF36);
[; ;pic18f27k40.h: 9791: extern volatile unsigned char CM2NCH __at(0xF37);
"9793
[; ;pic18f27k40.h: 9793: asm("CM2NCH equ 0F37h");
[; <" CM2NCH equ 0F37h ;# ">
[; ;pic18f27k40.h: 9796: typedef union {
[; ;pic18f27k40.h: 9797: struct {
[; ;pic18f27k40.h: 9798: unsigned NCH :3;
[; ;pic18f27k40.h: 9799: };
[; ;pic18f27k40.h: 9800: struct {
[; ;pic18f27k40.h: 9801: unsigned NCH0 :1;
[; ;pic18f27k40.h: 9802: unsigned NCH1 :1;
[; ;pic18f27k40.h: 9803: unsigned NCH2 :1;
[; ;pic18f27k40.h: 9804: };
[; ;pic18f27k40.h: 9805: struct {
[; ;pic18f27k40.h: 9806: unsigned C2NCH0 :1;
[; ;pic18f27k40.h: 9807: unsigned C2NCH1 :1;
[; ;pic18f27k40.h: 9808: unsigned C2NCH2 :1;
[; ;pic18f27k40.h: 9809: };
[; ;pic18f27k40.h: 9810: } CM2NCHbits_t;
[; ;pic18f27k40.h: 9811: extern volatile CM2NCHbits_t CM2NCHbits __at(0xF37);
[; ;pic18f27k40.h: 9851: extern volatile unsigned char CM2PCH __at(0xF38);
"9853
[; ;pic18f27k40.h: 9853: asm("CM2PCH equ 0F38h");
[; <" CM2PCH equ 0F38h ;# ">
[; ;pic18f27k40.h: 9856: typedef union {
[; ;pic18f27k40.h: 9857: struct {
[; ;pic18f27k40.h: 9858: unsigned PCH :3;
[; ;pic18f27k40.h: 9859: };
[; ;pic18f27k40.h: 9860: struct {
[; ;pic18f27k40.h: 9861: unsigned PCH0 :1;
[; ;pic18f27k40.h: 9862: unsigned PCH1 :1;
[; ;pic18f27k40.h: 9863: unsigned PCH2 :1;
[; ;pic18f27k40.h: 9864: };
[; ;pic18f27k40.h: 9865: struct {
[; ;pic18f27k40.h: 9866: unsigned C2PCH0 :1;
[; ;pic18f27k40.h: 9867: unsigned C2PCH1 :1;
[; ;pic18f27k40.h: 9868: unsigned C2PCH2 :1;
[; ;pic18f27k40.h: 9869: };
[; ;pic18f27k40.h: 9870: } CM2PCHbits_t;
[; ;pic18f27k40.h: 9871: extern volatile CM2PCHbits_t CM2PCHbits __at(0xF38);
[; ;pic18f27k40.h: 9911: extern volatile unsigned char CM1CON0 __at(0xF39);
"9913
[; ;pic18f27k40.h: 9913: asm("CM1CON0 equ 0F39h");
[; <" CM1CON0 equ 0F39h ;# ">
[; ;pic18f27k40.h: 9916: typedef union {
[; ;pic18f27k40.h: 9917: struct {
[; ;pic18f27k40.h: 9918: unsigned SYNC :1;
[; ;pic18f27k40.h: 9919: unsigned HYS :1;
[; ;pic18f27k40.h: 9920: unsigned :2;
[; ;pic18f27k40.h: 9921: unsigned POL :1;
[; ;pic18f27k40.h: 9922: unsigned :1;
[; ;pic18f27k40.h: 9923: unsigned OUT :1;
[; ;pic18f27k40.h: 9924: unsigned EN :1;
[; ;pic18f27k40.h: 9925: };
[; ;pic18f27k40.h: 9926: struct {
[; ;pic18f27k40.h: 9927: unsigned C1SYNC :1;
[; ;pic18f27k40.h: 9928: unsigned C1HYS :1;
[; ;pic18f27k40.h: 9929: unsigned :2;
[; ;pic18f27k40.h: 9930: unsigned C1POL :1;
[; ;pic18f27k40.h: 9931: unsigned :1;
[; ;pic18f27k40.h: 9932: unsigned C1OUT :1;
[; ;pic18f27k40.h: 9933: unsigned C1EN :1;
[; ;pic18f27k40.h: 9934: };
[; ;pic18f27k40.h: 9935: } CM1CON0bits_t;
[; ;pic18f27k40.h: 9936: extern volatile CM1CON0bits_t CM1CON0bits __at(0xF39);
[; ;pic18f27k40.h: 9991: extern volatile unsigned char CM1CON1 __at(0xF3A);
"9993
[; ;pic18f27k40.h: 9993: asm("CM1CON1 equ 0F3Ah");
[; <" CM1CON1 equ 0F3Ah ;# ">
[; ;pic18f27k40.h: 9996: typedef union {
[; ;pic18f27k40.h: 9997: struct {
[; ;pic18f27k40.h: 9998: unsigned INTN :1;
[; ;pic18f27k40.h: 9999: unsigned INTP :1;
[; ;pic18f27k40.h: 10000: };
[; ;pic18f27k40.h: 10001: struct {
[; ;pic18f27k40.h: 10002: unsigned C1INTN :1;
[; ;pic18f27k40.h: 10003: unsigned C1INTP :1;
[; ;pic18f27k40.h: 10004: };
[; ;pic18f27k40.h: 10005: } CM1CON1bits_t;
[; ;pic18f27k40.h: 10006: extern volatile CM1CON1bits_t CM1CON1bits __at(0xF3A);
[; ;pic18f27k40.h: 10031: extern volatile unsigned char CM1NCH __at(0xF3B);
"10033
[; ;pic18f27k40.h: 10033: asm("CM1NCH equ 0F3Bh");
[; <" CM1NCH equ 0F3Bh ;# ">
[; ;pic18f27k40.h: 10036: typedef union {
[; ;pic18f27k40.h: 10037: struct {
[; ;pic18f27k40.h: 10038: unsigned NCH :3;
[; ;pic18f27k40.h: 10039: };
[; ;pic18f27k40.h: 10040: struct {
[; ;pic18f27k40.h: 10041: unsigned NCH0 :1;
[; ;pic18f27k40.h: 10042: unsigned NCH1 :1;
[; ;pic18f27k40.h: 10043: unsigned NCH2 :1;
[; ;pic18f27k40.h: 10044: };
[; ;pic18f27k40.h: 10045: struct {
[; ;pic18f27k40.h: 10046: unsigned C1NCH0 :1;
[; ;pic18f27k40.h: 10047: unsigned C1NCH1 :1;
[; ;pic18f27k40.h: 10048: unsigned C1NCH2 :1;
[; ;pic18f27k40.h: 10049: };
[; ;pic18f27k40.h: 10050: } CM1NCHbits_t;
[; ;pic18f27k40.h: 10051: extern volatile CM1NCHbits_t CM1NCHbits __at(0xF3B);
[; ;pic18f27k40.h: 10091: extern volatile unsigned char CM1PCH __at(0xF3C);
"10093
[; ;pic18f27k40.h: 10093: asm("CM1PCH equ 0F3Ch");
[; <" CM1PCH equ 0F3Ch ;# ">
[; ;pic18f27k40.h: 10096: typedef union {
[; ;pic18f27k40.h: 10097: struct {
[; ;pic18f27k40.h: 10098: unsigned PCH :3;
[; ;pic18f27k40.h: 10099: };
[; ;pic18f27k40.h: 10100: struct {
[; ;pic18f27k40.h: 10101: unsigned PCH0 :1;
[; ;pic18f27k40.h: 10102: unsigned PCH1 :1;
[; ;pic18f27k40.h: 10103: unsigned PCH2 :1;
[; ;pic18f27k40.h: 10104: };
[; ;pic18f27k40.h: 10105: struct {
[; ;pic18f27k40.h: 10106: unsigned C1PCH0 :1;
[; ;pic18f27k40.h: 10107: unsigned C1PCH1 :1;
[; ;pic18f27k40.h: 10108: unsigned C1PCH2 :1;
[; ;pic18f27k40.h: 10109: };
[; ;pic18f27k40.h: 10110: } CM1PCHbits_t;
[; ;pic18f27k40.h: 10111: extern volatile CM1PCHbits_t CM1PCHbits __at(0xF3C);
[; ;pic18f27k40.h: 10151: extern volatile unsigned char CMOUT __at(0xF3D);
"10153
[; ;pic18f27k40.h: 10153: asm("CMOUT equ 0F3Dh");
[; <" CMOUT equ 0F3Dh ;# ">
[; ;pic18f27k40.h: 10156: typedef union {
[; ;pic18f27k40.h: 10157: struct {
[; ;pic18f27k40.h: 10158: unsigned MC1OUT :1;
[; ;pic18f27k40.h: 10159: unsigned MC2OUT :1;
[; ;pic18f27k40.h: 10160: };
[; ;pic18f27k40.h: 10161: } CMOUTbits_t;
[; ;pic18f27k40.h: 10162: extern volatile CMOUTbits_t CMOUTbits __at(0xF3D);
[; ;pic18f27k40.h: 10177: extern volatile unsigned char CLKRCON __at(0xF3E);
"10179
[; ;pic18f27k40.h: 10179: asm("CLKRCON equ 0F3Eh");
[; <" CLKRCON equ 0F3Eh ;# ">
[; ;pic18f27k40.h: 10182: typedef union {
[; ;pic18f27k40.h: 10183: struct {
[; ;pic18f27k40.h: 10184: unsigned DIV :3;
[; ;pic18f27k40.h: 10185: unsigned DC :2;
[; ;pic18f27k40.h: 10186: unsigned :2;
[; ;pic18f27k40.h: 10187: unsigned EN :1;
[; ;pic18f27k40.h: 10188: };
[; ;pic18f27k40.h: 10189: struct {
[; ;pic18f27k40.h: 10190: unsigned CLKRDIV0 :1;
[; ;pic18f27k40.h: 10191: unsigned CLKRDIV1 :1;
[; ;pic18f27k40.h: 10192: unsigned CLKRDIV2 :1;
[; ;pic18f27k40.h: 10193: unsigned CLKRDC0 :1;
[; ;pic18f27k40.h: 10194: unsigned CLKRDC1 :1;
[; ;pic18f27k40.h: 10195: unsigned :2;
[; ;pic18f27k40.h: 10196: unsigned CLKREN :1;
[; ;pic18f27k40.h: 10197: };
[; ;pic18f27k40.h: 10198: struct {
[; ;pic18f27k40.h: 10199: unsigned DIV0 :1;
[; ;pic18f27k40.h: 10200: unsigned DIV1 :1;
[; ;pic18f27k40.h: 10201: unsigned DIV2 :1;
[; ;pic18f27k40.h: 10202: unsigned DC0 :1;
[; ;pic18f27k40.h: 10203: unsigned DC1 :1;
[; ;pic18f27k40.h: 10204: };
[; ;pic18f27k40.h: 10205: } CLKRCONbits_t;
[; ;pic18f27k40.h: 10206: extern volatile CLKRCONbits_t CLKRCONbits __at(0xF3E);
[; ;pic18f27k40.h: 10281: extern volatile unsigned char CLKRCLK __at(0xF3F);
"10283
[; ;pic18f27k40.h: 10283: asm("CLKRCLK equ 0F3Fh");
[; <" CLKRCLK equ 0F3Fh ;# ">
[; ;pic18f27k40.h: 10286: typedef union {
[; ;pic18f27k40.h: 10287: struct {
[; ;pic18f27k40.h: 10288: unsigned CLK :3;
[; ;pic18f27k40.h: 10289: };
[; ;pic18f27k40.h: 10290: struct {
[; ;pic18f27k40.h: 10291: unsigned CLKRCLK0 :1;
[; ;pic18f27k40.h: 10292: unsigned CLKRCLK1 :1;
[; ;pic18f27k40.h: 10293: unsigned CLKRCLK2 :1;
[; ;pic18f27k40.h: 10294: };
[; ;pic18f27k40.h: 10295: struct {
[; ;pic18f27k40.h: 10296: unsigned CLK0 :1;
[; ;pic18f27k40.h: 10297: unsigned CLK1 :1;
[; ;pic18f27k40.h: 10298: unsigned CLK2 :1;
[; ;pic18f27k40.h: 10299: };
[; ;pic18f27k40.h: 10300: } CLKRCLKbits_t;
[; ;pic18f27k40.h: 10301: extern volatile CLKRCLKbits_t CLKRCLKbits __at(0xF3F);
[; ;pic18f27k40.h: 10341: extern volatile unsigned char CWG1CLK __at(0xF40);
"10343
[; ;pic18f27k40.h: 10343: asm("CWG1CLK equ 0F40h");
[; <" CWG1CLK equ 0F40h ;# ">
[; ;pic18f27k40.h: 10346: extern volatile unsigned char CWG1CLKCON __at(0xF40);
"10348
[; ;pic18f27k40.h: 10348: asm("CWG1CLKCON equ 0F40h");
[; <" CWG1CLKCON equ 0F40h ;# ">
[; ;pic18f27k40.h: 10351: typedef union {
[; ;pic18f27k40.h: 10352: struct {
[; ;pic18f27k40.h: 10353: unsigned CS :1;
[; ;pic18f27k40.h: 10354: };
[; ;pic18f27k40.h: 10355: struct {
[; ;pic18f27k40.h: 10356: unsigned CWG1CS :1;
[; ;pic18f27k40.h: 10357: };
[; ;pic18f27k40.h: 10358: } CWG1CLKbits_t;
[; ;pic18f27k40.h: 10359: extern volatile CWG1CLKbits_t CWG1CLKbits __at(0xF40);
[; ;pic18f27k40.h: 10372: typedef union {
[; ;pic18f27k40.h: 10373: struct {
[; ;pic18f27k40.h: 10374: unsigned CS :1;
[; ;pic18f27k40.h: 10375: };
[; ;pic18f27k40.h: 10376: struct {
[; ;pic18f27k40.h: 10377: unsigned CWG1CS :1;
[; ;pic18f27k40.h: 10378: };
[; ;pic18f27k40.h: 10379: } CWG1CLKCONbits_t;
[; ;pic18f27k40.h: 10380: extern volatile CWG1CLKCONbits_t CWG1CLKCONbits __at(0xF40);
[; ;pic18f27k40.h: 10395: extern volatile unsigned char CWG1ISM __at(0xF41);
"10397
[; ;pic18f27k40.h: 10397: asm("CWG1ISM equ 0F41h");
[; <" CWG1ISM equ 0F41h ;# ">
[; ;pic18f27k40.h: 10400: typedef union {
[; ;pic18f27k40.h: 10401: struct {
[; ;pic18f27k40.h: 10402: unsigned IS :4;
[; ;pic18f27k40.h: 10403: };
[; ;pic18f27k40.h: 10404: struct {
[; ;pic18f27k40.h: 10405: unsigned CWG1ISM0 :1;
[; ;pic18f27k40.h: 10406: unsigned CWG1ISM1 :1;
[; ;pic18f27k40.h: 10407: unsigned CWG1ISM2 :1;
[; ;pic18f27k40.h: 10408: unsigned CWG1ISM3 :1;
[; ;pic18f27k40.h: 10409: };
[; ;pic18f27k40.h: 10410: } CWG1ISMbits_t;
[; ;pic18f27k40.h: 10411: extern volatile CWG1ISMbits_t CWG1ISMbits __at(0xF41);
[; ;pic18f27k40.h: 10441: extern volatile unsigned char CWG1DBR __at(0xF42);
"10443
[; ;pic18f27k40.h: 10443: asm("CWG1DBR equ 0F42h");
[; <" CWG1DBR equ 0F42h ;# ">
[; ;pic18f27k40.h: 10446: typedef union {
[; ;pic18f27k40.h: 10447: struct {
[; ;pic18f27k40.h: 10448: unsigned DBR :6;
[; ;pic18f27k40.h: 10449: };
[; ;pic18f27k40.h: 10450: struct {
[; ;pic18f27k40.h: 10451: unsigned DBR0 :1;
[; ;pic18f27k40.h: 10452: unsigned DBR1 :1;
[; ;pic18f27k40.h: 10453: unsigned DBR2 :1;
[; ;pic18f27k40.h: 10454: unsigned DBR3 :1;
[; ;pic18f27k40.h: 10455: unsigned DBR4 :1;
[; ;pic18f27k40.h: 10456: unsigned DBR5 :1;
[; ;pic18f27k40.h: 10457: };
[; ;pic18f27k40.h: 10458: struct {
[; ;pic18f27k40.h: 10459: unsigned CWG1DBR :6;
[; ;pic18f27k40.h: 10460: };
[; ;pic18f27k40.h: 10461: struct {
[; ;pic18f27k40.h: 10462: unsigned CWG1DBR0 :1;
[; ;pic18f27k40.h: 10463: unsigned CWG1DBR1 :1;
[; ;pic18f27k40.h: 10464: unsigned CWG1DBR2 :1;
[; ;pic18f27k40.h: 10465: unsigned CWG1DBR3 :1;
[; ;pic18f27k40.h: 10466: unsigned CWG1DBR4 :1;
[; ;pic18f27k40.h: 10467: unsigned CWG1DBR5 :1;
[; ;pic18f27k40.h: 10468: };
[; ;pic18f27k40.h: 10469: } CWG1DBRbits_t;
[; ;pic18f27k40.h: 10470: extern volatile CWG1DBRbits_t CWG1DBRbits __at(0xF42);
[; ;pic18f27k40.h: 10545: extern volatile unsigned char CWG1DBF __at(0xF43);
"10547
[; ;pic18f27k40.h: 10547: asm("CWG1DBF equ 0F43h");
[; <" CWG1DBF equ 0F43h ;# ">
[; ;pic18f27k40.h: 10550: typedef union {
[; ;pic18f27k40.h: 10551: struct {
[; ;pic18f27k40.h: 10552: unsigned DBF :6;
[; ;pic18f27k40.h: 10553: };
[; ;pic18f27k40.h: 10554: struct {
[; ;pic18f27k40.h: 10555: unsigned DBF0 :1;
[; ;pic18f27k40.h: 10556: unsigned DBF1 :1;
[; ;pic18f27k40.h: 10557: unsigned DBF2 :1;
[; ;pic18f27k40.h: 10558: unsigned DBF3 :1;
[; ;pic18f27k40.h: 10559: unsigned DBF4 :1;
[; ;pic18f27k40.h: 10560: unsigned DBF5 :1;
[; ;pic18f27k40.h: 10561: };
[; ;pic18f27k40.h: 10562: struct {
[; ;pic18f27k40.h: 10563: unsigned CWG1DBF :6;
[; ;pic18f27k40.h: 10564: };
[; ;pic18f27k40.h: 10565: struct {
[; ;pic18f27k40.h: 10566: unsigned CWG1DBF0 :1;
[; ;pic18f27k40.h: 10567: unsigned CWG1DBF1 :1;
[; ;pic18f27k40.h: 10568: unsigned CWG1DBF2 :1;
[; ;pic18f27k40.h: 10569: unsigned CWG1DBF3 :1;
[; ;pic18f27k40.h: 10570: unsigned CWG1DBF4 :1;
[; ;pic18f27k40.h: 10571: unsigned CWG1DBF5 :1;
[; ;pic18f27k40.h: 10572: };
[; ;pic18f27k40.h: 10573: } CWG1DBFbits_t;
[; ;pic18f27k40.h: 10574: extern volatile CWG1DBFbits_t CWG1DBFbits __at(0xF43);
[; ;pic18f27k40.h: 10649: extern volatile unsigned char CWG1CON0 __at(0xF44);
"10651
[; ;pic18f27k40.h: 10651: asm("CWG1CON0 equ 0F44h");
[; <" CWG1CON0 equ 0F44h ;# ">
[; ;pic18f27k40.h: 10654: typedef union {
[; ;pic18f27k40.h: 10655: struct {
[; ;pic18f27k40.h: 10656: unsigned MODE :3;
[; ;pic18f27k40.h: 10657: unsigned :3;
[; ;pic18f27k40.h: 10658: unsigned LD :1;
[; ;pic18f27k40.h: 10659: unsigned EN :1;
[; ;pic18f27k40.h: 10660: };
[; ;pic18f27k40.h: 10661: struct {
[; ;pic18f27k40.h: 10662: unsigned MODE0 :1;
[; ;pic18f27k40.h: 10663: unsigned MODE1 :1;
[; ;pic18f27k40.h: 10664: unsigned MODE2 :1;
[; ;pic18f27k40.h: 10665: unsigned :4;
[; ;pic18f27k40.h: 10666: unsigned G1EN :1;
[; ;pic18f27k40.h: 10667: };
[; ;pic18f27k40.h: 10668: struct {
[; ;pic18f27k40.h: 10669: unsigned CWG1MODE :3;
[; ;pic18f27k40.h: 10670: unsigned :3;
[; ;pic18f27k40.h: 10671: unsigned CWG1LD :1;
[; ;pic18f27k40.h: 10672: unsigned CWG1EN :1;
[; ;pic18f27k40.h: 10673: };
[; ;pic18f27k40.h: 10674: struct {
[; ;pic18f27k40.h: 10675: unsigned CWG1MODE0 :1;
[; ;pic18f27k40.h: 10676: unsigned CWG1MODE1 :1;
[; ;pic18f27k40.h: 10677: unsigned CWG1MODE2 :1;
[; ;pic18f27k40.h: 10678: };
[; ;pic18f27k40.h: 10679: } CWG1CON0bits_t;
[; ;pic18f27k40.h: 10680: extern volatile CWG1CON0bits_t CWG1CON0bits __at(0xF44);
[; ;pic18f27k40.h: 10750: extern volatile unsigned char CWG1CON1 __at(0xF45);
"10752
[; ;pic18f27k40.h: 10752: asm("CWG1CON1 equ 0F45h");
[; <" CWG1CON1 equ 0F45h ;# ">
[; ;pic18f27k40.h: 10755: typedef union {
[; ;pic18f27k40.h: 10756: struct {
[; ;pic18f27k40.h: 10757: unsigned POLA :1;
[; ;pic18f27k40.h: 10758: unsigned POLB :1;
[; ;pic18f27k40.h: 10759: unsigned POLC :1;
[; ;pic18f27k40.h: 10760: unsigned POLD :1;
[; ;pic18f27k40.h: 10761: unsigned :1;
[; ;pic18f27k40.h: 10762: unsigned IN :1;
[; ;pic18f27k40.h: 10763: };
[; ;pic18f27k40.h: 10764: struct {
[; ;pic18f27k40.h: 10765: unsigned CWG1POLA :1;
[; ;pic18f27k40.h: 10766: unsigned CWG1POLB :1;
[; ;pic18f27k40.h: 10767: unsigned CWG1POLC :1;
[; ;pic18f27k40.h: 10768: unsigned CWG1POLD :1;
[; ;pic18f27k40.h: 10769: unsigned :1;
[; ;pic18f27k40.h: 10770: unsigned CWG1IN :1;
[; ;pic18f27k40.h: 10771: };
[; ;pic18f27k40.h: 10772: } CWG1CON1bits_t;
[; ;pic18f27k40.h: 10773: extern volatile CWG1CON1bits_t CWG1CON1bits __at(0xF45);
[; ;pic18f27k40.h: 10828: extern volatile unsigned char CWG1AS0 __at(0xF46);
"10830
[; ;pic18f27k40.h: 10830: asm("CWG1AS0 equ 0F46h");
[; <" CWG1AS0 equ 0F46h ;# ">
[; ;pic18f27k40.h: 10833: typedef union {
[; ;pic18f27k40.h: 10834: struct {
[; ;pic18f27k40.h: 10835: unsigned :2;
[; ;pic18f27k40.h: 10836: unsigned LSAC :2;
[; ;pic18f27k40.h: 10837: unsigned LSBD :2;
[; ;pic18f27k40.h: 10838: unsigned REN :1;
[; ;pic18f27k40.h: 10839: unsigned SHUTDOWN :1;
[; ;pic18f27k40.h: 10840: };
[; ;pic18f27k40.h: 10841: struct {
[; ;pic18f27k40.h: 10842: unsigned :2;
[; ;pic18f27k40.h: 10843: unsigned LSAC0 :1;
[; ;pic18f27k40.h: 10844: unsigned LSAC1 :1;
[; ;pic18f27k40.h: 10845: unsigned LSBD0 :1;
[; ;pic18f27k40.h: 10846: unsigned LSBD1 :1;
[; ;pic18f27k40.h: 10847: };
[; ;pic18f27k40.h: 10848: struct {
[; ;pic18f27k40.h: 10849: unsigned :2;
[; ;pic18f27k40.h: 10850: unsigned CWG1LSAC :2;
[; ;pic18f27k40.h: 10851: unsigned CWG1LSBD :2;
[; ;pic18f27k40.h: 10852: unsigned CWG1REN :1;
[; ;pic18f27k40.h: 10853: unsigned CWG1SHUTDOWN :1;
[; ;pic18f27k40.h: 10854: };
[; ;pic18f27k40.h: 10855: struct {
[; ;pic18f27k40.h: 10856: unsigned :2;
[; ;pic18f27k40.h: 10857: unsigned CWG1LSAC0 :1;
[; ;pic18f27k40.h: 10858: unsigned CWG1LSAC1 :1;
[; ;pic18f27k40.h: 10859: unsigned CWG1LSBD0 :1;
[; ;pic18f27k40.h: 10860: unsigned CWG1LSBD1 :1;
[; ;pic18f27k40.h: 10861: };
[; ;pic18f27k40.h: 10862: } CWG1AS0bits_t;
[; ;pic18f27k40.h: 10863: extern volatile CWG1AS0bits_t CWG1AS0bits __at(0xF46);
[; ;pic18f27k40.h: 10948: extern volatile unsigned char CWG1AS1 __at(0xF47);
"10950
[; ;pic18f27k40.h: 10950: asm("CWG1AS1 equ 0F47h");
[; <" CWG1AS1 equ 0F47h ;# ">
[; ;pic18f27k40.h: 10953: typedef union {
[; ;pic18f27k40.h: 10954: struct {
[; ;pic18f27k40.h: 10955: unsigned AS0E :1;
[; ;pic18f27k40.h: 10956: unsigned AS1E :1;
[; ;pic18f27k40.h: 10957: unsigned AS2E :1;
[; ;pic18f27k40.h: 10958: unsigned AS3E :1;
[; ;pic18f27k40.h: 10959: unsigned AS4E :1;
[; ;pic18f27k40.h: 10960: unsigned AS5E :1;
[; ;pic18f27k40.h: 10961: };
[; ;pic18f27k40.h: 10962: } CWG1AS1bits_t;
[; ;pic18f27k40.h: 10963: extern volatile CWG1AS1bits_t CWG1AS1bits __at(0xF47);
[; ;pic18f27k40.h: 10998: extern volatile unsigned char CWG1STR __at(0xF48);
"11000
[; ;pic18f27k40.h: 11000: asm("CWG1STR equ 0F48h");
[; <" CWG1STR equ 0F48h ;# ">
[; ;pic18f27k40.h: 11003: typedef union {
[; ;pic18f27k40.h: 11004: struct {
[; ;pic18f27k40.h: 11005: unsigned STRA :1;
[; ;pic18f27k40.h: 11006: unsigned STRB :1;
[; ;pic18f27k40.h: 11007: unsigned STRC :1;
[; ;pic18f27k40.h: 11008: unsigned STRD :1;
[; ;pic18f27k40.h: 11009: unsigned OVRA :1;
[; ;pic18f27k40.h: 11010: unsigned OVRB :1;
[; ;pic18f27k40.h: 11011: unsigned OVRC :1;
[; ;pic18f27k40.h: 11012: unsigned OVRD :1;
[; ;pic18f27k40.h: 11013: };
[; ;pic18f27k40.h: 11014: struct {
[; ;pic18f27k40.h: 11015: unsigned CWG1STRA :1;
[; ;pic18f27k40.h: 11016: unsigned CWG1STRB :1;
[; ;pic18f27k40.h: 11017: unsigned CWG1STRC :1;
[; ;pic18f27k40.h: 11018: unsigned CWG1STRD :1;
[; ;pic18f27k40.h: 11019: unsigned CWG1OVRA :1;
[; ;pic18f27k40.h: 11020: unsigned CWG1OVRB :1;
[; ;pic18f27k40.h: 11021: unsigned CWG1OVRC :1;
[; ;pic18f27k40.h: 11022: unsigned CWG1OVRD :1;
[; ;pic18f27k40.h: 11023: };
[; ;pic18f27k40.h: 11024: } CWG1STRbits_t;
[; ;pic18f27k40.h: 11025: extern volatile CWG1STRbits_t CWG1STRbits __at(0xF48);
[; ;pic18f27k40.h: 11111: extern volatile __uint24 SCANLADR __at(0xF49);
"11114
[; ;pic18f27k40.h: 11114: asm("SCANLADR equ 0F49h");
[; <" SCANLADR equ 0F49h ;# ">
[; ;pic18f27k40.h: 11119: extern volatile unsigned char SCANLADRL __at(0xF49);
"11121
[; ;pic18f27k40.h: 11121: asm("SCANLADRL equ 0F49h");
[; <" SCANLADRL equ 0F49h ;# ">
[; ;pic18f27k40.h: 11124: typedef union {
[; ;pic18f27k40.h: 11125: struct {
[; ;pic18f27k40.h: 11126: unsigned LADR :8;
[; ;pic18f27k40.h: 11127: };
[; ;pic18f27k40.h: 11128: struct {
[; ;pic18f27k40.h: 11129: unsigned LADR0 :1;
[; ;pic18f27k40.h: 11130: unsigned LADR1 :1;
[; ;pic18f27k40.h: 11131: unsigned LADR2 :1;
[; ;pic18f27k40.h: 11132: unsigned LADR3 :1;
[; ;pic18f27k40.h: 11133: unsigned LADR4 :1;
[; ;pic18f27k40.h: 11134: unsigned LADR5 :1;
[; ;pic18f27k40.h: 11135: unsigned LADR6 :1;
[; ;pic18f27k40.h: 11136: unsigned LADR7 :1;
[; ;pic18f27k40.h: 11137: };
[; ;pic18f27k40.h: 11138: struct {
[; ;pic18f27k40.h: 11139: unsigned SCANLADR :8;
[; ;pic18f27k40.h: 11140: };
[; ;pic18f27k40.h: 11141: struct {
[; ;pic18f27k40.h: 11142: unsigned SCANLADR0 :1;
[; ;pic18f27k40.h: 11143: unsigned SCANLADR1 :1;
[; ;pic18f27k40.h: 11144: unsigned SCANLADR2 :1;
[; ;pic18f27k40.h: 11145: unsigned SCANLADR3 :1;
[; ;pic18f27k40.h: 11146: unsigned SCANLADR4 :1;
[; ;pic18f27k40.h: 11147: unsigned SCANLADR5 :1;
[; ;pic18f27k40.h: 11148: unsigned SCANLADR6 :1;
[; ;pic18f27k40.h: 11149: unsigned SCANLADR7 :1;
[; ;pic18f27k40.h: 11150: };
[; ;pic18f27k40.h: 11151: } SCANLADRLbits_t;
[; ;pic18f27k40.h: 11152: extern volatile SCANLADRLbits_t SCANLADRLbits __at(0xF49);
[; ;pic18f27k40.h: 11247: extern volatile unsigned char SCANLADRH __at(0xF4A);
"11249
[; ;pic18f27k40.h: 11249: asm("SCANLADRH equ 0F4Ah");
[; <" SCANLADRH equ 0F4Ah ;# ">
[; ;pic18f27k40.h: 11252: typedef union {
[; ;pic18f27k40.h: 11253: struct {
[; ;pic18f27k40.h: 11254: unsigned LADR :8;
[; ;pic18f27k40.h: 11255: };
[; ;pic18f27k40.h: 11256: struct {
[; ;pic18f27k40.h: 11257: unsigned LADR8 :1;
[; ;pic18f27k40.h: 11258: unsigned LADR9 :1;
[; ;pic18f27k40.h: 11259: unsigned LADR10 :1;
[; ;pic18f27k40.h: 11260: unsigned LADR11 :1;
[; ;pic18f27k40.h: 11261: unsigned LADR12 :1;
[; ;pic18f27k40.h: 11262: unsigned LADR13 :1;
[; ;pic18f27k40.h: 11263: unsigned LADR14 :1;
[; ;pic18f27k40.h: 11264: unsigned LADR15 :1;
[; ;pic18f27k40.h: 11265: };
[; ;pic18f27k40.h: 11266: struct {
[; ;pic18f27k40.h: 11267: unsigned SCANLADR :8;
[; ;pic18f27k40.h: 11268: };
[; ;pic18f27k40.h: 11269: struct {
[; ;pic18f27k40.h: 11270: unsigned SCANLADR8 :1;
[; ;pic18f27k40.h: 11271: unsigned SCANLADR9 :1;
[; ;pic18f27k40.h: 11272: unsigned SCANLADR10 :1;
[; ;pic18f27k40.h: 11273: unsigned SCANLADR11 :1;
[; ;pic18f27k40.h: 11274: unsigned SCANLADR12 :1;
[; ;pic18f27k40.h: 11275: unsigned SCANLADR13 :1;
[; ;pic18f27k40.h: 11276: unsigned SCANLADR14 :1;
[; ;pic18f27k40.h: 11277: unsigned SCANLADR15 :1;
[; ;pic18f27k40.h: 11278: };
[; ;pic18f27k40.h: 11279: } SCANLADRHbits_t;
[; ;pic18f27k40.h: 11280: extern volatile SCANLADRHbits_t SCANLADRHbits __at(0xF4A);
[; ;pic18f27k40.h: 11375: extern volatile unsigned char SCANLADRU __at(0xF4B);
"11377
[; ;pic18f27k40.h: 11377: asm("SCANLADRU equ 0F4Bh");
[; <" SCANLADRU equ 0F4Bh ;# ">
[; ;pic18f27k40.h: 11380: typedef union {
[; ;pic18f27k40.h: 11381: struct {
[; ;pic18f27k40.h: 11382: unsigned LADR :6;
[; ;pic18f27k40.h: 11383: };
[; ;pic18f27k40.h: 11384: struct {
[; ;pic18f27k40.h: 11385: unsigned LADR16 :1;
[; ;pic18f27k40.h: 11386: unsigned LADR17 :1;
[; ;pic18f27k40.h: 11387: unsigned LADR18 :1;
[; ;pic18f27k40.h: 11388: unsigned LADR19 :1;
[; ;pic18f27k40.h: 11389: unsigned LADR20 :1;
[; ;pic18f27k40.h: 11390: unsigned LADR21 :1;
[; ;pic18f27k40.h: 11391: };
[; ;pic18f27k40.h: 11392: struct {
[; ;pic18f27k40.h: 11393: unsigned SCANLADR :6;
[; ;pic18f27k40.h: 11394: };
[; ;pic18f27k40.h: 11395: struct {
[; ;pic18f27k40.h: 11396: unsigned SCANLADR16 :1;
[; ;pic18f27k40.h: 11397: unsigned SCANLADR17 :1;
[; ;pic18f27k40.h: 11398: unsigned SCANLADR18 :1;
[; ;pic18f27k40.h: 11399: unsigned SCANLADR19 :1;
[; ;pic18f27k40.h: 11400: unsigned SCANLADR20 :1;
[; ;pic18f27k40.h: 11401: unsigned SCANLADR21 :1;
[; ;pic18f27k40.h: 11402: };
[; ;pic18f27k40.h: 11403: } SCANLADRUbits_t;
[; ;pic18f27k40.h: 11404: extern volatile SCANLADRUbits_t SCANLADRUbits __at(0xF4B);
[; ;pic18f27k40.h: 11480: extern volatile __uint24 SCANHADR __at(0xF4C);
"11483
[; ;pic18f27k40.h: 11483: asm("SCANHADR equ 0F4Ch");
[; <" SCANHADR equ 0F4Ch ;# ">
[; ;pic18f27k40.h: 11488: extern volatile unsigned char SCANHADRL __at(0xF4C);
"11490
[; ;pic18f27k40.h: 11490: asm("SCANHADRL equ 0F4Ch");
[; <" SCANHADRL equ 0F4Ch ;# ">
[; ;pic18f27k40.h: 11493: typedef union {
[; ;pic18f27k40.h: 11494: struct {
[; ;pic18f27k40.h: 11495: unsigned HADR :8;
[; ;pic18f27k40.h: 11496: };
[; ;pic18f27k40.h: 11497: struct {
[; ;pic18f27k40.h: 11498: unsigned HADR0 :1;
[; ;pic18f27k40.h: 11499: unsigned HADR1 :1;
[; ;pic18f27k40.h: 11500: unsigned HADR2 :1;
[; ;pic18f27k40.h: 11501: unsigned HADR3 :1;
[; ;pic18f27k40.h: 11502: unsigned HADR4 :1;
[; ;pic18f27k40.h: 11503: unsigned HADR5 :1;
[; ;pic18f27k40.h: 11504: unsigned HADR6 :1;
[; ;pic18f27k40.h: 11505: unsigned HADR7 :1;
[; ;pic18f27k40.h: 11506: };
[; ;pic18f27k40.h: 11507: struct {
[; ;pic18f27k40.h: 11508: unsigned SCANHADR :8;
[; ;pic18f27k40.h: 11509: };
[; ;pic18f27k40.h: 11510: struct {
[; ;pic18f27k40.h: 11511: unsigned SCANHADR0 :1;
[; ;pic18f27k40.h: 11512: unsigned SCANHADR1 :1;
[; ;pic18f27k40.h: 11513: unsigned SCANHADR2 :1;
[; ;pic18f27k40.h: 11514: unsigned SCANHADR3 :1;
[; ;pic18f27k40.h: 11515: unsigned SCANHADR4 :1;
[; ;pic18f27k40.h: 11516: unsigned SCANHADR5 :1;
[; ;pic18f27k40.h: 11517: unsigned SCANHADR6 :1;
[; ;pic18f27k40.h: 11518: unsigned SCANHADR7 :1;
[; ;pic18f27k40.h: 11519: };
[; ;pic18f27k40.h: 11520: } SCANHADRLbits_t;
[; ;pic18f27k40.h: 11521: extern volatile SCANHADRLbits_t SCANHADRLbits __at(0xF4C);
[; ;pic18f27k40.h: 11616: extern volatile unsigned char SCANHADRH __at(0xF4D);
"11618
[; ;pic18f27k40.h: 11618: asm("SCANHADRH equ 0F4Dh");
[; <" SCANHADRH equ 0F4Dh ;# ">
[; ;pic18f27k40.h: 11621: typedef union {
[; ;pic18f27k40.h: 11622: struct {
[; ;pic18f27k40.h: 11623: unsigned HADR :8;
[; ;pic18f27k40.h: 11624: };
[; ;pic18f27k40.h: 11625: struct {
[; ;pic18f27k40.h: 11626: unsigned HADR8 :1;
[; ;pic18f27k40.h: 11627: unsigned HADR9 :1;
[; ;pic18f27k40.h: 11628: unsigned HADR10 :1;
[; ;pic18f27k40.h: 11629: unsigned HADR11 :1;
[; ;pic18f27k40.h: 11630: unsigned HADR12 :1;
[; ;pic18f27k40.h: 11631: unsigned HADR13 :1;
[; ;pic18f27k40.h: 11632: unsigned HADR14 :1;
[; ;pic18f27k40.h: 11633: unsigned HADR15 :1;
[; ;pic18f27k40.h: 11634: };
[; ;pic18f27k40.h: 11635: struct {
[; ;pic18f27k40.h: 11636: unsigned SCANHADR :8;
[; ;pic18f27k40.h: 11637: };
[; ;pic18f27k40.h: 11638: struct {
[; ;pic18f27k40.h: 11639: unsigned SCANHADR8 :1;
[; ;pic18f27k40.h: 11640: unsigned SCANHADR9 :1;
[; ;pic18f27k40.h: 11641: unsigned SCANHADR10 :1;
[; ;pic18f27k40.h: 11642: unsigned SCANHADR11 :1;
[; ;pic18f27k40.h: 11643: unsigned SCANHADR12 :1;
[; ;pic18f27k40.h: 11644: unsigned SCANHADR13 :1;
[; ;pic18f27k40.h: 11645: unsigned SCANHADR14 :1;
[; ;pic18f27k40.h: 11646: unsigned SCANHADR15 :1;
[; ;pic18f27k40.h: 11647: };
[; ;pic18f27k40.h: 11648: } SCANHADRHbits_t;
[; ;pic18f27k40.h: 11649: extern volatile SCANHADRHbits_t SCANHADRHbits __at(0xF4D);
[; ;pic18f27k40.h: 11744: extern volatile unsigned char SCANHADRU __at(0xF4E);
"11746
[; ;pic18f27k40.h: 11746: asm("SCANHADRU equ 0F4Eh");
[; <" SCANHADRU equ 0F4Eh ;# ">
[; ;pic18f27k40.h: 11749: typedef union {
[; ;pic18f27k40.h: 11750: struct {
[; ;pic18f27k40.h: 11751: unsigned HADR :6;
[; ;pic18f27k40.h: 11752: };
[; ;pic18f27k40.h: 11753: struct {
[; ;pic18f27k40.h: 11754: unsigned HADR16 :1;
[; ;pic18f27k40.h: 11755: unsigned HADR17 :1;
[; ;pic18f27k40.h: 11756: unsigned HADR18 :1;
[; ;pic18f27k40.h: 11757: unsigned HADR19 :1;
[; ;pic18f27k40.h: 11758: unsigned HADR20 :1;
[; ;pic18f27k40.h: 11759: unsigned HADR21 :1;
[; ;pic18f27k40.h: 11760: };
[; ;pic18f27k40.h: 11761: struct {
[; ;pic18f27k40.h: 11762: unsigned SCANHADR :6;
[; ;pic18f27k40.h: 11763: };
[; ;pic18f27k40.h: 11764: struct {
[; ;pic18f27k40.h: 11765: unsigned SCANHADR16 :1;
[; ;pic18f27k40.h: 11766: unsigned SCANHADR17 :1;
[; ;pic18f27k40.h: 11767: unsigned SCANHADR18 :1;
[; ;pic18f27k40.h: 11768: unsigned SCANHADR19 :1;
[; ;pic18f27k40.h: 11769: unsigned SCANHADR20 :1;
[; ;pic18f27k40.h: 11770: unsigned SCANHADR21 :1;
[; ;pic18f27k40.h: 11771: };
[; ;pic18f27k40.h: 11772: } SCANHADRUbits_t;
[; ;pic18f27k40.h: 11773: extern volatile SCANHADRUbits_t SCANHADRUbits __at(0xF4E);
[; ;pic18f27k40.h: 11848: extern volatile unsigned char SCANCON0 __at(0xF4F);
"11850
[; ;pic18f27k40.h: 11850: asm("SCANCON0 equ 0F4Fh");
[; <" SCANCON0 equ 0F4Fh ;# ">
[; ;pic18f27k40.h: 11853: typedef union {
[; ;pic18f27k40.h: 11854: struct {
[; ;pic18f27k40.h: 11855: unsigned MODE :2;
[; ;pic18f27k40.h: 11856: unsigned :1;
[; ;pic18f27k40.h: 11857: unsigned INTM :1;
[; ;pic18f27k40.h: 11858: unsigned INVALID :1;
[; ;pic18f27k40.h: 11859: unsigned BUSY :1;
[; ;pic18f27k40.h: 11860: unsigned GO :1;
[; ;pic18f27k40.h: 11861: unsigned EN :1;
[; ;pic18f27k40.h: 11862: };
[; ;pic18f27k40.h: 11863: struct {
[; ;pic18f27k40.h: 11864: unsigned MODE0 :1;
[; ;pic18f27k40.h: 11865: unsigned MODE1 :1;
[; ;pic18f27k40.h: 11866: };
[; ;pic18f27k40.h: 11867: struct {
[; ;pic18f27k40.h: 11868: unsigned SCANMODE :2;
[; ;pic18f27k40.h: 11869: unsigned :1;
[; ;pic18f27k40.h: 11870: unsigned SCANINTM :1;
[; ;pic18f27k40.h: 11871: unsigned SCANINVALID :1;
[; ;pic18f27k40.h: 11872: unsigned SCANBUSY :1;
[; ;pic18f27k40.h: 11873: unsigned SCANGO :1;
[; ;pic18f27k40.h: 11874: unsigned SCANEN :1;
[; ;pic18f27k40.h: 11875: };
[; ;pic18f27k40.h: 11876: struct {
[; ;pic18f27k40.h: 11877: unsigned SCANMODE0 :1;
[; ;pic18f27k40.h: 11878: unsigned SCANMODE1 :1;
[; ;pic18f27k40.h: 11879: };
[; ;pic18f27k40.h: 11880: struct {
[; ;pic18f27k40.h: 11881: unsigned :4;
[; ;pic18f27k40.h: 11882: unsigned DABORT :1;
[; ;pic18f27k40.h: 11883: };
[; ;pic18f27k40.h: 11884: } SCANCON0bits_t;
[; ;pic18f27k40.h: 11885: extern volatile SCANCON0bits_t SCANCON0bits __at(0xF4F);
[; ;pic18f27k40.h: 11975: extern volatile unsigned char SCANTRIG __at(0xF50);
"11977
[; ;pic18f27k40.h: 11977: asm("SCANTRIG equ 0F50h");
[; <" SCANTRIG equ 0F50h ;# ">
[; ;pic18f27k40.h: 11980: typedef union {
[; ;pic18f27k40.h: 11981: struct {
[; ;pic18f27k40.h: 11982: unsigned TSEL :4;
[; ;pic18f27k40.h: 11983: };
[; ;pic18f27k40.h: 11984: struct {
[; ;pic18f27k40.h: 11985: unsigned TSEL0 :1;
[; ;pic18f27k40.h: 11986: unsigned TSEL1 :1;
[; ;pic18f27k40.h: 11987: unsigned TSEL2 :1;
[; ;pic18f27k40.h: 11988: unsigned TSEL3 :1;
[; ;pic18f27k40.h: 11989: };
[; ;pic18f27k40.h: 11990: struct {
[; ;pic18f27k40.h: 11991: unsigned SCANTSEL :4;
[; ;pic18f27k40.h: 11992: };
[; ;pic18f27k40.h: 11993: struct {
[; ;pic18f27k40.h: 11994: unsigned SCANTSEL0 :1;
[; ;pic18f27k40.h: 11995: unsigned SCANTSEL1 :1;
[; ;pic18f27k40.h: 11996: unsigned SCANTSEL2 :1;
[; ;pic18f27k40.h: 11997: unsigned SCANTSEL3 :1;
[; ;pic18f27k40.h: 11998: };
[; ;pic18f27k40.h: 11999: } SCANTRIGbits_t;
[; ;pic18f27k40.h: 12000: extern volatile SCANTRIGbits_t SCANTRIGbits __at(0xF50);
[; ;pic18f27k40.h: 12055: extern volatile unsigned char MDCON0 __at(0xF51);
"12057
[; ;pic18f27k40.h: 12057: asm("MDCON0 equ 0F51h");
[; <" MDCON0 equ 0F51h ;# ">
[; ;pic18f27k40.h: 12060: typedef union {
[; ;pic18f27k40.h: 12061: struct {
[; ;pic18f27k40.h: 12062: unsigned BIT :1;
[; ;pic18f27k40.h: 12063: unsigned :3;
[; ;pic18f27k40.h: 12064: unsigned OPOL :1;
[; ;pic18f27k40.h: 12065: unsigned OUT :1;
[; ;pic18f27k40.h: 12066: unsigned :1;
[; ;pic18f27k40.h: 12067: unsigned EN :1;
[; ;pic18f27k40.h: 12068: };
[; ;pic18f27k40.h: 12069: struct {
[; ;pic18f27k40.h: 12070: unsigned MDBIT :1;
[; ;pic18f27k40.h: 12071: unsigned :3;
[; ;pic18f27k40.h: 12072: unsigned MDOPOL :1;
[; ;pic18f27k40.h: 12073: unsigned MDOUT :1;
[; ;pic18f27k40.h: 12074: unsigned :1;
[; ;pic18f27k40.h: 12075: unsigned MDEN :1;
[; ;pic18f27k40.h: 12076: };
[; ;pic18f27k40.h: 12077: } MDCON0bits_t;
[; ;pic18f27k40.h: 12078: extern volatile MDCON0bits_t MDCON0bits __at(0xF51);
[; ;pic18f27k40.h: 12123: extern volatile unsigned char MDCON1 __at(0xF52);
"12125
[; ;pic18f27k40.h: 12125: asm("MDCON1 equ 0F52h");
[; <" MDCON1 equ 0F52h ;# ">
[; ;pic18f27k40.h: 12128: typedef union {
[; ;pic18f27k40.h: 12129: struct {
[; ;pic18f27k40.h: 12130: unsigned CLSYNC :1;
[; ;pic18f27k40.h: 12131: unsigned CLPOL :1;
[; ;pic18f27k40.h: 12132: unsigned :2;
[; ;pic18f27k40.h: 12133: unsigned CHSYNC :1;
[; ;pic18f27k40.h: 12134: unsigned CHPOL :1;
[; ;pic18f27k40.h: 12135: };
[; ;pic18f27k40.h: 12136: struct {
[; ;pic18f27k40.h: 12137: unsigned MDCLSYNC :1;
[; ;pic18f27k40.h: 12138: unsigned MDCLPOL :1;
[; ;pic18f27k40.h: 12139: unsigned :2;
[; ;pic18f27k40.h: 12140: unsigned MDCHSYNC :1;
[; ;pic18f27k40.h: 12141: unsigned MDCHPOL :1;
[; ;pic18f27k40.h: 12142: };
[; ;pic18f27k40.h: 12143: } MDCON1bits_t;
[; ;pic18f27k40.h: 12144: extern volatile MDCON1bits_t MDCON1bits __at(0xF52);
[; ;pic18f27k40.h: 12189: extern volatile unsigned char MDSRC __at(0xF53);
"12191
[; ;pic18f27k40.h: 12191: asm("MDSRC equ 0F53h");
[; <" MDSRC equ 0F53h ;# ">
[; ;pic18f27k40.h: 12194: typedef union {
[; ;pic18f27k40.h: 12195: struct {
[; ;pic18f27k40.h: 12196: unsigned SRCS :4;
[; ;pic18f27k40.h: 12197: };
[; ;pic18f27k40.h: 12198: struct {
[; ;pic18f27k40.h: 12199: unsigned SRCS0 :1;
[; ;pic18f27k40.h: 12200: unsigned SRCS1 :1;
[; ;pic18f27k40.h: 12201: unsigned SRCS2 :1;
[; ;pic18f27k40.h: 12202: unsigned SRCS3 :1;
[; ;pic18f27k40.h: 12203: };
[; ;pic18f27k40.h: 12204: struct {
[; ;pic18f27k40.h: 12205: unsigned MDSRCS :4;
[; ;pic18f27k40.h: 12206: };
[; ;pic18f27k40.h: 12207: struct {
[; ;pic18f27k40.h: 12208: unsigned MDSRCS0 :1;
[; ;pic18f27k40.h: 12209: unsigned MDSRCS1 :1;
[; ;pic18f27k40.h: 12210: unsigned MDSRCS2 :1;
[; ;pic18f27k40.h: 12211: unsigned MDSRCS3 :1;
[; ;pic18f27k40.h: 12212: };
[; ;pic18f27k40.h: 12213: } MDSRCbits_t;
[; ;pic18f27k40.h: 12214: extern volatile MDSRCbits_t MDSRCbits __at(0xF53);
[; ;pic18f27k40.h: 12269: extern volatile unsigned char MDCARL __at(0xF54);
"12271
[; ;pic18f27k40.h: 12271: asm("MDCARL equ 0F54h");
[; <" MDCARL equ 0F54h ;# ">
[; ;pic18f27k40.h: 12274: typedef union {
[; ;pic18f27k40.h: 12275: struct {
[; ;pic18f27k40.h: 12276: unsigned CLS :3;
[; ;pic18f27k40.h: 12277: };
[; ;pic18f27k40.h: 12278: struct {
[; ;pic18f27k40.h: 12279: unsigned CLS0 :1;
[; ;pic18f27k40.h: 12280: unsigned CLS1 :1;
[; ;pic18f27k40.h: 12281: unsigned CLS2 :1;
[; ;pic18f27k40.h: 12282: };
[; ;pic18f27k40.h: 12283: struct {
[; ;pic18f27k40.h: 12284: unsigned MDCLS :3;
[; ;pic18f27k40.h: 12285: };
[; ;pic18f27k40.h: 12286: struct {
[; ;pic18f27k40.h: 12287: unsigned MDCLS0 :1;
[; ;pic18f27k40.h: 12288: unsigned MDCLS1 :1;
[; ;pic18f27k40.h: 12289: unsigned MDCLS2 :1;
[; ;pic18f27k40.h: 12290: };
[; ;pic18f27k40.h: 12291: } MDCARLbits_t;
[; ;pic18f27k40.h: 12292: extern volatile MDCARLbits_t MDCARLbits __at(0xF54);
[; ;pic18f27k40.h: 12337: extern volatile unsigned char MDCARH __at(0xF55);
"12339
[; ;pic18f27k40.h: 12339: asm("MDCARH equ 0F55h");
[; <" MDCARH equ 0F55h ;# ">
[; ;pic18f27k40.h: 12342: typedef union {
[; ;pic18f27k40.h: 12343: struct {
[; ;pic18f27k40.h: 12344: unsigned CHS :3;
[; ;pic18f27k40.h: 12345: };
[; ;pic18f27k40.h: 12346: struct {
[; ;pic18f27k40.h: 12347: unsigned CHS0 :1;
[; ;pic18f27k40.h: 12348: unsigned CHS1 :1;
[; ;pic18f27k40.h: 12349: unsigned CHS2 :1;
[; ;pic18f27k40.h: 12350: };
[; ;pic18f27k40.h: 12351: struct {
[; ;pic18f27k40.h: 12352: unsigned MDCHS :4;
[; ;pic18f27k40.h: 12353: };
[; ;pic18f27k40.h: 12354: struct {
[; ;pic18f27k40.h: 12355: unsigned MDCHS0 :1;
[; ;pic18f27k40.h: 12356: unsigned MDCHS1 :1;
[; ;pic18f27k40.h: 12357: unsigned MDCHS2 :1;
[; ;pic18f27k40.h: 12358: };
[; ;pic18f27k40.h: 12359: } MDCARHbits_t;
[; ;pic18f27k40.h: 12360: extern volatile MDCARHbits_t MDCARHbits __at(0xF55);
[; ;pic18f27k40.h: 12405: extern volatile unsigned char ADACT __at(0xF56);
"12407
[; ;pic18f27k40.h: 12407: asm("ADACT equ 0F56h");
[; <" ADACT equ 0F56h ;# ">
[; ;pic18f27k40.h: 12410: typedef union {
[; ;pic18f27k40.h: 12411: struct {
[; ;pic18f27k40.h: 12412: unsigned ADACT :5;
[; ;pic18f27k40.h: 12413: };
[; ;pic18f27k40.h: 12414: struct {
[; ;pic18f27k40.h: 12415: unsigned ADACT0 :1;
[; ;pic18f27k40.h: 12416: unsigned ADACT1 :1;
[; ;pic18f27k40.h: 12417: unsigned ADACT2 :1;
[; ;pic18f27k40.h: 12418: unsigned ADACT3 :1;
[; ;pic18f27k40.h: 12419: unsigned ADACT4 :1;
[; ;pic18f27k40.h: 12420: };
[; ;pic18f27k40.h: 12421: } ADACTbits_t;
[; ;pic18f27k40.h: 12422: extern volatile ADACTbits_t ADACTbits __at(0xF56);
[; ;pic18f27k40.h: 12457: extern volatile unsigned char ADCLK __at(0xF57);
"12459
[; ;pic18f27k40.h: 12459: asm("ADCLK equ 0F57h");
[; <" ADCLK equ 0F57h ;# ">
[; ;pic18f27k40.h: 12462: typedef union {
[; ;pic18f27k40.h: 12463: struct {
[; ;pic18f27k40.h: 12464: unsigned ADCS :6;
[; ;pic18f27k40.h: 12465: };
[; ;pic18f27k40.h: 12466: struct {
[; ;pic18f27k40.h: 12467: unsigned ADCS0 :1;
[; ;pic18f27k40.h: 12468: unsigned ADCS1 :1;
[; ;pic18f27k40.h: 12469: unsigned ADCS2 :1;
[; ;pic18f27k40.h: 12470: unsigned ADCS3 :1;
[; ;pic18f27k40.h: 12471: unsigned ADCS4 :1;
[; ;pic18f27k40.h: 12472: unsigned ADCS5 :1;
[; ;pic18f27k40.h: 12473: };
[; ;pic18f27k40.h: 12474: } ADCLKbits_t;
[; ;pic18f27k40.h: 12475: extern volatile ADCLKbits_t ADCLKbits __at(0xF57);
[; ;pic18f27k40.h: 12515: extern volatile unsigned char ADREF __at(0xF58);
"12517
[; ;pic18f27k40.h: 12517: asm("ADREF equ 0F58h");
[; <" ADREF equ 0F58h ;# ">
[; ;pic18f27k40.h: 12520: typedef union {
[; ;pic18f27k40.h: 12521: struct {
[; ;pic18f27k40.h: 12522: unsigned ADPREF :2;
[; ;pic18f27k40.h: 12523: unsigned :2;
[; ;pic18f27k40.h: 12524: unsigned ADNREF :1;
[; ;pic18f27k40.h: 12525: };
[; ;pic18f27k40.h: 12526: struct {
[; ;pic18f27k40.h: 12527: unsigned ADPREF0 :1;
[; ;pic18f27k40.h: 12528: unsigned ADPREF1 :1;
[; ;pic18f27k40.h: 12529: };
[; ;pic18f27k40.h: 12530: } ADREFbits_t;
[; ;pic18f27k40.h: 12531: extern volatile ADREFbits_t ADREFbits __at(0xF58);
[; ;pic18f27k40.h: 12556: extern volatile unsigned char ADCON1 __at(0xF59);
"12558
[; ;pic18f27k40.h: 12558: asm("ADCON1 equ 0F59h");
[; <" ADCON1 equ 0F59h ;# ">
[; ;pic18f27k40.h: 12561: typedef union {
[; ;pic18f27k40.h: 12562: struct {
[; ;pic18f27k40.h: 12563: unsigned ADDSEN :1;
[; ;pic18f27k40.h: 12564: unsigned :4;
[; ;pic18f27k40.h: 12565: unsigned ADGPOL :1;
[; ;pic18f27k40.h: 12566: unsigned ADIPEN :1;
[; ;pic18f27k40.h: 12567: unsigned ADPPOL :1;
[; ;pic18f27k40.h: 12568: };
[; ;pic18f27k40.h: 12569: } ADCON1bits_t;
[; ;pic18f27k40.h: 12570: extern volatile ADCON1bits_t ADCON1bits __at(0xF59);
[; ;pic18f27k40.h: 12595: extern volatile unsigned char ADCON2 __at(0xF5A);
"12597
[; ;pic18f27k40.h: 12597: asm("ADCON2 equ 0F5Ah");
[; <" ADCON2 equ 0F5Ah ;# ">
[; ;pic18f27k40.h: 12600: typedef union {
[; ;pic18f27k40.h: 12601: struct {
[; ;pic18f27k40.h: 12602: unsigned ADMD :3;
[; ;pic18f27k40.h: 12603: unsigned ADACLR :1;
[; ;pic18f27k40.h: 12604: unsigned ADCRS :3;
[; ;pic18f27k40.h: 12605: unsigned ADPSIS :1;
[; ;pic18f27k40.h: 12606: };
[; ;pic18f27k40.h: 12607: struct {
[; ;pic18f27k40.h: 12608: unsigned ADMD0 :1;
[; ;pic18f27k40.h: 12609: unsigned ADMD1 :1;
[; ;pic18f27k40.h: 12610: unsigned ADMD2 :1;
[; ;pic18f27k40.h: 12611: unsigned :1;
[; ;pic18f27k40.h: 12612: unsigned ADCRS0 :1;
[; ;pic18f27k40.h: 12613: unsigned ADCRS1 :1;
[; ;pic18f27k40.h: 12614: unsigned ADCRS2 :1;
[; ;pic18f27k40.h: 12615: };
[; ;pic18f27k40.h: 12616: } ADCON2bits_t;
[; ;pic18f27k40.h: 12617: extern volatile ADCON2bits_t ADCON2bits __at(0xF5A);
[; ;pic18f27k40.h: 12672: extern volatile unsigned char ADCON3 __at(0xF5B);
"12674
[; ;pic18f27k40.h: 12674: asm("ADCON3 equ 0F5Bh");
[; <" ADCON3 equ 0F5Bh ;# ">
[; ;pic18f27k40.h: 12677: typedef union {
[; ;pic18f27k40.h: 12678: struct {
[; ;pic18f27k40.h: 12679: unsigned ADTMD :3;
[; ;pic18f27k40.h: 12680: unsigned ADSOI :1;
[; ;pic18f27k40.h: 12681: unsigned ADCALC :3;
[; ;pic18f27k40.h: 12682: };
[; ;pic18f27k40.h: 12683: struct {
[; ;pic18f27k40.h: 12684: unsigned ADTMD0 :1;
[; ;pic18f27k40.h: 12685: unsigned ADTMD1 :1;
[; ;pic18f27k40.h: 12686: unsigned ADTMD2 :1;
[; ;pic18f27k40.h: 12687: unsigned :1;
[; ;pic18f27k40.h: 12688: unsigned ADCALC0 :1;
[; ;pic18f27k40.h: 12689: unsigned ADCALC1 :1;
[; ;pic18f27k40.h: 12690: unsigned ADCALC2 :1;
[; ;pic18f27k40.h: 12691: };
[; ;pic18f27k40.h: 12692: } ADCON3bits_t;
[; ;pic18f27k40.h: 12693: extern volatile ADCON3bits_t ADCON3bits __at(0xF5B);
[; ;pic18f27k40.h: 12743: extern volatile unsigned char ADACQ __at(0xF5C);
"12745
[; ;pic18f27k40.h: 12745: asm("ADACQ equ 0F5Ch");
[; <" ADACQ equ 0F5Ch ;# ">
[; ;pic18f27k40.h: 12748: typedef union {
[; ;pic18f27k40.h: 12749: struct {
[; ;pic18f27k40.h: 12750: unsigned ADACQ :8;
[; ;pic18f27k40.h: 12751: };
[; ;pic18f27k40.h: 12752: struct {
[; ;pic18f27k40.h: 12753: unsigned ADACQ0 :1;
[; ;pic18f27k40.h: 12754: unsigned ADACQ1 :1;
[; ;pic18f27k40.h: 12755: unsigned ADACQ2 :1;
[; ;pic18f27k40.h: 12756: unsigned ADACQ3 :1;
[; ;pic18f27k40.h: 12757: unsigned ADACQ4 :1;
[; ;pic18f27k40.h: 12758: unsigned ADACQ5 :1;
[; ;pic18f27k40.h: 12759: unsigned ADACQ6 :1;
[; ;pic18f27k40.h: 12760: unsigned ADACQ7 :1;
[; ;pic18f27k40.h: 12761: };
[; ;pic18f27k40.h: 12762: } ADACQbits_t;
[; ;pic18f27k40.h: 12763: extern volatile ADACQbits_t ADACQbits __at(0xF5C);
[; ;pic18f27k40.h: 12813: extern volatile unsigned char ADCAP __at(0xF5D);
"12815
[; ;pic18f27k40.h: 12815: asm("ADCAP equ 0F5Dh");
[; <" ADCAP equ 0F5Dh ;# ">
[; ;pic18f27k40.h: 12818: typedef union {
[; ;pic18f27k40.h: 12819: struct {
[; ;pic18f27k40.h: 12820: unsigned ADCAP :5;
[; ;pic18f27k40.h: 12821: };
[; ;pic18f27k40.h: 12822: struct {
[; ;pic18f27k40.h: 12823: unsigned ADCAP0 :1;
[; ;pic18f27k40.h: 12824: unsigned ADCAP1 :1;
[; ;pic18f27k40.h: 12825: unsigned ADCAP2 :1;
[; ;pic18f27k40.h: 12826: unsigned ADCAP3 :1;
[; ;pic18f27k40.h: 12827: unsigned ADCAP4 :1;
[; ;pic18f27k40.h: 12828: };
[; ;pic18f27k40.h: 12829: } ADCAPbits_t;
[; ;pic18f27k40.h: 12830: extern volatile ADCAPbits_t ADCAPbits __at(0xF5D);
[; ;pic18f27k40.h: 12865: extern volatile unsigned char ADPRE __at(0xF5E);
"12867
[; ;pic18f27k40.h: 12867: asm("ADPRE equ 0F5Eh");
[; <" ADPRE equ 0F5Eh ;# ">
[; ;pic18f27k40.h: 12870: typedef union {
[; ;pic18f27k40.h: 12871: struct {
[; ;pic18f27k40.h: 12872: unsigned ADPRE :8;
[; ;pic18f27k40.h: 12873: };
[; ;pic18f27k40.h: 12874: struct {
[; ;pic18f27k40.h: 12875: unsigned ADPRE0 :1;
[; ;pic18f27k40.h: 12876: unsigned ADPRE1 :1;
[; ;pic18f27k40.h: 12877: unsigned ADPRE2 :1;
[; ;pic18f27k40.h: 12878: unsigned ADPRE3 :1;
[; ;pic18f27k40.h: 12879: unsigned ADPRE4 :1;
[; ;pic18f27k40.h: 12880: unsigned ADPRE5 :1;
[; ;pic18f27k40.h: 12881: unsigned ADPRE6 :1;
[; ;pic18f27k40.h: 12882: unsigned ADPRE7 :1;
[; ;pic18f27k40.h: 12883: };
[; ;pic18f27k40.h: 12884: } ADPREbits_t;
[; ;pic18f27k40.h: 12885: extern volatile ADPREbits_t ADPREbits __at(0xF5E);
[; ;pic18f27k40.h: 12935: extern volatile unsigned char ADPCH __at(0xF5F);
"12937
[; ;pic18f27k40.h: 12937: asm("ADPCH equ 0F5Fh");
[; <" ADPCH equ 0F5Fh ;# ">
[; ;pic18f27k40.h: 12940: typedef union {
[; ;pic18f27k40.h: 12941: struct {
[; ;pic18f27k40.h: 12942: unsigned ADPCH :6;
[; ;pic18f27k40.h: 12943: };
[; ;pic18f27k40.h: 12944: struct {
[; ;pic18f27k40.h: 12945: unsigned ADPCH0 :1;
[; ;pic18f27k40.h: 12946: unsigned ADPCH1 :1;
[; ;pic18f27k40.h: 12947: unsigned ADPCH2 :1;
[; ;pic18f27k40.h: 12948: unsigned ADPCH3 :1;
[; ;pic18f27k40.h: 12949: unsigned ADPCH4 :1;
[; ;pic18f27k40.h: 12950: unsigned ADPCH5 :1;
[; ;pic18f27k40.h: 12951: };
[; ;pic18f27k40.h: 12952: } ADPCHbits_t;
[; ;pic18f27k40.h: 12953: extern volatile ADPCHbits_t ADPCHbits __at(0xF5F);
[; ;pic18f27k40.h: 12993: extern volatile unsigned char ADCON0 __at(0xF60);
"12995
[; ;pic18f27k40.h: 12995: asm("ADCON0 equ 0F60h");
[; <" ADCON0 equ 0F60h ;# ">
[; ;pic18f27k40.h: 12998: typedef union {
[; ;pic18f27k40.h: 12999: struct {
[; ;pic18f27k40.h: 13000: unsigned ADGO :1;
[; ;pic18f27k40.h: 13001: unsigned :1;
[; ;pic18f27k40.h: 13002: unsigned ADFM :1;
[; ;pic18f27k40.h: 13003: unsigned :1;
[; ;pic18f27k40.h: 13004: unsigned ADCS :1;
[; ;pic18f27k40.h: 13005: unsigned :1;
[; ;pic18f27k40.h: 13006: unsigned ADCONT :1;
[; ;pic18f27k40.h: 13007: unsigned ADON :1;
[; ;pic18f27k40.h: 13008: };
[; ;pic18f27k40.h: 13009: struct {
[; ;pic18f27k40.h: 13010: unsigned GO :1;
[; ;pic18f27k40.h: 13011: unsigned :1;
[; ;pic18f27k40.h: 13012: unsigned ADFM0 :1;
[; ;pic18f27k40.h: 13013: };
[; ;pic18f27k40.h: 13014: struct {
[; ;pic18f27k40.h: 13015: unsigned DONE :1;
[; ;pic18f27k40.h: 13016: };
[; ;pic18f27k40.h: 13017: struct {
[; ;pic18f27k40.h: 13018: unsigned GO_NOT_DONE :1;
[; ;pic18f27k40.h: 13019: };
[; ;pic18f27k40.h: 13020: struct {
[; ;pic18f27k40.h: 13021: unsigned GO_nDONE :1;
[; ;pic18f27k40.h: 13022: };
[; ;pic18f27k40.h: 13023: struct {
[; ;pic18f27k40.h: 13024: unsigned :7;
[; ;pic18f27k40.h: 13025: unsigned ADCAL :1;
[; ;pic18f27k40.h: 13026: };
[; ;pic18f27k40.h: 13027: } ADCON0bits_t;
[; ;pic18f27k40.h: 13028: extern volatile ADCON0bits_t ADCON0bits __at(0xF60);
[; ;pic18f27k40.h: 13088: extern volatile unsigned short ADPREV __at(0xF61);
"13090
[; ;pic18f27k40.h: 13090: asm("ADPREV equ 0F61h");
[; <" ADPREV equ 0F61h ;# ">
[; ;pic18f27k40.h: 13095: extern volatile unsigned char ADPREVL __at(0xF61);
"13097
[; ;pic18f27k40.h: 13097: asm("ADPREVL equ 0F61h");
[; <" ADPREVL equ 0F61h ;# ">
[; ;pic18f27k40.h: 13100: typedef union {
[; ;pic18f27k40.h: 13101: struct {
[; ;pic18f27k40.h: 13102: unsigned ADPREVL :8;
[; ;pic18f27k40.h: 13103: };
[; ;pic18f27k40.h: 13104: struct {
[; ;pic18f27k40.h: 13105: unsigned ADPREV0 :1;
[; ;pic18f27k40.h: 13106: unsigned ADPREV1 :1;
[; ;pic18f27k40.h: 13107: unsigned ADPREV2 :1;
[; ;pic18f27k40.h: 13108: unsigned ADPREV3 :1;
[; ;pic18f27k40.h: 13109: unsigned ADPREV4 :1;
[; ;pic18f27k40.h: 13110: unsigned ADPREV5 :1;
[; ;pic18f27k40.h: 13111: unsigned ADPREV6 :1;
[; ;pic18f27k40.h: 13112: unsigned ADPREV7 :1;
[; ;pic18f27k40.h: 13113: };
[; ;pic18f27k40.h: 13114: } ADPREVLbits_t;
[; ;pic18f27k40.h: 13115: extern volatile ADPREVLbits_t ADPREVLbits __at(0xF61);
[; ;pic18f27k40.h: 13165: extern volatile unsigned char ADPREVH __at(0xF62);
"13167
[; ;pic18f27k40.h: 13167: asm("ADPREVH equ 0F62h");
[; <" ADPREVH equ 0F62h ;# ">
[; ;pic18f27k40.h: 13170: typedef union {
[; ;pic18f27k40.h: 13171: struct {
[; ;pic18f27k40.h: 13172: unsigned ADPREVH :8;
[; ;pic18f27k40.h: 13173: };
[; ;pic18f27k40.h: 13174: struct {
[; ;pic18f27k40.h: 13175: unsigned ADPREV8 :1;
[; ;pic18f27k40.h: 13176: unsigned ADPREV9 :1;
[; ;pic18f27k40.h: 13177: unsigned ADPREV10 :1;
[; ;pic18f27k40.h: 13178: unsigned ADPREV11 :1;
[; ;pic18f27k40.h: 13179: unsigned ADPREV12 :1;
[; ;pic18f27k40.h: 13180: unsigned ADPREV13 :1;
[; ;pic18f27k40.h: 13181: unsigned ADPREV14 :1;
[; ;pic18f27k40.h: 13182: unsigned ADPREV15 :1;
[; ;pic18f27k40.h: 13183: };
[; ;pic18f27k40.h: 13184: } ADPREVHbits_t;
[; ;pic18f27k40.h: 13185: extern volatile ADPREVHbits_t ADPREVHbits __at(0xF62);
[; ;pic18f27k40.h: 13235: extern volatile unsigned short ADRES __at(0xF63);
"13237
[; ;pic18f27k40.h: 13237: asm("ADRES equ 0F63h");
[; <" ADRES equ 0F63h ;# ">
[; ;pic18f27k40.h: 13242: extern volatile unsigned char ADRESL __at(0xF63);
"13244
[; ;pic18f27k40.h: 13244: asm("ADRESL equ 0F63h");
[; <" ADRESL equ 0F63h ;# ">
[; ;pic18f27k40.h: 13247: typedef union {
[; ;pic18f27k40.h: 13248: struct {
[; ;pic18f27k40.h: 13249: unsigned ADRESL :8;
[; ;pic18f27k40.h: 13250: };
[; ;pic18f27k40.h: 13251: struct {
[; ;pic18f27k40.h: 13252: unsigned ADRES0 :1;
[; ;pic18f27k40.h: 13253: unsigned ADRES1 :1;
[; ;pic18f27k40.h: 13254: unsigned ADRES2 :1;
[; ;pic18f27k40.h: 13255: unsigned ADRES3 :1;
[; ;pic18f27k40.h: 13256: unsigned ADRES4 :1;
[; ;pic18f27k40.h: 13257: unsigned ADRES5 :1;
[; ;pic18f27k40.h: 13258: unsigned ADRES6 :1;
[; ;pic18f27k40.h: 13259: unsigned ADRES7 :1;
[; ;pic18f27k40.h: 13260: };
[; ;pic18f27k40.h: 13261: } ADRESLbits_t;
[; ;pic18f27k40.h: 13262: extern volatile ADRESLbits_t ADRESLbits __at(0xF63);
[; ;pic18f27k40.h: 13312: extern volatile unsigned char ADRESH __at(0xF64);
"13314
[; ;pic18f27k40.h: 13314: asm("ADRESH equ 0F64h");
[; <" ADRESH equ 0F64h ;# ">
[; ;pic18f27k40.h: 13317: typedef union {
[; ;pic18f27k40.h: 13318: struct {
[; ;pic18f27k40.h: 13319: unsigned ADRES8 :1;
[; ;pic18f27k40.h: 13320: unsigned ADRES9 :1;
[; ;pic18f27k40.h: 13321: unsigned ADRES10 :1;
[; ;pic18f27k40.h: 13322: unsigned ADRES11 :1;
[; ;pic18f27k40.h: 13323: unsigned ADRES12 :1;
[; ;pic18f27k40.h: 13324: unsigned ADRES13 :1;
[; ;pic18f27k40.h: 13325: unsigned ADRES14 :1;
[; ;pic18f27k40.h: 13326: unsigned ADRES15 :1;
[; ;pic18f27k40.h: 13327: };
[; ;pic18f27k40.h: 13328: } ADRESHbits_t;
[; ;pic18f27k40.h: 13329: extern volatile ADRESHbits_t ADRESHbits __at(0xF64);
[; ;pic18f27k40.h: 13374: extern volatile unsigned char ADSTAT __at(0xF65);
"13376
[; ;pic18f27k40.h: 13376: asm("ADSTAT equ 0F65h");
[; <" ADSTAT equ 0F65h ;# ">
[; ;pic18f27k40.h: 13379: typedef union {
[; ;pic18f27k40.h: 13380: struct {
[; ;pic18f27k40.h: 13381: unsigned ADSTAT :3;
[; ;pic18f27k40.h: 13382: unsigned :1;
[; ;pic18f27k40.h: 13383: unsigned ADMATH :1;
[; ;pic18f27k40.h: 13384: unsigned ADLTHR :1;
[; ;pic18f27k40.h: 13385: unsigned ADUTHR :1;
[; ;pic18f27k40.h: 13386: unsigned ADAOV :1;
[; ;pic18f27k40.h: 13387: };
[; ;pic18f27k40.h: 13388: struct {
[; ;pic18f27k40.h: 13389: unsigned ADSTAT0 :1;
[; ;pic18f27k40.h: 13390: unsigned ADSTAT1 :1;
[; ;pic18f27k40.h: 13391: unsigned ADSTAT2 :1;
[; ;pic18f27k40.h: 13392: };
[; ;pic18f27k40.h: 13393: } ADSTATbits_t;
[; ;pic18f27k40.h: 13394: extern volatile ADSTATbits_t ADSTATbits __at(0xF65);
[; ;pic18f27k40.h: 13439: extern volatile unsigned char ADRPT __at(0xF66);
"13441
[; ;pic18f27k40.h: 13441: asm("ADRPT equ 0F66h");
[; <" ADRPT equ 0F66h ;# ">
[; ;pic18f27k40.h: 13444: typedef union {
[; ;pic18f27k40.h: 13445: struct {
[; ;pic18f27k40.h: 13446: unsigned ADRPT :8;
[; ;pic18f27k40.h: 13447: };
[; ;pic18f27k40.h: 13448: struct {
[; ;pic18f27k40.h: 13449: unsigned ADRPT0 :1;
[; ;pic18f27k40.h: 13450: unsigned ADRPT1 :1;
[; ;pic18f27k40.h: 13451: unsigned ADRPT2 :1;
[; ;pic18f27k40.h: 13452: unsigned ADRPT3 :1;
[; ;pic18f27k40.h: 13453: unsigned ADRPT4 :1;
[; ;pic18f27k40.h: 13454: unsigned ADRPT5 :1;
[; ;pic18f27k40.h: 13455: unsigned ADRPT6 :1;
[; ;pic18f27k40.h: 13456: unsigned ADRPT7 :1;
[; ;pic18f27k40.h: 13457: };
[; ;pic18f27k40.h: 13458: } ADRPTbits_t;
[; ;pic18f27k40.h: 13459: extern volatile ADRPTbits_t ADRPTbits __at(0xF66);
[; ;pic18f27k40.h: 13509: extern volatile unsigned char ADCNT __at(0xF67);
"13511
[; ;pic18f27k40.h: 13511: asm("ADCNT equ 0F67h");
[; <" ADCNT equ 0F67h ;# ">
[; ;pic18f27k40.h: 13514: typedef union {
[; ;pic18f27k40.h: 13515: struct {
[; ;pic18f27k40.h: 13516: unsigned ADCNT :8;
[; ;pic18f27k40.h: 13517: };
[; ;pic18f27k40.h: 13518: struct {
[; ;pic18f27k40.h: 13519: unsigned ADCNT0 :1;
[; ;pic18f27k40.h: 13520: unsigned ADCNT1 :1;
[; ;pic18f27k40.h: 13521: unsigned ADCNT2 :1;
[; ;pic18f27k40.h: 13522: unsigned ADCNT3 :1;
[; ;pic18f27k40.h: 13523: unsigned ADCNT4 :1;
[; ;pic18f27k40.h: 13524: unsigned ADCNT5 :1;
[; ;pic18f27k40.h: 13525: unsigned ADCNT6 :1;
[; ;pic18f27k40.h: 13526: unsigned ADCNT7 :1;
[; ;pic18f27k40.h: 13527: };
[; ;pic18f27k40.h: 13528: } ADCNTbits_t;
[; ;pic18f27k40.h: 13529: extern volatile ADCNTbits_t ADCNTbits __at(0xF67);
[; ;pic18f27k40.h: 13579: extern volatile unsigned short ADSTPT __at(0xF68);
"13581
[; ;pic18f27k40.h: 13581: asm("ADSTPT equ 0F68h");
[; <" ADSTPT equ 0F68h ;# ">
[; ;pic18f27k40.h: 13586: extern volatile unsigned char ADSTPTL __at(0xF68);
"13588
[; ;pic18f27k40.h: 13588: asm("ADSTPTL equ 0F68h");
[; <" ADSTPTL equ 0F68h ;# ">
[; ;pic18f27k40.h: 13591: typedef union {
[; ;pic18f27k40.h: 13592: struct {
[; ;pic18f27k40.h: 13593: unsigned ADSTPTL :8;
[; ;pic18f27k40.h: 13594: };
[; ;pic18f27k40.h: 13595: struct {
[; ;pic18f27k40.h: 13596: unsigned ADSTPT0 :1;
[; ;pic18f27k40.h: 13597: unsigned ADSTPT1 :1;
[; ;pic18f27k40.h: 13598: unsigned ADSTPT2 :1;
[; ;pic18f27k40.h: 13599: unsigned ADSTPT3 :1;
[; ;pic18f27k40.h: 13600: unsigned ADSTPT4 :1;
[; ;pic18f27k40.h: 13601: unsigned ADSTPT5 :1;
[; ;pic18f27k40.h: 13602: unsigned ADSTPT6 :1;
[; ;pic18f27k40.h: 13603: unsigned ADSTPT7 :1;
[; ;pic18f27k40.h: 13604: };
[; ;pic18f27k40.h: 13605: } ADSTPTLbits_t;
[; ;pic18f27k40.h: 13606: extern volatile ADSTPTLbits_t ADSTPTLbits __at(0xF68);
[; ;pic18f27k40.h: 13656: extern volatile unsigned char ADSTPTH __at(0xF69);
"13658
[; ;pic18f27k40.h: 13658: asm("ADSTPTH equ 0F69h");
[; <" ADSTPTH equ 0F69h ;# ">
[; ;pic18f27k40.h: 13661: typedef union {
[; ;pic18f27k40.h: 13662: struct {
[; ;pic18f27k40.h: 13663: unsigned ADSTPTH :8;
[; ;pic18f27k40.h: 13664: };
[; ;pic18f27k40.h: 13665: struct {
[; ;pic18f27k40.h: 13666: unsigned ADSTPT8 :1;
[; ;pic18f27k40.h: 13667: unsigned ADSTPT9 :1;
[; ;pic18f27k40.h: 13668: unsigned ADSTPT10 :1;
[; ;pic18f27k40.h: 13669: unsigned ADSTPT11 :1;
[; ;pic18f27k40.h: 13670: unsigned ADSTPT12 :1;
[; ;pic18f27k40.h: 13671: unsigned ADSTPT13 :1;
[; ;pic18f27k40.h: 13672: unsigned ADSTPT14 :1;
[; ;pic18f27k40.h: 13673: unsigned ADSTPT15 :1;
[; ;pic18f27k40.h: 13674: };
[; ;pic18f27k40.h: 13675: } ADSTPTHbits_t;
[; ;pic18f27k40.h: 13676: extern volatile ADSTPTHbits_t ADSTPTHbits __at(0xF69);
[; ;pic18f27k40.h: 13726: extern volatile unsigned short ADLTH __at(0xF6A);
"13728
[; ;pic18f27k40.h: 13728: asm("ADLTH equ 0F6Ah");
[; <" ADLTH equ 0F6Ah ;# ">
[; ;pic18f27k40.h: 13733: extern volatile unsigned char ADLTHL __at(0xF6A);
"13735
[; ;pic18f27k40.h: 13735: asm("ADLTHL equ 0F6Ah");
[; <" ADLTHL equ 0F6Ah ;# ">
[; ;pic18f27k40.h: 13738: typedef union {
[; ;pic18f27k40.h: 13739: struct {
[; ;pic18f27k40.h: 13740: unsigned ADLTHL :8;
[; ;pic18f27k40.h: 13741: };
[; ;pic18f27k40.h: 13742: struct {
[; ;pic18f27k40.h: 13743: unsigned ADLTH0 :1;
[; ;pic18f27k40.h: 13744: unsigned ADLTH1 :1;
[; ;pic18f27k40.h: 13745: unsigned ADLTH2 :1;
[; ;pic18f27k40.h: 13746: unsigned ADLTH3 :1;
[; ;pic18f27k40.h: 13747: unsigned ADLTH4 :1;
[; ;pic18f27k40.h: 13748: unsigned ADLTH5 :1;
[; ;pic18f27k40.h: 13749: unsigned ADLTH6 :1;
[; ;pic18f27k40.h: 13750: unsigned ADLTH7 :1;
[; ;pic18f27k40.h: 13751: };
[; ;pic18f27k40.h: 13752: } ADLTHLbits_t;
[; ;pic18f27k40.h: 13753: extern volatile ADLTHLbits_t ADLTHLbits __at(0xF6A);
[; ;pic18f27k40.h: 13803: extern volatile unsigned char ADLTHH __at(0xF6B);
"13805
[; ;pic18f27k40.h: 13805: asm("ADLTHH equ 0F6Bh");
[; <" ADLTHH equ 0F6Bh ;# ">
[; ;pic18f27k40.h: 13808: typedef union {
[; ;pic18f27k40.h: 13809: struct {
[; ;pic18f27k40.h: 13810: unsigned ADLTHH :8;
[; ;pic18f27k40.h: 13811: };
[; ;pic18f27k40.h: 13812: struct {
[; ;pic18f27k40.h: 13813: unsigned ADLTH8 :1;
[; ;pic18f27k40.h: 13814: unsigned ADLTH9 :1;
[; ;pic18f27k40.h: 13815: unsigned ADLTH10 :1;
[; ;pic18f27k40.h: 13816: unsigned ADLTH11 :1;
[; ;pic18f27k40.h: 13817: unsigned ADLTH12 :1;
[; ;pic18f27k40.h: 13818: unsigned ADLTH13 :1;
[; ;pic18f27k40.h: 13819: unsigned ADLTH14 :1;
[; ;pic18f27k40.h: 13820: unsigned ADLTH15 :1;
[; ;pic18f27k40.h: 13821: };
[; ;pic18f27k40.h: 13822: } ADLTHHbits_t;
[; ;pic18f27k40.h: 13823: extern volatile ADLTHHbits_t ADLTHHbits __at(0xF6B);
[; ;pic18f27k40.h: 13873: extern volatile unsigned short ADUTH __at(0xF6C);
"13875
[; ;pic18f27k40.h: 13875: asm("ADUTH equ 0F6Ch");
[; <" ADUTH equ 0F6Ch ;# ">
[; ;pic18f27k40.h: 13880: extern volatile unsigned char ADUTHL __at(0xF6C);
"13882
[; ;pic18f27k40.h: 13882: asm("ADUTHL equ 0F6Ch");
[; <" ADUTHL equ 0F6Ch ;# ">
[; ;pic18f27k40.h: 13885: typedef union {
[; ;pic18f27k40.h: 13886: struct {
[; ;pic18f27k40.h: 13887: unsigned ADUTHL :8;
[; ;pic18f27k40.h: 13888: };
[; ;pic18f27k40.h: 13889: struct {
[; ;pic18f27k40.h: 13890: unsigned ADUTH0 :1;
[; ;pic18f27k40.h: 13891: unsigned ADUTH1 :1;
[; ;pic18f27k40.h: 13892: unsigned ADUTH2 :1;
[; ;pic18f27k40.h: 13893: unsigned ADUTH3 :1;
[; ;pic18f27k40.h: 13894: unsigned ADUTH4 :1;
[; ;pic18f27k40.h: 13895: unsigned ADUTH5 :1;
[; ;pic18f27k40.h: 13896: unsigned ADUTH6 :1;
[; ;pic18f27k40.h: 13897: unsigned ADUTH7 :1;
[; ;pic18f27k40.h: 13898: };
[; ;pic18f27k40.h: 13899: } ADUTHLbits_t;
[; ;pic18f27k40.h: 13900: extern volatile ADUTHLbits_t ADUTHLbits __at(0xF6C);
[; ;pic18f27k40.h: 13950: extern volatile unsigned char ADUTHH __at(0xF6D);
"13952
[; ;pic18f27k40.h: 13952: asm("ADUTHH equ 0F6Dh");
[; <" ADUTHH equ 0F6Dh ;# ">
[; ;pic18f27k40.h: 13955: typedef union {
[; ;pic18f27k40.h: 13956: struct {
[; ;pic18f27k40.h: 13957: unsigned ADUTHH :8;
[; ;pic18f27k40.h: 13958: };
[; ;pic18f27k40.h: 13959: struct {
[; ;pic18f27k40.h: 13960: unsigned ADUTH8 :1;
[; ;pic18f27k40.h: 13961: unsigned ADUTH9 :1;
[; ;pic18f27k40.h: 13962: unsigned ADUTH10 :1;
[; ;pic18f27k40.h: 13963: unsigned ADUTH11 :1;
[; ;pic18f27k40.h: 13964: unsigned ADUTH12 :1;
[; ;pic18f27k40.h: 13965: unsigned ADUTH13 :1;
[; ;pic18f27k40.h: 13966: unsigned ADUTH14 :1;
[; ;pic18f27k40.h: 13967: unsigned ADUTH15 :1;
[; ;pic18f27k40.h: 13968: };
[; ;pic18f27k40.h: 13969: } ADUTHHbits_t;
[; ;pic18f27k40.h: 13970: extern volatile ADUTHHbits_t ADUTHHbits __at(0xF6D);
[; ;pic18f27k40.h: 14020: extern volatile unsigned short ADERR __at(0xF6E);
"14022
[; ;pic18f27k40.h: 14022: asm("ADERR equ 0F6Eh");
[; <" ADERR equ 0F6Eh ;# ">
[; ;pic18f27k40.h: 14027: extern volatile unsigned char ADERRL __at(0xF6E);
"14029
[; ;pic18f27k40.h: 14029: asm("ADERRL equ 0F6Eh");
[; <" ADERRL equ 0F6Eh ;# ">
[; ;pic18f27k40.h: 14032: typedef union {
[; ;pic18f27k40.h: 14033: struct {
[; ;pic18f27k40.h: 14034: unsigned ADERRL :8;
[; ;pic18f27k40.h: 14035: };
[; ;pic18f27k40.h: 14036: struct {
[; ;pic18f27k40.h: 14037: unsigned ADERR0 :1;
[; ;pic18f27k40.h: 14038: unsigned ADERR1 :1;
[; ;pic18f27k40.h: 14039: unsigned ADERR2 :1;
[; ;pic18f27k40.h: 14040: unsigned ADERR3 :1;
[; ;pic18f27k40.h: 14041: unsigned ADERR4 :1;
[; ;pic18f27k40.h: 14042: unsigned ADERR5 :1;
[; ;pic18f27k40.h: 14043: unsigned ADERR6 :1;
[; ;pic18f27k40.h: 14044: unsigned ADERR7 :1;
[; ;pic18f27k40.h: 14045: };
[; ;pic18f27k40.h: 14046: } ADERRLbits_t;
[; ;pic18f27k40.h: 14047: extern volatile ADERRLbits_t ADERRLbits __at(0xF6E);
[; ;pic18f27k40.h: 14097: extern volatile unsigned char ADERRH __at(0xF6F);
"14099
[; ;pic18f27k40.h: 14099: asm("ADERRH equ 0F6Fh");
[; <" ADERRH equ 0F6Fh ;# ">
[; ;pic18f27k40.h: 14102: typedef union {
[; ;pic18f27k40.h: 14103: struct {
[; ;pic18f27k40.h: 14104: unsigned ADERRH :8;
[; ;pic18f27k40.h: 14105: };
[; ;pic18f27k40.h: 14106: struct {
[; ;pic18f27k40.h: 14107: unsigned ADERR8 :1;
[; ;pic18f27k40.h: 14108: unsigned ADERR9 :1;
[; ;pic18f27k40.h: 14109: unsigned ADERR10 :1;
[; ;pic18f27k40.h: 14110: unsigned ADERR11 :1;
[; ;pic18f27k40.h: 14111: unsigned ADERR12 :1;
[; ;pic18f27k40.h: 14112: unsigned ADERR13 :1;
[; ;pic18f27k40.h: 14113: unsigned ADERR14 :1;
[; ;pic18f27k40.h: 14114: unsigned ADERR15 :1;
[; ;pic18f27k40.h: 14115: };
[; ;pic18f27k40.h: 14116: } ADERRHbits_t;
[; ;pic18f27k40.h: 14117: extern volatile ADERRHbits_t ADERRHbits __at(0xF6F);
[; ;pic18f27k40.h: 14167: extern volatile unsigned short ADACC __at(0xF70);
"14169
[; ;pic18f27k40.h: 14169: asm("ADACC equ 0F70h");
[; <" ADACC equ 0F70h ;# ">
[; ;pic18f27k40.h: 14174: extern volatile unsigned char ADACCL __at(0xF70);
"14176
[; ;pic18f27k40.h: 14176: asm("ADACCL equ 0F70h");
[; <" ADACCL equ 0F70h ;# ">
[; ;pic18f27k40.h: 14179: typedef union {
[; ;pic18f27k40.h: 14180: struct {
[; ;pic18f27k40.h: 14181: unsigned ADACCL :8;
[; ;pic18f27k40.h: 14182: };
[; ;pic18f27k40.h: 14183: struct {
[; ;pic18f27k40.h: 14184: unsigned ADACC0 :1;
[; ;pic18f27k40.h: 14185: unsigned ADACC1 :1;
[; ;pic18f27k40.h: 14186: unsigned ADACC2 :1;
[; ;pic18f27k40.h: 14187: unsigned ADACC3 :1;
[; ;pic18f27k40.h: 14188: unsigned ADACC4 :1;
[; ;pic18f27k40.h: 14189: unsigned ADACC5 :1;
[; ;pic18f27k40.h: 14190: unsigned ADACC6 :1;
[; ;pic18f27k40.h: 14191: unsigned ADACC7 :1;
[; ;pic18f27k40.h: 14192: };
[; ;pic18f27k40.h: 14193: } ADACCLbits_t;
[; ;pic18f27k40.h: 14194: extern volatile ADACCLbits_t ADACCLbits __at(0xF70);
[; ;pic18f27k40.h: 14244: extern volatile unsigned char ADACCH __at(0xF71);
"14246
[; ;pic18f27k40.h: 14246: asm("ADACCH equ 0F71h");
[; <" ADACCH equ 0F71h ;# ">
[; ;pic18f27k40.h: 14249: typedef union {
[; ;pic18f27k40.h: 14250: struct {
[; ;pic18f27k40.h: 14251: unsigned ADACCH :8;
[; ;pic18f27k40.h: 14252: };
[; ;pic18f27k40.h: 14253: struct {
[; ;pic18f27k40.h: 14254: unsigned ADACC8 :1;
[; ;pic18f27k40.h: 14255: unsigned ADACC9 :1;
[; ;pic18f27k40.h: 14256: unsigned ADACC10 :1;
[; ;pic18f27k40.h: 14257: unsigned ADACC11 :1;
[; ;pic18f27k40.h: 14258: unsigned ADACC12 :1;
[; ;pic18f27k40.h: 14259: unsigned ADACC13 :1;
[; ;pic18f27k40.h: 14260: unsigned ADACC14 :1;
[; ;pic18f27k40.h: 14261: unsigned ADACC15 :1;
[; ;pic18f27k40.h: 14262: };
[; ;pic18f27k40.h: 14263: } ADACCHbits_t;
[; ;pic18f27k40.h: 14264: extern volatile ADACCHbits_t ADACCHbits __at(0xF71);
[; ;pic18f27k40.h: 14314: extern volatile unsigned short ADFLTR __at(0xF72);
"14316
[; ;pic18f27k40.h: 14316: asm("ADFLTR equ 0F72h");
[; <" ADFLTR equ 0F72h ;# ">
[; ;pic18f27k40.h: 14321: extern volatile unsigned char ADFLTRL __at(0xF72);
"14323
[; ;pic18f27k40.h: 14323: asm("ADFLTRL equ 0F72h");
[; <" ADFLTRL equ 0F72h ;# ">
[; ;pic18f27k40.h: 14326: typedef union {
[; ;pic18f27k40.h: 14327: struct {
[; ;pic18f27k40.h: 14328: unsigned ADFLTRL :8;
[; ;pic18f27k40.h: 14329: };
[; ;pic18f27k40.h: 14330: struct {
[; ;pic18f27k40.h: 14331: unsigned ADFLTR0 :1;
[; ;pic18f27k40.h: 14332: unsigned ADFLTR1 :1;
[; ;pic18f27k40.h: 14333: unsigned ADFLTR2 :1;
[; ;pic18f27k40.h: 14334: unsigned ADFLTR3 :1;
[; ;pic18f27k40.h: 14335: unsigned ADFLTR4 :1;
[; ;pic18f27k40.h: 14336: unsigned ADFLTR5 :1;
[; ;pic18f27k40.h: 14337: unsigned ADFLTR6 :1;
[; ;pic18f27k40.h: 14338: unsigned ADFLTR7 :1;
[; ;pic18f27k40.h: 14339: };
[; ;pic18f27k40.h: 14340: } ADFLTRLbits_t;
[; ;pic18f27k40.h: 14341: extern volatile ADFLTRLbits_t ADFLTRLbits __at(0xF72);
[; ;pic18f27k40.h: 14391: extern volatile unsigned char ADFLTRH __at(0xF73);
"14393
[; ;pic18f27k40.h: 14393: asm("ADFLTRH equ 0F73h");
[; <" ADFLTRH equ 0F73h ;# ">
[; ;pic18f27k40.h: 14396: typedef union {
[; ;pic18f27k40.h: 14397: struct {
[; ;pic18f27k40.h: 14398: unsigned ADFLTRH :8;
[; ;pic18f27k40.h: 14399: };
[; ;pic18f27k40.h: 14400: struct {
[; ;pic18f27k40.h: 14401: unsigned ADFLTR8 :1;
[; ;pic18f27k40.h: 14402: unsigned ADFLTR9 :1;
[; ;pic18f27k40.h: 14403: unsigned ADFLTR10 :1;
[; ;pic18f27k40.h: 14404: unsigned ADFLTR11 :1;
[; ;pic18f27k40.h: 14405: unsigned ADFLTR12 :1;
[; ;pic18f27k40.h: 14406: unsigned ADFLTR13 :1;
[; ;pic18f27k40.h: 14407: unsigned ADFLTR14 :1;
[; ;pic18f27k40.h: 14408: unsigned ADFLTR15 :1;
[; ;pic18f27k40.h: 14409: };
[; ;pic18f27k40.h: 14410: } ADFLTRHbits_t;
[; ;pic18f27k40.h: 14411: extern volatile ADFLTRHbits_t ADFLTRHbits __at(0xF73);
[; ;pic18f27k40.h: 14461: extern volatile unsigned short CRCDATA __at(0xF74);
"14463
[; ;pic18f27k40.h: 14463: asm("CRCDATA equ 0F74h");
[; <" CRCDATA equ 0F74h ;# ">
[; ;pic18f27k40.h: 14468: extern volatile unsigned char CRCDATL __at(0xF74);
"14470
[; ;pic18f27k40.h: 14470: asm("CRCDATL equ 0F74h");
[; <" CRCDATL equ 0F74h ;# ">
[; ;pic18f27k40.h: 14473: typedef union {
[; ;pic18f27k40.h: 14474: struct {
[; ;pic18f27k40.h: 14475: unsigned DATA0 :1;
[; ;pic18f27k40.h: 14476: unsigned DATA1 :1;
[; ;pic18f27k40.h: 14477: unsigned DATA2 :1;
[; ;pic18f27k40.h: 14478: unsigned DATA3 :1;
[; ;pic18f27k40.h: 14479: unsigned DATA4 :1;
[; ;pic18f27k40.h: 14480: unsigned DATA5 :1;
[; ;pic18f27k40.h: 14481: unsigned DATA6 :1;
[; ;pic18f27k40.h: 14482: unsigned DATA7 :1;
[; ;pic18f27k40.h: 14483: };
[; ;pic18f27k40.h: 14484: } CRCDATLbits_t;
[; ;pic18f27k40.h: 14485: extern volatile CRCDATLbits_t CRCDATLbits __at(0xF74);
[; ;pic18f27k40.h: 14530: extern volatile unsigned char CRCDATH __at(0xF75);
"14532
[; ;pic18f27k40.h: 14532: asm("CRCDATH equ 0F75h");
[; <" CRCDATH equ 0F75h ;# ">
[; ;pic18f27k40.h: 14535: typedef union {
[; ;pic18f27k40.h: 14536: struct {
[; ;pic18f27k40.h: 14537: unsigned DATA8 :1;
[; ;pic18f27k40.h: 14538: unsigned DATA9 :1;
[; ;pic18f27k40.h: 14539: unsigned DATA10 :1;
[; ;pic18f27k40.h: 14540: unsigned DATA11 :1;
[; ;pic18f27k40.h: 14541: unsigned DATA12 :1;
[; ;pic18f27k40.h: 14542: unsigned DATA13 :1;
[; ;pic18f27k40.h: 14543: unsigned DATA14 :1;
[; ;pic18f27k40.h: 14544: unsigned DATA15 :1;
[; ;pic18f27k40.h: 14545: };
[; ;pic18f27k40.h: 14546: } CRCDATHbits_t;
[; ;pic18f27k40.h: 14547: extern volatile CRCDATHbits_t CRCDATHbits __at(0xF75);
[; ;pic18f27k40.h: 14592: extern volatile unsigned short CRCACC __at(0xF76);
"14594
[; ;pic18f27k40.h: 14594: asm("CRCACC equ 0F76h");
[; <" CRCACC equ 0F76h ;# ">
[; ;pic18f27k40.h: 14599: extern volatile unsigned char CRCACCL __at(0xF76);
"14601
[; ;pic18f27k40.h: 14601: asm("CRCACCL equ 0F76h");
[; <" CRCACCL equ 0F76h ;# ">
[; ;pic18f27k40.h: 14604: typedef union {
[; ;pic18f27k40.h: 14605: struct {
[; ;pic18f27k40.h: 14606: unsigned ACC0 :1;
[; ;pic18f27k40.h: 14607: unsigned ACC1 :1;
[; ;pic18f27k40.h: 14608: unsigned ACC2 :1;
[; ;pic18f27k40.h: 14609: unsigned ACC3 :1;
[; ;pic18f27k40.h: 14610: unsigned ACC4 :1;
[; ;pic18f27k40.h: 14611: unsigned ACC5 :1;
[; ;pic18f27k40.h: 14612: unsigned ACC6 :1;
[; ;pic18f27k40.h: 14613: unsigned ACC7 :1;
[; ;pic18f27k40.h: 14614: };
[; ;pic18f27k40.h: 14615: } CRCACCLbits_t;
[; ;pic18f27k40.h: 14616: extern volatile CRCACCLbits_t CRCACCLbits __at(0xF76);
[; ;pic18f27k40.h: 14661: extern volatile unsigned char CRCACCH __at(0xF77);
"14663
[; ;pic18f27k40.h: 14663: asm("CRCACCH equ 0F77h");
[; <" CRCACCH equ 0F77h ;# ">
[; ;pic18f27k40.h: 14666: typedef union {
[; ;pic18f27k40.h: 14667: struct {
[; ;pic18f27k40.h: 14668: unsigned ACC8 :1;
[; ;pic18f27k40.h: 14669: unsigned ACC9 :1;
[; ;pic18f27k40.h: 14670: unsigned ACC10 :1;
[; ;pic18f27k40.h: 14671: unsigned ACC11 :1;
[; ;pic18f27k40.h: 14672: unsigned ACC12 :1;
[; ;pic18f27k40.h: 14673: unsigned ACC13 :1;
[; ;pic18f27k40.h: 14674: unsigned ACC14 :1;
[; ;pic18f27k40.h: 14675: unsigned ACC15 :1;
[; ;pic18f27k40.h: 14676: };
[; ;pic18f27k40.h: 14677: } CRCACCHbits_t;
[; ;pic18f27k40.h: 14678: extern volatile CRCACCHbits_t CRCACCHbits __at(0xF77);
[; ;pic18f27k40.h: 14723: extern volatile unsigned short CRCSHFT __at(0xF78);
"14725
[; ;pic18f27k40.h: 14725: asm("CRCSHFT equ 0F78h");
[; <" CRCSHFT equ 0F78h ;# ">
[; ;pic18f27k40.h: 14730: extern volatile unsigned char CRCSHIFTL __at(0xF78);
"14732
[; ;pic18f27k40.h: 14732: asm("CRCSHIFTL equ 0F78h");
[; <" CRCSHIFTL equ 0F78h ;# ">
[; ;pic18f27k40.h: 14735: typedef union {
[; ;pic18f27k40.h: 14736: struct {
[; ;pic18f27k40.h: 14737: unsigned SHFT0 :1;
[; ;pic18f27k40.h: 14738: unsigned SHFT1 :1;
[; ;pic18f27k40.h: 14739: unsigned SHFT2 :1;
[; ;pic18f27k40.h: 14740: unsigned SHFT3 :1;
[; ;pic18f27k40.h: 14741: unsigned SHFT4 :1;
[; ;pic18f27k40.h: 14742: unsigned SHFT5 :1;
[; ;pic18f27k40.h: 14743: unsigned SHFT6 :1;
[; ;pic18f27k40.h: 14744: unsigned SHFT7 :1;
[; ;pic18f27k40.h: 14745: };
[; ;pic18f27k40.h: 14746: } CRCSHIFTLbits_t;
[; ;pic18f27k40.h: 14747: extern volatile CRCSHIFTLbits_t CRCSHIFTLbits __at(0xF78);
[; ;pic18f27k40.h: 14792: extern volatile unsigned char CRCSHIFTH __at(0xF79);
"14794
[; ;pic18f27k40.h: 14794: asm("CRCSHIFTH equ 0F79h");
[; <" CRCSHIFTH equ 0F79h ;# ">
[; ;pic18f27k40.h: 14797: typedef union {
[; ;pic18f27k40.h: 14798: struct {
[; ;pic18f27k40.h: 14799: unsigned SHFT8 :1;
[; ;pic18f27k40.h: 14800: unsigned SHFT9 :1;
[; ;pic18f27k40.h: 14801: unsigned SHFT10 :1;
[; ;pic18f27k40.h: 14802: unsigned SHFT11 :1;
[; ;pic18f27k40.h: 14803: unsigned SHFT12 :1;
[; ;pic18f27k40.h: 14804: unsigned SHFT13 :1;
[; ;pic18f27k40.h: 14805: unsigned SHFT14 :1;
[; ;pic18f27k40.h: 14806: unsigned SHFT15 :1;
[; ;pic18f27k40.h: 14807: };
[; ;pic18f27k40.h: 14808: } CRCSHIFTHbits_t;
[; ;pic18f27k40.h: 14809: extern volatile CRCSHIFTHbits_t CRCSHIFTHbits __at(0xF79);
[; ;pic18f27k40.h: 14854: extern volatile unsigned short CRCXOR __at(0xF7A);
"14856
[; ;pic18f27k40.h: 14856: asm("CRCXOR equ 0F7Ah");
[; <" CRCXOR equ 0F7Ah ;# ">
[; ;pic18f27k40.h: 14861: extern volatile unsigned char CRCXORL __at(0xF7A);
"14863
[; ;pic18f27k40.h: 14863: asm("CRCXORL equ 0F7Ah");
[; <" CRCXORL equ 0F7Ah ;# ">
[; ;pic18f27k40.h: 14866: typedef union {
[; ;pic18f27k40.h: 14867: struct {
[; ;pic18f27k40.h: 14868: unsigned :1;
[; ;pic18f27k40.h: 14869: unsigned X1 :1;
[; ;pic18f27k40.h: 14870: unsigned X2 :1;
[; ;pic18f27k40.h: 14871: unsigned X3 :1;
[; ;pic18f27k40.h: 14872: unsigned X4 :1;
[; ;pic18f27k40.h: 14873: unsigned X5 :1;
[; ;pic18f27k40.h: 14874: unsigned X6 :1;
[; ;pic18f27k40.h: 14875: unsigned X7 :1;
[; ;pic18f27k40.h: 14876: };
[; ;pic18f27k40.h: 14877: } CRCXORLbits_t;
[; ;pic18f27k40.h: 14878: extern volatile CRCXORLbits_t CRCXORLbits __at(0xF7A);
[; ;pic18f27k40.h: 14918: extern volatile unsigned char CRCXORH __at(0xF7B);
"14920
[; ;pic18f27k40.h: 14920: asm("CRCXORH equ 0F7Bh");
[; <" CRCXORH equ 0F7Bh ;# ">
[; ;pic18f27k40.h: 14923: typedef union {
[; ;pic18f27k40.h: 14924: struct {
[; ;pic18f27k40.h: 14925: unsigned X8 :1;
[; ;pic18f27k40.h: 14926: unsigned X9 :1;
[; ;pic18f27k40.h: 14927: unsigned X10 :1;
[; ;pic18f27k40.h: 14928: unsigned X11 :1;
[; ;pic18f27k40.h: 14929: unsigned X12 :1;
[; ;pic18f27k40.h: 14930: unsigned X13 :1;
[; ;pic18f27k40.h: 14931: unsigned X14 :1;
[; ;pic18f27k40.h: 14932: unsigned X15 :1;
[; ;pic18f27k40.h: 14933: };
[; ;pic18f27k40.h: 14934: } CRCXORHbits_t;
[; ;pic18f27k40.h: 14935: extern volatile CRCXORHbits_t CRCXORHbits __at(0xF7B);
[; ;pic18f27k40.h: 14980: extern volatile unsigned char CRCCON0 __at(0xF7C);
"14982
[; ;pic18f27k40.h: 14982: asm("CRCCON0 equ 0F7Ch");
[; <" CRCCON0 equ 0F7Ch ;# ">
[; ;pic18f27k40.h: 14985: typedef union {
[; ;pic18f27k40.h: 14986: struct {
[; ;pic18f27k40.h: 14987: unsigned FULL :1;
[; ;pic18f27k40.h: 14988: unsigned SHIFTM :1;
[; ;pic18f27k40.h: 14989: unsigned :2;
[; ;pic18f27k40.h: 14990: unsigned ACCM :1;
[; ;pic18f27k40.h: 14991: unsigned BUSY :1;
[; ;pic18f27k40.h: 14992: unsigned CRCGO :1;
[; ;pic18f27k40.h: 14993: unsigned EN :1;
[; ;pic18f27k40.h: 14994: };
[; ;pic18f27k40.h: 14995: struct {
[; ;pic18f27k40.h: 14996: unsigned :7;
[; ;pic18f27k40.h: 14997: unsigned CRCEN :1;
[; ;pic18f27k40.h: 14998: };
[; ;pic18f27k40.h: 14999: } CRCCON0bits_t;
[; ;pic18f27k40.h: 15000: extern volatile CRCCON0bits_t CRCCON0bits __at(0xF7C);
[; ;pic18f27k40.h: 15040: extern volatile unsigned char CRCCON1 __at(0xF7D);
"15042
[; ;pic18f27k40.h: 15042: asm("CRCCON1 equ 0F7Dh");
[; <" CRCCON1 equ 0F7Dh ;# ">
[; ;pic18f27k40.h: 15045: typedef union {
[; ;pic18f27k40.h: 15046: struct {
[; ;pic18f27k40.h: 15047: unsigned PLEN :4;
[; ;pic18f27k40.h: 15048: unsigned DLEN :4;
[; ;pic18f27k40.h: 15049: };
[; ;pic18f27k40.h: 15050: struct {
[; ;pic18f27k40.h: 15051: unsigned PLEN0 :1;
[; ;pic18f27k40.h: 15052: unsigned PLEN1 :1;
[; ;pic18f27k40.h: 15053: unsigned PLEN2 :1;
[; ;pic18f27k40.h: 15054: unsigned PLEN3 :1;
[; ;pic18f27k40.h: 15055: unsigned DLEN0 :1;
[; ;pic18f27k40.h: 15056: unsigned DLEN1 :1;
[; ;pic18f27k40.h: 15057: unsigned DLEN2 :1;
[; ;pic18f27k40.h: 15058: unsigned DLEN3 :1;
[; ;pic18f27k40.h: 15059: };
[; ;pic18f27k40.h: 15060: } CRCCON1bits_t;
[; ;pic18f27k40.h: 15061: extern volatile CRCCON1bits_t CRCCON1bits __at(0xF7D);
[; ;pic18f27k40.h: 15116: extern volatile unsigned short NVMADR __at(0xF7E);
"15118
[; ;pic18f27k40.h: 15118: asm("NVMADR equ 0F7Eh");
[; <" NVMADR equ 0F7Eh ;# ">
[; ;pic18f27k40.h: 15123: extern volatile unsigned char NVMADRL __at(0xF7E);
"15125
[; ;pic18f27k40.h: 15125: asm("NVMADRL equ 0F7Eh");
[; <" NVMADRL equ 0F7Eh ;# ">
[; ;pic18f27k40.h: 15128: typedef union {
[; ;pic18f27k40.h: 15129: struct {
[; ;pic18f27k40.h: 15130: unsigned ADR :8;
[; ;pic18f27k40.h: 15131: };
[; ;pic18f27k40.h: 15132: struct {
[; ;pic18f27k40.h: 15133: unsigned ADR0 :1;
[; ;pic18f27k40.h: 15134: unsigned ADR1 :1;
[; ;pic18f27k40.h: 15135: unsigned ADR2 :1;
[; ;pic18f27k40.h: 15136: unsigned ADR3 :1;
[; ;pic18f27k40.h: 15137: unsigned ADR4 :1;
[; ;pic18f27k40.h: 15138: unsigned ADR5 :1;
[; ;pic18f27k40.h: 15139: unsigned ADR6 :1;
[; ;pic18f27k40.h: 15140: unsigned ADR7 :1;
[; ;pic18f27k40.h: 15141: };
[; ;pic18f27k40.h: 15142: struct {
[; ;pic18f27k40.h: 15143: unsigned NVMADR0 :1;
[; ;pic18f27k40.h: 15144: unsigned NVMADR1 :1;
[; ;pic18f27k40.h: 15145: unsigned NVMADR2 :1;
[; ;pic18f27k40.h: 15146: unsigned NVMADR3 :1;
[; ;pic18f27k40.h: 15147: unsigned NVMADR4 :1;
[; ;pic18f27k40.h: 15148: unsigned NVMADR5 :1;
[; ;pic18f27k40.h: 15149: unsigned NVMADR6 :1;
[; ;pic18f27k40.h: 15150: unsigned NVMADR7 :1;
[; ;pic18f27k40.h: 15151: };
[; ;pic18f27k40.h: 15152: struct {
[; ;pic18f27k40.h: 15153: unsigned ADRL :8;
[; ;pic18f27k40.h: 15154: };
[; ;pic18f27k40.h: 15155: } NVMADRLbits_t;
[; ;pic18f27k40.h: 15156: extern volatile NVMADRLbits_t NVMADRLbits __at(0xF7E);
[; ;pic18f27k40.h: 15251: extern volatile unsigned char NVMADRH __at(0xF7F);
"15253
[; ;pic18f27k40.h: 15253: asm("NVMADRH equ 0F7Fh");
[; <" NVMADRH equ 0F7Fh ;# ">
[; ;pic18f27k40.h: 15256: typedef union {
[; ;pic18f27k40.h: 15257: struct {
[; ;pic18f27k40.h: 15258: unsigned ADR :2;
[; ;pic18f27k40.h: 15259: };
[; ;pic18f27k40.h: 15260: struct {
[; ;pic18f27k40.h: 15261: unsigned NVMADR8 :1;
[; ;pic18f27k40.h: 15262: unsigned NVMADR9 :1;
[; ;pic18f27k40.h: 15263: };
[; ;pic18f27k40.h: 15264: struct {
[; ;pic18f27k40.h: 15265: unsigned ADR8 :1;
[; ;pic18f27k40.h: 15266: unsigned ADR9 :1;
[; ;pic18f27k40.h: 15267: };
[; ;pic18f27k40.h: 15268: struct {
[; ;pic18f27k40.h: 15269: unsigned ADRH :2;
[; ;pic18f27k40.h: 15270: };
[; ;pic18f27k40.h: 15271: } NVMADRHbits_t;
[; ;pic18f27k40.h: 15272: extern volatile NVMADRHbits_t NVMADRHbits __at(0xF7F);
[; ;pic18f27k40.h: 15307: extern volatile unsigned char NVMDAT __at(0xF80);
"15309
[; ;pic18f27k40.h: 15309: asm("NVMDAT equ 0F80h");
[; <" NVMDAT equ 0F80h ;# ">
[; ;pic18f27k40.h: 15312: typedef union {
[; ;pic18f27k40.h: 15313: struct {
[; ;pic18f27k40.h: 15314: unsigned NVMDAT :8;
[; ;pic18f27k40.h: 15315: };
[; ;pic18f27k40.h: 15316: struct {
[; ;pic18f27k40.h: 15317: unsigned NVMDAT0 :1;
[; ;pic18f27k40.h: 15318: unsigned NVMDAT1 :1;
[; ;pic18f27k40.h: 15319: unsigned NVMDAT2 :1;
[; ;pic18f27k40.h: 15320: unsigned NVMDAT3 :1;
[; ;pic18f27k40.h: 15321: unsigned NVMDAT4 :1;
[; ;pic18f27k40.h: 15322: unsigned NVMDAT5 :1;
[; ;pic18f27k40.h: 15323: unsigned NVMDAT6 :1;
[; ;pic18f27k40.h: 15324: unsigned NVMDAT7 :1;
[; ;pic18f27k40.h: 15325: };
[; ;pic18f27k40.h: 15326: } NVMDATbits_t;
[; ;pic18f27k40.h: 15327: extern volatile NVMDATbits_t NVMDATbits __at(0xF80);
[; ;pic18f27k40.h: 15377: extern volatile unsigned char NVMCON1 __at(0xF81);
"15379
[; ;pic18f27k40.h: 15379: asm("NVMCON1 equ 0F81h");
[; <" NVMCON1 equ 0F81h ;# ">
[; ;pic18f27k40.h: 15382: typedef union {
[; ;pic18f27k40.h: 15383: struct {
[; ;pic18f27k40.h: 15384: unsigned RD :1;
[; ;pic18f27k40.h: 15385: unsigned WR :1;
[; ;pic18f27k40.h: 15386: unsigned WREN :1;
[; ;pic18f27k40.h: 15387: unsigned WRERR :1;
[; ;pic18f27k40.h: 15388: unsigned FREE :1;
[; ;pic18f27k40.h: 15389: unsigned :1;
[; ;pic18f27k40.h: 15390: unsigned NVMREG :2;
[; ;pic18f27k40.h: 15391: };
[; ;pic18f27k40.h: 15392: struct {
[; ;pic18f27k40.h: 15393: unsigned :6;
[; ;pic18f27k40.h: 15394: unsigned NVMREG0 :1;
[; ;pic18f27k40.h: 15395: unsigned NVMREG1 :1;
[; ;pic18f27k40.h: 15396: };
[; ;pic18f27k40.h: 15397: } NVMCON1bits_t;
[; ;pic18f27k40.h: 15398: extern volatile NVMCON1bits_t NVMCON1bits __at(0xF81);
[; ;pic18f27k40.h: 15443: extern volatile unsigned char NVMCON2 __at(0xF82);
"15445
[; ;pic18f27k40.h: 15445: asm("NVMCON2 equ 0F82h");
[; <" NVMCON2 equ 0F82h ;# ">
[; ;pic18f27k40.h: 15448: typedef union {
[; ;pic18f27k40.h: 15449: struct {
[; ;pic18f27k40.h: 15450: unsigned NVMCON2 :8;
[; ;pic18f27k40.h: 15451: };
[; ;pic18f27k40.h: 15452: } NVMCON2bits_t;
[; ;pic18f27k40.h: 15453: extern volatile NVMCON2bits_t NVMCON2bits __at(0xF82);
[; ;pic18f27k40.h: 15463: extern volatile unsigned char LATA __at(0xF83);
"15465
[; ;pic18f27k40.h: 15465: asm("LATA equ 0F83h");
[; <" LATA equ 0F83h ;# ">
[; ;pic18f27k40.h: 15468: typedef union {
[; ;pic18f27k40.h: 15469: struct {
[; ;pic18f27k40.h: 15470: unsigned LATA0 :1;
[; ;pic18f27k40.h: 15471: unsigned LATA1 :1;
[; ;pic18f27k40.h: 15472: unsigned LATA2 :1;
[; ;pic18f27k40.h: 15473: unsigned LATA3 :1;
[; ;pic18f27k40.h: 15474: unsigned LATA4 :1;
[; ;pic18f27k40.h: 15475: unsigned LATA5 :1;
[; ;pic18f27k40.h: 15476: unsigned LATA6 :1;
[; ;pic18f27k40.h: 15477: unsigned LATA7 :1;
[; ;pic18f27k40.h: 15478: };
[; ;pic18f27k40.h: 15479: struct {
[; ;pic18f27k40.h: 15480: unsigned LA0 :1;
[; ;pic18f27k40.h: 15481: unsigned LA1 :1;
[; ;pic18f27k40.h: 15482: unsigned LA2 :1;
[; ;pic18f27k40.h: 15483: unsigned LA3 :1;
[; ;pic18f27k40.h: 15484: unsigned LA4 :1;
[; ;pic18f27k40.h: 15485: unsigned LA5 :1;
[; ;pic18f27k40.h: 15486: unsigned LA6 :1;
[; ;pic18f27k40.h: 15487: unsigned LA7 :1;
[; ;pic18f27k40.h: 15488: };
[; ;pic18f27k40.h: 15489: } LATAbits_t;
[; ;pic18f27k40.h: 15490: extern volatile LATAbits_t LATAbits __at(0xF83);
[; ;pic18f27k40.h: 15575: extern volatile unsigned char LATB __at(0xF84);
"15577
[; ;pic18f27k40.h: 15577: asm("LATB equ 0F84h");
[; <" LATB equ 0F84h ;# ">
[; ;pic18f27k40.h: 15580: typedef union {
[; ;pic18f27k40.h: 15581: struct {
[; ;pic18f27k40.h: 15582: unsigned LATB0 :1;
[; ;pic18f27k40.h: 15583: unsigned LATB1 :1;
[; ;pic18f27k40.h: 15584: unsigned LATB2 :1;
[; ;pic18f27k40.h: 15585: unsigned LATB3 :1;
[; ;pic18f27k40.h: 15586: unsigned LATB4 :1;
[; ;pic18f27k40.h: 15587: unsigned LATB5 :1;
[; ;pic18f27k40.h: 15588: unsigned LATB6 :1;
[; ;pic18f27k40.h: 15589: unsigned LATB7 :1;
[; ;pic18f27k40.h: 15590: };
[; ;pic18f27k40.h: 15591: struct {
[; ;pic18f27k40.h: 15592: unsigned LB0 :1;
[; ;pic18f27k40.h: 15593: unsigned LB1 :1;
[; ;pic18f27k40.h: 15594: unsigned LB2 :1;
[; ;pic18f27k40.h: 15595: unsigned LB3 :1;
[; ;pic18f27k40.h: 15596: unsigned LB4 :1;
[; ;pic18f27k40.h: 15597: unsigned LB5 :1;
[; ;pic18f27k40.h: 15598: unsigned LB6 :1;
[; ;pic18f27k40.h: 15599: unsigned LB7 :1;
[; ;pic18f27k40.h: 15600: };
[; ;pic18f27k40.h: 15601: } LATBbits_t;
[; ;pic18f27k40.h: 15602: extern volatile LATBbits_t LATBbits __at(0xF84);
[; ;pic18f27k40.h: 15687: extern volatile unsigned char LATC __at(0xF85);
"15689
[; ;pic18f27k40.h: 15689: asm("LATC equ 0F85h");
[; <" LATC equ 0F85h ;# ">
[; ;pic18f27k40.h: 15692: typedef union {
[; ;pic18f27k40.h: 15693: struct {
[; ;pic18f27k40.h: 15694: unsigned LATC0 :1;
[; ;pic18f27k40.h: 15695: unsigned LATC1 :1;
[; ;pic18f27k40.h: 15696: unsigned LATC2 :1;
[; ;pic18f27k40.h: 15697: unsigned LATC3 :1;
[; ;pic18f27k40.h: 15698: unsigned LATC4 :1;
[; ;pic18f27k40.h: 15699: unsigned LATC5 :1;
[; ;pic18f27k40.h: 15700: unsigned LATC6 :1;
[; ;pic18f27k40.h: 15701: unsigned LATC7 :1;
[; ;pic18f27k40.h: 15702: };
[; ;pic18f27k40.h: 15703: struct {
[; ;pic18f27k40.h: 15704: unsigned LC0 :1;
[; ;pic18f27k40.h: 15705: unsigned LC1 :1;
[; ;pic18f27k40.h: 15706: unsigned LC2 :1;
[; ;pic18f27k40.h: 15707: unsigned LC3 :1;
[; ;pic18f27k40.h: 15708: unsigned LC4 :1;
[; ;pic18f27k40.h: 15709: unsigned LC5 :1;
[; ;pic18f27k40.h: 15710: unsigned LC6 :1;
[; ;pic18f27k40.h: 15711: unsigned LC7 :1;
[; ;pic18f27k40.h: 15712: };
[; ;pic18f27k40.h: 15713: } LATCbits_t;
[; ;pic18f27k40.h: 15714: extern volatile LATCbits_t LATCbits __at(0xF85);
[; ;pic18f27k40.h: 15799: extern volatile unsigned char TRISA __at(0xF88);
"15801
[; ;pic18f27k40.h: 15801: asm("TRISA equ 0F88h");
[; <" TRISA equ 0F88h ;# ">
[; ;pic18f27k40.h: 15804: extern volatile unsigned char DDRA __at(0xF88);
"15806
[; ;pic18f27k40.h: 15806: asm("DDRA equ 0F88h");
[; <" DDRA equ 0F88h ;# ">
[; ;pic18f27k40.h: 15809: typedef union {
[; ;pic18f27k40.h: 15810: struct {
[; ;pic18f27k40.h: 15811: unsigned TRISA0 :1;
[; ;pic18f27k40.h: 15812: unsigned TRISA1 :1;
[; ;pic18f27k40.h: 15813: unsigned TRISA2 :1;
[; ;pic18f27k40.h: 15814: unsigned TRISA3 :1;
[; ;pic18f27k40.h: 15815: unsigned TRISA4 :1;
[; ;pic18f27k40.h: 15816: unsigned TRISA5 :1;
[; ;pic18f27k40.h: 15817: unsigned TRISA6 :1;
[; ;pic18f27k40.h: 15818: unsigned TRISA7 :1;
[; ;pic18f27k40.h: 15819: };
[; ;pic18f27k40.h: 15820: } TRISAbits_t;
[; ;pic18f27k40.h: 15821: extern volatile TRISAbits_t TRISAbits __at(0xF88);
[; ;pic18f27k40.h: 15864: typedef union {
[; ;pic18f27k40.h: 15865: struct {
[; ;pic18f27k40.h: 15866: unsigned TRISA0 :1;
[; ;pic18f27k40.h: 15867: unsigned TRISA1 :1;
[; ;pic18f27k40.h: 15868: unsigned TRISA2 :1;
[; ;pic18f27k40.h: 15869: unsigned TRISA3 :1;
[; ;pic18f27k40.h: 15870: unsigned TRISA4 :1;
[; ;pic18f27k40.h: 15871: unsigned TRISA5 :1;
[; ;pic18f27k40.h: 15872: unsigned TRISA6 :1;
[; ;pic18f27k40.h: 15873: unsigned TRISA7 :1;
[; ;pic18f27k40.h: 15874: };
[; ;pic18f27k40.h: 15875: } DDRAbits_t;
[; ;pic18f27k40.h: 15876: extern volatile DDRAbits_t DDRAbits __at(0xF88);
[; ;pic18f27k40.h: 15921: extern volatile unsigned char TRISB __at(0xF89);
"15923
[; ;pic18f27k40.h: 15923: asm("TRISB equ 0F89h");
[; <" TRISB equ 0F89h ;# ">
[; ;pic18f27k40.h: 15926: extern volatile unsigned char DDRB __at(0xF89);
"15928
[; ;pic18f27k40.h: 15928: asm("DDRB equ 0F89h");
[; <" DDRB equ 0F89h ;# ">
[; ;pic18f27k40.h: 15931: typedef union {
[; ;pic18f27k40.h: 15932: struct {
[; ;pic18f27k40.h: 15933: unsigned TRISB0 :1;
[; ;pic18f27k40.h: 15934: unsigned TRISB1 :1;
[; ;pic18f27k40.h: 15935: unsigned TRISB2 :1;
[; ;pic18f27k40.h: 15936: unsigned TRISB3 :1;
[; ;pic18f27k40.h: 15937: unsigned TRISB4 :1;
[; ;pic18f27k40.h: 15938: unsigned TRISB5 :1;
[; ;pic18f27k40.h: 15939: unsigned TRISB6 :1;
[; ;pic18f27k40.h: 15940: unsigned TRISB7 :1;
[; ;pic18f27k40.h: 15941: };
[; ;pic18f27k40.h: 15942: } TRISBbits_t;
[; ;pic18f27k40.h: 15943: extern volatile TRISBbits_t TRISBbits __at(0xF89);
[; ;pic18f27k40.h: 15986: typedef union {
[; ;pic18f27k40.h: 15987: struct {
[; ;pic18f27k40.h: 15988: unsigned TRISB0 :1;
[; ;pic18f27k40.h: 15989: unsigned TRISB1 :1;
[; ;pic18f27k40.h: 15990: unsigned TRISB2 :1;
[; ;pic18f27k40.h: 15991: unsigned TRISB3 :1;
[; ;pic18f27k40.h: 15992: unsigned TRISB4 :1;
[; ;pic18f27k40.h: 15993: unsigned TRISB5 :1;
[; ;pic18f27k40.h: 15994: unsigned TRISB6 :1;
[; ;pic18f27k40.h: 15995: unsigned TRISB7 :1;
[; ;pic18f27k40.h: 15996: };
[; ;pic18f27k40.h: 15997: } DDRBbits_t;
[; ;pic18f27k40.h: 15998: extern volatile DDRBbits_t DDRBbits __at(0xF89);
[; ;pic18f27k40.h: 16043: extern volatile unsigned char TRISC __at(0xF8A);
"16045
[; ;pic18f27k40.h: 16045: asm("TRISC equ 0F8Ah");
[; <" TRISC equ 0F8Ah ;# ">
[; ;pic18f27k40.h: 16048: extern volatile unsigned char DDRC __at(0xF8A);
"16050
[; ;pic18f27k40.h: 16050: asm("DDRC equ 0F8Ah");
[; <" DDRC equ 0F8Ah ;# ">
[; ;pic18f27k40.h: 16053: typedef union {
[; ;pic18f27k40.h: 16054: struct {
[; ;pic18f27k40.h: 16055: unsigned TRISC0 :1;
[; ;pic18f27k40.h: 16056: unsigned TRISC1 :1;
[; ;pic18f27k40.h: 16057: unsigned TRISC2 :1;
[; ;pic18f27k40.h: 16058: unsigned TRISC3 :1;
[; ;pic18f27k40.h: 16059: unsigned TRISC4 :1;
[; ;pic18f27k40.h: 16060: unsigned TRISC5 :1;
[; ;pic18f27k40.h: 16061: unsigned TRISC6 :1;
[; ;pic18f27k40.h: 16062: unsigned TRISC7 :1;
[; ;pic18f27k40.h: 16063: };
[; ;pic18f27k40.h: 16064: } TRISCbits_t;
[; ;pic18f27k40.h: 16065: extern volatile TRISCbits_t TRISCbits __at(0xF8A);
[; ;pic18f27k40.h: 16108: typedef union {
[; ;pic18f27k40.h: 16109: struct {
[; ;pic18f27k40.h: 16110: unsigned TRISC0 :1;
[; ;pic18f27k40.h: 16111: unsigned TRISC1 :1;
[; ;pic18f27k40.h: 16112: unsigned TRISC2 :1;
[; ;pic18f27k40.h: 16113: unsigned TRISC3 :1;
[; ;pic18f27k40.h: 16114: unsigned TRISC4 :1;
[; ;pic18f27k40.h: 16115: unsigned TRISC5 :1;
[; ;pic18f27k40.h: 16116: unsigned TRISC6 :1;
[; ;pic18f27k40.h: 16117: unsigned TRISC7 :1;
[; ;pic18f27k40.h: 16118: };
[; ;pic18f27k40.h: 16119: } DDRCbits_t;
[; ;pic18f27k40.h: 16120: extern volatile DDRCbits_t DDRCbits __at(0xF8A);
[; ;pic18f27k40.h: 16165: extern volatile unsigned char PORTA __at(0xF8D);
"16167
[; ;pic18f27k40.h: 16167: asm("PORTA equ 0F8Dh");
[; <" PORTA equ 0F8Dh ;# ">
[; ;pic18f27k40.h: 16170: typedef union {
[; ;pic18f27k40.h: 16171: struct {
[; ;pic18f27k40.h: 16172: unsigned RA0 :1;
[; ;pic18f27k40.h: 16173: unsigned RA1 :1;
[; ;pic18f27k40.h: 16174: unsigned RA2 :1;
[; ;pic18f27k40.h: 16175: unsigned RA3 :1;
[; ;pic18f27k40.h: 16176: unsigned RA4 :1;
[; ;pic18f27k40.h: 16177: unsigned RA5 :1;
[; ;pic18f27k40.h: 16178: unsigned RA6 :1;
[; ;pic18f27k40.h: 16179: unsigned RA7 :1;
[; ;pic18f27k40.h: 16180: };
[; ;pic18f27k40.h: 16181: struct {
[; ;pic18f27k40.h: 16182: unsigned ULPWUIN :1;
[; ;pic18f27k40.h: 16183: unsigned :4;
[; ;pic18f27k40.h: 16184: unsigned LVDIN :1;
[; ;pic18f27k40.h: 16185: unsigned :1;
[; ;pic18f27k40.h: 16186: unsigned RJPU :1;
[; ;pic18f27k40.h: 16187: };
[; ;pic18f27k40.h: 16188: } PORTAbits_t;
[; ;pic18f27k40.h: 16189: extern volatile PORTAbits_t PORTAbits __at(0xF8D);
[; ;pic18f27k40.h: 16249: extern volatile unsigned char PORTB __at(0xF8E);
"16251
[; ;pic18f27k40.h: 16251: asm("PORTB equ 0F8Eh");
[; <" PORTB equ 0F8Eh ;# ">
[; ;pic18f27k40.h: 16254: typedef union {
[; ;pic18f27k40.h: 16255: struct {
[; ;pic18f27k40.h: 16256: unsigned RB0 :1;
[; ;pic18f27k40.h: 16257: unsigned RB1 :1;
[; ;pic18f27k40.h: 16258: unsigned RB2 :1;
[; ;pic18f27k40.h: 16259: unsigned RB3 :1;
[; ;pic18f27k40.h: 16260: unsigned RB4 :1;
[; ;pic18f27k40.h: 16261: unsigned RB5 :1;
[; ;pic18f27k40.h: 16262: unsigned RB6 :1;
[; ;pic18f27k40.h: 16263: unsigned RB7 :1;
[; ;pic18f27k40.h: 16264: };
[; ;pic18f27k40.h: 16265: struct {
[; ;pic18f27k40.h: 16266: unsigned :3;
[; ;pic18f27k40.h: 16267: unsigned CCP2_PA2 :1;
[; ;pic18f27k40.h: 16268: };
[; ;pic18f27k40.h: 16269: } PORTBbits_t;
[; ;pic18f27k40.h: 16270: extern volatile PORTBbits_t PORTBbits __at(0xF8E);
[; ;pic18f27k40.h: 16320: extern volatile unsigned char PORTC __at(0xF8F);
"16322
[; ;pic18f27k40.h: 16322: asm("PORTC equ 0F8Fh");
[; <" PORTC equ 0F8Fh ;# ">
[; ;pic18f27k40.h: 16325: typedef union {
[; ;pic18f27k40.h: 16326: struct {
[; ;pic18f27k40.h: 16327: unsigned RC0 :1;
[; ;pic18f27k40.h: 16328: unsigned RC1 :1;
[; ;pic18f27k40.h: 16329: unsigned RC2 :1;
[; ;pic18f27k40.h: 16330: unsigned RC3 :1;
[; ;pic18f27k40.h: 16331: unsigned RC4 :1;
[; ;pic18f27k40.h: 16332: unsigned RC5 :1;
[; ;pic18f27k40.h: 16333: unsigned RC6 :1;
[; ;pic18f27k40.h: 16334: unsigned RC7 :1;
[; ;pic18f27k40.h: 16335: };
[; ;pic18f27k40.h: 16336: struct {
[; ;pic18f27k40.h: 16337: unsigned :1;
[; ;pic18f27k40.h: 16338: unsigned CCP2 :1;
[; ;pic18f27k40.h: 16339: unsigned PA1 :1;
[; ;pic18f27k40.h: 16340: };
[; ;pic18f27k40.h: 16341: struct {
[; ;pic18f27k40.h: 16342: unsigned :1;
[; ;pic18f27k40.h: 16343: unsigned PA2 :1;
[; ;pic18f27k40.h: 16344: };
[; ;pic18f27k40.h: 16345: } PORTCbits_t;
[; ;pic18f27k40.h: 16346: extern volatile PORTCbits_t PORTCbits __at(0xF8F);
[; ;pic18f27k40.h: 16406: extern volatile unsigned char PORTE __at(0xF91);
"16408
[; ;pic18f27k40.h: 16408: asm("PORTE equ 0F91h");
[; <" PORTE equ 0F91h ;# ">
[; ;pic18f27k40.h: 16411: typedef union {
[; ;pic18f27k40.h: 16412: struct {
[; ;pic18f27k40.h: 16413: unsigned :3;
[; ;pic18f27k40.h: 16414: unsigned RE3 :1;
[; ;pic18f27k40.h: 16415: };
[; ;pic18f27k40.h: 16416: struct {
[; ;pic18f27k40.h: 16417: unsigned :3;
[; ;pic18f27k40.h: 16418: unsigned CCP9E :1;
[; ;pic18f27k40.h: 16419: };
[; ;pic18f27k40.h: 16420: struct {
[; ;pic18f27k40.h: 16421: unsigned :3;
[; ;pic18f27k40.h: 16422: unsigned PC3E :1;
[; ;pic18f27k40.h: 16423: };
[; ;pic18f27k40.h: 16424: struct {
[; ;pic18f27k40.h: 16425: unsigned :2;
[; ;pic18f27k40.h: 16426: unsigned CCP10 :1;
[; ;pic18f27k40.h: 16427: };
[; ;pic18f27k40.h: 16428: struct {
[; ;pic18f27k40.h: 16429: unsigned :7;
[; ;pic18f27k40.h: 16430: unsigned CCP2E :1;
[; ;pic18f27k40.h: 16431: };
[; ;pic18f27k40.h: 16432: struct {
[; ;pic18f27k40.h: 16433: unsigned :6;
[; ;pic18f27k40.h: 16434: unsigned CCP6E :1;
[; ;pic18f27k40.h: 16435: };
[; ;pic18f27k40.h: 16436: struct {
[; ;pic18f27k40.h: 16437: unsigned :5;
[; ;pic18f27k40.h: 16438: unsigned CCP7E :1;
[; ;pic18f27k40.h: 16439: };
[; ;pic18f27k40.h: 16440: struct {
[; ;pic18f27k40.h: 16441: unsigned :4;
[; ;pic18f27k40.h: 16442: unsigned CCP8E :1;
[; ;pic18f27k40.h: 16443: };
[; ;pic18f27k40.h: 16444: struct {
[; ;pic18f27k40.h: 16445: unsigned :2;
[; ;pic18f27k40.h: 16446: unsigned CS :1;
[; ;pic18f27k40.h: 16447: };
[; ;pic18f27k40.h: 16448: struct {
[; ;pic18f27k40.h: 16449: unsigned :7;
[; ;pic18f27k40.h: 16450: unsigned PA2E :1;
[; ;pic18f27k40.h: 16451: };
[; ;pic18f27k40.h: 16452: struct {
[; ;pic18f27k40.h: 16453: unsigned :6;
[; ;pic18f27k40.h: 16454: unsigned PB1E :1;
[; ;pic18f27k40.h: 16455: };
[; ;pic18f27k40.h: 16456: struct {
[; ;pic18f27k40.h: 16457: unsigned :2;
[; ;pic18f27k40.h: 16458: unsigned PB2 :1;
[; ;pic18f27k40.h: 16459: };
[; ;pic18f27k40.h: 16460: struct {
[; ;pic18f27k40.h: 16461: unsigned :4;
[; ;pic18f27k40.h: 16462: unsigned PB3E :1;
[; ;pic18f27k40.h: 16463: };
[; ;pic18f27k40.h: 16464: struct {
[; ;pic18f27k40.h: 16465: unsigned :5;
[; ;pic18f27k40.h: 16466: unsigned PC1E :1;
[; ;pic18f27k40.h: 16467: };
[; ;pic18f27k40.h: 16468: struct {
[; ;pic18f27k40.h: 16469: unsigned :1;
[; ;pic18f27k40.h: 16470: unsigned PC2 :1;
[; ;pic18f27k40.h: 16471: };
[; ;pic18f27k40.h: 16472: struct {
[; ;pic18f27k40.h: 16473: unsigned PD2 :1;
[; ;pic18f27k40.h: 16474: };
[; ;pic18f27k40.h: 16475: struct {
[; ;pic18f27k40.h: 16476: unsigned RDE :1;
[; ;pic18f27k40.h: 16477: };
[; ;pic18f27k40.h: 16478: struct {
[; ;pic18f27k40.h: 16479: unsigned RE0 :1;
[; ;pic18f27k40.h: 16480: };
[; ;pic18f27k40.h: 16481: struct {
[; ;pic18f27k40.h: 16482: unsigned :1;
[; ;pic18f27k40.h: 16483: unsigned RE1 :1;
[; ;pic18f27k40.h: 16484: };
[; ;pic18f27k40.h: 16485: struct {
[; ;pic18f27k40.h: 16486: unsigned :2;
[; ;pic18f27k40.h: 16487: unsigned RE2 :1;
[; ;pic18f27k40.h: 16488: };
[; ;pic18f27k40.h: 16489: struct {
[; ;pic18f27k40.h: 16490: unsigned :4;
[; ;pic18f27k40.h: 16491: unsigned RE4 :1;
[; ;pic18f27k40.h: 16492: };
[; ;pic18f27k40.h: 16493: struct {
[; ;pic18f27k40.h: 16494: unsigned :5;
[; ;pic18f27k40.h: 16495: unsigned RE5 :1;
[; ;pic18f27k40.h: 16496: };
[; ;pic18f27k40.h: 16497: struct {
[; ;pic18f27k40.h: 16498: unsigned :6;
[; ;pic18f27k40.h: 16499: unsigned RE6 :1;
[; ;pic18f27k40.h: 16500: };
[; ;pic18f27k40.h: 16501: struct {
[; ;pic18f27k40.h: 16502: unsigned :7;
[; ;pic18f27k40.h: 16503: unsigned RE7 :1;
[; ;pic18f27k40.h: 16504: };
[; ;pic18f27k40.h: 16505: struct {
[; ;pic18f27k40.h: 16506: unsigned :1;
[; ;pic18f27k40.h: 16507: unsigned WRE :1;
[; ;pic18f27k40.h: 16508: };
[; ;pic18f27k40.h: 16509: } PORTEbits_t;
[; ;pic18f27k40.h: 16510: extern volatile PORTEbits_t PORTEbits __at(0xF91);
[; ;pic18f27k40.h: 16640: extern volatile unsigned char SSP1BUF __at(0xF92);
"16642
[; ;pic18f27k40.h: 16642: asm("SSP1BUF equ 0F92h");
[; <" SSP1BUF equ 0F92h ;# ">
[; ;pic18f27k40.h: 16645: typedef union {
[; ;pic18f27k40.h: 16646: struct {
[; ;pic18f27k40.h: 16647: unsigned SSPBUF :8;
[; ;pic18f27k40.h: 16648: };
[; ;pic18f27k40.h: 16649: } SSP1BUFbits_t;
[; ;pic18f27k40.h: 16650: extern volatile SSP1BUFbits_t SSP1BUFbits __at(0xF92);
[; ;pic18f27k40.h: 16660: extern volatile unsigned char SSP1ADD __at(0xF93);
"16662
[; ;pic18f27k40.h: 16662: asm("SSP1ADD equ 0F93h");
[; <" SSP1ADD equ 0F93h ;# ">
[; ;pic18f27k40.h: 16665: typedef union {
[; ;pic18f27k40.h: 16666: struct {
[; ;pic18f27k40.h: 16667: unsigned SSPADD :8;
[; ;pic18f27k40.h: 16668: };
[; ;pic18f27k40.h: 16669: struct {
[; ;pic18f27k40.h: 16670: unsigned MSK0 :1;
[; ;pic18f27k40.h: 16671: unsigned MSK1 :1;
[; ;pic18f27k40.h: 16672: unsigned MSK2 :1;
[; ;pic18f27k40.h: 16673: unsigned MSK3 :1;
[; ;pic18f27k40.h: 16674: unsigned MSK4 :1;
[; ;pic18f27k40.h: 16675: unsigned MSK5 :1;
[; ;pic18f27k40.h: 16676: unsigned MSK6 :1;
[; ;pic18f27k40.h: 16677: unsigned MSK7 :1;
[; ;pic18f27k40.h: 16678: };
[; ;pic18f27k40.h: 16679: struct {
[; ;pic18f27k40.h: 16680: unsigned MSK01 :1;
[; ;pic18f27k40.h: 16681: unsigned MSK11 :1;
[; ;pic18f27k40.h: 16682: unsigned MSK21 :1;
[; ;pic18f27k40.h: 16683: unsigned MSK31 :1;
[; ;pic18f27k40.h: 16684: unsigned MSK41 :1;
[; ;pic18f27k40.h: 16685: unsigned MSK51 :1;
[; ;pic18f27k40.h: 16686: unsigned MSK61 :1;
[; ;pic18f27k40.h: 16687: unsigned MSK71 :1;
[; ;pic18f27k40.h: 16688: };
[; ;pic18f27k40.h: 16689: } SSP1ADDbits_t;
[; ;pic18f27k40.h: 16690: extern volatile SSP1ADDbits_t SSP1ADDbits __at(0xF93);
[; ;pic18f27k40.h: 16780: extern volatile unsigned char SSP1MSK __at(0xF94);
"16782
[; ;pic18f27k40.h: 16782: asm("SSP1MSK equ 0F94h");
[; <" SSP1MSK equ 0F94h ;# ">
[; ;pic18f27k40.h: 16785: typedef union {
[; ;pic18f27k40.h: 16786: struct {
[; ;pic18f27k40.h: 16787: unsigned SSPMSK :8;
[; ;pic18f27k40.h: 16788: };
[; ;pic18f27k40.h: 16789: struct {
[; ;pic18f27k40.h: 16790: unsigned MSK0 :1;
[; ;pic18f27k40.h: 16791: unsigned MSK1 :1;
[; ;pic18f27k40.h: 16792: unsigned MSK2 :1;
[; ;pic18f27k40.h: 16793: unsigned MSK3 :1;
[; ;pic18f27k40.h: 16794: unsigned MSK4 :1;
[; ;pic18f27k40.h: 16795: unsigned MSK5 :1;
[; ;pic18f27k40.h: 16796: unsigned MSK6 :1;
[; ;pic18f27k40.h: 16797: unsigned MSK7 :1;
[; ;pic18f27k40.h: 16798: };
[; ;pic18f27k40.h: 16799: } SSP1MSKbits_t;
[; ;pic18f27k40.h: 16800: extern volatile SSP1MSKbits_t SSP1MSKbits __at(0xF94);
[; ;pic18f27k40.h: 16850: extern volatile unsigned char SSP1STAT __at(0xF95);
"16852
[; ;pic18f27k40.h: 16852: asm("SSP1STAT equ 0F95h");
[; <" SSP1STAT equ 0F95h ;# ">
[; ;pic18f27k40.h: 16855: typedef union {
[; ;pic18f27k40.h: 16856: struct {
[; ;pic18f27k40.h: 16857: unsigned :2;
[; ;pic18f27k40.h: 16858: unsigned R_NOT_W :1;
[; ;pic18f27k40.h: 16859: };
[; ;pic18f27k40.h: 16860: struct {
[; ;pic18f27k40.h: 16861: unsigned :5;
[; ;pic18f27k40.h: 16862: unsigned D_NOT_A :1;
[; ;pic18f27k40.h: 16863: };
[; ;pic18f27k40.h: 16864: struct {
[; ;pic18f27k40.h: 16865: unsigned BF :1;
[; ;pic18f27k40.h: 16866: unsigned UA :1;
[; ;pic18f27k40.h: 16867: unsigned R_nW :1;
[; ;pic18f27k40.h: 16868: unsigned S :1;
[; ;pic18f27k40.h: 16869: unsigned P :1;
[; ;pic18f27k40.h: 16870: unsigned D_nA :1;
[; ;pic18f27k40.h: 16871: unsigned CKE :1;
[; ;pic18f27k40.h: 16872: unsigned SMP :1;
[; ;pic18f27k40.h: 16873: };
[; ;pic18f27k40.h: 16874: struct {
[; ;pic18f27k40.h: 16875: unsigned :2;
[; ;pic18f27k40.h: 16876: unsigned R_W :1;
[; ;pic18f27k40.h: 16877: unsigned :2;
[; ;pic18f27k40.h: 16878: unsigned D_A :1;
[; ;pic18f27k40.h: 16879: };
[; ;pic18f27k40.h: 16880: struct {
[; ;pic18f27k40.h: 16881: unsigned :2;
[; ;pic18f27k40.h: 16882: unsigned nW :1;
[; ;pic18f27k40.h: 16883: unsigned :2;
[; ;pic18f27k40.h: 16884: unsigned nA :1;
[; ;pic18f27k40.h: 16885: };
[; ;pic18f27k40.h: 16886: struct {
[; ;pic18f27k40.h: 16887: unsigned :2;
[; ;pic18f27k40.h: 16888: unsigned NOT_WRITE :1;
[; ;pic18f27k40.h: 16889: };
[; ;pic18f27k40.h: 16890: struct {
[; ;pic18f27k40.h: 16891: unsigned :5;
[; ;pic18f27k40.h: 16892: unsigned NOT_ADDRESS :1;
[; ;pic18f27k40.h: 16893: };
[; ;pic18f27k40.h: 16894: struct {
[; ;pic18f27k40.h: 16895: unsigned :2;
[; ;pic18f27k40.h: 16896: unsigned nWRITE :1;
[; ;pic18f27k40.h: 16897: unsigned :2;
[; ;pic18f27k40.h: 16898: unsigned nADDRESS :1;
[; ;pic18f27k40.h: 16899: };
[; ;pic18f27k40.h: 16900: struct {
[; ;pic18f27k40.h: 16901: unsigned :2;
[; ;pic18f27k40.h: 16902: unsigned READ_WRITE :1;
[; ;pic18f27k40.h: 16903: unsigned :2;
[; ;pic18f27k40.h: 16904: unsigned DATA_ADDRESS :1;
[; ;pic18f27k40.h: 16905: };
[; ;pic18f27k40.h: 16906: struct {
[; ;pic18f27k40.h: 16907: unsigned :2;
[; ;pic18f27k40.h: 16908: unsigned I2C_READ :1;
[; ;pic18f27k40.h: 16909: unsigned I2C_START :1;
[; ;pic18f27k40.h: 16910: unsigned I2C_STOP :1;
[; ;pic18f27k40.h: 16911: unsigned I2C_DAT :1;
[; ;pic18f27k40.h: 16912: };
[; ;pic18f27k40.h: 16913: struct {
[; ;pic18f27k40.h: 16914: unsigned BF1 :1;
[; ;pic18f27k40.h: 16915: unsigned UA1 :1;
[; ;pic18f27k40.h: 16916: unsigned R :1;
[; ;pic18f27k40.h: 16917: unsigned START :1;
[; ;pic18f27k40.h: 16918: unsigned STOP :1;
[; ;pic18f27k40.h: 16919: unsigned D :1;
[; ;pic18f27k40.h: 16920: unsigned CKE1 :1;
[; ;pic18f27k40.h: 16921: unsigned SMP1 :1;
[; ;pic18f27k40.h: 16922: };
[; ;pic18f27k40.h: 16923: struct {
[; ;pic18f27k40.h: 16924: unsigned :2;
[; ;pic18f27k40.h: 16925: unsigned RW :1;
[; ;pic18f27k40.h: 16926: unsigned START1 :1;
[; ;pic18f27k40.h: 16927: unsigned STOP1 :1;
[; ;pic18f27k40.h: 16928: unsigned DA :1;
[; ;pic18f27k40.h: 16929: };
[; ;pic18f27k40.h: 16930: struct {
[; ;pic18f27k40.h: 16931: unsigned :2;
[; ;pic18f27k40.h: 16932: unsigned RW1 :1;
[; ;pic18f27k40.h: 16933: unsigned I2C_START1 :1;
[; ;pic18f27k40.h: 16934: unsigned I2C_STOP2 :1;
[; ;pic18f27k40.h: 16935: unsigned DA1 :1;
[; ;pic18f27k40.h: 16936: };
[; ;pic18f27k40.h: 16937: struct {
[; ;pic18f27k40.h: 16938: unsigned :2;
[; ;pic18f27k40.h: 16939: unsigned I2C_READ1 :1;
[; ;pic18f27k40.h: 16940: unsigned S2 :1;
[; ;pic18f27k40.h: 16941: unsigned P2 :1;
[; ;pic18f27k40.h: 16942: unsigned DATA_ADDRESS1 :1;
[; ;pic18f27k40.h: 16943: };
[; ;pic18f27k40.h: 16944: struct {
[; ;pic18f27k40.h: 16945: unsigned :2;
[; ;pic18f27k40.h: 16946: unsigned READ_WRITE1 :1;
[; ;pic18f27k40.h: 16947: unsigned :2;
[; ;pic18f27k40.h: 16948: unsigned D_A1 :1;
[; ;pic18f27k40.h: 16949: };
[; ;pic18f27k40.h: 16950: struct {
[; ;pic18f27k40.h: 16951: unsigned :5;
[; ;pic18f27k40.h: 16952: unsigned D_NOT_A1 :1;
[; ;pic18f27k40.h: 16953: };
[; ;pic18f27k40.h: 16954: struct {
[; ;pic18f27k40.h: 16955: unsigned :2;
[; ;pic18f27k40.h: 16956: unsigned R_W1 :1;
[; ;pic18f27k40.h: 16957: unsigned :2;
[; ;pic18f27k40.h: 16958: unsigned D_nA1 :1;
[; ;pic18f27k40.h: 16959: };
[; ;pic18f27k40.h: 16960: struct {
[; ;pic18f27k40.h: 16961: unsigned :2;
[; ;pic18f27k40.h: 16962: unsigned R_NOT_W1 :1;
[; ;pic18f27k40.h: 16963: };
[; ;pic18f27k40.h: 16964: struct {
[; ;pic18f27k40.h: 16965: unsigned :2;
[; ;pic18f27k40.h: 16966: unsigned R_nW1 :1;
[; ;pic18f27k40.h: 16967: unsigned :2;
[; ;pic18f27k40.h: 16968: unsigned I2C_DAT1 :1;
[; ;pic18f27k40.h: 16969: };
[; ;pic18f27k40.h: 16970: struct {
[; ;pic18f27k40.h: 16971: unsigned :2;
[; ;pic18f27k40.h: 16972: unsigned NOT_W2 :1;
[; ;pic18f27k40.h: 16973: };
[; ;pic18f27k40.h: 16974: struct {
[; ;pic18f27k40.h: 16975: unsigned :5;
[; ;pic18f27k40.h: 16976: unsigned NOT_A2 :1;
[; ;pic18f27k40.h: 16977: };
[; ;pic18f27k40.h: 16978: struct {
[; ;pic18f27k40.h: 16979: unsigned :2;
[; ;pic18f27k40.h: 16980: unsigned nW2 :1;
[; ;pic18f27k40.h: 16981: unsigned :2;
[; ;pic18f27k40.h: 16982: unsigned nA2 :1;
[; ;pic18f27k40.h: 16983: };
[; ;pic18f27k40.h: 16984: struct {
[; ;pic18f27k40.h: 16985: unsigned :2;
[; ;pic18f27k40.h: 16986: unsigned NOT_WRITE1 :1;
[; ;pic18f27k40.h: 16987: };
[; ;pic18f27k40.h: 16988: struct {
[; ;pic18f27k40.h: 16989: unsigned :5;
[; ;pic18f27k40.h: 16990: unsigned NOT_ADDRESS1 :1;
[; ;pic18f27k40.h: 16991: };
[; ;pic18f27k40.h: 16992: struct {
[; ;pic18f27k40.h: 16993: unsigned :2;
[; ;pic18f27k40.h: 16994: unsigned nWRITE1 :1;
[; ;pic18f27k40.h: 16995: unsigned :2;
[; ;pic18f27k40.h: 16996: unsigned nADDRESS1 :1;
[; ;pic18f27k40.h: 16997: };
[; ;pic18f27k40.h: 16998: } SSP1STATbits_t;
[; ;pic18f27k40.h: 16999: extern volatile SSP1STATbits_t SSP1STATbits __at(0xF95);
[; ;pic18f27k40.h: 17304: extern volatile unsigned char SSP1CON1 __at(0xF96);
"17306
[; ;pic18f27k40.h: 17306: asm("SSP1CON1 equ 0F96h");
[; <" SSP1CON1 equ 0F96h ;# ">
[; ;pic18f27k40.h: 17309: typedef union {
[; ;pic18f27k40.h: 17310: struct {
[; ;pic18f27k40.h: 17311: unsigned SSPM :4;
[; ;pic18f27k40.h: 17312: unsigned CKP :1;
[; ;pic18f27k40.h: 17313: unsigned SSPEN :1;
[; ;pic18f27k40.h: 17314: unsigned SSPOV :1;
[; ;pic18f27k40.h: 17315: unsigned WCOL :1;
[; ;pic18f27k40.h: 17316: };
[; ;pic18f27k40.h: 17317: struct {
[; ;pic18f27k40.h: 17318: unsigned SSPM0 :1;
[; ;pic18f27k40.h: 17319: unsigned SSPM1 :1;
[; ;pic18f27k40.h: 17320: unsigned SSPM2 :1;
[; ;pic18f27k40.h: 17321: unsigned SSPM3 :1;
[; ;pic18f27k40.h: 17322: };
[; ;pic18f27k40.h: 17323: struct {
[; ;pic18f27k40.h: 17324: unsigned SSPM01 :1;
[; ;pic18f27k40.h: 17325: unsigned SSPM11 :1;
[; ;pic18f27k40.h: 17326: unsigned SSPM21 :1;
[; ;pic18f27k40.h: 17327: unsigned SSPM31 :1;
[; ;pic18f27k40.h: 17328: unsigned CKP1 :1;
[; ;pic18f27k40.h: 17329: unsigned SSPEN1 :1;
[; ;pic18f27k40.h: 17330: unsigned SSPOV1 :1;
[; ;pic18f27k40.h: 17331: unsigned WCOL1 :1;
[; ;pic18f27k40.h: 17332: };
[; ;pic18f27k40.h: 17333: } SSP1CON1bits_t;
[; ;pic18f27k40.h: 17334: extern volatile SSP1CON1bits_t SSP1CON1bits __at(0xF96);
[; ;pic18f27k40.h: 17424: extern volatile unsigned char SSP1CON2 __at(0xF97);
"17426
[; ;pic18f27k40.h: 17426: asm("SSP1CON2 equ 0F97h");
[; <" SSP1CON2 equ 0F97h ;# ">
[; ;pic18f27k40.h: 17429: typedef union {
[; ;pic18f27k40.h: 17430: struct {
[; ;pic18f27k40.h: 17431: unsigned SEN :1;
[; ;pic18f27k40.h: 17432: unsigned RSEN :1;
[; ;pic18f27k40.h: 17433: unsigned PEN :1;
[; ;pic18f27k40.h: 17434: unsigned RCEN :1;
[; ;pic18f27k40.h: 17435: unsigned ACKEN :1;
[; ;pic18f27k40.h: 17436: unsigned ACKDT :1;
[; ;pic18f27k40.h: 17437: unsigned ACKSTAT :1;
[; ;pic18f27k40.h: 17438: unsigned GCEN :1;
[; ;pic18f27k40.h: 17439: };
[; ;pic18f27k40.h: 17440: struct {
[; ;pic18f27k40.h: 17441: unsigned :1;
[; ;pic18f27k40.h: 17442: unsigned ADMSK :5;
[; ;pic18f27k40.h: 17443: };
[; ;pic18f27k40.h: 17444: struct {
[; ;pic18f27k40.h: 17445: unsigned :1;
[; ;pic18f27k40.h: 17446: unsigned ADMSK1 :1;
[; ;pic18f27k40.h: 17447: unsigned ADMSK2 :1;
[; ;pic18f27k40.h: 17448: unsigned ADMSK3 :1;
[; ;pic18f27k40.h: 17449: unsigned ADMSK4 :1;
[; ;pic18f27k40.h: 17450: unsigned ADMSK5 :1;
[; ;pic18f27k40.h: 17451: };
[; ;pic18f27k40.h: 17452: struct {
[; ;pic18f27k40.h: 17453: unsigned SEN1 :1;
[; ;pic18f27k40.h: 17454: unsigned ADMSK11 :1;
[; ;pic18f27k40.h: 17455: unsigned ADMSK21 :1;
[; ;pic18f27k40.h: 17456: unsigned ADMSK31 :1;
[; ;pic18f27k40.h: 17457: unsigned ACKEN1 :1;
[; ;pic18f27k40.h: 17458: unsigned ACKDT1 :1;
[; ;pic18f27k40.h: 17459: unsigned ACKSTAT1 :1;
[; ;pic18f27k40.h: 17460: unsigned GCEN1 :1;
[; ;pic18f27k40.h: 17461: };
[; ;pic18f27k40.h: 17462: struct {
[; ;pic18f27k40.h: 17463: unsigned :1;
[; ;pic18f27k40.h: 17464: unsigned RSEN1 :1;
[; ;pic18f27k40.h: 17465: unsigned PEN1 :1;
[; ;pic18f27k40.h: 17466: unsigned RCEN1 :1;
[; ;pic18f27k40.h: 17467: unsigned ADMSK41 :1;
[; ;pic18f27k40.h: 17468: unsigned ADMSK51 :1;
[; ;pic18f27k40.h: 17469: };
[; ;pic18f27k40.h: 17470: } SSP1CON2bits_t;
[; ;pic18f27k40.h: 17471: extern volatile SSP1CON2bits_t SSP1CON2bits __at(0xF97);
[; ;pic18f27k40.h: 17611: extern volatile unsigned char SSP1CON3 __at(0xF98);
"17613
[; ;pic18f27k40.h: 17613: asm("SSP1CON3 equ 0F98h");
[; <" SSP1CON3 equ 0F98h ;# ">
[; ;pic18f27k40.h: 17616: typedef union {
[; ;pic18f27k40.h: 17617: struct {
[; ;pic18f27k40.h: 17618: unsigned DHEN :1;
[; ;pic18f27k40.h: 17619: unsigned AHEN :1;
[; ;pic18f27k40.h: 17620: unsigned SBCDE :1;
[; ;pic18f27k40.h: 17621: unsigned SDAHT :1;
[; ;pic18f27k40.h: 17622: unsigned BOEN :1;
[; ;pic18f27k40.h: 17623: unsigned SCIE :1;
[; ;pic18f27k40.h: 17624: unsigned PCIE :1;
[; ;pic18f27k40.h: 17625: unsigned ACKTIM :1;
[; ;pic18f27k40.h: 17626: };
[; ;pic18f27k40.h: 17627: } SSP1CON3bits_t;
[; ;pic18f27k40.h: 17628: extern volatile SSP1CON3bits_t SSP1CON3bits __at(0xF98);
[; ;pic18f27k40.h: 17673: extern volatile unsigned char RC1REG __at(0xF99);
"17675
[; ;pic18f27k40.h: 17675: asm("RC1REG equ 0F99h");
[; <" RC1REG equ 0F99h ;# ">
[; ;pic18f27k40.h: 17678: extern volatile unsigned char RCREG __at(0xF99);
"17680
[; ;pic18f27k40.h: 17680: asm("RCREG equ 0F99h");
[; <" RCREG equ 0F99h ;# ">
[; ;pic18f27k40.h: 17682: extern volatile unsigned char RCREG1 __at(0xF99);
"17684
[; ;pic18f27k40.h: 17684: asm("RCREG1 equ 0F99h");
[; <" RCREG1 equ 0F99h ;# ">
[; ;pic18f27k40.h: 17687: typedef union {
[; ;pic18f27k40.h: 17688: struct {
[; ;pic18f27k40.h: 17689: unsigned RC1REG :8;
[; ;pic18f27k40.h: 17690: };
[; ;pic18f27k40.h: 17691: } RC1REGbits_t;
[; ;pic18f27k40.h: 17692: extern volatile RC1REGbits_t RC1REGbits __at(0xF99);
[; ;pic18f27k40.h: 17700: typedef union {
[; ;pic18f27k40.h: 17701: struct {
[; ;pic18f27k40.h: 17702: unsigned RC1REG :8;
[; ;pic18f27k40.h: 17703: };
[; ;pic18f27k40.h: 17704: } RCREGbits_t;
[; ;pic18f27k40.h: 17705: extern volatile RCREGbits_t RCREGbits __at(0xF99);
[; ;pic18f27k40.h: 17712: typedef union {
[; ;pic18f27k40.h: 17713: struct {
[; ;pic18f27k40.h: 17714: unsigned RC1REG :8;
[; ;pic18f27k40.h: 17715: };
[; ;pic18f27k40.h: 17716: } RCREG1bits_t;
[; ;pic18f27k40.h: 17717: extern volatile RCREG1bits_t RCREG1bits __at(0xF99);
[; ;pic18f27k40.h: 17727: extern volatile unsigned char TX1REG __at(0xF9A);
"17729
[; ;pic18f27k40.h: 17729: asm("TX1REG equ 0F9Ah");
[; <" TX1REG equ 0F9Ah ;# ">
[; ;pic18f27k40.h: 17732: extern volatile unsigned char TXREG1 __at(0xF9A);
"17734
[; ;pic18f27k40.h: 17734: asm("TXREG1 equ 0F9Ah");
[; <" TXREG1 equ 0F9Ah ;# ">
[; ;pic18f27k40.h: 17736: extern volatile unsigned char TXREG __at(0xF9A);
"17738
[; ;pic18f27k40.h: 17738: asm("TXREG equ 0F9Ah");
[; <" TXREG equ 0F9Ah ;# ">
[; ;pic18f27k40.h: 17741: typedef union {
[; ;pic18f27k40.h: 17742: struct {
[; ;pic18f27k40.h: 17743: unsigned TX1REG :8;
[; ;pic18f27k40.h: 17744: };
[; ;pic18f27k40.h: 17745: } TX1REGbits_t;
[; ;pic18f27k40.h: 17746: extern volatile TX1REGbits_t TX1REGbits __at(0xF9A);
[; ;pic18f27k40.h: 17754: typedef union {
[; ;pic18f27k40.h: 17755: struct {
[; ;pic18f27k40.h: 17756: unsigned TX1REG :8;
[; ;pic18f27k40.h: 17757: };
[; ;pic18f27k40.h: 17758: } TXREG1bits_t;
[; ;pic18f27k40.h: 17759: extern volatile TXREG1bits_t TXREG1bits __at(0xF9A);
[; ;pic18f27k40.h: 17766: typedef union {
[; ;pic18f27k40.h: 17767: struct {
[; ;pic18f27k40.h: 17768: unsigned TX1REG :8;
[; ;pic18f27k40.h: 17769: };
[; ;pic18f27k40.h: 17770: } TXREGbits_t;
[; ;pic18f27k40.h: 17771: extern volatile TXREGbits_t TXREGbits __at(0xF9A);
[; ;pic18f27k40.h: 17781: extern volatile unsigned short SP1BRG __at(0xF9B);
"17783
[; ;pic18f27k40.h: 17783: asm("SP1BRG equ 0F9Bh");
[; <" SP1BRG equ 0F9Bh ;# ">
[; ;pic18f27k40.h: 17788: extern volatile unsigned char SP1BRGL __at(0xF9B);
"17790
[; ;pic18f27k40.h: 17790: asm("SP1BRGL equ 0F9Bh");
[; <" SP1BRGL equ 0F9Bh ;# ">
[; ;pic18f27k40.h: 17793: extern volatile unsigned char SPBRG __at(0xF9B);
"17795
[; ;pic18f27k40.h: 17795: asm("SPBRG equ 0F9Bh");
[; <" SPBRG equ 0F9Bh ;# ">
[; ;pic18f27k40.h: 17797: extern volatile unsigned char SPBRG1 __at(0xF9B);
"17799
[; ;pic18f27k40.h: 17799: asm("SPBRG1 equ 0F9Bh");
[; <" SPBRG1 equ 0F9Bh ;# ">
[; ;pic18f27k40.h: 17801: extern volatile unsigned char SPBRGL __at(0xF9B);
"17803
[; ;pic18f27k40.h: 17803: asm("SPBRGL equ 0F9Bh");
[; <" SPBRGL equ 0F9Bh ;# ">
[; ;pic18f27k40.h: 17806: typedef union {
[; ;pic18f27k40.h: 17807: struct {
[; ;pic18f27k40.h: 17808: unsigned SP1BRGL :8;
[; ;pic18f27k40.h: 17809: };
[; ;pic18f27k40.h: 17810: } SP1BRGLbits_t;
[; ;pic18f27k40.h: 17811: extern volatile SP1BRGLbits_t SP1BRGLbits __at(0xF9B);
[; ;pic18f27k40.h: 17819: typedef union {
[; ;pic18f27k40.h: 17820: struct {
[; ;pic18f27k40.h: 17821: unsigned SP1BRGL :8;
[; ;pic18f27k40.h: 17822: };
[; ;pic18f27k40.h: 17823: } SPBRGbits_t;
[; ;pic18f27k40.h: 17824: extern volatile SPBRGbits_t SPBRGbits __at(0xF9B);
[; ;pic18f27k40.h: 17831: typedef union {
[; ;pic18f27k40.h: 17832: struct {
[; ;pic18f27k40.h: 17833: unsigned SP1BRGL :8;
[; ;pic18f27k40.h: 17834: };
[; ;pic18f27k40.h: 17835: } SPBRG1bits_t;
[; ;pic18f27k40.h: 17836: extern volatile SPBRG1bits_t SPBRG1bits __at(0xF9B);
[; ;pic18f27k40.h: 17843: typedef union {
[; ;pic18f27k40.h: 17844: struct {
[; ;pic18f27k40.h: 17845: unsigned SP1BRGL :8;
[; ;pic18f27k40.h: 17846: };
[; ;pic18f27k40.h: 17847: } SPBRGLbits_t;
[; ;pic18f27k40.h: 17848: extern volatile SPBRGLbits_t SPBRGLbits __at(0xF9B);
[; ;pic18f27k40.h: 17858: extern volatile unsigned char SP1BRGH __at(0xF9C);
"17860
[; ;pic18f27k40.h: 17860: asm("SP1BRGH equ 0F9Ch");
[; <" SP1BRGH equ 0F9Ch ;# ">
[; ;pic18f27k40.h: 17863: extern volatile unsigned char SPBRGH __at(0xF9C);
"17865
[; ;pic18f27k40.h: 17865: asm("SPBRGH equ 0F9Ch");
[; <" SPBRGH equ 0F9Ch ;# ">
[; ;pic18f27k40.h: 17867: extern volatile unsigned char SPBRGH1 __at(0xF9C);
"17869
[; ;pic18f27k40.h: 17869: asm("SPBRGH1 equ 0F9Ch");
[; <" SPBRGH1 equ 0F9Ch ;# ">
[; ;pic18f27k40.h: 17872: typedef union {
[; ;pic18f27k40.h: 17873: struct {
[; ;pic18f27k40.h: 17874: unsigned SP1BRGH :8;
[; ;pic18f27k40.h: 17875: };
[; ;pic18f27k40.h: 17876: } SP1BRGHbits_t;
[; ;pic18f27k40.h: 17877: extern volatile SP1BRGHbits_t SP1BRGHbits __at(0xF9C);
[; ;pic18f27k40.h: 17885: typedef union {
[; ;pic18f27k40.h: 17886: struct {
[; ;pic18f27k40.h: 17887: unsigned SP1BRGH :8;
[; ;pic18f27k40.h: 17888: };
[; ;pic18f27k40.h: 17889: } SPBRGHbits_t;
[; ;pic18f27k40.h: 17890: extern volatile SPBRGHbits_t SPBRGHbits __at(0xF9C);
[; ;pic18f27k40.h: 17897: typedef union {
[; ;pic18f27k40.h: 17898: struct {
[; ;pic18f27k40.h: 17899: unsigned SP1BRGH :8;
[; ;pic18f27k40.h: 17900: };
[; ;pic18f27k40.h: 17901: } SPBRGH1bits_t;
[; ;pic18f27k40.h: 17902: extern volatile SPBRGH1bits_t SPBRGH1bits __at(0xF9C);
[; ;pic18f27k40.h: 17912: extern volatile unsigned char RC1STA __at(0xF9D);
"17914
[; ;pic18f27k40.h: 17914: asm("RC1STA equ 0F9Dh");
[; <" RC1STA equ 0F9Dh ;# ">
[; ;pic18f27k40.h: 17917: extern volatile unsigned char RCSTA1 __at(0xF9D);
"17919
[; ;pic18f27k40.h: 17919: asm("RCSTA1 equ 0F9Dh");
[; <" RCSTA1 equ 0F9Dh ;# ">
[; ;pic18f27k40.h: 17921: extern volatile unsigned char RCSTA __at(0xF9D);
"17923
[; ;pic18f27k40.h: 17923: asm("RCSTA equ 0F9Dh");
[; <" RCSTA equ 0F9Dh ;# ">
[; ;pic18f27k40.h: 17926: typedef union {
[; ;pic18f27k40.h: 17927: struct {
[; ;pic18f27k40.h: 17928: unsigned RX9D :1;
[; ;pic18f27k40.h: 17929: unsigned OERR :1;
[; ;pic18f27k40.h: 17930: unsigned FERR :1;
[; ;pic18f27k40.h: 17931: unsigned ADDEN :1;
[; ;pic18f27k40.h: 17932: unsigned CREN :1;
[; ;pic18f27k40.h: 17933: unsigned SREN :1;
[; ;pic18f27k40.h: 17934: unsigned RX9 :1;
[; ;pic18f27k40.h: 17935: unsigned SPEN :1;
[; ;pic18f27k40.h: 17936: };
[; ;pic18f27k40.h: 17937: struct {
[; ;pic18f27k40.h: 17938: unsigned :6;
[; ;pic18f27k40.h: 17939: unsigned RC8_9 :1;
[; ;pic18f27k40.h: 17940: };
[; ;pic18f27k40.h: 17941: struct {
[; ;pic18f27k40.h: 17942: unsigned :6;
[; ;pic18f27k40.h: 17943: unsigned RC9 :1;
[; ;pic18f27k40.h: 17944: };
[; ;pic18f27k40.h: 17945: struct {
[; ;pic18f27k40.h: 17946: unsigned RCD8 :1;
[; ;pic18f27k40.h: 17947: };
[; ;pic18f27k40.h: 17948: struct {
[; ;pic18f27k40.h: 17949: unsigned :5;
[; ;pic18f27k40.h: 17950: unsigned SRENA :1;
[; ;pic18f27k40.h: 17951: };
[; ;pic18f27k40.h: 17952: } RC1STAbits_t;
[; ;pic18f27k40.h: 17953: extern volatile RC1STAbits_t RC1STAbits __at(0xF9D);
[; ;pic18f27k40.h: 18016: typedef union {
[; ;pic18f27k40.h: 18017: struct {
[; ;pic18f27k40.h: 18018: unsigned RX9D :1;
[; ;pic18f27k40.h: 18019: unsigned OERR :1;
[; ;pic18f27k40.h: 18020: unsigned FERR :1;
[; ;pic18f27k40.h: 18021: unsigned ADDEN :1;
[; ;pic18f27k40.h: 18022: unsigned CREN :1;
[; ;pic18f27k40.h: 18023: unsigned SREN :1;
[; ;pic18f27k40.h: 18024: unsigned RX9 :1;
[; ;pic18f27k40.h: 18025: unsigned SPEN :1;
[; ;pic18f27k40.h: 18026: };
[; ;pic18f27k40.h: 18027: struct {
[; ;pic18f27k40.h: 18028: unsigned :6;
[; ;pic18f27k40.h: 18029: unsigned RC8_9 :1;
[; ;pic18f27k40.h: 18030: };
[; ;pic18f27k40.h: 18031: struct {
[; ;pic18f27k40.h: 18032: unsigned :6;
[; ;pic18f27k40.h: 18033: unsigned RC9 :1;
[; ;pic18f27k40.h: 18034: };
[; ;pic18f27k40.h: 18035: struct {
[; ;pic18f27k40.h: 18036: unsigned RCD8 :1;
[; ;pic18f27k40.h: 18037: };
[; ;pic18f27k40.h: 18038: struct {
[; ;pic18f27k40.h: 18039: unsigned :5;
[; ;pic18f27k40.h: 18040: unsigned SRENA :1;
[; ;pic18f27k40.h: 18041: };
[; ;pic18f27k40.h: 18042: } RCSTA1bits_t;
[; ;pic18f27k40.h: 18043: extern volatile RCSTA1bits_t RCSTA1bits __at(0xF9D);
[; ;pic18f27k40.h: 18105: typedef union {
[; ;pic18f27k40.h: 18106: struct {
[; ;pic18f27k40.h: 18107: unsigned RX9D :1;
[; ;pic18f27k40.h: 18108: unsigned OERR :1;
[; ;pic18f27k40.h: 18109: unsigned FERR :1;
[; ;pic18f27k40.h: 18110: unsigned ADDEN :1;
[; ;pic18f27k40.h: 18111: unsigned CREN :1;
[; ;pic18f27k40.h: 18112: unsigned SREN :1;
[; ;pic18f27k40.h: 18113: unsigned RX9 :1;
[; ;pic18f27k40.h: 18114: unsigned SPEN :1;
[; ;pic18f27k40.h: 18115: };
[; ;pic18f27k40.h: 18116: struct {
[; ;pic18f27k40.h: 18117: unsigned :6;
[; ;pic18f27k40.h: 18118: unsigned RC8_9 :1;
[; ;pic18f27k40.h: 18119: };
[; ;pic18f27k40.h: 18120: struct {
[; ;pic18f27k40.h: 18121: unsigned :6;
[; ;pic18f27k40.h: 18122: unsigned RC9 :1;
[; ;pic18f27k40.h: 18123: };
[; ;pic18f27k40.h: 18124: struct {
[; ;pic18f27k40.h: 18125: unsigned RCD8 :1;
[; ;pic18f27k40.h: 18126: };
[; ;pic18f27k40.h: 18127: struct {
[; ;pic18f27k40.h: 18128: unsigned :5;
[; ;pic18f27k40.h: 18129: unsigned SRENA :1;
[; ;pic18f27k40.h: 18130: };
[; ;pic18f27k40.h: 18131: } RCSTAbits_t;
[; ;pic18f27k40.h: 18132: extern volatile RCSTAbits_t RCSTAbits __at(0xF9D);
[; ;pic18f27k40.h: 18197: extern volatile unsigned char TX1STA __at(0xF9E);
"18199
[; ;pic18f27k40.h: 18199: asm("TX1STA equ 0F9Eh");
[; <" TX1STA equ 0F9Eh ;# ">
[; ;pic18f27k40.h: 18202: extern volatile unsigned char TXSTA1 __at(0xF9E);
"18204
[; ;pic18f27k40.h: 18204: asm("TXSTA1 equ 0F9Eh");
[; <" TXSTA1 equ 0F9Eh ;# ">
[; ;pic18f27k40.h: 18206: extern volatile unsigned char TXSTA __at(0xF9E);
"18208
[; ;pic18f27k40.h: 18208: asm("TXSTA equ 0F9Eh");
[; <" TXSTA equ 0F9Eh ;# ">
[; ;pic18f27k40.h: 18211: typedef union {
[; ;pic18f27k40.h: 18212: struct {
[; ;pic18f27k40.h: 18213: unsigned TX9D :1;
[; ;pic18f27k40.h: 18214: unsigned TRMT :1;
[; ;pic18f27k40.h: 18215: unsigned BRGH :1;
[; ;pic18f27k40.h: 18216: unsigned SENDB :1;
[; ;pic18f27k40.h: 18217: unsigned SYNC :1;
[; ;pic18f27k40.h: 18218: unsigned TXEN :1;
[; ;pic18f27k40.h: 18219: unsigned TX9 :1;
[; ;pic18f27k40.h: 18220: unsigned CSRC :1;
[; ;pic18f27k40.h: 18221: };
[; ;pic18f27k40.h: 18222: struct {
[; ;pic18f27k40.h: 18223: unsigned :6;
[; ;pic18f27k40.h: 18224: unsigned TX8_9 :1;
[; ;pic18f27k40.h: 18225: };
[; ;pic18f27k40.h: 18226: struct {
[; ;pic18f27k40.h: 18227: unsigned TXD8 :1;
[; ;pic18f27k40.h: 18228: };
[; ;pic18f27k40.h: 18229: struct {
[; ;pic18f27k40.h: 18230: unsigned :2;
[; ;pic18f27k40.h: 18231: unsigned BRGH1 :1;
[; ;pic18f27k40.h: 18232: };
[; ;pic18f27k40.h: 18233: struct {
[; ;pic18f27k40.h: 18234: unsigned :7;
[; ;pic18f27k40.h: 18235: unsigned CSRC1 :1;
[; ;pic18f27k40.h: 18236: };
[; ;pic18f27k40.h: 18237: struct {
[; ;pic18f27k40.h: 18238: unsigned :3;
[; ;pic18f27k40.h: 18239: unsigned SENDB1 :1;
[; ;pic18f27k40.h: 18240: };
[; ;pic18f27k40.h: 18241: struct {
[; ;pic18f27k40.h: 18242: unsigned :4;
[; ;pic18f27k40.h: 18243: unsigned SYNC1 :1;
[; ;pic18f27k40.h: 18244: };
[; ;pic18f27k40.h: 18245: struct {
[; ;pic18f27k40.h: 18246: unsigned :1;
[; ;pic18f27k40.h: 18247: unsigned TRMT1 :1;
[; ;pic18f27k40.h: 18248: };
[; ;pic18f27k40.h: 18249: struct {
[; ;pic18f27k40.h: 18250: unsigned :6;
[; ;pic18f27k40.h: 18251: unsigned TX91 :1;
[; ;pic18f27k40.h: 18252: };
[; ;pic18f27k40.h: 18253: struct {
[; ;pic18f27k40.h: 18254: unsigned TX9D1 :1;
[; ;pic18f27k40.h: 18255: };
[; ;pic18f27k40.h: 18256: struct {
[; ;pic18f27k40.h: 18257: unsigned :5;
[; ;pic18f27k40.h: 18258: unsigned TXEN1 :1;
[; ;pic18f27k40.h: 18259: };
[; ;pic18f27k40.h: 18260: } TX1STAbits_t;
[; ;pic18f27k40.h: 18261: extern volatile TX1STAbits_t TX1STAbits __at(0xF9E);
[; ;pic18f27k40.h: 18354: typedef union {
[; ;pic18f27k40.h: 18355: struct {
[; ;pic18f27k40.h: 18356: unsigned TX9D :1;
[; ;pic18f27k40.h: 18357: unsigned TRMT :1;
[; ;pic18f27k40.h: 18358: unsigned BRGH :1;
[; ;pic18f27k40.h: 18359: unsigned SENDB :1;
[; ;pic18f27k40.h: 18360: unsigned SYNC :1;
[; ;pic18f27k40.h: 18361: unsigned TXEN :1;
[; ;pic18f27k40.h: 18362: unsigned TX9 :1;
[; ;pic18f27k40.h: 18363: unsigned CSRC :1;
[; ;pic18f27k40.h: 18364: };
[; ;pic18f27k40.h: 18365: struct {
[; ;pic18f27k40.h: 18366: unsigned :6;
[; ;pic18f27k40.h: 18367: unsigned TX8_9 :1;
[; ;pic18f27k40.h: 18368: };
[; ;pic18f27k40.h: 18369: struct {
[; ;pic18f27k40.h: 18370: unsigned TXD8 :1;
[; ;pic18f27k40.h: 18371: };
[; ;pic18f27k40.h: 18372: struct {
[; ;pic18f27k40.h: 18373: unsigned :2;
[; ;pic18f27k40.h: 18374: unsigned BRGH1 :1;
[; ;pic18f27k40.h: 18375: };
[; ;pic18f27k40.h: 18376: struct {
[; ;pic18f27k40.h: 18377: unsigned :7;
[; ;pic18f27k40.h: 18378: unsigned CSRC1 :1;
[; ;pic18f27k40.h: 18379: };
[; ;pic18f27k40.h: 18380: struct {
[; ;pic18f27k40.h: 18381: unsigned :3;
[; ;pic18f27k40.h: 18382: unsigned SENDB1 :1;
[; ;pic18f27k40.h: 18383: };
[; ;pic18f27k40.h: 18384: struct {
[; ;pic18f27k40.h: 18385: unsigned :4;
[; ;pic18f27k40.h: 18386: unsigned SYNC1 :1;
[; ;pic18f27k40.h: 18387: };
[; ;pic18f27k40.h: 18388: struct {
[; ;pic18f27k40.h: 18389: unsigned :1;
[; ;pic18f27k40.h: 18390: unsigned TRMT1 :1;
[; ;pic18f27k40.h: 18391: };
[; ;pic18f27k40.h: 18392: struct {
[; ;pic18f27k40.h: 18393: unsigned :6;
[; ;pic18f27k40.h: 18394: unsigned TX91 :1;
[; ;pic18f27k40.h: 18395: };
[; ;pic18f27k40.h: 18396: struct {
[; ;pic18f27k40.h: 18397: unsigned TX9D1 :1;
[; ;pic18f27k40.h: 18398: };
[; ;pic18f27k40.h: 18399: struct {
[; ;pic18f27k40.h: 18400: unsigned :5;
[; ;pic18f27k40.h: 18401: unsigned TXEN1 :1;
[; ;pic18f27k40.h: 18402: };
[; ;pic18f27k40.h: 18403: } TXSTA1bits_t;
[; ;pic18f27k40.h: 18404: extern volatile TXSTA1bits_t TXSTA1bits __at(0xF9E);
[; ;pic18f27k40.h: 18496: typedef union {
[; ;pic18f27k40.h: 18497: struct {
[; ;pic18f27k40.h: 18498: unsigned TX9D :1;
[; ;pic18f27k40.h: 18499: unsigned TRMT :1;
[; ;pic18f27k40.h: 18500: unsigned BRGH :1;
[; ;pic18f27k40.h: 18501: unsigned SENDB :1;
[; ;pic18f27k40.h: 18502: unsigned SYNC :1;
[; ;pic18f27k40.h: 18503: unsigned TXEN :1;
[; ;pic18f27k40.h: 18504: unsigned TX9 :1;
[; ;pic18f27k40.h: 18505: unsigned CSRC :1;
[; ;pic18f27k40.h: 18506: };
[; ;pic18f27k40.h: 18507: struct {
[; ;pic18f27k40.h: 18508: unsigned :6;
[; ;pic18f27k40.h: 18509: unsigned TX8_9 :1;
[; ;pic18f27k40.h: 18510: };
[; ;pic18f27k40.h: 18511: struct {
[; ;pic18f27k40.h: 18512: unsigned TXD8 :1;
[; ;pic18f27k40.h: 18513: };
[; ;pic18f27k40.h: 18514: struct {
[; ;pic18f27k40.h: 18515: unsigned :2;
[; ;pic18f27k40.h: 18516: unsigned BRGH1 :1;
[; ;pic18f27k40.h: 18517: };
[; ;pic18f27k40.h: 18518: struct {
[; ;pic18f27k40.h: 18519: unsigned :7;
[; ;pic18f27k40.h: 18520: unsigned CSRC1 :1;
[; ;pic18f27k40.h: 18521: };
[; ;pic18f27k40.h: 18522: struct {
[; ;pic18f27k40.h: 18523: unsigned :3;
[; ;pic18f27k40.h: 18524: unsigned SENDB1 :1;
[; ;pic18f27k40.h: 18525: };
[; ;pic18f27k40.h: 18526: struct {
[; ;pic18f27k40.h: 18527: unsigned :4;
[; ;pic18f27k40.h: 18528: unsigned SYNC1 :1;
[; ;pic18f27k40.h: 18529: };
[; ;pic18f27k40.h: 18530: struct {
[; ;pic18f27k40.h: 18531: unsigned :1;
[; ;pic18f27k40.h: 18532: unsigned TRMT1 :1;
[; ;pic18f27k40.h: 18533: };
[; ;pic18f27k40.h: 18534: struct {
[; ;pic18f27k40.h: 18535: unsigned :6;
[; ;pic18f27k40.h: 18536: unsigned TX91 :1;
[; ;pic18f27k40.h: 18537: };
[; ;pic18f27k40.h: 18538: struct {
[; ;pic18f27k40.h: 18539: unsigned TX9D1 :1;
[; ;pic18f27k40.h: 18540: };
[; ;pic18f27k40.h: 18541: struct {
[; ;pic18f27k40.h: 18542: unsigned :5;
[; ;pic18f27k40.h: 18543: unsigned TXEN1 :1;
[; ;pic18f27k40.h: 18544: };
[; ;pic18f27k40.h: 18545: } TXSTAbits_t;
[; ;pic18f27k40.h: 18546: extern volatile TXSTAbits_t TXSTAbits __at(0xF9E);
[; ;pic18f27k40.h: 18641: extern volatile unsigned char BAUD1CON __at(0xF9F);
"18643
[; ;pic18f27k40.h: 18643: asm("BAUD1CON equ 0F9Fh");
[; <" BAUD1CON equ 0F9Fh ;# ">
[; ;pic18f27k40.h: 18646: extern volatile unsigned char BAUDCON1 __at(0xF9F);
"18648
[; ;pic18f27k40.h: 18648: asm("BAUDCON1 equ 0F9Fh");
[; <" BAUDCON1 equ 0F9Fh ;# ">
[; ;pic18f27k40.h: 18650: extern volatile unsigned char BAUDCTL1 __at(0xF9F);
"18652
[; ;pic18f27k40.h: 18652: asm("BAUDCTL1 equ 0F9Fh");
[; <" BAUDCTL1 equ 0F9Fh ;# ">
[; ;pic18f27k40.h: 18654: extern volatile unsigned char BAUDCON __at(0xF9F);
"18656
[; ;pic18f27k40.h: 18656: asm("BAUDCON equ 0F9Fh");
[; <" BAUDCON equ 0F9Fh ;# ">
[; ;pic18f27k40.h: 18658: extern volatile unsigned char BAUDCTL __at(0xF9F);
"18660
[; ;pic18f27k40.h: 18660: asm("BAUDCTL equ 0F9Fh");
[; <" BAUDCTL equ 0F9Fh ;# ">
[; ;pic18f27k40.h: 18663: typedef union {
[; ;pic18f27k40.h: 18664: struct {
[; ;pic18f27k40.h: 18665: unsigned ABDEN :1;
[; ;pic18f27k40.h: 18666: unsigned WUE :1;
[; ;pic18f27k40.h: 18667: unsigned :1;
[; ;pic18f27k40.h: 18668: unsigned BRG16 :1;
[; ;pic18f27k40.h: 18669: unsigned SCKP :1;
[; ;pic18f27k40.h: 18670: unsigned :1;
[; ;pic18f27k40.h: 18671: unsigned RCIDL :1;
[; ;pic18f27k40.h: 18672: unsigned ABDOVF :1;
[; ;pic18f27k40.h: 18673: };
[; ;pic18f27k40.h: 18674: struct {
[; ;pic18f27k40.h: 18675: unsigned ABDEN1 :1;
[; ;pic18f27k40.h: 18676: };
[; ;pic18f27k40.h: 18677: struct {
[; ;pic18f27k40.h: 18678: unsigned :7;
[; ;pic18f27k40.h: 18679: unsigned ABDOVF1 :1;
[; ;pic18f27k40.h: 18680: };
[; ;pic18f27k40.h: 18681: struct {
[; ;pic18f27k40.h: 18682: unsigned :3;
[; ;pic18f27k40.h: 18683: unsigned BRG161 :1;
[; ;pic18f27k40.h: 18684: };
[; ;pic18f27k40.h: 18685: struct {
[; ;pic18f27k40.h: 18686: unsigned :4;
[; ;pic18f27k40.h: 18687: unsigned CKTXP :1;
[; ;pic18f27k40.h: 18688: };
[; ;pic18f27k40.h: 18689: struct {
[; ;pic18f27k40.h: 18690: unsigned :6;
[; ;pic18f27k40.h: 18691: unsigned RCIDL1 :1;
[; ;pic18f27k40.h: 18692: };
[; ;pic18f27k40.h: 18693: struct {
[; ;pic18f27k40.h: 18694: unsigned :6;
[; ;pic18f27k40.h: 18695: unsigned RCMT :1;
[; ;pic18f27k40.h: 18696: };
[; ;pic18f27k40.h: 18697: struct {
[; ;pic18f27k40.h: 18698: unsigned :6;
[; ;pic18f27k40.h: 18699: unsigned RCMT1 :1;
[; ;pic18f27k40.h: 18700: };
[; ;pic18f27k40.h: 18701: struct {
[; ;pic18f27k40.h: 18702: unsigned :4;
[; ;pic18f27k40.h: 18703: unsigned SCKP1 :1;
[; ;pic18f27k40.h: 18704: };
[; ;pic18f27k40.h: 18705: struct {
[; ;pic18f27k40.h: 18706: unsigned :4;
[; ;pic18f27k40.h: 18707: unsigned TXCKP :1;
[; ;pic18f27k40.h: 18708: };
[; ;pic18f27k40.h: 18709: struct {
[; ;pic18f27k40.h: 18710: unsigned :4;
[; ;pic18f27k40.h: 18711: unsigned TXCKP1 :1;
[; ;pic18f27k40.h: 18712: };
[; ;pic18f27k40.h: 18713: struct {
[; ;pic18f27k40.h: 18714: unsigned :1;
[; ;pic18f27k40.h: 18715: unsigned WUE1 :1;
[; ;pic18f27k40.h: 18716: };
[; ;pic18f27k40.h: 18717: struct {
[; ;pic18f27k40.h: 18718: unsigned :1;
[; ;pic18f27k40.h: 18719: unsigned W4E :1;
[; ;pic18f27k40.h: 18720: };
[; ;pic18f27k40.h: 18721: } BAUD1CONbits_t;
[; ;pic18f27k40.h: 18722: extern volatile BAUD1CONbits_t BAUD1CONbits __at(0xF9F);
[; ;pic18f27k40.h: 18815: typedef union {
[; ;pic18f27k40.h: 18816: struct {
[; ;pic18f27k40.h: 18817: unsigned ABDEN :1;
[; ;pic18f27k40.h: 18818: unsigned WUE :1;
[; ;pic18f27k40.h: 18819: unsigned :1;
[; ;pic18f27k40.h: 18820: unsigned BRG16 :1;
[; ;pic18f27k40.h: 18821: unsigned SCKP :1;
[; ;pic18f27k40.h: 18822: unsigned :1;
[; ;pic18f27k40.h: 18823: unsigned RCIDL :1;
[; ;pic18f27k40.h: 18824: unsigned ABDOVF :1;
[; ;pic18f27k40.h: 18825: };
[; ;pic18f27k40.h: 18826: struct {
[; ;pic18f27k40.h: 18827: unsigned ABDEN1 :1;
[; ;pic18f27k40.h: 18828: };
[; ;pic18f27k40.h: 18829: struct {
[; ;pic18f27k40.h: 18830: unsigned :7;
[; ;pic18f27k40.h: 18831: unsigned ABDOVF1 :1;
[; ;pic18f27k40.h: 18832: };
[; ;pic18f27k40.h: 18833: struct {
[; ;pic18f27k40.h: 18834: unsigned :3;
[; ;pic18f27k40.h: 18835: unsigned BRG161 :1;
[; ;pic18f27k40.h: 18836: };
[; ;pic18f27k40.h: 18837: struct {
[; ;pic18f27k40.h: 18838: unsigned :4;
[; ;pic18f27k40.h: 18839: unsigned CKTXP :1;
[; ;pic18f27k40.h: 18840: };
[; ;pic18f27k40.h: 18841: struct {
[; ;pic18f27k40.h: 18842: unsigned :6;
[; ;pic18f27k40.h: 18843: unsigned RCIDL1 :1;
[; ;pic18f27k40.h: 18844: };
[; ;pic18f27k40.h: 18845: struct {
[; ;pic18f27k40.h: 18846: unsigned :6;
[; ;pic18f27k40.h: 18847: unsigned RCMT :1;
[; ;pic18f27k40.h: 18848: };
[; ;pic18f27k40.h: 18849: struct {
[; ;pic18f27k40.h: 18850: unsigned :6;
[; ;pic18f27k40.h: 18851: unsigned RCMT1 :1;
[; ;pic18f27k40.h: 18852: };
[; ;pic18f27k40.h: 18853: struct {
[; ;pic18f27k40.h: 18854: unsigned :4;
[; ;pic18f27k40.h: 18855: unsigned SCKP1 :1;
[; ;pic18f27k40.h: 18856: };
[; ;pic18f27k40.h: 18857: struct {
[; ;pic18f27k40.h: 18858: unsigned :4;
[; ;pic18f27k40.h: 18859: unsigned TXCKP :1;
[; ;pic18f27k40.h: 18860: };
[; ;pic18f27k40.h: 18861: struct {
[; ;pic18f27k40.h: 18862: unsigned :4;
[; ;pic18f27k40.h: 18863: unsigned TXCKP1 :1;
[; ;pic18f27k40.h: 18864: };
[; ;pic18f27k40.h: 18865: struct {
[; ;pic18f27k40.h: 18866: unsigned :1;
[; ;pic18f27k40.h: 18867: unsigned WUE1 :1;
[; ;pic18f27k40.h: 18868: };
[; ;pic18f27k40.h: 18869: struct {
[; ;pic18f27k40.h: 18870: unsigned :1;
[; ;pic18f27k40.h: 18871: unsigned W4E :1;
[; ;pic18f27k40.h: 18872: };
[; ;pic18f27k40.h: 18873: } BAUDCON1bits_t;
[; ;pic18f27k40.h: 18874: extern volatile BAUDCON1bits_t BAUDCON1bits __at(0xF9F);
[; ;pic18f27k40.h: 18966: typedef union {
[; ;pic18f27k40.h: 18967: struct {
[; ;pic18f27k40.h: 18968: unsigned ABDEN :1;
[; ;pic18f27k40.h: 18969: unsigned WUE :1;
[; ;pic18f27k40.h: 18970: unsigned :1;
[; ;pic18f27k40.h: 18971: unsigned BRG16 :1;
[; ;pic18f27k40.h: 18972: unsigned SCKP :1;
[; ;pic18f27k40.h: 18973: unsigned :1;
[; ;pic18f27k40.h: 18974: unsigned RCIDL :1;
[; ;pic18f27k40.h: 18975: unsigned ABDOVF :1;
[; ;pic18f27k40.h: 18976: };
[; ;pic18f27k40.h: 18977: struct {
[; ;pic18f27k40.h: 18978: unsigned ABDEN1 :1;
[; ;pic18f27k40.h: 18979: };
[; ;pic18f27k40.h: 18980: struct {
[; ;pic18f27k40.h: 18981: unsigned :7;
[; ;pic18f27k40.h: 18982: unsigned ABDOVF1 :1;
[; ;pic18f27k40.h: 18983: };
[; ;pic18f27k40.h: 18984: struct {
[; ;pic18f27k40.h: 18985: unsigned :3;
[; ;pic18f27k40.h: 18986: unsigned BRG161 :1;
[; ;pic18f27k40.h: 18987: };
[; ;pic18f27k40.h: 18988: struct {
[; ;pic18f27k40.h: 18989: unsigned :4;
[; ;pic18f27k40.h: 18990: unsigned CKTXP :1;
[; ;pic18f27k40.h: 18991: };
[; ;pic18f27k40.h: 18992: struct {
[; ;pic18f27k40.h: 18993: unsigned :6;
[; ;pic18f27k40.h: 18994: unsigned RCIDL1 :1;
[; ;pic18f27k40.h: 18995: };
[; ;pic18f27k40.h: 18996: struct {
[; ;pic18f27k40.h: 18997: unsigned :6;
[; ;pic18f27k40.h: 18998: unsigned RCMT :1;
[; ;pic18f27k40.h: 18999: };
[; ;pic18f27k40.h: 19000: struct {
[; ;pic18f27k40.h: 19001: unsigned :6;
[; ;pic18f27k40.h: 19002: unsigned RCMT1 :1;
[; ;pic18f27k40.h: 19003: };
[; ;pic18f27k40.h: 19004: struct {
[; ;pic18f27k40.h: 19005: unsigned :4;
[; ;pic18f27k40.h: 19006: unsigned SCKP1 :1;
[; ;pic18f27k40.h: 19007: };
[; ;pic18f27k40.h: 19008: struct {
[; ;pic18f27k40.h: 19009: unsigned :4;
[; ;pic18f27k40.h: 19010: unsigned TXCKP :1;
[; ;pic18f27k40.h: 19011: };
[; ;pic18f27k40.h: 19012: struct {
[; ;pic18f27k40.h: 19013: unsigned :4;
[; ;pic18f27k40.h: 19014: unsigned TXCKP1 :1;
[; ;pic18f27k40.h: 19015: };
[; ;pic18f27k40.h: 19016: struct {
[; ;pic18f27k40.h: 19017: unsigned :1;
[; ;pic18f27k40.h: 19018: unsigned WUE1 :1;
[; ;pic18f27k40.h: 19019: };
[; ;pic18f27k40.h: 19020: struct {
[; ;pic18f27k40.h: 19021: unsigned :1;
[; ;pic18f27k40.h: 19022: unsigned W4E :1;
[; ;pic18f27k40.h: 19023: };
[; ;pic18f27k40.h: 19024: } BAUDCTL1bits_t;
[; ;pic18f27k40.h: 19025: extern volatile BAUDCTL1bits_t BAUDCTL1bits __at(0xF9F);
[; ;pic18f27k40.h: 19117: typedef union {
[; ;pic18f27k40.h: 19118: struct {
[; ;pic18f27k40.h: 19119: unsigned ABDEN :1;
[; ;pic18f27k40.h: 19120: unsigned WUE :1;
[; ;pic18f27k40.h: 19121: unsigned :1;
[; ;pic18f27k40.h: 19122: unsigned BRG16 :1;
[; ;pic18f27k40.h: 19123: unsigned SCKP :1;
[; ;pic18f27k40.h: 19124: unsigned :1;
[; ;pic18f27k40.h: 19125: unsigned RCIDL :1;
[; ;pic18f27k40.h: 19126: unsigned ABDOVF :1;
[; ;pic18f27k40.h: 19127: };
[; ;pic18f27k40.h: 19128: struct {
[; ;pic18f27k40.h: 19129: unsigned ABDEN1 :1;
[; ;pic18f27k40.h: 19130: };
[; ;pic18f27k40.h: 19131: struct {
[; ;pic18f27k40.h: 19132: unsigned :7;
[; ;pic18f27k40.h: 19133: unsigned ABDOVF1 :1;
[; ;pic18f27k40.h: 19134: };
[; ;pic18f27k40.h: 19135: struct {
[; ;pic18f27k40.h: 19136: unsigned :3;
[; ;pic18f27k40.h: 19137: unsigned BRG161 :1;
[; ;pic18f27k40.h: 19138: };
[; ;pic18f27k40.h: 19139: struct {
[; ;pic18f27k40.h: 19140: unsigned :4;
[; ;pic18f27k40.h: 19141: unsigned CKTXP :1;
[; ;pic18f27k40.h: 19142: };
[; ;pic18f27k40.h: 19143: struct {
[; ;pic18f27k40.h: 19144: unsigned :6;
[; ;pic18f27k40.h: 19145: unsigned RCIDL1 :1;
[; ;pic18f27k40.h: 19146: };
[; ;pic18f27k40.h: 19147: struct {
[; ;pic18f27k40.h: 19148: unsigned :6;
[; ;pic18f27k40.h: 19149: unsigned RCMT :1;
[; ;pic18f27k40.h: 19150: };
[; ;pic18f27k40.h: 19151: struct {
[; ;pic18f27k40.h: 19152: unsigned :6;
[; ;pic18f27k40.h: 19153: unsigned RCMT1 :1;
[; ;pic18f27k40.h: 19154: };
[; ;pic18f27k40.h: 19155: struct {
[; ;pic18f27k40.h: 19156: unsigned :4;
[; ;pic18f27k40.h: 19157: unsigned SCKP1 :1;
[; ;pic18f27k40.h: 19158: };
[; ;pic18f27k40.h: 19159: struct {
[; ;pic18f27k40.h: 19160: unsigned :4;
[; ;pic18f27k40.h: 19161: unsigned TXCKP :1;
[; ;pic18f27k40.h: 19162: };
[; ;pic18f27k40.h: 19163: struct {
[; ;pic18f27k40.h: 19164: unsigned :4;
[; ;pic18f27k40.h: 19165: unsigned TXCKP1 :1;
[; ;pic18f27k40.h: 19166: };
[; ;pic18f27k40.h: 19167: struct {
[; ;pic18f27k40.h: 19168: unsigned :1;
[; ;pic18f27k40.h: 19169: unsigned WUE1 :1;
[; ;pic18f27k40.h: 19170: };
[; ;pic18f27k40.h: 19171: struct {
[; ;pic18f27k40.h: 19172: unsigned :1;
[; ;pic18f27k40.h: 19173: unsigned W4E :1;
[; ;pic18f27k40.h: 19174: };
[; ;pic18f27k40.h: 19175: } BAUDCONbits_t;
[; ;pic18f27k40.h: 19176: extern volatile BAUDCONbits_t BAUDCONbits __at(0xF9F);
[; ;pic18f27k40.h: 19268: typedef union {
[; ;pic18f27k40.h: 19269: struct {
[; ;pic18f27k40.h: 19270: unsigned ABDEN :1;
[; ;pic18f27k40.h: 19271: unsigned WUE :1;
[; ;pic18f27k40.h: 19272: unsigned :1;
[; ;pic18f27k40.h: 19273: unsigned BRG16 :1;
[; ;pic18f27k40.h: 19274: unsigned SCKP :1;
[; ;pic18f27k40.h: 19275: unsigned :1;
[; ;pic18f27k40.h: 19276: unsigned RCIDL :1;
[; ;pic18f27k40.h: 19277: unsigned ABDOVF :1;
[; ;pic18f27k40.h: 19278: };
[; ;pic18f27k40.h: 19279: struct {
[; ;pic18f27k40.h: 19280: unsigned ABDEN1 :1;
[; ;pic18f27k40.h: 19281: };
[; ;pic18f27k40.h: 19282: struct {
[; ;pic18f27k40.h: 19283: unsigned :7;
[; ;pic18f27k40.h: 19284: unsigned ABDOVF1 :1;
[; ;pic18f27k40.h: 19285: };
[; ;pic18f27k40.h: 19286: struct {
[; ;pic18f27k40.h: 19287: unsigned :3;
[; ;pic18f27k40.h: 19288: unsigned BRG161 :1;
[; ;pic18f27k40.h: 19289: };
[; ;pic18f27k40.h: 19290: struct {
[; ;pic18f27k40.h: 19291: unsigned :4;
[; ;pic18f27k40.h: 19292: unsigned CKTXP :1;
[; ;pic18f27k40.h: 19293: };
[; ;pic18f27k40.h: 19294: struct {
[; ;pic18f27k40.h: 19295: unsigned :6;
[; ;pic18f27k40.h: 19296: unsigned RCIDL1 :1;
[; ;pic18f27k40.h: 19297: };
[; ;pic18f27k40.h: 19298: struct {
[; ;pic18f27k40.h: 19299: unsigned :6;
[; ;pic18f27k40.h: 19300: unsigned RCMT :1;
[; ;pic18f27k40.h: 19301: };
[; ;pic18f27k40.h: 19302: struct {
[; ;pic18f27k40.h: 19303: unsigned :6;
[; ;pic18f27k40.h: 19304: unsigned RCMT1 :1;
[; ;pic18f27k40.h: 19305: };
[; ;pic18f27k40.h: 19306: struct {
[; ;pic18f27k40.h: 19307: unsigned :4;
[; ;pic18f27k40.h: 19308: unsigned SCKP1 :1;
[; ;pic18f27k40.h: 19309: };
[; ;pic18f27k40.h: 19310: struct {
[; ;pic18f27k40.h: 19311: unsigned :4;
[; ;pic18f27k40.h: 19312: unsigned TXCKP :1;
[; ;pic18f27k40.h: 19313: };
[; ;pic18f27k40.h: 19314: struct {
[; ;pic18f27k40.h: 19315: unsigned :4;
[; ;pic18f27k40.h: 19316: unsigned TXCKP1 :1;
[; ;pic18f27k40.h: 19317: };
[; ;pic18f27k40.h: 19318: struct {
[; ;pic18f27k40.h: 19319: unsigned :1;
[; ;pic18f27k40.h: 19320: unsigned WUE1 :1;
[; ;pic18f27k40.h: 19321: };
[; ;pic18f27k40.h: 19322: struct {
[; ;pic18f27k40.h: 19323: unsigned :1;
[; ;pic18f27k40.h: 19324: unsigned W4E :1;
[; ;pic18f27k40.h: 19325: };
[; ;pic18f27k40.h: 19326: } BAUDCTLbits_t;
[; ;pic18f27k40.h: 19327: extern volatile BAUDCTLbits_t BAUDCTLbits __at(0xF9F);
[; ;pic18f27k40.h: 19422: extern volatile unsigned short PWM4DC __at(0xFA0);
"19424
[; ;pic18f27k40.h: 19424: asm("PWM4DC equ 0FA0h");
[; <" PWM4DC equ 0FA0h ;# ">
[; ;pic18f27k40.h: 19429: extern volatile unsigned char PWM4DCL __at(0xFA0);
"19431
[; ;pic18f27k40.h: 19431: asm("PWM4DCL equ 0FA0h");
[; <" PWM4DCL equ 0FA0h ;# ">
[; ;pic18f27k40.h: 19434: typedef union {
[; ;pic18f27k40.h: 19435: struct {
[; ;pic18f27k40.h: 19436: unsigned :6;
[; ;pic18f27k40.h: 19437: unsigned DC :2;
[; ;pic18f27k40.h: 19438: };
[; ;pic18f27k40.h: 19439: struct {
[; ;pic18f27k40.h: 19440: unsigned :6;
[; ;pic18f27k40.h: 19441: unsigned DC0 :1;
[; ;pic18f27k40.h: 19442: unsigned DC1 :1;
[; ;pic18f27k40.h: 19443: };
[; ;pic18f27k40.h: 19444: struct {
[; ;pic18f27k40.h: 19445: unsigned :6;
[; ;pic18f27k40.h: 19446: unsigned PWM4DC0 :1;
[; ;pic18f27k40.h: 19447: unsigned PWM4DC1 :1;
[; ;pic18f27k40.h: 19448: };
[; ;pic18f27k40.h: 19449: struct {
[; ;pic18f27k40.h: 19450: unsigned :6;
[; ;pic18f27k40.h: 19451: unsigned PWMPW0 :1;
[; ;pic18f27k40.h: 19452: unsigned PWMPW1 :1;
[; ;pic18f27k40.h: 19453: };
[; ;pic18f27k40.h: 19454: } PWM4DCLbits_t;
[; ;pic18f27k40.h: 19455: extern volatile PWM4DCLbits_t PWM4DCLbits __at(0xFA0);
[; ;pic18f27k40.h: 19495: extern volatile unsigned char PWM4DCH __at(0xFA1);
"19497
[; ;pic18f27k40.h: 19497: asm("PWM4DCH equ 0FA1h");
[; <" PWM4DCH equ 0FA1h ;# ">
[; ;pic18f27k40.h: 19500: typedef union {
[; ;pic18f27k40.h: 19501: struct {
[; ;pic18f27k40.h: 19502: unsigned DC :8;
[; ;pic18f27k40.h: 19503: };
[; ;pic18f27k40.h: 19504: struct {
[; ;pic18f27k40.h: 19505: unsigned DC2 :1;
[; ;pic18f27k40.h: 19506: unsigned DC3 :1;
[; ;pic18f27k40.h: 19507: unsigned DC4 :1;
[; ;pic18f27k40.h: 19508: unsigned DC5 :1;
[; ;pic18f27k40.h: 19509: unsigned DC6 :1;
[; ;pic18f27k40.h: 19510: unsigned DC7 :1;
[; ;pic18f27k40.h: 19511: unsigned DC8 :1;
[; ;pic18f27k40.h: 19512: unsigned DC9 :1;
[; ;pic18f27k40.h: 19513: };
[; ;pic18f27k40.h: 19514: struct {
[; ;pic18f27k40.h: 19515: unsigned PWM4DC2 :1;
[; ;pic18f27k40.h: 19516: unsigned PWM4DC3 :1;
[; ;pic18f27k40.h: 19517: unsigned PWM4DC4 :1;
[; ;pic18f27k40.h: 19518: unsigned PWM4DC5 :1;
[; ;pic18f27k40.h: 19519: unsigned PWM4DC6 :1;
[; ;pic18f27k40.h: 19520: unsigned PWM4DC7 :1;
[; ;pic18f27k40.h: 19521: unsigned PWM4DC8 :1;
[; ;pic18f27k40.h: 19522: unsigned PWM4DC9 :1;
[; ;pic18f27k40.h: 19523: };
[; ;pic18f27k40.h: 19524: struct {
[; ;pic18f27k40.h: 19525: unsigned PWMPW2 :1;
[; ;pic18f27k40.h: 19526: unsigned PWMPW3 :1;
[; ;pic18f27k40.h: 19527: unsigned PWMPW4 :1;
[; ;pic18f27k40.h: 19528: unsigned PWMPW5 :1;
[; ;pic18f27k40.h: 19529: unsigned PWMPW6 :1;
[; ;pic18f27k40.h: 19530: unsigned PWMPW7 :1;
[; ;pic18f27k40.h: 19531: unsigned PWMPW8 :1;
[; ;pic18f27k40.h: 19532: unsigned PWMPW9 :1;
[; ;pic18f27k40.h: 19533: };
[; ;pic18f27k40.h: 19534: } PWM4DCHbits_t;
[; ;pic18f27k40.h: 19535: extern volatile PWM4DCHbits_t PWM4DCHbits __at(0xFA1);
[; ;pic18f27k40.h: 19665: extern volatile unsigned char PWM4CON __at(0xFA2);
"19667
[; ;pic18f27k40.h: 19667: asm("PWM4CON equ 0FA2h");
[; <" PWM4CON equ 0FA2h ;# ">
[; ;pic18f27k40.h: 19670: typedef union {
[; ;pic18f27k40.h: 19671: struct {
[; ;pic18f27k40.h: 19672: unsigned :4;
[; ;pic18f27k40.h: 19673: unsigned POL :1;
[; ;pic18f27k40.h: 19674: unsigned OUT :1;
[; ;pic18f27k40.h: 19675: unsigned :1;
[; ;pic18f27k40.h: 19676: unsigned EN :1;
[; ;pic18f27k40.h: 19677: };
[; ;pic18f27k40.h: 19678: struct {
[; ;pic18f27k40.h: 19679: unsigned :4;
[; ;pic18f27k40.h: 19680: unsigned PWM4POL :1;
[; ;pic18f27k40.h: 19681: unsigned PWM4OUT :1;
[; ;pic18f27k40.h: 19682: unsigned :1;
[; ;pic18f27k40.h: 19683: unsigned PWM4EN :1;
[; ;pic18f27k40.h: 19684: };
[; ;pic18f27k40.h: 19685: } PWM4CONbits_t;
[; ;pic18f27k40.h: 19686: extern volatile PWM4CONbits_t PWM4CONbits __at(0xFA2);
[; ;pic18f27k40.h: 19721: extern volatile unsigned short PWM3DC __at(0xFA3);
"19723
[; ;pic18f27k40.h: 19723: asm("PWM3DC equ 0FA3h");
[; <" PWM3DC equ 0FA3h ;# ">
[; ;pic18f27k40.h: 19728: extern volatile unsigned char PWM3DCL __at(0xFA3);
"19730
[; ;pic18f27k40.h: 19730: asm("PWM3DCL equ 0FA3h");
[; <" PWM3DCL equ 0FA3h ;# ">
[; ;pic18f27k40.h: 19733: typedef union {
[; ;pic18f27k40.h: 19734: struct {
[; ;pic18f27k40.h: 19735: unsigned :6;
[; ;pic18f27k40.h: 19736: unsigned DC :2;
[; ;pic18f27k40.h: 19737: };
[; ;pic18f27k40.h: 19738: struct {
[; ;pic18f27k40.h: 19739: unsigned :6;
[; ;pic18f27k40.h: 19740: unsigned DC0 :1;
[; ;pic18f27k40.h: 19741: unsigned DC1 :1;
[; ;pic18f27k40.h: 19742: };
[; ;pic18f27k40.h: 19743: struct {
[; ;pic18f27k40.h: 19744: unsigned :6;
[; ;pic18f27k40.h: 19745: unsigned PWM3DC0 :1;
[; ;pic18f27k40.h: 19746: unsigned PWM3DC1 :1;
[; ;pic18f27k40.h: 19747: };
[; ;pic18f27k40.h: 19748: struct {
[; ;pic18f27k40.h: 19749: unsigned :6;
[; ;pic18f27k40.h: 19750: unsigned PWMPW0 :1;
[; ;pic18f27k40.h: 19751: unsigned PWMPW1 :1;
[; ;pic18f27k40.h: 19752: };
[; ;pic18f27k40.h: 19753: } PWM3DCLbits_t;
[; ;pic18f27k40.h: 19754: extern volatile PWM3DCLbits_t PWM3DCLbits __at(0xFA3);
[; ;pic18f27k40.h: 19794: extern volatile unsigned char PWM3DCH __at(0xFA4);
"19796
[; ;pic18f27k40.h: 19796: asm("PWM3DCH equ 0FA4h");
[; <" PWM3DCH equ 0FA4h ;# ">
[; ;pic18f27k40.h: 19799: typedef union {
[; ;pic18f27k40.h: 19800: struct {
[; ;pic18f27k40.h: 19801: unsigned DC :8;
[; ;pic18f27k40.h: 19802: };
[; ;pic18f27k40.h: 19803: struct {
[; ;pic18f27k40.h: 19804: unsigned DC2 :1;
[; ;pic18f27k40.h: 19805: unsigned DC3 :1;
[; ;pic18f27k40.h: 19806: unsigned DC4 :1;
[; ;pic18f27k40.h: 19807: unsigned DC5 :1;
[; ;pic18f27k40.h: 19808: unsigned DC6 :1;
[; ;pic18f27k40.h: 19809: unsigned DC7 :1;
[; ;pic18f27k40.h: 19810: unsigned DC8 :1;
[; ;pic18f27k40.h: 19811: unsigned DC9 :1;
[; ;pic18f27k40.h: 19812: };
[; ;pic18f27k40.h: 19813: struct {
[; ;pic18f27k40.h: 19814: unsigned PWM3DC2 :1;
[; ;pic18f27k40.h: 19815: unsigned PWM3DC3 :1;
[; ;pic18f27k40.h: 19816: unsigned PWM3DC4 :1;
[; ;pic18f27k40.h: 19817: unsigned PWM3DC5 :1;
[; ;pic18f27k40.h: 19818: unsigned PWM3DC6 :1;
[; ;pic18f27k40.h: 19819: unsigned PWM3DC7 :1;
[; ;pic18f27k40.h: 19820: unsigned PWM3DC8 :1;
[; ;pic18f27k40.h: 19821: unsigned PWM3DC9 :1;
[; ;pic18f27k40.h: 19822: };
[; ;pic18f27k40.h: 19823: struct {
[; ;pic18f27k40.h: 19824: unsigned PWMPW2 :1;
[; ;pic18f27k40.h: 19825: unsigned PWMPW3 :1;
[; ;pic18f27k40.h: 19826: unsigned PWMPW4 :1;
[; ;pic18f27k40.h: 19827: unsigned PWMPW5 :1;
[; ;pic18f27k40.h: 19828: unsigned PWMPW6 :1;
[; ;pic18f27k40.h: 19829: unsigned PWMPW7 :1;
[; ;pic18f27k40.h: 19830: unsigned PWMPW8 :1;
[; ;pic18f27k40.h: 19831: unsigned PWMPW9 :1;
[; ;pic18f27k40.h: 19832: };
[; ;pic18f27k40.h: 19833: } PWM3DCHbits_t;
[; ;pic18f27k40.h: 19834: extern volatile PWM3DCHbits_t PWM3DCHbits __at(0xFA4);
[; ;pic18f27k40.h: 19964: extern volatile unsigned char PWM3CON __at(0xFA5);
"19966
[; ;pic18f27k40.h: 19966: asm("PWM3CON equ 0FA5h");
[; <" PWM3CON equ 0FA5h ;# ">
[; ;pic18f27k40.h: 19969: typedef union {
[; ;pic18f27k40.h: 19970: struct {
[; ;pic18f27k40.h: 19971: unsigned :4;
[; ;pic18f27k40.h: 19972: unsigned POL :1;
[; ;pic18f27k40.h: 19973: unsigned OUT :1;
[; ;pic18f27k40.h: 19974: unsigned :1;
[; ;pic18f27k40.h: 19975: unsigned EN :1;
[; ;pic18f27k40.h: 19976: };
[; ;pic18f27k40.h: 19977: struct {
[; ;pic18f27k40.h: 19978: unsigned :4;
[; ;pic18f27k40.h: 19979: unsigned PWM3POL :1;
[; ;pic18f27k40.h: 19980: unsigned PWM3OUT :1;
[; ;pic18f27k40.h: 19981: unsigned :1;
[; ;pic18f27k40.h: 19982: unsigned PWM3EN :1;
[; ;pic18f27k40.h: 19983: };
[; ;pic18f27k40.h: 19984: } PWM3CONbits_t;
[; ;pic18f27k40.h: 19985: extern volatile PWM3CONbits_t PWM3CONbits __at(0xFA5);
[; ;pic18f27k40.h: 20020: extern volatile unsigned short CCPR2 __at(0xFA6);
"20022
[; ;pic18f27k40.h: 20022: asm("CCPR2 equ 0FA6h");
[; <" CCPR2 equ 0FA6h ;# ">
[; ;pic18f27k40.h: 20027: extern volatile unsigned char CCPR2L __at(0xFA6);
"20029
[; ;pic18f27k40.h: 20029: asm("CCPR2L equ 0FA6h");
[; <" CCPR2L equ 0FA6h ;# ">
[; ;pic18f27k40.h: 20032: typedef union {
[; ;pic18f27k40.h: 20033: struct {
[; ;pic18f27k40.h: 20034: unsigned RL :8;
[; ;pic18f27k40.h: 20035: };
[; ;pic18f27k40.h: 20036: } CCPR2Lbits_t;
[; ;pic18f27k40.h: 20037: extern volatile CCPR2Lbits_t CCPR2Lbits __at(0xFA6);
[; ;pic18f27k40.h: 20047: extern volatile unsigned char CCPR2H __at(0xFA7);
"20049
[; ;pic18f27k40.h: 20049: asm("CCPR2H equ 0FA7h");
[; <" CCPR2H equ 0FA7h ;# ">
[; ;pic18f27k40.h: 20052: typedef union {
[; ;pic18f27k40.h: 20053: struct {
[; ;pic18f27k40.h: 20054: unsigned RH :8;
[; ;pic18f27k40.h: 20055: };
[; ;pic18f27k40.h: 20056: } CCPR2Hbits_t;
[; ;pic18f27k40.h: 20057: extern volatile CCPR2Hbits_t CCPR2Hbits __at(0xFA7);
[; ;pic18f27k40.h: 20067: extern volatile unsigned char CCP2CON __at(0xFA8);
"20069
[; ;pic18f27k40.h: 20069: asm("CCP2CON equ 0FA8h");
[; <" CCP2CON equ 0FA8h ;# ">
[; ;pic18f27k40.h: 20072: typedef union {
[; ;pic18f27k40.h: 20073: struct {
[; ;pic18f27k40.h: 20074: unsigned MODE :4;
[; ;pic18f27k40.h: 20075: unsigned FMT :1;
[; ;pic18f27k40.h: 20076: unsigned OUT :1;
[; ;pic18f27k40.h: 20077: unsigned :1;
[; ;pic18f27k40.h: 20078: unsigned EN :1;
[; ;pic18f27k40.h: 20079: };
[; ;pic18f27k40.h: 20080: struct {
[; ;pic18f27k40.h: 20081: unsigned MODE0 :1;
[; ;pic18f27k40.h: 20082: unsigned MODE1 :1;
[; ;pic18f27k40.h: 20083: unsigned MODE2 :1;
[; ;pic18f27k40.h: 20084: unsigned MODE3 :1;
[; ;pic18f27k40.h: 20085: };
[; ;pic18f27k40.h: 20086: struct {
[; ;pic18f27k40.h: 20087: unsigned CCP2MODE :4;
[; ;pic18f27k40.h: 20088: unsigned CCP2FMT :1;
[; ;pic18f27k40.h: 20089: unsigned CCP2OUT :1;
[; ;pic18f27k40.h: 20090: unsigned :1;
[; ;pic18f27k40.h: 20091: unsigned CCP2EN :1;
[; ;pic18f27k40.h: 20092: };
[; ;pic18f27k40.h: 20093: struct {
[; ;pic18f27k40.h: 20094: unsigned CCP2MODE0 :1;
[; ;pic18f27k40.h: 20095: unsigned CCP2MODE1 :1;
[; ;pic18f27k40.h: 20096: unsigned CCP2MODE2 :1;
[; ;pic18f27k40.h: 20097: unsigned CCP2MODE3 :1;
[; ;pic18f27k40.h: 20098: };
[; ;pic18f27k40.h: 20099: struct {
[; ;pic18f27k40.h: 20100: unsigned :7;
[; ;pic18f27k40.h: 20101: unsigned P2M1 :1;
[; ;pic18f27k40.h: 20102: };
[; ;pic18f27k40.h: 20103: } CCP2CONbits_t;
[; ;pic18f27k40.h: 20104: extern volatile CCP2CONbits_t CCP2CONbits __at(0xFA8);
[; ;pic18f27k40.h: 20194: extern volatile unsigned char CCP2CAP __at(0xFA9);
"20196
[; ;pic18f27k40.h: 20196: asm("CCP2CAP equ 0FA9h");
[; <" CCP2CAP equ 0FA9h ;# ">
[; ;pic18f27k40.h: 20199: typedef union {
[; ;pic18f27k40.h: 20200: struct {
[; ;pic18f27k40.h: 20201: unsigned CTS :8;
[; ;pic18f27k40.h: 20202: };
[; ;pic18f27k40.h: 20203: struct {
[; ;pic18f27k40.h: 20204: unsigned CTS0 :1;
[; ;pic18f27k40.h: 20205: unsigned CTS1 :1;
[; ;pic18f27k40.h: 20206: };
[; ;pic18f27k40.h: 20207: struct {
[; ;pic18f27k40.h: 20208: unsigned CCP2CTS :8;
[; ;pic18f27k40.h: 20209: };
[; ;pic18f27k40.h: 20210: struct {
[; ;pic18f27k40.h: 20211: unsigned CCP2CTS0 :1;
[; ;pic18f27k40.h: 20212: unsigned CCP2CTS1 :1;
[; ;pic18f27k40.h: 20213: };
[; ;pic18f27k40.h: 20214: } CCP2CAPbits_t;
[; ;pic18f27k40.h: 20215: extern volatile CCP2CAPbits_t CCP2CAPbits __at(0xFA9);
[; ;pic18f27k40.h: 20250: extern volatile unsigned short CCPR1 __at(0xFAA);
"20252
[; ;pic18f27k40.h: 20252: asm("CCPR1 equ 0FAAh");
[; <" CCPR1 equ 0FAAh ;# ">
[; ;pic18f27k40.h: 20257: extern volatile unsigned char CCPR1L __at(0xFAA);
"20259
[; ;pic18f27k40.h: 20259: asm("CCPR1L equ 0FAAh");
[; <" CCPR1L equ 0FAAh ;# ">
[; ;pic18f27k40.h: 20262: typedef union {
[; ;pic18f27k40.h: 20263: struct {
[; ;pic18f27k40.h: 20264: unsigned RL :8;
[; ;pic18f27k40.h: 20265: };
[; ;pic18f27k40.h: 20266: } CCPR1Lbits_t;
[; ;pic18f27k40.h: 20267: extern volatile CCPR1Lbits_t CCPR1Lbits __at(0xFAA);
[; ;pic18f27k40.h: 20277: extern volatile unsigned char CCPR1H __at(0xFAB);
"20279
[; ;pic18f27k40.h: 20279: asm("CCPR1H equ 0FABh");
[; <" CCPR1H equ 0FABh ;# ">
[; ;pic18f27k40.h: 20282: typedef union {
[; ;pic18f27k40.h: 20283: struct {
[; ;pic18f27k40.h: 20284: unsigned RH :8;
[; ;pic18f27k40.h: 20285: };
[; ;pic18f27k40.h: 20286: } CCPR1Hbits_t;
[; ;pic18f27k40.h: 20287: extern volatile CCPR1Hbits_t CCPR1Hbits __at(0xFAB);
[; ;pic18f27k40.h: 20297: extern volatile unsigned char CCP1CON __at(0xFAC);
"20299
[; ;pic18f27k40.h: 20299: asm("CCP1CON equ 0FACh");
[; <" CCP1CON equ 0FACh ;# ">
[; ;pic18f27k40.h: 20302: typedef union {
[; ;pic18f27k40.h: 20303: struct {
[; ;pic18f27k40.h: 20304: unsigned MODE :4;
[; ;pic18f27k40.h: 20305: unsigned FMT :1;
[; ;pic18f27k40.h: 20306: unsigned OUT :1;
[; ;pic18f27k40.h: 20307: unsigned :1;
[; ;pic18f27k40.h: 20308: unsigned EN :1;
[; ;pic18f27k40.h: 20309: };
[; ;pic18f27k40.h: 20310: struct {
[; ;pic18f27k40.h: 20311: unsigned MODE0 :1;
[; ;pic18f27k40.h: 20312: unsigned MODE1 :1;
[; ;pic18f27k40.h: 20313: unsigned MODE2 :1;
[; ;pic18f27k40.h: 20314: unsigned MODE3 :1;
[; ;pic18f27k40.h: 20315: };
[; ;pic18f27k40.h: 20316: struct {
[; ;pic18f27k40.h: 20317: unsigned CCP1MODE :4;
[; ;pic18f27k40.h: 20318: unsigned CCP1FMT :1;
[; ;pic18f27k40.h: 20319: unsigned CCP1OUT :1;
[; ;pic18f27k40.h: 20320: unsigned :1;
[; ;pic18f27k40.h: 20321: unsigned CCP1EN :1;
[; ;pic18f27k40.h: 20322: };
[; ;pic18f27k40.h: 20323: struct {
[; ;pic18f27k40.h: 20324: unsigned CCP1MODE0 :1;
[; ;pic18f27k40.h: 20325: unsigned CCP1MODE1 :1;
[; ;pic18f27k40.h: 20326: unsigned CCP1MODE2 :1;
[; ;pic18f27k40.h: 20327: unsigned CCP1MODE3 :1;
[; ;pic18f27k40.h: 20328: };
[; ;pic18f27k40.h: 20329: struct {
[; ;pic18f27k40.h: 20330: unsigned :7;
[; ;pic18f27k40.h: 20331: unsigned P1M1 :1;
[; ;pic18f27k40.h: 20332: };
[; ;pic18f27k40.h: 20333: } CCP1CONbits_t;
[; ;pic18f27k40.h: 20334: extern volatile CCP1CONbits_t CCP1CONbits __at(0xFAC);
[; ;pic18f27k40.h: 20424: extern volatile unsigned char CCP1CAP __at(0xFAD);
"20426
[; ;pic18f27k40.h: 20426: asm("CCP1CAP equ 0FADh");
[; <" CCP1CAP equ 0FADh ;# ">
[; ;pic18f27k40.h: 20429: typedef union {
[; ;pic18f27k40.h: 20430: struct {
[; ;pic18f27k40.h: 20431: unsigned CTS :8;
[; ;pic18f27k40.h: 20432: };
[; ;pic18f27k40.h: 20433: struct {
[; ;pic18f27k40.h: 20434: unsigned CTS0 :1;
[; ;pic18f27k40.h: 20435: unsigned CTS1 :1;
[; ;pic18f27k40.h: 20436: };
[; ;pic18f27k40.h: 20437: struct {
[; ;pic18f27k40.h: 20438: unsigned CCP1CTS :8;
[; ;pic18f27k40.h: 20439: };
[; ;pic18f27k40.h: 20440: struct {
[; ;pic18f27k40.h: 20441: unsigned CCP1CTS0 :1;
[; ;pic18f27k40.h: 20442: unsigned CCP1CTS1 :1;
[; ;pic18f27k40.h: 20443: };
[; ;pic18f27k40.h: 20444: } CCP1CAPbits_t;
[; ;pic18f27k40.h: 20445: extern volatile CCP1CAPbits_t CCP1CAPbits __at(0xFAD);
[; ;pic18f27k40.h: 20480: extern volatile unsigned char CCPTMRS __at(0xFAE);
"20482
[; ;pic18f27k40.h: 20482: asm("CCPTMRS equ 0FAEh");
[; <" CCPTMRS equ 0FAEh ;# ">
[; ;pic18f27k40.h: 20485: typedef union {
[; ;pic18f27k40.h: 20486: struct {
[; ;pic18f27k40.h: 20487: unsigned C1TSEL :2;
[; ;pic18f27k40.h: 20488: unsigned C2TSEL :2;
[; ;pic18f27k40.h: 20489: unsigned P3TSEL :2;
[; ;pic18f27k40.h: 20490: unsigned P4TSEL :2;
[; ;pic18f27k40.h: 20491: };
[; ;pic18f27k40.h: 20492: struct {
[; ;pic18f27k40.h: 20493: unsigned C1TSEL0 :1;
[; ;pic18f27k40.h: 20494: unsigned C1TSEL1 :1;
[; ;pic18f27k40.h: 20495: unsigned C2TSEL0 :1;
[; ;pic18f27k40.h: 20496: unsigned C2TSEL1 :1;
[; ;pic18f27k40.h: 20497: unsigned P3TSEL0 :1;
[; ;pic18f27k40.h: 20498: unsigned P3TSEL1 :1;
[; ;pic18f27k40.h: 20499: unsigned P4TSEL0 :1;
[; ;pic18f27k40.h: 20500: unsigned P4TSEL1 :1;
[; ;pic18f27k40.h: 20501: };
[; ;pic18f27k40.h: 20502: } CCPTMRSbits_t;
[; ;pic18f27k40.h: 20503: extern volatile CCPTMRSbits_t CCPTMRSbits __at(0xFAE);
[; ;pic18f27k40.h: 20568: extern volatile unsigned char T6TMR __at(0xFAF);
"20570
[; ;pic18f27k40.h: 20570: asm("T6TMR equ 0FAFh");
[; <" T6TMR equ 0FAFh ;# ">
[; ;pic18f27k40.h: 20573: extern volatile unsigned char TMR6 __at(0xFAF);
"20575
[; ;pic18f27k40.h: 20575: asm("TMR6 equ 0FAFh");
[; <" TMR6 equ 0FAFh ;# ">
[; ;pic18f27k40.h: 20578: typedef union {
[; ;pic18f27k40.h: 20579: struct {
[; ;pic18f27k40.h: 20580: unsigned TMR6 :8;
[; ;pic18f27k40.h: 20581: };
[; ;pic18f27k40.h: 20582: } T6TMRbits_t;
[; ;pic18f27k40.h: 20583: extern volatile T6TMRbits_t T6TMRbits __at(0xFAF);
[; ;pic18f27k40.h: 20591: typedef union {
[; ;pic18f27k40.h: 20592: struct {
[; ;pic18f27k40.h: 20593: unsigned TMR6 :8;
[; ;pic18f27k40.h: 20594: };
[; ;pic18f27k40.h: 20595: } TMR6bits_t;
[; ;pic18f27k40.h: 20596: extern volatile TMR6bits_t TMR6bits __at(0xFAF);
[; ;pic18f27k40.h: 20606: extern volatile unsigned char T6PR __at(0xFB0);
"20608
[; ;pic18f27k40.h: 20608: asm("T6PR equ 0FB0h");
[; <" T6PR equ 0FB0h ;# ">
[; ;pic18f27k40.h: 20611: extern volatile unsigned char PR6 __at(0xFB0);
"20613
[; ;pic18f27k40.h: 20613: asm("PR6 equ 0FB0h");
[; <" PR6 equ 0FB0h ;# ">
[; ;pic18f27k40.h: 20616: typedef union {
[; ;pic18f27k40.h: 20617: struct {
[; ;pic18f27k40.h: 20618: unsigned PR6 :8;
[; ;pic18f27k40.h: 20619: };
[; ;pic18f27k40.h: 20620: } T6PRbits_t;
[; ;pic18f27k40.h: 20621: extern volatile T6PRbits_t T6PRbits __at(0xFB0);
[; ;pic18f27k40.h: 20629: typedef union {
[; ;pic18f27k40.h: 20630: struct {
[; ;pic18f27k40.h: 20631: unsigned PR6 :8;
[; ;pic18f27k40.h: 20632: };
[; ;pic18f27k40.h: 20633: } PR6bits_t;
[; ;pic18f27k40.h: 20634: extern volatile PR6bits_t PR6bits __at(0xFB0);
[; ;pic18f27k40.h: 20644: extern volatile unsigned char T6CON __at(0xFB1);
"20646
[; ;pic18f27k40.h: 20646: asm("T6CON equ 0FB1h");
[; <" T6CON equ 0FB1h ;# ">
[; ;pic18f27k40.h: 20649: typedef union {
[; ;pic18f27k40.h: 20650: struct {
[; ;pic18f27k40.h: 20651: unsigned OUTPS :4;
[; ;pic18f27k40.h: 20652: unsigned CKPS :3;
[; ;pic18f27k40.h: 20653: unsigned ON :1;
[; ;pic18f27k40.h: 20654: };
[; ;pic18f27k40.h: 20655: struct {
[; ;pic18f27k40.h: 20656: unsigned T6OUTPS :4;
[; ;pic18f27k40.h: 20657: unsigned T6CKPS :3;
[; ;pic18f27k40.h: 20658: unsigned T6ON :1;
[; ;pic18f27k40.h: 20659: };
[; ;pic18f27k40.h: 20660: struct {
[; ;pic18f27k40.h: 20661: unsigned T6OUTPS0 :1;
[; ;pic18f27k40.h: 20662: unsigned T6OUTPS1 :1;
[; ;pic18f27k40.h: 20663: unsigned T6OUTPS2 :1;
[; ;pic18f27k40.h: 20664: unsigned T6OUTPS3 :1;
[; ;pic18f27k40.h: 20665: unsigned T6CKPS0 :1;
[; ;pic18f27k40.h: 20666: unsigned T6CKPS1 :1;
[; ;pic18f27k40.h: 20667: unsigned T6CKPS2 :1;
[; ;pic18f27k40.h: 20668: };
[; ;pic18f27k40.h: 20669: struct {
[; ;pic18f27k40.h: 20670: unsigned OUTPS0 :1;
[; ;pic18f27k40.h: 20671: unsigned OUTPS1 :1;
[; ;pic18f27k40.h: 20672: unsigned OUTPS2 :1;
[; ;pic18f27k40.h: 20673: unsigned OUTPS3 :1;
[; ;pic18f27k40.h: 20674: unsigned CKPS0 :1;
[; ;pic18f27k40.h: 20675: unsigned CKPS1 :1;
[; ;pic18f27k40.h: 20676: unsigned CKPS2 :1;
[; ;pic18f27k40.h: 20677: unsigned TMR6ON :1;
[; ;pic18f27k40.h: 20678: };
[; ;pic18f27k40.h: 20679: } T6CONbits_t;
[; ;pic18f27k40.h: 20680: extern volatile T6CONbits_t T6CONbits __at(0xFB1);
[; ;pic18f27k40.h: 20790: extern volatile unsigned char T6HLT __at(0xFB2);
"20792
[; ;pic18f27k40.h: 20792: asm("T6HLT equ 0FB2h");
[; <" T6HLT equ 0FB2h ;# ">
[; ;pic18f27k40.h: 20795: typedef union {
[; ;pic18f27k40.h: 20796: struct {
[; ;pic18f27k40.h: 20797: unsigned MODE :5;
[; ;pic18f27k40.h: 20798: unsigned CKSYNC :1;
[; ;pic18f27k40.h: 20799: unsigned CKPOL :1;
[; ;pic18f27k40.h: 20800: unsigned PSYNC :1;
[; ;pic18f27k40.h: 20801: };
[; ;pic18f27k40.h: 20802: struct {
[; ;pic18f27k40.h: 20803: unsigned MODE0 :1;
[; ;pic18f27k40.h: 20804: unsigned MODE1 :1;
[; ;pic18f27k40.h: 20805: unsigned MODE2 :1;
[; ;pic18f27k40.h: 20806: unsigned MODE3 :1;
[; ;pic18f27k40.h: 20807: unsigned MODE4 :1;
[; ;pic18f27k40.h: 20808: };
[; ;pic18f27k40.h: 20809: struct {
[; ;pic18f27k40.h: 20810: unsigned T6MODE :5;
[; ;pic18f27k40.h: 20811: unsigned T6CKSYNC :1;
[; ;pic18f27k40.h: 20812: unsigned T6CKPOL :1;
[; ;pic18f27k40.h: 20813: unsigned T6PSYNC :1;
[; ;pic18f27k40.h: 20814: };
[; ;pic18f27k40.h: 20815: struct {
[; ;pic18f27k40.h: 20816: unsigned T6MODE0 :1;
[; ;pic18f27k40.h: 20817: unsigned T6MODE1 :1;
[; ;pic18f27k40.h: 20818: unsigned T6MODE2 :1;
[; ;pic18f27k40.h: 20819: unsigned T6MODE3 :1;
[; ;pic18f27k40.h: 20820: unsigned T6MODE4 :1;
[; ;pic18f27k40.h: 20821: };
[; ;pic18f27k40.h: 20822: } T6HLTbits_t;
[; ;pic18f27k40.h: 20823: extern volatile T6HLTbits_t T6HLTbits __at(0xFB2);
[; ;pic18f27k40.h: 20918: extern volatile unsigned char T6CLKCON __at(0xFB3);
"20920
[; ;pic18f27k40.h: 20920: asm("T6CLKCON equ 0FB3h");
[; <" T6CLKCON equ 0FB3h ;# ">
[; ;pic18f27k40.h: 20923: extern volatile unsigned char T6CLK __at(0xFB3);
"20925
[; ;pic18f27k40.h: 20925: asm("T6CLK equ 0FB3h");
[; <" T6CLK equ 0FB3h ;# ">
[; ;pic18f27k40.h: 20928: typedef union {
[; ;pic18f27k40.h: 20929: struct {
[; ;pic18f27k40.h: 20930: unsigned CS :4;
[; ;pic18f27k40.h: 20931: };
[; ;pic18f27k40.h: 20932: struct {
[; ;pic18f27k40.h: 20933: unsigned CS0 :1;
[; ;pic18f27k40.h: 20934: unsigned CS1 :1;
[; ;pic18f27k40.h: 20935: unsigned CS2 :1;
[; ;pic18f27k40.h: 20936: unsigned CS3 :1;
[; ;pic18f27k40.h: 20937: };
[; ;pic18f27k40.h: 20938: struct {
[; ;pic18f27k40.h: 20939: unsigned T6CS :4;
[; ;pic18f27k40.h: 20940: };
[; ;pic18f27k40.h: 20941: struct {
[; ;pic18f27k40.h: 20942: unsigned T6CS0 :1;
[; ;pic18f27k40.h: 20943: unsigned T6CS1 :1;
[; ;pic18f27k40.h: 20944: unsigned T6CS2 :1;
[; ;pic18f27k40.h: 20945: unsigned T6CS3 :1;
[; ;pic18f27k40.h: 20946: };
[; ;pic18f27k40.h: 20947: } T6CLKCONbits_t;
[; ;pic18f27k40.h: 20948: extern volatile T6CLKCONbits_t T6CLKCONbits __at(0xFB3);
[; ;pic18f27k40.h: 21001: typedef union {
[; ;pic18f27k40.h: 21002: struct {
[; ;pic18f27k40.h: 21003: unsigned CS :4;
[; ;pic18f27k40.h: 21004: };
[; ;pic18f27k40.h: 21005: struct {
[; ;pic18f27k40.h: 21006: unsigned CS0 :1;
[; ;pic18f27k40.h: 21007: unsigned CS1 :1;
[; ;pic18f27k40.h: 21008: unsigned CS2 :1;
[; ;pic18f27k40.h: 21009: unsigned CS3 :1;
[; ;pic18f27k40.h: 21010: };
[; ;pic18f27k40.h: 21011: struct {
[; ;pic18f27k40.h: 21012: unsigned T6CS :4;
[; ;pic18f27k40.h: 21013: };
[; ;pic18f27k40.h: 21014: struct {
[; ;pic18f27k40.h: 21015: unsigned T6CS0 :1;
[; ;pic18f27k40.h: 21016: unsigned T6CS1 :1;
[; ;pic18f27k40.h: 21017: unsigned T6CS2 :1;
[; ;pic18f27k40.h: 21018: unsigned T6CS3 :1;
[; ;pic18f27k40.h: 21019: };
[; ;pic18f27k40.h: 21020: } T6CLKbits_t;
[; ;pic18f27k40.h: 21021: extern volatile T6CLKbits_t T6CLKbits __at(0xFB3);
[; ;pic18f27k40.h: 21076: extern volatile unsigned char T6RST __at(0xFB4);
"21078
[; ;pic18f27k40.h: 21078: asm("T6RST equ 0FB4h");
[; <" T6RST equ 0FB4h ;# ">
[; ;pic18f27k40.h: 21081: typedef union {
[; ;pic18f27k40.h: 21082: struct {
[; ;pic18f27k40.h: 21083: unsigned RSEL :5;
[; ;pic18f27k40.h: 21084: };
[; ;pic18f27k40.h: 21085: struct {
[; ;pic18f27k40.h: 21086: unsigned RSEL0 :1;
[; ;pic18f27k40.h: 21087: unsigned RSEL1 :1;
[; ;pic18f27k40.h: 21088: unsigned RSEL2 :1;
[; ;pic18f27k40.h: 21089: unsigned RSEL3 :1;
[; ;pic18f27k40.h: 21090: };
[; ;pic18f27k40.h: 21091: struct {
[; ;pic18f27k40.h: 21092: unsigned T6RSEL :5;
[; ;pic18f27k40.h: 21093: };
[; ;pic18f27k40.h: 21094: struct {
[; ;pic18f27k40.h: 21095: unsigned T6RSEL0 :1;
[; ;pic18f27k40.h: 21096: unsigned T6RSEL1 :1;
[; ;pic18f27k40.h: 21097: unsigned T6RSEL2 :1;
[; ;pic18f27k40.h: 21098: unsigned T6RSEL3 :1;
[; ;pic18f27k40.h: 21099: };
[; ;pic18f27k40.h: 21100: } T6RSTbits_t;
[; ;pic18f27k40.h: 21101: extern volatile T6RSTbits_t T6RSTbits __at(0xFB4);
[; ;pic18f27k40.h: 21156: extern volatile unsigned char T4TMR __at(0xFB5);
"21158
[; ;pic18f27k40.h: 21158: asm("T4TMR equ 0FB5h");
[; <" T4TMR equ 0FB5h ;# ">
[; ;pic18f27k40.h: 21161: extern volatile unsigned char TMR4 __at(0xFB5);
"21163
[; ;pic18f27k40.h: 21163: asm("TMR4 equ 0FB5h");
[; <" TMR4 equ 0FB5h ;# ">
[; ;pic18f27k40.h: 21166: typedef union {
[; ;pic18f27k40.h: 21167: struct {
[; ;pic18f27k40.h: 21168: unsigned TMR4 :8;
[; ;pic18f27k40.h: 21169: };
[; ;pic18f27k40.h: 21170: } T4TMRbits_t;
[; ;pic18f27k40.h: 21171: extern volatile T4TMRbits_t T4TMRbits __at(0xFB5);
[; ;pic18f27k40.h: 21179: typedef union {
[; ;pic18f27k40.h: 21180: struct {
[; ;pic18f27k40.h: 21181: unsigned TMR4 :8;
[; ;pic18f27k40.h: 21182: };
[; ;pic18f27k40.h: 21183: } TMR4bits_t;
[; ;pic18f27k40.h: 21184: extern volatile TMR4bits_t TMR4bits __at(0xFB5);
[; ;pic18f27k40.h: 21194: extern volatile unsigned char T4PR __at(0xFB6);
"21196
[; ;pic18f27k40.h: 21196: asm("T4PR equ 0FB6h");
[; <" T4PR equ 0FB6h ;# ">
[; ;pic18f27k40.h: 21199: extern volatile unsigned char PR4 __at(0xFB6);
"21201
[; ;pic18f27k40.h: 21201: asm("PR4 equ 0FB6h");
[; <" PR4 equ 0FB6h ;# ">
[; ;pic18f27k40.h: 21204: typedef union {
[; ;pic18f27k40.h: 21205: struct {
[; ;pic18f27k40.h: 21206: unsigned PR4 :8;
[; ;pic18f27k40.h: 21207: };
[; ;pic18f27k40.h: 21208: } T4PRbits_t;
[; ;pic18f27k40.h: 21209: extern volatile T4PRbits_t T4PRbits __at(0xFB6);
[; ;pic18f27k40.h: 21217: typedef union {
[; ;pic18f27k40.h: 21218: struct {
[; ;pic18f27k40.h: 21219: unsigned PR4 :8;
[; ;pic18f27k40.h: 21220: };
[; ;pic18f27k40.h: 21221: } PR4bits_t;
[; ;pic18f27k40.h: 21222: extern volatile PR4bits_t PR4bits __at(0xFB6);
[; ;pic18f27k40.h: 21232: extern volatile unsigned char T4CON __at(0xFB7);
"21234
[; ;pic18f27k40.h: 21234: asm("T4CON equ 0FB7h");
[; <" T4CON equ 0FB7h ;# ">
[; ;pic18f27k40.h: 21237: typedef union {
[; ;pic18f27k40.h: 21238: struct {
[; ;pic18f27k40.h: 21239: unsigned OUTPS :4;
[; ;pic18f27k40.h: 21240: unsigned CKPS :3;
[; ;pic18f27k40.h: 21241: unsigned ON :1;
[; ;pic18f27k40.h: 21242: };
[; ;pic18f27k40.h: 21243: struct {
[; ;pic18f27k40.h: 21244: unsigned T4OUTPS :4;
[; ;pic18f27k40.h: 21245: unsigned T4CKPS :3;
[; ;pic18f27k40.h: 21246: unsigned T4ON :1;
[; ;pic18f27k40.h: 21247: };
[; ;pic18f27k40.h: 21248: struct {
[; ;pic18f27k40.h: 21249: unsigned T4OUTPS0 :1;
[; ;pic18f27k40.h: 21250: unsigned T4OUTPS1 :1;
[; ;pic18f27k40.h: 21251: unsigned T4OUTPS2 :1;
[; ;pic18f27k40.h: 21252: unsigned T4OUTPS3 :1;
[; ;pic18f27k40.h: 21253: unsigned T4CKPS0 :1;
[; ;pic18f27k40.h: 21254: unsigned T4CKPS1 :1;
[; ;pic18f27k40.h: 21255: unsigned T4CKPS2 :1;
[; ;pic18f27k40.h: 21256: };
[; ;pic18f27k40.h: 21257: struct {
[; ;pic18f27k40.h: 21258: unsigned OUTPS0 :1;
[; ;pic18f27k40.h: 21259: unsigned OUTPS1 :1;
[; ;pic18f27k40.h: 21260: unsigned OUTPS2 :1;
[; ;pic18f27k40.h: 21261: unsigned OUTPS3 :1;
[; ;pic18f27k40.h: 21262: unsigned CKPS0 :1;
[; ;pic18f27k40.h: 21263: unsigned CKPS1 :1;
[; ;pic18f27k40.h: 21264: unsigned CKPS2 :1;
[; ;pic18f27k40.h: 21265: unsigned TMR4ON :1;
[; ;pic18f27k40.h: 21266: };
[; ;pic18f27k40.h: 21267: } T4CONbits_t;
[; ;pic18f27k40.h: 21268: extern volatile T4CONbits_t T4CONbits __at(0xFB7);
[; ;pic18f27k40.h: 21378: extern volatile unsigned char T4HLT __at(0xFB8);
"21380
[; ;pic18f27k40.h: 21380: asm("T4HLT equ 0FB8h");
[; <" T4HLT equ 0FB8h ;# ">
[; ;pic18f27k40.h: 21383: typedef union {
[; ;pic18f27k40.h: 21384: struct {
[; ;pic18f27k40.h: 21385: unsigned MODE :5;
[; ;pic18f27k40.h: 21386: unsigned CKSYNC :1;
[; ;pic18f27k40.h: 21387: unsigned CKPOL :1;
[; ;pic18f27k40.h: 21388: unsigned PSYNC :1;
[; ;pic18f27k40.h: 21389: };
[; ;pic18f27k40.h: 21390: struct {
[; ;pic18f27k40.h: 21391: unsigned MODE0 :1;
[; ;pic18f27k40.h: 21392: unsigned MODE1 :1;
[; ;pic18f27k40.h: 21393: unsigned MODE2 :1;
[; ;pic18f27k40.h: 21394: unsigned MODE3 :1;
[; ;pic18f27k40.h: 21395: unsigned MODE4 :1;
[; ;pic18f27k40.h: 21396: };
[; ;pic18f27k40.h: 21397: struct {
[; ;pic18f27k40.h: 21398: unsigned T4MODE :5;
[; ;pic18f27k40.h: 21399: unsigned T4CKSYNC :1;
[; ;pic18f27k40.h: 21400: unsigned T4CKPOL :1;
[; ;pic18f27k40.h: 21401: unsigned T4PSYNC :1;
[; ;pic18f27k40.h: 21402: };
[; ;pic18f27k40.h: 21403: struct {
[; ;pic18f27k40.h: 21404: unsigned T4MODE0 :1;
[; ;pic18f27k40.h: 21405: unsigned T4MODE1 :1;
[; ;pic18f27k40.h: 21406: unsigned T4MODE2 :1;
[; ;pic18f27k40.h: 21407: unsigned T4MODE3 :1;
[; ;pic18f27k40.h: 21408: unsigned T4MODE4 :1;
[; ;pic18f27k40.h: 21409: };
[; ;pic18f27k40.h: 21410: } T4HLTbits_t;
[; ;pic18f27k40.h: 21411: extern volatile T4HLTbits_t T4HLTbits __at(0xFB8);
[; ;pic18f27k40.h: 21506: extern volatile unsigned char T4CLKCON __at(0xFB9);
"21508
[; ;pic18f27k40.h: 21508: asm("T4CLKCON equ 0FB9h");
[; <" T4CLKCON equ 0FB9h ;# ">
[; ;pic18f27k40.h: 21511: extern volatile unsigned char T4CLK __at(0xFB9);
"21513
[; ;pic18f27k40.h: 21513: asm("T4CLK equ 0FB9h");
[; <" T4CLK equ 0FB9h ;# ">
[; ;pic18f27k40.h: 21516: typedef union {
[; ;pic18f27k40.h: 21517: struct {
[; ;pic18f27k40.h: 21518: unsigned CS :4;
[; ;pic18f27k40.h: 21519: };
[; ;pic18f27k40.h: 21520: struct {
[; ;pic18f27k40.h: 21521: unsigned CS0 :1;
[; ;pic18f27k40.h: 21522: unsigned CS1 :1;
[; ;pic18f27k40.h: 21523: unsigned CS2 :1;
[; ;pic18f27k40.h: 21524: unsigned CS3 :1;
[; ;pic18f27k40.h: 21525: };
[; ;pic18f27k40.h: 21526: struct {
[; ;pic18f27k40.h: 21527: unsigned T4CS :4;
[; ;pic18f27k40.h: 21528: };
[; ;pic18f27k40.h: 21529: struct {
[; ;pic18f27k40.h: 21530: unsigned T4CS0 :1;
[; ;pic18f27k40.h: 21531: unsigned T4CS1 :1;
[; ;pic18f27k40.h: 21532: unsigned T4CS2 :1;
[; ;pic18f27k40.h: 21533: unsigned T4CS3 :1;
[; ;pic18f27k40.h: 21534: };
[; ;pic18f27k40.h: 21535: } T4CLKCONbits_t;
[; ;pic18f27k40.h: 21536: extern volatile T4CLKCONbits_t T4CLKCONbits __at(0xFB9);
[; ;pic18f27k40.h: 21589: typedef union {
[; ;pic18f27k40.h: 21590: struct {
[; ;pic18f27k40.h: 21591: unsigned CS :4;
[; ;pic18f27k40.h: 21592: };
[; ;pic18f27k40.h: 21593: struct {
[; ;pic18f27k40.h: 21594: unsigned CS0 :1;
[; ;pic18f27k40.h: 21595: unsigned CS1 :1;
[; ;pic18f27k40.h: 21596: unsigned CS2 :1;
[; ;pic18f27k40.h: 21597: unsigned CS3 :1;
[; ;pic18f27k40.h: 21598: };
[; ;pic18f27k40.h: 21599: struct {
[; ;pic18f27k40.h: 21600: unsigned T4CS :4;
[; ;pic18f27k40.h: 21601: };
[; ;pic18f27k40.h: 21602: struct {
[; ;pic18f27k40.h: 21603: unsigned T4CS0 :1;
[; ;pic18f27k40.h: 21604: unsigned T4CS1 :1;
[; ;pic18f27k40.h: 21605: unsigned T4CS2 :1;
[; ;pic18f27k40.h: 21606: unsigned T4CS3 :1;
[; ;pic18f27k40.h: 21607: };
[; ;pic18f27k40.h: 21608: } T4CLKbits_t;
[; ;pic18f27k40.h: 21609: extern volatile T4CLKbits_t T4CLKbits __at(0xFB9);
[; ;pic18f27k40.h: 21664: extern volatile unsigned char T4RST __at(0xFBA);
"21666
[; ;pic18f27k40.h: 21666: asm("T4RST equ 0FBAh");
[; <" T4RST equ 0FBAh ;# ">
[; ;pic18f27k40.h: 21669: typedef union {
[; ;pic18f27k40.h: 21670: struct {
[; ;pic18f27k40.h: 21671: unsigned RSEL :5;
[; ;pic18f27k40.h: 21672: };
[; ;pic18f27k40.h: 21673: struct {
[; ;pic18f27k40.h: 21674: unsigned RSEL0 :1;
[; ;pic18f27k40.h: 21675: unsigned RSEL1 :1;
[; ;pic18f27k40.h: 21676: unsigned RSEL2 :1;
[; ;pic18f27k40.h: 21677: unsigned RSEL3 :1;
[; ;pic18f27k40.h: 21678: };
[; ;pic18f27k40.h: 21679: struct {
[; ;pic18f27k40.h: 21680: unsigned T4RSEL :5;
[; ;pic18f27k40.h: 21681: };
[; ;pic18f27k40.h: 21682: struct {
[; ;pic18f27k40.h: 21683: unsigned T4RSEL0 :1;
[; ;pic18f27k40.h: 21684: unsigned T4RSEL1 :1;
[; ;pic18f27k40.h: 21685: unsigned T4RSEL2 :1;
[; ;pic18f27k40.h: 21686: unsigned T4RSEL3 :1;
[; ;pic18f27k40.h: 21687: };
[; ;pic18f27k40.h: 21688: } T4RSTbits_t;
[; ;pic18f27k40.h: 21689: extern volatile T4RSTbits_t T4RSTbits __at(0xFBA);
[; ;pic18f27k40.h: 21744: extern volatile unsigned char T2TMR __at(0xFBB);
"21746
[; ;pic18f27k40.h: 21746: asm("T2TMR equ 0FBBh");
[; <" T2TMR equ 0FBBh ;# ">
[; ;pic18f27k40.h: 21749: extern volatile unsigned char TMR2 __at(0xFBB);
"21751
[; ;pic18f27k40.h: 21751: asm("TMR2 equ 0FBBh");
[; <" TMR2 equ 0FBBh ;# ">
[; ;pic18f27k40.h: 21754: typedef union {
[; ;pic18f27k40.h: 21755: struct {
[; ;pic18f27k40.h: 21756: unsigned TMR2 :8;
[; ;pic18f27k40.h: 21757: };
[; ;pic18f27k40.h: 21758: } T2TMRbits_t;
[; ;pic18f27k40.h: 21759: extern volatile T2TMRbits_t T2TMRbits __at(0xFBB);
[; ;pic18f27k40.h: 21767: typedef union {
[; ;pic18f27k40.h: 21768: struct {
[; ;pic18f27k40.h: 21769: unsigned TMR2 :8;
[; ;pic18f27k40.h: 21770: };
[; ;pic18f27k40.h: 21771: } TMR2bits_t;
[; ;pic18f27k40.h: 21772: extern volatile TMR2bits_t TMR2bits __at(0xFBB);
[; ;pic18f27k40.h: 21782: extern volatile unsigned char T2PR __at(0xFBC);
"21784
[; ;pic18f27k40.h: 21784: asm("T2PR equ 0FBCh");
[; <" T2PR equ 0FBCh ;# ">
[; ;pic18f27k40.h: 21787: extern volatile unsigned char PR2 __at(0xFBC);
"21789
[; ;pic18f27k40.h: 21789: asm("PR2 equ 0FBCh");
[; <" PR2 equ 0FBCh ;# ">
[; ;pic18f27k40.h: 21792: typedef union {
[; ;pic18f27k40.h: 21793: struct {
[; ;pic18f27k40.h: 21794: unsigned PR2 :8;
[; ;pic18f27k40.h: 21795: };
[; ;pic18f27k40.h: 21796: } T2PRbits_t;
[; ;pic18f27k40.h: 21797: extern volatile T2PRbits_t T2PRbits __at(0xFBC);
[; ;pic18f27k40.h: 21805: typedef union {
[; ;pic18f27k40.h: 21806: struct {
[; ;pic18f27k40.h: 21807: unsigned PR2 :8;
[; ;pic18f27k40.h: 21808: };
[; ;pic18f27k40.h: 21809: } PR2bits_t;
[; ;pic18f27k40.h: 21810: extern volatile PR2bits_t PR2bits __at(0xFBC);
[; ;pic18f27k40.h: 21820: extern volatile unsigned char T2CON __at(0xFBD);
"21822
[; ;pic18f27k40.h: 21822: asm("T2CON equ 0FBDh");
[; <" T2CON equ 0FBDh ;# ">
[; ;pic18f27k40.h: 21825: typedef union {
[; ;pic18f27k40.h: 21826: struct {
[; ;pic18f27k40.h: 21827: unsigned OUTPS :4;
[; ;pic18f27k40.h: 21828: unsigned CKPS :3;
[; ;pic18f27k40.h: 21829: unsigned ON :1;
[; ;pic18f27k40.h: 21830: };
[; ;pic18f27k40.h: 21831: struct {
[; ;pic18f27k40.h: 21832: unsigned T2OUTPS :4;
[; ;pic18f27k40.h: 21833: unsigned T2CKPS :3;
[; ;pic18f27k40.h: 21834: unsigned T2ON :1;
[; ;pic18f27k40.h: 21835: };
[; ;pic18f27k40.h: 21836: struct {
[; ;pic18f27k40.h: 21837: unsigned T2OUTPS0 :1;
[; ;pic18f27k40.h: 21838: unsigned T2OUTPS1 :1;
[; ;pic18f27k40.h: 21839: unsigned T2OUTPS2 :1;
[; ;pic18f27k40.h: 21840: unsigned T2OUTPS3 :1;
[; ;pic18f27k40.h: 21841: unsigned T2CKPS0 :1;
[; ;pic18f27k40.h: 21842: unsigned T2CKPS1 :1;
[; ;pic18f27k40.h: 21843: unsigned T2CKPS2 :1;
[; ;pic18f27k40.h: 21844: };
[; ;pic18f27k40.h: 21845: struct {
[; ;pic18f27k40.h: 21846: unsigned OUTPS0 :1;
[; ;pic18f27k40.h: 21847: unsigned OUTPS1 :1;
[; ;pic18f27k40.h: 21848: unsigned OUTPS2 :1;
[; ;pic18f27k40.h: 21849: unsigned OUTPS3 :1;
[; ;pic18f27k40.h: 21850: unsigned CKPS0 :1;
[; ;pic18f27k40.h: 21851: unsigned CKPS1 :1;
[; ;pic18f27k40.h: 21852: unsigned CKPS2 :1;
[; ;pic18f27k40.h: 21853: unsigned TMR2ON :1;
[; ;pic18f27k40.h: 21854: };
[; ;pic18f27k40.h: 21855: } T2CONbits_t;
[; ;pic18f27k40.h: 21856: extern volatile T2CONbits_t T2CONbits __at(0xFBD);
[; ;pic18f27k40.h: 21966: extern volatile unsigned char T2HLT __at(0xFBE);
"21968
[; ;pic18f27k40.h: 21968: asm("T2HLT equ 0FBEh");
[; <" T2HLT equ 0FBEh ;# ">
[; ;pic18f27k40.h: 21971: typedef union {
[; ;pic18f27k40.h: 21972: struct {
[; ;pic18f27k40.h: 21973: unsigned MODE :5;
[; ;pic18f27k40.h: 21974: unsigned CKSYNC :1;
[; ;pic18f27k40.h: 21975: unsigned CKPOL :1;
[; ;pic18f27k40.h: 21976: unsigned PSYNC :1;
[; ;pic18f27k40.h: 21977: };
[; ;pic18f27k40.h: 21978: struct {
[; ;pic18f27k40.h: 21979: unsigned MODE0 :1;
[; ;pic18f27k40.h: 21980: unsigned MODE1 :1;
[; ;pic18f27k40.h: 21981: unsigned MODE2 :1;
[; ;pic18f27k40.h: 21982: unsigned MODE3 :1;
[; ;pic18f27k40.h: 21983: unsigned MODE4 :1;
[; ;pic18f27k40.h: 21984: };
[; ;pic18f27k40.h: 21985: struct {
[; ;pic18f27k40.h: 21986: unsigned T2MODE :5;
[; ;pic18f27k40.h: 21987: unsigned T2CKSYNC :1;
[; ;pic18f27k40.h: 21988: unsigned T2CKPOL :1;
[; ;pic18f27k40.h: 21989: unsigned T2PSYNC :1;
[; ;pic18f27k40.h: 21990: };
[; ;pic18f27k40.h: 21991: struct {
[; ;pic18f27k40.h: 21992: unsigned T2MODE0 :1;
[; ;pic18f27k40.h: 21993: unsigned T2MODE1 :1;
[; ;pic18f27k40.h: 21994: unsigned T2MODE2 :1;
[; ;pic18f27k40.h: 21995: unsigned T2MODE3 :1;
[; ;pic18f27k40.h: 21996: unsigned T2MODE4 :1;
[; ;pic18f27k40.h: 21997: };
[; ;pic18f27k40.h: 21998: } T2HLTbits_t;
[; ;pic18f27k40.h: 21999: extern volatile T2HLTbits_t T2HLTbits __at(0xFBE);
[; ;pic18f27k40.h: 22094: extern volatile unsigned char T2CLKCON __at(0xFBF);
"22096
[; ;pic18f27k40.h: 22096: asm("T2CLKCON equ 0FBFh");
[; <" T2CLKCON equ 0FBFh ;# ">
[; ;pic18f27k40.h: 22099: extern volatile unsigned char T2CLK __at(0xFBF);
"22101
[; ;pic18f27k40.h: 22101: asm("T2CLK equ 0FBFh");
[; <" T2CLK equ 0FBFh ;# ">
[; ;pic18f27k40.h: 22104: typedef union {
[; ;pic18f27k40.h: 22105: struct {
[; ;pic18f27k40.h: 22106: unsigned CS :4;
[; ;pic18f27k40.h: 22107: };
[; ;pic18f27k40.h: 22108: struct {
[; ;pic18f27k40.h: 22109: unsigned CS0 :1;
[; ;pic18f27k40.h: 22110: unsigned CS1 :1;
[; ;pic18f27k40.h: 22111: unsigned CS2 :1;
[; ;pic18f27k40.h: 22112: unsigned CS3 :1;
[; ;pic18f27k40.h: 22113: };
[; ;pic18f27k40.h: 22114: struct {
[; ;pic18f27k40.h: 22115: unsigned T2CS :4;
[; ;pic18f27k40.h: 22116: };
[; ;pic18f27k40.h: 22117: struct {
[; ;pic18f27k40.h: 22118: unsigned T2CS0 :1;
[; ;pic18f27k40.h: 22119: unsigned T2CS1 :1;
[; ;pic18f27k40.h: 22120: unsigned T2CS2 :1;
[; ;pic18f27k40.h: 22121: unsigned T2CS3 :1;
[; ;pic18f27k40.h: 22122: };
[; ;pic18f27k40.h: 22123: } T2CLKCONbits_t;
[; ;pic18f27k40.h: 22124: extern volatile T2CLKCONbits_t T2CLKCONbits __at(0xFBF);
[; ;pic18f27k40.h: 22177: typedef union {
[; ;pic18f27k40.h: 22178: struct {
[; ;pic18f27k40.h: 22179: unsigned CS :4;
[; ;pic18f27k40.h: 22180: };
[; ;pic18f27k40.h: 22181: struct {
[; ;pic18f27k40.h: 22182: unsigned CS0 :1;
[; ;pic18f27k40.h: 22183: unsigned CS1 :1;
[; ;pic18f27k40.h: 22184: unsigned CS2 :1;
[; ;pic18f27k40.h: 22185: unsigned CS3 :1;
[; ;pic18f27k40.h: 22186: };
[; ;pic18f27k40.h: 22187: struct {
[; ;pic18f27k40.h: 22188: unsigned T2CS :4;
[; ;pic18f27k40.h: 22189: };
[; ;pic18f27k40.h: 22190: struct {
[; ;pic18f27k40.h: 22191: unsigned T2CS0 :1;
[; ;pic18f27k40.h: 22192: unsigned T2CS1 :1;
[; ;pic18f27k40.h: 22193: unsigned T2CS2 :1;
[; ;pic18f27k40.h: 22194: unsigned T2CS3 :1;
[; ;pic18f27k40.h: 22195: };
[; ;pic18f27k40.h: 22196: } T2CLKbits_t;
[; ;pic18f27k40.h: 22197: extern volatile T2CLKbits_t T2CLKbits __at(0xFBF);
[; ;pic18f27k40.h: 22252: extern volatile unsigned char T2RST __at(0xFC0);
"22254
[; ;pic18f27k40.h: 22254: asm("T2RST equ 0FC0h");
[; <" T2RST equ 0FC0h ;# ">
[; ;pic18f27k40.h: 22257: typedef union {
[; ;pic18f27k40.h: 22258: struct {
[; ;pic18f27k40.h: 22259: unsigned RSEL :5;
[; ;pic18f27k40.h: 22260: };
[; ;pic18f27k40.h: 22261: struct {
[; ;pic18f27k40.h: 22262: unsigned RSEL0 :1;
[; ;pic18f27k40.h: 22263: unsigned RSEL1 :1;
[; ;pic18f27k40.h: 22264: unsigned RSEL2 :1;
[; ;pic18f27k40.h: 22265: unsigned RSEL3 :1;
[; ;pic18f27k40.h: 22266: };
[; ;pic18f27k40.h: 22267: struct {
[; ;pic18f27k40.h: 22268: unsigned T2RSEL :5;
[; ;pic18f27k40.h: 22269: };
[; ;pic18f27k40.h: 22270: struct {
[; ;pic18f27k40.h: 22271: unsigned T2RSEL0 :1;
[; ;pic18f27k40.h: 22272: unsigned T2RSEL1 :1;
[; ;pic18f27k40.h: 22273: unsigned T2RSEL2 :1;
[; ;pic18f27k40.h: 22274: unsigned T2RSEL3 :1;
[; ;pic18f27k40.h: 22275: };
[; ;pic18f27k40.h: 22276: } T2RSTbits_t;
[; ;pic18f27k40.h: 22277: extern volatile T2RSTbits_t T2RSTbits __at(0xFC0);
[; ;pic18f27k40.h: 22332: extern volatile unsigned short TMR5 __at(0xFC1);
"22334
[; ;pic18f27k40.h: 22334: asm("TMR5 equ 0FC1h");
[; <" TMR5 equ 0FC1h ;# ">
[; ;pic18f27k40.h: 22339: extern volatile unsigned char TMR5L __at(0xFC1);
"22341
[; ;pic18f27k40.h: 22341: asm("TMR5L equ 0FC1h");
[; <" TMR5L equ 0FC1h ;# ">
[; ;pic18f27k40.h: 22344: typedef union {
[; ;pic18f27k40.h: 22345: struct {
[; ;pic18f27k40.h: 22346: unsigned TMR5L0 :1;
[; ;pic18f27k40.h: 22347: unsigned TMR5L1 :1;
[; ;pic18f27k40.h: 22348: unsigned TMR5L2 :1;
[; ;pic18f27k40.h: 22349: unsigned TMR5L3 :1;
[; ;pic18f27k40.h: 22350: unsigned TMR5L4 :1;
[; ;pic18f27k40.h: 22351: unsigned TMR5L5 :1;
[; ;pic18f27k40.h: 22352: unsigned TMR5L6 :1;
[; ;pic18f27k40.h: 22353: unsigned TMR5L7 :1;
[; ;pic18f27k40.h: 22354: };
[; ;pic18f27k40.h: 22355: struct {
[; ;pic18f27k40.h: 22356: unsigned TMR5L :8;
[; ;pic18f27k40.h: 22357: };
[; ;pic18f27k40.h: 22358: struct {
[; ;pic18f27k40.h: 22359: unsigned TMR50 :1;
[; ;pic18f27k40.h: 22360: unsigned TMR51 :1;
[; ;pic18f27k40.h: 22361: unsigned TMR52 :1;
[; ;pic18f27k40.h: 22362: unsigned TMR53 :1;
[; ;pic18f27k40.h: 22363: unsigned TMR54 :1;
[; ;pic18f27k40.h: 22364: unsigned TMR55 :1;
[; ;pic18f27k40.h: 22365: unsigned TMR56 :1;
[; ;pic18f27k40.h: 22366: unsigned TMR57 :1;
[; ;pic18f27k40.h: 22367: };
[; ;pic18f27k40.h: 22368: struct {
[; ;pic18f27k40.h: 22369: unsigned CAL05 :1;
[; ;pic18f27k40.h: 22370: unsigned CAL15 :1;
[; ;pic18f27k40.h: 22371: unsigned CAL25 :1;
[; ;pic18f27k40.h: 22372: unsigned CAL35 :1;
[; ;pic18f27k40.h: 22373: unsigned CAL45 :1;
[; ;pic18f27k40.h: 22374: unsigned CAL55 :1;
[; ;pic18f27k40.h: 22375: unsigned CAL65 :1;
[; ;pic18f27k40.h: 22376: unsigned CAL75 :1;
[; ;pic18f27k40.h: 22377: };
[; ;pic18f27k40.h: 22378: } TMR5Lbits_t;
[; ;pic18f27k40.h: 22379: extern volatile TMR5Lbits_t TMR5Lbits __at(0xFC1);
[; ;pic18f27k40.h: 22509: extern volatile unsigned char TMR5H __at(0xFC2);
"22511
[; ;pic18f27k40.h: 22511: asm("TMR5H equ 0FC2h");
[; <" TMR5H equ 0FC2h ;# ">
[; ;pic18f27k40.h: 22514: typedef union {
[; ;pic18f27k40.h: 22515: struct {
[; ;pic18f27k40.h: 22516: unsigned TMR5H0 :1;
[; ;pic18f27k40.h: 22517: unsigned TMR5H1 :1;
[; ;pic18f27k40.h: 22518: unsigned TMR5H2 :1;
[; ;pic18f27k40.h: 22519: unsigned TMR5H3 :1;
[; ;pic18f27k40.h: 22520: unsigned TMR5H4 :1;
[; ;pic18f27k40.h: 22521: unsigned TMR5H5 :1;
[; ;pic18f27k40.h: 22522: unsigned TMR5H6 :1;
[; ;pic18f27k40.h: 22523: unsigned TMR5H7 :1;
[; ;pic18f27k40.h: 22524: };
[; ;pic18f27k40.h: 22525: struct {
[; ;pic18f27k40.h: 22526: unsigned TMR5H :8;
[; ;pic18f27k40.h: 22527: };
[; ;pic18f27k40.h: 22528: struct {
[; ;pic18f27k40.h: 22529: unsigned TMR58 :1;
[; ;pic18f27k40.h: 22530: unsigned TMR59 :1;
[; ;pic18f27k40.h: 22531: unsigned TMR510 :1;
[; ;pic18f27k40.h: 22532: unsigned TMR511 :1;
[; ;pic18f27k40.h: 22533: unsigned TMR512 :1;
[; ;pic18f27k40.h: 22534: unsigned TMR513 :1;
[; ;pic18f27k40.h: 22535: unsigned TMR514 :1;
[; ;pic18f27k40.h: 22536: unsigned TMR515 :1;
[; ;pic18f27k40.h: 22537: };
[; ;pic18f27k40.h: 22538: } TMR5Hbits_t;
[; ;pic18f27k40.h: 22539: extern volatile TMR5Hbits_t TMR5Hbits __at(0xFC2);
[; ;pic18f27k40.h: 22629: extern volatile unsigned char T5CON __at(0xFC3);
"22631
[; ;pic18f27k40.h: 22631: asm("T5CON equ 0FC3h");
[; <" T5CON equ 0FC3h ;# ">
[; ;pic18f27k40.h: 22634: typedef union {
[; ;pic18f27k40.h: 22635: struct {
[; ;pic18f27k40.h: 22636: unsigned :2;
[; ;pic18f27k40.h: 22637: unsigned NOT_SYNC :1;
[; ;pic18f27k40.h: 22638: };
[; ;pic18f27k40.h: 22639: struct {
[; ;pic18f27k40.h: 22640: unsigned ON :1;
[; ;pic18f27k40.h: 22641: unsigned RD16 :1;
[; ;pic18f27k40.h: 22642: unsigned nSYNC :1;
[; ;pic18f27k40.h: 22643: unsigned :1;
[; ;pic18f27k40.h: 22644: unsigned CKPS :2;
[; ;pic18f27k40.h: 22645: };
[; ;pic18f27k40.h: 22646: struct {
[; ;pic18f27k40.h: 22647: unsigned :2;
[; ;pic18f27k40.h: 22648: unsigned NOT_T5SYNC :1;
[; ;pic18f27k40.h: 22649: };
[; ;pic18f27k40.h: 22650: struct {
[; ;pic18f27k40.h: 22651: unsigned TMR5ON :1;
[; ;pic18f27k40.h: 22652: unsigned T5RD16 :1;
[; ;pic18f27k40.h: 22653: unsigned nT5SYNC :1;
[; ;pic18f27k40.h: 22654: unsigned :1;
[; ;pic18f27k40.h: 22655: unsigned T5CKPS0 :1;
[; ;pic18f27k40.h: 22656: unsigned T5CKPS1 :1;
[; ;pic18f27k40.h: 22657: };
[; ;pic18f27k40.h: 22658: struct {
[; ;pic18f27k40.h: 22659: unsigned :4;
[; ;pic18f27k40.h: 22660: unsigned CKPS0 :1;
[; ;pic18f27k40.h: 22661: unsigned CKPS1 :1;
[; ;pic18f27k40.h: 22662: };
[; ;pic18f27k40.h: 22663: struct {
[; ;pic18f27k40.h: 22664: unsigned :1;
[; ;pic18f27k40.h: 22665: unsigned RD165 :1;
[; ;pic18f27k40.h: 22666: };
[; ;pic18f27k40.h: 22667: } T5CONbits_t;
[; ;pic18f27k40.h: 22668: extern volatile T5CONbits_t T5CONbits __at(0xFC3);
[; ;pic18f27k40.h: 22743: extern volatile unsigned char T5GCON __at(0xFC4);
"22745
[; ;pic18f27k40.h: 22745: asm("T5GCON equ 0FC4h");
[; <" T5GCON equ 0FC4h ;# ">
[; ;pic18f27k40.h: 22748: extern volatile unsigned char PR5 __at(0xFC4);
"22750
[; ;pic18f27k40.h: 22750: asm("PR5 equ 0FC4h");
[; <" PR5 equ 0FC4h ;# ">
[; ;pic18f27k40.h: 22753: typedef union {
[; ;pic18f27k40.h: 22754: struct {
[; ;pic18f27k40.h: 22755: unsigned :3;
[; ;pic18f27k40.h: 22756: unsigned GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 22757: };
[; ;pic18f27k40.h: 22758: struct {
[; ;pic18f27k40.h: 22759: unsigned :2;
[; ;pic18f27k40.h: 22760: unsigned GVAL :1;
[; ;pic18f27k40.h: 22761: unsigned GGO_nDONE :1;
[; ;pic18f27k40.h: 22762: unsigned GSPM :1;
[; ;pic18f27k40.h: 22763: unsigned GTM :1;
[; ;pic18f27k40.h: 22764: unsigned GPOL :1;
[; ;pic18f27k40.h: 22765: unsigned GE :1;
[; ;pic18f27k40.h: 22766: };
[; ;pic18f27k40.h: 22767: struct {
[; ;pic18f27k40.h: 22768: unsigned :3;
[; ;pic18f27k40.h: 22769: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 22770: };
[; ;pic18f27k40.h: 22771: struct {
[; ;pic18f27k40.h: 22772: unsigned :2;
[; ;pic18f27k40.h: 22773: unsigned T5GVAL :1;
[; ;pic18f27k40.h: 22774: unsigned T5GGO_nDONE :1;
[; ;pic18f27k40.h: 22775: unsigned T5GSPM :1;
[; ;pic18f27k40.h: 22776: unsigned T5GTM :1;
[; ;pic18f27k40.h: 22777: unsigned T5GPOL :1;
[; ;pic18f27k40.h: 22778: unsigned T5GE :1;
[; ;pic18f27k40.h: 22779: };
[; ;pic18f27k40.h: 22780: struct {
[; ;pic18f27k40.h: 22781: unsigned :3;
[; ;pic18f27k40.h: 22782: unsigned T5GGO :1;
[; ;pic18f27k40.h: 22783: };
[; ;pic18f27k40.h: 22784: } T5GCONbits_t;
[; ;pic18f27k40.h: 22785: extern volatile T5GCONbits_t T5GCONbits __at(0xFC4);
[; ;pic18f27k40.h: 22863: typedef union {
[; ;pic18f27k40.h: 22864: struct {
[; ;pic18f27k40.h: 22865: unsigned :3;
[; ;pic18f27k40.h: 22866: unsigned GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 22867: };
[; ;pic18f27k40.h: 22868: struct {
[; ;pic18f27k40.h: 22869: unsigned :2;
[; ;pic18f27k40.h: 22870: unsigned GVAL :1;
[; ;pic18f27k40.h: 22871: unsigned GGO_nDONE :1;
[; ;pic18f27k40.h: 22872: unsigned GSPM :1;
[; ;pic18f27k40.h: 22873: unsigned GTM :1;
[; ;pic18f27k40.h: 22874: unsigned GPOL :1;
[; ;pic18f27k40.h: 22875: unsigned GE :1;
[; ;pic18f27k40.h: 22876: };
[; ;pic18f27k40.h: 22877: struct {
[; ;pic18f27k40.h: 22878: unsigned :3;
[; ;pic18f27k40.h: 22879: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 22880: };
[; ;pic18f27k40.h: 22881: struct {
[; ;pic18f27k40.h: 22882: unsigned :2;
[; ;pic18f27k40.h: 22883: unsigned T5GVAL :1;
[; ;pic18f27k40.h: 22884: unsigned T5GGO_nDONE :1;
[; ;pic18f27k40.h: 22885: unsigned T5GSPM :1;
[; ;pic18f27k40.h: 22886: unsigned T5GTM :1;
[; ;pic18f27k40.h: 22887: unsigned T5GPOL :1;
[; ;pic18f27k40.h: 22888: unsigned T5GE :1;
[; ;pic18f27k40.h: 22889: };
[; ;pic18f27k40.h: 22890: struct {
[; ;pic18f27k40.h: 22891: unsigned :3;
[; ;pic18f27k40.h: 22892: unsigned T5GGO :1;
[; ;pic18f27k40.h: 22893: };
[; ;pic18f27k40.h: 22894: } PR5bits_t;
[; ;pic18f27k40.h: 22895: extern volatile PR5bits_t PR5bits __at(0xFC4);
[; ;pic18f27k40.h: 22975: extern volatile unsigned char T5GATE __at(0xFC5);
"22977
[; ;pic18f27k40.h: 22977: asm("T5GATE equ 0FC5h");
[; <" T5GATE equ 0FC5h ;# ">
[; ;pic18f27k40.h: 22980: extern volatile unsigned char TMR5GATE __at(0xFC5);
"22982
[; ;pic18f27k40.h: 22982: asm("TMR5GATE equ 0FC5h");
[; <" TMR5GATE equ 0FC5h ;# ">
[; ;pic18f27k40.h: 22985: typedef union {
[; ;pic18f27k40.h: 22986: struct {
[; ;pic18f27k40.h: 22987: unsigned GSS :5;
[; ;pic18f27k40.h: 22988: };
[; ;pic18f27k40.h: 22989: struct {
[; ;pic18f27k40.h: 22990: unsigned GSS0 :1;
[; ;pic18f27k40.h: 22991: unsigned GSS1 :1;
[; ;pic18f27k40.h: 22992: unsigned GSS2 :1;
[; ;pic18f27k40.h: 22993: unsigned GSS3 :1;
[; ;pic18f27k40.h: 22994: };
[; ;pic18f27k40.h: 22995: struct {
[; ;pic18f27k40.h: 22996: unsigned T5GSS0 :1;
[; ;pic18f27k40.h: 22997: unsigned T5GSS1 :1;
[; ;pic18f27k40.h: 22998: unsigned T5GSS2 :1;
[; ;pic18f27k40.h: 22999: unsigned T5GSS3 :1;
[; ;pic18f27k40.h: 23000: };
[; ;pic18f27k40.h: 23001: } T5GATEbits_t;
[; ;pic18f27k40.h: 23002: extern volatile T5GATEbits_t T5GATEbits __at(0xFC5);
[; ;pic18f27k40.h: 23050: typedef union {
[; ;pic18f27k40.h: 23051: struct {
[; ;pic18f27k40.h: 23052: unsigned GSS :5;
[; ;pic18f27k40.h: 23053: };
[; ;pic18f27k40.h: 23054: struct {
[; ;pic18f27k40.h: 23055: unsigned GSS0 :1;
[; ;pic18f27k40.h: 23056: unsigned GSS1 :1;
[; ;pic18f27k40.h: 23057: unsigned GSS2 :1;
[; ;pic18f27k40.h: 23058: unsigned GSS3 :1;
[; ;pic18f27k40.h: 23059: };
[; ;pic18f27k40.h: 23060: struct {
[; ;pic18f27k40.h: 23061: unsigned T5GSS0 :1;
[; ;pic18f27k40.h: 23062: unsigned T5GSS1 :1;
[; ;pic18f27k40.h: 23063: unsigned T5GSS2 :1;
[; ;pic18f27k40.h: 23064: unsigned T5GSS3 :1;
[; ;pic18f27k40.h: 23065: };
[; ;pic18f27k40.h: 23066: } TMR5GATEbits_t;
[; ;pic18f27k40.h: 23067: extern volatile TMR5GATEbits_t TMR5GATEbits __at(0xFC5);
[; ;pic18f27k40.h: 23117: extern volatile unsigned char T5CLK __at(0xFC6);
"23119
[; ;pic18f27k40.h: 23119: asm("T5CLK equ 0FC6h");
[; <" T5CLK equ 0FC6h ;# ">
[; ;pic18f27k40.h: 23122: extern volatile unsigned char TMR5CLK __at(0xFC6);
"23124
[; ;pic18f27k40.h: 23124: asm("TMR5CLK equ 0FC6h");
[; <" TMR5CLK equ 0FC6h ;# ">
[; ;pic18f27k40.h: 23127: typedef union {
[; ;pic18f27k40.h: 23128: struct {
[; ;pic18f27k40.h: 23129: unsigned CS :4;
[; ;pic18f27k40.h: 23130: };
[; ;pic18f27k40.h: 23131: struct {
[; ;pic18f27k40.h: 23132: unsigned T5CS0 :1;
[; ;pic18f27k40.h: 23133: unsigned T5CS1 :1;
[; ;pic18f27k40.h: 23134: unsigned T5CS2 :1;
[; ;pic18f27k40.h: 23135: unsigned T5CS3 :1;
[; ;pic18f27k40.h: 23136: };
[; ;pic18f27k40.h: 23137: struct {
[; ;pic18f27k40.h: 23138: unsigned CS0 :1;
[; ;pic18f27k40.h: 23139: unsigned CS1 :1;
[; ;pic18f27k40.h: 23140: unsigned CS2 :1;
[; ;pic18f27k40.h: 23141: unsigned CS3 :1;
[; ;pic18f27k40.h: 23142: };
[; ;pic18f27k40.h: 23143: } T5CLKbits_t;
[; ;pic18f27k40.h: 23144: extern volatile T5CLKbits_t T5CLKbits __at(0xFC6);
[; ;pic18f27k40.h: 23192: typedef union {
[; ;pic18f27k40.h: 23193: struct {
[; ;pic18f27k40.h: 23194: unsigned CS :4;
[; ;pic18f27k40.h: 23195: };
[; ;pic18f27k40.h: 23196: struct {
[; ;pic18f27k40.h: 23197: unsigned T5CS0 :1;
[; ;pic18f27k40.h: 23198: unsigned T5CS1 :1;
[; ;pic18f27k40.h: 23199: unsigned T5CS2 :1;
[; ;pic18f27k40.h: 23200: unsigned T5CS3 :1;
[; ;pic18f27k40.h: 23201: };
[; ;pic18f27k40.h: 23202: struct {
[; ;pic18f27k40.h: 23203: unsigned CS0 :1;
[; ;pic18f27k40.h: 23204: unsigned CS1 :1;
[; ;pic18f27k40.h: 23205: unsigned CS2 :1;
[; ;pic18f27k40.h: 23206: unsigned CS3 :1;
[; ;pic18f27k40.h: 23207: };
[; ;pic18f27k40.h: 23208: } TMR5CLKbits_t;
[; ;pic18f27k40.h: 23209: extern volatile TMR5CLKbits_t TMR5CLKbits __at(0xFC6);
[; ;pic18f27k40.h: 23259: extern volatile unsigned short TMR3 __at(0xFC7);
"23261
[; ;pic18f27k40.h: 23261: asm("TMR3 equ 0FC7h");
[; <" TMR3 equ 0FC7h ;# ">
[; ;pic18f27k40.h: 23266: extern volatile unsigned char TMR3L __at(0xFC7);
"23268
[; ;pic18f27k40.h: 23268: asm("TMR3L equ 0FC7h");
[; <" TMR3L equ 0FC7h ;# ">
[; ;pic18f27k40.h: 23271: typedef union {
[; ;pic18f27k40.h: 23272: struct {
[; ;pic18f27k40.h: 23273: unsigned TMR3L0 :1;
[; ;pic18f27k40.h: 23274: unsigned TMR3L1 :1;
[; ;pic18f27k40.h: 23275: unsigned TMR3L2 :1;
[; ;pic18f27k40.h: 23276: unsigned TMR3L3 :1;
[; ;pic18f27k40.h: 23277: unsigned TMR3L4 :1;
[; ;pic18f27k40.h: 23278: unsigned TMR3L5 :1;
[; ;pic18f27k40.h: 23279: unsigned TMR3L6 :1;
[; ;pic18f27k40.h: 23280: unsigned TMR3L7 :1;
[; ;pic18f27k40.h: 23281: };
[; ;pic18f27k40.h: 23282: struct {
[; ;pic18f27k40.h: 23283: unsigned TMR3L :8;
[; ;pic18f27k40.h: 23284: };
[; ;pic18f27k40.h: 23285: struct {
[; ;pic18f27k40.h: 23286: unsigned TMR30 :1;
[; ;pic18f27k40.h: 23287: unsigned TMR31 :1;
[; ;pic18f27k40.h: 23288: unsigned TMR32 :1;
[; ;pic18f27k40.h: 23289: unsigned TMR33 :1;
[; ;pic18f27k40.h: 23290: unsigned TMR34 :1;
[; ;pic18f27k40.h: 23291: unsigned TMR35 :1;
[; ;pic18f27k40.h: 23292: unsigned TMR36 :1;
[; ;pic18f27k40.h: 23293: unsigned TMR37 :1;
[; ;pic18f27k40.h: 23294: };
[; ;pic18f27k40.h: 23295: struct {
[; ;pic18f27k40.h: 23296: unsigned CAL03 :1;
[; ;pic18f27k40.h: 23297: unsigned CAL13 :1;
[; ;pic18f27k40.h: 23298: unsigned CAL23 :1;
[; ;pic18f27k40.h: 23299: unsigned CAL33 :1;
[; ;pic18f27k40.h: 23300: unsigned CAL43 :1;
[; ;pic18f27k40.h: 23301: unsigned CAL53 :1;
[; ;pic18f27k40.h: 23302: unsigned CAL63 :1;
[; ;pic18f27k40.h: 23303: unsigned CAL73 :1;
[; ;pic18f27k40.h: 23304: };
[; ;pic18f27k40.h: 23305: } TMR3Lbits_t;
[; ;pic18f27k40.h: 23306: extern volatile TMR3Lbits_t TMR3Lbits __at(0xFC7);
[; ;pic18f27k40.h: 23436: extern volatile unsigned char TMR3H __at(0xFC8);
"23438
[; ;pic18f27k40.h: 23438: asm("TMR3H equ 0FC8h");
[; <" TMR3H equ 0FC8h ;# ">
[; ;pic18f27k40.h: 23441: typedef union {
[; ;pic18f27k40.h: 23442: struct {
[; ;pic18f27k40.h: 23443: unsigned TMR3H0 :1;
[; ;pic18f27k40.h: 23444: unsigned TMR3H1 :1;
[; ;pic18f27k40.h: 23445: unsigned TMR3H2 :1;
[; ;pic18f27k40.h: 23446: unsigned TMR3H3 :1;
[; ;pic18f27k40.h: 23447: unsigned TMR3H4 :1;
[; ;pic18f27k40.h: 23448: unsigned TMR3H5 :1;
[; ;pic18f27k40.h: 23449: unsigned TMR3H6 :1;
[; ;pic18f27k40.h: 23450: unsigned TMR3H7 :1;
[; ;pic18f27k40.h: 23451: };
[; ;pic18f27k40.h: 23452: struct {
[; ;pic18f27k40.h: 23453: unsigned TMR3H :8;
[; ;pic18f27k40.h: 23454: };
[; ;pic18f27k40.h: 23455: struct {
[; ;pic18f27k40.h: 23456: unsigned TMR38 :1;
[; ;pic18f27k40.h: 23457: unsigned TMR39 :1;
[; ;pic18f27k40.h: 23458: unsigned TMR310 :1;
[; ;pic18f27k40.h: 23459: unsigned TMR311 :1;
[; ;pic18f27k40.h: 23460: unsigned TMR312 :1;
[; ;pic18f27k40.h: 23461: unsigned TMR313 :1;
[; ;pic18f27k40.h: 23462: unsigned TMR314 :1;
[; ;pic18f27k40.h: 23463: unsigned TMR315 :1;
[; ;pic18f27k40.h: 23464: };
[; ;pic18f27k40.h: 23465: } TMR3Hbits_t;
[; ;pic18f27k40.h: 23466: extern volatile TMR3Hbits_t TMR3Hbits __at(0xFC8);
[; ;pic18f27k40.h: 23556: extern volatile unsigned char T3CON __at(0xFC9);
"23558
[; ;pic18f27k40.h: 23558: asm("T3CON equ 0FC9h");
[; <" T3CON equ 0FC9h ;# ">
[; ;pic18f27k40.h: 23561: typedef union {
[; ;pic18f27k40.h: 23562: struct {
[; ;pic18f27k40.h: 23563: unsigned :2;
[; ;pic18f27k40.h: 23564: unsigned NOT_SYNC :1;
[; ;pic18f27k40.h: 23565: };
[; ;pic18f27k40.h: 23566: struct {
[; ;pic18f27k40.h: 23567: unsigned ON :1;
[; ;pic18f27k40.h: 23568: unsigned RD16 :1;
[; ;pic18f27k40.h: 23569: unsigned nSYNC :1;
[; ;pic18f27k40.h: 23570: unsigned :1;
[; ;pic18f27k40.h: 23571: unsigned CKPS :2;
[; ;pic18f27k40.h: 23572: };
[; ;pic18f27k40.h: 23573: struct {
[; ;pic18f27k40.h: 23574: unsigned :2;
[; ;pic18f27k40.h: 23575: unsigned NOT_T3SYNC :1;
[; ;pic18f27k40.h: 23576: };
[; ;pic18f27k40.h: 23577: struct {
[; ;pic18f27k40.h: 23578: unsigned TMR3ON :1;
[; ;pic18f27k40.h: 23579: unsigned T3RD16 :1;
[; ;pic18f27k40.h: 23580: unsigned nT3SYNC :1;
[; ;pic18f27k40.h: 23581: unsigned :1;
[; ;pic18f27k40.h: 23582: unsigned T3CKPS0 :1;
[; ;pic18f27k40.h: 23583: unsigned T3CKPS1 :1;
[; ;pic18f27k40.h: 23584: };
[; ;pic18f27k40.h: 23585: struct {
[; ;pic18f27k40.h: 23586: unsigned :4;
[; ;pic18f27k40.h: 23587: unsigned CKPS0 :1;
[; ;pic18f27k40.h: 23588: unsigned CKPS1 :1;
[; ;pic18f27k40.h: 23589: };
[; ;pic18f27k40.h: 23590: struct {
[; ;pic18f27k40.h: 23591: unsigned :1;
[; ;pic18f27k40.h: 23592: unsigned RD163 :1;
[; ;pic18f27k40.h: 23593: };
[; ;pic18f27k40.h: 23594: } T3CONbits_t;
[; ;pic18f27k40.h: 23595: extern volatile T3CONbits_t T3CONbits __at(0xFC9);
[; ;pic18f27k40.h: 23670: extern volatile unsigned char T3GCON __at(0xFCA);
"23672
[; ;pic18f27k40.h: 23672: asm("T3GCON equ 0FCAh");
[; <" T3GCON equ 0FCAh ;# ">
[; ;pic18f27k40.h: 23675: extern volatile unsigned char PR3 __at(0xFCA);
"23677
[; ;pic18f27k40.h: 23677: asm("PR3 equ 0FCAh");
[; <" PR3 equ 0FCAh ;# ">
[; ;pic18f27k40.h: 23680: typedef union {
[; ;pic18f27k40.h: 23681: struct {
[; ;pic18f27k40.h: 23682: unsigned :3;
[; ;pic18f27k40.h: 23683: unsigned GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 23684: };
[; ;pic18f27k40.h: 23685: struct {
[; ;pic18f27k40.h: 23686: unsigned :2;
[; ;pic18f27k40.h: 23687: unsigned GVAL :1;
[; ;pic18f27k40.h: 23688: unsigned GGO_nDONE :1;
[; ;pic18f27k40.h: 23689: unsigned GSPM :1;
[; ;pic18f27k40.h: 23690: unsigned GTM :1;
[; ;pic18f27k40.h: 23691: unsigned GPOL :1;
[; ;pic18f27k40.h: 23692: unsigned GE :1;
[; ;pic18f27k40.h: 23693: };
[; ;pic18f27k40.h: 23694: struct {
[; ;pic18f27k40.h: 23695: unsigned :3;
[; ;pic18f27k40.h: 23696: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 23697: };
[; ;pic18f27k40.h: 23698: struct {
[; ;pic18f27k40.h: 23699: unsigned :2;
[; ;pic18f27k40.h: 23700: unsigned T3GVAL :1;
[; ;pic18f27k40.h: 23701: unsigned T3GGO_nDONE :1;
[; ;pic18f27k40.h: 23702: unsigned T3GSPM :1;
[; ;pic18f27k40.h: 23703: unsigned T3GTM :1;
[; ;pic18f27k40.h: 23704: unsigned T3GPOL :1;
[; ;pic18f27k40.h: 23705: unsigned T3GE :1;
[; ;pic18f27k40.h: 23706: };
[; ;pic18f27k40.h: 23707: struct {
[; ;pic18f27k40.h: 23708: unsigned :3;
[; ;pic18f27k40.h: 23709: unsigned T3GGO :1;
[; ;pic18f27k40.h: 23710: };
[; ;pic18f27k40.h: 23711: } T3GCONbits_t;
[; ;pic18f27k40.h: 23712: extern volatile T3GCONbits_t T3GCONbits __at(0xFCA);
[; ;pic18f27k40.h: 23790: typedef union {
[; ;pic18f27k40.h: 23791: struct {
[; ;pic18f27k40.h: 23792: unsigned :3;
[; ;pic18f27k40.h: 23793: unsigned GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 23794: };
[; ;pic18f27k40.h: 23795: struct {
[; ;pic18f27k40.h: 23796: unsigned :2;
[; ;pic18f27k40.h: 23797: unsigned GVAL :1;
[; ;pic18f27k40.h: 23798: unsigned GGO_nDONE :1;
[; ;pic18f27k40.h: 23799: unsigned GSPM :1;
[; ;pic18f27k40.h: 23800: unsigned GTM :1;
[; ;pic18f27k40.h: 23801: unsigned GPOL :1;
[; ;pic18f27k40.h: 23802: unsigned GE :1;
[; ;pic18f27k40.h: 23803: };
[; ;pic18f27k40.h: 23804: struct {
[; ;pic18f27k40.h: 23805: unsigned :3;
[; ;pic18f27k40.h: 23806: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 23807: };
[; ;pic18f27k40.h: 23808: struct {
[; ;pic18f27k40.h: 23809: unsigned :2;
[; ;pic18f27k40.h: 23810: unsigned T3GVAL :1;
[; ;pic18f27k40.h: 23811: unsigned T3GGO_nDONE :1;
[; ;pic18f27k40.h: 23812: unsigned T3GSPM :1;
[; ;pic18f27k40.h: 23813: unsigned T3GTM :1;
[; ;pic18f27k40.h: 23814: unsigned T3GPOL :1;
[; ;pic18f27k40.h: 23815: unsigned T3GE :1;
[; ;pic18f27k40.h: 23816: };
[; ;pic18f27k40.h: 23817: struct {
[; ;pic18f27k40.h: 23818: unsigned :3;
[; ;pic18f27k40.h: 23819: unsigned T3GGO :1;
[; ;pic18f27k40.h: 23820: };
[; ;pic18f27k40.h: 23821: } PR3bits_t;
[; ;pic18f27k40.h: 23822: extern volatile PR3bits_t PR3bits __at(0xFCA);
[; ;pic18f27k40.h: 23902: extern volatile unsigned char T3GATE __at(0xFCB);
"23904
[; ;pic18f27k40.h: 23904: asm("T3GATE equ 0FCBh");
[; <" T3GATE equ 0FCBh ;# ">
[; ;pic18f27k40.h: 23907: extern volatile unsigned char TMR3GATE __at(0xFCB);
"23909
[; ;pic18f27k40.h: 23909: asm("TMR3GATE equ 0FCBh");
[; <" TMR3GATE equ 0FCBh ;# ">
[; ;pic18f27k40.h: 23912: typedef union {
[; ;pic18f27k40.h: 23913: struct {
[; ;pic18f27k40.h: 23914: unsigned GSS :5;
[; ;pic18f27k40.h: 23915: };
[; ;pic18f27k40.h: 23916: struct {
[; ;pic18f27k40.h: 23917: unsigned GSS0 :1;
[; ;pic18f27k40.h: 23918: unsigned GSS1 :1;
[; ;pic18f27k40.h: 23919: unsigned GSS2 :1;
[; ;pic18f27k40.h: 23920: unsigned GSS3 :1;
[; ;pic18f27k40.h: 23921: };
[; ;pic18f27k40.h: 23922: struct {
[; ;pic18f27k40.h: 23923: unsigned T3GSS0 :1;
[; ;pic18f27k40.h: 23924: unsigned T3GSS1 :1;
[; ;pic18f27k40.h: 23925: unsigned T3GSS2 :1;
[; ;pic18f27k40.h: 23926: unsigned T3GSS3 :1;
[; ;pic18f27k40.h: 23927: };
[; ;pic18f27k40.h: 23928: } T3GATEbits_t;
[; ;pic18f27k40.h: 23929: extern volatile T3GATEbits_t T3GATEbits __at(0xFCB);
[; ;pic18f27k40.h: 23977: typedef union {
[; ;pic18f27k40.h: 23978: struct {
[; ;pic18f27k40.h: 23979: unsigned GSS :5;
[; ;pic18f27k40.h: 23980: };
[; ;pic18f27k40.h: 23981: struct {
[; ;pic18f27k40.h: 23982: unsigned GSS0 :1;
[; ;pic18f27k40.h: 23983: unsigned GSS1 :1;
[; ;pic18f27k40.h: 23984: unsigned GSS2 :1;
[; ;pic18f27k40.h: 23985: unsigned GSS3 :1;
[; ;pic18f27k40.h: 23986: };
[; ;pic18f27k40.h: 23987: struct {
[; ;pic18f27k40.h: 23988: unsigned T3GSS0 :1;
[; ;pic18f27k40.h: 23989: unsigned T3GSS1 :1;
[; ;pic18f27k40.h: 23990: unsigned T3GSS2 :1;
[; ;pic18f27k40.h: 23991: unsigned T3GSS3 :1;
[; ;pic18f27k40.h: 23992: };
[; ;pic18f27k40.h: 23993: } TMR3GATEbits_t;
[; ;pic18f27k40.h: 23994: extern volatile TMR3GATEbits_t TMR3GATEbits __at(0xFCB);
[; ;pic18f27k40.h: 24044: extern volatile unsigned char T3CLK __at(0xFCC);
"24046
[; ;pic18f27k40.h: 24046: asm("T3CLK equ 0FCCh");
[; <" T3CLK equ 0FCCh ;# ">
[; ;pic18f27k40.h: 24049: extern volatile unsigned char TMR3CLK __at(0xFCC);
"24051
[; ;pic18f27k40.h: 24051: asm("TMR3CLK equ 0FCCh");
[; <" TMR3CLK equ 0FCCh ;# ">
[; ;pic18f27k40.h: 24054: typedef union {
[; ;pic18f27k40.h: 24055: struct {
[; ;pic18f27k40.h: 24056: unsigned CS :4;
[; ;pic18f27k40.h: 24057: };
[; ;pic18f27k40.h: 24058: struct {
[; ;pic18f27k40.h: 24059: unsigned T3CS0 :1;
[; ;pic18f27k40.h: 24060: unsigned T3CS1 :1;
[; ;pic18f27k40.h: 24061: unsigned T3CS2 :1;
[; ;pic18f27k40.h: 24062: unsigned T3CS3 :1;
[; ;pic18f27k40.h: 24063: };
[; ;pic18f27k40.h: 24064: struct {
[; ;pic18f27k40.h: 24065: unsigned CS0 :1;
[; ;pic18f27k40.h: 24066: unsigned CS1 :1;
[; ;pic18f27k40.h: 24067: unsigned CS2 :1;
[; ;pic18f27k40.h: 24068: unsigned CS3 :1;
[; ;pic18f27k40.h: 24069: };
[; ;pic18f27k40.h: 24070: } T3CLKbits_t;
[; ;pic18f27k40.h: 24071: extern volatile T3CLKbits_t T3CLKbits __at(0xFCC);
[; ;pic18f27k40.h: 24119: typedef union {
[; ;pic18f27k40.h: 24120: struct {
[; ;pic18f27k40.h: 24121: unsigned CS :4;
[; ;pic18f27k40.h: 24122: };
[; ;pic18f27k40.h: 24123: struct {
[; ;pic18f27k40.h: 24124: unsigned T3CS0 :1;
[; ;pic18f27k40.h: 24125: unsigned T3CS1 :1;
[; ;pic18f27k40.h: 24126: unsigned T3CS2 :1;
[; ;pic18f27k40.h: 24127: unsigned T3CS3 :1;
[; ;pic18f27k40.h: 24128: };
[; ;pic18f27k40.h: 24129: struct {
[; ;pic18f27k40.h: 24130: unsigned CS0 :1;
[; ;pic18f27k40.h: 24131: unsigned CS1 :1;
[; ;pic18f27k40.h: 24132: unsigned CS2 :1;
[; ;pic18f27k40.h: 24133: unsigned CS3 :1;
[; ;pic18f27k40.h: 24134: };
[; ;pic18f27k40.h: 24135: } TMR3CLKbits_t;
[; ;pic18f27k40.h: 24136: extern volatile TMR3CLKbits_t TMR3CLKbits __at(0xFCC);
[; ;pic18f27k40.h: 24186: extern volatile unsigned short TMR1 __at(0xFCD);
"24188
[; ;pic18f27k40.h: 24188: asm("TMR1 equ 0FCDh");
[; <" TMR1 equ 0FCDh ;# ">
[; ;pic18f27k40.h: 24193: extern volatile unsigned char TMR1L __at(0xFCD);
"24195
[; ;pic18f27k40.h: 24195: asm("TMR1L equ 0FCDh");
[; <" TMR1L equ 0FCDh ;# ">
[; ;pic18f27k40.h: 24198: typedef union {
[; ;pic18f27k40.h: 24199: struct {
[; ;pic18f27k40.h: 24200: unsigned TMR1L0 :1;
[; ;pic18f27k40.h: 24201: unsigned TMR1L1 :1;
[; ;pic18f27k40.h: 24202: unsigned TMR1L2 :1;
[; ;pic18f27k40.h: 24203: unsigned TMR1L3 :1;
[; ;pic18f27k40.h: 24204: unsigned TMR1L4 :1;
[; ;pic18f27k40.h: 24205: unsigned TMR1L5 :1;
[; ;pic18f27k40.h: 24206: unsigned TMR1L6 :1;
[; ;pic18f27k40.h: 24207: unsigned TMR1L7 :1;
[; ;pic18f27k40.h: 24208: };
[; ;pic18f27k40.h: 24209: struct {
[; ;pic18f27k40.h: 24210: unsigned TMR1L :8;
[; ;pic18f27k40.h: 24211: };
[; ;pic18f27k40.h: 24212: struct {
[; ;pic18f27k40.h: 24213: unsigned TMR10 :1;
[; ;pic18f27k40.h: 24214: unsigned TMR11 :1;
[; ;pic18f27k40.h: 24215: unsigned TMR12 :1;
[; ;pic18f27k40.h: 24216: unsigned TMR13 :1;
[; ;pic18f27k40.h: 24217: unsigned TMR14 :1;
[; ;pic18f27k40.h: 24218: unsigned TMR15 :1;
[; ;pic18f27k40.h: 24219: unsigned TMR16 :1;
[; ;pic18f27k40.h: 24220: unsigned TMR17 :1;
[; ;pic18f27k40.h: 24221: };
[; ;pic18f27k40.h: 24222: struct {
[; ;pic18f27k40.h: 24223: unsigned CAL01 :1;
[; ;pic18f27k40.h: 24224: unsigned CAL11 :1;
[; ;pic18f27k40.h: 24225: unsigned CAL21 :1;
[; ;pic18f27k40.h: 24226: unsigned CAL31 :1;
[; ;pic18f27k40.h: 24227: unsigned CAL41 :1;
[; ;pic18f27k40.h: 24228: unsigned CAL51 :1;
[; ;pic18f27k40.h: 24229: unsigned CAL61 :1;
[; ;pic18f27k40.h: 24230: unsigned CAL71 :1;
[; ;pic18f27k40.h: 24231: };
[; ;pic18f27k40.h: 24232: } TMR1Lbits_t;
[; ;pic18f27k40.h: 24233: extern volatile TMR1Lbits_t TMR1Lbits __at(0xFCD);
[; ;pic18f27k40.h: 24363: extern volatile unsigned char TMR1H __at(0xFCE);
"24365
[; ;pic18f27k40.h: 24365: asm("TMR1H equ 0FCEh");
[; <" TMR1H equ 0FCEh ;# ">
[; ;pic18f27k40.h: 24368: typedef union {
[; ;pic18f27k40.h: 24369: struct {
[; ;pic18f27k40.h: 24370: unsigned TMR1H0 :1;
[; ;pic18f27k40.h: 24371: unsigned TMR1H1 :1;
[; ;pic18f27k40.h: 24372: unsigned TMR1H2 :1;
[; ;pic18f27k40.h: 24373: unsigned TMR1H3 :1;
[; ;pic18f27k40.h: 24374: unsigned TMR1H4 :1;
[; ;pic18f27k40.h: 24375: unsigned TMR1H5 :1;
[; ;pic18f27k40.h: 24376: unsigned TMR1H6 :1;
[; ;pic18f27k40.h: 24377: unsigned TMR1H7 :1;
[; ;pic18f27k40.h: 24378: };
[; ;pic18f27k40.h: 24379: struct {
[; ;pic18f27k40.h: 24380: unsigned TMR1H :8;
[; ;pic18f27k40.h: 24381: };
[; ;pic18f27k40.h: 24382: struct {
[; ;pic18f27k40.h: 24383: unsigned TMR18 :1;
[; ;pic18f27k40.h: 24384: unsigned TMR19 :1;
[; ;pic18f27k40.h: 24385: unsigned TMR110 :1;
[; ;pic18f27k40.h: 24386: unsigned TMR111 :1;
[; ;pic18f27k40.h: 24387: unsigned TMR112 :1;
[; ;pic18f27k40.h: 24388: unsigned TMR113 :1;
[; ;pic18f27k40.h: 24389: unsigned TMR114 :1;
[; ;pic18f27k40.h: 24390: unsigned TMR115 :1;
[; ;pic18f27k40.h: 24391: };
[; ;pic18f27k40.h: 24392: } TMR1Hbits_t;
[; ;pic18f27k40.h: 24393: extern volatile TMR1Hbits_t TMR1Hbits __at(0xFCE);
[; ;pic18f27k40.h: 24483: extern volatile unsigned char T1CON __at(0xFCF);
"24485
[; ;pic18f27k40.h: 24485: asm("T1CON equ 0FCFh");
[; <" T1CON equ 0FCFh ;# ">
[; ;pic18f27k40.h: 24488: typedef union {
[; ;pic18f27k40.h: 24489: struct {
[; ;pic18f27k40.h: 24490: unsigned :2;
[; ;pic18f27k40.h: 24491: unsigned NOT_SYNC :1;
[; ;pic18f27k40.h: 24492: };
[; ;pic18f27k40.h: 24493: struct {
[; ;pic18f27k40.h: 24494: unsigned ON :1;
[; ;pic18f27k40.h: 24495: unsigned RD16 :1;
[; ;pic18f27k40.h: 24496: unsigned nSYNC :1;
[; ;pic18f27k40.h: 24497: unsigned :1;
[; ;pic18f27k40.h: 24498: unsigned CKPS :2;
[; ;pic18f27k40.h: 24499: };
[; ;pic18f27k40.h: 24500: struct {
[; ;pic18f27k40.h: 24501: unsigned :2;
[; ;pic18f27k40.h: 24502: unsigned NOT_T1SYNC :1;
[; ;pic18f27k40.h: 24503: };
[; ;pic18f27k40.h: 24504: struct {
[; ;pic18f27k40.h: 24505: unsigned TMR1ON :1;
[; ;pic18f27k40.h: 24506: unsigned T1RD16 :1;
[; ;pic18f27k40.h: 24507: unsigned nT1SYNC :1;
[; ;pic18f27k40.h: 24508: unsigned :1;
[; ;pic18f27k40.h: 24509: unsigned T1CKPS0 :1;
[; ;pic18f27k40.h: 24510: unsigned T1CKPS1 :1;
[; ;pic18f27k40.h: 24511: };
[; ;pic18f27k40.h: 24512: struct {
[; ;pic18f27k40.h: 24513: unsigned :4;
[; ;pic18f27k40.h: 24514: unsigned CKPS0 :1;
[; ;pic18f27k40.h: 24515: unsigned CKPS1 :1;
[; ;pic18f27k40.h: 24516: };
[; ;pic18f27k40.h: 24517: struct {
[; ;pic18f27k40.h: 24518: unsigned :1;
[; ;pic18f27k40.h: 24519: unsigned RD161 :1;
[; ;pic18f27k40.h: 24520: };
[; ;pic18f27k40.h: 24521: } T1CONbits_t;
[; ;pic18f27k40.h: 24522: extern volatile T1CONbits_t T1CONbits __at(0xFCF);
[; ;pic18f27k40.h: 24597: extern volatile unsigned char T1GCON __at(0xFD0);
"24599
[; ;pic18f27k40.h: 24599: asm("T1GCON equ 0FD0h");
[; <" T1GCON equ 0FD0h ;# ">
[; ;pic18f27k40.h: 24602: extern volatile unsigned char PR1 __at(0xFD0);
"24604
[; ;pic18f27k40.h: 24604: asm("PR1 equ 0FD0h");
[; <" PR1 equ 0FD0h ;# ">
[; ;pic18f27k40.h: 24607: typedef union {
[; ;pic18f27k40.h: 24608: struct {
[; ;pic18f27k40.h: 24609: unsigned :3;
[; ;pic18f27k40.h: 24610: unsigned GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 24611: };
[; ;pic18f27k40.h: 24612: struct {
[; ;pic18f27k40.h: 24613: unsigned :2;
[; ;pic18f27k40.h: 24614: unsigned GVAL :1;
[; ;pic18f27k40.h: 24615: unsigned GGO_nDONE :1;
[; ;pic18f27k40.h: 24616: unsigned GSPM :1;
[; ;pic18f27k40.h: 24617: unsigned GTM :1;
[; ;pic18f27k40.h: 24618: unsigned GPOL :1;
[; ;pic18f27k40.h: 24619: unsigned GE :1;
[; ;pic18f27k40.h: 24620: };
[; ;pic18f27k40.h: 24621: struct {
[; ;pic18f27k40.h: 24622: unsigned :3;
[; ;pic18f27k40.h: 24623: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 24624: };
[; ;pic18f27k40.h: 24625: struct {
[; ;pic18f27k40.h: 24626: unsigned :2;
[; ;pic18f27k40.h: 24627: unsigned T1GVAL :1;
[; ;pic18f27k40.h: 24628: unsigned T1GGO_nDONE :1;
[; ;pic18f27k40.h: 24629: unsigned T1GSPM :1;
[; ;pic18f27k40.h: 24630: unsigned T1GTM :1;
[; ;pic18f27k40.h: 24631: unsigned T1GPOL :1;
[; ;pic18f27k40.h: 24632: unsigned T1GE :1;
[; ;pic18f27k40.h: 24633: };
[; ;pic18f27k40.h: 24634: struct {
[; ;pic18f27k40.h: 24635: unsigned :3;
[; ;pic18f27k40.h: 24636: unsigned T1GGO :1;
[; ;pic18f27k40.h: 24637: };
[; ;pic18f27k40.h: 24638: } T1GCONbits_t;
[; ;pic18f27k40.h: 24639: extern volatile T1GCONbits_t T1GCONbits __at(0xFD0);
[; ;pic18f27k40.h: 24717: typedef union {
[; ;pic18f27k40.h: 24718: struct {
[; ;pic18f27k40.h: 24719: unsigned :3;
[; ;pic18f27k40.h: 24720: unsigned GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 24721: };
[; ;pic18f27k40.h: 24722: struct {
[; ;pic18f27k40.h: 24723: unsigned :2;
[; ;pic18f27k40.h: 24724: unsigned GVAL :1;
[; ;pic18f27k40.h: 24725: unsigned GGO_nDONE :1;
[; ;pic18f27k40.h: 24726: unsigned GSPM :1;
[; ;pic18f27k40.h: 24727: unsigned GTM :1;
[; ;pic18f27k40.h: 24728: unsigned GPOL :1;
[; ;pic18f27k40.h: 24729: unsigned GE :1;
[; ;pic18f27k40.h: 24730: };
[; ;pic18f27k40.h: 24731: struct {
[; ;pic18f27k40.h: 24732: unsigned :3;
[; ;pic18f27k40.h: 24733: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f27k40.h: 24734: };
[; ;pic18f27k40.h: 24735: struct {
[; ;pic18f27k40.h: 24736: unsigned :2;
[; ;pic18f27k40.h: 24737: unsigned T1GVAL :1;
[; ;pic18f27k40.h: 24738: unsigned T1GGO_nDONE :1;
[; ;pic18f27k40.h: 24739: unsigned T1GSPM :1;
[; ;pic18f27k40.h: 24740: unsigned T1GTM :1;
[; ;pic18f27k40.h: 24741: unsigned T1GPOL :1;
[; ;pic18f27k40.h: 24742: unsigned T1GE :1;
[; ;pic18f27k40.h: 24743: };
[; ;pic18f27k40.h: 24744: struct {
[; ;pic18f27k40.h: 24745: unsigned :3;
[; ;pic18f27k40.h: 24746: unsigned T1GGO :1;
[; ;pic18f27k40.h: 24747: };
[; ;pic18f27k40.h: 24748: } PR1bits_t;
[; ;pic18f27k40.h: 24749: extern volatile PR1bits_t PR1bits __at(0xFD0);
[; ;pic18f27k40.h: 24829: extern volatile unsigned char T1GATE __at(0xFD1);
"24831
[; ;pic18f27k40.h: 24831: asm("T1GATE equ 0FD1h");
[; <" T1GATE equ 0FD1h ;# ">
[; ;pic18f27k40.h: 24834: extern volatile unsigned char TMR1GATE __at(0xFD1);
"24836
[; ;pic18f27k40.h: 24836: asm("TMR1GATE equ 0FD1h");
[; <" TMR1GATE equ 0FD1h ;# ">
[; ;pic18f27k40.h: 24839: typedef union {
[; ;pic18f27k40.h: 24840: struct {
[; ;pic18f27k40.h: 24841: unsigned GSS :5;
[; ;pic18f27k40.h: 24842: };
[; ;pic18f27k40.h: 24843: struct {
[; ;pic18f27k40.h: 24844: unsigned GSS0 :1;
[; ;pic18f27k40.h: 24845: unsigned GSS1 :1;
[; ;pic18f27k40.h: 24846: unsigned GSS2 :1;
[; ;pic18f27k40.h: 24847: unsigned GSS3 :1;
[; ;pic18f27k40.h: 24848: };
[; ;pic18f27k40.h: 24849: struct {
[; ;pic18f27k40.h: 24850: unsigned T1GSS0 :1;
[; ;pic18f27k40.h: 24851: unsigned T1GSS1 :1;
[; ;pic18f27k40.h: 24852: unsigned T1GSS2 :1;
[; ;pic18f27k40.h: 24853: unsigned T1GSS3 :1;
[; ;pic18f27k40.h: 24854: };
[; ;pic18f27k40.h: 24855: } T1GATEbits_t;
[; ;pic18f27k40.h: 24856: extern volatile T1GATEbits_t T1GATEbits __at(0xFD1);
[; ;pic18f27k40.h: 24904: typedef union {
[; ;pic18f27k40.h: 24905: struct {
[; ;pic18f27k40.h: 24906: unsigned GSS :5;
[; ;pic18f27k40.h: 24907: };
[; ;pic18f27k40.h: 24908: struct {
[; ;pic18f27k40.h: 24909: unsigned GSS0 :1;
[; ;pic18f27k40.h: 24910: unsigned GSS1 :1;
[; ;pic18f27k40.h: 24911: unsigned GSS2 :1;
[; ;pic18f27k40.h: 24912: unsigned GSS3 :1;
[; ;pic18f27k40.h: 24913: };
[; ;pic18f27k40.h: 24914: struct {
[; ;pic18f27k40.h: 24915: unsigned T1GSS0 :1;
[; ;pic18f27k40.h: 24916: unsigned T1GSS1 :1;
[; ;pic18f27k40.h: 24917: unsigned T1GSS2 :1;
[; ;pic18f27k40.h: 24918: unsigned T1GSS3 :1;
[; ;pic18f27k40.h: 24919: };
[; ;pic18f27k40.h: 24920: } TMR1GATEbits_t;
[; ;pic18f27k40.h: 24921: extern volatile TMR1GATEbits_t TMR1GATEbits __at(0xFD1);
[; ;pic18f27k40.h: 24971: extern volatile unsigned char T1CLK __at(0xFD2);
"24973
[; ;pic18f27k40.h: 24973: asm("T1CLK equ 0FD2h");
[; <" T1CLK equ 0FD2h ;# ">
[; ;pic18f27k40.h: 24976: extern volatile unsigned char TMR1CLK __at(0xFD2);
"24978
[; ;pic18f27k40.h: 24978: asm("TMR1CLK equ 0FD2h");
[; <" TMR1CLK equ 0FD2h ;# ">
[; ;pic18f27k40.h: 24981: typedef union {
[; ;pic18f27k40.h: 24982: struct {
[; ;pic18f27k40.h: 24983: unsigned CS :4;
[; ;pic18f27k40.h: 24984: };
[; ;pic18f27k40.h: 24985: struct {
[; ;pic18f27k40.h: 24986: unsigned T1CS0 :1;
[; ;pic18f27k40.h: 24987: unsigned T1CS1 :1;
[; ;pic18f27k40.h: 24988: unsigned T1CS2 :1;
[; ;pic18f27k40.h: 24989: unsigned T1CS3 :1;
[; ;pic18f27k40.h: 24990: };
[; ;pic18f27k40.h: 24991: struct {
[; ;pic18f27k40.h: 24992: unsigned CS0 :1;
[; ;pic18f27k40.h: 24993: unsigned CS1 :1;
[; ;pic18f27k40.h: 24994: unsigned CS2 :1;
[; ;pic18f27k40.h: 24995: unsigned CS3 :1;
[; ;pic18f27k40.h: 24996: };
[; ;pic18f27k40.h: 24997: } T1CLKbits_t;
[; ;pic18f27k40.h: 24998: extern volatile T1CLKbits_t T1CLKbits __at(0xFD2);
[; ;pic18f27k40.h: 25046: typedef union {
[; ;pic18f27k40.h: 25047: struct {
[; ;pic18f27k40.h: 25048: unsigned CS :4;
[; ;pic18f27k40.h: 25049: };
[; ;pic18f27k40.h: 25050: struct {
[; ;pic18f27k40.h: 25051: unsigned T1CS0 :1;
[; ;pic18f27k40.h: 25052: unsigned T1CS1 :1;
[; ;pic18f27k40.h: 25053: unsigned T1CS2 :1;
[; ;pic18f27k40.h: 25054: unsigned T1CS3 :1;
[; ;pic18f27k40.h: 25055: };
[; ;pic18f27k40.h: 25056: struct {
[; ;pic18f27k40.h: 25057: unsigned CS0 :1;
[; ;pic18f27k40.h: 25058: unsigned CS1 :1;
[; ;pic18f27k40.h: 25059: unsigned CS2 :1;
[; ;pic18f27k40.h: 25060: unsigned CS3 :1;
[; ;pic18f27k40.h: 25061: };
[; ;pic18f27k40.h: 25062: } TMR1CLKbits_t;
[; ;pic18f27k40.h: 25063: extern volatile TMR1CLKbits_t TMR1CLKbits __at(0xFD2);
[; ;pic18f27k40.h: 25113: extern volatile unsigned char TMR0L __at(0xFD3);
"25115
[; ;pic18f27k40.h: 25115: asm("TMR0L equ 0FD3h");
[; <" TMR0L equ 0FD3h ;# ">
[; ;pic18f27k40.h: 25118: extern volatile unsigned char TMR0 __at(0xFD3);
"25120
[; ;pic18f27k40.h: 25120: asm("TMR0 equ 0FD3h");
[; <" TMR0 equ 0FD3h ;# ">
[; ;pic18f27k40.h: 25123: typedef union {
[; ;pic18f27k40.h: 25124: struct {
[; ;pic18f27k40.h: 25125: unsigned TMR0L :8;
[; ;pic18f27k40.h: 25126: };
[; ;pic18f27k40.h: 25127: struct {
[; ;pic18f27k40.h: 25128: unsigned TMR0L0 :1;
[; ;pic18f27k40.h: 25129: unsigned TMR0L1 :1;
[; ;pic18f27k40.h: 25130: unsigned TMR0L2 :1;
[; ;pic18f27k40.h: 25131: unsigned TMR0L3 :1;
[; ;pic18f27k40.h: 25132: unsigned TMR0L4 :1;
[; ;pic18f27k40.h: 25133: unsigned TMR0L5 :1;
[; ;pic18f27k40.h: 25134: unsigned TMR0L6 :1;
[; ;pic18f27k40.h: 25135: unsigned TMR0L7 :1;
[; ;pic18f27k40.h: 25136: };
[; ;pic18f27k40.h: 25137: } TMR0Lbits_t;
[; ;pic18f27k40.h: 25138: extern volatile TMR0Lbits_t TMR0Lbits __at(0xFD3);
[; ;pic18f27k40.h: 25186: typedef union {
[; ;pic18f27k40.h: 25187: struct {
[; ;pic18f27k40.h: 25188: unsigned TMR0L :8;
[; ;pic18f27k40.h: 25189: };
[; ;pic18f27k40.h: 25190: struct {
[; ;pic18f27k40.h: 25191: unsigned TMR0L0 :1;
[; ;pic18f27k40.h: 25192: unsigned TMR0L1 :1;
[; ;pic18f27k40.h: 25193: unsigned TMR0L2 :1;
[; ;pic18f27k40.h: 25194: unsigned TMR0L3 :1;
[; ;pic18f27k40.h: 25195: unsigned TMR0L4 :1;
[; ;pic18f27k40.h: 25196: unsigned TMR0L5 :1;
[; ;pic18f27k40.h: 25197: unsigned TMR0L6 :1;
[; ;pic18f27k40.h: 25198: unsigned TMR0L7 :1;
[; ;pic18f27k40.h: 25199: };
[; ;pic18f27k40.h: 25200: } TMR0bits_t;
[; ;pic18f27k40.h: 25201: extern volatile TMR0bits_t TMR0bits __at(0xFD3);
[; ;pic18f27k40.h: 25251: extern volatile unsigned char TMR0H __at(0xFD4);
"25253
[; ;pic18f27k40.h: 25253: asm("TMR0H equ 0FD4h");
[; <" TMR0H equ 0FD4h ;# ">
[; ;pic18f27k40.h: 25256: extern volatile unsigned char PR0 __at(0xFD4);
"25258
[; ;pic18f27k40.h: 25258: asm("PR0 equ 0FD4h");
[; <" PR0 equ 0FD4h ;# ">
[; ;pic18f27k40.h: 25261: typedef union {
[; ;pic18f27k40.h: 25262: struct {
[; ;pic18f27k40.h: 25263: unsigned TMR0H :8;
[; ;pic18f27k40.h: 25264: };
[; ;pic18f27k40.h: 25265: struct {
[; ;pic18f27k40.h: 25266: unsigned T0PR :8;
[; ;pic18f27k40.h: 25267: };
[; ;pic18f27k40.h: 25268: struct {
[; ;pic18f27k40.h: 25269: unsigned TMR0H0 :1;
[; ;pic18f27k40.h: 25270: unsigned TMR0H1 :1;
[; ;pic18f27k40.h: 25271: unsigned TMR0H2 :1;
[; ;pic18f27k40.h: 25272: unsigned TMR0H3 :1;
[; ;pic18f27k40.h: 25273: unsigned TMR0H4 :1;
[; ;pic18f27k40.h: 25274: unsigned TMR0H5 :1;
[; ;pic18f27k40.h: 25275: unsigned TMR0H6 :1;
[; ;pic18f27k40.h: 25276: unsigned TMR0H7 :1;
[; ;pic18f27k40.h: 25277: };
[; ;pic18f27k40.h: 25278: struct {
[; ;pic18f27k40.h: 25279: unsigned T0PR0 :1;
[; ;pic18f27k40.h: 25280: unsigned T0PR1 :1;
[; ;pic18f27k40.h: 25281: unsigned T0PR2 :1;
[; ;pic18f27k40.h: 25282: unsigned T0PR3 :1;
[; ;pic18f27k40.h: 25283: unsigned T0PR4 :1;
[; ;pic18f27k40.h: 25284: unsigned T0PR5 :1;
[; ;pic18f27k40.h: 25285: unsigned T0PR6 :1;
[; ;pic18f27k40.h: 25286: unsigned T0PR7 :1;
[; ;pic18f27k40.h: 25287: };
[; ;pic18f27k40.h: 25288: } TMR0Hbits_t;
[; ;pic18f27k40.h: 25289: extern volatile TMR0Hbits_t TMR0Hbits __at(0xFD4);
[; ;pic18f27k40.h: 25382: typedef union {
[; ;pic18f27k40.h: 25383: struct {
[; ;pic18f27k40.h: 25384: unsigned TMR0H :8;
[; ;pic18f27k40.h: 25385: };
[; ;pic18f27k40.h: 25386: struct {
[; ;pic18f27k40.h: 25387: unsigned T0PR :8;
[; ;pic18f27k40.h: 25388: };
[; ;pic18f27k40.h: 25389: struct {
[; ;pic18f27k40.h: 25390: unsigned TMR0H0 :1;
[; ;pic18f27k40.h: 25391: unsigned TMR0H1 :1;
[; ;pic18f27k40.h: 25392: unsigned TMR0H2 :1;
[; ;pic18f27k40.h: 25393: unsigned TMR0H3 :1;
[; ;pic18f27k40.h: 25394: unsigned TMR0H4 :1;
[; ;pic18f27k40.h: 25395: unsigned TMR0H5 :1;
[; ;pic18f27k40.h: 25396: unsigned TMR0H6 :1;
[; ;pic18f27k40.h: 25397: unsigned TMR0H7 :1;
[; ;pic18f27k40.h: 25398: };
[; ;pic18f27k40.h: 25399: struct {
[; ;pic18f27k40.h: 25400: unsigned T0PR0 :1;
[; ;pic18f27k40.h: 25401: unsigned T0PR1 :1;
[; ;pic18f27k40.h: 25402: unsigned T0PR2 :1;
[; ;pic18f27k40.h: 25403: unsigned T0PR3 :1;
[; ;pic18f27k40.h: 25404: unsigned T0PR4 :1;
[; ;pic18f27k40.h: 25405: unsigned T0PR5 :1;
[; ;pic18f27k40.h: 25406: unsigned T0PR6 :1;
[; ;pic18f27k40.h: 25407: unsigned T0PR7 :1;
[; ;pic18f27k40.h: 25408: };
[; ;pic18f27k40.h: 25409: } PR0bits_t;
[; ;pic18f27k40.h: 25410: extern volatile PR0bits_t PR0bits __at(0xFD4);
[; ;pic18f27k40.h: 25505: extern volatile unsigned char T0CON0 __at(0xFD5);
"25507
[; ;pic18f27k40.h: 25507: asm("T0CON0 equ 0FD5h");
[; <" T0CON0 equ 0FD5h ;# ">
[; ;pic18f27k40.h: 25510: typedef union {
[; ;pic18f27k40.h: 25511: struct {
[; ;pic18f27k40.h: 25512: unsigned T0OUTPS :4;
[; ;pic18f27k40.h: 25513: unsigned T016BIT :1;
[; ;pic18f27k40.h: 25514: unsigned T0OUT :1;
[; ;pic18f27k40.h: 25515: unsigned :1;
[; ;pic18f27k40.h: 25516: unsigned T0EN :1;
[; ;pic18f27k40.h: 25517: };
[; ;pic18f27k40.h: 25518: struct {
[; ;pic18f27k40.h: 25519: unsigned T0OUTPS0 :1;
[; ;pic18f27k40.h: 25520: unsigned T0OUTPS1 :1;
[; ;pic18f27k40.h: 25521: unsigned T0OUTPS2 :1;
[; ;pic18f27k40.h: 25522: unsigned T0OUTPS3 :1;
[; ;pic18f27k40.h: 25523: };
[; ;pic18f27k40.h: 25524: } T0CON0bits_t;
[; ;pic18f27k40.h: 25525: extern volatile T0CON0bits_t T0CON0bits __at(0xFD5);
[; ;pic18f27k40.h: 25570: extern volatile unsigned char T0CON1 __at(0xFD6);
"25572
[; ;pic18f27k40.h: 25572: asm("T0CON1 equ 0FD6h");
[; <" T0CON1 equ 0FD6h ;# ">
[; ;pic18f27k40.h: 25575: typedef union {
[; ;pic18f27k40.h: 25576: struct {
[; ;pic18f27k40.h: 25577: unsigned T0CKPS :4;
[; ;pic18f27k40.h: 25578: unsigned T0ASYNC :1;
[; ;pic18f27k40.h: 25579: unsigned T0CS :3;
[; ;pic18f27k40.h: 25580: };
[; ;pic18f27k40.h: 25581: struct {
[; ;pic18f27k40.h: 25582: unsigned T0CKPS0 :1;
[; ;pic18f27k40.h: 25583: unsigned T0CKPS1 :1;
[; ;pic18f27k40.h: 25584: unsigned T0CKPS2 :1;
[; ;pic18f27k40.h: 25585: unsigned T0CKPS3 :1;
[; ;pic18f27k40.h: 25586: unsigned :1;
[; ;pic18f27k40.h: 25587: unsigned T0CS0 :1;
[; ;pic18f27k40.h: 25588: unsigned T0CS1 :1;
[; ;pic18f27k40.h: 25589: unsigned T0CS2 :1;
[; ;pic18f27k40.h: 25590: };
[; ;pic18f27k40.h: 25591: struct {
[; ;pic18f27k40.h: 25592: unsigned T0PS0 :1;
[; ;pic18f27k40.h: 25593: unsigned T0PS1 :1;
[; ;pic18f27k40.h: 25594: unsigned T0PS2 :1;
[; ;pic18f27k40.h: 25595: unsigned T0PS3 :1;
[; ;pic18f27k40.h: 25596: };
[; ;pic18f27k40.h: 25597: struct {
[; ;pic18f27k40.h: 25598: unsigned T0PS :4;
[; ;pic18f27k40.h: 25599: };
[; ;pic18f27k40.h: 25600: } T0CON1bits_t;
[; ;pic18f27k40.h: 25601: extern volatile T0CON1bits_t T0CON1bits __at(0xFD6);
[; ;pic18f27k40.h: 25681: extern volatile unsigned char PCON0 __at(0xFD7);
"25683
[; ;pic18f27k40.h: 25683: asm("PCON0 equ 0FD7h");
[; <" PCON0 equ 0FD7h ;# ">
[; ;pic18f27k40.h: 25686: typedef union {
[; ;pic18f27k40.h: 25687: struct {
[; ;pic18f27k40.h: 25688: unsigned NOT_BOR :1;
[; ;pic18f27k40.h: 25689: };
[; ;pic18f27k40.h: 25690: struct {
[; ;pic18f27k40.h: 25691: unsigned :1;
[; ;pic18f27k40.h: 25692: unsigned NOT_POR :1;
[; ;pic18f27k40.h: 25693: };
[; ;pic18f27k40.h: 25694: struct {
[; ;pic18f27k40.h: 25695: unsigned :2;
[; ;pic18f27k40.h: 25696: unsigned NOT_RI :1;
[; ;pic18f27k40.h: 25697: };
[; ;pic18f27k40.h: 25698: struct {
[; ;pic18f27k40.h: 25699: unsigned :3;
[; ;pic18f27k40.h: 25700: unsigned NOT_RMCLR :1;
[; ;pic18f27k40.h: 25701: };
[; ;pic18f27k40.h: 25702: struct {
[; ;pic18f27k40.h: 25703: unsigned :4;
[; ;pic18f27k40.h: 25704: unsigned NOT_RWDT :1;
[; ;pic18f27k40.h: 25705: };
[; ;pic18f27k40.h: 25706: struct {
[; ;pic18f27k40.h: 25707: unsigned :5;
[; ;pic18f27k40.h: 25708: unsigned NOT_WDTWV :1;
[; ;pic18f27k40.h: 25709: };
[; ;pic18f27k40.h: 25710: struct {
[; ;pic18f27k40.h: 25711: unsigned nBOR :1;
[; ;pic18f27k40.h: 25712: unsigned nPOR :1;
[; ;pic18f27k40.h: 25713: unsigned nRI :1;
[; ;pic18f27k40.h: 25714: unsigned nRMCLR :1;
[; ;pic18f27k40.h: 25715: unsigned nRWDT :1;
[; ;pic18f27k40.h: 25716: unsigned nWDTWV :1;
[; ;pic18f27k40.h: 25717: unsigned STKUNF :1;
[; ;pic18f27k40.h: 25718: unsigned STKOVF :1;
[; ;pic18f27k40.h: 25719: };
[; ;pic18f27k40.h: 25720: struct {
[; ;pic18f27k40.h: 25721: unsigned BOR :1;
[; ;pic18f27k40.h: 25722: unsigned POR :1;
[; ;pic18f27k40.h: 25723: unsigned RI :1;
[; ;pic18f27k40.h: 25724: unsigned RMCLR :1;
[; ;pic18f27k40.h: 25725: unsigned RWDT :1;
[; ;pic18f27k40.h: 25726: unsigned WDTWV :1;
[; ;pic18f27k40.h: 25727: };
[; ;pic18f27k40.h: 25728: } PCON0bits_t;
[; ;pic18f27k40.h: 25729: extern volatile PCON0bits_t PCON0bits __at(0xFD7);
[; ;pic18f27k40.h: 25834: extern volatile unsigned char STATUS __at(0xFD8);
"25836
[; ;pic18f27k40.h: 25836: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f27k40.h: 25839: typedef union {
[; ;pic18f27k40.h: 25840: struct {
[; ;pic18f27k40.h: 25841: unsigned :5;
[; ;pic18f27k40.h: 25842: unsigned NOT_PD :1;
[; ;pic18f27k40.h: 25843: };
[; ;pic18f27k40.h: 25844: struct {
[; ;pic18f27k40.h: 25845: unsigned :6;
[; ;pic18f27k40.h: 25846: unsigned NOT_TO :1;
[; ;pic18f27k40.h: 25847: };
[; ;pic18f27k40.h: 25848: struct {
[; ;pic18f27k40.h: 25849: unsigned C :1;
[; ;pic18f27k40.h: 25850: unsigned DC :1;
[; ;pic18f27k40.h: 25851: unsigned Z :1;
[; ;pic18f27k40.h: 25852: unsigned OV :1;
[; ;pic18f27k40.h: 25853: unsigned N :1;
[; ;pic18f27k40.h: 25854: unsigned nPD :1;
[; ;pic18f27k40.h: 25855: unsigned nTO :1;
[; ;pic18f27k40.h: 25856: };
[; ;pic18f27k40.h: 25857: struct {
[; ;pic18f27k40.h: 25858: unsigned :5;
[; ;pic18f27k40.h: 25859: unsigned PD :1;
[; ;pic18f27k40.h: 25860: unsigned TO :1;
[; ;pic18f27k40.h: 25861: };
[; ;pic18f27k40.h: 25862: struct {
[; ;pic18f27k40.h: 25863: unsigned CARRY :1;
[; ;pic18f27k40.h: 25864: unsigned :1;
[; ;pic18f27k40.h: 25865: unsigned ZERO :1;
[; ;pic18f27k40.h: 25866: unsigned OVERFLOW :1;
[; ;pic18f27k40.h: 25867: unsigned NEGATIVE :1;
[; ;pic18f27k40.h: 25868: };
[; ;pic18f27k40.h: 25869: } STATUSbits_t;
[; ;pic18f27k40.h: 25870: extern volatile STATUSbits_t STATUSbits __at(0xFD8);
[; ;pic18f27k40.h: 25950: extern volatile unsigned short FSR2 __at(0xFD9);
"25952
[; ;pic18f27k40.h: 25952: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f27k40.h: 25957: extern volatile unsigned char FSR2L __at(0xFD9);
"25959
[; ;pic18f27k40.h: 25959: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f27k40.h: 25962: typedef union {
[; ;pic18f27k40.h: 25963: struct {
[; ;pic18f27k40.h: 25964: unsigned FSR2L :8;
[; ;pic18f27k40.h: 25965: };
[; ;pic18f27k40.h: 25966: } FSR2Lbits_t;
[; ;pic18f27k40.h: 25967: extern volatile FSR2Lbits_t FSR2Lbits __at(0xFD9);
[; ;pic18f27k40.h: 25977: extern volatile unsigned char FSR2H __at(0xFDA);
"25979
[; ;pic18f27k40.h: 25979: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f27k40.h: 25984: extern volatile unsigned char PLUSW2 __at(0xFDB);
"25986
[; ;pic18f27k40.h: 25986: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f27k40.h: 25989: typedef union {
[; ;pic18f27k40.h: 25990: struct {
[; ;pic18f27k40.h: 25991: unsigned PLUSW2 :8;
[; ;pic18f27k40.h: 25992: };
[; ;pic18f27k40.h: 25993: } PLUSW2bits_t;
[; ;pic18f27k40.h: 25994: extern volatile PLUSW2bits_t PLUSW2bits __at(0xFDB);
[; ;pic18f27k40.h: 26004: extern volatile unsigned char PREINC2 __at(0xFDC);
"26006
[; ;pic18f27k40.h: 26006: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f27k40.h: 26009: typedef union {
[; ;pic18f27k40.h: 26010: struct {
[; ;pic18f27k40.h: 26011: unsigned PREINC2 :8;
[; ;pic18f27k40.h: 26012: };
[; ;pic18f27k40.h: 26013: } PREINC2bits_t;
[; ;pic18f27k40.h: 26014: extern volatile PREINC2bits_t PREINC2bits __at(0xFDC);
[; ;pic18f27k40.h: 26024: extern volatile unsigned char POSTDEC2 __at(0xFDD);
"26026
[; ;pic18f27k40.h: 26026: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f27k40.h: 26029: typedef union {
[; ;pic18f27k40.h: 26030: struct {
[; ;pic18f27k40.h: 26031: unsigned POSTDEC2 :8;
[; ;pic18f27k40.h: 26032: };
[; ;pic18f27k40.h: 26033: } POSTDEC2bits_t;
[; ;pic18f27k40.h: 26034: extern volatile POSTDEC2bits_t POSTDEC2bits __at(0xFDD);
[; ;pic18f27k40.h: 26044: extern volatile unsigned char POSTINC2 __at(0xFDE);
"26046
[; ;pic18f27k40.h: 26046: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f27k40.h: 26049: typedef union {
[; ;pic18f27k40.h: 26050: struct {
[; ;pic18f27k40.h: 26051: unsigned POSTINC2 :8;
[; ;pic18f27k40.h: 26052: };
[; ;pic18f27k40.h: 26053: } POSTINC2bits_t;
[; ;pic18f27k40.h: 26054: extern volatile POSTINC2bits_t POSTINC2bits __at(0xFDE);
[; ;pic18f27k40.h: 26064: extern volatile unsigned char INDF2 __at(0xFDF);
"26066
[; ;pic18f27k40.h: 26066: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f27k40.h: 26069: typedef union {
[; ;pic18f27k40.h: 26070: struct {
[; ;pic18f27k40.h: 26071: unsigned INDF2 :8;
[; ;pic18f27k40.h: 26072: };
[; ;pic18f27k40.h: 26073: } INDF2bits_t;
[; ;pic18f27k40.h: 26074: extern volatile INDF2bits_t INDF2bits __at(0xFDF);
[; ;pic18f27k40.h: 26084: extern volatile unsigned char BSR __at(0xFE0);
"26086
[; ;pic18f27k40.h: 26086: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f27k40.h: 26091: extern volatile unsigned short FSR1 __at(0xFE1);
"26093
[; ;pic18f27k40.h: 26093: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f27k40.h: 26098: extern volatile unsigned char FSR1L __at(0xFE1);
"26100
[; ;pic18f27k40.h: 26100: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f27k40.h: 26103: typedef union {
[; ;pic18f27k40.h: 26104: struct {
[; ;pic18f27k40.h: 26105: unsigned FSR1L :8;
[; ;pic18f27k40.h: 26106: };
[; ;pic18f27k40.h: 26107: } FSR1Lbits_t;
[; ;pic18f27k40.h: 26108: extern volatile FSR1Lbits_t FSR1Lbits __at(0xFE1);
[; ;pic18f27k40.h: 26118: extern volatile unsigned char FSR1H __at(0xFE2);
"26120
[; ;pic18f27k40.h: 26120: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f27k40.h: 26125: extern volatile unsigned char PLUSW1 __at(0xFE3);
"26127
[; ;pic18f27k40.h: 26127: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f27k40.h: 26130: typedef union {
[; ;pic18f27k40.h: 26131: struct {
[; ;pic18f27k40.h: 26132: unsigned PLUSW1 :8;
[; ;pic18f27k40.h: 26133: };
[; ;pic18f27k40.h: 26134: } PLUSW1bits_t;
[; ;pic18f27k40.h: 26135: extern volatile PLUSW1bits_t PLUSW1bits __at(0xFE3);
[; ;pic18f27k40.h: 26145: extern volatile unsigned char PREINC1 __at(0xFE4);
"26147
[; ;pic18f27k40.h: 26147: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f27k40.h: 26150: typedef union {
[; ;pic18f27k40.h: 26151: struct {
[; ;pic18f27k40.h: 26152: unsigned PREINC1 :8;
[; ;pic18f27k40.h: 26153: };
[; ;pic18f27k40.h: 26154: } PREINC1bits_t;
[; ;pic18f27k40.h: 26155: extern volatile PREINC1bits_t PREINC1bits __at(0xFE4);
[; ;pic18f27k40.h: 26165: extern volatile unsigned char POSTDEC1 __at(0xFE5);
"26167
[; ;pic18f27k40.h: 26167: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f27k40.h: 26170: typedef union {
[; ;pic18f27k40.h: 26171: struct {
[; ;pic18f27k40.h: 26172: unsigned POSTDEC1 :8;
[; ;pic18f27k40.h: 26173: };
[; ;pic18f27k40.h: 26174: } POSTDEC1bits_t;
[; ;pic18f27k40.h: 26175: extern volatile POSTDEC1bits_t POSTDEC1bits __at(0xFE5);
[; ;pic18f27k40.h: 26185: extern volatile unsigned char POSTINC1 __at(0xFE6);
"26187
[; ;pic18f27k40.h: 26187: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f27k40.h: 26190: typedef union {
[; ;pic18f27k40.h: 26191: struct {
[; ;pic18f27k40.h: 26192: unsigned POSTINC1 :8;
[; ;pic18f27k40.h: 26193: };
[; ;pic18f27k40.h: 26194: } POSTINC1bits_t;
[; ;pic18f27k40.h: 26195: extern volatile POSTINC1bits_t POSTINC1bits __at(0xFE6);
[; ;pic18f27k40.h: 26205: extern volatile unsigned char INDF1 __at(0xFE7);
"26207
[; ;pic18f27k40.h: 26207: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f27k40.h: 26210: typedef union {
[; ;pic18f27k40.h: 26211: struct {
[; ;pic18f27k40.h: 26212: unsigned INDF1 :8;
[; ;pic18f27k40.h: 26213: };
[; ;pic18f27k40.h: 26214: } INDF1bits_t;
[; ;pic18f27k40.h: 26215: extern volatile INDF1bits_t INDF1bits __at(0xFE7);
[; ;pic18f27k40.h: 26225: extern volatile unsigned char WREG __at(0xFE8);
"26227
[; ;pic18f27k40.h: 26227: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f27k40.h: 26235: typedef union {
[; ;pic18f27k40.h: 26236: struct {
[; ;pic18f27k40.h: 26237: unsigned WREG :8;
[; ;pic18f27k40.h: 26238: };
[; ;pic18f27k40.h: 26239: } WREGbits_t;
[; ;pic18f27k40.h: 26240: extern volatile WREGbits_t WREGbits __at(0xFE8);
[; ;pic18f27k40.h: 26248: typedef union {
[; ;pic18f27k40.h: 26249: struct {
[; ;pic18f27k40.h: 26250: unsigned WREG :8;
[; ;pic18f27k40.h: 26251: };
[; ;pic18f27k40.h: 26252: } Wbits_t;
[; ;pic18f27k40.h: 26253: extern volatile Wbits_t Wbits __at(0xFE8);
[; ;pic18f27k40.h: 26263: extern volatile unsigned short FSR0 __at(0xFE9);
"26265
[; ;pic18f27k40.h: 26265: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f27k40.h: 26270: extern volatile unsigned char FSR0L __at(0xFE9);
"26272
[; ;pic18f27k40.h: 26272: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f27k40.h: 26275: typedef union {
[; ;pic18f27k40.h: 26276: struct {
[; ;pic18f27k40.h: 26277: unsigned FSR0L :8;
[; ;pic18f27k40.h: 26278: };
[; ;pic18f27k40.h: 26279: } FSR0Lbits_t;
[; ;pic18f27k40.h: 26280: extern volatile FSR0Lbits_t FSR0Lbits __at(0xFE9);
[; ;pic18f27k40.h: 26290: extern volatile unsigned char FSR0H __at(0xFEA);
"26292
[; ;pic18f27k40.h: 26292: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f27k40.h: 26297: extern volatile unsigned char PLUSW0 __at(0xFEB);
"26299
[; ;pic18f27k40.h: 26299: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f27k40.h: 26302: typedef union {
[; ;pic18f27k40.h: 26303: struct {
[; ;pic18f27k40.h: 26304: unsigned PLUSW0 :8;
[; ;pic18f27k40.h: 26305: };
[; ;pic18f27k40.h: 26306: } PLUSW0bits_t;
[; ;pic18f27k40.h: 26307: extern volatile PLUSW0bits_t PLUSW0bits __at(0xFEB);
[; ;pic18f27k40.h: 26317: extern volatile unsigned char PREINC0 __at(0xFEC);
"26319
[; ;pic18f27k40.h: 26319: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f27k40.h: 26322: typedef union {
[; ;pic18f27k40.h: 26323: struct {
[; ;pic18f27k40.h: 26324: unsigned PREINC0 :8;
[; ;pic18f27k40.h: 26325: };
[; ;pic18f27k40.h: 26326: } PREINC0bits_t;
[; ;pic18f27k40.h: 26327: extern volatile PREINC0bits_t PREINC0bits __at(0xFEC);
[; ;pic18f27k40.h: 26337: extern volatile unsigned char POSTDEC0 __at(0xFED);
"26339
[; ;pic18f27k40.h: 26339: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f27k40.h: 26342: typedef union {
[; ;pic18f27k40.h: 26343: struct {
[; ;pic18f27k40.h: 26344: unsigned POSTDEC0 :8;
[; ;pic18f27k40.h: 26345: };
[; ;pic18f27k40.h: 26346: } POSTDEC0bits_t;
[; ;pic18f27k40.h: 26347: extern volatile POSTDEC0bits_t POSTDEC0bits __at(0xFED);
[; ;pic18f27k40.h: 26357: extern volatile unsigned char POSTINC0 __at(0xFEE);
"26359
[; ;pic18f27k40.h: 26359: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f27k40.h: 26362: typedef union {
[; ;pic18f27k40.h: 26363: struct {
[; ;pic18f27k40.h: 26364: unsigned POSTINC0 :8;
[; ;pic18f27k40.h: 26365: };
[; ;pic18f27k40.h: 26366: } POSTINC0bits_t;
[; ;pic18f27k40.h: 26367: extern volatile POSTINC0bits_t POSTINC0bits __at(0xFEE);
[; ;pic18f27k40.h: 26377: extern volatile unsigned char INDF0 __at(0xFEF);
"26379
[; ;pic18f27k40.h: 26379: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f27k40.h: 26382: typedef union {
[; ;pic18f27k40.h: 26383: struct {
[; ;pic18f27k40.h: 26384: unsigned INDF0 :8;
[; ;pic18f27k40.h: 26385: };
[; ;pic18f27k40.h: 26386: } INDF0bits_t;
[; ;pic18f27k40.h: 26387: extern volatile INDF0bits_t INDF0bits __at(0xFEF);
[; ;pic18f27k40.h: 26397: extern volatile unsigned char INTCON __at(0xFF2);
"26399
[; ;pic18f27k40.h: 26399: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f27k40.h: 26402: typedef union {
[; ;pic18f27k40.h: 26403: struct {
[; ;pic18f27k40.h: 26404: unsigned INT0EDG :1;
[; ;pic18f27k40.h: 26405: unsigned INT1EDG :1;
[; ;pic18f27k40.h: 26406: unsigned INT2EDG :1;
[; ;pic18f27k40.h: 26407: unsigned :2;
[; ;pic18f27k40.h: 26408: unsigned IPEN :1;
[; ;pic18f27k40.h: 26409: unsigned PEIE_GIEL :1;
[; ;pic18f27k40.h: 26410: unsigned GIE_GIEH :1;
[; ;pic18f27k40.h: 26411: };
[; ;pic18f27k40.h: 26412: struct {
[; ;pic18f27k40.h: 26413: unsigned :6;
[; ;pic18f27k40.h: 26414: unsigned PEIE :1;
[; ;pic18f27k40.h: 26415: unsigned GIE :1;
[; ;pic18f27k40.h: 26416: };
[; ;pic18f27k40.h: 26417: struct {
[; ;pic18f27k40.h: 26418: unsigned :6;
[; ;pic18f27k40.h: 26419: unsigned GIEL :1;
[; ;pic18f27k40.h: 26420: unsigned GIEH :1;
[; ;pic18f27k40.h: 26421: };
[; ;pic18f27k40.h: 26422: } INTCONbits_t;
[; ;pic18f27k40.h: 26423: extern volatile INTCONbits_t INTCONbits __at(0xFF2);
[; ;pic18f27k40.h: 26478: extern volatile unsigned short PROD __at(0xFF3);
"26480
[; ;pic18f27k40.h: 26480: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f27k40.h: 26485: extern volatile unsigned char PRODL __at(0xFF3);
"26487
[; ;pic18f27k40.h: 26487: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f27k40.h: 26490: typedef union {
[; ;pic18f27k40.h: 26491: struct {
[; ;pic18f27k40.h: 26492: unsigned PRODL :8;
[; ;pic18f27k40.h: 26493: };
[; ;pic18f27k40.h: 26494: } PRODLbits_t;
[; ;pic18f27k40.h: 26495: extern volatile PRODLbits_t PRODLbits __at(0xFF3);
[; ;pic18f27k40.h: 26505: extern volatile unsigned char PRODH __at(0xFF4);
"26507
[; ;pic18f27k40.h: 26507: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f27k40.h: 26510: typedef union {
[; ;pic18f27k40.h: 26511: struct {
[; ;pic18f27k40.h: 26512: unsigned PRODH :8;
[; ;pic18f27k40.h: 26513: };
[; ;pic18f27k40.h: 26514: } PRODHbits_t;
[; ;pic18f27k40.h: 26515: extern volatile PRODHbits_t PRODHbits __at(0xFF4);
[; ;pic18f27k40.h: 26525: extern volatile unsigned char TABLAT __at(0xFF5);
"26527
[; ;pic18f27k40.h: 26527: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f27k40.h: 26530: typedef union {
[; ;pic18f27k40.h: 26531: struct {
[; ;pic18f27k40.h: 26532: unsigned TABLAT :8;
[; ;pic18f27k40.h: 26533: };
[; ;pic18f27k40.h: 26534: } TABLATbits_t;
[; ;pic18f27k40.h: 26535: extern volatile TABLATbits_t TABLATbits __at(0xFF5);
[; ;pic18f27k40.h: 26546: extern volatile __uint24 TBLPTR __at(0xFF6);
"26549
[; ;pic18f27k40.h: 26549: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f27k40.h: 26554: extern volatile unsigned char TBLPTRL __at(0xFF6);
"26556
[; ;pic18f27k40.h: 26556: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f27k40.h: 26559: typedef union {
[; ;pic18f27k40.h: 26560: struct {
[; ;pic18f27k40.h: 26561: unsigned TBLPTRL :8;
[; ;pic18f27k40.h: 26562: };
[; ;pic18f27k40.h: 26563: } TBLPTRLbits_t;
[; ;pic18f27k40.h: 26564: extern volatile TBLPTRLbits_t TBLPTRLbits __at(0xFF6);
[; ;pic18f27k40.h: 26574: extern volatile unsigned char TBLPTRH __at(0xFF7);
"26576
[; ;pic18f27k40.h: 26576: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f27k40.h: 26579: typedef union {
[; ;pic18f27k40.h: 26580: struct {
[; ;pic18f27k40.h: 26581: unsigned TBLPTRH :8;
[; ;pic18f27k40.h: 26582: };
[; ;pic18f27k40.h: 26583: } TBLPTRHbits_t;
[; ;pic18f27k40.h: 26584: extern volatile TBLPTRHbits_t TBLPTRHbits __at(0xFF7);
[; ;pic18f27k40.h: 26594: extern volatile unsigned char TBLPTRU __at(0xFF8);
"26596
[; ;pic18f27k40.h: 26596: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f27k40.h: 26599: typedef union {
[; ;pic18f27k40.h: 26600: struct {
[; ;pic18f27k40.h: 26601: unsigned TBLPTRU :6;
[; ;pic18f27k40.h: 26602: };
[; ;pic18f27k40.h: 26603: struct {
[; ;pic18f27k40.h: 26604: unsigned :5;
[; ;pic18f27k40.h: 26605: unsigned ACSS :1;
[; ;pic18f27k40.h: 26606: };
[; ;pic18f27k40.h: 26607: } TBLPTRUbits_t;
[; ;pic18f27k40.h: 26608: extern volatile TBLPTRUbits_t TBLPTRUbits __at(0xFF8);
[; ;pic18f27k40.h: 26624: extern volatile __uint24 PCLAT __at(0xFF9);
"26627
[; ;pic18f27k40.h: 26627: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f27k40.h: 26631: extern volatile __uint24 PC __at(0xFF9);
"26634
[; ;pic18f27k40.h: 26634: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f27k40.h: 26639: extern volatile unsigned char PCL __at(0xFF9);
"26641
[; ;pic18f27k40.h: 26641: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f27k40.h: 26644: typedef union {
[; ;pic18f27k40.h: 26645: struct {
[; ;pic18f27k40.h: 26646: unsigned PCL :8;
[; ;pic18f27k40.h: 26647: };
[; ;pic18f27k40.h: 26648: } PCLbits_t;
[; ;pic18f27k40.h: 26649: extern volatile PCLbits_t PCLbits __at(0xFF9);
[; ;pic18f27k40.h: 26659: extern volatile unsigned char PCLATH __at(0xFFA);
"26661
[; ;pic18f27k40.h: 26661: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f27k40.h: 26664: typedef union {
[; ;pic18f27k40.h: 26665: struct {
[; ;pic18f27k40.h: 26666: unsigned PCH :8;
[; ;pic18f27k40.h: 26667: };
[; ;pic18f27k40.h: 26668: } PCLATHbits_t;
[; ;pic18f27k40.h: 26669: extern volatile PCLATHbits_t PCLATHbits __at(0xFFA);
[; ;pic18f27k40.h: 26679: extern volatile unsigned char PCLATU __at(0xFFB);
"26681
[; ;pic18f27k40.h: 26681: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f27k40.h: 26684: typedef union {
[; ;pic18f27k40.h: 26685: struct {
[; ;pic18f27k40.h: 26686: unsigned PCU :5;
[; ;pic18f27k40.h: 26687: };
[; ;pic18f27k40.h: 26688: } PCLATUbits_t;
[; ;pic18f27k40.h: 26689: extern volatile PCLATUbits_t PCLATUbits __at(0xFFB);
[; ;pic18f27k40.h: 26699: extern volatile unsigned char STKPTR __at(0xFFC);
"26701
[; ;pic18f27k40.h: 26701: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f27k40.h: 26704: typedef union {
[; ;pic18f27k40.h: 26705: struct {
[; ;pic18f27k40.h: 26706: unsigned STKPTR :6;
[; ;pic18f27k40.h: 26707: };
[; ;pic18f27k40.h: 26708: struct {
[; ;pic18f27k40.h: 26709: unsigned STKPTR0 :1;
[; ;pic18f27k40.h: 26710: unsigned STKPTR1 :1;
[; ;pic18f27k40.h: 26711: unsigned STKPTR2 :1;
[; ;pic18f27k40.h: 26712: unsigned STKPTR3 :1;
[; ;pic18f27k40.h: 26713: unsigned STKPTR4 :1;
[; ;pic18f27k40.h: 26714: unsigned STKPTR5 :1;
[; ;pic18f27k40.h: 26715: };
[; ;pic18f27k40.h: 26716: struct {
[; ;pic18f27k40.h: 26717: unsigned SP0 :1;
[; ;pic18f27k40.h: 26718: unsigned SP1 :1;
[; ;pic18f27k40.h: 26719: unsigned SP2 :1;
[; ;pic18f27k40.h: 26720: unsigned SP3 :1;
[; ;pic18f27k40.h: 26721: unsigned SP4 :1;
[; ;pic18f27k40.h: 26722: unsigned SP5 :1;
[; ;pic18f27k40.h: 26723: };
[; ;pic18f27k40.h: 26724: } STKPTRbits_t;
[; ;pic18f27k40.h: 26725: extern volatile STKPTRbits_t STKPTRbits __at(0xFFC);
[; ;pic18f27k40.h: 26796: extern volatile __uint24 TOS __at(0xFFD);
"26799
[; ;pic18f27k40.h: 26799: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f27k40.h: 26804: extern volatile unsigned char TOSL __at(0xFFD);
"26806
[; ;pic18f27k40.h: 26806: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f27k40.h: 26809: typedef union {
[; ;pic18f27k40.h: 26810: struct {
[; ;pic18f27k40.h: 26811: unsigned TOSL :8;
[; ;pic18f27k40.h: 26812: };
[; ;pic18f27k40.h: 26813: } TOSLbits_t;
[; ;pic18f27k40.h: 26814: extern volatile TOSLbits_t TOSLbits __at(0xFFD);
[; ;pic18f27k40.h: 26824: extern volatile unsigned char TOSH __at(0xFFE);
"26826
[; ;pic18f27k40.h: 26826: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f27k40.h: 26829: typedef union {
[; ;pic18f27k40.h: 26830: struct {
[; ;pic18f27k40.h: 26831: unsigned TOSH :8;
[; ;pic18f27k40.h: 26832: };
[; ;pic18f27k40.h: 26833: } TOSHbits_t;
[; ;pic18f27k40.h: 26834: extern volatile TOSHbits_t TOSHbits __at(0xFFE);
[; ;pic18f27k40.h: 26844: extern volatile unsigned char TOSU __at(0xFFF);
"26846
[; ;pic18f27k40.h: 26846: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f27k40.h: 26857: extern volatile __bit ABDEN1 __at(0x7CF8);
[; ;pic18f27k40.h: 26860: extern volatile __bit ABDEN2 __at(0x74F8);
[; ;pic18f27k40.h: 26863: extern volatile __bit ABDOVF1 __at(0x7CFF);
[; ;pic18f27k40.h: 26866: extern volatile __bit ABDOVF2 __at(0x74FF);
[; ;pic18f27k40.h: 26869: extern volatile __bit ACC0 __at(0x7BB0);
[; ;pic18f27k40.h: 26872: extern volatile __bit ACC1 __at(0x7BB1);
[; ;pic18f27k40.h: 26875: extern volatile __bit ACC10 __at(0x7BBA);
[; ;pic18f27k40.h: 26878: extern volatile __bit ACC11 __at(0x7BBB);
[; ;pic18f27k40.h: 26881: extern volatile __bit ACC12 __at(0x7BBC);
[; ;pic18f27k40.h: 26884: extern volatile __bit ACC13 __at(0x7BBD);
[; ;pic18f27k40.h: 26887: extern volatile __bit ACC14 __at(0x7BBE);
[; ;pic18f27k40.h: 26890: extern volatile __bit ACC15 __at(0x7BBF);
[; ;pic18f27k40.h: 26893: extern volatile __bit ACC2 __at(0x7BB2);
[; ;pic18f27k40.h: 26896: extern volatile __bit ACC3 __at(0x7BB3);
[; ;pic18f27k40.h: 26899: extern volatile __bit ACC4 __at(0x7BB4);
[; ;pic18f27k40.h: 26902: extern volatile __bit ACC5 __at(0x7BB5);
[; ;pic18f27k40.h: 26905: extern volatile __bit ACC6 __at(0x7BB6);
[; ;pic18f27k40.h: 26908: extern volatile __bit ACC7 __at(0x7BB7);
[; ;pic18f27k40.h: 26911: extern volatile __bit ACC8 __at(0x7BB8);
[; ;pic18f27k40.h: 26914: extern volatile __bit ACC9 __at(0x7BB9);
[; ;pic18f27k40.h: 26917: extern volatile __bit ACCM __at(0x7BE4);
[; ;pic18f27k40.h: 26920: extern volatile __bit ACKDT1 __at(0x7CBD);
[; ;pic18f27k40.h: 26923: extern volatile __bit ACKDT2 __at(0x74BD);
[; ;pic18f27k40.h: 26926: extern volatile __bit ACKEN1 __at(0x7CBC);
[; ;pic18f27k40.h: 26929: extern volatile __bit ACKEN2 __at(0x74BC);
[; ;pic18f27k40.h: 26932: extern volatile __bit ACKSTAT1 __at(0x7CBE);
[; ;pic18f27k40.h: 26935: extern volatile __bit ACKSTAT2 __at(0x74BE);
[; ;pic18f27k40.h: 26938: extern volatile __bit ACSS __at(0x7FC5);
[; ;pic18f27k40.h: 26941: extern volatile __bit ADACC0 __at(0x7B80);
[; ;pic18f27k40.h: 26944: extern volatile __bit ADACC1 __at(0x7B81);
[; ;pic18f27k40.h: 26947: extern volatile __bit ADACC10 __at(0x7B8A);
[; ;pic18f27k40.h: 26950: extern volatile __bit ADACC11 __at(0x7B8B);
[; ;pic18f27k40.h: 26953: extern volatile __bit ADACC12 __at(0x7B8C);
[; ;pic18f27k40.h: 26956: extern volatile __bit ADACC13 __at(0x7B8D);
[; ;pic18f27k40.h: 26959: extern volatile __bit ADACC14 __at(0x7B8E);
[; ;pic18f27k40.h: 26962: extern volatile __bit ADACC15 __at(0x7B8F);
[; ;pic18f27k40.h: 26965: extern volatile __bit ADACC2 __at(0x7B82);
[; ;pic18f27k40.h: 26968: extern volatile __bit ADACC3 __at(0x7B83);
[; ;pic18f27k40.h: 26971: extern volatile __bit ADACC4 __at(0x7B84);
[; ;pic18f27k40.h: 26974: extern volatile __bit ADACC5 __at(0x7B85);
[; ;pic18f27k40.h: 26977: extern volatile __bit ADACC6 __at(0x7B86);
[; ;pic18f27k40.h: 26980: extern volatile __bit ADACC7 __at(0x7B87);
[; ;pic18f27k40.h: 26983: extern volatile __bit ADACC8 __at(0x7B88);
[; ;pic18f27k40.h: 26986: extern volatile __bit ADACC9 __at(0x7B89);
[; ;pic18f27k40.h: 26989: extern volatile __bit ADACLR __at(0x7AD3);
[; ;pic18f27k40.h: 26992: extern volatile __bit ADACQ0 __at(0x7AE0);
[; ;pic18f27k40.h: 26995: extern volatile __bit ADACQ1 __at(0x7AE1);
[; ;pic18f27k40.h: 26998: extern volatile __bit ADACQ2 __at(0x7AE2);
[; ;pic18f27k40.h: 27001: extern volatile __bit ADACQ3 __at(0x7AE3);
[; ;pic18f27k40.h: 27004: extern volatile __bit ADACQ4 __at(0x7AE4);
[; ;pic18f27k40.h: 27007: extern volatile __bit ADACQ5 __at(0x7AE5);
[; ;pic18f27k40.h: 27010: extern volatile __bit ADACQ6 __at(0x7AE6);
[; ;pic18f27k40.h: 27013: extern volatile __bit ADACQ7 __at(0x7AE7);
[; ;pic18f27k40.h: 27016: extern volatile __bit ADACT0 __at(0x7AB0);
[; ;pic18f27k40.h: 27019: extern volatile __bit ADACT1 __at(0x7AB1);
[; ;pic18f27k40.h: 27022: extern volatile __bit ADACT2 __at(0x7AB2);
[; ;pic18f27k40.h: 27025: extern volatile __bit ADACT3 __at(0x7AB3);
[; ;pic18f27k40.h: 27028: extern volatile __bit ADACT4 __at(0x7AB4);
[; ;pic18f27k40.h: 27031: extern volatile __bit ADACTPPS0 __at(0x7570);
[; ;pic18f27k40.h: 27034: extern volatile __bit ADACTPPS1 __at(0x7571);
[; ;pic18f27k40.h: 27037: extern volatile __bit ADACTPPS2 __at(0x7572);
[; ;pic18f27k40.h: 27040: extern volatile __bit ADACTPPS3 __at(0x7573);
[; ;pic18f27k40.h: 27043: extern volatile __bit ADACTPPS4 __at(0x7574);
[; ;pic18f27k40.h: 27046: extern volatile __bit ADAOV __at(0x7B2F);
[; ;pic18f27k40.h: 27049: extern volatile __bit ADCAL __at(0x7B07);
[; ;pic18f27k40.h: 27052: extern volatile __bit ADCALC0 __at(0x7ADC);
[; ;pic18f27k40.h: 27055: extern volatile __bit ADCALC1 __at(0x7ADD);
[; ;pic18f27k40.h: 27058: extern volatile __bit ADCALC2 __at(0x7ADE);
[; ;pic18f27k40.h: 27061: extern volatile __bit ADCAP0 __at(0x7AE8);
[; ;pic18f27k40.h: 27064: extern volatile __bit ADCAP1 __at(0x7AE9);
[; ;pic18f27k40.h: 27067: extern volatile __bit ADCAP2 __at(0x7AEA);
[; ;pic18f27k40.h: 27070: extern volatile __bit ADCAP3 __at(0x7AEB);
[; ;pic18f27k40.h: 27073: extern volatile __bit ADCAP4 __at(0x7AEC);
[; ;pic18f27k40.h: 27076: extern volatile __bit ADCMD __at(0x771D);
[; ;pic18f27k40.h: 27079: extern volatile __bit ADCNT0 __at(0x7B38);
[; ;pic18f27k40.h: 27082: extern volatile __bit ADCNT1 __at(0x7B39);
[; ;pic18f27k40.h: 27085: extern volatile __bit ADCNT2 __at(0x7B3A);
[; ;pic18f27k40.h: 27088: extern volatile __bit ADCNT3 __at(0x7B3B);
[; ;pic18f27k40.h: 27091: extern volatile __bit ADCNT4 __at(0x7B3C);
[; ;pic18f27k40.h: 27094: extern volatile __bit ADCNT5 __at(0x7B3D);
[; ;pic18f27k40.h: 27097: extern volatile __bit ADCNT6 __at(0x7B3E);
[; ;pic18f27k40.h: 27100: extern volatile __bit ADCNT7 __at(0x7B3F);
[; ;pic18f27k40.h: 27103: extern volatile __bit ADCONT __at(0x7B06);
[; ;pic18f27k40.h: 27106: extern volatile __bit ADCRS0 __at(0x7AD4);
[; ;pic18f27k40.h: 27109: extern volatile __bit ADCRS1 __at(0x7AD5);
[; ;pic18f27k40.h: 27112: extern volatile __bit ADCRS2 __at(0x7AD6);
[; ;pic18f27k40.h: 27115: extern volatile __bit ADCS __at(0x7B04);
[; ;pic18f27k40.h: 27118: extern volatile __bit ADCS0 __at(0x7AB8);
[; ;pic18f27k40.h: 27121: extern volatile __bit ADCS1 __at(0x7AB9);
[; ;pic18f27k40.h: 27124: extern volatile __bit ADCS2 __at(0x7ABA);
[; ;pic18f27k40.h: 27127: extern volatile __bit ADCS3 __at(0x7ABB);
[; ;pic18f27k40.h: 27130: extern volatile __bit ADCS4 __at(0x7ABC);
[; ;pic18f27k40.h: 27133: extern volatile __bit ADCS5 __at(0x7ABD);
[; ;pic18f27k40.h: 27136: extern volatile __bit ADDSEN __at(0x7AC8);
[; ;pic18f27k40.h: 27139: extern volatile __bit ADERR0 __at(0x7B70);
[; ;pic18f27k40.h: 27142: extern volatile __bit ADERR1 __at(0x7B71);
[; ;pic18f27k40.h: 27145: extern volatile __bit ADERR10 __at(0x7B7A);
[; ;pic18f27k40.h: 27148: extern volatile __bit ADERR11 __at(0x7B7B);
[; ;pic18f27k40.h: 27151: extern volatile __bit ADERR12 __at(0x7B7C);
[; ;pic18f27k40.h: 27154: extern volatile __bit ADERR13 __at(0x7B7D);
[; ;pic18f27k40.h: 27157: extern volatile __bit ADERR14 __at(0x7B7E);
[; ;pic18f27k40.h: 27160: extern volatile __bit ADERR15 __at(0x7B7F);
[; ;pic18f27k40.h: 27163: extern volatile __bit ADERR2 __at(0x7B72);
[; ;pic18f27k40.h: 27166: extern volatile __bit ADERR3 __at(0x7B73);
[; ;pic18f27k40.h: 27169: extern volatile __bit ADERR4 __at(0x7B74);
[; ;pic18f27k40.h: 27172: extern volatile __bit ADERR5 __at(0x7B75);
[; ;pic18f27k40.h: 27175: extern volatile __bit ADERR6 __at(0x7B76);
[; ;pic18f27k40.h: 27178: extern volatile __bit ADERR7 __at(0x7B77);
[; ;pic18f27k40.h: 27181: extern volatile __bit ADERR8 __at(0x7B78);
[; ;pic18f27k40.h: 27184: extern volatile __bit ADERR9 __at(0x7B79);
[; ;pic18f27k40.h: 27187: extern volatile __bit ADFLTR0 __at(0x7B90);
[; ;pic18f27k40.h: 27190: extern volatile __bit ADFLTR1 __at(0x7B91);
[; ;pic18f27k40.h: 27193: extern volatile __bit ADFLTR10 __at(0x7B9A);
[; ;pic18f27k40.h: 27196: extern volatile __bit ADFLTR11 __at(0x7B9B);
[; ;pic18f27k40.h: 27199: extern volatile __bit ADFLTR12 __at(0x7B9C);
[; ;pic18f27k40.h: 27202: extern volatile __bit ADFLTR13 __at(0x7B9D);
[; ;pic18f27k40.h: 27205: extern volatile __bit ADFLTR14 __at(0x7B9E);
[; ;pic18f27k40.h: 27208: extern volatile __bit ADFLTR15 __at(0x7B9F);
[; ;pic18f27k40.h: 27211: extern volatile __bit ADFLTR2 __at(0x7B92);
[; ;pic18f27k40.h: 27214: extern volatile __bit ADFLTR3 __at(0x7B93);
[; ;pic18f27k40.h: 27217: extern volatile __bit ADFLTR4 __at(0x7B94);
[; ;pic18f27k40.h: 27220: extern volatile __bit ADFLTR5 __at(0x7B95);
[; ;pic18f27k40.h: 27223: extern volatile __bit ADFLTR6 __at(0x7B96);
[; ;pic18f27k40.h: 27226: extern volatile __bit ADFLTR7 __at(0x7B97);
[; ;pic18f27k40.h: 27229: extern volatile __bit ADFLTR8 __at(0x7B98);
[; ;pic18f27k40.h: 27232: extern volatile __bit ADFLTR9 __at(0x7B99);
[; ;pic18f27k40.h: 27235: extern volatile __bit ADFM __at(0x7B02);
[; ;pic18f27k40.h: 27238: extern volatile __bit ADFM0 __at(0x7B02);
[; ;pic18f27k40.h: 27241: extern volatile __bit ADFVR0 __at(0x7988);
[; ;pic18f27k40.h: 27244: extern volatile __bit ADFVR1 __at(0x7989);
[; ;pic18f27k40.h: 27247: extern volatile __bit ADGO __at(0x7B00);
[; ;pic18f27k40.h: 27250: extern volatile __bit ADGPOL __at(0x7ACD);
[; ;pic18f27k40.h: 27253: extern volatile __bit ADIE __at(0x7618);
[; ;pic18f27k40.h: 27256: extern volatile __bit ADIF __at(0x7658);
[; ;pic18f27k40.h: 27259: extern volatile __bit ADIP __at(0x75D8);
[; ;pic18f27k40.h: 27262: extern volatile __bit ADIPEN __at(0x7ACE);
[; ;pic18f27k40.h: 27265: extern volatile __bit ADLTH0 __at(0x7B50);
[; ;pic18f27k40.h: 27268: extern volatile __bit ADLTH1 __at(0x7B51);
[; ;pic18f27k40.h: 27271: extern volatile __bit ADLTH10 __at(0x7B5A);
[; ;pic18f27k40.h: 27274: extern volatile __bit ADLTH11 __at(0x7B5B);
[; ;pic18f27k40.h: 27277: extern volatile __bit ADLTH12 __at(0x7B5C);
[; ;pic18f27k40.h: 27280: extern volatile __bit ADLTH13 __at(0x7B5D);
[; ;pic18f27k40.h: 27283: extern volatile __bit ADLTH14 __at(0x7B5E);
[; ;pic18f27k40.h: 27286: extern volatile __bit ADLTH15 __at(0x7B5F);
[; ;pic18f27k40.h: 27289: extern volatile __bit ADLTH2 __at(0x7B52);
[; ;pic18f27k40.h: 27292: extern volatile __bit ADLTH3 __at(0x7B53);
[; ;pic18f27k40.h: 27295: extern volatile __bit ADLTH4 __at(0x7B54);
[; ;pic18f27k40.h: 27298: extern volatile __bit ADLTH5 __at(0x7B55);
[; ;pic18f27k40.h: 27301: extern volatile __bit ADLTH6 __at(0x7B56);
[; ;pic18f27k40.h: 27304: extern volatile __bit ADLTH7 __at(0x7B57);
[; ;pic18f27k40.h: 27307: extern volatile __bit ADLTH8 __at(0x7B58);
[; ;pic18f27k40.h: 27310: extern volatile __bit ADLTH9 __at(0x7B59);
[; ;pic18f27k40.h: 27313: extern volatile __bit ADLTHR __at(0x7B2D);
[; ;pic18f27k40.h: 27316: extern volatile __bit ADMATH __at(0x7B2C);
[; ;pic18f27k40.h: 27319: extern volatile __bit ADMD0 __at(0x7AD0);
[; ;pic18f27k40.h: 27322: extern volatile __bit ADMD1 __at(0x7AD1);
[; ;pic18f27k40.h: 27325: extern volatile __bit ADMD2 __at(0x7AD2);
[; ;pic18f27k40.h: 27328: extern volatile __bit ADMSK11 __at(0x7CB9);
[; ;pic18f27k40.h: 27331: extern volatile __bit ADMSK12 __at(0x74B9);
[; ;pic18f27k40.h: 27334: extern volatile __bit ADMSK21 __at(0x7CBA);
[; ;pic18f27k40.h: 27337: extern volatile __bit ADMSK22 __at(0x74BA);
[; ;pic18f27k40.h: 27340: extern volatile __bit ADMSK31 __at(0x7CBB);
[; ;pic18f27k40.h: 27343: extern volatile __bit ADMSK32 __at(0x74BB);
[; ;pic18f27k40.h: 27346: extern volatile __bit ADMSK41 __at(0x7CBC);
[; ;pic18f27k40.h: 27349: extern volatile __bit ADMSK42 __at(0x74BC);
[; ;pic18f27k40.h: 27352: extern volatile __bit ADMSK51 __at(0x7CBD);
[; ;pic18f27k40.h: 27355: extern volatile __bit ADMSK52 __at(0x74BD);
[; ;pic18f27k40.h: 27358: extern volatile __bit ADNREF __at(0x7AC4);
[; ;pic18f27k40.h: 27361: extern volatile __bit ADOEN __at(0x76E2);
[; ;pic18f27k40.h: 27364: extern volatile __bit ADON __at(0x7B07);
[; ;pic18f27k40.h: 27367: extern volatile __bit ADOR __at(0x76DA);
[; ;pic18f27k40.h: 27370: extern volatile __bit ADPCH0 __at(0x7AF8);
[; ;pic18f27k40.h: 27373: extern volatile __bit ADPCH1 __at(0x7AF9);
[; ;pic18f27k40.h: 27376: extern volatile __bit ADPCH2 __at(0x7AFA);
[; ;pic18f27k40.h: 27379: extern volatile __bit ADPCH3 __at(0x7AFB);
[; ;pic18f27k40.h: 27382: extern volatile __bit ADPCH4 __at(0x7AFC);
[; ;pic18f27k40.h: 27385: extern volatile __bit ADPCH5 __at(0x7AFD);
[; ;pic18f27k40.h: 27388: extern volatile __bit ADPPOL __at(0x7ACF);
[; ;pic18f27k40.h: 27391: extern volatile __bit ADPRE0 __at(0x7AF0);
[; ;pic18f27k40.h: 27394: extern volatile __bit ADPRE1 __at(0x7AF1);
[; ;pic18f27k40.h: 27397: extern volatile __bit ADPRE2 __at(0x7AF2);
[; ;pic18f27k40.h: 27400: extern volatile __bit ADPRE3 __at(0x7AF3);
[; ;pic18f27k40.h: 27403: extern volatile __bit ADPRE4 __at(0x7AF4);
[; ;pic18f27k40.h: 27406: extern volatile __bit ADPRE5 __at(0x7AF5);
[; ;pic18f27k40.h: 27409: extern volatile __bit ADPRE6 __at(0x7AF6);
[; ;pic18f27k40.h: 27412: extern volatile __bit ADPRE7 __at(0x7AF7);
[; ;pic18f27k40.h: 27415: extern volatile __bit ADPREF0 __at(0x7AC0);
[; ;pic18f27k40.h: 27418: extern volatile __bit ADPREF1 __at(0x7AC1);
[; ;pic18f27k40.h: 27421: extern volatile __bit ADPREV0 __at(0x7B08);
[; ;pic18f27k40.h: 27424: extern volatile __bit ADPREV1 __at(0x7B09);
[; ;pic18f27k40.h: 27427: extern volatile __bit ADPREV10 __at(0x7B12);
[; ;pic18f27k40.h: 27430: extern volatile __bit ADPREV11 __at(0x7B13);
[; ;pic18f27k40.h: 27433: extern volatile __bit ADPREV12 __at(0x7B14);
[; ;pic18f27k40.h: 27436: extern volatile __bit ADPREV13 __at(0x7B15);
[; ;pic18f27k40.h: 27439: extern volatile __bit ADPREV14 __at(0x7B16);
[; ;pic18f27k40.h: 27442: extern volatile __bit ADPREV15 __at(0x7B17);
[; ;pic18f27k40.h: 27445: extern volatile __bit ADPREV2 __at(0x7B0A);
[; ;pic18f27k40.h: 27448: extern volatile __bit ADPREV3 __at(0x7B0B);
[; ;pic18f27k40.h: 27451: extern volatile __bit ADPREV4 __at(0x7B0C);
[; ;pic18f27k40.h: 27454: extern volatile __bit ADPREV5 __at(0x7B0D);
[; ;pic18f27k40.h: 27457: extern volatile __bit ADPREV6 __at(0x7B0E);
[; ;pic18f27k40.h: 27460: extern volatile __bit ADPREV7 __at(0x7B0F);
[; ;pic18f27k40.h: 27463: extern volatile __bit ADPREV8 __at(0x7B10);
[; ;pic18f27k40.h: 27466: extern volatile __bit ADPREV9 __at(0x7B11);
[; ;pic18f27k40.h: 27469: extern volatile __bit ADPSIS __at(0x7AD7);
[; ;pic18f27k40.h: 27472: extern volatile __bit ADR0 __at(0x7BF0);
[; ;pic18f27k40.h: 27475: extern volatile __bit ADR1 __at(0x7BF1);
[; ;pic18f27k40.h: 27478: extern volatile __bit ADR2 __at(0x7BF2);
[; ;pic18f27k40.h: 27481: extern volatile __bit ADR3 __at(0x7BF3);
[; ;pic18f27k40.h: 27484: extern volatile __bit ADR4 __at(0x7BF4);
[; ;pic18f27k40.h: 27487: extern volatile __bit ADR5 __at(0x7BF5);
[; ;pic18f27k40.h: 27490: extern volatile __bit ADR6 __at(0x7BF6);
[; ;pic18f27k40.h: 27493: extern volatile __bit ADR7 __at(0x7BF7);
[; ;pic18f27k40.h: 27496: extern volatile __bit ADR8 __at(0x7BF8);
[; ;pic18f27k40.h: 27499: extern volatile __bit ADR9 __at(0x7BF9);
[; ;pic18f27k40.h: 27502: extern volatile __bit ADRES0 __at(0x7B18);
[; ;pic18f27k40.h: 27505: extern volatile __bit ADRES1 __at(0x7B19);
[; ;pic18f27k40.h: 27508: extern volatile __bit ADRES10 __at(0x7B22);
[; ;pic18f27k40.h: 27511: extern volatile __bit ADRES11 __at(0x7B23);
[; ;pic18f27k40.h: 27514: extern volatile __bit ADRES12 __at(0x7B24);
[; ;pic18f27k40.h: 27517: extern volatile __bit ADRES13 __at(0x7B25);
[; ;pic18f27k40.h: 27520: extern volatile __bit ADRES14 __at(0x7B26);
[; ;pic18f27k40.h: 27523: extern volatile __bit ADRES15 __at(0x7B27);
[; ;pic18f27k40.h: 27526: extern volatile __bit ADRES2 __at(0x7B1A);
[; ;pic18f27k40.h: 27529: extern volatile __bit ADRES3 __at(0x7B1B);
[; ;pic18f27k40.h: 27532: extern volatile __bit ADRES4 __at(0x7B1C);
[; ;pic18f27k40.h: 27535: extern volatile __bit ADRES5 __at(0x7B1D);
[; ;pic18f27k40.h: 27538: extern volatile __bit ADRES6 __at(0x7B1E);
[; ;pic18f27k40.h: 27541: extern volatile __bit ADRES7 __at(0x7B1F);
[; ;pic18f27k40.h: 27544: extern volatile __bit ADRES8 __at(0x7B20);
[; ;pic18f27k40.h: 27547: extern volatile __bit ADRES9 __at(0x7B21);
[; ;pic18f27k40.h: 27550: extern volatile __bit ADRPT0 __at(0x7B30);
[; ;pic18f27k40.h: 27553: extern volatile __bit ADRPT1 __at(0x7B31);
[; ;pic18f27k40.h: 27556: extern volatile __bit ADRPT2 __at(0x7B32);
[; ;pic18f27k40.h: 27559: extern volatile __bit ADRPT3 __at(0x7B33);
[; ;pic18f27k40.h: 27562: extern volatile __bit ADRPT4 __at(0x7B34);
[; ;pic18f27k40.h: 27565: extern volatile __bit ADRPT5 __at(0x7B35);
[; ;pic18f27k40.h: 27568: extern volatile __bit ADRPT6 __at(0x7B36);
[; ;pic18f27k40.h: 27571: extern volatile __bit ADRPT7 __at(0x7B37);
[; ;pic18f27k40.h: 27574: extern volatile __bit ADSOI __at(0x7ADB);
[; ;pic18f27k40.h: 27577: extern volatile __bit ADSTAT0 __at(0x7B28);
[; ;pic18f27k40.h: 27580: extern volatile __bit ADSTAT1 __at(0x7B29);
[; ;pic18f27k40.h: 27583: extern volatile __bit ADSTAT2 __at(0x7B2A);
[; ;pic18f27k40.h: 27586: extern volatile __bit ADSTPT0 __at(0x7B40);
[; ;pic18f27k40.h: 27589: extern volatile __bit ADSTPT1 __at(0x7B41);
[; ;pic18f27k40.h: 27592: extern volatile __bit ADSTPT10 __at(0x7B4A);
[; ;pic18f27k40.h: 27595: extern volatile __bit ADSTPT11 __at(0x7B4B);
[; ;pic18f27k40.h: 27598: extern volatile __bit ADSTPT12 __at(0x7B4C);
[; ;pic18f27k40.h: 27601: extern volatile __bit ADSTPT13 __at(0x7B4D);
[; ;pic18f27k40.h: 27604: extern volatile __bit ADSTPT14 __at(0x7B4E);
[; ;pic18f27k40.h: 27607: extern volatile __bit ADSTPT15 __at(0x7B4F);
[; ;pic18f27k40.h: 27610: extern volatile __bit ADSTPT2 __at(0x7B42);
[; ;pic18f27k40.h: 27613: extern volatile __bit ADSTPT3 __at(0x7B43);
[; ;pic18f27k40.h: 27616: extern volatile __bit ADSTPT4 __at(0x7B44);
[; ;pic18f27k40.h: 27619: extern volatile __bit ADSTPT5 __at(0x7B45);
[; ;pic18f27k40.h: 27622: extern volatile __bit ADSTPT6 __at(0x7B46);
[; ;pic18f27k40.h: 27625: extern volatile __bit ADSTPT7 __at(0x7B47);
[; ;pic18f27k40.h: 27628: extern volatile __bit ADSTPT8 __at(0x7B48);
[; ;pic18f27k40.h: 27631: extern volatile __bit ADSTPT9 __at(0x7B49);
[; ;pic18f27k40.h: 27634: extern volatile __bit ADTIE __at(0x7619);
[; ;pic18f27k40.h: 27637: extern volatile __bit ADTIF __at(0x7659);
[; ;pic18f27k40.h: 27640: extern volatile __bit ADTIP __at(0x75D9);
[; ;pic18f27k40.h: 27643: extern volatile __bit ADTMD0 __at(0x7AD8);
[; ;pic18f27k40.h: 27646: extern volatile __bit ADTMD1 __at(0x7AD9);
[; ;pic18f27k40.h: 27649: extern volatile __bit ADTMD2 __at(0x7ADA);
[; ;pic18f27k40.h: 27652: extern volatile __bit ADUTH0 __at(0x7B60);
[; ;pic18f27k40.h: 27655: extern volatile __bit ADUTH1 __at(0x7B61);
[; ;pic18f27k40.h: 27658: extern volatile __bit ADUTH10 __at(0x7B6A);
[; ;pic18f27k40.h: 27661: extern volatile __bit ADUTH11 __at(0x7B6B);
[; ;pic18f27k40.h: 27664: extern volatile __bit ADUTH12 __at(0x7B6C);
[; ;pic18f27k40.h: 27667: extern volatile __bit ADUTH13 __at(0x7B6D);
[; ;pic18f27k40.h: 27670: extern volatile __bit ADUTH14 __at(0x7B6E);
[; ;pic18f27k40.h: 27673: extern volatile __bit ADUTH15 __at(0x7B6F);
[; ;pic18f27k40.h: 27676: extern volatile __bit ADUTH2 __at(0x7B62);
[; ;pic18f27k40.h: 27679: extern volatile __bit ADUTH3 __at(0x7B63);
[; ;pic18f27k40.h: 27682: extern volatile __bit ADUTH4 __at(0x7B64);
[; ;pic18f27k40.h: 27685: extern volatile __bit ADUTH5 __at(0x7B65);
[; ;pic18f27k40.h: 27688: extern volatile __bit ADUTH6 __at(0x7B66);
[; ;pic18f27k40.h: 27691: extern volatile __bit ADUTH7 __at(0x7B67);
[; ;pic18f27k40.h: 27694: extern volatile __bit ADUTH8 __at(0x7B68);
[; ;pic18f27k40.h: 27697: extern volatile __bit ADUTH9 __at(0x7B69);
[; ;pic18f27k40.h: 27700: extern volatile __bit ADUTHR __at(0x7B2E);
[; ;pic18f27k40.h: 27703: extern volatile __bit ANSELA0 __at(0x7888);
[; ;pic18f27k40.h: 27706: extern volatile __bit ANSELA1 __at(0x7889);
[; ;pic18f27k40.h: 27709: extern volatile __bit ANSELA2 __at(0x788A);
[; ;pic18f27k40.h: 27712: extern volatile __bit ANSELA3 __at(0x788B);
[; ;pic18f27k40.h: 27715: extern volatile __bit ANSELA4 __at(0x788C);
[; ;pic18f27k40.h: 27718: extern volatile __bit ANSELA5 __at(0x788D);
[; ;pic18f27k40.h: 27721: extern volatile __bit ANSELA6 __at(0x788E);
[; ;pic18f27k40.h: 27724: extern volatile __bit ANSELA7 __at(0x788F);
[; ;pic18f27k40.h: 27727: extern volatile __bit ANSELB0 __at(0x78C8);
[; ;pic18f27k40.h: 27730: extern volatile __bit ANSELB1 __at(0x78C9);
[; ;pic18f27k40.h: 27733: extern volatile __bit ANSELB2 __at(0x78CA);
[; ;pic18f27k40.h: 27736: extern volatile __bit ANSELB3 __at(0x78CB);
[; ;pic18f27k40.h: 27739: extern volatile __bit ANSELB4 __at(0x78CC);
[; ;pic18f27k40.h: 27742: extern volatile __bit ANSELB5 __at(0x78CD);
[; ;pic18f27k40.h: 27745: extern volatile __bit ANSELB6 __at(0x78CE);
[; ;pic18f27k40.h: 27748: extern volatile __bit ANSELB7 __at(0x78CF);
[; ;pic18f27k40.h: 27751: extern volatile __bit ANSELC0 __at(0x7908);
[; ;pic18f27k40.h: 27754: extern volatile __bit ANSELC1 __at(0x7909);
[; ;pic18f27k40.h: 27757: extern volatile __bit ANSELC2 __at(0x790A);
[; ;pic18f27k40.h: 27760: extern volatile __bit ANSELC3 __at(0x790B);
[; ;pic18f27k40.h: 27763: extern volatile __bit ANSELC4 __at(0x790C);
[; ;pic18f27k40.h: 27766: extern volatile __bit ANSELC5 __at(0x790D);
[; ;pic18f27k40.h: 27769: extern volatile __bit ANSELC6 __at(0x790E);
[; ;pic18f27k40.h: 27772: extern volatile __bit ANSELC7 __at(0x790F);
[; ;pic18f27k40.h: 27775: extern volatile __bit AS0E __at(0x7A38);
[; ;pic18f27k40.h: 27778: extern volatile __bit AS1E __at(0x7A39);
[; ;pic18f27k40.h: 27781: extern volatile __bit AS2E __at(0x7A3A);
[; ;pic18f27k40.h: 27784: extern volatile __bit AS3E __at(0x7A3B);
[; ;pic18f27k40.h: 27787: extern volatile __bit AS4E __at(0x7A3C);
[; ;pic18f27k40.h: 27790: extern volatile __bit AS5E __at(0x7A3D);
[; ;pic18f27k40.h: 27793: extern volatile __bit BCL1IE __at(0x7629);
[; ;pic18f27k40.h: 27796: extern volatile __bit BCL1IF __at(0x7669);
[; ;pic18f27k40.h: 27799: extern volatile __bit BCL1IP __at(0x75E9);
[; ;pic18f27k40.h: 27802: extern volatile __bit BCL2IE __at(0x762B);
[; ;pic18f27k40.h: 27805: extern volatile __bit BCL2IF __at(0x766B);
[; ;pic18f27k40.h: 27808: extern volatile __bit BCL2IP __at(0x75EB);
[; ;pic18f27k40.h: 27811: extern volatile __bit BF1 __at(0x7CA8);
[; ;pic18f27k40.h: 27814: extern volatile __bit BF2 __at(0x74A8);
[; ;pic18f27k40.h: 27817: extern volatile __bit BIT __at(0x7A88);
[; ;pic18f27k40.h: 27820: extern volatile __bit BOR __at(0x7EB8);
[; ;pic18f27k40.h: 27823: extern volatile __bit BORRDY __at(0x7700);
[; ;pic18f27k40.h: 27826: extern volatile __bit BRG161 __at(0x7CFB);
[; ;pic18f27k40.h: 27829: extern volatile __bit BRG162 __at(0x74FB);
[; ;pic18f27k40.h: 27832: extern volatile __bit BRGH1 __at(0x7CF2);
[; ;pic18f27k40.h: 27835: extern volatile __bit C1EN __at(0x79CF);
[; ;pic18f27k40.h: 27838: extern volatile __bit C1HYS __at(0x79C9);
[; ;pic18f27k40.h: 27841: extern volatile __bit C1IE __at(0x7620);
[; ;pic18f27k40.h: 27844: extern volatile __bit C1IF __at(0x7660);
[; ;pic18f27k40.h: 27847: extern volatile __bit C1INTN __at(0x79D0);
[; ;pic18f27k40.h: 27850: extern volatile __bit C1INTP __at(0x79D1);
[; ;pic18f27k40.h: 27853: extern volatile __bit C1IP __at(0x75E0);
[; ;pic18f27k40.h: 27856: extern volatile __bit C1NCH0 __at(0x79D8);
[; ;pic18f27k40.h: 27859: extern volatile __bit C1NCH1 __at(0x79D9);
[; ;pic18f27k40.h: 27862: extern volatile __bit C1NCH2 __at(0x79DA);
[; ;pic18f27k40.h: 27865: extern volatile __bit C1OUT __at(0x79CE);
[; ;pic18f27k40.h: 27868: extern volatile __bit C1PCH0 __at(0x79E0);
[; ;pic18f27k40.h: 27871: extern volatile __bit C1PCH1 __at(0x79E1);
[; ;pic18f27k40.h: 27874: extern volatile __bit C1PCH2 __at(0x79E2);
[; ;pic18f27k40.h: 27877: extern volatile __bit C1POL __at(0x79CC);
[; ;pic18f27k40.h: 27880: extern volatile __bit C1SYNC __at(0x79C8);
[; ;pic18f27k40.h: 27883: extern volatile __bit C1TSEL0 __at(0x7D70);
[; ;pic18f27k40.h: 27886: extern volatile __bit C1TSEL1 __at(0x7D71);
[; ;pic18f27k40.h: 27889: extern volatile __bit C2EN __at(0x79AF);
[; ;pic18f27k40.h: 27892: extern volatile __bit C2HYS __at(0x79A9);
[; ;pic18f27k40.h: 27895: extern volatile __bit C2IE __at(0x7621);
[; ;pic18f27k40.h: 27898: extern volatile __bit C2IF __at(0x7661);
[; ;pic18f27k40.h: 27901: extern volatile __bit C2INTN __at(0x79B0);
[; ;pic18f27k40.h: 27904: extern volatile __bit C2INTP __at(0x79B1);
[; ;pic18f27k40.h: 27907: extern volatile __bit C2IP __at(0x75E1);
[; ;pic18f27k40.h: 27910: extern volatile __bit C2NCH0 __at(0x79B8);
[; ;pic18f27k40.h: 27913: extern volatile __bit C2NCH1 __at(0x79B9);
[; ;pic18f27k40.h: 27916: extern volatile __bit C2NCH2 __at(0x79BA);
[; ;pic18f27k40.h: 27919: extern volatile __bit C2OUT __at(0x79AE);
[; ;pic18f27k40.h: 27922: extern volatile __bit C2PCH0 __at(0x79C0);
[; ;pic18f27k40.h: 27925: extern volatile __bit C2PCH1 __at(0x79C1);
[; ;pic18f27k40.h: 27928: extern volatile __bit C2PCH2 __at(0x79C2);
[; ;pic18f27k40.h: 27931: extern volatile __bit C2POL __at(0x79AC);
[; ;pic18f27k40.h: 27934: extern volatile __bit C2SYNC __at(0x79A8);
[; ;pic18f27k40.h: 27937: extern volatile __bit C2TSEL0 __at(0x7D72);
[; ;pic18f27k40.h: 27940: extern volatile __bit C2TSEL1 __at(0x7D73);
[; ;pic18f27k40.h: 27943: extern volatile __bit CAL01 __at(0x7E68);
[; ;pic18f27k40.h: 27946: extern volatile __bit CAL03 __at(0x7E38);
[; ;pic18f27k40.h: 27949: extern volatile __bit CAL05 __at(0x7E08);
[; ;pic18f27k40.h: 27952: extern volatile __bit CAL11 __at(0x7E69);
[; ;pic18f27k40.h: 27955: extern volatile __bit CAL13 __at(0x7E39);
[; ;pic18f27k40.h: 27958: extern volatile __bit CAL15 __at(0x7E09);
[; ;pic18f27k40.h: 27961: extern volatile __bit CAL21 __at(0x7E6A);
[; ;pic18f27k40.h: 27964: extern volatile __bit CAL23 __at(0x7E3A);
[; ;pic18f27k40.h: 27967: extern volatile __bit CAL25 __at(0x7E0A);
[; ;pic18f27k40.h: 27970: extern volatile __bit CAL31 __at(0x7E6B);
[; ;pic18f27k40.h: 27973: extern volatile __bit CAL33 __at(0x7E3B);
[; ;pic18f27k40.h: 27976: extern volatile __bit CAL35 __at(0x7E0B);
[; ;pic18f27k40.h: 27979: extern volatile __bit CAL41 __at(0x7E6C);
[; ;pic18f27k40.h: 27982: extern volatile __bit CAL43 __at(0x7E3C);
[; ;pic18f27k40.h: 27985: extern volatile __bit CAL45 __at(0x7E0C);
[; ;pic18f27k40.h: 27988: extern volatile __bit CAL51 __at(0x7E6D);
[; ;pic18f27k40.h: 27991: extern volatile __bit CAL53 __at(0x7E3D);
[; ;pic18f27k40.h: 27994: extern volatile __bit CAL55 __at(0x7E0D);
[; ;pic18f27k40.h: 27997: extern volatile __bit CAL61 __at(0x7E6E);
[; ;pic18f27k40.h: 28000: extern volatile __bit CAL63 __at(0x7E3E);
[; ;pic18f27k40.h: 28003: extern volatile __bit CAL65 __at(0x7E0E);
[; ;pic18f27k40.h: 28006: extern volatile __bit CAL71 __at(0x7E6F);
[; ;pic18f27k40.h: 28009: extern volatile __bit CAL73 __at(0x7E3F);
[; ;pic18f27k40.h: 28012: extern volatile __bit CAL75 __at(0x7E0F);
[; ;pic18f27k40.h: 28015: extern volatile __bit CARRY __at(0x7EC0);
[; ;pic18f27k40.h: 28018: extern volatile __bit CCH05 __at(0x75F8);
[; ;pic18f27k40.h: 28021: extern volatile __bit CCH15 __at(0x75F9);
[; ;pic18f27k40.h: 28024: extern volatile __bit CCIP3IP __at(0x75F0);
[; ;pic18f27k40.h: 28027: extern volatile __bit CCP10 __at(0x7C8A);
[; ;pic18f27k40.h: 28030: extern volatile __bit CCP1CTS0 __at(0x7D68);
[; ;pic18f27k40.h: 28033: extern volatile __bit CCP1CTS1 __at(0x7D69);
[; ;pic18f27k40.h: 28036: extern volatile __bit CCP1EN __at(0x7D67);
[; ;pic18f27k40.h: 28039: extern volatile __bit CCP1FMT __at(0x7D64);
[; ;pic18f27k40.h: 28042: extern volatile __bit CCP1IE __at(0x7640);
[; ;pic18f27k40.h: 28045: extern volatile __bit CCP1IF __at(0x7680);
[; ;pic18f27k40.h: 28048: extern volatile __bit CCP1IP __at(0x7600);
[; ;pic18f27k40.h: 28051: extern volatile __bit CCP1MD __at(0x7720);
[; ;pic18f27k40.h: 28054: extern volatile __bit CCP1MODE0 __at(0x7D60);
[; ;pic18f27k40.h: 28057: extern volatile __bit CCP1MODE1 __at(0x7D61);
[; ;pic18f27k40.h: 28060: extern volatile __bit CCP1MODE2 __at(0x7D62);
[; ;pic18f27k40.h: 28063: extern volatile __bit CCP1MODE3 __at(0x7D63);
[; ;pic18f27k40.h: 28066: extern volatile __bit CCP1OUT __at(0x7D65);
[; ;pic18f27k40.h: 28069: extern volatile __bit CCP1PPS0 __at(0x7578);
[; ;pic18f27k40.h: 28072: extern volatile __bit CCP1PPS1 __at(0x7579);
[; ;pic18f27k40.h: 28075: extern volatile __bit CCP1PPS2 __at(0x757A);
[; ;pic18f27k40.h: 28078: extern volatile __bit CCP1PPS3 __at(0x757B);
[; ;pic18f27k40.h: 28081: extern volatile __bit CCP1PPS4 __at(0x757C);
[; ;pic18f27k40.h: 28084: extern volatile __bit CCP2 __at(0x7C79);
[; ;pic18f27k40.h: 28087: extern volatile __bit CCP2CTS0 __at(0x7D48);
[; ;pic18f27k40.h: 28090: extern volatile __bit CCP2CTS1 __at(0x7D49);
[; ;pic18f27k40.h: 28093: extern volatile __bit CCP2E __at(0x7C8F);
[; ;pic18f27k40.h: 28096: extern volatile __bit CCP2EN __at(0x7D47);
[; ;pic18f27k40.h: 28099: extern volatile __bit CCP2FMT __at(0x7D44);
[; ;pic18f27k40.h: 28102: extern volatile __bit CCP2IE __at(0x7641);
[; ;pic18f27k40.h: 28105: extern volatile __bit CCP2IF __at(0x7681);
[; ;pic18f27k40.h: 28108: extern volatile __bit CCP2IP __at(0x7601);
[; ;pic18f27k40.h: 28111: extern volatile __bit CCP2MD __at(0x7721);
[; ;pic18f27k40.h: 28114: extern volatile __bit CCP2MODE0 __at(0x7D40);
[; ;pic18f27k40.h: 28117: extern volatile __bit CCP2MODE1 __at(0x7D41);
[; ;pic18f27k40.h: 28120: extern volatile __bit CCP2MODE2 __at(0x7D42);
[; ;pic18f27k40.h: 28123: extern volatile __bit CCP2MODE3 __at(0x7D43);
[; ;pic18f27k40.h: 28126: extern volatile __bit CCP2OUT __at(0x7D45);
[; ;pic18f27k40.h: 28129: extern volatile __bit CCP2PPS0 __at(0x7580);
[; ;pic18f27k40.h: 28132: extern volatile __bit CCP2PPS1 __at(0x7581);
[; ;pic18f27k40.h: 28135: extern volatile __bit CCP2PPS2 __at(0x7582);
[; ;pic18f27k40.h: 28138: extern volatile __bit CCP2PPS3 __at(0x7583);
[; ;pic18f27k40.h: 28141: extern volatile __bit CCP2PPS4 __at(0x7584);
[; ;pic18f27k40.h: 28144: extern volatile __bit CCP2_PA2 __at(0x7C73);
[; ;pic18f27k40.h: 28147: extern volatile __bit CCP6E __at(0x7C8E);
[; ;pic18f27k40.h: 28150: extern volatile __bit CCP7E __at(0x7C8D);
[; ;pic18f27k40.h: 28153: extern volatile __bit CCP8E __at(0x7C8C);
[; ;pic18f27k40.h: 28156: extern volatile __bit CCP9E __at(0x7C8B);
[; ;pic18f27k40.h: 28159: extern volatile __bit CDAFVR0 __at(0x798A);
[; ;pic18f27k40.h: 28162: extern volatile __bit CDAFVR1 __at(0x798B);
[; ;pic18f27k40.h: 28165: extern volatile __bit CDIV0 __at(0x76C8);
[; ;pic18f27k40.h: 28168: extern volatile __bit CDIV1 __at(0x76C9);
[; ;pic18f27k40.h: 28171: extern volatile __bit CDIV2 __at(0x76CA);
[; ;pic18f27k40.h: 28174: extern volatile __bit CDIV3 __at(0x76CB);
[; ;pic18f27k40.h: 28177: extern volatile __bit CHPOL __at(0x7A95);
[; ;pic18f27k40.h: 28180: extern volatile __bit CHS0 __at(0x7AA8);
[; ;pic18f27k40.h: 28183: extern volatile __bit CHS1 __at(0x7AA9);
[; ;pic18f27k40.h: 28186: extern volatile __bit CHS2 __at(0x7AAA);
[; ;pic18f27k40.h: 28189: extern volatile __bit CHSYNC __at(0x7A94);
[; ;pic18f27k40.h: 28192: extern volatile __bit CKE1 __at(0x7CAE);
[; ;pic18f27k40.h: 28195: extern volatile __bit CKE2 __at(0x74AE);
[; ;pic18f27k40.h: 28198: extern volatile __bit CKP1 __at(0x7CB4);
[; ;pic18f27k40.h: 28201: extern volatile __bit CKP2 __at(0x74B4);
[; ;pic18f27k40.h: 28204: extern volatile __bit CKTXP __at(0x7CFC);
[; ;pic18f27k40.h: 28207: extern volatile __bit CLK0 __at(0x79F8);
[; ;pic18f27k40.h: 28210: extern volatile __bit CLK1 __at(0x79F9);
[; ;pic18f27k40.h: 28213: extern volatile __bit CLK2 __at(0x79FA);
[; ;pic18f27k40.h: 28216: extern volatile __bit CLKRCLK0 __at(0x79F8);
[; ;pic18f27k40.h: 28219: extern volatile __bit CLKRCLK1 __at(0x79F9);
[; ;pic18f27k40.h: 28222: extern volatile __bit CLKRCLK2 __at(0x79FA);
[; ;pic18f27k40.h: 28225: extern volatile __bit CLKRDC0 __at(0x79F3);
[; ;pic18f27k40.h: 28228: extern volatile __bit CLKRDC1 __at(0x79F4);
[; ;pic18f27k40.h: 28231: extern volatile __bit CLKRDIV0 __at(0x79F0);
[; ;pic18f27k40.h: 28234: extern volatile __bit CLKRDIV1 __at(0x79F1);
[; ;pic18f27k40.h: 28237: extern volatile __bit CLKRDIV2 __at(0x79F2);
[; ;pic18f27k40.h: 28240: extern volatile __bit CLKREN __at(0x79F7);
[; ;pic18f27k40.h: 28243: extern volatile __bit CLKRMD __at(0x7709);
[; ;pic18f27k40.h: 28246: extern volatile __bit CLPOL __at(0x7A91);
[; ;pic18f27k40.h: 28249: extern volatile __bit CLS0 __at(0x7AA0);
[; ;pic18f27k40.h: 28252: extern volatile __bit CLS1 __at(0x7AA1);
[; ;pic18f27k40.h: 28255: extern volatile __bit CLS2 __at(0x7AA2);
[; ;pic18f27k40.h: 28258: extern volatile __bit CLSYNC __at(0x7A90);
[; ;pic18f27k40.h: 28261: extern volatile __bit CMIE __at(0x7626);
[; ;pic18f27k40.h: 28264: extern volatile __bit CMIF __at(0x7666);
[; ;pic18f27k40.h: 28267: extern volatile __bit CMIP __at(0x75E6);
[; ;pic18f27k40.h: 28270: extern volatile __bit CMP1MD __at(0x7719);
[; ;pic18f27k40.h: 28273: extern volatile __bit CMP2MD __at(0x771A);
[; ;pic18f27k40.h: 28276: extern volatile __bit COSC0 __at(0x76CC);
[; ;pic18f27k40.h: 28279: extern volatile __bit COSC1 __at(0x76CD);
[; ;pic18f27k40.h: 28282: extern volatile __bit COSC2 __at(0x76CE);
[; ;pic18f27k40.h: 28285: extern volatile __bit CRCEN __at(0x7BE7);
[; ;pic18f27k40.h: 28288: extern volatile __bit CRCGO __at(0x7BE6);
[; ;pic18f27k40.h: 28291: extern volatile __bit CRCIE __at(0x764E);
[; ;pic18f27k40.h: 28294: extern volatile __bit CRCIF __at(0x768E);
[; ;pic18f27k40.h: 28297: extern volatile __bit CRCIP __at(0x760E);
[; ;pic18f27k40.h: 28300: extern volatile __bit CRCMD __at(0x770C);
[; ;pic18f27k40.h: 28303: extern volatile __bit CSRC1 __at(0x7CF7);
[; ;pic18f27k40.h: 28306: extern volatile __bit CSWHOLD __at(0x76D7);
[; ;pic18f27k40.h: 28309: extern volatile __bit CSWIE __at(0x761E);
[; ;pic18f27k40.h: 28312: extern volatile __bit CSWIF __at(0x765E);
[; ;pic18f27k40.h: 28315: extern volatile __bit CSWIP __at(0x75DE);
[; ;pic18f27k40.h: 28318: extern volatile __bit CWG1CS __at(0x7A00);
[; ;pic18f27k40.h: 28321: extern volatile __bit CWG1DBF0 __at(0x7A18);
[; ;pic18f27k40.h: 28324: extern volatile __bit CWG1DBF1 __at(0x7A19);
[; ;pic18f27k40.h: 28327: extern volatile __bit CWG1DBF2 __at(0x7A1A);
[; ;pic18f27k40.h: 28330: extern volatile __bit CWG1DBF3 __at(0x7A1B);
[; ;pic18f27k40.h: 28333: extern volatile __bit CWG1DBF4 __at(0x7A1C);
[; ;pic18f27k40.h: 28336: extern volatile __bit CWG1DBF5 __at(0x7A1D);
[; ;pic18f27k40.h: 28339: extern volatile __bit CWG1DBR0 __at(0x7A10);
[; ;pic18f27k40.h: 28342: extern volatile __bit CWG1DBR1 __at(0x7A11);
[; ;pic18f27k40.h: 28345: extern volatile __bit CWG1DBR2 __at(0x7A12);
[; ;pic18f27k40.h: 28348: extern volatile __bit CWG1DBR3 __at(0x7A13);
[; ;pic18f27k40.h: 28351: extern volatile __bit CWG1DBR4 __at(0x7A14);
[; ;pic18f27k40.h: 28354: extern volatile __bit CWG1DBR5 __at(0x7A15);
[; ;pic18f27k40.h: 28357: extern volatile __bit CWG1EN __at(0x7A27);
[; ;pic18f27k40.h: 28360: extern volatile __bit CWG1IE __at(0x7648);
[; ;pic18f27k40.h: 28363: extern volatile __bit CWG1IF __at(0x7688);
[; ;pic18f27k40.h: 28366: extern volatile __bit CWG1IN __at(0x7A2D);
[; ;pic18f27k40.h: 28369: extern volatile __bit CWG1INPPS0 __at(0x7588);
[; ;pic18f27k40.h: 28372: extern volatile __bit CWG1INPPS1 __at(0x7589);
[; ;pic18f27k40.h: 28375: extern volatile __bit CWG1INPPS2 __at(0x758A);
[; ;pic18f27k40.h: 28378: extern volatile __bit CWG1INPPS3 __at(0x758B);
[; ;pic18f27k40.h: 28381: extern volatile __bit CWG1INPPS4 __at(0x758C);
[; ;pic18f27k40.h: 28384: extern volatile __bit CWG1IP __at(0x7608);
[; ;pic18f27k40.h: 28387: extern volatile __bit CWG1ISM0 __at(0x7A08);
[; ;pic18f27k40.h: 28390: extern volatile __bit CWG1ISM1 __at(0x7A09);
[; ;pic18f27k40.h: 28393: extern volatile __bit CWG1ISM2 __at(0x7A0A);
[; ;pic18f27k40.h: 28396: extern volatile __bit CWG1ISM3 __at(0x7A0B);
[; ;pic18f27k40.h: 28399: extern volatile __bit CWG1LD __at(0x7A26);
[; ;pic18f27k40.h: 28402: extern volatile __bit CWG1LSAC0 __at(0x7A32);
[; ;pic18f27k40.h: 28405: extern volatile __bit CWG1LSAC1 __at(0x7A33);
[; ;pic18f27k40.h: 28408: extern volatile __bit CWG1LSBD0 __at(0x7A34);
[; ;pic18f27k40.h: 28411: extern volatile __bit CWG1LSBD1 __at(0x7A35);
[; ;pic18f27k40.h: 28414: extern volatile __bit CWG1MD __at(0x7728);
[; ;pic18f27k40.h: 28417: extern volatile __bit CWG1MODE0 __at(0x7A20);
[; ;pic18f27k40.h: 28420: extern volatile __bit CWG1MODE1 __at(0x7A21);
[; ;pic18f27k40.h: 28423: extern volatile __bit CWG1MODE2 __at(0x7A22);
[; ;pic18f27k40.h: 28426: extern volatile __bit CWG1OVRA __at(0x7A44);
[; ;pic18f27k40.h: 28429: extern volatile __bit CWG1OVRB __at(0x7A45);
[; ;pic18f27k40.h: 28432: extern volatile __bit CWG1OVRC __at(0x7A46);
[; ;pic18f27k40.h: 28435: extern volatile __bit CWG1OVRD __at(0x7A47);
[; ;pic18f27k40.h: 28438: extern volatile __bit CWG1POLA __at(0x7A28);
[; ;pic18f27k40.h: 28441: extern volatile __bit CWG1POLB __at(0x7A29);
[; ;pic18f27k40.h: 28444: extern volatile __bit CWG1POLC __at(0x7A2A);
[; ;pic18f27k40.h: 28447: extern volatile __bit CWG1POLD __at(0x7A2B);
[; ;pic18f27k40.h: 28450: extern volatile __bit CWG1REN __at(0x7A36);
[; ;pic18f27k40.h: 28453: extern volatile __bit CWG1SHUTDOWN __at(0x7A37);
[; ;pic18f27k40.h: 28456: extern volatile __bit CWG1STRA __at(0x7A40);
[; ;pic18f27k40.h: 28459: extern volatile __bit CWG1STRB __at(0x7A41);
[; ;pic18f27k40.h: 28462: extern volatile __bit CWG1STRC __at(0x7A42);
[; ;pic18f27k40.h: 28465: extern volatile __bit CWG1STRD __at(0x7A43);
[; ;pic18f27k40.h: 28468: extern volatile __bit CWGIE __at(0x7648);
[; ;pic18f27k40.h: 28471: extern volatile __bit CWGIF __at(0x7688);
[; ;pic18f27k40.h: 28474: extern volatile __bit CWGINPPS0 __at(0x7588);
[; ;pic18f27k40.h: 28477: extern volatile __bit CWGINPPS1 __at(0x7589);
[; ;pic18f27k40.h: 28480: extern volatile __bit CWGINPPS2 __at(0x758A);
[; ;pic18f27k40.h: 28483: extern volatile __bit CWGINPPS3 __at(0x758B);
[; ;pic18f27k40.h: 28486: extern volatile __bit CWGINPPS4 __at(0x758C);
[; ;pic18f27k40.h: 28489: extern volatile __bit CWGIP __at(0x7608);
[; ;pic18f27k40.h: 28492: extern volatile __bit CWGMD __at(0x7728);
[; ;pic18f27k40.h: 28495: extern volatile __bit DA1 __at(0x7CAD);
[; ;pic18f27k40.h: 28498: extern volatile __bit DA2 __at(0x74AD);
[; ;pic18f27k40.h: 28501: extern volatile __bit DABORT __at(0x7A7C);
[; ;pic18f27k40.h: 28504: extern volatile __bit DAC1EN __at(0x799F);
[; ;pic18f27k40.h: 28507: extern volatile __bit DAC1NSS __at(0x7998);
[; ;pic18f27k40.h: 28510: extern volatile __bit DAC1OE1 __at(0x799D);
[; ;pic18f27k40.h: 28513: extern volatile __bit DAC1OE2 __at(0x799C);
[; ;pic18f27k40.h: 28516: extern volatile __bit DAC1PSS0 __at(0x799A);
[; ;pic18f27k40.h: 28519: extern volatile __bit DAC1PSS1 __at(0x799B);
[; ;pic18f27k40.h: 28522: extern volatile __bit DAC1R0 __at(0x79A0);
[; ;pic18f27k40.h: 28525: extern volatile __bit DAC1R1 __at(0x79A1);
[; ;pic18f27k40.h: 28528: extern volatile __bit DAC1R2 __at(0x79A2);
[; ;pic18f27k40.h: 28531: extern volatile __bit DAC1R3 __at(0x79A3);
[; ;pic18f27k40.h: 28534: extern volatile __bit DAC1R4 __at(0x79A4);
[; ;pic18f27k40.h: 28537: extern volatile __bit DACMD __at(0x771E);
[; ;pic18f27k40.h: 28540: extern volatile __bit DATA0 __at(0x7BA0);
[; ;pic18f27k40.h: 28543: extern volatile __bit DATA1 __at(0x7BA1);
[; ;pic18f27k40.h: 28546: extern volatile __bit DATA10 __at(0x7BAA);
[; ;pic18f27k40.h: 28549: extern volatile __bit DATA11 __at(0x7BAB);
[; ;pic18f27k40.h: 28552: extern volatile __bit DATA12 __at(0x7BAC);
[; ;pic18f27k40.h: 28555: extern volatile __bit DATA13 __at(0x7BAD);
[; ;pic18f27k40.h: 28558: extern volatile __bit DATA14 __at(0x7BAE);
[; ;pic18f27k40.h: 28561: extern volatile __bit DATA15 __at(0x7BAF);
[; ;pic18f27k40.h: 28564: extern volatile __bit DATA2 __at(0x7BA2);
[; ;pic18f27k40.h: 28567: extern volatile __bit DATA3 __at(0x7BA3);
[; ;pic18f27k40.h: 28570: extern volatile __bit DATA4 __at(0x7BA4);
[; ;pic18f27k40.h: 28573: extern volatile __bit DATA5 __at(0x7BA5);
[; ;pic18f27k40.h: 28576: extern volatile __bit DATA6 __at(0x7BA6);
[; ;pic18f27k40.h: 28579: extern volatile __bit DATA7 __at(0x7BA7);
[; ;pic18f27k40.h: 28582: extern volatile __bit DATA8 __at(0x7BA8);
[; ;pic18f27k40.h: 28585: extern volatile __bit DATA9 __at(0x7BA9);
[; ;pic18f27k40.h: 28588: extern volatile __bit DATA_ADDRESS1 __at(0x7CAD);
[; ;pic18f27k40.h: 28591: extern volatile __bit DATA_ADDRESS2 __at(0x74AD);
[; ;pic18f27k40.h: 28594: extern volatile __bit DBF0 __at(0x7A18);
[; ;pic18f27k40.h: 28597: extern volatile __bit DBF1 __at(0x7A19);
[; ;pic18f27k40.h: 28600: extern volatile __bit DBF2 __at(0x7A1A);
[; ;pic18f27k40.h: 28603: extern volatile __bit DBF3 __at(0x7A1B);
[; ;pic18f27k40.h: 28606: extern volatile __bit DBF4 __at(0x7A1C);
[; ;pic18f27k40.h: 28609: extern volatile __bit DBF5 __at(0x7A1D);
[; ;pic18f27k40.h: 28612: extern volatile __bit DBR0 __at(0x7A10);
[; ;pic18f27k40.h: 28615: extern volatile __bit DBR1 __at(0x7A11);
[; ;pic18f27k40.h: 28618: extern volatile __bit DBR2 __at(0x7A12);
[; ;pic18f27k40.h: 28621: extern volatile __bit DBR3 __at(0x7A13);
[; ;pic18f27k40.h: 28624: extern volatile __bit DBR4 __at(0x7A14);
[; ;pic18f27k40.h: 28627: extern volatile __bit DBR5 __at(0x7A15);
[; ;pic18f27k40.h: 28630: extern volatile __bit DC __at(0x7EC1);
[; ;pic18f27k40.h: 28633: extern volatile __bit DIV0 __at(0x79F0);
[; ;pic18f27k40.h: 28636: extern volatile __bit DIV1 __at(0x79F1);
[; ;pic18f27k40.h: 28639: extern volatile __bit DIV2 __at(0x79F2);
[; ;pic18f27k40.h: 28642: extern volatile __bit DLEN0 __at(0x7BEC);
[; ;pic18f27k40.h: 28645: extern volatile __bit DLEN1 __at(0x7BED);
[; ;pic18f27k40.h: 28648: extern volatile __bit DLEN2 __at(0x7BEE);
[; ;pic18f27k40.h: 28651: extern volatile __bit DLEN3 __at(0x7BEF);
[; ;pic18f27k40.h: 28654: extern volatile __bit DOE __at(0x76BC);
[; ;pic18f27k40.h: 28657: extern volatile __bit DONE __at(0x7B00);
[; ;pic18f27k40.h: 28660: extern volatile __bit DOZE0 __at(0x76B8);
[; ;pic18f27k40.h: 28663: extern volatile __bit DOZE1 __at(0x76B9);
[; ;pic18f27k40.h: 28666: extern volatile __bit DOZE2 __at(0x76BA);
[; ;pic18f27k40.h: 28669: extern volatile __bit DOZEN __at(0x76BE);
[; ;pic18f27k40.h: 28672: extern volatile __bit DSMMD __at(0x7730);
[; ;pic18f27k40.h: 28675: extern volatile __bit D_A1 __at(0x7CAD);
[; ;pic18f27k40.h: 28678: extern volatile __bit D_A2 __at(0x74AD);
[; ;pic18f27k40.h: 28681: extern volatile __bit D_NOT_A1 __at(0x7CAD);
[; ;pic18f27k40.h: 28684: extern volatile __bit D_NOT_A2 __at(0x74AD);
[; ;pic18f27k40.h: 28687: extern volatile __bit D_nA1 __at(0x7CAD);
[; ;pic18f27k40.h: 28690: extern volatile __bit D_nA2 __at(0x74AD);
[; ;pic18f27k40.h: 28693: extern volatile __bit EMBMD __at(0x7710);
[; ;pic18f27k40.h: 28696: extern volatile __bit EXTOEN __at(0x76E7);
[; ;pic18f27k40.h: 28699: extern volatile __bit EXTOR __at(0x76DF);
[; ;pic18f27k40.h: 28702: extern volatile __bit FREE __at(0x7C0C);
[; ;pic18f27k40.h: 28705: extern volatile __bit FRQ0 __at(0x76F0);
[; ;pic18f27k40.h: 28708: extern volatile __bit FRQ1 __at(0x76F1);
[; ;pic18f27k40.h: 28711: extern volatile __bit FRQ2 __at(0x76F2);
[; ;pic18f27k40.h: 28714: extern volatile __bit FRQ3 __at(0x76F3);
[; ;pic18f27k40.h: 28717: extern volatile __bit FULL __at(0x7BE0);
[; ;pic18f27k40.h: 28720: extern volatile __bit FVREN __at(0x798F);
[; ;pic18f27k40.h: 28723: extern volatile __bit FVRMD __at(0x770E);
[; ;pic18f27k40.h: 28726: extern volatile __bit FVRRDY __at(0x798E);
[; ;pic18f27k40.h: 28729: extern volatile __bit G1EN __at(0x7A27);
[; ;pic18f27k40.h: 28732: extern volatile __bit GCEN1 __at(0x7CBF);
[; ;pic18f27k40.h: 28735: extern volatile __bit GCEN2 __at(0x74BF);
[; ;pic18f27k40.h: 28738: extern volatile __bit GIE __at(0x7F97);
[; ;pic18f27k40.h: 28741: extern volatile __bit GIEH __at(0x7F97);
[; ;pic18f27k40.h: 28744: extern volatile __bit GIEL __at(0x7F96);
[; ;pic18f27k40.h: 28747: extern volatile __bit GIE_GIEH __at(0x7F97);
[; ;pic18f27k40.h: 28750: extern volatile __bit GO_NOT_DONE __at(0x7B00);
[; ;pic18f27k40.h: 28753: extern volatile __bit GO_nDONE __at(0x7B00);
[; ;pic18f27k40.h: 28756: extern volatile __bit HADR0 __at(0x7A60);
[; ;pic18f27k40.h: 28759: extern volatile __bit HADR1 __at(0x7A61);
[; ;pic18f27k40.h: 28762: extern volatile __bit HADR10 __at(0x7A6A);
[; ;pic18f27k40.h: 28765: extern volatile __bit HADR11 __at(0x7A6B);
[; ;pic18f27k40.h: 28768: extern volatile __bit HADR12 __at(0x7A6C);
[; ;pic18f27k40.h: 28771: extern volatile __bit HADR13 __at(0x7A6D);
[; ;pic18f27k40.h: 28774: extern volatile __bit HADR14 __at(0x7A6E);
[; ;pic18f27k40.h: 28777: extern volatile __bit HADR15 __at(0x7A6F);
[; ;pic18f27k40.h: 28780: extern volatile __bit HADR16 __at(0x7A70);
[; ;pic18f27k40.h: 28783: extern volatile __bit HADR17 __at(0x7A71);
[; ;pic18f27k40.h: 28786: extern volatile __bit HADR18 __at(0x7A72);
[; ;pic18f27k40.h: 28789: extern volatile __bit HADR19 __at(0x7A73);
[; ;pic18f27k40.h: 28792: extern volatile __bit HADR2 __at(0x7A62);
[; ;pic18f27k40.h: 28795: extern volatile __bit HADR20 __at(0x7A74);
[; ;pic18f27k40.h: 28798: extern volatile __bit HADR21 __at(0x7A75);
[; ;pic18f27k40.h: 28801: extern volatile __bit HADR3 __at(0x7A63);
[; ;pic18f27k40.h: 28804: extern volatile __bit HADR4 __at(0x7A64);
[; ;pic18f27k40.h: 28807: extern volatile __bit HADR5 __at(0x7A65);
[; ;pic18f27k40.h: 28810: extern volatile __bit HADR6 __at(0x7A66);
[; ;pic18f27k40.h: 28813: extern volatile __bit HADR7 __at(0x7A67);
[; ;pic18f27k40.h: 28816: extern volatile __bit HADR8 __at(0x7A68);
[; ;pic18f27k40.h: 28819: extern volatile __bit HADR9 __at(0x7A69);
[; ;pic18f27k40.h: 28822: extern volatile __bit HFOEN __at(0x76E6);
[; ;pic18f27k40.h: 28825: extern volatile __bit HFOR __at(0x76DE);
[; ;pic18f27k40.h: 28828: extern volatile __bit HLVDEN __at(0x797F);
[; ;pic18f27k40.h: 28831: extern volatile __bit HLVDIE __at(0x7627);
[; ;pic18f27k40.h: 28834: extern volatile __bit HLVDIF __at(0x7667);
[; ;pic18f27k40.h: 28837: extern volatile __bit HLVDINTH __at(0x7979);
[; ;pic18f27k40.h: 28840: extern volatile __bit HLVDINTL __at(0x7978);
[; ;pic18f27k40.h: 28843: extern volatile __bit HLVDIP __at(0x75E7);
[; ;pic18f27k40.h: 28846: extern volatile __bit HLVDMD __at(0x770D);
[; ;pic18f27k40.h: 28849: extern volatile __bit HLVDOUT __at(0x797D);
[; ;pic18f27k40.h: 28852: extern volatile __bit HLVDRDY __at(0x797C);
[; ;pic18f27k40.h: 28855: extern volatile __bit HLVDSEL0 __at(0x7980);
[; ;pic18f27k40.h: 28858: extern volatile __bit HLVDSEL1 __at(0x7981);
[; ;pic18f27k40.h: 28861: extern volatile __bit HLVDSEL2 __at(0x7982);
[; ;pic18f27k40.h: 28864: extern volatile __bit HLVDSEL3 __at(0x7983);
[; ;pic18f27k40.h: 28867: extern volatile __bit I2C_DAT1 __at(0x7CAD);
[; ;pic18f27k40.h: 28870: extern volatile __bit I2C_DAT2 __at(0x74AD);
[; ;pic18f27k40.h: 28873: extern volatile __bit I2C_READ1 __at(0x7CAA);
[; ;pic18f27k40.h: 28876: extern volatile __bit I2C_READ2 __at(0x74AA);
[; ;pic18f27k40.h: 28879: extern volatile __bit I2C_START1 __at(0x7CAB);
[; ;pic18f27k40.h: 28882: extern volatile __bit I2C_START2 __at(0x74AB);
[; ;pic18f27k40.h: 28885: extern volatile __bit IDLEN __at(0x76BF);
[; ;pic18f27k40.h: 28888: extern volatile __bit IN __at(0x7A2D);
[; ;pic18f27k40.h: 28891: extern volatile __bit INLVLA0 __at(0x7868);
[; ;pic18f27k40.h: 28894: extern volatile __bit INLVLA1 __at(0x7869);
[; ;pic18f27k40.h: 28897: extern volatile __bit INLVLA2 __at(0x786A);
[; ;pic18f27k40.h: 28900: extern volatile __bit INLVLA3 __at(0x786B);
[; ;pic18f27k40.h: 28903: extern volatile __bit INLVLA4 __at(0x786C);
[; ;pic18f27k40.h: 28906: extern volatile __bit INLVLA5 __at(0x786D);
[; ;pic18f27k40.h: 28909: extern volatile __bit INLVLA6 __at(0x786E);
[; ;pic18f27k40.h: 28912: extern volatile __bit INLVLA7 __at(0x786F);
[; ;pic18f27k40.h: 28915: extern volatile __bit INLVLB0 __at(0x78A8);
[; ;pic18f27k40.h: 28918: extern volatile __bit INLVLB1 __at(0x78A9);
[; ;pic18f27k40.h: 28921: extern volatile __bit INLVLB2 __at(0x78AA);
[; ;pic18f27k40.h: 28924: extern volatile __bit INLVLB3 __at(0x78AB);
[; ;pic18f27k40.h: 28927: extern volatile __bit INLVLB4 __at(0x78AC);
[; ;pic18f27k40.h: 28930: extern volatile __bit INLVLB5 __at(0x78AD);
[; ;pic18f27k40.h: 28933: extern volatile __bit INLVLB6 __at(0x78AE);
[; ;pic18f27k40.h: 28936: extern volatile __bit INLVLB7 __at(0x78AF);
[; ;pic18f27k40.h: 28939: extern volatile __bit INLVLC0 __at(0x78E8);
[; ;pic18f27k40.h: 28942: extern volatile __bit INLVLC1 __at(0x78E9);
[; ;pic18f27k40.h: 28945: extern volatile __bit INLVLC2 __at(0x78EA);
[; ;pic18f27k40.h: 28948: extern volatile __bit INLVLC3 __at(0x78EB);
[; ;pic18f27k40.h: 28951: extern volatile __bit INLVLC4 __at(0x78EC);
[; ;pic18f27k40.h: 28954: extern volatile __bit INLVLC5 __at(0x78ED);
[; ;pic18f27k40.h: 28957: extern volatile __bit INLVLC6 __at(0x78EE);
[; ;pic18f27k40.h: 28960: extern volatile __bit INLVLC7 __at(0x78EF);
[; ;pic18f27k40.h: 28963: extern volatile __bit INLVLE3 __at(0x7953);
[; ;pic18f27k40.h: 28966: extern volatile __bit INT0EDG __at(0x7F90);
[; ;pic18f27k40.h: 28969: extern volatile __bit INT0IE __at(0x7610);
[; ;pic18f27k40.h: 28972: extern volatile __bit INT0IF __at(0x7650);
[; ;pic18f27k40.h: 28975: extern volatile __bit INT0IP __at(0x75D0);
[; ;pic18f27k40.h: 28978: extern volatile __bit INT0PPS0 __at(0x7508);
[; ;pic18f27k40.h: 28981: extern volatile __bit INT0PPS1 __at(0x7509);
[; ;pic18f27k40.h: 28984: extern volatile __bit INT0PPS2 __at(0x750A);
[; ;pic18f27k40.h: 28987: extern volatile __bit INT0PPS3 __at(0x750B);
[; ;pic18f27k40.h: 28990: extern volatile __bit INT1EDG __at(0x7F91);
[; ;pic18f27k40.h: 28993: extern volatile __bit INT1IE __at(0x7611);
[; ;pic18f27k40.h: 28996: extern volatile __bit INT1IF __at(0x7651);
[; ;pic18f27k40.h: 28999: extern volatile __bit INT1IP __at(0x75D1);
[; ;pic18f27k40.h: 29002: extern volatile __bit INT1PPS0 __at(0x7510);
[; ;pic18f27k40.h: 29005: extern volatile __bit INT1PPS1 __at(0x7511);
[; ;pic18f27k40.h: 29008: extern volatile __bit INT1PPS2 __at(0x7512);
[; ;pic18f27k40.h: 29011: extern volatile __bit INT1PPS3 __at(0x7513);
[; ;pic18f27k40.h: 29014: extern volatile __bit INT2EDG __at(0x7F92);
[; ;pic18f27k40.h: 29017: extern volatile __bit INT2IE __at(0x7612);
[; ;pic18f27k40.h: 29020: extern volatile __bit INT2IF __at(0x7652);
[; ;pic18f27k40.h: 29023: extern volatile __bit INT2IP __at(0x75D2);
[; ;pic18f27k40.h: 29026: extern volatile __bit INT2PPS0 __at(0x7518);
[; ;pic18f27k40.h: 29029: extern volatile __bit INT2PPS1 __at(0x7519);
[; ;pic18f27k40.h: 29032: extern volatile __bit INT2PPS2 __at(0x751A);
[; ;pic18f27k40.h: 29035: extern volatile __bit INT2PPS3 __at(0x751B);
[; ;pic18f27k40.h: 29038: extern volatile __bit INTH __at(0x7979);
[; ;pic18f27k40.h: 29041: extern volatile __bit INTL __at(0x7978);
[; ;pic18f27k40.h: 29044: extern volatile __bit INTM __at(0x7A7B);
[; ;pic18f27k40.h: 29047: extern volatile __bit INVALID __at(0x7A7C);
[; ;pic18f27k40.h: 29050: extern volatile __bit IOCAF0 __at(0x7850);
[; ;pic18f27k40.h: 29053: extern volatile __bit IOCAF1 __at(0x7851);
[; ;pic18f27k40.h: 29056: extern volatile __bit IOCAF2 __at(0x7852);
[; ;pic18f27k40.h: 29059: extern volatile __bit IOCAF3 __at(0x7853);
[; ;pic18f27k40.h: 29062: extern volatile __bit IOCAF4 __at(0x7854);
[; ;pic18f27k40.h: 29065: extern volatile __bit IOCAF5 __at(0x7855);
[; ;pic18f27k40.h: 29068: extern volatile __bit IOCAF6 __at(0x7856);
[; ;pic18f27k40.h: 29071: extern volatile __bit IOCAF7 __at(0x7857);
[; ;pic18f27k40.h: 29074: extern volatile __bit IOCAN0 __at(0x7858);
[; ;pic18f27k40.h: 29077: extern volatile __bit IOCAN1 __at(0x7859);
[; ;pic18f27k40.h: 29080: extern volatile __bit IOCAN2 __at(0x785A);
[; ;pic18f27k40.h: 29083: extern volatile __bit IOCAN3 __at(0x785B);
[; ;pic18f27k40.h: 29086: extern volatile __bit IOCAN4 __at(0x785C);
[; ;pic18f27k40.h: 29089: extern volatile __bit IOCAN5 __at(0x785D);
[; ;pic18f27k40.h: 29092: extern volatile __bit IOCAN6 __at(0x785E);
[; ;pic18f27k40.h: 29095: extern volatile __bit IOCAN7 __at(0x785F);
[; ;pic18f27k40.h: 29098: extern volatile __bit IOCAP0 __at(0x7860);
[; ;pic18f27k40.h: 29101: extern volatile __bit IOCAP1 __at(0x7861);
[; ;pic18f27k40.h: 29104: extern volatile __bit IOCAP2 __at(0x7862);
[; ;pic18f27k40.h: 29107: extern volatile __bit IOCAP3 __at(0x7863);
[; ;pic18f27k40.h: 29110: extern volatile __bit IOCAP4 __at(0x7864);
[; ;pic18f27k40.h: 29113: extern volatile __bit IOCAP5 __at(0x7865);
[; ;pic18f27k40.h: 29116: extern volatile __bit IOCAP6 __at(0x7866);
[; ;pic18f27k40.h: 29119: extern volatile __bit IOCAP7 __at(0x7867);
[; ;pic18f27k40.h: 29122: extern volatile __bit IOCBF0 __at(0x7890);
[; ;pic18f27k40.h: 29125: extern volatile __bit IOCBF1 __at(0x7891);
[; ;pic18f27k40.h: 29128: extern volatile __bit IOCBF2 __at(0x7892);
[; ;pic18f27k40.h: 29131: extern volatile __bit IOCBF3 __at(0x7893);
[; ;pic18f27k40.h: 29134: extern volatile __bit IOCBF4 __at(0x7894);
[; ;pic18f27k40.h: 29137: extern volatile __bit IOCBF5 __at(0x7895);
[; ;pic18f27k40.h: 29140: extern volatile __bit IOCBF6 __at(0x7896);
[; ;pic18f27k40.h: 29143: extern volatile __bit IOCBF7 __at(0x7897);
[; ;pic18f27k40.h: 29146: extern volatile __bit IOCBN0 __at(0x7898);
[; ;pic18f27k40.h: 29149: extern volatile __bit IOCBN1 __at(0x7899);
[; ;pic18f27k40.h: 29152: extern volatile __bit IOCBN2 __at(0x789A);
[; ;pic18f27k40.h: 29155: extern volatile __bit IOCBN3 __at(0x789B);
[; ;pic18f27k40.h: 29158: extern volatile __bit IOCBN4 __at(0x789C);
[; ;pic18f27k40.h: 29161: extern volatile __bit IOCBN5 __at(0x789D);
[; ;pic18f27k40.h: 29164: extern volatile __bit IOCBN6 __at(0x789E);
[; ;pic18f27k40.h: 29167: extern volatile __bit IOCBN7 __at(0x789F);
[; ;pic18f27k40.h: 29170: extern volatile __bit IOCBP0 __at(0x78A0);
[; ;pic18f27k40.h: 29173: extern volatile __bit IOCBP1 __at(0x78A1);
[; ;pic18f27k40.h: 29176: extern volatile __bit IOCBP2 __at(0x78A2);
[; ;pic18f27k40.h: 29179: extern volatile __bit IOCBP3 __at(0x78A3);
[; ;pic18f27k40.h: 29182: extern volatile __bit IOCBP4 __at(0x78A4);
[; ;pic18f27k40.h: 29185: extern volatile __bit IOCBP5 __at(0x78A5);
[; ;pic18f27k40.h: 29188: extern volatile __bit IOCBP6 __at(0x78A6);
[; ;pic18f27k40.h: 29191: extern volatile __bit IOCBP7 __at(0x78A7);
[; ;pic18f27k40.h: 29194: extern volatile __bit IOCCF0 __at(0x78D0);
[; ;pic18f27k40.h: 29197: extern volatile __bit IOCCF1 __at(0x78D1);
[; ;pic18f27k40.h: 29200: extern volatile __bit IOCCF2 __at(0x78D2);
[; ;pic18f27k40.h: 29203: extern volatile __bit IOCCF3 __at(0x78D3);
[; ;pic18f27k40.h: 29206: extern volatile __bit IOCCF4 __at(0x78D4);
[; ;pic18f27k40.h: 29209: extern volatile __bit IOCCF5 __at(0x78D5);
[; ;pic18f27k40.h: 29212: extern volatile __bit IOCCF6 __at(0x78D6);
[; ;pic18f27k40.h: 29215: extern volatile __bit IOCCF7 __at(0x78D7);
[; ;pic18f27k40.h: 29218: extern volatile __bit IOCCN0 __at(0x78D8);
[; ;pic18f27k40.h: 29221: extern volatile __bit IOCCN1 __at(0x78D9);
[; ;pic18f27k40.h: 29224: extern volatile __bit IOCCN2 __at(0x78DA);
[; ;pic18f27k40.h: 29227: extern volatile __bit IOCCN3 __at(0x78DB);
[; ;pic18f27k40.h: 29230: extern volatile __bit IOCCN4 __at(0x78DC);
[; ;pic18f27k40.h: 29233: extern volatile __bit IOCCN5 __at(0x78DD);
[; ;pic18f27k40.h: 29236: extern volatile __bit IOCCN6 __at(0x78DE);
[; ;pic18f27k40.h: 29239: extern volatile __bit IOCCN7 __at(0x78DF);
[; ;pic18f27k40.h: 29242: extern volatile __bit IOCCP0 __at(0x78E0);
[; ;pic18f27k40.h: 29245: extern volatile __bit IOCCP1 __at(0x78E1);
[; ;pic18f27k40.h: 29248: extern volatile __bit IOCCP2 __at(0x78E2);
[; ;pic18f27k40.h: 29251: extern volatile __bit IOCCP3 __at(0x78E3);
[; ;pic18f27k40.h: 29254: extern volatile __bit IOCCP4 __at(0x78E4);
[; ;pic18f27k40.h: 29257: extern volatile __bit IOCCP5 __at(0x78E5);
[; ;pic18f27k40.h: 29260: extern volatile __bit IOCCP6 __at(0x78E6);
[; ;pic18f27k40.h: 29263: extern volatile __bit IOCCP7 __at(0x78E7);
[; ;pic18f27k40.h: 29266: extern volatile __bit IOCEF3 __at(0x793B);
[; ;pic18f27k40.h: 29269: extern volatile __bit IOCEN3 __at(0x7943);
[; ;pic18f27k40.h: 29272: extern volatile __bit IOCEP3 __at(0x794B);
[; ;pic18f27k40.h: 29275: extern volatile __bit IOCIE __at(0x7614);
[; ;pic18f27k40.h: 29278: extern volatile __bit IOCIF __at(0x7654);
[; ;pic18f27k40.h: 29281: extern volatile __bit IOCIP __at(0x75D4);
[; ;pic18f27k40.h: 29284: extern volatile __bit IOCMD __at(0x7708);
[; ;pic18f27k40.h: 29287: extern volatile __bit IPEN __at(0x7F95);
[; ;pic18f27k40.h: 29290: extern volatile __bit LA0 __at(0x7C18);
[; ;pic18f27k40.h: 29293: extern volatile __bit LA1 __at(0x7C19);
[; ;pic18f27k40.h: 29296: extern volatile __bit LA2 __at(0x7C1A);
[; ;pic18f27k40.h: 29299: extern volatile __bit LA3 __at(0x7C1B);
[; ;pic18f27k40.h: 29302: extern volatile __bit LA4 __at(0x7C1C);
[; ;pic18f27k40.h: 29305: extern volatile __bit LA5 __at(0x7C1D);
[; ;pic18f27k40.h: 29308: extern volatile __bit LA6 __at(0x7C1E);
[; ;pic18f27k40.h: 29311: extern volatile __bit LA7 __at(0x7C1F);
[; ;pic18f27k40.h: 29314: extern volatile __bit LADR0 __at(0x7A48);
[; ;pic18f27k40.h: 29317: extern volatile __bit LADR1 __at(0x7A49);
[; ;pic18f27k40.h: 29320: extern volatile __bit LADR10 __at(0x7A52);
[; ;pic18f27k40.h: 29323: extern volatile __bit LADR11 __at(0x7A53);
[; ;pic18f27k40.h: 29326: extern volatile __bit LADR12 __at(0x7A54);
[; ;pic18f27k40.h: 29329: extern volatile __bit LADR13 __at(0x7A55);
[; ;pic18f27k40.h: 29332: extern volatile __bit LADR14 __at(0x7A56);
[; ;pic18f27k40.h: 29335: extern volatile __bit LADR15 __at(0x7A57);
[; ;pic18f27k40.h: 29338: extern volatile __bit LADR16 __at(0x7A58);
[; ;pic18f27k40.h: 29341: extern volatile __bit LADR17 __at(0x7A59);
[; ;pic18f27k40.h: 29344: extern volatile __bit LADR18 __at(0x7A5A);
[; ;pic18f27k40.h: 29347: extern volatile __bit LADR19 __at(0x7A5B);
[; ;pic18f27k40.h: 29350: extern volatile __bit LADR2 __at(0x7A4A);
[; ;pic18f27k40.h: 29353: extern volatile __bit LADR20 __at(0x7A5C);
[; ;pic18f27k40.h: 29356: extern volatile __bit LADR21 __at(0x7A5D);
[; ;pic18f27k40.h: 29359: extern volatile __bit LADR3 __at(0x7A4B);
[; ;pic18f27k40.h: 29362: extern volatile __bit LADR4 __at(0x7A4C);
[; ;pic18f27k40.h: 29365: extern volatile __bit LADR5 __at(0x7A4D);
[; ;pic18f27k40.h: 29368: extern volatile __bit LADR6 __at(0x7A4E);
[; ;pic18f27k40.h: 29371: extern volatile __bit LADR7 __at(0x7A4F);
[; ;pic18f27k40.h: 29374: extern volatile __bit LADR8 __at(0x7A50);
[; ;pic18f27k40.h: 29377: extern volatile __bit LADR9 __at(0x7A51);
[; ;pic18f27k40.h: 29380: extern volatile __bit LATA0 __at(0x7C18);
[; ;pic18f27k40.h: 29383: extern volatile __bit LATA1 __at(0x7C19);
[; ;pic18f27k40.h: 29386: extern volatile __bit LATA2 __at(0x7C1A);
[; ;pic18f27k40.h: 29389: extern volatile __bit LATA3 __at(0x7C1B);
[; ;pic18f27k40.h: 29392: extern volatile __bit LATA4 __at(0x7C1C);
[; ;pic18f27k40.h: 29395: extern volatile __bit LATA5 __at(0x7C1D);
[; ;pic18f27k40.h: 29398: extern volatile __bit LATA6 __at(0x7C1E);
[; ;pic18f27k40.h: 29401: extern volatile __bit LATA7 __at(0x7C1F);
[; ;pic18f27k40.h: 29404: extern volatile __bit LATB0 __at(0x7C20);
[; ;pic18f27k40.h: 29407: extern volatile __bit LATB1 __at(0x7C21);
[; ;pic18f27k40.h: 29410: extern volatile __bit LATB2 __at(0x7C22);
[; ;pic18f27k40.h: 29413: extern volatile __bit LATB3 __at(0x7C23);
[; ;pic18f27k40.h: 29416: extern volatile __bit LATB4 __at(0x7C24);
[; ;pic18f27k40.h: 29419: extern volatile __bit LATB5 __at(0x7C25);
[; ;pic18f27k40.h: 29422: extern volatile __bit LATB6 __at(0x7C26);
[; ;pic18f27k40.h: 29425: extern volatile __bit LATB7 __at(0x7C27);
[; ;pic18f27k40.h: 29428: extern volatile __bit LATC0 __at(0x7C28);
[; ;pic18f27k40.h: 29431: extern volatile __bit LATC1 __at(0x7C29);
[; ;pic18f27k40.h: 29434: extern volatile __bit LATC2 __at(0x7C2A);
[; ;pic18f27k40.h: 29437: extern volatile __bit LATC3 __at(0x7C2B);
[; ;pic18f27k40.h: 29440: extern volatile __bit LATC4 __at(0x7C2C);
[; ;pic18f27k40.h: 29443: extern volatile __bit LATC5 __at(0x7C2D);
[; ;pic18f27k40.h: 29446: extern volatile __bit LATC6 __at(0x7C2E);
[; ;pic18f27k40.h: 29449: extern volatile __bit LATC7 __at(0x7C2F);
[; ;pic18f27k40.h: 29452: extern volatile __bit LB0 __at(0x7C20);
[; ;pic18f27k40.h: 29455: extern volatile __bit LB1 __at(0x7C21);
[; ;pic18f27k40.h: 29458: extern volatile __bit LB2 __at(0x7C22);
[; ;pic18f27k40.h: 29461: extern volatile __bit LB3 __at(0x7C23);
[; ;pic18f27k40.h: 29464: extern volatile __bit LB4 __at(0x7C24);
[; ;pic18f27k40.h: 29467: extern volatile __bit LB5 __at(0x7C25);
[; ;pic18f27k40.h: 29470: extern volatile __bit LB6 __at(0x7C26);
[; ;pic18f27k40.h: 29473: extern volatile __bit LB7 __at(0x7C27);
[; ;pic18f27k40.h: 29476: extern volatile __bit LC0 __at(0x7C28);
[; ;pic18f27k40.h: 29479: extern volatile __bit LC1 __at(0x7C29);
[; ;pic18f27k40.h: 29482: extern volatile __bit LC2 __at(0x7C2A);
[; ;pic18f27k40.h: 29485: extern volatile __bit LC3 __at(0x7C2B);
[; ;pic18f27k40.h: 29488: extern volatile __bit LC4 __at(0x7C2C);
[; ;pic18f27k40.h: 29491: extern volatile __bit LC5 __at(0x7C2D);
[; ;pic18f27k40.h: 29494: extern volatile __bit LC6 __at(0x7C2E);
[; ;pic18f27k40.h: 29497: extern volatile __bit LC7 __at(0x7C2F);
[; ;pic18f27k40.h: 29500: extern volatile __bit LD __at(0x7A26);
[; ;pic18f27k40.h: 29503: extern volatile __bit LFOEN __at(0x76E4);
[; ;pic18f27k40.h: 29506: extern volatile __bit LFOR __at(0x76DC);
[; ;pic18f27k40.h: 29509: extern volatile __bit LSAC0 __at(0x7A32);
[; ;pic18f27k40.h: 29512: extern volatile __bit LSAC1 __at(0x7A33);
[; ;pic18f27k40.h: 29515: extern volatile __bit LSBD0 __at(0x7A34);
[; ;pic18f27k40.h: 29518: extern volatile __bit LSBD1 __at(0x7A35);
[; ;pic18f27k40.h: 29521: extern volatile __bit LVDIN __at(0x7C6D);
[; ;pic18f27k40.h: 29524: extern volatile __bit MC1OUT __at(0x79E8);
[; ;pic18f27k40.h: 29527: extern volatile __bit MC2OUT __at(0x79E9);
[; ;pic18f27k40.h: 29530: extern volatile __bit MDBIT __at(0x7A88);
[; ;pic18f27k40.h: 29533: extern volatile __bit MDCARHPPS0 __at(0x7598);
[; ;pic18f27k40.h: 29536: extern volatile __bit MDCARHPPS1 __at(0x7599);
[; ;pic18f27k40.h: 29539: extern volatile __bit MDCARHPPS2 __at(0x759A);
[; ;pic18f27k40.h: 29542: extern volatile __bit MDCARHPPS3 __at(0x759B);
[; ;pic18f27k40.h: 29545: extern volatile __bit MDCARHPPS4 __at(0x759C);
[; ;pic18f27k40.h: 29548: extern volatile __bit MDCARLPPS0 __at(0x7590);
[; ;pic18f27k40.h: 29551: extern volatile __bit MDCARLPPS1 __at(0x7591);
[; ;pic18f27k40.h: 29554: extern volatile __bit MDCARLPPS2 __at(0x7592);
[; ;pic18f27k40.h: 29557: extern volatile __bit MDCARLPPS3 __at(0x7593);
[; ;pic18f27k40.h: 29560: extern volatile __bit MDCARLPPS4 __at(0x7594);
[; ;pic18f27k40.h: 29563: extern volatile __bit MDCHPOL __at(0x7A95);
[; ;pic18f27k40.h: 29566: extern volatile __bit MDCHS0 __at(0x7AA8);
[; ;pic18f27k40.h: 29569: extern volatile __bit MDCHS1 __at(0x7AA9);
[; ;pic18f27k40.h: 29572: extern volatile __bit MDCHS2 __at(0x7AAA);
[; ;pic18f27k40.h: 29575: extern volatile __bit MDCHSYNC __at(0x7A94);
[; ;pic18f27k40.h: 29578: extern volatile __bit MDCLPOL __at(0x7A91);
[; ;pic18f27k40.h: 29581: extern volatile __bit MDCLS0 __at(0x7AA0);
[; ;pic18f27k40.h: 29584: extern volatile __bit MDCLS1 __at(0x7AA1);
[; ;pic18f27k40.h: 29587: extern volatile __bit MDCLS2 __at(0x7AA2);
[; ;pic18f27k40.h: 29590: extern volatile __bit MDCLSYNC __at(0x7A90);
[; ;pic18f27k40.h: 29593: extern volatile __bit MDEN __at(0x7A8F);
[; ;pic18f27k40.h: 29596: extern volatile __bit MDOPOL __at(0x7A8C);
[; ;pic18f27k40.h: 29599: extern volatile __bit MDOUT __at(0x7A8D);
[; ;pic18f27k40.h: 29602: extern volatile __bit MDSRCPPS0 __at(0x75A0);
[; ;pic18f27k40.h: 29605: extern volatile __bit MDSRCPPS1 __at(0x75A1);
[; ;pic18f27k40.h: 29608: extern volatile __bit MDSRCPPS2 __at(0x75A2);
[; ;pic18f27k40.h: 29611: extern volatile __bit MDSRCPPS3 __at(0x75A3);
[; ;pic18f27k40.h: 29614: extern volatile __bit MDSRCPPS4 __at(0x75A4);
[; ;pic18f27k40.h: 29617: extern volatile __bit MDSRCS0 __at(0x7A98);
[; ;pic18f27k40.h: 29620: extern volatile __bit MDSRCS1 __at(0x7A99);
[; ;pic18f27k40.h: 29623: extern volatile __bit MDSRCS2 __at(0x7A9A);
[; ;pic18f27k40.h: 29626: extern volatile __bit MDSRCS3 __at(0x7A9B);
[; ;pic18f27k40.h: 29629: extern volatile __bit MFOEN __at(0x76E5);
[; ;pic18f27k40.h: 29632: extern volatile __bit MFOR __at(0x76DD);
[; ;pic18f27k40.h: 29635: extern volatile __bit MSK01 __at(0x7C98);
[; ;pic18f27k40.h: 29638: extern volatile __bit MSK02 __at(0x7498);
[; ;pic18f27k40.h: 29641: extern volatile __bit MSK11 __at(0x7C99);
[; ;pic18f27k40.h: 29644: extern volatile __bit MSK12 __at(0x7499);
[; ;pic18f27k40.h: 29647: extern volatile __bit MSK21 __at(0x7C9A);
[; ;pic18f27k40.h: 29650: extern volatile __bit MSK22 __at(0x749A);
[; ;pic18f27k40.h: 29653: extern volatile __bit MSK31 __at(0x7C9B);
[; ;pic18f27k40.h: 29656: extern volatile __bit MSK32 __at(0x749B);
[; ;pic18f27k40.h: 29659: extern volatile __bit MSK41 __at(0x7C9C);
[; ;pic18f27k40.h: 29662: extern volatile __bit MSK42 __at(0x749C);
[; ;pic18f27k40.h: 29665: extern volatile __bit MSK51 __at(0x7C9D);
[; ;pic18f27k40.h: 29668: extern volatile __bit MSK52 __at(0x749D);
[; ;pic18f27k40.h: 29671: extern volatile __bit MSK61 __at(0x7C9E);
[; ;pic18f27k40.h: 29674: extern volatile __bit MSK62 __at(0x749E);
[; ;pic18f27k40.h: 29677: extern volatile __bit MSK71 __at(0x7C9F);
[; ;pic18f27k40.h: 29680: extern volatile __bit MSK72 __at(0x749F);
[; ;pic18f27k40.h: 29683: extern volatile __bit MSSP1MD __at(0x772C);
[; ;pic18f27k40.h: 29686: extern volatile __bit MSSP2MD __at(0x772D);
[; ;pic18f27k40.h: 29689: extern volatile __bit NDIV0 __at(0x76C0);
[; ;pic18f27k40.h: 29692: extern volatile __bit NDIV1 __at(0x76C1);
[; ;pic18f27k40.h: 29695: extern volatile __bit NDIV2 __at(0x76C2);
[; ;pic18f27k40.h: 29698: extern volatile __bit NDIV3 __at(0x76C3);
[; ;pic18f27k40.h: 29701: extern volatile __bit NEGATIVE __at(0x7EC4);
[; ;pic18f27k40.h: 29704: extern volatile __bit NOSC0 __at(0x76C4);
[; ;pic18f27k40.h: 29707: extern volatile __bit NOSC1 __at(0x76C5);
[; ;pic18f27k40.h: 29710: extern volatile __bit NOSC2 __at(0x76C6);
[; ;pic18f27k40.h: 29713: extern volatile __bit NOSCR __at(0x76D3);
[; ;pic18f27k40.h: 29716: extern volatile __bit NOT_ADDRESS1 __at(0x7CAD);
[; ;pic18f27k40.h: 29719: extern volatile __bit NOT_ADDRESS2 __at(0x74AD);
[; ;pic18f27k40.h: 29722: extern volatile __bit NOT_BOR __at(0x7EB8);
[; ;pic18f27k40.h: 29725: extern volatile __bit NOT_PD __at(0x7EC5);
[; ;pic18f27k40.h: 29728: extern volatile __bit NOT_POR __at(0x7EB9);
[; ;pic18f27k40.h: 29731: extern volatile __bit NOT_RI __at(0x7EBA);
[; ;pic18f27k40.h: 29734: extern volatile __bit NOT_RMCLR __at(0x7EBB);
[; ;pic18f27k40.h: 29737: extern volatile __bit NOT_RWDT __at(0x7EBC);
[; ;pic18f27k40.h: 29740: extern volatile __bit NOT_T1SYNC __at(0x7E7A);
[; ;pic18f27k40.h: 29743: extern volatile __bit NOT_T3SYNC __at(0x7E4A);
[; ;pic18f27k40.h: 29746: extern volatile __bit NOT_T5SYNC __at(0x7E1A);
[; ;pic18f27k40.h: 29749: extern volatile __bit NOT_TO __at(0x7EC6);
[; ;pic18f27k40.h: 29752: extern volatile __bit NOT_WDTWV __at(0x7EBD);
[; ;pic18f27k40.h: 29755: extern volatile __bit NOT_WRITE1 __at(0x7CAA);
[; ;pic18f27k40.h: 29758: extern volatile __bit NOT_WRITE2 __at(0x74AA);
[; ;pic18f27k40.h: 29761: extern volatile __bit NSS __at(0x7998);
[; ;pic18f27k40.h: 29764: extern volatile __bit NVMADR0 __at(0x7BF0);
[; ;pic18f27k40.h: 29767: extern volatile __bit NVMADR1 __at(0x7BF1);
[; ;pic18f27k40.h: 29770: extern volatile __bit NVMADR2 __at(0x7BF2);
[; ;pic18f27k40.h: 29773: extern volatile __bit NVMADR3 __at(0x7BF3);
[; ;pic18f27k40.h: 29776: extern volatile __bit NVMADR4 __at(0x7BF4);
[; ;pic18f27k40.h: 29779: extern volatile __bit NVMADR5 __at(0x7BF5);
[; ;pic18f27k40.h: 29782: extern volatile __bit NVMADR6 __at(0x7BF6);
[; ;pic18f27k40.h: 29785: extern volatile __bit NVMADR7 __at(0x7BF7);
[; ;pic18f27k40.h: 29788: extern volatile __bit NVMADR8 __at(0x7BF8);
[; ;pic18f27k40.h: 29791: extern volatile __bit NVMADR9 __at(0x7BF9);
[; ;pic18f27k40.h: 29794: extern volatile __bit NVMDAT0 __at(0x7C00);
[; ;pic18f27k40.h: 29797: extern volatile __bit NVMDAT1 __at(0x7C01);
[; ;pic18f27k40.h: 29800: extern volatile __bit NVMDAT2 __at(0x7C02);
[; ;pic18f27k40.h: 29803: extern volatile __bit NVMDAT3 __at(0x7C03);
[; ;pic18f27k40.h: 29806: extern volatile __bit NVMDAT4 __at(0x7C04);
[; ;pic18f27k40.h: 29809: extern volatile __bit NVMDAT5 __at(0x7C05);
[; ;pic18f27k40.h: 29812: extern volatile __bit NVMDAT6 __at(0x7C06);
[; ;pic18f27k40.h: 29815: extern volatile __bit NVMDAT7 __at(0x7C07);
[; ;pic18f27k40.h: 29818: extern volatile __bit NVMIE __at(0x764D);
[; ;pic18f27k40.h: 29821: extern volatile __bit NVMIF __at(0x768D);
[; ;pic18f27k40.h: 29824: extern volatile __bit NVMIP __at(0x760D);
[; ;pic18f27k40.h: 29827: extern volatile __bit NVMMD __at(0x770A);
[; ;pic18f27k40.h: 29830: extern volatile __bit NVMREG0 __at(0x7C0E);
[; ;pic18f27k40.h: 29833: extern volatile __bit NVMREG1 __at(0x7C0F);
[; ;pic18f27k40.h: 29836: extern volatile __bit ODCA0 __at(0x7878);
[; ;pic18f27k40.h: 29839: extern volatile __bit ODCA1 __at(0x7879);
[; ;pic18f27k40.h: 29842: extern volatile __bit ODCA2 __at(0x787A);
[; ;pic18f27k40.h: 29845: extern volatile __bit ODCA3 __at(0x787B);
[; ;pic18f27k40.h: 29848: extern volatile __bit ODCA4 __at(0x787C);
[; ;pic18f27k40.h: 29851: extern volatile __bit ODCA5 __at(0x787D);
[; ;pic18f27k40.h: 29854: extern volatile __bit ODCA6 __at(0x787E);
[; ;pic18f27k40.h: 29857: extern volatile __bit ODCA7 __at(0x787F);
[; ;pic18f27k40.h: 29860: extern volatile __bit ODCB0 __at(0x78B8);
[; ;pic18f27k40.h: 29863: extern volatile __bit ODCB1 __at(0x78B9);
[; ;pic18f27k40.h: 29866: extern volatile __bit ODCB2 __at(0x78BA);
[; ;pic18f27k40.h: 29869: extern volatile __bit ODCB3 __at(0x78BB);
[; ;pic18f27k40.h: 29872: extern volatile __bit ODCB4 __at(0x78BC);
[; ;pic18f27k40.h: 29875: extern volatile __bit ODCB5 __at(0x78BD);
[; ;pic18f27k40.h: 29878: extern volatile __bit ODCB6 __at(0x78BE);
[; ;pic18f27k40.h: 29881: extern volatile __bit ODCB7 __at(0x78BF);
[; ;pic18f27k40.h: 29884: extern volatile __bit ODCC0 __at(0x78F8);
[; ;pic18f27k40.h: 29887: extern volatile __bit ODCC1 __at(0x78F9);
[; ;pic18f27k40.h: 29890: extern volatile __bit ODCC2 __at(0x78FA);
[; ;pic18f27k40.h: 29893: extern volatile __bit ODCC3 __at(0x78FB);
[; ;pic18f27k40.h: 29896: extern volatile __bit ODCC4 __at(0x78FC);
[; ;pic18f27k40.h: 29899: extern volatile __bit ODCC5 __at(0x78FD);
[; ;pic18f27k40.h: 29902: extern volatile __bit ODCC6 __at(0x78FE);
[; ;pic18f27k40.h: 29905: extern volatile __bit ODCC7 __at(0x78FF);
[; ;pic18f27k40.h: 29908: extern volatile __bit OE1 __at(0x799D);
[; ;pic18f27k40.h: 29911: extern volatile __bit OE2 __at(0x799C);
[; ;pic18f27k40.h: 29914: extern volatile __bit OPOL __at(0x7A8C);
[; ;pic18f27k40.h: 29917: extern volatile __bit ORDY __at(0x76D4);
[; ;pic18f27k40.h: 29920: extern volatile __bit OSCFIE __at(0x761F);
[; ;pic18f27k40.h: 29923: extern volatile __bit OSCFIF __at(0x765F);
[; ;pic18f27k40.h: 29926: extern volatile __bit OSCFIP __at(0x75DF);
[; ;pic18f27k40.h: 29929: extern volatile __bit OV __at(0x7EC3);
[; ;pic18f27k40.h: 29932: extern volatile __bit OVERFLOW __at(0x7EC3);
[; ;pic18f27k40.h: 29935: extern volatile __bit OVRA __at(0x7A44);
[; ;pic18f27k40.h: 29938: extern volatile __bit OVRB __at(0x7A45);
[; ;pic18f27k40.h: 29941: extern volatile __bit OVRC __at(0x7A46);
[; ;pic18f27k40.h: 29944: extern volatile __bit OVRD __at(0x7A47);
[; ;pic18f27k40.h: 29947: extern volatile __bit P1M1 __at(0x7D67);
[; ;pic18f27k40.h: 29950: extern volatile __bit P2M1 __at(0x7D47);
[; ;pic18f27k40.h: 29953: extern volatile __bit P3TSEL0 __at(0x7D74);
[; ;pic18f27k40.h: 29956: extern volatile __bit P3TSEL1 __at(0x7D75);
[; ;pic18f27k40.h: 29959: extern volatile __bit P4TSEL0 __at(0x7D76);
[; ;pic18f27k40.h: 29962: extern volatile __bit P4TSEL1 __at(0x7D77);
[; ;pic18f27k40.h: 29965: extern volatile __bit PA1 __at(0x7C7A);
[; ;pic18f27k40.h: 29968: extern volatile __bit PA2 __at(0x7C79);
[; ;pic18f27k40.h: 29971: extern volatile __bit PA2E __at(0x7C8F);
[; ;pic18f27k40.h: 29974: extern volatile __bit PB1E __at(0x7C8E);
[; ;pic18f27k40.h: 29977: extern volatile __bit PB2 __at(0x7C8A);
[; ;pic18f27k40.h: 29980: extern volatile __bit PB3E __at(0x7C8C);
[; ;pic18f27k40.h: 29983: extern volatile __bit PC1E __at(0x7C8D);
[; ;pic18f27k40.h: 29986: extern volatile __bit PC2 __at(0x7C89);
[; ;pic18f27k40.h: 29989: extern volatile __bit PC3E __at(0x7C8B);
[; ;pic18f27k40.h: 29992: extern volatile __bit PD __at(0x7EC5);
[; ;pic18f27k40.h: 29995: extern volatile __bit PD2 __at(0x7C88);
[; ;pic18f27k40.h: 29998: extern volatile __bit PEIE __at(0x7F96);
[; ;pic18f27k40.h: 30001: extern volatile __bit PEIE_GIEL __at(0x7F96);
[; ;pic18f27k40.h: 30004: extern volatile __bit PEN1 __at(0x7CBA);
[; ;pic18f27k40.h: 30007: extern volatile __bit PEN2 __at(0x74BA);
[; ;pic18f27k40.h: 30010: extern volatile __bit PLEN0 __at(0x7BE8);
[; ;pic18f27k40.h: 30013: extern volatile __bit PLEN1 __at(0x7BE9);
[; ;pic18f27k40.h: 30016: extern volatile __bit PLEN2 __at(0x7BEA);
[; ;pic18f27k40.h: 30019: extern volatile __bit PLEN3 __at(0x7BEB);
[; ;pic18f27k40.h: 30022: extern volatile __bit PLLR __at(0x76D8);
[; ;pic18f27k40.h: 30025: extern volatile __bit POLA __at(0x7A28);
[; ;pic18f27k40.h: 30028: extern volatile __bit POLB __at(0x7A29);
[; ;pic18f27k40.h: 30031: extern volatile __bit POLC __at(0x7A2A);
[; ;pic18f27k40.h: 30034: extern volatile __bit POLD __at(0x7A2B);
[; ;pic18f27k40.h: 30037: extern volatile __bit POR __at(0x7EB9);
[; ;pic18f27k40.h: 30040: extern volatile __bit PPSLOCKED __at(0x7500);
[; ;pic18f27k40.h: 30043: extern volatile __bit PSCNT0 __at(0x76A0);
[; ;pic18f27k40.h: 30046: extern volatile __bit PSCNT1 __at(0x76A1);
[; ;pic18f27k40.h: 30049: extern volatile __bit PSCNT10 __at(0x76AA);
[; ;pic18f27k40.h: 30052: extern volatile __bit PSCNT11 __at(0x76AB);
[; ;pic18f27k40.h: 30055: extern volatile __bit PSCNT12 __at(0x76AC);
[; ;pic18f27k40.h: 30058: extern volatile __bit PSCNT13 __at(0x76AD);
[; ;pic18f27k40.h: 30061: extern volatile __bit PSCNT14 __at(0x76AE);
[; ;pic18f27k40.h: 30064: extern volatile __bit PSCNT15 __at(0x76AF);
[; ;pic18f27k40.h: 30067: extern volatile __bit PSCNT16 __at(0x76B0);
[; ;pic18f27k40.h: 30070: extern volatile __bit PSCNT17 __at(0x76B1);
[; ;pic18f27k40.h: 30073: extern volatile __bit PSCNT2 __at(0x76A2);
[; ;pic18f27k40.h: 30076: extern volatile __bit PSCNT3 __at(0x76A3);
[; ;pic18f27k40.h: 30079: extern volatile __bit PSCNT4 __at(0x76A4);
[; ;pic18f27k40.h: 30082: extern volatile __bit PSCNT5 __at(0x76A5);
[; ;pic18f27k40.h: 30085: extern volatile __bit PSCNT6 __at(0x76A6);
[; ;pic18f27k40.h: 30088: extern volatile __bit PSCNT7 __at(0x76A7);
[; ;pic18f27k40.h: 30091: extern volatile __bit PSCNT8 __at(0x76A8);
[; ;pic18f27k40.h: 30094: extern volatile __bit PSCNT9 __at(0x76A9);
[; ;pic18f27k40.h: 30097: extern volatile __bit PSPIE __at(0x761F);
[; ;pic18f27k40.h: 30100: extern volatile __bit PSPIF __at(0x765F);
[; ;pic18f27k40.h: 30103: extern volatile __bit PSPIP __at(0x75DF);
[; ;pic18f27k40.h: 30106: extern volatile __bit PSS0 __at(0x799A);
[; ;pic18f27k40.h: 30109: extern volatile __bit PSS1 __at(0x799B);
[; ;pic18f27k40.h: 30112: extern volatile __bit PWM3DC0 __at(0x7D1E);
[; ;pic18f27k40.h: 30115: extern volatile __bit PWM3DC1 __at(0x7D1F);
[; ;pic18f27k40.h: 30118: extern volatile __bit PWM3DC2 __at(0x7D20);
[; ;pic18f27k40.h: 30121: extern volatile __bit PWM3DC3 __at(0x7D21);
[; ;pic18f27k40.h: 30124: extern volatile __bit PWM3DC4 __at(0x7D22);
[; ;pic18f27k40.h: 30127: extern volatile __bit PWM3DC5 __at(0x7D23);
[; ;pic18f27k40.h: 30130: extern volatile __bit PWM3DC6 __at(0x7D24);
[; ;pic18f27k40.h: 30133: extern volatile __bit PWM3DC7 __at(0x7D25);
[; ;pic18f27k40.h: 30136: extern volatile __bit PWM3DC8 __at(0x7D26);
[; ;pic18f27k40.h: 30139: extern volatile __bit PWM3DC9 __at(0x7D27);
[; ;pic18f27k40.h: 30142: extern volatile __bit PWM3EN __at(0x7D2F);
[; ;pic18f27k40.h: 30145: extern volatile __bit PWM3MD __at(0x7722);
[; ;pic18f27k40.h: 30148: extern volatile __bit PWM3OUT __at(0x7D2D);
[; ;pic18f27k40.h: 30151: extern volatile __bit PWM3POL __at(0x7D2C);
[; ;pic18f27k40.h: 30154: extern volatile __bit PWM4DC0 __at(0x7D06);
[; ;pic18f27k40.h: 30157: extern volatile __bit PWM4DC1 __at(0x7D07);
[; ;pic18f27k40.h: 30160: extern volatile __bit PWM4DC2 __at(0x7D08);
[; ;pic18f27k40.h: 30163: extern volatile __bit PWM4DC3 __at(0x7D09);
[; ;pic18f27k40.h: 30166: extern volatile __bit PWM4DC4 __at(0x7D0A);
[; ;pic18f27k40.h: 30169: extern volatile __bit PWM4DC5 __at(0x7D0B);
[; ;pic18f27k40.h: 30172: extern volatile __bit PWM4DC6 __at(0x7D0C);
[; ;pic18f27k40.h: 30175: extern volatile __bit PWM4DC7 __at(0x7D0D);
[; ;pic18f27k40.h: 30178: extern volatile __bit PWM4DC8 __at(0x7D0E);
[; ;pic18f27k40.h: 30181: extern volatile __bit PWM4DC9 __at(0x7D0F);
[; ;pic18f27k40.h: 30184: extern volatile __bit PWM4EN __at(0x7D17);
[; ;pic18f27k40.h: 30187: extern volatile __bit PWM4MD __at(0x7723);
[; ;pic18f27k40.h: 30190: extern volatile __bit PWM4OUT __at(0x7D15);
[; ;pic18f27k40.h: 30193: extern volatile __bit PWM4POL __at(0x7D14);
[; ;pic18f27k40.h: 30196: extern volatile __bit RA0 __at(0x7C68);
[; ;pic18f27k40.h: 30199: extern volatile __bit RA0PPS0 __at(0x7738);
[; ;pic18f27k40.h: 30202: extern volatile __bit RA0PPS1 __at(0x7739);
[; ;pic18f27k40.h: 30205: extern volatile __bit RA0PPS2 __at(0x773A);
[; ;pic18f27k40.h: 30208: extern volatile __bit RA0PPS3 __at(0x773B);
[; ;pic18f27k40.h: 30211: extern volatile __bit RA0PPS4 __at(0x773C);
[; ;pic18f27k40.h: 30214: extern volatile __bit RA1 __at(0x7C69);
[; ;pic18f27k40.h: 30217: extern volatile __bit RA1PPS0 __at(0x7740);
[; ;pic18f27k40.h: 30220: extern volatile __bit RA1PPS1 __at(0x7741);
[; ;pic18f27k40.h: 30223: extern volatile __bit RA1PPS2 __at(0x7742);
[; ;pic18f27k40.h: 30226: extern volatile __bit RA1PPS3 __at(0x7743);
[; ;pic18f27k40.h: 30229: extern volatile __bit RA1PPS4 __at(0x7744);
[; ;pic18f27k40.h: 30232: extern volatile __bit RA2 __at(0x7C6A);
[; ;pic18f27k40.h: 30235: extern volatile __bit RA2PPS0 __at(0x7748);
[; ;pic18f27k40.h: 30238: extern volatile __bit RA2PPS1 __at(0x7749);
[; ;pic18f27k40.h: 30241: extern volatile __bit RA2PPS2 __at(0x774A);
[; ;pic18f27k40.h: 30244: extern volatile __bit RA2PPS3 __at(0x774B);
[; ;pic18f27k40.h: 30247: extern volatile __bit RA2PPS4 __at(0x774C);
[; ;pic18f27k40.h: 30250: extern volatile __bit RA3 __at(0x7C6B);
[; ;pic18f27k40.h: 30253: extern volatile __bit RA3PPS0 __at(0x7750);
[; ;pic18f27k40.h: 30256: extern volatile __bit RA3PPS1 __at(0x7751);
[; ;pic18f27k40.h: 30259: extern volatile __bit RA3PPS2 __at(0x7752);
[; ;pic18f27k40.h: 30262: extern volatile __bit RA3PPS3 __at(0x7753);
[; ;pic18f27k40.h: 30265: extern volatile __bit RA3PPS4 __at(0x7754);
[; ;pic18f27k40.h: 30268: extern volatile __bit RA4 __at(0x7C6C);
[; ;pic18f27k40.h: 30271: extern volatile __bit RA4PPS0 __at(0x7758);
[; ;pic18f27k40.h: 30274: extern volatile __bit RA4PPS1 __at(0x7759);
[; ;pic18f27k40.h: 30277: extern volatile __bit RA4PPS2 __at(0x775A);
[; ;pic18f27k40.h: 30280: extern volatile __bit RA4PPS3 __at(0x775B);
[; ;pic18f27k40.h: 30283: extern volatile __bit RA4PPS4 __at(0x775C);
[; ;pic18f27k40.h: 30286: extern volatile __bit RA5 __at(0x7C6D);
[; ;pic18f27k40.h: 30289: extern volatile __bit RA5PPS0 __at(0x7760);
[; ;pic18f27k40.h: 30292: extern volatile __bit RA5PPS1 __at(0x7761);
[; ;pic18f27k40.h: 30295: extern volatile __bit RA5PPS2 __at(0x7762);
[; ;pic18f27k40.h: 30298: extern volatile __bit RA5PPS3 __at(0x7763);
[; ;pic18f27k40.h: 30301: extern volatile __bit RA5PPS4 __at(0x7764);
[; ;pic18f27k40.h: 30304: extern volatile __bit RA6 __at(0x7C6E);
[; ;pic18f27k40.h: 30307: extern volatile __bit RA6PPS0 __at(0x7768);
[; ;pic18f27k40.h: 30310: extern volatile __bit RA6PPS1 __at(0x7769);
[; ;pic18f27k40.h: 30313: extern volatile __bit RA6PPS2 __at(0x776A);
[; ;pic18f27k40.h: 30316: extern volatile __bit RA6PPS3 __at(0x776B);
[; ;pic18f27k40.h: 30319: extern volatile __bit RA6PPS4 __at(0x776C);
[; ;pic18f27k40.h: 30322: extern volatile __bit RA7 __at(0x7C6F);
[; ;pic18f27k40.h: 30325: extern volatile __bit RA7PPS0 __at(0x7770);
[; ;pic18f27k40.h: 30328: extern volatile __bit RA7PPS1 __at(0x7771);
[; ;pic18f27k40.h: 30331: extern volatile __bit RA7PPS2 __at(0x7772);
[; ;pic18f27k40.h: 30334: extern volatile __bit RA7PPS3 __at(0x7773);
[; ;pic18f27k40.h: 30337: extern volatile __bit RA7PPS4 __at(0x7774);
[; ;pic18f27k40.h: 30340: extern volatile __bit RB0 __at(0x7C70);
[; ;pic18f27k40.h: 30343: extern volatile __bit RB0PPS0 __at(0x7778);
[; ;pic18f27k40.h: 30346: extern volatile __bit RB0PPS1 __at(0x7779);
[; ;pic18f27k40.h: 30349: extern volatile __bit RB0PPS2 __at(0x777A);
[; ;pic18f27k40.h: 30352: extern volatile __bit RB0PPS3 __at(0x777B);
[; ;pic18f27k40.h: 30355: extern volatile __bit RB0PPS4 __at(0x777C);
[; ;pic18f27k40.h: 30358: extern volatile __bit RB1 __at(0x7C71);
[; ;pic18f27k40.h: 30361: extern volatile __bit RB1PPS0 __at(0x7780);
[; ;pic18f27k40.h: 30364: extern volatile __bit RB1PPS1 __at(0x7781);
[; ;pic18f27k40.h: 30367: extern volatile __bit RB1PPS2 __at(0x7782);
[; ;pic18f27k40.h: 30370: extern volatile __bit RB1PPS3 __at(0x7783);
[; ;pic18f27k40.h: 30373: extern volatile __bit RB1PPS4 __at(0x7784);
[; ;pic18f27k40.h: 30376: extern volatile __bit RB2 __at(0x7C72);
[; ;pic18f27k40.h: 30379: extern volatile __bit RB2PPS0 __at(0x7788);
[; ;pic18f27k40.h: 30382: extern volatile __bit RB2PPS1 __at(0x7789);
[; ;pic18f27k40.h: 30385: extern volatile __bit RB2PPS2 __at(0x778A);
[; ;pic18f27k40.h: 30388: extern volatile __bit RB2PPS3 __at(0x778B);
[; ;pic18f27k40.h: 30391: extern volatile __bit RB2PPS4 __at(0x778C);
[; ;pic18f27k40.h: 30394: extern volatile __bit RB3 __at(0x7C73);
[; ;pic18f27k40.h: 30397: extern volatile __bit RB3PPS0 __at(0x7790);
[; ;pic18f27k40.h: 30400: extern volatile __bit RB3PPS1 __at(0x7791);
[; ;pic18f27k40.h: 30403: extern volatile __bit RB3PPS2 __at(0x7792);
[; ;pic18f27k40.h: 30406: extern volatile __bit RB3PPS3 __at(0x7793);
[; ;pic18f27k40.h: 30409: extern volatile __bit RB3PPS4 __at(0x7794);
[; ;pic18f27k40.h: 30412: extern volatile __bit RB4 __at(0x7C74);
[; ;pic18f27k40.h: 30415: extern volatile __bit RB4PPS0 __at(0x7798);
[; ;pic18f27k40.h: 30418: extern volatile __bit RB4PPS1 __at(0x7799);
[; ;pic18f27k40.h: 30421: extern volatile __bit RB4PPS2 __at(0x779A);
[; ;pic18f27k40.h: 30424: extern volatile __bit RB4PPS3 __at(0x779B);
[; ;pic18f27k40.h: 30427: extern volatile __bit RB4PPS4 __at(0x779C);
[; ;pic18f27k40.h: 30430: extern volatile __bit RB5 __at(0x7C75);
[; ;pic18f27k40.h: 30433: extern volatile __bit RB5PPS0 __at(0x77A0);
[; ;pic18f27k40.h: 30436: extern volatile __bit RB5PPS1 __at(0x77A1);
[; ;pic18f27k40.h: 30439: extern volatile __bit RB5PPS2 __at(0x77A2);
[; ;pic18f27k40.h: 30442: extern volatile __bit RB5PPS3 __at(0x77A3);
[; ;pic18f27k40.h: 30445: extern volatile __bit RB5PPS4 __at(0x77A4);
[; ;pic18f27k40.h: 30448: extern volatile __bit RB6 __at(0x7C76);
[; ;pic18f27k40.h: 30451: extern volatile __bit RB6PPS0 __at(0x77A8);
[; ;pic18f27k40.h: 30454: extern volatile __bit RB6PPS1 __at(0x77A9);
[; ;pic18f27k40.h: 30457: extern volatile __bit RB6PPS2 __at(0x77AA);
[; ;pic18f27k40.h: 30460: extern volatile __bit RB6PPS3 __at(0x77AB);
[; ;pic18f27k40.h: 30463: extern volatile __bit RB6PPS4 __at(0x77AC);
[; ;pic18f27k40.h: 30466: extern volatile __bit RB7 __at(0x7C77);
[; ;pic18f27k40.h: 30469: extern volatile __bit RB7PPS0 __at(0x77B0);
[; ;pic18f27k40.h: 30472: extern volatile __bit RB7PPS1 __at(0x77B1);
[; ;pic18f27k40.h: 30475: extern volatile __bit RB7PPS2 __at(0x77B2);
[; ;pic18f27k40.h: 30478: extern volatile __bit RB7PPS3 __at(0x77B3);
[; ;pic18f27k40.h: 30481: extern volatile __bit RB7PPS4 __at(0x77B4);
[; ;pic18f27k40.h: 30484: extern volatile __bit RC0 __at(0x7C78);
[; ;pic18f27k40.h: 30487: extern volatile __bit RC0PPS0 __at(0x77B8);
[; ;pic18f27k40.h: 30490: extern volatile __bit RC0PPS1 __at(0x77B9);
[; ;pic18f27k40.h: 30493: extern volatile __bit RC0PPS2 __at(0x77BA);
[; ;pic18f27k40.h: 30496: extern volatile __bit RC0PPS3 __at(0x77BB);
[; ;pic18f27k40.h: 30499: extern volatile __bit RC0PPS4 __at(0x77BC);
[; ;pic18f27k40.h: 30502: extern volatile __bit RC1 __at(0x7C79);
[; ;pic18f27k40.h: 30505: extern volatile __bit RC1IE __at(0x762D);
[; ;pic18f27k40.h: 30508: extern volatile __bit RC1IF __at(0x766D);
[; ;pic18f27k40.h: 30511: extern volatile __bit RC1IP __at(0x75ED);
[; ;pic18f27k40.h: 30514: extern volatile __bit RC1PPS0 __at(0x77C0);
[; ;pic18f27k40.h: 30517: extern volatile __bit RC1PPS1 __at(0x77C1);
[; ;pic18f27k40.h: 30520: extern volatile __bit RC1PPS2 __at(0x77C2);
[; ;pic18f27k40.h: 30523: extern volatile __bit RC1PPS3 __at(0x77C3);
[; ;pic18f27k40.h: 30526: extern volatile __bit RC1PPS4 __at(0x77C4);
[; ;pic18f27k40.h: 30529: extern volatile __bit RC2 __at(0x7C7A);
[; ;pic18f27k40.h: 30532: extern volatile __bit RC2IE __at(0x762F);
[; ;pic18f27k40.h: 30535: extern volatile __bit RC2IF __at(0x766F);
[; ;pic18f27k40.h: 30538: extern volatile __bit RC2IP __at(0x75EF);
[; ;pic18f27k40.h: 30541: extern volatile __bit RC2PPS0 __at(0x77C8);
[; ;pic18f27k40.h: 30544: extern volatile __bit RC2PPS1 __at(0x77C9);
[; ;pic18f27k40.h: 30547: extern volatile __bit RC2PPS2 __at(0x77CA);
[; ;pic18f27k40.h: 30550: extern volatile __bit RC2PPS3 __at(0x77CB);
[; ;pic18f27k40.h: 30553: extern volatile __bit RC2PPS4 __at(0x77CC);
[; ;pic18f27k40.h: 30556: extern volatile __bit RC3 __at(0x7C7B);
[; ;pic18f27k40.h: 30559: extern volatile __bit RC3PPS0 __at(0x77D0);
[; ;pic18f27k40.h: 30562: extern volatile __bit RC3PPS1 __at(0x77D1);
[; ;pic18f27k40.h: 30565: extern volatile __bit RC3PPS2 __at(0x77D2);
[; ;pic18f27k40.h: 30568: extern volatile __bit RC3PPS3 __at(0x77D3);
[; ;pic18f27k40.h: 30571: extern volatile __bit RC3PPS4 __at(0x77D4);
[; ;pic18f27k40.h: 30574: extern volatile __bit RC4 __at(0x7C7C);
[; ;pic18f27k40.h: 30577: extern volatile __bit RC4PPS0 __at(0x77D8);
[; ;pic18f27k40.h: 30580: extern volatile __bit RC4PPS1 __at(0x77D9);
[; ;pic18f27k40.h: 30583: extern volatile __bit RC4PPS2 __at(0x77DA);
[; ;pic18f27k40.h: 30586: extern volatile __bit RC4PPS3 __at(0x77DB);
[; ;pic18f27k40.h: 30589: extern volatile __bit RC4PPS4 __at(0x77DC);
[; ;pic18f27k40.h: 30592: extern volatile __bit RC5 __at(0x7C7D);
[; ;pic18f27k40.h: 30595: extern volatile __bit RC5PPS0 __at(0x77E0);
[; ;pic18f27k40.h: 30598: extern volatile __bit RC5PPS1 __at(0x77E1);
[; ;pic18f27k40.h: 30601: extern volatile __bit RC5PPS2 __at(0x77E2);
[; ;pic18f27k40.h: 30604: extern volatile __bit RC5PPS3 __at(0x77E3);
[; ;pic18f27k40.h: 30607: extern volatile __bit RC5PPS4 __at(0x77E4);
[; ;pic18f27k40.h: 30610: extern volatile __bit RC6 __at(0x7C7E);
[; ;pic18f27k40.h: 30613: extern volatile __bit RC6PPS0 __at(0x77E8);
[; ;pic18f27k40.h: 30616: extern volatile __bit RC6PPS1 __at(0x77E9);
[; ;pic18f27k40.h: 30619: extern volatile __bit RC6PPS2 __at(0x77EA);
[; ;pic18f27k40.h: 30622: extern volatile __bit RC6PPS3 __at(0x77EB);
[; ;pic18f27k40.h: 30625: extern volatile __bit RC6PPS4 __at(0x77EC);
[; ;pic18f27k40.h: 30628: extern volatile __bit RC7 __at(0x7C7F);
[; ;pic18f27k40.h: 30631: extern volatile __bit RC7PPS0 __at(0x77F0);
[; ;pic18f27k40.h: 30634: extern volatile __bit RC7PPS1 __at(0x77F1);
[; ;pic18f27k40.h: 30637: extern volatile __bit RC7PPS2 __at(0x77F2);
[; ;pic18f27k40.h: 30640: extern volatile __bit RC7PPS3 __at(0x77F3);
[; ;pic18f27k40.h: 30643: extern volatile __bit RC7PPS4 __at(0x77F4);
[; ;pic18f27k40.h: 30646: extern volatile __bit RC8_9 __at(0x7CEE);
[; ;pic18f27k40.h: 30649: extern volatile __bit RC8_92 __at(0x74EE);
[; ;pic18f27k40.h: 30652: extern volatile __bit RC9 __at(0x7CEE);
[; ;pic18f27k40.h: 30655: extern volatile __bit RC92 __at(0x74EE);
[; ;pic18f27k40.h: 30658: extern volatile __bit RCD8 __at(0x7CE8);
[; ;pic18f27k40.h: 30661: extern volatile __bit RCD82 __at(0x74E8);
[; ;pic18f27k40.h: 30664: extern volatile __bit RCEN1 __at(0x7CBB);
[; ;pic18f27k40.h: 30667: extern volatile __bit RCEN2 __at(0x74BB);
[; ;pic18f27k40.h: 30670: extern volatile __bit RCIDL1 __at(0x7CFE);
[; ;pic18f27k40.h: 30673: extern volatile __bit RCIDL2 __at(0x74FE);
[; ;pic18f27k40.h: 30676: extern volatile __bit RCMT __at(0x7CFE);
[; ;pic18f27k40.h: 30679: extern volatile __bit RCMT1 __at(0x7CFE);
[; ;pic18f27k40.h: 30682: extern volatile __bit RCMT2 __at(0x74FE);
[; ;pic18f27k40.h: 30685: extern volatile __bit RD __at(0x7C08);
[; ;pic18f27k40.h: 30688: extern volatile __bit RD161 __at(0x7E79);
[; ;pic18f27k40.h: 30691: extern volatile __bit RD163 __at(0x7E49);
[; ;pic18f27k40.h: 30694: extern volatile __bit RD165 __at(0x7E19);
[; ;pic18f27k40.h: 30697: extern volatile __bit RDE __at(0x7C88);
[; ;pic18f27k40.h: 30700: extern volatile __bit RE0 __at(0x7C88);
[; ;pic18f27k40.h: 30703: extern volatile __bit RE1 __at(0x7C89);
[; ;pic18f27k40.h: 30706: extern volatile __bit RE2 __at(0x7C8A);
[; ;pic18f27k40.h: 30709: extern volatile __bit RE3 __at(0x7C8B);
[; ;pic18f27k40.h: 30712: extern volatile __bit RE4 __at(0x7C8C);
[; ;pic18f27k40.h: 30715: extern volatile __bit RE5 __at(0x7C8D);
[; ;pic18f27k40.h: 30718: extern volatile __bit RE6 __at(0x7C8E);
[; ;pic18f27k40.h: 30721: extern volatile __bit RE7 __at(0x7C8F);
[; ;pic18f27k40.h: 30724: extern volatile __bit READ_WRITE1 __at(0x7CAA);
[; ;pic18f27k40.h: 30727: extern volatile __bit READ_WRITE2 __at(0x74AA);
[; ;pic18f27k40.h: 30730: extern volatile __bit REN __at(0x7A36);
[; ;pic18f27k40.h: 30733: extern volatile __bit RI __at(0x7EBA);
[; ;pic18f27k40.h: 30736: extern volatile __bit RJPU __at(0x7C6F);
[; ;pic18f27k40.h: 30739: extern volatile __bit RMCLR __at(0x7EBB);
[; ;pic18f27k40.h: 30742: extern volatile __bit ROI __at(0x76BD);
[; ;pic18f27k40.h: 30745: extern volatile __bit RSEN1 __at(0x7CB9);
[; ;pic18f27k40.h: 30748: extern volatile __bit RSEN2 __at(0x74B9);
[; ;pic18f27k40.h: 30751: extern volatile __bit RW1 __at(0x7CAA);
[; ;pic18f27k40.h: 30754: extern volatile __bit RW2 __at(0x74AA);
[; ;pic18f27k40.h: 30757: extern volatile __bit RWDT __at(0x7EBC);
[; ;pic18f27k40.h: 30760: extern volatile __bit RXB0IE __at(0x7628);
[; ;pic18f27k40.h: 30763: extern volatile __bit RXB1IE __at(0x7629);
[; ;pic18f27k40.h: 30766: extern volatile __bit RXBNIE __at(0x7629);
[; ;pic18f27k40.h: 30769: extern volatile __bit RXBNIF __at(0x7669);
[; ;pic18f27k40.h: 30772: extern volatile __bit RXBNIP __at(0x75E9);
[; ;pic18f27k40.h: 30775: extern volatile __bit R_NOT_W1 __at(0x7CAA);
[; ;pic18f27k40.h: 30778: extern volatile __bit R_NOT_W2 __at(0x74AA);
[; ;pic18f27k40.h: 30781: extern volatile __bit R_W1 __at(0x7CAA);
[; ;pic18f27k40.h: 30784: extern volatile __bit R_W2 __at(0x74AA);
[; ;pic18f27k40.h: 30787: extern volatile __bit R_nW1 __at(0x7CAA);
[; ;pic18f27k40.h: 30790: extern volatile __bit R_nW2 __at(0x74AA);
[; ;pic18f27k40.h: 30793: extern volatile __bit SBOREN __at(0x7707);
[; ;pic18f27k40.h: 30796: extern volatile __bit SCANBUSY __at(0x7A7D);
[; ;pic18f27k40.h: 30799: extern volatile __bit SCANEN __at(0x7A7F);
[; ;pic18f27k40.h: 30802: extern volatile __bit SCANGO __at(0x7A7E);
[; ;pic18f27k40.h: 30805: extern volatile __bit SCANHADR0 __at(0x7A60);
[; ;pic18f27k40.h: 30808: extern volatile __bit SCANHADR1 __at(0x7A61);
[; ;pic18f27k40.h: 30811: extern volatile __bit SCANHADR10 __at(0x7A6A);
[; ;pic18f27k40.h: 30814: extern volatile __bit SCANHADR11 __at(0x7A6B);
[; ;pic18f27k40.h: 30817: extern volatile __bit SCANHADR12 __at(0x7A6C);
[; ;pic18f27k40.h: 30820: extern volatile __bit SCANHADR13 __at(0x7A6D);
[; ;pic18f27k40.h: 30823: extern volatile __bit SCANHADR14 __at(0x7A6E);
[; ;pic18f27k40.h: 30826: extern volatile __bit SCANHADR15 __at(0x7A6F);
[; ;pic18f27k40.h: 30829: extern volatile __bit SCANHADR16 __at(0x7A70);
[; ;pic18f27k40.h: 30832: extern volatile __bit SCANHADR17 __at(0x7A71);
[; ;pic18f27k40.h: 30835: extern volatile __bit SCANHADR18 __at(0x7A72);
[; ;pic18f27k40.h: 30838: extern volatile __bit SCANHADR19 __at(0x7A73);
[; ;pic18f27k40.h: 30841: extern volatile __bit SCANHADR2 __at(0x7A62);
[; ;pic18f27k40.h: 30844: extern volatile __bit SCANHADR20 __at(0x7A74);
[; ;pic18f27k40.h: 30847: extern volatile __bit SCANHADR21 __at(0x7A75);
[; ;pic18f27k40.h: 30850: extern volatile __bit SCANHADR3 __at(0x7A63);
[; ;pic18f27k40.h: 30853: extern volatile __bit SCANHADR4 __at(0x7A64);
[; ;pic18f27k40.h: 30856: extern volatile __bit SCANHADR5 __at(0x7A65);
[; ;pic18f27k40.h: 30859: extern volatile __bit SCANHADR6 __at(0x7A66);
[; ;pic18f27k40.h: 30862: extern volatile __bit SCANHADR7 __at(0x7A67);
[; ;pic18f27k40.h: 30865: extern volatile __bit SCANHADR8 __at(0x7A68);
[; ;pic18f27k40.h: 30868: extern volatile __bit SCANHADR9 __at(0x7A69);
[; ;pic18f27k40.h: 30871: extern volatile __bit SCANIE __at(0x764F);
[; ;pic18f27k40.h: 30874: extern volatile __bit SCANIF __at(0x768F);
[; ;pic18f27k40.h: 30877: extern volatile __bit SCANINTM __at(0x7A7B);
[; ;pic18f27k40.h: 30880: extern volatile __bit SCANINVALID __at(0x7A7C);
[; ;pic18f27k40.h: 30883: extern volatile __bit SCANIP __at(0x760F);
[; ;pic18f27k40.h: 30886: extern volatile __bit SCANLADR0 __at(0x7A48);
[; ;pic18f27k40.h: 30889: extern volatile __bit SCANLADR1 __at(0x7A49);
[; ;pic18f27k40.h: 30892: extern volatile __bit SCANLADR10 __at(0x7A52);
[; ;pic18f27k40.h: 30895: extern volatile __bit SCANLADR11 __at(0x7A53);
[; ;pic18f27k40.h: 30898: extern volatile __bit SCANLADR12 __at(0x7A54);
[; ;pic18f27k40.h: 30901: extern volatile __bit SCANLADR13 __at(0x7A55);
[; ;pic18f27k40.h: 30904: extern volatile __bit SCANLADR14 __at(0x7A56);
[; ;pic18f27k40.h: 30907: extern volatile __bit SCANLADR15 __at(0x7A57);
[; ;pic18f27k40.h: 30910: extern volatile __bit SCANLADR16 __at(0x7A58);
[; ;pic18f27k40.h: 30913: extern volatile __bit SCANLADR17 __at(0x7A59);
[; ;pic18f27k40.h: 30916: extern volatile __bit SCANLADR18 __at(0x7A5A);
[; ;pic18f27k40.h: 30919: extern volatile __bit SCANLADR19 __at(0x7A5B);
[; ;pic18f27k40.h: 30922: extern volatile __bit SCANLADR2 __at(0x7A4A);
[; ;pic18f27k40.h: 30925: extern volatile __bit SCANLADR20 __at(0x7A5C);
[; ;pic18f27k40.h: 30928: extern volatile __bit SCANLADR21 __at(0x7A5D);
[; ;pic18f27k40.h: 30931: extern volatile __bit SCANLADR3 __at(0x7A4B);
[; ;pic18f27k40.h: 30934: extern volatile __bit SCANLADR4 __at(0x7A4C);
[; ;pic18f27k40.h: 30937: extern volatile __bit SCANLADR5 __at(0x7A4D);
[; ;pic18f27k40.h: 30940: extern volatile __bit SCANLADR6 __at(0x7A4E);
[; ;pic18f27k40.h: 30943: extern volatile __bit SCANLADR7 __at(0x7A4F);
[; ;pic18f27k40.h: 30946: extern volatile __bit SCANLADR8 __at(0x7A50);
[; ;pic18f27k40.h: 30949: extern volatile __bit SCANLADR9 __at(0x7A51);
[; ;pic18f27k40.h: 30952: extern volatile __bit SCANMD __at(0x770B);
[; ;pic18f27k40.h: 30955: extern volatile __bit SCANMODE0 __at(0x7A78);
[; ;pic18f27k40.h: 30958: extern volatile __bit SCANMODE1 __at(0x7A79);
[; ;pic18f27k40.h: 30961: extern volatile __bit SCANTSEL0 __at(0x7A80);
[; ;pic18f27k40.h: 30964: extern volatile __bit SCANTSEL1 __at(0x7A81);
[; ;pic18f27k40.h: 30967: extern volatile __bit SCANTSEL2 __at(0x7A82);
[; ;pic18f27k40.h: 30970: extern volatile __bit SCANTSEL3 __at(0x7A83);
[; ;pic18f27k40.h: 30973: extern volatile __bit SCKP1 __at(0x7CFC);
[; ;pic18f27k40.h: 30976: extern volatile __bit SCKP2 __at(0x74FC);
[; ;pic18f27k40.h: 30979: extern volatile __bit SEL0 __at(0x7980);
[; ;pic18f27k40.h: 30982: extern volatile __bit SEL1 __at(0x7981);
[; ;pic18f27k40.h: 30985: extern volatile __bit SEL2 __at(0x7982);
[; ;pic18f27k40.h: 30988: extern volatile __bit SEL3 __at(0x7983);
[; ;pic18f27k40.h: 30991: extern volatile __bit SEN1 __at(0x7CB8);
[; ;pic18f27k40.h: 30994: extern volatile __bit SEN2 __at(0x74B8);
[; ;pic18f27k40.h: 30997: extern volatile __bit SENDB1 __at(0x7CF3);
[; ;pic18f27k40.h: 31000: extern volatile __bit SHFT0 __at(0x7BC0);
[; ;pic18f27k40.h: 31003: extern volatile __bit SHFT1 __at(0x7BC1);
[; ;pic18f27k40.h: 31006: extern volatile __bit SHFT10 __at(0x7BCA);
[; ;pic18f27k40.h: 31009: extern volatile __bit SHFT11 __at(0x7BCB);
[; ;pic18f27k40.h: 31012: extern volatile __bit SHFT12 __at(0x7BCC);
[; ;pic18f27k40.h: 31015: extern volatile __bit SHFT13 __at(0x7BCD);
[; ;pic18f27k40.h: 31018: extern volatile __bit SHFT14 __at(0x7BCE);
[; ;pic18f27k40.h: 31021: extern volatile __bit SHFT15 __at(0x7BCF);
[; ;pic18f27k40.h: 31024: extern volatile __bit SHFT2 __at(0x7BC2);
[; ;pic18f27k40.h: 31027: extern volatile __bit SHFT3 __at(0x7BC3);
[; ;pic18f27k40.h: 31030: extern volatile __bit SHFT4 __at(0x7BC4);
[; ;pic18f27k40.h: 31033: extern volatile __bit SHFT5 __at(0x7BC5);
[; ;pic18f27k40.h: 31036: extern volatile __bit SHFT6 __at(0x7BC6);
[; ;pic18f27k40.h: 31039: extern volatile __bit SHFT7 __at(0x7BC7);
[; ;pic18f27k40.h: 31042: extern volatile __bit SHFT8 __at(0x7BC8);
[; ;pic18f27k40.h: 31045: extern volatile __bit SHFT9 __at(0x7BC9);
[; ;pic18f27k40.h: 31048: extern volatile __bit SHIFTM __at(0x7BE1);
[; ;pic18f27k40.h: 31051: extern volatile __bit SHUTDOWN __at(0x7A37);
[; ;pic18f27k40.h: 31054: extern volatile __bit SLRA0 __at(0x7870);
[; ;pic18f27k40.h: 31057: extern volatile __bit SLRA1 __at(0x7871);
[; ;pic18f27k40.h: 31060: extern volatile __bit SLRA2 __at(0x7872);
[; ;pic18f27k40.h: 31063: extern volatile __bit SLRA3 __at(0x7873);
[; ;pic18f27k40.h: 31066: extern volatile __bit SLRA4 __at(0x7874);
[; ;pic18f27k40.h: 31069: extern volatile __bit SLRA5 __at(0x7875);
[; ;pic18f27k40.h: 31072: extern volatile __bit SLRA6 __at(0x7876);
[; ;pic18f27k40.h: 31075: extern volatile __bit SLRA7 __at(0x7877);
[; ;pic18f27k40.h: 31078: extern volatile __bit SLRB0 __at(0x78B0);
[; ;pic18f27k40.h: 31081: extern volatile __bit SLRB1 __at(0x78B1);
[; ;pic18f27k40.h: 31084: extern volatile __bit SLRB2 __at(0x78B2);
[; ;pic18f27k40.h: 31087: extern volatile __bit SLRB3 __at(0x78B3);
[; ;pic18f27k40.h: 31090: extern volatile __bit SLRB4 __at(0x78B4);
[; ;pic18f27k40.h: 31093: extern volatile __bit SLRB5 __at(0x78B5);
[; ;pic18f27k40.h: 31096: extern volatile __bit SLRB6 __at(0x78B6);
[; ;pic18f27k40.h: 31099: extern volatile __bit SLRB7 __at(0x78B7);
[; ;pic18f27k40.h: 31102: extern volatile __bit SLRC0 __at(0x78F0);
[; ;pic18f27k40.h: 31105: extern volatile __bit SLRC1 __at(0x78F1);
[; ;pic18f27k40.h: 31108: extern volatile __bit SLRC2 __at(0x78F2);
[; ;pic18f27k40.h: 31111: extern volatile __bit SLRC3 __at(0x78F3);
[; ;pic18f27k40.h: 31114: extern volatile __bit SLRC4 __at(0x78F4);
[; ;pic18f27k40.h: 31117: extern volatile __bit SLRC5 __at(0x78F5);
[; ;pic18f27k40.h: 31120: extern volatile __bit SLRC6 __at(0x78F6);
[; ;pic18f27k40.h: 31123: extern volatile __bit SLRC7 __at(0x78F7);
[; ;pic18f27k40.h: 31126: extern volatile __bit SMP1 __at(0x7CAF);
[; ;pic18f27k40.h: 31129: extern volatile __bit SMP2 __at(0x74AF);
[; ;pic18f27k40.h: 31132: extern volatile __bit SOR __at(0x76DB);
[; ;pic18f27k40.h: 31135: extern volatile __bit SOSCEN __at(0x76E3);
[; ;pic18f27k40.h: 31138: extern volatile __bit SOSCPWR __at(0x76D6);
[; ;pic18f27k40.h: 31141: extern volatile __bit SP0 __at(0x7FE0);
[; ;pic18f27k40.h: 31144: extern volatile __bit SP1 __at(0x7FE1);
[; ;pic18f27k40.h: 31147: extern volatile __bit SP2 __at(0x7FE2);
[; ;pic18f27k40.h: 31150: extern volatile __bit SP3 __at(0x7FE3);
[; ;pic18f27k40.h: 31153: extern volatile __bit SP4 __at(0x7FE4);
[; ;pic18f27k40.h: 31156: extern volatile __bit SP5 __at(0x7FE5);
[; ;pic18f27k40.h: 31159: extern volatile __bit SPI1MD __at(0x7709);
[; ;pic18f27k40.h: 31162: extern volatile __bit SPI2MD __at(0x770A);
[; ;pic18f27k40.h: 31165: extern volatile __bit SRCS0 __at(0x7A98);
[; ;pic18f27k40.h: 31168: extern volatile __bit SRCS1 __at(0x7A99);
[; ;pic18f27k40.h: 31171: extern volatile __bit SRCS2 __at(0x7A9A);
[; ;pic18f27k40.h: 31174: extern volatile __bit SRCS3 __at(0x7A9B);
[; ;pic18f27k40.h: 31177: extern volatile __bit SRENA __at(0x7CED);
[; ;pic18f27k40.h: 31180: extern volatile __bit SSP1IE __at(0x7628);
[; ;pic18f27k40.h: 31183: extern volatile __bit SSP1IF __at(0x7668);
[; ;pic18f27k40.h: 31186: extern volatile __bit SSP1IP __at(0x75E8);
[; ;pic18f27k40.h: 31189: extern volatile __bit SSP2IE __at(0x762A);
[; ;pic18f27k40.h: 31192: extern volatile __bit SSP2IF __at(0x766A);
[; ;pic18f27k40.h: 31195: extern volatile __bit SSP2IP __at(0x75EA);
[; ;pic18f27k40.h: 31198: extern volatile __bit SSPEN1 __at(0x7CB5);
[; ;pic18f27k40.h: 31201: extern volatile __bit SSPEN2 __at(0x74B5);
[; ;pic18f27k40.h: 31204: extern volatile __bit SSPM01 __at(0x7CB0);
[; ;pic18f27k40.h: 31207: extern volatile __bit SSPM02 __at(0x74B0);
[; ;pic18f27k40.h: 31210: extern volatile __bit SSPM11 __at(0x7CB1);
[; ;pic18f27k40.h: 31213: extern volatile __bit SSPM12 __at(0x74B1);
[; ;pic18f27k40.h: 31216: extern volatile __bit SSPM21 __at(0x7CB2);
[; ;pic18f27k40.h: 31219: extern volatile __bit SSPM22 __at(0x74B2);
[; ;pic18f27k40.h: 31222: extern volatile __bit SSPM31 __at(0x7CB3);
[; ;pic18f27k40.h: 31225: extern volatile __bit SSPM32 __at(0x74B3);
[; ;pic18f27k40.h: 31228: extern volatile __bit SSPOV1 __at(0x7CB6);
[; ;pic18f27k40.h: 31231: extern volatile __bit SSPOV2 __at(0x74B6);
[; ;pic18f27k40.h: 31234: extern volatile __bit START1 __at(0x7CAB);
[; ;pic18f27k40.h: 31237: extern volatile __bit START2 __at(0x74AB);
[; ;pic18f27k40.h: 31240: extern volatile __bit STATE __at(0x76B2);
[; ;pic18f27k40.h: 31243: extern volatile __bit STKOVF __at(0x7EBF);
[; ;pic18f27k40.h: 31246: extern volatile __bit STKPTR0 __at(0x7FE0);
[; ;pic18f27k40.h: 31249: extern volatile __bit STKPTR1 __at(0x7FE1);
[; ;pic18f27k40.h: 31252: extern volatile __bit STKPTR2 __at(0x7FE2);
[; ;pic18f27k40.h: 31255: extern volatile __bit STKPTR3 __at(0x7FE3);
[; ;pic18f27k40.h: 31258: extern volatile __bit STKPTR4 __at(0x7FE4);
[; ;pic18f27k40.h: 31261: extern volatile __bit STKPTR5 __at(0x7FE5);
[; ;pic18f27k40.h: 31264: extern volatile __bit STKUNF __at(0x7EBE);
[; ;pic18f27k40.h: 31267: extern volatile __bit STOP1 __at(0x7CAC);
[; ;pic18f27k40.h: 31270: extern volatile __bit STOP2 __at(0x74AC);
[; ;pic18f27k40.h: 31273: extern volatile __bit STRA __at(0x7A40);
[; ;pic18f27k40.h: 31276: extern volatile __bit STRB __at(0x7A41);
[; ;pic18f27k40.h: 31279: extern volatile __bit STRC __at(0x7A42);
[; ;pic18f27k40.h: 31282: extern volatile __bit STRD __at(0x7A43);
[; ;pic18f27k40.h: 31285: extern volatile __bit SWDTEN __at(0x7690);
[; ;pic18f27k40.h: 31288: extern volatile __bit SYNC1 __at(0x7CF4);
[; ;pic18f27k40.h: 31291: extern volatile __bit SYSCMD __at(0x770F);
[; ;pic18f27k40.h: 31294: extern volatile __bit T016BIT __at(0x7EAC);
[; ;pic18f27k40.h: 31297: extern volatile __bit T0ASYNC __at(0x7EB4);
[; ;pic18f27k40.h: 31300: extern volatile __bit T0CKIPPS0 __at(0x7520);
[; ;pic18f27k40.h: 31303: extern volatile __bit T0CKIPPS1 __at(0x7521);
[; ;pic18f27k40.h: 31306: extern volatile __bit T0CKIPPS2 __at(0x7522);
[; ;pic18f27k40.h: 31309: extern volatile __bit T0CKIPPS3 __at(0x7523);
[; ;pic18f27k40.h: 31312: extern volatile __bit T0CKPS0 __at(0x7EB0);
[; ;pic18f27k40.h: 31315: extern volatile __bit T0CKPS1 __at(0x7EB1);
[; ;pic18f27k40.h: 31318: extern volatile __bit T0CKPS2 __at(0x7EB2);
[; ;pic18f27k40.h: 31321: extern volatile __bit T0CKPS3 __at(0x7EB3);
[; ;pic18f27k40.h: 31324: extern volatile __bit T0CS0 __at(0x7EB5);
[; ;pic18f27k40.h: 31327: extern volatile __bit T0CS1 __at(0x7EB6);
[; ;pic18f27k40.h: 31330: extern volatile __bit T0CS2 __at(0x7EB7);
[; ;pic18f27k40.h: 31333: extern volatile __bit T0EN __at(0x7EAF);
[; ;pic18f27k40.h: 31336: extern volatile __bit T0OUT __at(0x7EAD);
[; ;pic18f27k40.h: 31339: extern volatile __bit T0OUTPS0 __at(0x7EA8);
[; ;pic18f27k40.h: 31342: extern volatile __bit T0OUTPS1 __at(0x7EA9);
[; ;pic18f27k40.h: 31345: extern volatile __bit T0OUTPS2 __at(0x7EAA);
[; ;pic18f27k40.h: 31348: extern volatile __bit T0OUTPS3 __at(0x7EAB);
[; ;pic18f27k40.h: 31351: extern volatile __bit T0PR0 __at(0x7EA0);
[; ;pic18f27k40.h: 31354: extern volatile __bit T0PR1 __at(0x7EA1);
[; ;pic18f27k40.h: 31357: extern volatile __bit T0PR2 __at(0x7EA2);
[; ;pic18f27k40.h: 31360: extern volatile __bit T0PR3 __at(0x7EA3);
[; ;pic18f27k40.h: 31363: extern volatile __bit T0PR4 __at(0x7EA4);
[; ;pic18f27k40.h: 31366: extern volatile __bit T0PR5 __at(0x7EA5);
[; ;pic18f27k40.h: 31369: extern volatile __bit T0PR6 __at(0x7EA6);
[; ;pic18f27k40.h: 31372: extern volatile __bit T0PR7 __at(0x7EA7);
[; ;pic18f27k40.h: 31375: extern volatile __bit T0PS0 __at(0x7EB0);
[; ;pic18f27k40.h: 31378: extern volatile __bit T0PS1 __at(0x7EB1);
[; ;pic18f27k40.h: 31381: extern volatile __bit T0PS2 __at(0x7EB2);
[; ;pic18f27k40.h: 31384: extern volatile __bit T0PS3 __at(0x7EB3);
[; ;pic18f27k40.h: 31387: extern volatile __bit T1CKIPPS0 __at(0x7528);
[; ;pic18f27k40.h: 31390: extern volatile __bit T1CKIPPS1 __at(0x7529);
[; ;pic18f27k40.h: 31393: extern volatile __bit T1CKIPPS2 __at(0x752A);
[; ;pic18f27k40.h: 31396: extern volatile __bit T1CKIPPS3 __at(0x752B);
[; ;pic18f27k40.h: 31399: extern volatile __bit T1CKIPPS4 __at(0x752C);
[; ;pic18f27k40.h: 31402: extern volatile __bit T1CKPS0 __at(0x7E7C);
[; ;pic18f27k40.h: 31405: extern volatile __bit T1CKPS1 __at(0x7E7D);
[; ;pic18f27k40.h: 31408: extern volatile __bit T1CS0 __at(0x7E90);
[; ;pic18f27k40.h: 31411: extern volatile __bit T1CS1 __at(0x7E91);
[; ;pic18f27k40.h: 31414: extern volatile __bit T1CS2 __at(0x7E92);
[; ;pic18f27k40.h: 31417: extern volatile __bit T1CS3 __at(0x7E93);
[; ;pic18f27k40.h: 31420: extern volatile __bit T1GE __at(0x7E87);
[; ;pic18f27k40.h: 31423: extern volatile __bit T1GGO __at(0x7E83);
[; ;pic18f27k40.h: 31426: extern volatile __bit T1GGO_NOT_DONE __at(0x7E83);
[; ;pic18f27k40.h: 31429: extern volatile __bit T1GGO_nDONE __at(0x7E83);
[; ;pic18f27k40.h: 31432: extern volatile __bit T1GPOL __at(0x7E86);
[; ;pic18f27k40.h: 31435: extern volatile __bit T1GPPS0 __at(0x7530);
[; ;pic18f27k40.h: 31438: extern volatile __bit T1GPPS1 __at(0x7531);
[; ;pic18f27k40.h: 31441: extern volatile __bit T1GPPS2 __at(0x7532);
[; ;pic18f27k40.h: 31444: extern volatile __bit T1GPPS3 __at(0x7533);
[; ;pic18f27k40.h: 31447: extern volatile __bit T1GPPS4 __at(0x7534);
[; ;pic18f27k40.h: 31450: extern volatile __bit T1GSPM __at(0x7E84);
[; ;pic18f27k40.h: 31453: extern volatile __bit T1GSS0 __at(0x7E88);
[; ;pic18f27k40.h: 31456: extern volatile __bit T1GSS1 __at(0x7E89);
[; ;pic18f27k40.h: 31459: extern volatile __bit T1GSS2 __at(0x7E8A);
[; ;pic18f27k40.h: 31462: extern volatile __bit T1GSS3 __at(0x7E8B);
[; ;pic18f27k40.h: 31465: extern volatile __bit T1GTM __at(0x7E85);
[; ;pic18f27k40.h: 31468: extern volatile __bit T1GVAL __at(0x7E82);
[; ;pic18f27k40.h: 31471: extern volatile __bit T1RD16 __at(0x7E79);
[; ;pic18f27k40.h: 31474: extern volatile __bit T2CKPOL __at(0x7DF6);
[; ;pic18f27k40.h: 31477: extern volatile __bit T2CKPS0 __at(0x7DEC);
[; ;pic18f27k40.h: 31480: extern volatile __bit T2CKPS1 __at(0x7DED);
[; ;pic18f27k40.h: 31483: extern volatile __bit T2CKPS2 __at(0x7DEE);
[; ;pic18f27k40.h: 31486: extern volatile __bit T2CKSYNC __at(0x7DF5);
[; ;pic18f27k40.h: 31489: extern volatile __bit T2CS0 __at(0x7DF8);
[; ;pic18f27k40.h: 31492: extern volatile __bit T2CS1 __at(0x7DF9);
[; ;pic18f27k40.h: 31495: extern volatile __bit T2CS2 __at(0x7DFA);
[; ;pic18f27k40.h: 31498: extern volatile __bit T2CS3 __at(0x7DFB);
[; ;pic18f27k40.h: 31501: extern volatile __bit T2INPPS0 __at(0x7558);
[; ;pic18f27k40.h: 31504: extern volatile __bit T2INPPS1 __at(0x7559);
[; ;pic18f27k40.h: 31507: extern volatile __bit T2INPPS2 __at(0x755A);
[; ;pic18f27k40.h: 31510: extern volatile __bit T2INPPS3 __at(0x755B);
[; ;pic18f27k40.h: 31513: extern volatile __bit T2INPPS4 __at(0x755C);
[; ;pic18f27k40.h: 31516: extern volatile __bit T2MODE0 __at(0x7DF0);
[; ;pic18f27k40.h: 31519: extern volatile __bit T2MODE1 __at(0x7DF1);
[; ;pic18f27k40.h: 31522: extern volatile __bit T2MODE2 __at(0x7DF2);
[; ;pic18f27k40.h: 31525: extern volatile __bit T2MODE3 __at(0x7DF3);
[; ;pic18f27k40.h: 31528: extern volatile __bit T2MODE4 __at(0x7DF4);
[; ;pic18f27k40.h: 31531: extern volatile __bit T2ON __at(0x7DEF);
[; ;pic18f27k40.h: 31534: extern volatile __bit T2OUTPS0 __at(0x7DE8);
[; ;pic18f27k40.h: 31537: extern volatile __bit T2OUTPS1 __at(0x7DE9);
[; ;pic18f27k40.h: 31540: extern volatile __bit T2OUTPS2 __at(0x7DEA);
[; ;pic18f27k40.h: 31543: extern volatile __bit T2OUTPS3 __at(0x7DEB);
[; ;pic18f27k40.h: 31546: extern volatile __bit T2PSYNC __at(0x7DF7);
[; ;pic18f27k40.h: 31549: extern volatile __bit T2RSEL0 __at(0x7E00);
[; ;pic18f27k40.h: 31552: extern volatile __bit T2RSEL1 __at(0x7E01);
[; ;pic18f27k40.h: 31555: extern volatile __bit T2RSEL2 __at(0x7E02);
[; ;pic18f27k40.h: 31558: extern volatile __bit T2RSEL3 __at(0x7E03);
[; ;pic18f27k40.h: 31561: extern volatile __bit T3CKIPPS0 __at(0x7538);
[; ;pic18f27k40.h: 31564: extern volatile __bit T3CKIPPS1 __at(0x7539);
[; ;pic18f27k40.h: 31567: extern volatile __bit T3CKIPPS2 __at(0x753A);
[; ;pic18f27k40.h: 31570: extern volatile __bit T3CKIPPS3 __at(0x753B);
[; ;pic18f27k40.h: 31573: extern volatile __bit T3CKIPPS4 __at(0x753C);
[; ;pic18f27k40.h: 31576: extern volatile __bit T3CKPS0 __at(0x7E4C);
[; ;pic18f27k40.h: 31579: extern volatile __bit T3CKPS1 __at(0x7E4D);
[; ;pic18f27k40.h: 31582: extern volatile __bit T3CS0 __at(0x7E60);
[; ;pic18f27k40.h: 31585: extern volatile __bit T3CS1 __at(0x7E61);
[; ;pic18f27k40.h: 31588: extern volatile __bit T3CS2 __at(0x7E62);
[; ;pic18f27k40.h: 31591: extern volatile __bit T3CS3 __at(0x7E63);
[; ;pic18f27k40.h: 31594: extern volatile __bit T3GE __at(0x7E57);
[; ;pic18f27k40.h: 31597: extern volatile __bit T3GGO __at(0x7E53);
[; ;pic18f27k40.h: 31600: extern volatile __bit T3GGO_NOT_DONE __at(0x7E53);
[; ;pic18f27k40.h: 31603: extern volatile __bit T3GGO_nDONE __at(0x7E53);
[; ;pic18f27k40.h: 31606: extern volatile __bit T3GPOL __at(0x7E56);
[; ;pic18f27k40.h: 31609: extern volatile __bit T3GPPS0 __at(0x7540);
[; ;pic18f27k40.h: 31612: extern volatile __bit T3GPPS1 __at(0x7541);
[; ;pic18f27k40.h: 31615: extern volatile __bit T3GPPS2 __at(0x7542);
[; ;pic18f27k40.h: 31618: extern volatile __bit T3GPPS3 __at(0x7543);
[; ;pic18f27k40.h: 31621: extern volatile __bit T3GPPS4 __at(0x7544);
[; ;pic18f27k40.h: 31624: extern volatile __bit T3GSPM __at(0x7E54);
[; ;pic18f27k40.h: 31627: extern volatile __bit T3GSS0 __at(0x7E58);
[; ;pic18f27k40.h: 31630: extern volatile __bit T3GSS1 __at(0x7E59);
[; ;pic18f27k40.h: 31633: extern volatile __bit T3GSS2 __at(0x7E5A);
[; ;pic18f27k40.h: 31636: extern volatile __bit T3GSS3 __at(0x7E5B);
[; ;pic18f27k40.h: 31639: extern volatile __bit T3GTM __at(0x7E55);
[; ;pic18f27k40.h: 31642: extern volatile __bit T3GVAL __at(0x7E52);
[; ;pic18f27k40.h: 31645: extern volatile __bit T3RD16 __at(0x7E49);
[; ;pic18f27k40.h: 31648: extern volatile __bit T4CKPOL __at(0x7DC6);
[; ;pic18f27k40.h: 31651: extern volatile __bit T4CKPS0 __at(0x7DBC);
[; ;pic18f27k40.h: 31654: extern volatile __bit T4CKPS1 __at(0x7DBD);
[; ;pic18f27k40.h: 31657: extern volatile __bit T4CKPS2 __at(0x7DBE);
[; ;pic18f27k40.h: 31660: extern volatile __bit T4CKSYNC __at(0x7DC5);
[; ;pic18f27k40.h: 31663: extern volatile __bit T4CS0 __at(0x7DC8);
[; ;pic18f27k40.h: 31666: extern volatile __bit T4CS1 __at(0x7DC9);
[; ;pic18f27k40.h: 31669: extern volatile __bit T4CS2 __at(0x7DCA);
[; ;pic18f27k40.h: 31672: extern volatile __bit T4CS3 __at(0x7DCB);
[; ;pic18f27k40.h: 31675: extern volatile __bit T4INPPS0 __at(0x7560);
[; ;pic18f27k40.h: 31678: extern volatile __bit T4INPPS1 __at(0x7561);
[; ;pic18f27k40.h: 31681: extern volatile __bit T4INPPS2 __at(0x7562);
[; ;pic18f27k40.h: 31684: extern volatile __bit T4INPPS3 __at(0x7563);
[; ;pic18f27k40.h: 31687: extern volatile __bit T4INPPS4 __at(0x7564);
[; ;pic18f27k40.h: 31690: extern volatile __bit T4MODE0 __at(0x7DC0);
[; ;pic18f27k40.h: 31693: extern volatile __bit T4MODE1 __at(0x7DC1);
[; ;pic18f27k40.h: 31696: extern volatile __bit T4MODE2 __at(0x7DC2);
[; ;pic18f27k40.h: 31699: extern volatile __bit T4MODE3 __at(0x7DC3);
[; ;pic18f27k40.h: 31702: extern volatile __bit T4MODE4 __at(0x7DC4);
[; ;pic18f27k40.h: 31705: extern volatile __bit T4ON __at(0x7DBF);
[; ;pic18f27k40.h: 31708: extern volatile __bit T4OUTPS0 __at(0x7DB8);
[; ;pic18f27k40.h: 31711: extern volatile __bit T4OUTPS1 __at(0x7DB9);
[; ;pic18f27k40.h: 31714: extern volatile __bit T4OUTPS2 __at(0x7DBA);
[; ;pic18f27k40.h: 31717: extern volatile __bit T4OUTPS3 __at(0x7DBB);
[; ;pic18f27k40.h: 31720: extern volatile __bit T4PSYNC __at(0x7DC7);
[; ;pic18f27k40.h: 31723: extern volatile __bit T4RSEL0 __at(0x7DD0);
[; ;pic18f27k40.h: 31726: extern volatile __bit T4RSEL1 __at(0x7DD1);
[; ;pic18f27k40.h: 31729: extern volatile __bit T4RSEL2 __at(0x7DD2);
[; ;pic18f27k40.h: 31732: extern volatile __bit T4RSEL3 __at(0x7DD3);
[; ;pic18f27k40.h: 31735: extern volatile __bit T5CKIPPS0 __at(0x7548);
[; ;pic18f27k40.h: 31738: extern volatile __bit T5CKIPPS1 __at(0x7549);
[; ;pic18f27k40.h: 31741: extern volatile __bit T5CKIPPS2 __at(0x754A);
[; ;pic18f27k40.h: 31744: extern volatile __bit T5CKIPPS3 __at(0x754B);
[; ;pic18f27k40.h: 31747: extern volatile __bit T5CKIPPS4 __at(0x754C);
[; ;pic18f27k40.h: 31750: extern volatile __bit T5CKPS0 __at(0x7E1C);
[; ;pic18f27k40.h: 31753: extern volatile __bit T5CKPS1 __at(0x7E1D);
[; ;pic18f27k40.h: 31756: extern volatile __bit T5CS0 __at(0x7E30);
[; ;pic18f27k40.h: 31759: extern volatile __bit T5CS1 __at(0x7E31);
[; ;pic18f27k40.h: 31762: extern volatile __bit T5CS2 __at(0x7E32);
[; ;pic18f27k40.h: 31765: extern volatile __bit T5CS3 __at(0x7E33);
[; ;pic18f27k40.h: 31768: extern volatile __bit T5GE __at(0x7E27);
[; ;pic18f27k40.h: 31771: extern volatile __bit T5GGO __at(0x7E23);
[; ;pic18f27k40.h: 31774: extern volatile __bit T5GGO_NOT_DONE __at(0x7E23);
[; ;pic18f27k40.h: 31777: extern volatile __bit T5GGO_nDONE __at(0x7E23);
[; ;pic18f27k40.h: 31780: extern volatile __bit T5GPOL __at(0x7E26);
[; ;pic18f27k40.h: 31783: extern volatile __bit T5GPPS0 __at(0x7550);
[; ;pic18f27k40.h: 31786: extern volatile __bit T5GPPS1 __at(0x7551);
[; ;pic18f27k40.h: 31789: extern volatile __bit T5GPPS2 __at(0x7552);
[; ;pic18f27k40.h: 31792: extern volatile __bit T5GPPS3 __at(0x7553);
[; ;pic18f27k40.h: 31795: extern volatile __bit T5GPPS4 __at(0x7554);
[; ;pic18f27k40.h: 31798: extern volatile __bit T5GSPM __at(0x7E24);
[; ;pic18f27k40.h: 31801: extern volatile __bit T5GSS0 __at(0x7E28);
[; ;pic18f27k40.h: 31804: extern volatile __bit T5GSS1 __at(0x7E29);
[; ;pic18f27k40.h: 31807: extern volatile __bit T5GSS2 __at(0x7E2A);
[; ;pic18f27k40.h: 31810: extern volatile __bit T5GSS3 __at(0x7E2B);
[; ;pic18f27k40.h: 31813: extern volatile __bit T5GTM __at(0x7E25);
[; ;pic18f27k40.h: 31816: extern volatile __bit T5GVAL __at(0x7E22);
[; ;pic18f27k40.h: 31819: extern volatile __bit T5RD16 __at(0x7E19);
[; ;pic18f27k40.h: 31822: extern volatile __bit T6CKPOL __at(0x7D96);
[; ;pic18f27k40.h: 31825: extern volatile __bit T6CKPS0 __at(0x7D8C);
[; ;pic18f27k40.h: 31828: extern volatile __bit T6CKPS1 __at(0x7D8D);
[; ;pic18f27k40.h: 31831: extern volatile __bit T6CKPS2 __at(0x7D8E);
[; ;pic18f27k40.h: 31834: extern volatile __bit T6CKSYNC __at(0x7D95);
[; ;pic18f27k40.h: 31837: extern volatile __bit T6CS0 __at(0x7D98);
[; ;pic18f27k40.h: 31840: extern volatile __bit T6CS1 __at(0x7D99);
[; ;pic18f27k40.h: 31843: extern volatile __bit T6CS2 __at(0x7D9A);
[; ;pic18f27k40.h: 31846: extern volatile __bit T6CS3 __at(0x7D9B);
[; ;pic18f27k40.h: 31849: extern volatile __bit T6INPPS0 __at(0x7568);
[; ;pic18f27k40.h: 31852: extern volatile __bit T6INPPS1 __at(0x7569);
[; ;pic18f27k40.h: 31855: extern volatile __bit T6INPPS2 __at(0x756A);
[; ;pic18f27k40.h: 31858: extern volatile __bit T6INPPS3 __at(0x756B);
[; ;pic18f27k40.h: 31861: extern volatile __bit T6INPPS4 __at(0x756C);
[; ;pic18f27k40.h: 31864: extern volatile __bit T6MODE0 __at(0x7D90);
[; ;pic18f27k40.h: 31867: extern volatile __bit T6MODE1 __at(0x7D91);
[; ;pic18f27k40.h: 31870: extern volatile __bit T6MODE2 __at(0x7D92);
[; ;pic18f27k40.h: 31873: extern volatile __bit T6MODE3 __at(0x7D93);
[; ;pic18f27k40.h: 31876: extern volatile __bit T6MODE4 __at(0x7D94);
[; ;pic18f27k40.h: 31879: extern volatile __bit T6ON __at(0x7D8F);
[; ;pic18f27k40.h: 31882: extern volatile __bit T6OUTPS0 __at(0x7D88);
[; ;pic18f27k40.h: 31885: extern volatile __bit T6OUTPS1 __at(0x7D89);
[; ;pic18f27k40.h: 31888: extern volatile __bit T6OUTPS2 __at(0x7D8A);
[; ;pic18f27k40.h: 31891: extern volatile __bit T6OUTPS3 __at(0x7D8B);
[; ;pic18f27k40.h: 31894: extern volatile __bit T6PSYNC __at(0x7D97);
[; ;pic18f27k40.h: 31897: extern volatile __bit T6RSEL0 __at(0x7DA0);
[; ;pic18f27k40.h: 31900: extern volatile __bit T6RSEL1 __at(0x7DA1);
[; ;pic18f27k40.h: 31903: extern volatile __bit T6RSEL2 __at(0x7DA2);
[; ;pic18f27k40.h: 31906: extern volatile __bit T6RSEL3 __at(0x7DA3);
[; ;pic18f27k40.h: 31909: extern volatile __bit TMR0H0 __at(0x7EA0);
[; ;pic18f27k40.h: 31912: extern volatile __bit TMR0H1 __at(0x7EA1);
[; ;pic18f27k40.h: 31915: extern volatile __bit TMR0H2 __at(0x7EA2);
[; ;pic18f27k40.h: 31918: extern volatile __bit TMR0H3 __at(0x7EA3);
[; ;pic18f27k40.h: 31921: extern volatile __bit TMR0H4 __at(0x7EA4);
[; ;pic18f27k40.h: 31924: extern volatile __bit TMR0H5 __at(0x7EA5);
[; ;pic18f27k40.h: 31927: extern volatile __bit TMR0H6 __at(0x7EA6);
[; ;pic18f27k40.h: 31930: extern volatile __bit TMR0H7 __at(0x7EA7);
[; ;pic18f27k40.h: 31933: extern volatile __bit TMR0IE __at(0x7615);
[; ;pic18f27k40.h: 31936: extern volatile __bit TMR0IF __at(0x7655);
[; ;pic18f27k40.h: 31939: extern volatile __bit TMR0IP __at(0x75D5);
[; ;pic18f27k40.h: 31942: extern volatile __bit TMR0L0 __at(0x7E98);
[; ;pic18f27k40.h: 31945: extern volatile __bit TMR0L1 __at(0x7E99);
[; ;pic18f27k40.h: 31948: extern volatile __bit TMR0L2 __at(0x7E9A);
[; ;pic18f27k40.h: 31951: extern volatile __bit TMR0L3 __at(0x7E9B);
[; ;pic18f27k40.h: 31954: extern volatile __bit TMR0L4 __at(0x7E9C);
[; ;pic18f27k40.h: 31957: extern volatile __bit TMR0L5 __at(0x7E9D);
[; ;pic18f27k40.h: 31960: extern volatile __bit TMR0L6 __at(0x7E9E);
[; ;pic18f27k40.h: 31963: extern volatile __bit TMR0L7 __at(0x7E9F);
[; ;pic18f27k40.h: 31966: extern volatile __bit TMR0MD __at(0x7710);
[; ;pic18f27k40.h: 31969: extern volatile __bit TMR10 __at(0x7E68);
[; ;pic18f27k40.h: 31972: extern volatile __bit TMR11 __at(0x7E69);
[; ;pic18f27k40.h: 31975: extern volatile __bit TMR110 __at(0x7E72);
[; ;pic18f27k40.h: 31978: extern volatile __bit TMR111 __at(0x7E73);
[; ;pic18f27k40.h: 31981: extern volatile __bit TMR112 __at(0x7E74);
[; ;pic18f27k40.h: 31984: extern volatile __bit TMR113 __at(0x7E75);
[; ;pic18f27k40.h: 31987: extern volatile __bit TMR114 __at(0x7E76);
[; ;pic18f27k40.h: 31990: extern volatile __bit TMR115 __at(0x7E77);
[; ;pic18f27k40.h: 31993: extern volatile __bit TMR12 __at(0x7E6A);
[; ;pic18f27k40.h: 31996: extern volatile __bit TMR13 __at(0x7E6B);
[; ;pic18f27k40.h: 31999: extern volatile __bit TMR14 __at(0x7E6C);
[; ;pic18f27k40.h: 32002: extern volatile __bit TMR15 __at(0x7E6D);
[; ;pic18f27k40.h: 32005: extern volatile __bit TMR16 __at(0x7E6E);
[; ;pic18f27k40.h: 32008: extern volatile __bit TMR17 __at(0x7E6F);
[; ;pic18f27k40.h: 32011: extern volatile __bit TMR18 __at(0x7E70);
[; ;pic18f27k40.h: 32014: extern volatile __bit TMR19 __at(0x7E71);
[; ;pic18f27k40.h: 32017: extern volatile __bit TMR1GIE __at(0x7638);
[; ;pic18f27k40.h: 32020: extern volatile __bit TMR1GIF __at(0x7678);
[; ;pic18f27k40.h: 32023: extern volatile __bit TMR1GIP __at(0x75F8);
[; ;pic18f27k40.h: 32026: extern volatile __bit TMR1H0 __at(0x7E70);
[; ;pic18f27k40.h: 32029: extern volatile __bit TMR1H1 __at(0x7E71);
[; ;pic18f27k40.h: 32032: extern volatile __bit TMR1H2 __at(0x7E72);
[; ;pic18f27k40.h: 32035: extern volatile __bit TMR1H3 __at(0x7E73);
[; ;pic18f27k40.h: 32038: extern volatile __bit TMR1H4 __at(0x7E74);
[; ;pic18f27k40.h: 32041: extern volatile __bit TMR1H5 __at(0x7E75);
[; ;pic18f27k40.h: 32044: extern volatile __bit TMR1H6 __at(0x7E76);
[; ;pic18f27k40.h: 32047: extern volatile __bit TMR1H7 __at(0x7E77);
[; ;pic18f27k40.h: 32050: extern volatile __bit TMR1IE __at(0x7630);
[; ;pic18f27k40.h: 32053: extern volatile __bit TMR1IF __at(0x7670);
[; ;pic18f27k40.h: 32056: extern volatile __bit TMR1IP __at(0x75F0);
[; ;pic18f27k40.h: 32059: extern volatile __bit TMR1L0 __at(0x7E68);
[; ;pic18f27k40.h: 32062: extern volatile __bit TMR1L1 __at(0x7E69);
[; ;pic18f27k40.h: 32065: extern volatile __bit TMR1L2 __at(0x7E6A);
[; ;pic18f27k40.h: 32068: extern volatile __bit TMR1L3 __at(0x7E6B);
[; ;pic18f27k40.h: 32071: extern volatile __bit TMR1L4 __at(0x7E6C);
[; ;pic18f27k40.h: 32074: extern volatile __bit TMR1L5 __at(0x7E6D);
[; ;pic18f27k40.h: 32077: extern volatile __bit TMR1L6 __at(0x7E6E);
[; ;pic18f27k40.h: 32080: extern volatile __bit TMR1L7 __at(0x7E6F);
[; ;pic18f27k40.h: 32083: extern volatile __bit TMR1MD __at(0x7711);
[; ;pic18f27k40.h: 32086: extern volatile __bit TMR1ON __at(0x7E78);
[; ;pic18f27k40.h: 32089: extern volatile __bit TMR2IE __at(0x7631);
[; ;pic18f27k40.h: 32092: extern volatile __bit TMR2IF __at(0x7671);
[; ;pic18f27k40.h: 32095: extern volatile __bit TMR2IP __at(0x75F1);
[; ;pic18f27k40.h: 32098: extern volatile __bit TMR2MD __at(0x7712);
[; ;pic18f27k40.h: 32101: extern volatile __bit TMR2ON __at(0x7DEF);
[; ;pic18f27k40.h: 32104: extern volatile __bit TMR30 __at(0x7E38);
[; ;pic18f27k40.h: 32107: extern volatile __bit TMR31 __at(0x7E39);
[; ;pic18f27k40.h: 32110: extern volatile __bit TMR310 __at(0x7E42);
[; ;pic18f27k40.h: 32113: extern volatile __bit TMR311 __at(0x7E43);
[; ;pic18f27k40.h: 32116: extern volatile __bit TMR312 __at(0x7E44);
[; ;pic18f27k40.h: 32119: extern volatile __bit TMR313 __at(0x7E45);
[; ;pic18f27k40.h: 32122: extern volatile __bit TMR314 __at(0x7E46);
[; ;pic18f27k40.h: 32125: extern volatile __bit TMR315 __at(0x7E47);
[; ;pic18f27k40.h: 32128: extern volatile __bit TMR32 __at(0x7E3A);
[; ;pic18f27k40.h: 32131: extern volatile __bit TMR33 __at(0x7E3B);
[; ;pic18f27k40.h: 32134: extern volatile __bit TMR34 __at(0x7E3C);
[; ;pic18f27k40.h: 32137: extern volatile __bit TMR35 __at(0x7E3D);
[; ;pic18f27k40.h: 32140: extern volatile __bit TMR36 __at(0x7E3E);
[; ;pic18f27k40.h: 32143: extern volatile __bit TMR37 __at(0x7E3F);
[; ;pic18f27k40.h: 32146: extern volatile __bit TMR38 __at(0x7E40);
[; ;pic18f27k40.h: 32149: extern volatile __bit TMR39 __at(0x7E41);
[; ;pic18f27k40.h: 32152: extern volatile __bit TMR3GIE __at(0x7639);
[; ;pic18f27k40.h: 32155: extern volatile __bit TMR3GIF __at(0x7679);
[; ;pic18f27k40.h: 32158: extern volatile __bit TMR3GIP __at(0x75F9);
[; ;pic18f27k40.h: 32161: extern volatile __bit TMR3H0 __at(0x7E40);
[; ;pic18f27k40.h: 32164: extern volatile __bit TMR3H1 __at(0x7E41);
[; ;pic18f27k40.h: 32167: extern volatile __bit TMR3H2 __at(0x7E42);
[; ;pic18f27k40.h: 32170: extern volatile __bit TMR3H3 __at(0x7E43);
[; ;pic18f27k40.h: 32173: extern volatile __bit TMR3H4 __at(0x7E44);
[; ;pic18f27k40.h: 32176: extern volatile __bit TMR3H5 __at(0x7E45);
[; ;pic18f27k40.h: 32179: extern volatile __bit TMR3H6 __at(0x7E46);
[; ;pic18f27k40.h: 32182: extern volatile __bit TMR3H7 __at(0x7E47);
[; ;pic18f27k40.h: 32185: extern volatile __bit TMR3IE __at(0x7632);
[; ;pic18f27k40.h: 32188: extern volatile __bit TMR3IF __at(0x7672);
[; ;pic18f27k40.h: 32191: extern volatile __bit TMR3IP __at(0x75F2);
[; ;pic18f27k40.h: 32194: extern volatile __bit TMR3L0 __at(0x7E38);
[; ;pic18f27k40.h: 32197: extern volatile __bit TMR3L1 __at(0x7E39);
[; ;pic18f27k40.h: 32200: extern volatile __bit TMR3L2 __at(0x7E3A);
[; ;pic18f27k40.h: 32203: extern volatile __bit TMR3L3 __at(0x7E3B);
[; ;pic18f27k40.h: 32206: extern volatile __bit TMR3L4 __at(0x7E3C);
[; ;pic18f27k40.h: 32209: extern volatile __bit TMR3L5 __at(0x7E3D);
[; ;pic18f27k40.h: 32212: extern volatile __bit TMR3L6 __at(0x7E3E);
[; ;pic18f27k40.h: 32215: extern volatile __bit TMR3L7 __at(0x7E3F);
[; ;pic18f27k40.h: 32218: extern volatile __bit TMR3MD __at(0x7713);
[; ;pic18f27k40.h: 32221: extern volatile __bit TMR3ON __at(0x7E48);
[; ;pic18f27k40.h: 32224: extern volatile __bit TMR4IE __at(0x7633);
[; ;pic18f27k40.h: 32227: extern volatile __bit TMR4IF __at(0x7673);
[; ;pic18f27k40.h: 32230: extern volatile __bit TMR4IP __at(0x75F3);
[; ;pic18f27k40.h: 32233: extern volatile __bit TMR4MD __at(0x7714);
[; ;pic18f27k40.h: 32236: extern volatile __bit TMR4ON __at(0x7DBF);
[; ;pic18f27k40.h: 32239: extern volatile __bit TMR50 __at(0x7E08);
[; ;pic18f27k40.h: 32242: extern volatile __bit TMR51 __at(0x7E09);
[; ;pic18f27k40.h: 32245: extern volatile __bit TMR510 __at(0x7E12);
[; ;pic18f27k40.h: 32248: extern volatile __bit TMR511 __at(0x7E13);
[; ;pic18f27k40.h: 32251: extern volatile __bit TMR512 __at(0x7E14);
[; ;pic18f27k40.h: 32254: extern volatile __bit TMR513 __at(0x7E15);
[; ;pic18f27k40.h: 32257: extern volatile __bit TMR514 __at(0x7E16);
[; ;pic18f27k40.h: 32260: extern volatile __bit TMR515 __at(0x7E17);
[; ;pic18f27k40.h: 32263: extern volatile __bit TMR52 __at(0x7E0A);
[; ;pic18f27k40.h: 32266: extern volatile __bit TMR53 __at(0x7E0B);
[; ;pic18f27k40.h: 32269: extern volatile __bit TMR54 __at(0x7E0C);
[; ;pic18f27k40.h: 32272: extern volatile __bit TMR55 __at(0x7E0D);
[; ;pic18f27k40.h: 32275: extern volatile __bit TMR56 __at(0x7E0E);
[; ;pic18f27k40.h: 32278: extern volatile __bit TMR57 __at(0x7E0F);
[; ;pic18f27k40.h: 32281: extern volatile __bit TMR58 __at(0x7E10);
[; ;pic18f27k40.h: 32284: extern volatile __bit TMR59 __at(0x7E11);
[; ;pic18f27k40.h: 32287: extern volatile __bit TMR5GIE __at(0x763A);
[; ;pic18f27k40.h: 32290: extern volatile __bit TMR5GIF __at(0x767A);
[; ;pic18f27k40.h: 32293: extern volatile __bit TMR5GIP __at(0x75FA);
[; ;pic18f27k40.h: 32296: extern volatile __bit TMR5H0 __at(0x7E10);
[; ;pic18f27k40.h: 32299: extern volatile __bit TMR5H1 __at(0x7E11);
[; ;pic18f27k40.h: 32302: extern volatile __bit TMR5H2 __at(0x7E12);
[; ;pic18f27k40.h: 32305: extern volatile __bit TMR5H3 __at(0x7E13);
[; ;pic18f27k40.h: 32308: extern volatile __bit TMR5H4 __at(0x7E14);
[; ;pic18f27k40.h: 32311: extern volatile __bit TMR5H5 __at(0x7E15);
[; ;pic18f27k40.h: 32314: extern volatile __bit TMR5H6 __at(0x7E16);
[; ;pic18f27k40.h: 32317: extern volatile __bit TMR5H7 __at(0x7E17);
[; ;pic18f27k40.h: 32320: extern volatile __bit TMR5IE __at(0x7634);
[; ;pic18f27k40.h: 32323: extern volatile __bit TMR5IF __at(0x7674);
[; ;pic18f27k40.h: 32326: extern volatile __bit TMR5IP __at(0x75F4);
[; ;pic18f27k40.h: 32329: extern volatile __bit TMR5L0 __at(0x7E08);
[; ;pic18f27k40.h: 32332: extern volatile __bit TMR5L1 __at(0x7E09);
[; ;pic18f27k40.h: 32335: extern volatile __bit TMR5L2 __at(0x7E0A);
[; ;pic18f27k40.h: 32338: extern volatile __bit TMR5L3 __at(0x7E0B);
[; ;pic18f27k40.h: 32341: extern volatile __bit TMR5L4 __at(0x7E0C);
[; ;pic18f27k40.h: 32344: extern volatile __bit TMR5L5 __at(0x7E0D);
[; ;pic18f27k40.h: 32347: extern volatile __bit TMR5L6 __at(0x7E0E);
[; ;pic18f27k40.h: 32350: extern volatile __bit TMR5L7 __at(0x7E0F);
[; ;pic18f27k40.h: 32353: extern volatile __bit TMR5MD __at(0x7715);
[; ;pic18f27k40.h: 32356: extern volatile __bit TMR5ON __at(0x7E18);
[; ;pic18f27k40.h: 32359: extern volatile __bit TMR6IE __at(0x7635);
[; ;pic18f27k40.h: 32362: extern volatile __bit TMR6IF __at(0x7675);
[; ;pic18f27k40.h: 32365: extern volatile __bit TMR6IP __at(0x75F5);
[; ;pic18f27k40.h: 32368: extern volatile __bit TMR6MD __at(0x7716);
[; ;pic18f27k40.h: 32371: extern volatile __bit TMR6ON __at(0x7D8F);
[; ;pic18f27k40.h: 32374: extern volatile __bit TO __at(0x7EC6);
[; ;pic18f27k40.h: 32377: extern volatile __bit TRISA0 __at(0x7C40);
[; ;pic18f27k40.h: 32380: extern volatile __bit TRISA1 __at(0x7C41);
[; ;pic18f27k40.h: 32383: extern volatile __bit TRISA2 __at(0x7C42);
[; ;pic18f27k40.h: 32386: extern volatile __bit TRISA3 __at(0x7C43);
[; ;pic18f27k40.h: 32389: extern volatile __bit TRISA4 __at(0x7C44);
[; ;pic18f27k40.h: 32392: extern volatile __bit TRISA5 __at(0x7C45);
[; ;pic18f27k40.h: 32395: extern volatile __bit TRISA6 __at(0x7C46);
[; ;pic18f27k40.h: 32398: extern volatile __bit TRISA7 __at(0x7C47);
[; ;pic18f27k40.h: 32401: extern volatile __bit TRISB0 __at(0x7C48);
[; ;pic18f27k40.h: 32404: extern volatile __bit TRISB1 __at(0x7C49);
[; ;pic18f27k40.h: 32407: extern volatile __bit TRISB2 __at(0x7C4A);
[; ;pic18f27k40.h: 32410: extern volatile __bit TRISB3 __at(0x7C4B);
[; ;pic18f27k40.h: 32413: extern volatile __bit TRISB4 __at(0x7C4C);
[; ;pic18f27k40.h: 32416: extern volatile __bit TRISB5 __at(0x7C4D);
[; ;pic18f27k40.h: 32419: extern volatile __bit TRISB6 __at(0x7C4E);
[; ;pic18f27k40.h: 32422: extern volatile __bit TRISB7 __at(0x7C4F);
[; ;pic18f27k40.h: 32425: extern volatile __bit TRISC0 __at(0x7C50);
[; ;pic18f27k40.h: 32428: extern volatile __bit TRISC1 __at(0x7C51);
[; ;pic18f27k40.h: 32431: extern volatile __bit TRISC2 __at(0x7C52);
[; ;pic18f27k40.h: 32434: extern volatile __bit TRISC3 __at(0x7C53);
[; ;pic18f27k40.h: 32437: extern volatile __bit TRISC4 __at(0x7C54);
[; ;pic18f27k40.h: 32440: extern volatile __bit TRISC5 __at(0x7C55);
[; ;pic18f27k40.h: 32443: extern volatile __bit TRISC6 __at(0x7C56);
[; ;pic18f27k40.h: 32446: extern volatile __bit TRISC7 __at(0x7C57);
[; ;pic18f27k40.h: 32449: extern volatile __bit TRMT1 __at(0x7CF1);
[; ;pic18f27k40.h: 32452: extern volatile __bit TSEL0 __at(0x7A80);
[; ;pic18f27k40.h: 32455: extern volatile __bit TSEL1 __at(0x7A81);
[; ;pic18f27k40.h: 32458: extern volatile __bit TSEL2 __at(0x7A82);
[; ;pic18f27k40.h: 32461: extern volatile __bit TSEL3 __at(0x7A83);
[; ;pic18f27k40.h: 32464: extern volatile __bit TSEN __at(0x798D);
[; ;pic18f27k40.h: 32467: extern volatile __bit TSRNG __at(0x798C);
[; ;pic18f27k40.h: 32470: extern volatile __bit TUN0 __at(0x76E8);
[; ;pic18f27k40.h: 32473: extern volatile __bit TUN1 __at(0x76E9);
[; ;pic18f27k40.h: 32476: extern volatile __bit TUN2 __at(0x76EA);
[; ;pic18f27k40.h: 32479: extern volatile __bit TUN3 __at(0x76EB);
[; ;pic18f27k40.h: 32482: extern volatile __bit TUN4 __at(0x76EC);
[; ;pic18f27k40.h: 32485: extern volatile __bit TUN5 __at(0x76ED);
[; ;pic18f27k40.h: 32488: extern volatile __bit TX1IE __at(0x762C);
[; ;pic18f27k40.h: 32491: extern volatile __bit TX1IF __at(0x766C);
[; ;pic18f27k40.h: 32494: extern volatile __bit TX1IP __at(0x75EC);
[; ;pic18f27k40.h: 32497: extern volatile __bit TX2IE __at(0x762E);
[; ;pic18f27k40.h: 32500: extern volatile __bit TX2IF __at(0x766E);
[; ;pic18f27k40.h: 32503: extern volatile __bit TX2IP __at(0x75EE);
[; ;pic18f27k40.h: 32506: extern volatile __bit TX8_9 __at(0x7CF6);
[; ;pic18f27k40.h: 32509: extern volatile __bit TX8_92 __at(0x74F6);
[; ;pic18f27k40.h: 32512: extern volatile __bit TX91 __at(0x7CF6);
[; ;pic18f27k40.h: 32515: extern volatile __bit TX9D1 __at(0x7CF0);
[; ;pic18f27k40.h: 32518: extern volatile __bit TXB0IE __at(0x762A);
[; ;pic18f27k40.h: 32521: extern volatile __bit TXB1IE __at(0x762B);
[; ;pic18f27k40.h: 32524: extern volatile __bit TXB2IE __at(0x762C);
[; ;pic18f27k40.h: 32527: extern volatile __bit TXBNIE __at(0x762C);
[; ;pic18f27k40.h: 32530: extern volatile __bit TXBNIF __at(0x766C);
[; ;pic18f27k40.h: 32533: extern volatile __bit TXBNIP __at(0x75EC);
[; ;pic18f27k40.h: 32536: extern volatile __bit TXCKP __at(0x7CFC);
[; ;pic18f27k40.h: 32539: extern volatile __bit TXCKP1 __at(0x7CFC);
[; ;pic18f27k40.h: 32542: extern volatile __bit TXCKP2 __at(0x74FC);
[; ;pic18f27k40.h: 32545: extern volatile __bit TXD8 __at(0x7CF0);
[; ;pic18f27k40.h: 32548: extern volatile __bit TXD82 __at(0x74F0);
[; ;pic18f27k40.h: 32551: extern volatile __bit TXEN1 __at(0x7CF5);
[; ;pic18f27k40.h: 32554: extern volatile __bit UA1 __at(0x7CA9);
[; ;pic18f27k40.h: 32557: extern volatile __bit UA2 __at(0x74A9);
[; ;pic18f27k40.h: 32560: extern volatile __bit UART1MD __at(0x772E);
[; ;pic18f27k40.h: 32563: extern volatile __bit UART2MD __at(0x772F);
[; ;pic18f27k40.h: 32566: extern volatile __bit ULPWUIN __at(0x7C68);
[; ;pic18f27k40.h: 32569: extern volatile __bit VREGPM0 __at(0x76F8);
[; ;pic18f27k40.h: 32572: extern volatile __bit VREGPM1 __at(0x76F9);
[; ;pic18f27k40.h: 32575: extern volatile __bit W4E __at(0x7CF9);
[; ;pic18f27k40.h: 32578: extern volatile __bit WCOL1 __at(0x7CB7);
[; ;pic18f27k40.h: 32581: extern volatile __bit WCOL2 __at(0x74B7);
[; ;pic18f27k40.h: 32584: extern volatile __bit WDTCS0 __at(0x769C);
[; ;pic18f27k40.h: 32587: extern volatile __bit WDTCS1 __at(0x769D);
[; ;pic18f27k40.h: 32590: extern volatile __bit WDTCS2 __at(0x769E);
[; ;pic18f27k40.h: 32593: extern volatile __bit WDTPS0 __at(0x7691);
[; ;pic18f27k40.h: 32596: extern volatile __bit WDTPS1 __at(0x7692);
[; ;pic18f27k40.h: 32599: extern volatile __bit WDTPS2 __at(0x7693);
[; ;pic18f27k40.h: 32602: extern volatile __bit WDTPS3 __at(0x7694);
[; ;pic18f27k40.h: 32605: extern volatile __bit WDTPS4 __at(0x7695);
[; ;pic18f27k40.h: 32608: extern volatile __bit WDTPSCNT0 __at(0x76A0);
[; ;pic18f27k40.h: 32611: extern volatile __bit WDTPSCNT1 __at(0x76A1);
[; ;pic18f27k40.h: 32614: extern volatile __bit WDTPSCNT10 __at(0x76AA);
[; ;pic18f27k40.h: 32617: extern volatile __bit WDTPSCNT11 __at(0x76AB);
[; ;pic18f27k40.h: 32620: extern volatile __bit WDTPSCNT12 __at(0x76AC);
[; ;pic18f27k40.h: 32623: extern volatile __bit WDTPSCNT13 __at(0x76AD);
[; ;pic18f27k40.h: 32626: extern volatile __bit WDTPSCNT14 __at(0x76AE);
[; ;pic18f27k40.h: 32629: extern volatile __bit WDTPSCNT15 __at(0x76AF);
[; ;pic18f27k40.h: 32632: extern volatile __bit WDTPSCNT16 __at(0x76B0);
[; ;pic18f27k40.h: 32635: extern volatile __bit WDTPSCNT17 __at(0x76B1);
[; ;pic18f27k40.h: 32638: extern volatile __bit WDTPSCNT2 __at(0x76A2);
[; ;pic18f27k40.h: 32641: extern volatile __bit WDTPSCNT3 __at(0x76A3);
[; ;pic18f27k40.h: 32644: extern volatile __bit WDTPSCNT4 __at(0x76A4);
[; ;pic18f27k40.h: 32647: extern volatile __bit WDTPSCNT5 __at(0x76A5);
[; ;pic18f27k40.h: 32650: extern volatile __bit WDTPSCNT6 __at(0x76A6);
[; ;pic18f27k40.h: 32653: extern volatile __bit WDTPSCNT7 __at(0x76A7);
[; ;pic18f27k40.h: 32656: extern volatile __bit WDTPSCNT8 __at(0x76A8);
[; ;pic18f27k40.h: 32659: extern volatile __bit WDTPSCNT9 __at(0x76A9);
[; ;pic18f27k40.h: 32662: extern volatile __bit WDTSEN __at(0x7690);
[; ;pic18f27k40.h: 32665: extern volatile __bit WDTSTATE __at(0x76B2);
[; ;pic18f27k40.h: 32668: extern volatile __bit WDTTMR0 __at(0x76B3);
[; ;pic18f27k40.h: 32671: extern volatile __bit WDTTMR1 __at(0x76B4);
[; ;pic18f27k40.h: 32674: extern volatile __bit WDTTMR2 __at(0x76B5);
[; ;pic18f27k40.h: 32677: extern volatile __bit WDTTMR3 __at(0x76B6);
[; ;pic18f27k40.h: 32680: extern volatile __bit WDTTMR4 __at(0x76B7);
[; ;pic18f27k40.h: 32683: extern volatile __bit WDTWINDOW0 __at(0x7698);
[; ;pic18f27k40.h: 32686: extern volatile __bit WDTWINDOW1 __at(0x7699);
[; ;pic18f27k40.h: 32689: extern volatile __bit WDTWINDOW2 __at(0x769A);
[; ;pic18f27k40.h: 32692: extern volatile __bit WDTWV __at(0x7EBD);
[; ;pic18f27k40.h: 32695: extern volatile __bit WINDOW0 __at(0x7698);
[; ;pic18f27k40.h: 32698: extern volatile __bit WINDOW1 __at(0x7699);
[; ;pic18f27k40.h: 32701: extern volatile __bit WINDOW2 __at(0x769A);
[; ;pic18f27k40.h: 32704: extern volatile __bit WPUA0 __at(0x7880);
[; ;pic18f27k40.h: 32707: extern volatile __bit WPUA1 __at(0x7881);
[; ;pic18f27k40.h: 32710: extern volatile __bit WPUA2 __at(0x7882);
[; ;pic18f27k40.h: 32713: extern volatile __bit WPUA3 __at(0x7883);
[; ;pic18f27k40.h: 32716: extern volatile __bit WPUA4 __at(0x7884);
[; ;pic18f27k40.h: 32719: extern volatile __bit WPUA5 __at(0x7885);
[; ;pic18f27k40.h: 32722: extern volatile __bit WPUA6 __at(0x7886);
[; ;pic18f27k40.h: 32725: extern volatile __bit WPUA7 __at(0x7887);
[; ;pic18f27k40.h: 32728: extern volatile __bit WPUB0 __at(0x78C0);
[; ;pic18f27k40.h: 32731: extern volatile __bit WPUB1 __at(0x78C1);
[; ;pic18f27k40.h: 32734: extern volatile __bit WPUB2 __at(0x78C2);
[; ;pic18f27k40.h: 32737: extern volatile __bit WPUB3 __at(0x78C3);
[; ;pic18f27k40.h: 32740: extern volatile __bit WPUB4 __at(0x78C4);
[; ;pic18f27k40.h: 32743: extern volatile __bit WPUB5 __at(0x78C5);
[; ;pic18f27k40.h: 32746: extern volatile __bit WPUB6 __at(0x78C6);
[; ;pic18f27k40.h: 32749: extern volatile __bit WPUB7 __at(0x78C7);
[; ;pic18f27k40.h: 32752: extern volatile __bit WPUC0 __at(0x7900);
[; ;pic18f27k40.h: 32755: extern volatile __bit WPUC1 __at(0x7901);
[; ;pic18f27k40.h: 32758: extern volatile __bit WPUC2 __at(0x7902);
[; ;pic18f27k40.h: 32761: extern volatile __bit WPUC3 __at(0x7903);
[; ;pic18f27k40.h: 32764: extern volatile __bit WPUC4 __at(0x7904);
[; ;pic18f27k40.h: 32767: extern volatile __bit WPUC5 __at(0x7905);
[; ;pic18f27k40.h: 32770: extern volatile __bit WPUC6 __at(0x7906);
[; ;pic18f27k40.h: 32773: extern volatile __bit WPUC7 __at(0x7907);
[; ;pic18f27k40.h: 32776: extern volatile __bit WPUE3 __at(0x796B);
[; ;pic18f27k40.h: 32779: extern volatile __bit WR __at(0x7C09);
[; ;pic18f27k40.h: 32782: extern volatile __bit WRE __at(0x7C89);
[; ;pic18f27k40.h: 32785: extern volatile __bit WREN __at(0x7C0A);
[; ;pic18f27k40.h: 32788: extern volatile __bit WRERR __at(0x7C0B);
[; ;pic18f27k40.h: 32791: extern volatile __bit WUE1 __at(0x7CF9);
[; ;pic18f27k40.h: 32794: extern volatile __bit WUE2 __at(0x74F9);
[; ;pic18f27k40.h: 32797: extern volatile __bit X1 __at(0x7BD1);
[; ;pic18f27k40.h: 32800: extern volatile __bit X10 __at(0x7BDA);
[; ;pic18f27k40.h: 32803: extern volatile __bit X11 __at(0x7BDB);
[; ;pic18f27k40.h: 32806: extern volatile __bit X12 __at(0x7BDC);
[; ;pic18f27k40.h: 32809: extern volatile __bit X13 __at(0x7BDD);
[; ;pic18f27k40.h: 32812: extern volatile __bit X14 __at(0x7BDE);
[; ;pic18f27k40.h: 32815: extern volatile __bit X15 __at(0x7BDF);
[; ;pic18f27k40.h: 32818: extern volatile __bit X2 __at(0x7BD2);
[; ;pic18f27k40.h: 32821: extern volatile __bit X3 __at(0x7BD3);
[; ;pic18f27k40.h: 32824: extern volatile __bit X4 __at(0x7BD4);
[; ;pic18f27k40.h: 32827: extern volatile __bit X5 __at(0x7BD5);
[; ;pic18f27k40.h: 32830: extern volatile __bit X6 __at(0x7BD6);
[; ;pic18f27k40.h: 32833: extern volatile __bit X7 __at(0x7BD7);
[; ;pic18f27k40.h: 32836: extern volatile __bit X8 __at(0x7BD8);
[; ;pic18f27k40.h: 32839: extern volatile __bit X9 __at(0x7BD9);
[; ;pic18f27k40.h: 32842: extern volatile __bit ZCDIE __at(0x7626);
[; ;pic18f27k40.h: 32845: extern volatile __bit ZCDIF __at(0x7666);
[; ;pic18f27k40.h: 32848: extern volatile __bit ZCDINTN __at(0x7990);
[; ;pic18f27k40.h: 32851: extern volatile __bit ZCDINTP __at(0x7991);
[; ;pic18f27k40.h: 32854: extern volatile __bit ZCDIP __at(0x75E6);
[; ;pic18f27k40.h: 32857: extern volatile __bit ZCDMD __at(0x7718);
[; ;pic18f27k40.h: 32860: extern volatile __bit ZCDOUT __at(0x7995);
[; ;pic18f27k40.h: 32863: extern volatile __bit ZCDPOL __at(0x7994);
[; ;pic18f27k40.h: 32866: extern volatile __bit ZCDSEN __at(0x7997);
[; ;pic18f27k40.h: 32869: extern volatile __bit ZERO __at(0x7EC2);
[; ;pic18f27k40.h: 32872: extern volatile __bit nADDRESS1 __at(0x7CAD);
[; ;pic18f27k40.h: 32875: extern volatile __bit nADDRESS2 __at(0x74AD);
[; ;pic18f27k40.h: 32878: extern volatile __bit nBOR __at(0x7EB8);
[; ;pic18f27k40.h: 32881: extern volatile __bit nPD __at(0x7EC5);
[; ;pic18f27k40.h: 32884: extern volatile __bit nPOR __at(0x7EB9);
[; ;pic18f27k40.h: 32887: extern volatile __bit nRI __at(0x7EBA);
[; ;pic18f27k40.h: 32890: extern volatile __bit nRMCLR __at(0x7EBB);
[; ;pic18f27k40.h: 32893: extern volatile __bit nRWDT __at(0x7EBC);
[; ;pic18f27k40.h: 32896: extern volatile __bit nT1SYNC __at(0x7E7A);
[; ;pic18f27k40.h: 32899: extern volatile __bit nT3SYNC __at(0x7E4A);
[; ;pic18f27k40.h: 32902: extern volatile __bit nT5SYNC __at(0x7E1A);
[; ;pic18f27k40.h: 32905: extern volatile __bit nTO __at(0x7EC6);
[; ;pic18f27k40.h: 32908: extern volatile __bit nWDTWV __at(0x7EBD);
[; ;pic18f27k40.h: 32911: extern volatile __bit nWRITE1 __at(0x7CAA);
[; ;pic18f27k40.h: 32914: extern volatile __bit nWRITE2 __at(0x74AA);
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 50: extern void __nop(void);
[; ;pic18.h: 154: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 155: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 156: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 174: unsigned char __t1rd16on(void);
[; ;pic18.h: 175: unsigned char __t3rd16on(void);
[; ;pic18.h: 183: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 185: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 187: extern __nonreentrant void _delay3(unsigned char);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef __int24 int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 52: typedef unsigned char uint8_t;
[; ;stdint.h: 58: typedef unsigned int uint16_t;
[; ;stdint.h: 65: typedef __uint24 uint24_t;
[; ;stdint.h: 72: typedef unsigned long int uint32_t;
[; ;stdint.h: 88: typedef signed char int_least8_t;
[; ;stdint.h: 96: typedef signed int int_least16_t;
[; ;stdint.h: 109: typedef __int24 int_least24_t;
[; ;stdint.h: 118: typedef signed long int int_least32_t;
[; ;stdint.h: 136: typedef unsigned char uint_least8_t;
[; ;stdint.h: 143: typedef unsigned int uint_least16_t;
[; ;stdint.h: 154: typedef __uint24 uint_least24_t;
[; ;stdint.h: 162: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 181: typedef signed char int_fast8_t;
[; ;stdint.h: 188: typedef signed int int_fast16_t;
[; ;stdint.h: 200: typedef __int24 int_fast24_t;
[; ;stdint.h: 208: typedef signed long int int_fast32_t;
[; ;stdint.h: 224: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 230: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 240: typedef __uint24 uint_fast24_t;
[; ;stdint.h: 247: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 268: typedef int32_t intmax_t;
[; ;stdint.h: 282: typedef uint32_t uintmax_t;
[; ;stdint.h: 289: typedef int16_t intptr_t;
[; ;stdint.h: 294: typedef uint16_t uintptr_t;
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stddef.h: 6: typedef int ptrdiff_t;
[; ;i2c2.h: 86: typedef enum
[; ;i2c2.h: 87: {
[; ;i2c2.h: 88: I2C2_MESSAGE_COMPLETE,
[; ;i2c2.h: 89: I2C2_MESSAGE_FAIL,
[; ;i2c2.h: 90: I2C2_MESSAGE_PENDING,
[; ;i2c2.h: 91: I2C2_STUCK_START,
[; ;i2c2.h: 92: I2C2_MESSAGE_ADDRESS_NO_ACK,
[; ;i2c2.h: 93: I2C2_DATA_NO_ACK,
[; ;i2c2.h: 94: I2C2_LOST_STATE
[; ;i2c2.h: 95: } I2C2_MESSAGE_STATUS;
"97 mcc_generated_files/i2c2.h
[v _I2C_STATUS `E9433 ~T0 @X0 1 e ]
[; ;i2c2.h: 97: I2C2_MESSAGE_STATUS I2C_STATUS;
[; ;i2c2.h: 113: typedef struct
[; ;i2c2.h: 114: {
[; ;i2c2.h: 115: uint16_t address;
[; ;i2c2.h: 118: uint8_t length;
[; ;i2c2.h: 119: uint8_t *pbuffer;
[; ;i2c2.h: 120: } I2C2_TRANSACTION_REQUEST_BLOCK;
[; ;i2c2.h: 225: void I2C2_Initialize(void);
[; ;i2c2.h: 264: void I2C2_MasterWrite(
[; ;i2c2.h: 265: uint8_t *pdata,
[; ;i2c2.h: 266: uint8_t length,
[; ;i2c2.h: 267: uint16_t address,
[; ;i2c2.h: 268: I2C2_MESSAGE_STATUS *pstatus);
[; ;i2c2.h: 411: void I2C2_MasterRead(
[; ;i2c2.h: 412: uint8_t *pdata,
[; ;i2c2.h: 413: uint8_t length,
[; ;i2c2.h: 414: uint16_t address,
[; ;i2c2.h: 415: I2C2_MESSAGE_STATUS *pstatus);
[; ;i2c2.h: 521: void I2C2_MasterTRBInsert(
[; ;i2c2.h: 522: uint8_t count,
[; ;i2c2.h: 523: I2C2_TRANSACTION_REQUEST_BLOCK *ptrb_list,
[; ;i2c2.h: 524: I2C2_MESSAGE_STATUS *pflag);
[; ;i2c2.h: 565: void I2C2_MasterReadTRBBuild(
[; ;i2c2.h: 566: I2C2_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c2.h: 567: uint8_t *pdata,
[; ;i2c2.h: 568: uint8_t length,
[; ;i2c2.h: 569: uint16_t address);
[; ;i2c2.h: 610: void I2C2_MasterWriteTRBBuild(
[; ;i2c2.h: 611: I2C2_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c2.h: 612: uint8_t *pdata,
[; ;i2c2.h: 613: uint8_t length,
[; ;i2c2.h: 614: uint16_t address);
[; ;i2c2.h: 652: bool I2C2_MasterQueueIsEmpty(void);
[; ;i2c2.h: 690: bool I2C2_MasterQueueIsFull(void);
[; ;i2c2.h: 692: void I2C2_BusCollisionISR( void );
[; ;i2c2.h: 693: void I2C2_ISR ( void );
"65 LM73_I2C.h
[v _LM73_temp_results `S1435 ~T0 @X0 1 e ]
[; ;LM73_I2C.h: 56: struct LM73_temp_results_t {
[; ;LM73_I2C.h: 58: float QI_temp_result;
[; ;LM73_I2C.h: 59: float POS5_temp_result;
[; ;LM73_I2C.h: 60: float Ambient_temp_result;
[; ;LM73_I2C.h: 61: uint8_t QI_data_raw[2];
[; ;LM73_I2C.h: 62: uint8_t POS5_data_raw[2];
[; ;LM73_I2C.h: 63: uint8_t Ambient_data_raw[2];
[; ;LM73_I2C.h: 65: } LM73_temp_results;
"68
[v _LM73_start_flag `uc ~T0 @X0 1 e ]
[; ;LM73_I2C.h: 68: bool LM73_start_flag;
[; ;LM73_I2C.h: 71: void LM73TempSensorInitialize(void);
[; ;LM73_I2C.h: 74: void LM73AcquisitionHandler(void);
[; ;LM73_I2C.h: 77: void LM73Convert(void);
[; ;pin_manager.h: 504: void PIN_MANAGER_Initialize (void);
[; ;pin_manager.h: 516: void PIN_MANAGER_IOC(void);
[; ;pin_manager.h: 529: void IOCBF2_ISR(void);
[; ;pin_manager.h: 552: void IOCBF2_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;pin_manager.h: 576: extern void (*IOCBF2_InterruptHandler)(void);
[; ;pin_manager.h: 600: void IOCBF2_DefaultInterruptHandler(void);
[; ;pin_manager.h: 613: void IOCBF3_ISR(void);
[; ;pin_manager.h: 636: void IOCBF3_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;pin_manager.h: 660: extern void (*IOCBF3_InterruptHandler)(void);
[; ;pin_manager.h: 684: void IOCBF3_DefaultInterruptHandler(void);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;interrupt_manager.h: 132: void INTERRUPT_Initialize (void);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;tmr5.h: 100: void TMR5_Initialize(void);
[; ;tmr5.h: 129: void TMR5_StartTimer(void);
[; ;tmr5.h: 161: void TMR5_StopTimer(void);
[; ;tmr5.h: 196: uint16_t TMR5_ReadTimer(void);
[; ;tmr5.h: 235: void TMR5_WriteTimer(uint16_t timerVal);
[; ;tmr5.h: 271: void TMR5_Reload(void);
[; ;tmr5.h: 310: void TMR5_StartSinglePulseAcquisition(void);
[; ;tmr5.h: 349: uint8_t TMR5_CheckGateValueStatus(void);
[; ;tmr5.h: 387: bool TMR5_HasOverflowOccured(void);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;tmr3.h: 100: void TMR3_Initialize(void);
[; ;tmr3.h: 129: void TMR3_StartTimer(void);
[; ;tmr3.h: 161: void TMR3_StopTimer(void);
[; ;tmr3.h: 196: uint16_t TMR3_ReadTimer(void);
[; ;tmr3.h: 235: void TMR3_WriteTimer(uint16_t timerVal);
[; ;tmr3.h: 271: void TMR3_Reload(void);
[; ;tmr3.h: 310: void TMR3_StartSinglePulseAcquisition(void);
[; ;tmr3.h: 349: uint8_t TMR3_CheckGateValueStatus(void);
[; ;tmr3.h: 367: void TMR3_ISR(void);
[; ;tmr3.h: 385: void TMR3_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;tmr3.h: 403: extern void (*TMR3_InterruptHandler)(void);
[; ;tmr3.h: 421: void TMR3_DefaultInterruptHandler(void);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;tmr1.h: 100: void TMR1_Initialize(void);
[; ;tmr1.h: 129: void TMR1_StartTimer(void);
[; ;tmr1.h: 161: void TMR1_StopTimer(void);
[; ;tmr1.h: 196: uint16_t TMR1_ReadTimer(void);
[; ;tmr1.h: 235: void TMR1_WriteTimer(uint16_t timerVal);
[; ;tmr1.h: 271: void TMR1_Reload(void);
[; ;tmr1.h: 310: void TMR1_StartSinglePulseAcquisition(void);
[; ;tmr1.h: 349: uint8_t TMR1_CheckGateValueStatus(void);
[; ;tmr1.h: 367: void TMR1_ISR(void);
[; ;tmr1.h: 385: void TMR1_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;tmr1.h: 403: extern void (*TMR1_InterruptHandler)(void);
[; ;tmr1.h: 421: void TMR1_DefaultInterruptHandler(void);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;tmr2.h: 79: typedef enum
[; ;tmr2.h: 80: {
[; ;tmr2.h: 89: TMR2_ROP_STARTS_TMRON,
[; ;tmr2.h: 94: TMR2_ROP_STARTS_TMRON_ERSHIGH,
[; ;tmr2.h: 99: TMR2_ROP_STARTS_TMRON_ERSLOW,
[; ;tmr2.h: 104: TMR2_ROP_RESETS_ERSBOTHEDGE,
[; ;tmr2.h: 109: TMR2_ROP_RESETS_ERSRISINGEDGE,
[; ;tmr2.h: 114: TMR2_ROP_RESETS_ERSFALLINGEDGE,
[; ;tmr2.h: 119: TMR2_ROP_RESETS_ERSLOW,
[; ;tmr2.h: 124: TMR2_ROP_RESETS_ERSHIGH,
[; ;tmr2.h: 135: TMR2_OS_STARTS_TMRON,
[; ;tmr2.h: 140: TMR2_OS_STARTS_ERSRISINGEDGE ,
[; ;tmr2.h: 145: TMR2_OS_STARTS_ERSFALLINGEDGE ,
[; ;tmr2.h: 150: TMR2_OS_STARTS_ERSBOTHEDGE,
[; ;tmr2.h: 156: TMR2_OS_STARTS_ERSFIRSTRISINGEDGE,
[; ;tmr2.h: 162: TMR2_OS_STARTS_ERSFIRSTFALLINGEDGE,
[; ;tmr2.h: 168: TMR2_OS_STARTS_ERSRISINGEDGEDETECT,
[; ;tmr2.h: 173: TMR2_OS_STARTS_ERSFALLINGEDGEDETECT,
[; ;tmr2.h: 178: TMR2_OS_STARTS_TMRON_ERSHIGH = 0x16,
[; ;tmr2.h: 183: TMR2_OS_STARTS_TMRON_ERSLOW = 0x17,
[; ;tmr2.h: 192: TMR2_MS_STARTS_TMRON_ERSRISINGEDGEDETECT = 0x11,
[; ;tmr2.h: 197: TMR2_MS_STARTS_TMRON_ERSFALLINGEDGEDETECT = 0x12,
[; ;tmr2.h: 203: TMR2_MS_STARTS_TMRON_ERSBOTHEDGE = 0x13
[; ;tmr2.h: 205: } TMR2_HLT_MODE;
[; ;tmr2.h: 220: typedef enum
[; ;tmr2.h: 221: {
[; ;tmr2.h: 224: TMR2_T2INPPS,
[; ;tmr2.h: 228: TMR2_RESERVED,
[; ;tmr2.h: 232: TMR2_T4POSTSCALED,
[; ;tmr2.h: 236: TMR2_T6POSTSCALED,
[; ;tmr2.h: 239: TMR2_CCP1_OUT,
[; ;tmr2.h: 243: TMR2_CCP2_OUT,
[; ;tmr2.h: 247: TMR2_PWM3_OUT,
[; ;tmr2.h: 251: TMR2_PWM4_OUT,
[; ;tmr2.h: 255: TMR2_C1_OUT_SYNC,
[; ;tmr2.h: 259: TMR2_C2_OUT_SYNC,
[; ;tmr2.h: 263: TMR2_ZCD_OUTPUT
[; ;tmr2.h: 265: } TMR2_HLT_EXT_RESET_SOURCE;
[; ;tmr2.h: 307: void TMR2_Initialize(void);
[; ;tmr2.h: 343: void TMR2_ModeSet(TMR2_HLT_MODE mode);
[; ;tmr2.h: 378: void TMR2_ExtResetSourceSet(TMR2_HLT_EXT_RESET_SOURCE reset);
[; ;tmr2.h: 407: void TMR2_Start(void);
[; ;tmr2.h: 436: void TMR2_StartTimer(void);
[; ;tmr2.h: 468: void TMR2_Stop(void);
[; ;tmr2.h: 500: void TMR2_StopTimer(void);
[; ;tmr2.h: 535: uint8_t TMR2_Counter8BitGet(void);
[; ;tmr2.h: 570: uint8_t TMR2_ReadTimer(void);
[; ;tmr2.h: 609: void TMR2_Counter8BitSet(uint8_t timerVal);
[; ;tmr2.h: 648: void TMR2_WriteTimer(uint8_t timerVal);
[; ;tmr2.h: 700: void TMR2_Period8BitSet(uint8_t periodVal);
[; ;tmr2.h: 752: void TMR2_LoadPeriodRegister(uint8_t periodVal);
[; ;tmr2.h: 770: void TMR2_ISR(void);
[; ;tmr2.h: 788: void TMR2_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;tmr2.h: 806: extern void (*TMR2_InterruptHandler)(void);
[; ;tmr2.h: 824: void TMR2_DefaultInterruptHandler(void);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;tmr0.h: 100: void TMR0_Initialize(void);
[; ;tmr0.h: 129: void TMR0_StartTimer(void);
[; ;tmr0.h: 161: void TMR0_StopTimer(void);
[; ;tmr0.h: 196: uint8_t TMR0_ReadTimer(void);
[; ;tmr0.h: 235: void TMR0_WriteTimer(uint8_t timerVal);
[; ;tmr0.h: 272: void TMR0_Reload(uint8_t periodVal);
[; ;tmr0.h: 291: void TMR0_ISR(void);
[; ;tmr0.h: 310: void TMR0_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;tmr0.h: 328: extern void (*TMR0_InterruptHandler)(void);
[; ;tmr0.h: 346: void TMR0_DefaultInterruptHandler(void);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;fvr.h: 93: void FVR_Initialize(void);
[; ;fvr.h: 127: bool FVR_IsOutputReady(void);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;adcc.h: 72: typedef uint16_t adc_result_t;
[; ;adcc.h: 89: typedef enum
[; ;adcc.h: 90: {
[; ;adcc.h: 91: POS12_ADC = 0x0,
[; ;adcc.h: 92: POS12_ISNS_ADC = 0x1,
[; ;adcc.h: 93: POS5_ADC = 0x4,
[; ;adcc.h: 94: QI_ISNS_ADC = 0x5,
[; ;adcc.h: 95: channel_VSS = 0x3C,
[; ;adcc.h: 96: channel_Temp = 0x3D,
[; ;adcc.h: 97: channel_DAC1 = 0x3E,
[; ;adcc.h: 98: channel_FVR_buf1 = 0x3F
[; ;adcc.h: 99: } adcc_channel_t;
[; ;adcc.h: 133: void ADCC_Initialize(void);
[; ;adcc.h: 162: void ADCC_StartConversion(adcc_channel_t channel);
[; ;adcc.h: 192: bool ADCC_IsConversionDone();
[; ;adcc.h: 224: adc_result_t ADCC_GetConversionResult(void);
[; ;adcc.h: 255: adc_result_t ADCC_GetSingleConversion(adcc_channel_t channel);
[; ;adcc.h: 280: void ADCC_StopConversion(void);
[; ;adcc.h: 307: void ADCC_SetStopOnInterrupt(void);
[; ;adcc.h: 332: void ADCC_DischargeSampleCapacitor(void);
[; ;adcc.h: 358: void ADCC_LoadAcquisitionRegister(uint8_t);
[; ;adcc.h: 384: void ADCC_SetPrechargeTime(uint8_t);
[; ;adcc.h: 409: void ADCC_SetRepeatCount(uint8_t);
[; ;adcc.h: 437: uint8_t ADCC_GetCurrentCountofConversions(void);
[; ;adcc.h: 461: void ADCC_ClearAccumulator(void);
[; ;adcc.h: 486: uint16_t ADCC_GetAccumulatorValue(void);
[; ;adcc.h: 514: bool ADCC_HasAccumulatorOverflowed(void);
[; ;adcc.h: 539: uint16_t ADCC_GetFilterValue(void);
[; ;adcc.h: 567: uint16_t ADCC_GetPreviousResult(void);
[; ;adcc.h: 593: void ADCC_DefineSetPoint(uint16_t);
[; ;adcc.h: 619: void ADCC_SetUpperThreshold(uint16_t);
[; ;adcc.h: 645: void ADCC_SetLowerThreshold(uint16_t);
[; ;adcc.h: 672: uint16_t ADCC_GetErrorCalculation(void);
[; ;adcc.h: 699: void ADCC_EnableDoubleSampling(void);
[; ;adcc.h: 723: void ADCC_EnableContinuousConversion(void);
[; ;adcc.h: 747: void ADCC_DisableContinuousConversion(void);
[; ;adcc.h: 775: bool ADCC_HasErrorCrossedUpperThreshold(void);
[; ;adcc.h: 803: bool ADCC_HasErrorCrossedLowerThreshold(void);
[; ;adcc.h: 830: uint8_t ADCC_GetConversionStageStatus(void);
[; ;adcc.h: 847: void ADCC_SetADTIInterruptHandler(void (* InterruptHandler)(void));
[; ;adcc.h: 863: void ADCC_ThresholdISR(void);
[; ;adcc.h: 881: void ADCC_DefaultInterruptHandler(void);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;ccp2.h: 80: typedef union CCPR2Reg_tag
[; ;ccp2.h: 81: {
[; ;ccp2.h: 82: struct
[; ;ccp2.h: 83: {
[; ;ccp2.h: 84: uint8_t ccpr2l;
[; ;ccp2.h: 85: uint8_t ccpr2h;
[; ;ccp2.h: 86: };
[; ;ccp2.h: 87: struct
[; ;ccp2.h: 88: {
[; ;ccp2.h: 89: uint16_t ccpr2_16Bit;
[; ;ccp2.h: 90: };
[; ;ccp2.h: 91: } CCP2_PERIOD_REG_T ;
[; ;ccp2.h: 123: void CCP2_Initialize(void);
[; ;ccp2.h: 139: void CCP2_CaptureISR(void);
[; ;ccp2.h: 160: void CCP2_CallBack(uint16_t capturedValue);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;memory.h: 99: uint8_t FLASH_ReadByte(uint32_t flashAddr);
[; ;memory.h: 125: uint16_t FLASH_ReadWord(uint32_t flashAddr);
[; ;memory.h: 157: void FLASH_WriteByte(uint32_t flashAddr, uint8_t *flashRdBufPtr, uint8_t byte);
[; ;memory.h: 193: int8_t FLASH_WriteBlock(uint32_t writeAddr, uint8_t *flashWrBufPtr);
[; ;memory.h: 218: void FLASH_EraseBlock(uint32_t baseAddr);
[; ;memory.h: 249: void DATAEE_WriteByte(uint16_t bAdd, uint8_t bData);
[; ;memory.h: 275: uint8_t DATAEE_ReadByte(uint16_t bAdd);
[; ;memory.h: 277: void MEMORY_Tasks(void);
[; ;ext_int.h: 406: void EXT_INT_Initialize(void);
[; ;ext_int.h: 428: void INT1_ISR(void);
[; ;ext_int.h: 452: void INT1_CallBack(void);
[; ;ext_int.h: 475: void INT1_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;ext_int.h: 499: extern void (*INT1_InterruptHandler)(void);
[; ;ext_int.h: 523: void INT1_DefaultInterruptHandler(void);
[; ;ext_int.h: 541: void INT2_ISR(void);
[; ;ext_int.h: 565: void INT2_CallBack(void);
[; ;ext_int.h: 588: void INT2_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;ext_int.h: 612: extern void (*INT2_InterruptHandler)(void);
[; ;ext_int.h: 636: void INT2_DefaultInterruptHandler(void);
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;eusart2.h: 79: extern volatile uint8_t eusart2TxBufferRemaining;
[; ;eusart2.h: 80: extern volatile uint8_t eusart2RxCount;
"86 mcc_generated_files/eusart2.h
[v _EUSART2_TxDefaultInterruptHandler `*F9896 ~T0 @X0 1 e ]
[; ;eusart2.h: 86: void (*EUSART2_TxDefaultInterruptHandler)(void);
"87
[v _EUSART2_RxDefaultInterruptHandler `*F9899 ~T0 @X0 1 e ]
[; ;eusart2.h: 87: void (*EUSART2_RxDefaultInterruptHandler)(void);
[; ;eusart2.h: 109: void EUSART2_Initialize(void);
[; ;eusart2.h: 162: uint8_t EUSART2_is_tx_ready(void);
[; ;eusart2.h: 214: uint8_t EUSART2_is_rx_ready(void);
[; ;eusart2.h: 261: bool EUSART2_is_tx_done(void);
[; ;eusart2.h: 281: uint8_t EUSART2_Read(void);
[; ;eusart2.h: 301: void EUSART2_Write(uint8_t txData);
[; ;eusart2.h: 322: void EUSART2_Transmit_ISR(void);
[; ;eusart2.h: 343: void EUSART2_Receive_ISR(void);
[; ;eusart2.h: 363: void EUSART2_SetTxInterruptHandler(void (* interruptHandler)(void));
[; ;eusart2.h: 383: void EUSART2_SetRxInterruptHandler(void (* interruptHandler)(void));
[; ;mcc.h: 81: void SYSTEM_Initialize(void);
[; ;mcc.h: 94: void OSCILLATOR_Initialize(void);
[; ;mcc.h: 107: void PMD_Initialize(void);
"52 error_handling.h
[v _error_handler `S1440 ~T0 @X0 1 e ]
[; ;error_handling.h: 41: struct error_struct {
[; ;error_handling.h: 43: bool FVR_ADC_error_flag;
[; ;error_handling.h: 44: bool ADC_general_error_flag;
[; ;error_handling.h: 45: bool I2C_General_error_flag;
[; ;error_handling.h: 46: bool I2C_OLED_error_flag;
[; ;error_handling.h: 47: bool I2C_QI_Temp_Sense_error_flag;
[; ;error_handling.h: 48: bool I2C_POS5_Temp_Sense_error_flag;
[; ;error_handling.h: 49: bool I2C_Ambient_Temp_Sense_error_flag;
[; ;error_handling.h: 50: bool USB_UART_COMM_error_flag;
[; ;error_handling.h: 52: } error_handler;
[; ;error_handling.h: 55: bool getADCError(void);
[; ;error_handling.h: 58: bool getUARTError(void);
[; ;error_handling.h: 61: bool getI2CError(void);
[; ;error_handling.h: 64: void updateErrorLEDs(void);
[; ;error_handling.h: 67: void clearADCErrors(void);
[; ;error_handling.h: 70: void clearUARTErrors(void);
[; ;error_handling.h: 73: void clearI2CErrors(void);
"13 LM73_I2C.c
[v _LM73TempSensorInitialize `(v ~T0 @X0 1 ef ]
{
[; ;LM73_I2C.c: 13: void LM73TempSensorInitialize(void) {
[e :U _LM73TempSensorInitialize ]
[f ]
[; ;LM73_I2C.c: 16: PIE0bits.INT1IE = 0;
"16
[e = . . _PIE0bits 0 1 -> -> 0 `i `uc ]
[; ;LM73_I2C.c: 17: PIE0bits.INT2IE = 0;
"17
[e = . . _PIE0bits 0 2 -> -> 0 `i `uc ]
[; ;LM73_I2C.c: 19: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"19
[e $U 1442  ]
[e :U 1443 ]
[e :U 1442 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1443  ]
[e :U 1444 ]
"22
[v _length `uc ~T0 @X0 1 a ]
"23
[v _output_data_array `uc ~T0 @X0 -> 2 `i a ]
[; ;LM73_I2C.c: 22: uint8_t length;
[; ;LM73_I2C.c: 23: uint8_t output_data_array[2];
[; ;LM73_I2C.c: 24: output_data_array[0] = 0x01;
"24
[e = *U + &U _output_data_array * -> -> -> 0 `i `ui `ux -> -> # *U &U _output_data_array `ui `ux -> -> 1 `i `uc ]
[; ;LM73_I2C.c: 25: output_data_array[1] = 0b01000000;
"25
[e = *U + &U _output_data_array * -> -> -> 1 `i `ui `ux -> -> # *U &U _output_data_array `ui `ux -> -> 64 `i `uc ]
[; ;LM73_I2C.c: 26: length = 2;
"26
[e = _length -> -> 2 `i `uc ]
[; ;LM73_I2C.c: 27: I2C2_MasterWrite(output_data_array, length, 0x4D, &I2C_STATUS);
"27
[e ( _I2C2_MasterWrite (4 , , , &U _output_data_array _length -> -> 77 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 28: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"28
[e $U 1445  ]
[e :U 1446 ]
[e :U 1445 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1446  ]
[e :U 1447 ]
[; ;LM73_I2C.c: 29: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 30: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 31: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 32: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 33: I2C_STATUS == I2C2_LOST_STATE ) {
"33
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1448  ]
{
[; ;LM73_I2C.c: 34: error_handler.I2C_QI_Temp_Sense_error_flag = 1;
"34
[e = . _error_handler 4 -> -> 1 `i `uc ]
"35
}
[e :U 1448 ]
[; ;LM73_I2C.c: 35: }
[; ;LM73_I2C.c: 38: I2C2_MasterWrite(output_data_array, length, 0x4C, &I2C_STATUS);
"38
[e ( _I2C2_MasterWrite (4 , , , &U _output_data_array _length -> -> 76 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 39: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"39
[e $U 1449  ]
[e :U 1450 ]
[e :U 1449 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1450  ]
[e :U 1451 ]
[; ;LM73_I2C.c: 40: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 41: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 42: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 43: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 44: I2C_STATUS == I2C2_LOST_STATE ) {
"44
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1452  ]
{
[; ;LM73_I2C.c: 45: error_handler.I2C_POS5_Temp_Sense_error_flag = 1;
"45
[e = . _error_handler 5 -> -> 1 `i `uc ]
"46
}
[e :U 1452 ]
[; ;LM73_I2C.c: 46: }
[; ;LM73_I2C.c: 49: I2C2_MasterWrite(output_data_array, length, 0x4E, &I2C_STATUS);
"49
[e ( _I2C2_MasterWrite (4 , , , &U _output_data_array _length -> -> 78 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 50: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"50
[e $U 1453  ]
[e :U 1454 ]
[e :U 1453 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1454  ]
[e :U 1455 ]
[; ;LM73_I2C.c: 51: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 52: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 53: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 54: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 55: I2C_STATUS == I2C2_LOST_STATE ) {
"55
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1456  ]
{
[; ;LM73_I2C.c: 56: error_handler.I2C_Ambient_Temp_Sense_error_flag = 1;
"56
[e = . _error_handler 6 -> -> 1 `i `uc ]
"57
}
[e :U 1456 ]
[; ;LM73_I2C.c: 57: }
[; ;LM73_I2C.c: 60: output_data_array[0] = 0x04;
"60
[e = *U + &U _output_data_array * -> -> -> 0 `i `ui `ux -> -> # *U &U _output_data_array `ui `ux -> -> 4 `i `uc ]
[; ;LM73_I2C.c: 61: output_data_array[1] = 0b11100000;
"61
[e = *U + &U _output_data_array * -> -> -> 1 `i `ui `ux -> -> # *U &U _output_data_array `ui `ux -> -> 224 `i `uc ]
[; ;LM73_I2C.c: 62: length = 2;
"62
[e = _length -> -> 2 `i `uc ]
[; ;LM73_I2C.c: 63: I2C2_MasterWrite(output_data_array, length, 0x4D, &I2C_STATUS);
"63
[e ( _I2C2_MasterWrite (4 , , , &U _output_data_array _length -> -> 77 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 64: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"64
[e $U 1457  ]
[e :U 1458 ]
[e :U 1457 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1458  ]
[e :U 1459 ]
[; ;LM73_I2C.c: 65: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 66: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 67: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 68: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 69: I2C_STATUS == I2C2_LOST_STATE ) {
"69
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1460  ]
{
[; ;LM73_I2C.c: 70: error_handler.I2C_QI_Temp_Sense_error_flag = 1;
"70
[e = . _error_handler 4 -> -> 1 `i `uc ]
"71
}
[e :U 1460 ]
[; ;LM73_I2C.c: 71: }
[; ;LM73_I2C.c: 74: I2C2_MasterWrite(output_data_array, length, 0x4C, &I2C_STATUS);
"74
[e ( _I2C2_MasterWrite (4 , , , &U _output_data_array _length -> -> 76 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 75: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"75
[e $U 1461  ]
[e :U 1462 ]
[e :U 1461 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1462  ]
[e :U 1463 ]
[; ;LM73_I2C.c: 76: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 77: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 78: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 79: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 80: I2C_STATUS == I2C2_LOST_STATE ) {
"80
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1464  ]
{
[; ;LM73_I2C.c: 81: error_handler.I2C_POS5_Temp_Sense_error_flag = 1;
"81
[e = . _error_handler 5 -> -> 1 `i `uc ]
"82
}
[e :U 1464 ]
[; ;LM73_I2C.c: 82: }
[; ;LM73_I2C.c: 85: I2C2_MasterWrite(output_data_array, length, 0x4E, &I2C_STATUS);
"85
[e ( _I2C2_MasterWrite (4 , , , &U _output_data_array _length -> -> 78 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 86: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"86
[e $U 1465  ]
[e :U 1466 ]
[e :U 1465 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1466  ]
[e :U 1467 ]
[; ;LM73_I2C.c: 87: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 88: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 89: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 90: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 91: I2C_STATUS == I2C2_LOST_STATE ) {
"91
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1468  ]
{
[; ;LM73_I2C.c: 92: error_handler.I2C_Ambient_Temp_Sense_error_flag = 1;
"92
[e = . _error_handler 6 -> -> 1 `i `uc ]
"93
}
[e :U 1468 ]
[; ;LM73_I2C.c: 93: }
[; ;LM73_I2C.c: 96: PIE0bits.INT1IE = 1;
"96
[e = . . _PIE0bits 0 1 -> -> 1 `i `uc ]
[; ;LM73_I2C.c: 97: PIE0bits.INT2IE = 1;
"97
[e = . . _PIE0bits 0 2 -> -> 1 `i `uc ]
[; ;LM73_I2C.c: 99: }
"99
[e :UE 1441 ]
}
"102
[v _LM73AcquisitionHandler `(v ~T0 @X0 1 ef ]
{
[; ;LM73_I2C.c: 102: void LM73AcquisitionHandler(void) {
[e :U _LM73AcquisitionHandler ]
[f ]
[; ;LM73_I2C.c: 105: PIE0bits.INT1IE = 0;
"105
[e = . . _PIE0bits 0 1 -> -> 0 `i `uc ]
[; ;LM73_I2C.c: 106: PIE0bits.INT2IE = 0;
"106
[e = . . _PIE0bits 0 2 -> -> 0 `i `uc ]
[; ;LM73_I2C.c: 108: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"108
[e $U 1470  ]
[e :U 1471 ]
[e :U 1470 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1471  ]
[e :U 1472 ]
[; ;LM73_I2C.c: 112: I2C2_MasterWrite(0x00, 1, 0x4D, &I2C_STATUS);
"112
[e ( _I2C2_MasterWrite (4 , , , -> -> 0 `i `*uc -> -> 1 `i `uc -> -> 77 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 113: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"113
[e $U 1473  ]
[e :U 1474 ]
[e :U 1473 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1474  ]
[e :U 1475 ]
[; ;LM73_I2C.c: 114: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 115: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 116: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 117: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 118: I2C_STATUS == I2C2_LOST_STATE ) {
"118
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1476  ]
{
[; ;LM73_I2C.c: 119: error_handler.I2C_QI_Temp_Sense_error_flag = 1;
"119
[e = . _error_handler 4 -> -> 1 `i `uc ]
"120
}
[e :U 1476 ]
[; ;LM73_I2C.c: 120: }
[; ;LM73_I2C.c: 122: I2C2_MasterRead(LM73_temp_results.QI_data_raw, 2, 0x4D, &I2C_STATUS);
"122
[e ( _I2C2_MasterRead (4 , , , &U . _LM73_temp_results 3 -> -> 2 `i `uc -> -> 77 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 123: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"123
[e $U 1477  ]
[e :U 1478 ]
[e :U 1477 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1478  ]
[e :U 1479 ]
[; ;LM73_I2C.c: 124: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 125: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 126: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 127: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 128: I2C_STATUS == I2C2_LOST_STATE ) {
"128
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1480  ]
{
[; ;LM73_I2C.c: 129: error_handler.I2C_QI_Temp_Sense_error_flag = 1;
"129
[e = . _error_handler 4 -> -> 1 `i `uc ]
"130
}
[e :U 1480 ]
[; ;LM73_I2C.c: 130: }
[; ;LM73_I2C.c: 134: I2C2_MasterWrite(0x00, 1, 0x4C, &I2C_STATUS);
"134
[e ( _I2C2_MasterWrite (4 , , , -> -> 0 `i `*uc -> -> 1 `i `uc -> -> 76 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 135: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"135
[e $U 1481  ]
[e :U 1482 ]
[e :U 1481 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1482  ]
[e :U 1483 ]
[; ;LM73_I2C.c: 136: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 137: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 138: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 139: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 140: I2C_STATUS == I2C2_LOST_STATE ) {
"140
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1484  ]
{
[; ;LM73_I2C.c: 141: error_handler.I2C_POS5_Temp_Sense_error_flag = 1;
"141
[e = . _error_handler 5 -> -> 1 `i `uc ]
"142
}
[e :U 1484 ]
[; ;LM73_I2C.c: 142: }
[; ;LM73_I2C.c: 144: I2C2_MasterRead(LM73_temp_results.POS5_data_raw, 2, 0x4C, &I2C_STATUS);
"144
[e ( _I2C2_MasterRead (4 , , , &U . _LM73_temp_results 4 -> -> 2 `i `uc -> -> 76 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 145: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"145
[e $U 1485  ]
[e :U 1486 ]
[e :U 1485 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1486  ]
[e :U 1487 ]
[; ;LM73_I2C.c: 146: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 147: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 148: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 149: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 150: I2C_STATUS == I2C2_LOST_STATE ) {
"150
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1488  ]
{
[; ;LM73_I2C.c: 151: error_handler.I2C_POS5_Temp_Sense_error_flag = 1;
"151
[e = . _error_handler 5 -> -> 1 `i `uc ]
"152
}
[e :U 1488 ]
[; ;LM73_I2C.c: 152: }
[; ;LM73_I2C.c: 156: I2C2_MasterWrite(0x00, 1, 0x4E, &I2C_STATUS);
"156
[e ( _I2C2_MasterWrite (4 , , , -> -> 0 `i `*uc -> -> 1 `i `uc -> -> 78 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 157: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"157
[e $U 1489  ]
[e :U 1490 ]
[e :U 1489 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1490  ]
[e :U 1491 ]
[; ;LM73_I2C.c: 158: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 159: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 160: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 161: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 162: I2C_STATUS == I2C2_LOST_STATE ) {
"162
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1492  ]
{
[; ;LM73_I2C.c: 163: error_handler.I2C_Ambient_Temp_Sense_error_flag = 1;
"163
[e = . _error_handler 6 -> -> 1 `i `uc ]
"164
}
[e :U 1492 ]
[; ;LM73_I2C.c: 164: }
[; ;LM73_I2C.c: 166: I2C2_MasterRead(LM73_temp_results.Ambient_data_raw, 2, 0x4E, &I2C_STATUS);
"166
[e ( _I2C2_MasterRead (4 , , , &U . _LM73_temp_results 5 -> -> 2 `i `uc -> -> 78 `i `ui &U _I2C_STATUS ]
[; ;LM73_I2C.c: 167: while(I2C_STATUS == I2C2_MESSAGE_PENDING);
"167
[e $U 1493  ]
[e :U 1494 ]
[e :U 1493 ]
[e $ == -> _I2C_STATUS `i -> . `E9433 2 `i 1494  ]
[e :U 1495 ]
[; ;LM73_I2C.c: 168: if ( I2C_STATUS == I2C2_MESSAGE_FAIL ||
[; ;LM73_I2C.c: 169: I2C_STATUS == I2C2_STUCK_START ||
[; ;LM73_I2C.c: 170: I2C_STATUS == I2C2_MESSAGE_ADDRESS_NO_ACK ||
[; ;LM73_I2C.c: 171: I2C_STATUS == I2C2_DATA_NO_ACK ||
[; ;LM73_I2C.c: 172: I2C_STATUS == I2C2_LOST_STATE ) {
"172
[e $ ! || || || || == -> _I2C_STATUS `i -> . `E9433 1 `i == -> _I2C_STATUS `i -> . `E9433 3 `i == -> _I2C_STATUS `i -> . `E9433 4 `i == -> _I2C_STATUS `i -> . `E9433 5 `i == -> _I2C_STATUS `i -> . `E9433 6 `i 1496  ]
{
[; ;LM73_I2C.c: 173: error_handler.I2C_Ambient_Temp_Sense_error_flag = 1;
"173
[e = . _error_handler 6 -> -> 1 `i `uc ]
"174
}
[e :U 1496 ]
[; ;LM73_I2C.c: 174: }
[; ;LM73_I2C.c: 177: LM73Convert();
"177
[e ( _LM73Convert ..  ]
[; ;LM73_I2C.c: 179: LM73_start_flag = 0;
"179
[e = _LM73_start_flag -> -> 0 `i `uc ]
[; ;LM73_I2C.c: 181: }
"181
[e :UE 1469 ]
}
"184
[v _LM73Convert `(v ~T0 @X0 1 ef ]
{
[; ;LM73_I2C.c: 184: void LM73Convert(void) {
[e :U _LM73Convert ]
[f ]
"186
[v _QI_Conv `ui ~T0 @X0 1 a ]
[v _POS5_Conv `ui ~T0 @X0 1 a ]
[v _Ambient_Conv `ui ~T0 @X0 1 a ]
[; ;LM73_I2C.c: 186: uint16_t QI_Conv, POS5_Conv, Ambient_Conv;
[; ;LM73_I2C.c: 189: QI_Conv = LM73_temp_results.QI_data_raw[0] << 6 | LM73_temp_results.QI_data_raw[1] >> 2;
"189
[e = _QI_Conv -> | << -> *U + &U . _LM73_temp_results 3 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _LM73_temp_results 3 `ui `ux `i -> 6 `i >> -> *U + &U . _LM73_temp_results 3 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _LM73_temp_results 3 `ui `ux `i -> 2 `i `ui ]
[; ;LM73_I2C.c: 193: if ((LM73_temp_results.QI_data_raw[0] >> 6) == 1) {
"193
[e $ ! == >> -> *U + &U . _LM73_temp_results 3 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _LM73_temp_results 3 `ui `ux `i -> 6 `i -> 1 `i 1498  ]
{
[; ;LM73_I2C.c: 194: QI_Conv = ~(QI_Conv);
"194
[e = _QI_Conv ~ _QI_Conv ]
[; ;LM73_I2C.c: 196: QI_Conv = QI_Conv & 0x1FFF;
"196
[e = _QI_Conv & _QI_Conv -> -> 8191 `i `ui ]
[; ;LM73_I2C.c: 197: LM73_temp_results.QI_temp_result = -0.03125 * QI_Conv;
"197
[e = . _LM73_temp_results 0 -> * -U .0.03125 -> _QI_Conv `d `f ]
"198
}
[; ;LM73_I2C.c: 198: }
[e $U 1499  ]
"200
[e :U 1498 ]
[; ;LM73_I2C.c: 200: else {
{
[; ;LM73_I2C.c: 202: QI_Conv = QI_Conv & 0x1FFF;
"202
[e = _QI_Conv & _QI_Conv -> -> 8191 `i `ui ]
[; ;LM73_I2C.c: 203: LM73_temp_results.QI_temp_result = 0.03125 * QI_Conv;
"203
[e = . _LM73_temp_results 0 -> * .0.03125 -> _QI_Conv `d `f ]
"204
}
[e :U 1499 ]
[; ;LM73_I2C.c: 204: }
[; ;LM73_I2C.c: 207: POS5_Conv = LM73_temp_results.POS5_data_raw[0] << 6 | LM73_temp_results.POS5_data_raw[1] >> 2;
"207
[e = _POS5_Conv -> | << -> *U + &U . _LM73_temp_results 4 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _LM73_temp_results 4 `ui `ux `i -> 6 `i >> -> *U + &U . _LM73_temp_results 4 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _LM73_temp_results 4 `ui `ux `i -> 2 `i `ui ]
[; ;LM73_I2C.c: 211: if ((LM73_temp_results.POS5_data_raw[0] >> 6) == 1) {
"211
[e $ ! == >> -> *U + &U . _LM73_temp_results 4 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _LM73_temp_results 4 `ui `ux `i -> 6 `i -> 1 `i 1500  ]
{
[; ;LM73_I2C.c: 212: POS5_Conv = ~(POS5_Conv);
"212
[e = _POS5_Conv ~ _POS5_Conv ]
[; ;LM73_I2C.c: 214: POS5_Conv = POS5_Conv & 0x1FFF;
"214
[e = _POS5_Conv & _POS5_Conv -> -> 8191 `i `ui ]
[; ;LM73_I2C.c: 215: LM73_temp_results.POS5_temp_result = -0.03125 * POS5_Conv;
"215
[e = . _LM73_temp_results 1 -> * -U .0.03125 -> _POS5_Conv `d `f ]
"216
}
[; ;LM73_I2C.c: 216: }
[e $U 1501  ]
"218
[e :U 1500 ]
[; ;LM73_I2C.c: 218: else {
{
[; ;LM73_I2C.c: 220: POS5_Conv = POS5_Conv & 0x1FFF;
"220
[e = _POS5_Conv & _POS5_Conv -> -> 8191 `i `ui ]
[; ;LM73_I2C.c: 221: LM73_temp_results.POS5_temp_result = 0.03125 * POS5_Conv;
"221
[e = . _LM73_temp_results 1 -> * .0.03125 -> _POS5_Conv `d `f ]
"222
}
[e :U 1501 ]
[; ;LM73_I2C.c: 222: }
[; ;LM73_I2C.c: 225: Ambient_Conv = LM73_temp_results.Ambient_data_raw[0] << 6 | LM73_temp_results.Ambient_data_raw[1] >> 2;
"225
[e = _Ambient_Conv -> | << -> *U + &U . _LM73_temp_results 5 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _LM73_temp_results 5 `ui `ux `i -> 6 `i >> -> *U + &U . _LM73_temp_results 5 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _LM73_temp_results 5 `ui `ux `i -> 2 `i `ui ]
[; ;LM73_I2C.c: 229: if ((LM73_temp_results.Ambient_data_raw[0] >> 6) == 1) {
"229
[e $ ! == >> -> *U + &U . _LM73_temp_results 5 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _LM73_temp_results 5 `ui `ux `i -> 6 `i -> 1 `i 1502  ]
{
[; ;LM73_I2C.c: 230: Ambient_Conv = ~(Ambient_Conv);
"230
[e = _Ambient_Conv ~ _Ambient_Conv ]
[; ;LM73_I2C.c: 232: Ambient_Conv = Ambient_Conv & 0x1FFF;
"232
[e = _Ambient_Conv & _Ambient_Conv -> -> 8191 `i `ui ]
[; ;LM73_I2C.c: 233: LM73_temp_results.Ambient_temp_result = -0.03125 * Ambient_Conv;
"233
[e = . _LM73_temp_results 2 -> * -U .0.03125 -> _Ambient_Conv `d `f ]
"234
}
[; ;LM73_I2C.c: 234: }
[e $U 1503  ]
"236
[e :U 1502 ]
[; ;LM73_I2C.c: 236: else {
{
[; ;LM73_I2C.c: 238: Ambient_Conv = Ambient_Conv & 0x1FFF;
"238
[e = _Ambient_Conv & _Ambient_Conv -> -> 8191 `i `ui ]
[; ;LM73_I2C.c: 239: LM73_temp_results.Ambient_temp_result = 0.03125 * Ambient_Conv;
"239
[e = . _LM73_temp_results 2 -> * .0.03125 -> _Ambient_Conv `d `f ]
"240
}
[e :U 1503 ]
[; ;LM73_I2C.c: 240: }
[; ;LM73_I2C.c: 243: PIE0bits.INT1IE = 1;
"243
[e = . . _PIE0bits 0 1 -> -> 1 `i `uc ]
[; ;LM73_I2C.c: 244: PIE0bits.INT2IE = 1;
"244
[e = . . _PIE0bits 0 2 -> -> 1 `i `uc ]
[; ;LM73_I2C.c: 246: }
"246
[e :UE 1497 ]
}
