
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dynamic_node_top.west_input.NIB.head_ptr_f[0]$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: _19152_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dynamic_node_top.west_input.NIB.head_ptr_f[0]$_SDFFE_PP0N_/CK (DFF_X1)
     2    3.18    0.01    0.07    0.07 ^ dynamic_node_top.west_input.NIB.head_ptr_f[0]$_SDFFE_PP0N_/QN (DFF_X1)
                                         dynamic_node_top.west_input.NIB.head_ptr_next[0] (net)
                  0.01    0.00    0.07 ^ _15757_/A (XOR2_X1)
     1    1.56    0.01    0.01    0.08 v _15757_/Z (XOR2_X1)
                                         _02384_ (net)
                  0.01    0.00    0.08 v _15758_/A2 (NOR2_X1)
     1    1.14    0.01    0.02    0.11 ^ _15758_/ZN (NOR2_X1)
                                         _00077_ (net)
                  0.01    0.00    0.11 ^ _19152_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _19152_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _19163_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _19163_/CK (DFF_X1)
     3    6.16    0.02    0.09    0.09 ^ _19163_/Q (DFF_X1)
                                         _00008_ (net)
                  0.02    0.00    0.09 ^ _10807_/A (BUF_X4)
     5   21.57    0.02    0.03    0.13 ^ _10807_/Z (BUF_X4)
                                         _05309_ (net)
                  0.02    0.00    0.13 ^ _10808_/A (BUF_X16)
    19   42.49    0.01    0.03    0.15 ^ _10808_/Z (BUF_X16)
                                         _05310_ (net)
                  0.01    0.00    0.15 ^ _10812_/A (BUF_X4)
    10   18.79    0.01    0.03    0.18 ^ _10812_/Z (BUF_X4)
                                         _05314_ (net)
                  0.01    0.00    0.18 ^ _10813_/A (BUF_X4)
    10   19.74    0.01    0.03    0.21 ^ _10813_/Z (BUF_X4)
                                         _05315_ (net)
                  0.01    0.00    0.21 ^ _13111_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.27 v _13111_/Z (MUX2_X1)
                                         _07508_ (net)
                  0.01    0.00    0.27 v _13112_/B (MUX2_X1)
     6    9.21    0.02    0.07    0.34 v _13112_/Z (MUX2_X1)
                                         _07509_ (net)
                  0.02    0.00    0.34 v _13113_/A (INV_X1)
     1    3.45    0.01    0.02    0.37 ^ _13113_/ZN (INV_X1)
                                         _10306_ (net)
                  0.01    0.00    0.37 ^ _19035_/B (HA_X1)
     3    4.94    0.04    0.06    0.43 ^ _19035_/S (HA_X1)
                                         _10308_ (net)
                  0.04    0.00    0.43 ^ _10851_/A3 (AND4_X2)
     3    6.08    0.02    0.06    0.49 ^ _10851_/ZN (AND4_X2)
                                         _05351_ (net)
                  0.02    0.00    0.49 ^ _10879_/A1 (NAND3_X2)
     4    8.76    0.02    0.03    0.52 v _10879_/ZN (NAND3_X2)
                                         _05379_ (net)
                  0.02    0.00    0.52 v _10880_/A4 (NOR4_X2)
     1    1.57    0.03    0.07    0.59 ^ _10880_/ZN (NOR4_X2)
                                         _05380_ (net)
                  0.03    0.00    0.59 ^ _10881_/B2 (OAI21_X1)
     1    0.91    0.01    0.02    0.61 v _10881_/ZN (OAI21_X1)
                                         _05381_ (net)
                  0.01    0.00    0.61 v _10952_/A (MUX2_X1)
     1    3.00    0.01    0.06    0.67 v _10952_/Z (MUX2_X1)
                                         _05452_ (net)
                  0.01    0.00    0.67 v _10953_/A (BUF_X4)
    11   22.11    0.01    0.03    0.71 v _10953_/Z (BUF_X4)
                                         _05453_ (net)
                  0.01    0.00    0.71 v _10955_/B2 (AOI21_X4)
     5    8.13    0.02    0.03    0.74 ^ _10955_/ZN (AOI21_X4)
                                         validOut_S (net)
                  0.02    0.00    0.74 ^ _12577_/A1 (NAND2_X1)
     2    3.04    0.01    0.02    0.76 v _12577_/ZN (NAND2_X1)
                                         _07044_ (net)
                  0.01    0.00    0.76 v _12665_/B2 (OAI33_X1)
     1    3.37    0.07    0.09    0.85 ^ _12665_/ZN (OAI33_X1)
                                         _07126_ (net)
                  0.07    0.00    0.85 ^ _12667_/A1 (NOR3_X2)
     5   11.03    0.02    0.02    0.87 v _12667_/ZN (NOR3_X2)
                                         _10456_ (net)
                  0.02    0.00    0.87 v _12668_/A (INV_X1)
     2    3.19    0.01    0.02    0.90 ^ _12668_/ZN (INV_X1)
                                         thanksIn_P (net)
                  0.01    0.00    0.90 ^ thanksIn_P (out)
                                  0.90   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                         -5.10    0.90   output external delay
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _19163_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: thanksIn_P (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _19163_/CK (DFF_X1)
     3    6.16    0.02    0.09    0.09 ^ _19163_/Q (DFF_X1)
                                         _00008_ (net)
                  0.02    0.00    0.09 ^ _10807_/A (BUF_X4)
     5   21.57    0.02    0.03    0.13 ^ _10807_/Z (BUF_X4)
                                         _05309_ (net)
                  0.02    0.00    0.13 ^ _10808_/A (BUF_X16)
    19   42.49    0.01    0.03    0.15 ^ _10808_/Z (BUF_X16)
                                         _05310_ (net)
                  0.01    0.00    0.15 ^ _10812_/A (BUF_X4)
    10   18.79    0.01    0.03    0.18 ^ _10812_/Z (BUF_X4)
                                         _05314_ (net)
                  0.01    0.00    0.18 ^ _10813_/A (BUF_X4)
    10   19.74    0.01    0.03    0.21 ^ _10813_/Z (BUF_X4)
                                         _05315_ (net)
                  0.01    0.00    0.21 ^ _13111_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.27 v _13111_/Z (MUX2_X1)
                                         _07508_ (net)
                  0.01    0.00    0.27 v _13112_/B (MUX2_X1)
     6    9.21    0.02    0.07    0.34 v _13112_/Z (MUX2_X1)
                                         _07509_ (net)
                  0.02    0.00    0.34 v _13113_/A (INV_X1)
     1    3.45    0.01    0.02    0.37 ^ _13113_/ZN (INV_X1)
                                         _10306_ (net)
                  0.01    0.00    0.37 ^ _19035_/B (HA_X1)
     3    4.94    0.04    0.06    0.43 ^ _19035_/S (HA_X1)
                                         _10308_ (net)
                  0.04    0.00    0.43 ^ _10851_/A3 (AND4_X2)
     3    6.08    0.02    0.06    0.49 ^ _10851_/ZN (AND4_X2)
                                         _05351_ (net)
                  0.02    0.00    0.49 ^ _10879_/A1 (NAND3_X2)
     4    8.76    0.02    0.03    0.52 v _10879_/ZN (NAND3_X2)
                                         _05379_ (net)
                  0.02    0.00    0.52 v _10880_/A4 (NOR4_X2)
     1    1.57    0.03    0.07    0.59 ^ _10880_/ZN (NOR4_X2)
                                         _05380_ (net)
                  0.03    0.00    0.59 ^ _10881_/B2 (OAI21_X1)
     1    0.91    0.01    0.02    0.61 v _10881_/ZN (OAI21_X1)
                                         _05381_ (net)
                  0.01    0.00    0.61 v _10952_/A (MUX2_X1)
     1    3.00    0.01    0.06    0.67 v _10952_/Z (MUX2_X1)
                                         _05452_ (net)
                  0.01    0.00    0.67 v _10953_/A (BUF_X4)
    11   22.11    0.01    0.03    0.71 v _10953_/Z (BUF_X4)
                                         _05453_ (net)
                  0.01    0.00    0.71 v _10955_/B2 (AOI21_X4)
     5    8.13    0.02    0.03    0.74 ^ _10955_/ZN (AOI21_X4)
                                         validOut_S (net)
                  0.02    0.00    0.74 ^ _12577_/A1 (NAND2_X1)
     2    3.04    0.01    0.02    0.76 v _12577_/ZN (NAND2_X1)
                                         _07044_ (net)
                  0.01    0.00    0.76 v _12665_/B2 (OAI33_X1)
     1    3.37    0.07    0.09    0.85 ^ _12665_/ZN (OAI33_X1)
                                         _07126_ (net)
                  0.07    0.00    0.85 ^ _12667_/A1 (NOR3_X2)
     5   11.03    0.02    0.02    0.87 v _12667_/ZN (NOR3_X2)
                                         _10456_ (net)
                  0.02    0.00    0.87 v _12668_/A (INV_X1)
     2    3.19    0.01    0.02    0.90 ^ _12668_/ZN (INV_X1)
                                         thanksIn_P (net)
                  0.01    0.00    0.90 ^ thanksIn_P (out)
                                  0.90   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                         -5.10    0.90   output external delay
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.30e-03   3.42e-04   1.76e-04   4.82e-03  44.0%
Combinational          3.53e-03   2.33e-03   2.62e-04   6.12e-03  56.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.83e-03   2.67e-03   4.39e-04   1.09e-02 100.0%
                          71.5%      24.4%       4.0%
