Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar  8 18:29:27 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPPU_control_sets_placed.rpt
| Design       : GPPU
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |              30 |           13 |
| No           | Yes                   | No                     |              49 |           26 |
| Yes          | No                    | No                     |              16 |           12 |
| Yes          | No                    | Yes                    |             565 |          376 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+---------------------------+------------------+----------------+--------------+
|  PRECLOCK_BUFG |                                    |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uart_inst/p_0_in[4]                |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG |                                    |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uart_inst/p_0_in[6]                |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uart_inst/p_0_in[2]                |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uart_inst/p_0_in[3]                |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uart_inst/p_0_in[1]                |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uart_inst/p_0_in[0]                |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uart_inst/p_0_in[7]                |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uart_inst/p_0_in[5]                |                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | uart_inst/bit_count[3]_i_1_n_0     | FC/AR[0]                  |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | uart_inst/data_out[7]_i_1_n_0      |                           |                4 |              8 |         2.00 |
|  clk_div2      |                                    |                           |                5 |             15 |         3.00 |
|  CLK_IBUF_BUFG | uart_inst/baud_counter[15]_i_1_n_0 | FC/AR[0]                  |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG |                                    | p_0_in                    |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG |                                    | FC/AR[0]                  |               13 |             30 |         2.31 |
|  PRECLOCK_BUFG |                                    | PC/Pc[31]_i_1_n_0         |               21 |             32 |         1.52 |
|  CLK_IBUF_BUFG | uart_inst/rx_valid_reg_n_0         | FC/AR[0]                  |                6 |             32 |         5.33 |
| ~CLK_IBUF_BUFG | im_inst/E[0]                       | uart_inst/prog_mode_reg_0 |               20 |             32 |         1.60 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_12[0]           | uart_inst/prog_mode_reg_0 |               23 |             32 |         1.39 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_0[0]            | uart_inst/prog_mode_reg_0 |               20 |             32 |         1.60 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_11[0]           | uart_inst/prog_mode_reg_0 |               28 |             32 |         1.14 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_1[0]            | uart_inst/prog_mode_reg_0 |               25 |             32 |         1.28 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_13[0]           | uart_inst/prog_mode_reg_0 |               21 |             32 |         1.52 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_10[0]           | uart_inst/prog_mode_reg_0 |               29 |             32 |         1.10 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_6[0]            | uart_inst/prog_mode_reg_0 |               23 |             32 |         1.39 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_5[0]            | uart_inst/prog_mode_reg_0 |               21 |             32 |         1.52 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_7[0]            | uart_inst/prog_mode_reg_0 |               21 |             32 |         1.52 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_4[0]            | uart_inst/prog_mode_reg_0 |               30 |             32 |         1.07 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_2[0]            | uart_inst/prog_mode_reg_0 |               23 |             32 |         1.39 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_9[0]            | uart_inst/prog_mode_reg_0 |               20 |             32 |         1.60 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_3[0]            | uart_inst/prog_mode_reg_0 |               23 |             32 |         1.39 |
| ~CLK_IBUF_BUFG | im_inst/im_reg_1_0_8[0]            | uart_inst/prog_mode_reg_0 |               22 |             32 |         1.45 |
|  CLK_IBUF_BUFG | FC/CUENTITAS                       | FC/AR[0]                  |               13 |             33 |         2.54 |
+----------------+------------------------------------+---------------------------+------------------+----------------+--------------+


