
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000c28  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080c28  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000088  20000434  0008105c  00020434  2**2
                  ALLOC
  3 .stack        00000404  200004bc  000810e4  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008c0  000814e8  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00004e20  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000ed5  00000000  00000000  000252d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000115c  00000000  00000000  000261ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000198  00000000  00000000  00027307  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000170  00000000  00000000  0002749f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011c28  00000000  00000000  0002760f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000327e  00000000  00000000  00039237  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000542eb  00000000  00000000  0003c4b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000520  00000000  00000000  000907a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 08 00 20 65 03 08 00 61 03 08 00 61 03 08 00     ... e...a...a...
   80010:	61 03 08 00 61 03 08 00 61 03 08 00 00 00 00 00     a...a...a.......
	...
   8002c:	61 03 08 00 61 03 08 00 00 00 00 00 61 03 08 00     a...a.......a...
   8003c:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   8004c:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   8005c:	61 03 08 00 ad 09 08 00 61 03 08 00 00 00 00 00     a.......a.......
   8006c:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
	...
   80084:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   80094:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   800a4:	00 00 00 00 61 03 08 00 61 03 08 00 61 03 08 00     ....a...a...a...
   800b4:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   800c4:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   800d4:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   800e4:	61 03 08 00 61 03 08 00 e5 02 08 00 61 03 08 00     a...a.......a...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080c28 	.word	0x00080c28

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080c28 	.word	0x00080c28
   80154:	20000438 	.word	0x20000438
   80158:	00080c28 	.word	0x00080c28
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
   80160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80164:	1855      	adds	r5, r2, r1
   80166:	2908      	cmp	r1, #8
   80168:	bf98      	it	ls
   8016a:	2a08      	cmpls	r2, #8
   8016c:	d864      	bhi.n	80238 <can_init+0xd8>
   8016e:	460e      	mov	r6, r1
   80170:	2d08      	cmp	r5, #8
   80172:	dc61      	bgt.n	80238 <can_init+0xd8>
   80174:	4a32      	ldr	r2, [pc, #200]	; (80240 <can_init+0xe0>)
   80176:	6813      	ldr	r3, [r2, #0]
   80178:	f023 0301 	bic.w	r3, r3, #1
   8017c:	6013      	str	r3, [r2, #0]
   8017e:	6913      	ldr	r3, [r2, #16]
   80180:	4b30      	ldr	r3, [pc, #192]	; (80244 <can_init+0xe4>)
   80182:	f44f 7440 	mov.w	r4, #768	; 0x300
   80186:	645c      	str	r4, [r3, #68]	; 0x44
   80188:	6f1c      	ldr	r4, [r3, #112]	; 0x70
   8018a:	f024 0403 	bic.w	r4, r4, #3
   8018e:	671c      	str	r4, [r3, #112]	; 0x70
   80190:	2403      	movs	r4, #3
   80192:	605c      	str	r4, [r3, #4]
   80194:	665c      	str	r4, [r3, #100]	; 0x64
   80196:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8019a:	4c2b      	ldr	r4, [pc, #172]	; (80248 <can_init+0xe8>)
   8019c:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
   801a0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801a8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
   801ac:	6150      	str	r0, [r2, #20]
   801ae:	42a9      	cmp	r1, r5
   801b0:	dc40      	bgt.n	80234 <can_init+0xd4>
   801b2:	460a      	mov	r2, r1
   801b4:	2400      	movs	r4, #0
   801b6:	46a1      	mov	r9, r4
   801b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80240 <can_init+0xe0>
   801bc:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
   801c0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
   801c4:	2701      	movs	r7, #1
   801c6:	0153      	lsls	r3, r2, #5
   801c8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801cc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
   801d0:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
   801d4:	4443      	add	r3, r8
   801d6:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
   801da:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
   801de:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   801e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   801e6:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
   801ea:	fa07 f302 	lsl.w	r3, r7, r2
   801ee:	431c      	orrs	r4, r3
   801f0:	3201      	adds	r2, #1
   801f2:	4295      	cmp	r5, r2
   801f4:	dae7      	bge.n	801c6 <can_init+0x66>
   801f6:	b181      	cbz	r1, 8021a <can_init+0xba>
   801f8:	2300      	movs	r3, #0
   801fa:	4911      	ldr	r1, [pc, #68]	; (80240 <can_init+0xe0>)
   801fc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
   80200:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   80204:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80208:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
   8020c:	f103 0210 	add.w	r2, r3, #16
   80210:	0152      	lsls	r2, r2, #5
   80212:	5088      	str	r0, [r1, r2]
   80214:	3301      	adds	r3, #1
   80216:	429e      	cmp	r6, r3
   80218:	d1f4      	bne.n	80204 <can_init+0xa4>
   8021a:	4b09      	ldr	r3, [pc, #36]	; (80240 <can_init+0xe0>)
   8021c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8021e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80222:	4a0a      	ldr	r2, [pc, #40]	; (8024c <can_init+0xec>)
   80224:	6051      	str	r1, [r2, #4]
   80226:	681a      	ldr	r2, [r3, #0]
   80228:	f042 0201 	orr.w	r2, r2, #1
   8022c:	601a      	str	r2, [r3, #0]
   8022e:	2000      	movs	r0, #0
   80230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   80234:	2400      	movs	r4, #0
   80236:	e7de      	b.n	801f6 <can_init+0x96>
   80238:	2001      	movs	r0, #1
   8023a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8023e:	bf00      	nop
   80240:	400b4000 	.word	0x400b4000
   80244:	400e0e00 	.word	0x400e0e00
   80248:	1000102b 	.word	0x1000102b
   8024c:	e000e100 	.word	0xe000e100

00080250 <can_init_def_tx_rx_mb>:
   80250:	b508      	push	{r3, lr}
   80252:	2202      	movs	r2, #2
   80254:	2101      	movs	r1, #1
   80256:	4b01      	ldr	r3, [pc, #4]	; (8025c <can_init_def_tx_rx_mb+0xc>)
   80258:	4798      	blx	r3
   8025a:	bd08      	pop	{r3, pc}
   8025c:	00080161 	.word	0x00080161

00080260 <can_receive>:
   80260:	014b      	lsls	r3, r1, #5
   80262:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80266:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8026a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8026e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80272:	d033      	beq.n	802dc <can_receive+0x7c>
   80274:	b430      	push	{r4, r5}
   80276:	014b      	lsls	r3, r1, #5
   80278:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80280:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
   80284:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
   80288:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8028c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80290:	8005      	strh	r5, [r0, #0]
   80292:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80296:	f3c3 4303 	ubfx	r3, r3, #16, #4
   8029a:	8043      	strh	r3, [r0, #2]
   8029c:	461d      	mov	r5, r3
   8029e:	b15b      	cbz	r3, 802b8 <can_receive+0x58>
   802a0:	3004      	adds	r0, #4
   802a2:	2300      	movs	r3, #0
   802a4:	2b03      	cmp	r3, #3
   802a6:	bfd9      	ittee	le
   802a8:	7002      	strble	r2, [r0, #0]
   802aa:	0a12      	lsrle	r2, r2, #8
   802ac:	7004      	strbgt	r4, [r0, #0]
   802ae:	0a24      	lsrgt	r4, r4, #8
   802b0:	3301      	adds	r3, #1
   802b2:	3001      	adds	r0, #1
   802b4:	42ab      	cmp	r3, r5
   802b6:	d1f5      	bne.n	802a4 <can_receive+0x44>
   802b8:	4b09      	ldr	r3, [pc, #36]	; (802e0 <can_receive+0x80>)
   802ba:	f101 0210 	add.w	r2, r1, #16
   802be:	0152      	lsls	r2, r2, #5
   802c0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802c4:	5098      	str	r0, [r3, r2]
   802c6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ca:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802d2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
   802d6:	2000      	movs	r0, #0
   802d8:	bc30      	pop	{r4, r5}
   802da:	4770      	bx	lr
   802dc:	2001      	movs	r0, #1
   802de:	4770      	bx	lr
   802e0:	400b4000 	.word	0x400b4000

000802e4 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   802e4:	b510      	push	{r4, lr}
   802e6:	b084      	sub	sp, #16
	//if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   802e8:	4b17      	ldr	r3, [pc, #92]	; (80348 <CAN0_Handler+0x64>)
   802ea:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802ec:	f014 0f06 	tst.w	r4, #6
   802f0:	d014      	beq.n	8031c <CAN0_Handler+0x38>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802f2:	f014 0f02 	tst.w	r4, #2
   802f6:	d11e      	bne.n	80336 <CAN0_Handler+0x52>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   802f8:	f014 0f04 	tst.w	r4, #4
   802fc:	d020      	beq.n	80340 <CAN0_Handler+0x5c>
		
		{
			can_receive(&message, 2);
   802fe:	2102      	movs	r1, #2
   80300:	a801      	add	r0, sp, #4
   80302:	4b12      	ldr	r3, [pc, #72]	; (8034c <CAN0_Handler+0x68>)
   80304:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80306:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   8030a:	b11a      	cbz	r2, 80314 <CAN0_Handler+0x30>
   8030c:	2300      	movs	r3, #0
   8030e:	3301      	adds	r3, #1
   80310:	4293      	cmp	r3, r2
   80312:	d1fc      	bne.n	8030e <CAN0_Handler+0x2a>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
		
		// Setting step motor with X-Axis when message is received
		PWM_set_value(message.data[0]);
   80314:	f99d 0008 	ldrsb.w	r0, [sp, #8]
   80318:	4b0d      	ldr	r3, [pc, #52]	; (80350 <CAN0_Handler+0x6c>)
   8031a:	4798      	blx	r3
	}
	
	if(can_sr & CAN_SR_MB0)
   8031c:	f014 0f01 	tst.w	r4, #1
   80320:	d002      	beq.n	80328 <CAN0_Handler+0x44>
	{
		//if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80322:	2201      	movs	r2, #1
   80324:	4b08      	ldr	r3, [pc, #32]	; (80348 <CAN0_Handler+0x64>)
   80326:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80328:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8032c:	4b09      	ldr	r3, [pc, #36]	; (80354 <CAN0_Handler+0x70>)
   8032e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80332:	b004      	add	sp, #16
   80334:	bd10      	pop	{r4, pc}
			can_receive(&message, 1);
   80336:	2101      	movs	r1, #1
   80338:	a801      	add	r0, sp, #4
   8033a:	4b04      	ldr	r3, [pc, #16]	; (8034c <CAN0_Handler+0x68>)
   8033c:	4798      	blx	r3
   8033e:	e7e2      	b.n	80306 <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80340:	4805      	ldr	r0, [pc, #20]	; (80358 <CAN0_Handler+0x74>)
   80342:	4b06      	ldr	r3, [pc, #24]	; (8035c <CAN0_Handler+0x78>)
   80344:	4798      	blx	r3
   80346:	e7de      	b.n	80306 <CAN0_Handler+0x22>
   80348:	400b4000 	.word	0x400b4000
   8034c:	00080261 	.word	0x00080261
   80350:	000804e5 	.word	0x000804e5
   80354:	e000e100 	.word	0xe000e100
   80358:	00080b84 	.word	0x00080b84
   8035c:	000808fd 	.word	0x000808fd

00080360 <Dummy_Handler>:
   80360:	e7fe      	b.n	80360 <Dummy_Handler>
	...

00080364 <Reset_Handler>:
   80364:	b508      	push	{r3, lr}
   80366:	4b18      	ldr	r3, [pc, #96]	; (803c8 <Reset_Handler+0x64>)
   80368:	4a18      	ldr	r2, [pc, #96]	; (803cc <Reset_Handler+0x68>)
   8036a:	429a      	cmp	r2, r3
   8036c:	d010      	beq.n	80390 <Reset_Handler+0x2c>
   8036e:	4b18      	ldr	r3, [pc, #96]	; (803d0 <Reset_Handler+0x6c>)
   80370:	4a15      	ldr	r2, [pc, #84]	; (803c8 <Reset_Handler+0x64>)
   80372:	429a      	cmp	r2, r3
   80374:	d20c      	bcs.n	80390 <Reset_Handler+0x2c>
   80376:	3b01      	subs	r3, #1
   80378:	1a9b      	subs	r3, r3, r2
   8037a:	f023 0303 	bic.w	r3, r3, #3
   8037e:	3304      	adds	r3, #4
   80380:	4413      	add	r3, r2
   80382:	4912      	ldr	r1, [pc, #72]	; (803cc <Reset_Handler+0x68>)
   80384:	f851 0b04 	ldr.w	r0, [r1], #4
   80388:	f842 0b04 	str.w	r0, [r2], #4
   8038c:	429a      	cmp	r2, r3
   8038e:	d1f9      	bne.n	80384 <Reset_Handler+0x20>
   80390:	4b10      	ldr	r3, [pc, #64]	; (803d4 <Reset_Handler+0x70>)
   80392:	4a11      	ldr	r2, [pc, #68]	; (803d8 <Reset_Handler+0x74>)
   80394:	429a      	cmp	r2, r3
   80396:	d20a      	bcs.n	803ae <Reset_Handler+0x4a>
   80398:	3b01      	subs	r3, #1
   8039a:	1a9b      	subs	r3, r3, r2
   8039c:	f023 0303 	bic.w	r3, r3, #3
   803a0:	3304      	adds	r3, #4
   803a2:	4413      	add	r3, r2
   803a4:	2100      	movs	r1, #0
   803a6:	f842 1b04 	str.w	r1, [r2], #4
   803aa:	4293      	cmp	r3, r2
   803ac:	d1fb      	bne.n	803a6 <Reset_Handler+0x42>
   803ae:	4b0b      	ldr	r3, [pc, #44]	; (803dc <Reset_Handler+0x78>)
   803b0:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   803b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   803b8:	4a09      	ldr	r2, [pc, #36]	; (803e0 <Reset_Handler+0x7c>)
   803ba:	6093      	str	r3, [r2, #8]
   803bc:	4b09      	ldr	r3, [pc, #36]	; (803e4 <Reset_Handler+0x80>)
   803be:	4798      	blx	r3
   803c0:	4b09      	ldr	r3, [pc, #36]	; (803e8 <Reset_Handler+0x84>)
   803c2:	4798      	blx	r3
   803c4:	e7fe      	b.n	803c4 <Reset_Handler+0x60>
   803c6:	bf00      	nop
   803c8:	20000000 	.word	0x20000000
   803cc:	00080c28 	.word	0x00080c28
   803d0:	20000434 	.word	0x20000434
   803d4:	200004bc 	.word	0x200004bc
   803d8:	20000434 	.word	0x20000434
   803dc:	00080000 	.word	0x00080000
   803e0:	e000ed00 	.word	0xe000ed00
   803e4:	00080a15 	.word	0x00080a15
   803e8:	000805a1 	.word	0x000805a1

000803ec <SystemInit>:
   803ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
   803f0:	4a20      	ldr	r2, [pc, #128]	; (80474 <SystemInit+0x88>)
   803f2:	6013      	str	r3, [r2, #0]
   803f4:	f502 7200 	add.w	r2, r2, #512	; 0x200
   803f8:	6013      	str	r3, [r2, #0]
   803fa:	4b1f      	ldr	r3, [pc, #124]	; (80478 <SystemInit+0x8c>)
   803fc:	6a1b      	ldr	r3, [r3, #32]
   803fe:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80402:	d107      	bne.n	80414 <SystemInit+0x28>
   80404:	4a1d      	ldr	r2, [pc, #116]	; (8047c <SystemInit+0x90>)
   80406:	4b1c      	ldr	r3, [pc, #112]	; (80478 <SystemInit+0x8c>)
   80408:	621a      	str	r2, [r3, #32]
   8040a:	461a      	mov	r2, r3
   8040c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8040e:	f013 0f01 	tst.w	r3, #1
   80412:	d0fb      	beq.n	8040c <SystemInit+0x20>
   80414:	4a1a      	ldr	r2, [pc, #104]	; (80480 <SystemInit+0x94>)
   80416:	4b18      	ldr	r3, [pc, #96]	; (80478 <SystemInit+0x8c>)
   80418:	621a      	str	r2, [r3, #32]
   8041a:	461a      	mov	r2, r3
   8041c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8041e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80422:	d0fb      	beq.n	8041c <SystemInit+0x30>
   80424:	4a14      	ldr	r2, [pc, #80]	; (80478 <SystemInit+0x8c>)
   80426:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80428:	f023 0303 	bic.w	r3, r3, #3
   8042c:	f043 0301 	orr.w	r3, r3, #1
   80430:	6313      	str	r3, [r2, #48]	; 0x30
   80432:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80434:	f013 0f08 	tst.w	r3, #8
   80438:	d0fb      	beq.n	80432 <SystemInit+0x46>
   8043a:	4a12      	ldr	r2, [pc, #72]	; (80484 <SystemInit+0x98>)
   8043c:	4b0e      	ldr	r3, [pc, #56]	; (80478 <SystemInit+0x8c>)
   8043e:	629a      	str	r2, [r3, #40]	; 0x28
   80440:	461a      	mov	r2, r3
   80442:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80444:	f013 0f02 	tst.w	r3, #2
   80448:	d0fb      	beq.n	80442 <SystemInit+0x56>
   8044a:	2211      	movs	r2, #17
   8044c:	4b0a      	ldr	r3, [pc, #40]	; (80478 <SystemInit+0x8c>)
   8044e:	631a      	str	r2, [r3, #48]	; 0x30
   80450:	461a      	mov	r2, r3
   80452:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80454:	f013 0f08 	tst.w	r3, #8
   80458:	d0fb      	beq.n	80452 <SystemInit+0x66>
   8045a:	2212      	movs	r2, #18
   8045c:	4b06      	ldr	r3, [pc, #24]	; (80478 <SystemInit+0x8c>)
   8045e:	631a      	str	r2, [r3, #48]	; 0x30
   80460:	461a      	mov	r2, r3
   80462:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80464:	f013 0f08 	tst.w	r3, #8
   80468:	d0fb      	beq.n	80462 <SystemInit+0x76>
   8046a:	4a07      	ldr	r2, [pc, #28]	; (80488 <SystemInit+0x9c>)
   8046c:	4b07      	ldr	r3, [pc, #28]	; (8048c <SystemInit+0xa0>)
   8046e:	601a      	str	r2, [r3, #0]
   80470:	4770      	bx	lr
   80472:	bf00      	nop
   80474:	400e0a00 	.word	0x400e0a00
   80478:	400e0600 	.word	0x400e0600
   8047c:	00370809 	.word	0x00370809
   80480:	01370809 	.word	0x01370809
   80484:	200d3f01 	.word	0x200d3f01
   80488:	0501bd00 	.word	0x0501bd00
   8048c:	20000000 	.word	0x20000000

00080490 <PWM_init>:
#define STEP_RIGHT_MAX 1740
#define STEP_LEFT_MAX 900

void PWM_init()
{
	REG_PMC_PCER1 |= PMC_PCER1_PID36;                     // Enable PWM
   80490:	4a12      	ldr	r2, [pc, #72]	; (804dc <PWM_init+0x4c>)
   80492:	6813      	ldr	r3, [r2, #0]
   80494:	f043 0310 	orr.w	r3, r3, #16
   80498:	6013      	str	r3, [r2, #0]
	REG_PIOC_ABSR |= PIO_ABSR_P19;                        // Set PWM pin perhipheral C
   8049a:	f502 6237 	add.w	r2, r2, #2928	; 0xb70
   8049e:	6813      	ldr	r3, [r2, #0]
   804a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
   804a4:	6013      	str	r3, [r2, #0]
	REG_PIOC_PDR |= PIO_PDR_P19;                          // Set PWM pin to an output1
   804a6:	3a6c      	subs	r2, #108	; 0x6c
   804a8:	6813      	ldr	r3, [r2, #0]
   804aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
   804ae:	6013      	str	r3, [r2, #0]
	REG_PWM_CLK = PWM_CLK_PREA(0) | PWM_CLK_DIVA(42);     // Set the PWM clock rate to 2MHz (84MHz/42)
   804b0:	222a      	movs	r2, #42	; 0x2a
   804b2:	4b0b      	ldr	r3, [pc, #44]	; (804e0 <PWM_init+0x50>)
   804b4:	601a      	str	r2, [r3, #0]
	REG_PWM_CMR5 = PWM_CMR_CALG | PWM_CMR_CPRE_CLKA;      // Enable dual slope PWM and set the clock source as CLKA
   804b6:	f240 120b 	movw	r2, #267	; 0x10b
   804ba:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
   804be:	601a      	str	r2, [r3, #0]
	REG_PWM_CPRD5 = 20000;                                // Set the PWM frequency 2MHz/(2 * 20000) = 50Hz = 20ms
   804c0:	f644 6220 	movw	r2, #20000	; 0x4e20
   804c4:	330c      	adds	r3, #12
   804c6:	601a      	str	r2, [r3, #0]
	REG_PWM_CDTY5 = 20000-STEP_CENTER;                    // Set the PWM duty cycle to 1500 - centre the servo
   804c8:	f644 02f8 	movw	r2, #18680	; 0x48f8
   804cc:	3b08      	subs	r3, #8
   804ce:	601a      	str	r2, [r3, #0]
	REG_PWM_ENA = PWM_ENA_CHID5;                          // Enable the PWM channel
   804d0:	2220      	movs	r2, #32
   804d2:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
   804d6:	601a      	str	r2, [r3, #0]
   804d8:	4770      	bx	lr
   804da:	bf00      	nop
   804dc:	400e0700 	.word	0x400e0700
   804e0:	40094000 	.word	0x40094000

000804e4 <PWM_set_value>:
}

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
   804e4:	f44f 7352 	mov.w	r3, #840	; 0x348
   804e8:	fb03 f000 	mul.w	r0, r3, r0
   804ec:	4b0a      	ldr	r3, [pc, #40]	; (80518 <PWM_set_value+0x34>)
   804ee:	fb83 2300 	smull	r2, r3, r3, r0
   804f2:	17c0      	asrs	r0, r0, #31
   804f4:	ebc0 1063 	rsb	r0, r0, r3, asr #5
	// Value between 0 and 100
	
	step_value = map(value, 0, 100, STEP_LEFT_MAX, STEP_RIGHT_MAX);
	//printf("%d", step_value);
	
	if(step_value < STEP_LEFT_MAX || step_value > STEP_RIGHT_MAX)
   804f8:	f500 7361 	add.w	r3, r0, #900	; 0x384
   804fc:	b280      	uxth	r0, r0
   804fe:	f5b0 7f52 	cmp.w	r0, #840	; 0x348
   80502:	d901      	bls.n	80508 <PWM_set_value+0x24>
	{
		// Error: Value is outside range
		return 1;
   80504:	2001      	movs	r0, #1
   80506:	4770      	bx	lr
	} else {
		REG_PWM_CDTY5 = 20000-step_value;
   80508:	b21b      	sxth	r3, r3
   8050a:	f5c3 439c 	rsb	r3, r3, #19968	; 0x4e00
   8050e:	3320      	adds	r3, #32
   80510:	4a02      	ldr	r2, [pc, #8]	; (8051c <PWM_set_value+0x38>)
   80512:	6013      	str	r3, [r2, #0]
	}
}
   80514:	4770      	bx	lr
   80516:	bf00      	nop
   80518:	51eb851f 	.word	0x51eb851f
   8051c:	400942a4 	.word	0x400942a4

00080520 <ADC_init>:
#define PASSWD_PIO_ADC 0x41444300
#define ADC_LIMIT 2000

void ADC_init()
{
	PMC->PMC_PCER1 |= PMC_PCER1_PID37; //ADC CLK ON
   80520:	4a0a      	ldr	r2, [pc, #40]	; (8054c <ADC_init+0x2c>)
   80522:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80526:	f043 0320 	orr.w	r3, r3, #32
   8052a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	ADC->ADC_MR |= ADC_MR_FREERUN_ON;
   8052e:	4b08      	ldr	r3, [pc, #32]	; (80550 <ADC_init+0x30>)
   80530:	685a      	ldr	r2, [r3, #4]
   80532:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   80536:	605a      	str	r2, [r3, #4]
	ADC->ADC_CHER |= ADC_CHER_CH0; // CH0 ON
   80538:	691a      	ldr	r2, [r3, #16]
   8053a:	f042 0201 	orr.w	r2, r2, #1
   8053e:	611a      	str	r2, [r3, #16]
	ADC->ADC_CR |= ADC_CR_START; //starts analog-to-digital conversion
   80540:	681a      	ldr	r2, [r3, #0]
   80542:	f042 0202 	orr.w	r2, r2, #2
   80546:	601a      	str	r2, [r3, #0]
   80548:	4770      	bx	lr
   8054a:	bf00      	nop
   8054c:	400e0600 	.word	0x400e0600
   80550:	400c0000 	.word	0x400c0000

00080554 <ADC_check_goal>:
}

int ADC_read()
{
	// Getting data in the register
	return ADC->ADC_CDR[0];
   80554:	4b03      	ldr	r3, [pc, #12]	; (80564 <ADC_check_goal+0x10>)
   80556:	6d18      	ldr	r0, [r3, #80]	; 0x50
		// A GOAL is detected
		return 1;
	}
	
	return 0;
}
   80558:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
   8055c:	bfac      	ite	ge
   8055e:	2000      	movge	r0, #0
   80560:	2001      	movlt	r0, #1
   80562:	4770      	bx	lr
   80564:	400c0000 	.word	0x400c0000

00080568 <motor_init>:
#define RIGHT 1

void motor_init()
{
	// Set EN pin for motor (PD9)
	REG_PIOD_OER |= PIO_OER_P9;
   80568:	4a0a      	ldr	r2, [pc, #40]	; (80594 <motor_init+0x2c>)
   8056a:	6813      	ldr	r3, [r2, #0]
   8056c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   80570:	6013      	str	r3, [r2, #0]
	REG_PIOD_SODR |= PIO_SODR_P9;
   80572:	3220      	adds	r2, #32
   80574:	6813      	ldr	r3, [r2, #0]
   80576:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   8057a:	6013      	str	r3, [r2, #0]
	
	// Initialize DAC, set to half word
	REG_DACC_MR |= DACC_MR_USER_SEL_CHANNEL0;
   8057c:	4b06      	ldr	r3, [pc, #24]	; (80598 <motor_init+0x30>)
   8057e:	681a      	ldr	r2, [r3, #0]
   80580:	601a      	str	r2, [r3, #0]
	REG_DACC_MR |= DACC_MR_WORD_HALF;
   80582:	681a      	ldr	r2, [r3, #0]
   80584:	601a      	str	r2, [r3, #0]
	REG_DACC_CHER |= DACC_CHER_CH0;
   80586:	4a05      	ldr	r2, [pc, #20]	; (8059c <motor_init+0x34>)
   80588:	6813      	ldr	r3, [r2, #0]
   8058a:	f043 0301 	orr.w	r3, r3, #1
   8058e:	6013      	str	r3, [r2, #0]
   80590:	4770      	bx	lr
   80592:	bf00      	nop
   80594:	400e1410 	.word	0x400e1410
   80598:	400c8004 	.word	0x400c8004
   8059c:	400c8010 	.word	0x400c8010

000805a0 <main>:

uint8_t score = 0;
uint8_t game_pause = 0;

int main (void)
{
   805a0:	b570      	push	{r4, r5, r6, lr}
	/* Insert system clock initialization code here (sysclk_init()). */
	SystemInit();
   805a2:	4b15      	ldr	r3, [pc, #84]	; (805f8 <main+0x58>)
   805a4:	4798      	blx	r3
	configure_uart();
   805a6:	4b15      	ldr	r3, [pc, #84]	; (805fc <main+0x5c>)
   805a8:	4798      	blx	r3
	
	PWM_init();
   805aa:	4b15      	ldr	r3, [pc, #84]	; (80600 <main+0x60>)
   805ac:	4798      	blx	r3
	
	ADC_init();
   805ae:	4b15      	ldr	r3, [pc, #84]	; (80604 <main+0x64>)
   805b0:	4798      	blx	r3
	
	motor_init();
   805b2:	4b15      	ldr	r3, [pc, #84]	; (80608 <main+0x68>)
   805b4:	4798      	blx	r3
	
	int d = can_init_def_tx_rx_mb(0x00290561);
   805b6:	4815      	ldr	r0, [pc, #84]	; (8060c <main+0x6c>)
   805b8:	4b15      	ldr	r3, [pc, #84]	; (80610 <main+0x70>)
   805ba:	4798      	blx	r3
	printf("Node 2\n\r");
   805bc:	4815      	ldr	r0, [pc, #84]	; (80614 <main+0x74>)
   805be:	4b16      	ldr	r3, [pc, #88]	; (80618 <main+0x78>)
   805c0:	4798      	blx	r3
	
	WDT -> WDT_MR |= WDT_MR_WDDIS;
   805c2:	4a16      	ldr	r2, [pc, #88]	; (8061c <main+0x7c>)
   805c4:	6853      	ldr	r3, [r2, #4]
   805c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   805ca:	6053      	str	r3, [r2, #4]
	msg.data[0] = 'c';
	msg.data[1] = 'f';
	
	while(1){
		// GOAL logic
		if (ADC_check_goal() && !game_pause)
   805cc:	4d14      	ldr	r5, [pc, #80]	; (80620 <main+0x80>)
   805ce:	4e15      	ldr	r6, [pc, #84]	; (80624 <main+0x84>)
		
		
			// Set data in the DAC
			uint16_t data1 = 0xAAAA;
			uint16_t data2 = 0xFFFF;
			REG_DACC_CDR = ((data1 << 16) | data2);
   805d0:	4c15      	ldr	r4, [pc, #84]	; (80628 <main+0x88>)
   805d2:	e001      	b.n	805d8 <main+0x38>
   805d4:	4b15      	ldr	r3, [pc, #84]	; (8062c <main+0x8c>)
   805d6:	6023      	str	r3, [r4, #0]
		if (ADC_check_goal() && !game_pause)
   805d8:	47a8      	blx	r5
   805da:	2800      	cmp	r0, #0
   805dc:	d0fa      	beq.n	805d4 <main+0x34>
   805de:	7833      	ldrb	r3, [r6, #0]
   805e0:	2b00      	cmp	r3, #0
   805e2:	d1f7      	bne.n	805d4 <main+0x34>
			score++;
   805e4:	7871      	ldrb	r1, [r6, #1]
   805e6:	3101      	adds	r1, #1
   805e8:	b2c9      	uxtb	r1, r1
   805ea:	7071      	strb	r1, [r6, #1]
			printf("score: %d \n\r", score);
   805ec:	4810      	ldr	r0, [pc, #64]	; (80630 <main+0x90>)
   805ee:	4b0a      	ldr	r3, [pc, #40]	; (80618 <main+0x78>)
   805f0:	4798      	blx	r3
			game_pause = 1;
   805f2:	2301      	movs	r3, #1
   805f4:	7033      	strb	r3, [r6, #0]
   805f6:	e7ed      	b.n	805d4 <main+0x34>
   805f8:	000803ed 	.word	0x000803ed
   805fc:	00080921 	.word	0x00080921
   80600:	00080491 	.word	0x00080491
   80604:	00080521 	.word	0x00080521
   80608:	00080569 	.word	0x00080569
   8060c:	00290561 	.word	0x00290561
   80610:	00080251 	.word	0x00080251
   80614:	00080bbc 	.word	0x00080bbc
   80618:	000808fd 	.word	0x000808fd
   8061c:	400e1a50 	.word	0x400e1a50
   80620:	00080555 	.word	0x00080555
   80624:	20000450 	.word	0x20000450
   80628:	400c8020 	.word	0x400c8020
   8062c:	aaaaffff 	.word	0xaaaaffff
   80630:	00080bc8 	.word	0x00080bc8

00080634 <prints>:
   80634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80638:	460d      	mov	r5, r1
   8063a:	1e16      	subs	r6, r2, #0
   8063c:	dd48      	ble.n	806d0 <prints+0x9c>
   8063e:	780a      	ldrb	r2, [r1, #0]
   80640:	2a00      	cmp	r2, #0
   80642:	d035      	beq.n	806b0 <prints+0x7c>
   80644:	460a      	mov	r2, r1
   80646:	2400      	movs	r4, #0
   80648:	3401      	adds	r4, #1
   8064a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   8064e:	2900      	cmp	r1, #0
   80650:	d1fa      	bne.n	80648 <prints+0x14>
   80652:	42a6      	cmp	r6, r4
   80654:	dc2d      	bgt.n	806b2 <prints+0x7e>
   80656:	2400      	movs	r4, #0
   80658:	f003 0202 	and.w	r2, r3, #2
   8065c:	2a00      	cmp	r2, #0
   8065e:	bf0c      	ite	eq
   80660:	f04f 0820 	moveq.w	r8, #32
   80664:	f04f 0830 	movne.w	r8, #48	; 0x30
   80668:	f013 0301 	ands.w	r3, r3, #1
   8066c:	d123      	bne.n	806b6 <prints+0x82>
   8066e:	2c00      	cmp	r4, #0
   80670:	dd28      	ble.n	806c4 <prints+0x90>
   80672:	4626      	mov	r6, r4
   80674:	fa5f f988 	uxtb.w	r9, r8
   80678:	4f18      	ldr	r7, [pc, #96]	; (806dc <prints+0xa8>)
   8067a:	4648      	mov	r0, r9
   8067c:	47b8      	blx	r7
   8067e:	3e01      	subs	r6, #1
   80680:	d1fb      	bne.n	8067a <prints+0x46>
   80682:	7828      	ldrb	r0, [r5, #0]
   80684:	b188      	cbz	r0, 806aa <prints+0x76>
   80686:	4f15      	ldr	r7, [pc, #84]	; (806dc <prints+0xa8>)
   80688:	47b8      	blx	r7
   8068a:	3401      	adds	r4, #1
   8068c:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   80690:	2800      	cmp	r0, #0
   80692:	d1f9      	bne.n	80688 <prints+0x54>
   80694:	2e00      	cmp	r6, #0
   80696:	dd08      	ble.n	806aa <prints+0x76>
   80698:	4635      	mov	r5, r6
   8069a:	fa5f f888 	uxtb.w	r8, r8
   8069e:	4f0f      	ldr	r7, [pc, #60]	; (806dc <prints+0xa8>)
   806a0:	4640      	mov	r0, r8
   806a2:	47b8      	blx	r7
   806a4:	3d01      	subs	r5, #1
   806a6:	d1fb      	bne.n	806a0 <prints+0x6c>
   806a8:	4434      	add	r4, r6
   806aa:	4620      	mov	r0, r4
   806ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   806b0:	2400      	movs	r4, #0
   806b2:	1b34      	subs	r4, r6, r4
   806b4:	e7d0      	b.n	80658 <prints+0x24>
   806b6:	4626      	mov	r6, r4
   806b8:	7828      	ldrb	r0, [r5, #0]
   806ba:	b108      	cbz	r0, 806c0 <prints+0x8c>
   806bc:	2400      	movs	r4, #0
   806be:	e7e2      	b.n	80686 <prints+0x52>
   806c0:	2400      	movs	r4, #0
   806c2:	e7e7      	b.n	80694 <prints+0x60>
   806c4:	4626      	mov	r6, r4
   806c6:	461c      	mov	r4, r3
   806c8:	e7db      	b.n	80682 <prints+0x4e>
   806ca:	f04f 0820 	mov.w	r8, #32
   806ce:	e7d8      	b.n	80682 <prints+0x4e>
   806d0:	f013 0401 	ands.w	r4, r3, #1
   806d4:	d0f9      	beq.n	806ca <prints+0x96>
   806d6:	f04f 0820 	mov.w	r8, #32
   806da:	e7ed      	b.n	806b8 <prints+0x84>
   806dc:	00080989 	.word	0x00080989

000806e0 <printi>:
   806e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   806e2:	b085      	sub	sp, #20
   806e4:	4607      	mov	r7, r0
   806e6:	b381      	cbz	r1, 8074a <printi+0x6a>
   806e8:	460c      	mov	r4, r1
   806ea:	b10b      	cbz	r3, 806f0 <printi+0x10>
   806ec:	2a0a      	cmp	r2, #10
   806ee:	d038      	beq.n	80762 <printi+0x82>
   806f0:	2300      	movs	r3, #0
   806f2:	f88d 300f 	strb.w	r3, [sp, #15]
   806f6:	2600      	movs	r6, #0
   806f8:	2900      	cmp	r1, #0
   806fa:	d046      	beq.n	8078a <printi+0xaa>
   806fc:	f10d 050f 	add.w	r5, sp, #15
   80700:	990c      	ldr	r1, [sp, #48]	; 0x30
   80702:	393a      	subs	r1, #58	; 0x3a
   80704:	fbb4 f3f2 	udiv	r3, r4, r2
   80708:	fb02 4313 	mls	r3, r2, r3, r4
   8070c:	2b09      	cmp	r3, #9
   8070e:	bfc8      	it	gt
   80710:	185b      	addgt	r3, r3, r1
   80712:	3330      	adds	r3, #48	; 0x30
   80714:	f805 3d01 	strb.w	r3, [r5, #-1]!
   80718:	fbb4 f4f2 	udiv	r4, r4, r2
   8071c:	2c00      	cmp	r4, #0
   8071e:	d1f1      	bne.n	80704 <printi+0x24>
   80720:	b156      	cbz	r6, 80738 <printi+0x58>
   80722:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80724:	b11b      	cbz	r3, 8072e <printi+0x4e>
   80726:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80728:	f013 0f02 	tst.w	r3, #2
   8072c:	d125      	bne.n	8077a <printi+0x9a>
   8072e:	232d      	movs	r3, #45	; 0x2d
   80730:	f805 3c01 	strb.w	r3, [r5, #-1]
   80734:	3d01      	subs	r5, #1
   80736:	2600      	movs	r6, #0
   80738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8073a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8073c:	4629      	mov	r1, r5
   8073e:	4638      	mov	r0, r7
   80740:	4c14      	ldr	r4, [pc, #80]	; (80794 <printi+0xb4>)
   80742:	47a0      	blx	r4
   80744:	4430      	add	r0, r6
   80746:	b005      	add	sp, #20
   80748:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8074a:	2330      	movs	r3, #48	; 0x30
   8074c:	f88d 3004 	strb.w	r3, [sp, #4]
   80750:	2300      	movs	r3, #0
   80752:	f88d 3005 	strb.w	r3, [sp, #5]
   80756:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80758:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8075a:	a901      	add	r1, sp, #4
   8075c:	4c0d      	ldr	r4, [pc, #52]	; (80794 <printi+0xb4>)
   8075e:	47a0      	blx	r4
   80760:	e7f1      	b.n	80746 <printi+0x66>
   80762:	2900      	cmp	r1, #0
   80764:	dac4      	bge.n	806f0 <printi+0x10>
   80766:	424c      	negs	r4, r1
   80768:	2300      	movs	r3, #0
   8076a:	f88d 300f 	strb.w	r3, [sp, #15]
   8076e:	f10d 050f 	add.w	r5, sp, #15
   80772:	2c00      	cmp	r4, #0
   80774:	d0d5      	beq.n	80722 <printi+0x42>
   80776:	2601      	movs	r6, #1
   80778:	e7c0      	b.n	806fc <printi+0x1c>
   8077a:	202d      	movs	r0, #45	; 0x2d
   8077c:	4b06      	ldr	r3, [pc, #24]	; (80798 <printi+0xb8>)
   8077e:	4798      	blx	r3
   80780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80782:	3b01      	subs	r3, #1
   80784:	930a      	str	r3, [sp, #40]	; 0x28
   80786:	2601      	movs	r6, #1
   80788:	e7d6      	b.n	80738 <printi+0x58>
   8078a:	461e      	mov	r6, r3
   8078c:	f10d 050f 	add.w	r5, sp, #15
   80790:	e7d2      	b.n	80738 <printi+0x58>
   80792:	bf00      	nop
   80794:	00080635 	.word	0x00080635
   80798:	00080989 	.word	0x00080989

0008079c <print>:
   8079c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   807a0:	b087      	sub	sp, #28
   807a2:	4680      	mov	r8, r0
   807a4:	780b      	ldrb	r3, [r1, #0]
   807a6:	2b00      	cmp	r3, #0
   807a8:	f000 8094 	beq.w	808d4 <print+0x138>
   807ac:	468b      	mov	fp, r1
   807ae:	4617      	mov	r7, r2
   807b0:	2500      	movs	r5, #0
   807b2:	4e4e      	ldr	r6, [pc, #312]	; (808ec <print+0x150>)
   807b4:	f8df a13c 	ldr.w	sl, [pc, #316]	; 808f4 <print+0x158>
   807b8:	f8df 913c 	ldr.w	r9, [pc, #316]	; 808f8 <print+0x15c>
   807bc:	e046      	b.n	8084c <print+0xb0>
   807be:	2200      	movs	r2, #0
   807c0:	e070      	b.n	808a4 <print+0x108>
   807c2:	6839      	ldr	r1, [r7, #0]
   807c4:	3704      	adds	r7, #4
   807c6:	484a      	ldr	r0, [pc, #296]	; (808f0 <print+0x154>)
   807c8:	2900      	cmp	r1, #0
   807ca:	bf08      	it	eq
   807cc:	4601      	moveq	r1, r0
   807ce:	4640      	mov	r0, r8
   807d0:	47d0      	blx	sl
   807d2:	4405      	add	r5, r0
   807d4:	e035      	b.n	80842 <print+0xa6>
   807d6:	6839      	ldr	r1, [r7, #0]
   807d8:	3704      	adds	r7, #4
   807da:	2061      	movs	r0, #97	; 0x61
   807dc:	9002      	str	r0, [sp, #8]
   807de:	9301      	str	r3, [sp, #4]
   807e0:	9200      	str	r2, [sp, #0]
   807e2:	2301      	movs	r3, #1
   807e4:	220a      	movs	r2, #10
   807e6:	4640      	mov	r0, r8
   807e8:	47c8      	blx	r9
   807ea:	4405      	add	r5, r0
   807ec:	e029      	b.n	80842 <print+0xa6>
   807ee:	6839      	ldr	r1, [r7, #0]
   807f0:	3704      	adds	r7, #4
   807f2:	2061      	movs	r0, #97	; 0x61
   807f4:	9002      	str	r0, [sp, #8]
   807f6:	9301      	str	r3, [sp, #4]
   807f8:	9200      	str	r2, [sp, #0]
   807fa:	2300      	movs	r3, #0
   807fc:	2210      	movs	r2, #16
   807fe:	4640      	mov	r0, r8
   80800:	47c8      	blx	r9
   80802:	4405      	add	r5, r0
   80804:	e01d      	b.n	80842 <print+0xa6>
   80806:	6839      	ldr	r1, [r7, #0]
   80808:	3704      	adds	r7, #4
   8080a:	2041      	movs	r0, #65	; 0x41
   8080c:	9002      	str	r0, [sp, #8]
   8080e:	9301      	str	r3, [sp, #4]
   80810:	9200      	str	r2, [sp, #0]
   80812:	2300      	movs	r3, #0
   80814:	2210      	movs	r2, #16
   80816:	4640      	mov	r0, r8
   80818:	47c8      	blx	r9
   8081a:	4405      	add	r5, r0
   8081c:	e011      	b.n	80842 <print+0xa6>
   8081e:	6839      	ldr	r1, [r7, #0]
   80820:	3704      	adds	r7, #4
   80822:	2061      	movs	r0, #97	; 0x61
   80824:	9002      	str	r0, [sp, #8]
   80826:	9301      	str	r3, [sp, #4]
   80828:	9200      	str	r2, [sp, #0]
   8082a:	2300      	movs	r3, #0
   8082c:	220a      	movs	r2, #10
   8082e:	4640      	mov	r0, r8
   80830:	47c8      	blx	r9
   80832:	4405      	add	r5, r0
   80834:	e005      	b.n	80842 <print+0xa6>
   80836:	46a3      	mov	fp, r4
   80838:	f89b 0000 	ldrb.w	r0, [fp]
   8083c:	47b0      	blx	r6
   8083e:	3501      	adds	r5, #1
   80840:	465c      	mov	r4, fp
   80842:	f104 0b01 	add.w	fp, r4, #1
   80846:	7863      	ldrb	r3, [r4, #1]
   80848:	2b00      	cmp	r3, #0
   8084a:	d044      	beq.n	808d6 <print+0x13a>
   8084c:	2b25      	cmp	r3, #37	; 0x25
   8084e:	d1f3      	bne.n	80838 <print+0x9c>
   80850:	f10b 0401 	add.w	r4, fp, #1
   80854:	f89b 3001 	ldrb.w	r3, [fp, #1]
   80858:	2b00      	cmp	r3, #0
   8085a:	d03c      	beq.n	808d6 <print+0x13a>
   8085c:	2b25      	cmp	r3, #37	; 0x25
   8085e:	d0ea      	beq.n	80836 <print+0x9a>
   80860:	2b2d      	cmp	r3, #45	; 0x2d
   80862:	bf06      	itte	eq
   80864:	f10b 0402 	addeq.w	r4, fp, #2
   80868:	2301      	moveq	r3, #1
   8086a:	2300      	movne	r3, #0
   8086c:	7822      	ldrb	r2, [r4, #0]
   8086e:	2a30      	cmp	r2, #48	; 0x30
   80870:	d105      	bne.n	8087e <print+0xe2>
   80872:	f043 0302 	orr.w	r3, r3, #2
   80876:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   8087a:	2a30      	cmp	r2, #48	; 0x30
   8087c:	d0f9      	beq.n	80872 <print+0xd6>
   8087e:	7821      	ldrb	r1, [r4, #0]
   80880:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80884:	b2d2      	uxtb	r2, r2
   80886:	2a09      	cmp	r2, #9
   80888:	d899      	bhi.n	807be <print+0x22>
   8088a:	2200      	movs	r2, #0
   8088c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80890:	3930      	subs	r1, #48	; 0x30
   80892:	eb01 0242 	add.w	r2, r1, r2, lsl #1
   80896:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   8089a:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   8089e:	b2c0      	uxtb	r0, r0
   808a0:	2809      	cmp	r0, #9
   808a2:	d9f3      	bls.n	8088c <print+0xf0>
   808a4:	2973      	cmp	r1, #115	; 0x73
   808a6:	d08c      	beq.n	807c2 <print+0x26>
   808a8:	2964      	cmp	r1, #100	; 0x64
   808aa:	d094      	beq.n	807d6 <print+0x3a>
   808ac:	2978      	cmp	r1, #120	; 0x78
   808ae:	d09e      	beq.n	807ee <print+0x52>
   808b0:	2958      	cmp	r1, #88	; 0x58
   808b2:	d0a8      	beq.n	80806 <print+0x6a>
   808b4:	2975      	cmp	r1, #117	; 0x75
   808b6:	d0b2      	beq.n	8081e <print+0x82>
   808b8:	2963      	cmp	r1, #99	; 0x63
   808ba:	d1c2      	bne.n	80842 <print+0xa6>
   808bc:	6839      	ldr	r1, [r7, #0]
   808be:	3704      	adds	r7, #4
   808c0:	f88d 1014 	strb.w	r1, [sp, #20]
   808c4:	2100      	movs	r1, #0
   808c6:	f88d 1015 	strb.w	r1, [sp, #21]
   808ca:	a905      	add	r1, sp, #20
   808cc:	4640      	mov	r0, r8
   808ce:	47d0      	blx	sl
   808d0:	4405      	add	r5, r0
   808d2:	e7b6      	b.n	80842 <print+0xa6>
   808d4:	2500      	movs	r5, #0
   808d6:	f1b8 0f00 	cmp.w	r8, #0
   808da:	d003      	beq.n	808e4 <print+0x148>
   808dc:	f8d8 3000 	ldr.w	r3, [r8]
   808e0:	2200      	movs	r2, #0
   808e2:	701a      	strb	r2, [r3, #0]
   808e4:	4628      	mov	r0, r5
   808e6:	b007      	add	sp, #28
   808e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   808ec:	00080989 	.word	0x00080989
   808f0:	00080bd8 	.word	0x00080bd8
   808f4:	00080635 	.word	0x00080635
   808f8:	000806e1 	.word	0x000806e1

000808fc <printf>:
   808fc:	b40f      	push	{r0, r1, r2, r3}
   808fe:	b500      	push	{lr}
   80900:	b083      	sub	sp, #12
   80902:	aa04      	add	r2, sp, #16
   80904:	f852 1b04 	ldr.w	r1, [r2], #4
   80908:	9201      	str	r2, [sp, #4]
   8090a:	2000      	movs	r0, #0
   8090c:	4b03      	ldr	r3, [pc, #12]	; (8091c <printf+0x20>)
   8090e:	4798      	blx	r3
   80910:	b003      	add	sp, #12
   80912:	f85d eb04 	ldr.w	lr, [sp], #4
   80916:	b004      	add	sp, #16
   80918:	4770      	bx	lr
   8091a:	bf00      	nop
   8091c:	0008079d 	.word	0x0008079d

00080920 <configure_uart>:
   80920:	4b16      	ldr	r3, [pc, #88]	; (8097c <configure_uart+0x5c>)
   80922:	2200      	movs	r2, #0
   80924:	701a      	strb	r2, [r3, #0]
   80926:	705a      	strb	r2, [r3, #1]
   80928:	4b15      	ldr	r3, [pc, #84]	; (80980 <configure_uart+0x60>)
   8092a:	f44f 7140 	mov.w	r1, #768	; 0x300
   8092e:	6459      	str	r1, [r3, #68]	; 0x44
   80930:	6059      	str	r1, [r3, #4]
   80932:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80934:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80936:	4002      	ands	r2, r0
   80938:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   8093c:	671a      	str	r2, [r3, #112]	; 0x70
   8093e:	6659      	str	r1, [r3, #100]	; 0x64
   80940:	f44f 7280 	mov.w	r2, #256	; 0x100
   80944:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80948:	611a      	str	r2, [r3, #16]
   8094a:	f503 7300 	add.w	r3, r3, #512	; 0x200
   8094e:	21ac      	movs	r1, #172	; 0xac
   80950:	6019      	str	r1, [r3, #0]
   80952:	f240 2123 	movw	r1, #547	; 0x223
   80956:	6219      	str	r1, [r3, #32]
   80958:	f44f 6100 	mov.w	r1, #2048	; 0x800
   8095c:	6059      	str	r1, [r3, #4]
   8095e:	f240 2102 	movw	r1, #514	; 0x202
   80962:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   80966:	f04f 31ff 	mov.w	r1, #4294967295
   8096a:	60d9      	str	r1, [r3, #12]
   8096c:	21e1      	movs	r1, #225	; 0xe1
   8096e:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80970:	4904      	ldr	r1, [pc, #16]	; (80984 <configure_uart+0x64>)
   80972:	600a      	str	r2, [r1, #0]
   80974:	2250      	movs	r2, #80	; 0x50
   80976:	601a      	str	r2, [r3, #0]
   80978:	4770      	bx	lr
   8097a:	bf00      	nop
   8097c:	20000454 	.word	0x20000454
   80980:	400e0e00 	.word	0x400e0e00
   80984:	e000e100 	.word	0xe000e100

00080988 <uart_putchar>:
   80988:	4b07      	ldr	r3, [pc, #28]	; (809a8 <uart_putchar+0x20>)
   8098a:	695b      	ldr	r3, [r3, #20]
   8098c:	f013 0f02 	tst.w	r3, #2
   80990:	d008      	beq.n	809a4 <uart_putchar+0x1c>
   80992:	4b05      	ldr	r3, [pc, #20]	; (809a8 <uart_putchar+0x20>)
   80994:	61d8      	str	r0, [r3, #28]
   80996:	461a      	mov	r2, r3
   80998:	6953      	ldr	r3, [r2, #20]
   8099a:	f413 7f00 	tst.w	r3, #512	; 0x200
   8099e:	d0fb      	beq.n	80998 <uart_putchar+0x10>
   809a0:	2000      	movs	r0, #0
   809a2:	4770      	bx	lr
   809a4:	2001      	movs	r0, #1
   809a6:	4770      	bx	lr
   809a8:	400e0800 	.word	0x400e0800

000809ac <UART_Handler>:
   809ac:	b508      	push	{r3, lr}
   809ae:	4b15      	ldr	r3, [pc, #84]	; (80a04 <UART_Handler+0x58>)
   809b0:	695b      	ldr	r3, [r3, #20]
   809b2:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   809b6:	d003      	beq.n	809c0 <UART_Handler+0x14>
   809b8:	f44f 71a8 	mov.w	r1, #336	; 0x150
   809bc:	4a11      	ldr	r2, [pc, #68]	; (80a04 <UART_Handler+0x58>)
   809be:	6011      	str	r1, [r2, #0]
   809c0:	f013 0f01 	tst.w	r3, #1
   809c4:	d012      	beq.n	809ec <UART_Handler+0x40>
   809c6:	4810      	ldr	r0, [pc, #64]	; (80a08 <UART_Handler+0x5c>)
   809c8:	7842      	ldrb	r2, [r0, #1]
   809ca:	1c53      	adds	r3, r2, #1
   809cc:	4259      	negs	r1, r3
   809ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   809d2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   809d6:	bf58      	it	pl
   809d8:	424b      	negpl	r3, r1
   809da:	7801      	ldrb	r1, [r0, #0]
   809dc:	428b      	cmp	r3, r1
   809de:	d006      	beq.n	809ee <UART_Handler+0x42>
   809e0:	4908      	ldr	r1, [pc, #32]	; (80a04 <UART_Handler+0x58>)
   809e2:	6988      	ldr	r0, [r1, #24]
   809e4:	4908      	ldr	r1, [pc, #32]	; (80a08 <UART_Handler+0x5c>)
   809e6:	440a      	add	r2, r1
   809e8:	7090      	strb	r0, [r2, #2]
   809ea:	704b      	strb	r3, [r1, #1]
   809ec:	bd08      	pop	{r3, pc}
   809ee:	4807      	ldr	r0, [pc, #28]	; (80a0c <UART_Handler+0x60>)
   809f0:	4b07      	ldr	r3, [pc, #28]	; (80a10 <UART_Handler+0x64>)
   809f2:	4798      	blx	r3
   809f4:	4b03      	ldr	r3, [pc, #12]	; (80a04 <UART_Handler+0x58>)
   809f6:	699a      	ldr	r2, [r3, #24]
   809f8:	4b03      	ldr	r3, [pc, #12]	; (80a08 <UART_Handler+0x5c>)
   809fa:	7859      	ldrb	r1, [r3, #1]
   809fc:	440b      	add	r3, r1
   809fe:	709a      	strb	r2, [r3, #2]
   80a00:	bd08      	pop	{r3, pc}
   80a02:	bf00      	nop
   80a04:	400e0800 	.word	0x400e0800
   80a08:	20000454 	.word	0x20000454
   80a0c:	00080be0 	.word	0x00080be0
   80a10:	000808fd 	.word	0x000808fd

00080a14 <__libc_init_array>:
   80a14:	b570      	push	{r4, r5, r6, lr}
   80a16:	4e0f      	ldr	r6, [pc, #60]	; (80a54 <__libc_init_array+0x40>)
   80a18:	4d0f      	ldr	r5, [pc, #60]	; (80a58 <__libc_init_array+0x44>)
   80a1a:	1b76      	subs	r6, r6, r5
   80a1c:	10b6      	asrs	r6, r6, #2
   80a1e:	bf18      	it	ne
   80a20:	2400      	movne	r4, #0
   80a22:	d005      	beq.n	80a30 <__libc_init_array+0x1c>
   80a24:	3401      	adds	r4, #1
   80a26:	f855 3b04 	ldr.w	r3, [r5], #4
   80a2a:	4798      	blx	r3
   80a2c:	42a6      	cmp	r6, r4
   80a2e:	d1f9      	bne.n	80a24 <__libc_init_array+0x10>
   80a30:	4e0a      	ldr	r6, [pc, #40]	; (80a5c <__libc_init_array+0x48>)
   80a32:	4d0b      	ldr	r5, [pc, #44]	; (80a60 <__libc_init_array+0x4c>)
   80a34:	f000 f8e6 	bl	80c04 <_init>
   80a38:	1b76      	subs	r6, r6, r5
   80a3a:	10b6      	asrs	r6, r6, #2
   80a3c:	bf18      	it	ne
   80a3e:	2400      	movne	r4, #0
   80a40:	d006      	beq.n	80a50 <__libc_init_array+0x3c>
   80a42:	3401      	adds	r4, #1
   80a44:	f855 3b04 	ldr.w	r3, [r5], #4
   80a48:	4798      	blx	r3
   80a4a:	42a6      	cmp	r6, r4
   80a4c:	d1f9      	bne.n	80a42 <__libc_init_array+0x2e>
   80a4e:	bd70      	pop	{r4, r5, r6, pc}
   80a50:	bd70      	pop	{r4, r5, r6, pc}
   80a52:	bf00      	nop
   80a54:	00080c10 	.word	0x00080c10
   80a58:	00080c10 	.word	0x00080c10
   80a5c:	00080c18 	.word	0x00080c18
   80a60:	00080c10 	.word	0x00080c10

00080a64 <register_fini>:
   80a64:	4b02      	ldr	r3, [pc, #8]	; (80a70 <register_fini+0xc>)
   80a66:	b113      	cbz	r3, 80a6e <register_fini+0xa>
   80a68:	4802      	ldr	r0, [pc, #8]	; (80a74 <register_fini+0x10>)
   80a6a:	f000 b805 	b.w	80a78 <atexit>
   80a6e:	4770      	bx	lr
   80a70:	00000000 	.word	0x00000000
   80a74:	00080a85 	.word	0x00080a85

00080a78 <atexit>:
   80a78:	2300      	movs	r3, #0
   80a7a:	4601      	mov	r1, r0
   80a7c:	461a      	mov	r2, r3
   80a7e:	4618      	mov	r0, r3
   80a80:	f000 b81e 	b.w	80ac0 <__register_exitproc>

00080a84 <__libc_fini_array>:
   80a84:	b538      	push	{r3, r4, r5, lr}
   80a86:	4c0a      	ldr	r4, [pc, #40]	; (80ab0 <__libc_fini_array+0x2c>)
   80a88:	4d0a      	ldr	r5, [pc, #40]	; (80ab4 <__libc_fini_array+0x30>)
   80a8a:	1b64      	subs	r4, r4, r5
   80a8c:	10a4      	asrs	r4, r4, #2
   80a8e:	d00a      	beq.n	80aa6 <__libc_fini_array+0x22>
   80a90:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80a94:	3b01      	subs	r3, #1
   80a96:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80a9a:	3c01      	subs	r4, #1
   80a9c:	f855 3904 	ldr.w	r3, [r5], #-4
   80aa0:	4798      	blx	r3
   80aa2:	2c00      	cmp	r4, #0
   80aa4:	d1f9      	bne.n	80a9a <__libc_fini_array+0x16>
   80aa6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80aaa:	f000 b8b5 	b.w	80c18 <_fini>
   80aae:	bf00      	nop
   80ab0:	00080c28 	.word	0x00080c28
   80ab4:	00080c24 	.word	0x00080c24

00080ab8 <__retarget_lock_acquire_recursive>:
   80ab8:	4770      	bx	lr
   80aba:	bf00      	nop

00080abc <__retarget_lock_release_recursive>:
   80abc:	4770      	bx	lr
   80abe:	bf00      	nop

00080ac0 <__register_exitproc>:
   80ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80ac4:	4d2c      	ldr	r5, [pc, #176]	; (80b78 <__register_exitproc+0xb8>)
   80ac6:	4606      	mov	r6, r0
   80ac8:	6828      	ldr	r0, [r5, #0]
   80aca:	4698      	mov	r8, r3
   80acc:	460f      	mov	r7, r1
   80ace:	4691      	mov	r9, r2
   80ad0:	f7ff fff2 	bl	80ab8 <__retarget_lock_acquire_recursive>
   80ad4:	4b29      	ldr	r3, [pc, #164]	; (80b7c <__register_exitproc+0xbc>)
   80ad6:	681c      	ldr	r4, [r3, #0]
   80ad8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80adc:	2b00      	cmp	r3, #0
   80ade:	d03e      	beq.n	80b5e <__register_exitproc+0x9e>
   80ae0:	685a      	ldr	r2, [r3, #4]
   80ae2:	2a1f      	cmp	r2, #31
   80ae4:	dc1c      	bgt.n	80b20 <__register_exitproc+0x60>
   80ae6:	f102 0e01 	add.w	lr, r2, #1
   80aea:	b176      	cbz	r6, 80b0a <__register_exitproc+0x4a>
   80aec:	2101      	movs	r1, #1
   80aee:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80af2:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80af6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80afa:	4091      	lsls	r1, r2
   80afc:	4308      	orrs	r0, r1
   80afe:	2e02      	cmp	r6, #2
   80b00:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80b04:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80b08:	d023      	beq.n	80b52 <__register_exitproc+0x92>
   80b0a:	3202      	adds	r2, #2
   80b0c:	f8c3 e004 	str.w	lr, [r3, #4]
   80b10:	6828      	ldr	r0, [r5, #0]
   80b12:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80b16:	f7ff ffd1 	bl	80abc <__retarget_lock_release_recursive>
   80b1a:	2000      	movs	r0, #0
   80b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80b20:	4b17      	ldr	r3, [pc, #92]	; (80b80 <__register_exitproc+0xc0>)
   80b22:	b30b      	cbz	r3, 80b68 <__register_exitproc+0xa8>
   80b24:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80b28:	f3af 8000 	nop.w
   80b2c:	4603      	mov	r3, r0
   80b2e:	b1d8      	cbz	r0, 80b68 <__register_exitproc+0xa8>
   80b30:	2000      	movs	r0, #0
   80b32:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80b36:	f04f 0e01 	mov.w	lr, #1
   80b3a:	6058      	str	r0, [r3, #4]
   80b3c:	6019      	str	r1, [r3, #0]
   80b3e:	4602      	mov	r2, r0
   80b40:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80b44:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80b48:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80b4c:	2e00      	cmp	r6, #0
   80b4e:	d0dc      	beq.n	80b0a <__register_exitproc+0x4a>
   80b50:	e7cc      	b.n	80aec <__register_exitproc+0x2c>
   80b52:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80b56:	4301      	orrs	r1, r0
   80b58:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80b5c:	e7d5      	b.n	80b0a <__register_exitproc+0x4a>
   80b5e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80b62:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80b66:	e7bb      	b.n	80ae0 <__register_exitproc+0x20>
   80b68:	6828      	ldr	r0, [r5, #0]
   80b6a:	f7ff ffa7 	bl	80abc <__retarget_lock_release_recursive>
   80b6e:	f04f 30ff 	mov.w	r0, #4294967295
   80b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80b76:	bf00      	nop
   80b78:	20000430 	.word	0x20000430
   80b7c:	00080c00 	.word	0x00080c00
   80b80:	00000000 	.word	0x00000000
   80b84:	304e4143 	.word	0x304e4143
   80b88:	73656d20 	.word	0x73656d20
   80b8c:	65676173 	.word	0x65676173
   80b90:	72726120 	.word	0x72726120
   80b94:	64657669 	.word	0x64657669
   80b98:	206e6920 	.word	0x206e6920
   80b9c:	2d6e6f6e 	.word	0x2d6e6f6e
   80ba0:	64657375 	.word	0x64657375
   80ba4:	69616d20 	.word	0x69616d20
   80ba8:	786f626c 	.word	0x786f626c
   80bac:	00000d0a 	.word	0x00000d0a
   80bb0:	3a636461 	.word	0x3a636461
   80bb4:	0a642520 	.word	0x0a642520
   80bb8:	0000000d 	.word	0x0000000d
   80bbc:	65646f4e 	.word	0x65646f4e
   80bc0:	0d0a3220 	.word	0x0d0a3220
   80bc4:	00000000 	.word	0x00000000
   80bc8:	726f6373 	.word	0x726f6373
   80bcc:	25203a65 	.word	0x25203a65
   80bd0:	0d0a2064 	.word	0x0d0a2064
   80bd4:	00000000 	.word	0x00000000
   80bd8:	6c756e28 	.word	0x6c756e28
   80bdc:	0000296c 	.word	0x0000296c
   80be0:	3a525245 	.word	0x3a525245
   80be4:	52415520 	.word	0x52415520
   80be8:	58522054 	.word	0x58522054
   80bec:	66756220 	.word	0x66756220
   80bf0:	20726566 	.word	0x20726566
   80bf4:	66207369 	.word	0x66207369
   80bf8:	0a6c6c75 	.word	0x0a6c6c75
   80bfc:	0000000d 	.word	0x0000000d

00080c00 <_global_impure_ptr>:
   80c00:	20000008                                ... 

00080c04 <_init>:
   80c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80c06:	bf00      	nop
   80c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80c0a:	bc08      	pop	{r3}
   80c0c:	469e      	mov	lr, r3
   80c0e:	4770      	bx	lr

00080c10 <__init_array_start>:
   80c10:	00080a65 	.word	0x00080a65

00080c14 <__frame_dummy_init_array_entry>:
   80c14:	00080119                                ....

00080c18 <_fini>:
   80c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80c1a:	bf00      	nop
   80c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80c1e:	bc08      	pop	{r3}
   80c20:	469e      	mov	lr, r3
   80c22:	4770      	bx	lr

00080c24 <__fini_array_start>:
   80c24:	000800f5 	.word	0x000800f5
