{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706369711699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706369711699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 27 23:35:11 2024 " "Processing started: Sat Jan 27 23:35:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706369711699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706369711699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off driver_board -c driver_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off driver_board -c driver_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706369711699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1706369711828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pwm_out.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pwm_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pwm_out " "Found entity 1: tb_pwm_out" {  } { { "tb_pwm_out.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/tb_pwm_out.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ads7822.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ads7822.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ads7822 " "Found entity 1: tb_ads7822" {  } { { "tb_ads7822.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/tb_ads7822.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/work_led.v 1 1 " "Found 1 design units, including 1 entities, in source file src/work_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 work_led " "Found entity 1: work_led" {  } { { "src/work_led.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/work_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/volt_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/volt_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_calc " "Found entity 1: volt_calc" {  } { { "src/volt_calc.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/volt_calc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verify_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verify_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 verify_rx " "Found entity 1: verify_rx" {  } { { "src/verify_rx.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/verify_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm_out.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pwm_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_out " "Found entity 1: pwm_out" {  } { { "src/pwm_out.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/pwm_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mux12.v(64) " "Verilog HDL information at mux12.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "src/mux12.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/mux12.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1706369711860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux12.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux12.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux12 " "Found entity 1: mux12" {  } { { "src/mux12.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/mux12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fiber_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fiber_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_tx " "Found entity 1: fiber_tx" {  } { { "src/fiber_Tx.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/fiber_Tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 fiber_Rx.v(36) " "Verilog HDL Attribute warning at fiber_Rx.v(36): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "src/fiber_Rx.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/fiber_Rx.v" 36 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1706369711860 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 fiber_Rx.v(43) " "Verilog HDL Attribute warning at fiber_Rx.v(43): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "src/fiber_Rx.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/fiber_Rx.v" 43 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1706369711860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fiber_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fiber_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_rx " "Found entity 1: fiber_rx" {  } { { "src/fiber_Rx.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/fiber_Rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fiber_delay_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fiber_delay_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_delay_rx " "Found entity 1: fiber_delay_rx" {  } { { "src/fiber_delay_rx.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/fiber_delay_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_low_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_low_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_low_detect " "Found entity 1: err_low_detect" {  } { { "src/err_low_detect.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/err_low_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_high_detect_unlock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_high_detect_unlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_high_detect_unlock " "Found entity 1: err_high_detect_unlock" {  } { { "src/err_high_detect_unlock.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/err_high_detect_unlock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_high_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_high_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_high_detect " "Found entity 1: err_high_detect" {  } { { "src/err_high_detect.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/err_high_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 err_detect.v(48) " "Verilog HDL Attribute warning at err_detect.v(48): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "src/err_detect.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/err_detect.v" 48 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1706369711868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BypPowerErr byppowererr err_detect.v(37) " "Verilog HDL Declaration information at err_detect.v(37): object \"BypPowerErr\" differs only in case from object \"byppowererr\" in the same scope" {  } { { "src/err_detect.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/err_detect.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1706369711868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_detect " "Found entity 1: err_detect" {  } { { "src/err_detect.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/err_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/driver_board.v 1 1 " "Found 1 design units, including 1 entities, in source file src/driver_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_board " "Found entity 1: driver_board" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/div_1us.v 1 1 " "Found 1 design units, including 1 entities, in source file src/div_1us.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_1us " "Found entity 1: div_1us" {  } { { "src/div_1us.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/div_1us.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bypdeal.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bypdeal.v" { { "Info" "ISGN_ENTITY_NAME" "1 BypDeal " "Found entity 1: BypDeal" {  } { { "src/BypDeal.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/BypDeal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ads7822.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ads7822.v" { { "Info" "ISGN_ENTITY_NAME" "1 ads7822 " "Found entity 1: ads7822" {  } { { "src/ads7822.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/ads7822.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706369711876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706369711876 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bypok_filt driver_board.v(150) " "Verilog HDL Implicit Net warning at driver_board.v(150): created implicit net for \"Bypok_filt\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706369711876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "driver_board " "Elaborating entity \"driver_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706369711892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_n driver_board.v(81) " "Verilog HDL or VHDL warning at driver_board.v(81): object \"rst_n\" assigned a value but never read" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1706369711892 "|driver_board"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PllLock driver_board.v(98) " "Verilog HDL warning at driver_board.v(98): object PllLock used but never assigned" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 98 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1706369711892 "|driver_board"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test\[7..2\] driver_board.v(79) " "Output port \"test\[7..2\]\" at driver_board.v(79) has no driver" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1706369711892 "|driver_board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_rx fiber_rx:fiber_rx " "Elaborating entity \"fiber_rx\" for hierarchy \"fiber_rx:fiber_rx\"" {  } { { "src/driver_board.v" "fiber_rx" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verify_rx fiber_rx:fiber_rx\|verify_rx:verify_rx " "Elaborating entity \"verify_rx\" for hierarchy \"fiber_rx:fiber_rx\|verify_rx:verify_rx\"" {  } { { "src/fiber_Rx.v" "verify_rx" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/fiber_Rx.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_delay_rx fiber_rx:fiber_rx\|fiber_delay_rx:fiber_delay_rx " "Elaborating entity \"fiber_delay_rx\" for hierarchy \"fiber_rx:fiber_rx\|fiber_delay_rx:fiber_delay_rx\"" {  } { { "src/fiber_Rx.v" "fiber_delay_rx" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/fiber_Rx.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_tx fiber_tx:fiber_tx " "Elaborating entity \"fiber_tx\" for hierarchy \"fiber_tx:fiber_tx\"" {  } { { "src/driver_board.v" "fiber_tx" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BypDeal BypDeal:BypDeal " "Elaborating entity \"BypDeal\" for hierarchy \"BypDeal:BypDeal\"" {  } { { "src/driver_board.v" "BypDeal" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711900 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BypDeal.v(64) " "Verilog HDL assignment warning at BypDeal.v(64): truncated value with size 32 to match size of target (16)" {  } { { "src/BypDeal.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/BypDeal.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1706369711900 "|driver_board|BypDeal:BypDeal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_high_detect err_high_detect:bypok_filt " "Elaborating entity \"err_high_detect\" for hierarchy \"err_high_detect:bypok_filt\"" {  } { { "src/driver_board.v" "bypok_filt" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads7822 ads7822:ads7822 " "Elaborating entity \"ads7822\" for hierarchy \"ads7822:ads7822\"" {  } { { "src/driver_board.v" "ads7822" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_dout_syn1 ads7822.v(27) " "Verilog HDL or VHDL warning at ads7822.v(27): object \"ad_dout_syn1\" assigned a value but never read" {  } { { "src/ads7822.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/ads7822.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1706369711900 "|driver_board|ads7822:ads7822"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_calc volt_calc:volt_calc " "Elaborating entity \"volt_calc\" for hierarchy \"volt_calc:volt_calc\"" {  } { { "src/driver_board.v" "volt_calc" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_out pwm_out:pwm_out " "Elaborating entity \"pwm_out\" for hierarchy \"pwm_out:pwm_out\"" {  } { { "src/driver_board.v" "pwm_out" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_detect err_detect:err_detect " "Elaborating entity \"err_detect\" for hierarchy \"err_detect:err_detect\"" {  } { { "src/driver_board.v" "err_detect" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_high_detect_unlock err_detect:err_detect\|err_high_detect_unlock:hot1 " "Elaborating entity \"err_high_detect_unlock\" for hierarchy \"err_detect:err_detect\|err_high_detect_unlock:hot1\"" {  } { { "src/err_detect.v" "hot1" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/err_detect.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_1us div_1us:div_1us " "Elaborating entity \"div_1us\" for hierarchy \"div_1us:div_1us\"" {  } { { "src/driver_board.v" "div_1us" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "work_led work_led:work_led " "Elaborating entity \"work_led\" for hierarchy \"work_led:work_led\"" {  } { { "src/driver_board.v" "work_led" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706369711916 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1706369712423 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test\[2\] GND " "Pin \"test\[2\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706369712574 "|driver_board|test[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[3\] GND " "Pin \"test\[3\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706369712574 "|driver_board|test[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[4\] GND " "Pin \"test\[4\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706369712574 "|driver_board|test[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[5\] GND " "Pin \"test\[5\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706369712574 "|driver_board|test[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[6\] GND " "Pin \"test\[6\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706369712574 "|driver_board|test[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[7\] GND " "Pin \"test\[7\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706369712574 "|driver_board|test[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1706369712574 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706369712754 "|driver_board|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DSW\[0\] " "No output dependent on input pin \"DSW\[0\]\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706369712754 "|driver_board|DSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DSW\[1\] " "No output dependent on input pin \"DSW\[1\]\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706369712754 "|driver_board|DSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DSW\[2\] " "No output dependent on input pin \"DSW\[2\]\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706369712754 "|driver_board|DSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DSW\[3\] " "No output dependent on input pin \"DSW\[3\]\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706369712754 "|driver_board|DSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DSW\[4\] " "No output dependent on input pin \"DSW\[4\]\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706369712754 "|driver_board|DSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DSW\[5\] " "No output dependent on input pin \"DSW\[5\]\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/src/driver_board.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706369712754 "|driver_board|DSW[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1706369712754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "910 " "Implemented 910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1706369712754 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1706369712754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "867 " "Implemented 867 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1706369712754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1706369712754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/output_files/driver_board.map.smsg " "Generated suppressed messages file D:/temp/hff/MingDeCode_TEST/power_unit_inGRboard/output_files/driver_board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1706369712793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706369712803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 27 23:35:12 2024 " "Processing ended: Sat Jan 27 23:35:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706369712803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706369712803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706369712803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706369712803 ""}
