
CompilationWithSTM32CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfb4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  0800c0c8  0800c0c8  0001c0c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c534  0800c534  00020214  2**0
                  CONTENTS
  4 .ARM          00000000  0800c534  0800c534  00020214  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c534  0800c534  00020214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c534  0800c534  0001c534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c538  0800c538  0001c538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000214  20000000  0800c53c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000840  20000218  0800c750  00020218  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000a58  0800c750  00020a58  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011527  00000000  00000000  0002023d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ef7  00000000  00000000  00031764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  00034660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f40  00000000  00000000  000356a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b5c  00000000  00000000  000365e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013044  00000000  00000000  0005013c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d3b6  00000000  00000000  00063180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f0536  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054a4  00000000  00000000  000f0588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000218 	.word	0x20000218
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c0ac 	.word	0x0800c0ac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000021c 	.word	0x2000021c
 800014c:	0800c0ac 	.word	0x0800c0ac

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	; 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d0a:	2afd      	cmp	r2, #253	; 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	; 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	; 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	; 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2uiz>:
 8001044:	0042      	lsls	r2, r0, #1
 8001046:	d20e      	bcs.n	8001066 <__aeabi_f2uiz+0x22>
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800104c:	d30b      	bcc.n	8001066 <__aeabi_f2uiz+0x22>
 800104e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d409      	bmi.n	800106c <__aeabi_f2uiz+0x28>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001060:	fa23 f002 	lsr.w	r0, r3, r2
 8001064:	4770      	bx	lr
 8001066:	f04f 0000 	mov.w	r0, #0
 800106a:	4770      	bx	lr
 800106c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001070:	d101      	bne.n	8001076 <__aeabi_f2uiz+0x32>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	d102      	bne.n	800107c <__aeabi_f2uiz+0x38>
 8001076:	f04f 30ff 	mov.w	r0, #4294967295
 800107a:	4770      	bx	lr
 800107c:	f04f 0000 	mov.w	r0, #0
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <__aeabi_d2lz>:
 8001084:	b538      	push	{r3, r4, r5, lr}
 8001086:	4605      	mov	r5, r0
 8001088:	460c      	mov	r4, r1
 800108a:	2200      	movs	r2, #0
 800108c:	2300      	movs	r3, #0
 800108e:	4628      	mov	r0, r5
 8001090:	4621      	mov	r1, r4
 8001092:	f7ff fc93 	bl	80009bc <__aeabi_dcmplt>
 8001096:	b928      	cbnz	r0, 80010a4 <__aeabi_d2lz+0x20>
 8001098:	4628      	mov	r0, r5
 800109a:	4621      	mov	r1, r4
 800109c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010a0:	f000 b80a 	b.w	80010b8 <__aeabi_d2ulz>
 80010a4:	4628      	mov	r0, r5
 80010a6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80010aa:	f000 f805 	bl	80010b8 <__aeabi_d2ulz>
 80010ae:	4240      	negs	r0, r0
 80010b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010b4:	bd38      	pop	{r3, r4, r5, pc}
 80010b6:	bf00      	nop

080010b8 <__aeabi_d2ulz>:
 80010b8:	b5d0      	push	{r4, r6, r7, lr}
 80010ba:	2200      	movs	r2, #0
 80010bc:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <__aeabi_d2ulz+0x34>)
 80010be:	4606      	mov	r6, r0
 80010c0:	460f      	mov	r7, r1
 80010c2:	f7ff fa09 	bl	80004d8 <__aeabi_dmul>
 80010c6:	f7ff fcc9 	bl	8000a5c <__aeabi_d2uiz>
 80010ca:	4604      	mov	r4, r0
 80010cc:	f7ff f98a 	bl	80003e4 <__aeabi_ui2d>
 80010d0:	2200      	movs	r2, #0
 80010d2:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <__aeabi_d2ulz+0x38>)
 80010d4:	f7ff fa00 	bl	80004d8 <__aeabi_dmul>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4630      	mov	r0, r6
 80010de:	4639      	mov	r1, r7
 80010e0:	f7ff f842 	bl	8000168 <__aeabi_dsub>
 80010e4:	f7ff fcba 	bl	8000a5c <__aeabi_d2uiz>
 80010e8:	4621      	mov	r1, r4
 80010ea:	bdd0      	pop	{r4, r6, r7, pc}
 80010ec:	3df00000 	.word	0x3df00000
 80010f0:	41f00000 	.word	0x41f00000

080010f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	f107 0310 	add.w	r3, r7, #16
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001108:	4b31      	ldr	r3, [pc, #196]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a30      	ldr	r2, [pc, #192]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800110e:	f043 0310 	orr.w	r3, r3, #16
 8001112:	6193      	str	r3, [r2, #24]
 8001114:	4b2e      	ldr	r3, [pc, #184]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	f003 0310 	and.w	r3, r3, #16
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001120:	4b2b      	ldr	r3, [pc, #172]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	4a2a      	ldr	r2, [pc, #168]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001126:	f043 0320 	orr.w	r3, r3, #32
 800112a:	6193      	str	r3, [r2, #24]
 800112c:	4b28      	ldr	r3, [pc, #160]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0320 	and.w	r3, r3, #32
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001138:	4b25      	ldr	r3, [pc, #148]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	4a24      	ldr	r2, [pc, #144]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800113e:	f043 0304 	orr.w	r3, r3, #4
 8001142:	6193      	str	r3, [r2, #24]
 8001144:	4b22      	ldr	r3, [pc, #136]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	f003 0304 	and.w	r3, r3, #4
 800114c:	607b      	str	r3, [r7, #4]
 800114e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001150:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	4a1e      	ldr	r2, [pc, #120]	; (80011d0 <MX_GPIO_Init+0xdc>)
 8001156:	f043 0308 	orr.w	r3, r3, #8
 800115a:	6193      	str	r3, [r2, #24]
 800115c:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <MX_GPIO_Init+0xdc>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f003 0308 	and.w	r3, r3, #8
 8001164:	603b      	str	r3, [r7, #0]
 8001166:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CRK_synch_Pin|CRK_synch_temp_Pin|first_CRK_synch_Pin|second_CRK_synch___CAM_Overflow___CRK_Overflow_Pin
 8001168:	2200      	movs	r2, #0
 800116a:	217f      	movs	r1, #127	; 0x7f
 800116c:	4819      	ldr	r0, [pc, #100]	; (80011d4 <MX_GPIO_Init+0xe0>)
 800116e:	f001 fc98 	bl	8002aa2 <HAL_GPIO_WritePin>
                          |CRK_TOOTH_PER___CRK_SHO_LEVEL___SEG_ADP_ER_LIM___CrkPlsOrng___CRK_GAP_NOT_DET_Pin|LD2_Pin|CAM_PER_cam_spk_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CRK_synch_Pin|CRK_synch_temp_Pin|first_CRK_synch_Pin|second_CRK_synch___CAM_Overflow___CRK_Overflow_Pin
 8001172:	237f      	movs	r3, #127	; 0x7f
 8001174:	613b      	str	r3, [r7, #16]
                          |CRK_TOOTH_PER___CRK_SHO_LEVEL___SEG_ADP_ER_LIM___CrkPlsOrng___CRK_GAP_NOT_DET_Pin|LD2_Pin|CAM_PER_cam_spk_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001176:	2301      	movs	r3, #1
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117e:	2302      	movs	r3, #2
 8001180:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	f107 0310 	add.w	r3, r7, #16
 8001186:	4619      	mov	r1, r3
 8001188:	4812      	ldr	r0, [pc, #72]	; (80011d4 <MX_GPIO_Init+0xe0>)
 800118a:	f001 faef 	bl	800276c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 PB14
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800118e:	f44f 43f6 	mov.w	r3, #31488	; 0x7b00
 8001192:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001194:	4b10      	ldr	r3, [pc, #64]	; (80011d8 <MX_GPIO_Init+0xe4>)
 8001196:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800119c:	f107 0310 	add.w	r3, r7, #16
 80011a0:	4619      	mov	r1, r3
 80011a2:	480e      	ldr	r0, [pc, #56]	; (80011dc <MX_GPIO_Init+0xe8>)
 80011a4:	f001 fae2 	bl	800276c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2100      	movs	r1, #0
 80011ac:	2017      	movs	r0, #23
 80011ae:	f001 f9f6 	bl	800259e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80011b2:	2017      	movs	r0, #23
 80011b4:	f001 fa0f 	bl	80025d6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2100      	movs	r1, #0
 80011bc:	2028      	movs	r0, #40	; 0x28
 80011be:	f001 f9ee 	bl	800259e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011c2:	2028      	movs	r0, #40	; 0x28
 80011c4:	f001 fa07 	bl	80025d6 <HAL_NVIC_EnableIRQ>

}
 80011c8:	bf00      	nop
 80011ca:	3720      	adds	r7, #32
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40010800 	.word	0x40010800
 80011d8:	10110000 	.word	0x10110000
 80011dc:	40010c00 	.word	0x40010c00

080011e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	6039      	str	r1, [r7, #0]
 80011ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	db0a      	blt.n	800120a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	490c      	ldr	r1, [pc, #48]	; (800122c <__NVIC_SetPriority+0x4c>)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	0112      	lsls	r2, r2, #4
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	440b      	add	r3, r1
 8001204:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001208:	e00a      	b.n	8001220 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	b2da      	uxtb	r2, r3
 800120e:	4908      	ldr	r1, [pc, #32]	; (8001230 <__NVIC_SetPriority+0x50>)
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	f003 030f 	and.w	r3, r3, #15
 8001216:	3b04      	subs	r3, #4
 8001218:	0112      	lsls	r2, r2, #4
 800121a:	b2d2      	uxtb	r2, r2
 800121c:	440b      	add	r3, r1
 800121e:	761a      	strb	r2, [r3, #24]
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	e000e100 	.word	0xe000e100
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	3b01      	subs	r3, #1
 8001240:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001244:	d301      	bcc.n	800124a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001246:	2301      	movs	r3, #1
 8001248:	e00f      	b.n	800126a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800124a:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <SysTick_Config+0x40>)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	3b01      	subs	r3, #1
 8001250:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001252:	210f      	movs	r1, #15
 8001254:	f04f 30ff 	mov.w	r0, #4294967295
 8001258:	f7ff ffc2 	bl	80011e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800125c:	4b05      	ldr	r3, [pc, #20]	; (8001274 <SysTick_Config+0x40>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001262:	4b04      	ldr	r3, [pc, #16]	; (8001274 <SysTick_Config+0x40>)
 8001264:	2207      	movs	r2, #7
 8001266:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001268:	2300      	movs	r3, #0
}
 800126a:	4618      	mov	r0, r3
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	e000e010 	.word	0xe000e010

08001278 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ### EXTI Callback functions ###
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == 8) // Capture Event rising edge --CRK--
 8001282:	88fb      	ldrh	r3, [r7, #6]
 8001284:	2b08      	cmp	r3, #8
 8001286:	d158      	bne.n	800133a <HAL_GPIO_EXTI_Callback+0xc2>
	{
		CRK_signal = true; // Set actual signal level
 8001288:	4b41      	ldr	r3, [pc, #260]	; (8001390 <HAL_GPIO_EXTI_Callback+0x118>)
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]

		if (should_record)
 800128e:	4b41      	ldr	r3, [pc, #260]	; (8001394 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2b00      	cmp	r3, #0
 8001296:	d014      	beq.n	80012c2 <HAL_GPIO_EXTI_Callback+0x4a>
		{
			bool is_crk_buffer_full = CRK_save(GetTimestamp(), CRK_signal);
 8001298:	f007 f816 	bl	80082c8 <GetTimestamp>
 800129c:	4603      	mov	r3, r0
 800129e:	4a3c      	ldr	r2, [pc, #240]	; (8001390 <HAL_GPIO_EXTI_Callback+0x118>)
 80012a0:	7812      	ldrb	r2, [r2, #0]
 80012a2:	4611      	mov	r1, r2
 80012a4:	4618      	mov	r0, r3
 80012a6:	f005 f9d5 	bl	8006654 <CRK_save>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	bf14      	ite	ne
 80012b0:	2301      	movne	r3, #1
 80012b2:	2300      	moveq	r3, #0
 80012b4:	73fb      	strb	r3, [r7, #15]
			if (is_crk_buffer_full)
 80012b6:	7bfb      	ldrb	r3, [r7, #15]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d002      	beq.n	80012c2 <HAL_GPIO_EXTI_Callback+0x4a>
			{
				should_record = false;
 80012bc:	4b35      	ldr	r3, [pc, #212]	; (8001394 <HAL_GPIO_EXTI_Callback+0x11c>)
 80012be:	2200      	movs	r2, #0
 80012c0:	701a      	strb	r2, [r3, #0]
				// Should send CRK and CAM signals if not already sending
			}
		}

		if (failure_active == false) // Set CRK-output
 80012c2:	4b35      	ldr	r3, [pc, #212]	; (8001398 <HAL_GPIO_EXTI_Callback+0x120>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	f083 0301 	eor.w	r3, r3, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d002      	beq.n	80012d6 <HAL_GPIO_EXTI_Callback+0x5e>
		{
			output_CRK_no_failure();
 80012d0:	f003 fb28 	bl	8004924 <output_CRK_no_failure>
 80012d4:	e025      	b.n	8001322 <HAL_GPIO_EXTI_Callback+0xaa>
		}
		else if (failure_identify != '1' && failure_identify != '4'
 80012d6:	4b31      	ldr	r3, [pc, #196]	; (800139c <HAL_GPIO_EXTI_Callback+0x124>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b31      	cmp	r3, #49	; 0x31
 80012dc:	d021      	beq.n	8001322 <HAL_GPIO_EXTI_Callback+0xaa>
 80012de:	4b2f      	ldr	r3, [pc, #188]	; (800139c <HAL_GPIO_EXTI_Callback+0x124>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b34      	cmp	r3, #52	; 0x34
 80012e4:	d01d      	beq.n	8001322 <HAL_GPIO_EXTI_Callback+0xaa>
				&& failure_identify != 'f' && failure_identify != 'b'
 80012e6:	4b2d      	ldr	r3, [pc, #180]	; (800139c <HAL_GPIO_EXTI_Callback+0x124>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b66      	cmp	r3, #102	; 0x66
 80012ec:	d019      	beq.n	8001322 <HAL_GPIO_EXTI_Callback+0xaa>
 80012ee:	4b2b      	ldr	r3, [pc, #172]	; (800139c <HAL_GPIO_EXTI_Callback+0x124>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b62      	cmp	r3, #98	; 0x62
 80012f4:	d015      	beq.n	8001322 <HAL_GPIO_EXTI_Callback+0xaa>
				&& failure_identify != 'i' && failure_identify != 'j'
 80012f6:	4b29      	ldr	r3, [pc, #164]	; (800139c <HAL_GPIO_EXTI_Callback+0x124>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b69      	cmp	r3, #105	; 0x69
 80012fc:	d011      	beq.n	8001322 <HAL_GPIO_EXTI_Callback+0xaa>
 80012fe:	4b27      	ldr	r3, [pc, #156]	; (800139c <HAL_GPIO_EXTI_Callback+0x124>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b6a      	cmp	r3, #106	; 0x6a
 8001304:	d00d      	beq.n	8001322 <HAL_GPIO_EXTI_Callback+0xaa>
				&& failure_identify != 'k' && failure_identify != 'l'
 8001306:	4b25      	ldr	r3, [pc, #148]	; (800139c <HAL_GPIO_EXTI_Callback+0x124>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b6b      	cmp	r3, #107	; 0x6b
 800130c:	d009      	beq.n	8001322 <HAL_GPIO_EXTI_Callback+0xaa>
 800130e:	4b23      	ldr	r3, [pc, #140]	; (800139c <HAL_GPIO_EXTI_Callback+0x124>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b6c      	cmp	r3, #108	; 0x6c
 8001314:	d005      	beq.n	8001322 <HAL_GPIO_EXTI_Callback+0xaa>
				&& failure_identify != 'm')
 8001316:	4b21      	ldr	r3, [pc, #132]	; (800139c <HAL_GPIO_EXTI_Callback+0x124>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b6d      	cmp	r3, #109	; 0x6d
 800131c:	d001      	beq.n	8001322 <HAL_GPIO_EXTI_Callback+0xaa>
		{
			output_CRK_no_failure();
 800131e:	f003 fb01 	bl	8004924 <output_CRK_no_failure>
		}

		low_time_CRK = IC1BUF; // Set actual low time of CRK signal
 8001322:	4b1f      	ldr	r3, [pc, #124]	; (80013a0 <HAL_GPIO_EXTI_Callback+0x128>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a1f      	ldr	r2, [pc, #124]	; (80013a4 <HAL_GPIO_EXTI_Callback+0x12c>)
 8001328:	6013      	str	r3, [r2, #0]

		output_CRK(failure_identify); // CRK Output
 800132a:	4b1c      	ldr	r3, [pc, #112]	; (800139c <HAL_GPIO_EXTI_Callback+0x124>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	4618      	mov	r0, r3
 8001330:	f003 f948 	bl	80045c4 <output_CRK>
		timer_overflow_CRK = 0;       // edge was detected, so no stalling
 8001334:	4b1c      	ldr	r3, [pc, #112]	; (80013a8 <HAL_GPIO_EXTI_Callback+0x130>)
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]

	}

	if (GPIO_Pin == 9) //## Capture Event falling edge --CRK--
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	2b09      	cmp	r3, #9
 800133e:	d16b      	bne.n	8001418 <HAL_GPIO_EXTI_Callback+0x1a0>
	{
		CRK_signal = false; // Set actual signal level
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <HAL_GPIO_EXTI_Callback+0x118>)
 8001342:	2200      	movs	r2, #0
 8001344:	701a      	strb	r2, [r3, #0]

		if (should_record)
 8001346:	4b13      	ldr	r3, [pc, #76]	; (8001394 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	2b00      	cmp	r3, #0
 800134e:	d014      	beq.n	800137a <HAL_GPIO_EXTI_Callback+0x102>
		{
			bool is_crk_buffer_full = CRK_save(GetTimestamp(), CRK_signal);
 8001350:	f006 ffba 	bl	80082c8 <GetTimestamp>
 8001354:	4603      	mov	r3, r0
 8001356:	4a0e      	ldr	r2, [pc, #56]	; (8001390 <HAL_GPIO_EXTI_Callback+0x118>)
 8001358:	7812      	ldrb	r2, [r2, #0]
 800135a:	4611      	mov	r1, r2
 800135c:	4618      	mov	r0, r3
 800135e:	f005 f979 	bl	8006654 <CRK_save>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	bf14      	ite	ne
 8001368:	2301      	movne	r3, #1
 800136a:	2300      	moveq	r3, #0
 800136c:	73bb      	strb	r3, [r7, #14]
			if (is_crk_buffer_full)
 800136e:	7bbb      	ldrb	r3, [r7, #14]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d002      	beq.n	800137a <HAL_GPIO_EXTI_Callback+0x102>
			{
				should_record = false;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001376:	2200      	movs	r2, #0
 8001378:	701a      	strb	r2, [r3, #0]
				// Should send CRK and CAM signals if not already sending
			}
		}

		if (failure_active == false) // Set CRK-output
 800137a:	4b07      	ldr	r3, [pc, #28]	; (8001398 <HAL_GPIO_EXTI_Callback+0x120>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	f083 0301 	eor.w	r3, r3, #1
 8001382:	b2db      	uxtb	r3, r3
 8001384:	2b00      	cmp	r3, #0
 8001386:	d011      	beq.n	80013ac <HAL_GPIO_EXTI_Callback+0x134>
		{
			output_CRK_no_failure();
 8001388:	f003 facc 	bl	8004924 <output_CRK_no_failure>
 800138c:	e034      	b.n	80013f8 <HAL_GPIO_EXTI_Callback+0x180>
 800138e:	bf00      	nop
 8001390:	200002ab 	.word	0x200002ab
 8001394:	20000794 	.word	0x20000794
 8001398:	20000674 	.word	0x20000674
 800139c:	2000000c 	.word	0x2000000c
 80013a0:	2000025c 	.word	0x2000025c
 80013a4:	20000270 	.word	0x20000270
 80013a8:	20000274 	.word	0x20000274
		}
		else if (failure_identify != '1' && failure_identify != '4'
 80013ac:	4b66      	ldr	r3, [pc, #408]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b31      	cmp	r3, #49	; 0x31
 80013b2:	d021      	beq.n	80013f8 <HAL_GPIO_EXTI_Callback+0x180>
 80013b4:	4b64      	ldr	r3, [pc, #400]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b34      	cmp	r3, #52	; 0x34
 80013ba:	d01d      	beq.n	80013f8 <HAL_GPIO_EXTI_Callback+0x180>
				&& failure_identify != 'f' && failure_identify != 'h'
 80013bc:	4b62      	ldr	r3, [pc, #392]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b66      	cmp	r3, #102	; 0x66
 80013c2:	d019      	beq.n	80013f8 <HAL_GPIO_EXTI_Callback+0x180>
 80013c4:	4b60      	ldr	r3, [pc, #384]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b68      	cmp	r3, #104	; 0x68
 80013ca:	d015      	beq.n	80013f8 <HAL_GPIO_EXTI_Callback+0x180>
				&& failure_identify != 'i' && failure_identify != 'j'
 80013cc:	4b5e      	ldr	r3, [pc, #376]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b69      	cmp	r3, #105	; 0x69
 80013d2:	d011      	beq.n	80013f8 <HAL_GPIO_EXTI_Callback+0x180>
 80013d4:	4b5c      	ldr	r3, [pc, #368]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b6a      	cmp	r3, #106	; 0x6a
 80013da:	d00d      	beq.n	80013f8 <HAL_GPIO_EXTI_Callback+0x180>
				&& failure_identify != 'k' && failure_identify != 'l'
 80013dc:	4b5a      	ldr	r3, [pc, #360]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b6b      	cmp	r3, #107	; 0x6b
 80013e2:	d009      	beq.n	80013f8 <HAL_GPIO_EXTI_Callback+0x180>
 80013e4:	4b58      	ldr	r3, [pc, #352]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b6c      	cmp	r3, #108	; 0x6c
 80013ea:	d005      	beq.n	80013f8 <HAL_GPIO_EXTI_Callback+0x180>
				&& failure_identify != 'm')
 80013ec:	4b56      	ldr	r3, [pc, #344]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	2b6d      	cmp	r3, #109	; 0x6d
 80013f2:	d001      	beq.n	80013f8 <HAL_GPIO_EXTI_Callback+0x180>
		{
			output_CRK_no_failure();
 80013f4:	f003 fa96 	bl	8004924 <output_CRK_no_failure>
		}

		sync_CRK_preparation(); // CRK synchronisation preparation
 80013f8:	f006 fa10 	bl	800781c <sync_CRK_preparation>

		output_CRK(failure_identify); // CRK Output
 80013fc:	4b52      	ldr	r3, [pc, #328]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f003 f8df 	bl	80045c4 <output_CRK>
		if (configuration_complete == true)
 8001406:	4b51      	ldr	r3, [pc, #324]	; (800154c <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <HAL_GPIO_EXTI_Callback+0x19a>
		{
			sync_CRK(); // CRK synchronisation
 800140e:	f005 f9a5 	bl	800675c <sync_CRK>
		}
		timer_overflow_CRK = 0; // edge was detected, so no stalling
 8001412:	4b4f      	ldr	r3, [pc, #316]	; (8001550 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
	}

	if (GPIO_Pin == 14) //## Capture Event rising edge --CAM1--
 8001418:	88fb      	ldrh	r3, [r7, #6]
 800141a:	2b0e      	cmp	r3, #14
 800141c:	d12c      	bne.n	8001478 <HAL_GPIO_EXTI_Callback+0x200>
	{

		CAM_signal[0] = true; // Set actual signal level
 800141e:	4b4d      	ldr	r3, [pc, #308]	; (8001554 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]

		if (should_record)
 8001424:	4b4c      	ldr	r3, [pc, #304]	; (8001558 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d014      	beq.n	8001458 <HAL_GPIO_EXTI_Callback+0x1e0>
		{
			bool is_cam_buffer_full = CAM_save(GetTimestamp(), CAM_signal[0]);
 800142e:	f006 ff4b 	bl	80082c8 <GetTimestamp>
 8001432:	4603      	mov	r3, r0
 8001434:	4a47      	ldr	r2, [pc, #284]	; (8001554 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001436:	7812      	ldrb	r2, [r2, #0]
 8001438:	4611      	mov	r1, r2
 800143a:	4618      	mov	r0, r3
 800143c:	f005 f94c 	bl	80066d8 <CAM_save>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	bf14      	ite	ne
 8001446:	2301      	movne	r3, #1
 8001448:	2300      	moveq	r3, #0
 800144a:	737b      	strb	r3, [r7, #13]
			if (is_cam_buffer_full)
 800144c:	7b7b      	ldrb	r3, [r7, #13]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <HAL_GPIO_EXTI_Callback+0x1e0>
			{
				should_record = false;
 8001452:	4b41      	ldr	r3, [pc, #260]	; (8001558 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
				// Should send CRK and CAM signals if not already sending
			}
		}

		output_CAM(failure_identify, 0); // CAM1 Output
 8001458:	4b3b      	ldr	r3, [pc, #236]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2100      	movs	r1, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f003 f978 	bl	8004754 <output_CAM>

		if (configuration_complete == true)
 8001464:	4b39      	ldr	r3, [pc, #228]	; (800154c <HAL_GPIO_EXTI_Callback+0x2d4>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d002      	beq.n	8001472 <HAL_GPIO_EXTI_Callback+0x1fa>
		{
			sync_CAM_CRK(0); // CAM_CRK Synchronisation
 800146c:	2000      	movs	r0, #0
 800146e:	f005 fbaf 	bl	8006bd0 <sync_CAM_CRK>
		}
		timer_overflow_CAM = 0; // edge was detected, so no stalling
 8001472:	4b3a      	ldr	r3, [pc, #232]	; (800155c <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
	}

	if (GPIO_Pin == 11)	//## Capture Event falling edge --CAM1--
 8001478:	88fb      	ldrh	r3, [r7, #6]
 800147a:	2b0b      	cmp	r3, #11
 800147c:	d12e      	bne.n	80014dc <HAL_GPIO_EXTI_Callback+0x264>
	{
		CAM_signal[0] = false;	// Set actual signal level
 800147e:	4b35      	ldr	r3, [pc, #212]	; (8001554 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]

		if (should_record)
 8001484:	4b34      	ldr	r3, [pc, #208]	; (8001558 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b00      	cmp	r3, #0
 800148c:	d014      	beq.n	80014b8 <HAL_GPIO_EXTI_Callback+0x240>
		{
			bool is_cam_buffer_full = CAM_save(GetTimestamp(), CAM_signal[0]);
 800148e:	f006 ff1b 	bl	80082c8 <GetTimestamp>
 8001492:	4603      	mov	r3, r0
 8001494:	4a2f      	ldr	r2, [pc, #188]	; (8001554 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001496:	7812      	ldrb	r2, [r2, #0]
 8001498:	4611      	mov	r1, r2
 800149a:	4618      	mov	r0, r3
 800149c:	f005 f91c 	bl	80066d8 <CAM_save>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	bf14      	ite	ne
 80014a6:	2301      	movne	r3, #1
 80014a8:	2300      	moveq	r3, #0
 80014aa:	733b      	strb	r3, [r7, #12]
			if (is_cam_buffer_full)
 80014ac:	7b3b      	ldrb	r3, [r7, #12]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d002      	beq.n	80014b8 <HAL_GPIO_EXTI_Callback+0x240>
			{
				should_record = false;
 80014b2:	4b29      	ldr	r3, [pc, #164]	; (8001558 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	701a      	strb	r2, [r3, #0]
				// Should send CRK and CAM signals if not already sending
			}
		}

		TIM2_Reset();
 80014b8:	f006 fe4a 	bl	8008150 <TIM2_Reset>

		output_CAM(failure_identify, 0);	// CAM1 Output
 80014bc:	4b22      	ldr	r3, [pc, #136]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2100      	movs	r1, #0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f003 f946 	bl	8004754 <output_CAM>

		if (configuration_complete == true)
 80014c8:	4b20      	ldr	r3, [pc, #128]	; (800154c <HAL_GPIO_EXTI_Callback+0x2d4>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d002      	beq.n	80014d6 <HAL_GPIO_EXTI_Callback+0x25e>
		{
			sync_CAM_CRK(0); // CAM_CRK Synchronisation
 80014d0:	2000      	movs	r0, #0
 80014d2:	f005 fb7d 	bl	8006bd0 <sync_CAM_CRK>
		}
		timer_overflow_CAM = 0; // edge was detected, so no stalling
 80014d6:	4b21      	ldr	r3, [pc, #132]	; (800155c <HAL_GPIO_EXTI_Callback+0x2e4>)
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
	}

	if (GPIO_Pin == 12) //## Capture Event rising edge --CAM2--
 80014dc:	88fb      	ldrh	r3, [r7, #6]
 80014de:	2b0c      	cmp	r3, #12
 80014e0:	d112      	bne.n	8001508 <HAL_GPIO_EXTI_Callback+0x290>
	{
		CAM_signal[1] = true; // Set actual signal level
 80014e2:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <HAL_GPIO_EXTI_Callback+0x2dc>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	705a      	strb	r2, [r3, #1]

		output_CAM(failure_identify, 1); // CAM2 Output
 80014e8:	4b17      	ldr	r3, [pc, #92]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2101      	movs	r1, #1
 80014ee:	4618      	mov	r0, r3
 80014f0:	f003 f930 	bl	8004754 <output_CAM>

		if (configuration_complete == true)
 80014f4:	4b15      	ldr	r3, [pc, #84]	; (800154c <HAL_GPIO_EXTI_Callback+0x2d4>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d002      	beq.n	8001502 <HAL_GPIO_EXTI_Callback+0x28a>
		{
			sync_CAM_CRK(1); // CAM_CRK Synchronisation
 80014fc:	2001      	movs	r0, #1
 80014fe:	f005 fb67 	bl	8006bd0 <sync_CAM_CRK>
		}
		timer_overflow_CAM = 0; // edge was detected, so no stalling
 8001502:	4b16      	ldr	r3, [pc, #88]	; (800155c <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
	}

	if (GPIO_Pin == 13) //## Capture Event falling edge --CAM2--
 8001508:	88fb      	ldrh	r3, [r7, #6]
 800150a:	2b0d      	cmp	r3, #13
 800150c:	d118      	bne.n	8001540 <HAL_GPIO_EXTI_Callback+0x2c8>
	{
		if (number_of_CAM == 2)
 800150e:	4b14      	ldr	r3, [pc, #80]	; (8001560 <HAL_GPIO_EXTI_Callback+0x2e8>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2b02      	cmp	r3, #2
 8001514:	d114      	bne.n	8001540 <HAL_GPIO_EXTI_Callback+0x2c8>
		{
			CAM_signal[1] = false; // Set actual signal level
 8001516:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001518:	2200      	movs	r2, #0
 800151a:	705a      	strb	r2, [r3, #1]

			TIM2_Reset();
 800151c:	f006 fe18 	bl	8008150 <TIM2_Reset>

			output_CAM(failure_identify, 1); // CAM2 Output
 8001520:	4b09      	ldr	r3, [pc, #36]	; (8001548 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	2101      	movs	r1, #1
 8001526:	4618      	mov	r0, r3
 8001528:	f003 f914 	bl	8004754 <output_CAM>

			if (configuration_complete == true)
 800152c:	4b07      	ldr	r3, [pc, #28]	; (800154c <HAL_GPIO_EXTI_Callback+0x2d4>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d002      	beq.n	800153a <HAL_GPIO_EXTI_Callback+0x2c2>
			{
				sync_CAM_CRK(1); // CAM_CRK Synchronisation
 8001534:	2001      	movs	r0, #1
 8001536:	f005 fb4b 	bl	8006bd0 <sync_CAM_CRK>
			}
			timer_overflow_CAM = 0; // edge was detected, so no stalling
 800153a:	4b08      	ldr	r3, [pc, #32]	; (800155c <HAL_GPIO_EXTI_Callback+0x2e4>)
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001540:	bf00      	nop
 8001542:	3710      	adds	r7, #16
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	2000000c 	.word	0x2000000c
 800154c:	200005e8 	.word	0x200005e8
 8001550:	20000274 	.word	0x20000274
 8001554:	20000660 	.word	0x20000660
 8001558:	20000794 	.word	0x20000794
 800155c:	200005ec 	.word	0x200005ec
 8001560:	20000008 	.word	0x20000008

08001564 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	if (htim == &htim1)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	4a0d      	ldr	r2, [pc, #52]	; (80015a4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d101      	bne.n	8001578 <HAL_TIM_PeriodElapsedCallback+0x14>
	{
		TIM1_PeriodElapsedCallback();
 8001574:	f000 f81e 	bl	80015b4 <TIM1_PeriodElapsedCallback>
	}
	if (htim == &htim2)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4a0b      	ldr	r2, [pc, #44]	; (80015a8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d101      	bne.n	8001584 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		TIM2_PeriodElapsedCallback();
 8001580:	f000 f826 	bl	80015d0 <TIM2_PeriodElapsedCallback>
	}
	if (htim == &htim3)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	4a09      	ldr	r2, [pc, #36]	; (80015ac <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d101      	bne.n	8001590 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		TIM3_PeriodElapsedCallback();
 800158c:	f000 f82e 	bl	80015ec <TIM3_PeriodElapsedCallback>
	}
	if (htim == &htim4)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4a07      	ldr	r2, [pc, #28]	; (80015b0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d101      	bne.n	800159c <HAL_TIM_PeriodElapsedCallback+0x38>
	{
		TIM4_PeriodElapsedCallback();
 8001598:	f000 f896 	bl	80016c8 <TIM4_PeriodElapsedCallback>
	}
}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	200008bc 	.word	0x200008bc
 80015a8:	20000904 	.word	0x20000904
 80015ac:	2000094c 	.word	0x2000094c
 80015b0:	20000994 	.word	0x20000994

080015b4 <TIM1_PeriodElapsedCallback>:

//## Timer 1 Interrupt CRK tooth time (previously timer2)

void TIM1_PeriodElapsedCallback(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0

	// all overflows between the events
	timer_overflow_CRK++;
 80015b8:	4b04      	ldr	r3, [pc, #16]	; (80015cc <TIM1_PeriodElapsedCallback+0x18>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	3301      	adds	r3, #1
 80015be:	4a03      	ldr	r2, [pc, #12]	; (80015cc <TIM1_PeriodElapsedCallback+0x18>)
 80015c0:	6013      	str	r3, [r2, #0]
}
 80015c2:	bf00      	nop
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	20000274 	.word	0x20000274

080015d0 <TIM2_PeriodElapsedCallback>:

//## Timer 2 Interrupt CAM tooth time (previously timer3)

void TIM2_PeriodElapsedCallback(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
// all overflows between the events
// test
	timer_overflow_CAM++;
 80015d4:	4b04      	ldr	r3, [pc, #16]	; (80015e8 <TIM2_PeriodElapsedCallback+0x18>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	3301      	adds	r3, #1
 80015da:	4a03      	ldr	r2, [pc, #12]	; (80015e8 <TIM2_PeriodElapsedCallback+0x18>)
 80015dc:	6013      	str	r3, [r2, #0]
}
 80015de:	bf00      	nop
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	200005ec 	.word	0x200005ec

080015ec <TIM3_PeriodElapsedCallback>:
//## Timer 3 Interrupt: CAM_PER - start value

void TIM3_PeriodElapsedCallback(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0

	if (failure_identify == '5')
 80015f0:	4b30      	ldr	r3, [pc, #192]	; (80016b4 <TIM3_PeriodElapsedCallback+0xc8>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b35      	cmp	r3, #53	; 0x35
 80015f6:	d128      	bne.n	800164a <TIM3_PeriodElapsedCallback+0x5e>
	{ // CAM_PER: error identified by '5'

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == 1)
 80015f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015fc:	482e      	ldr	r0, [pc, #184]	; (80016b8 <TIM3_PeriodElapsedCallback+0xcc>)
 80015fe:	f001 fa39 	bl	8002a74 <HAL_GPIO_ReadPin>
 8001602:	4603      	mov	r3, r0
 8001604:	2b01      	cmp	r3, #1
 8001606:	d106      	bne.n	8001616 <TIM3_PeriodElapsedCallback+0x2a>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001608:	2200      	movs	r2, #0
 800160a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800160e:	482a      	ldr	r0, [pc, #168]	; (80016b8 <TIM3_PeriodElapsedCallback+0xcc>)
 8001610:	f001 fa47 	bl	8002aa2 <HAL_GPIO_WritePin>
 8001614:	e005      	b.n	8001622 <TIM3_PeriodElapsedCallback+0x36>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001616:	2201      	movs	r2, #1
 8001618:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800161c:	4826      	ldr	r0, [pc, #152]	; (80016b8 <TIM3_PeriodElapsedCallback+0xcc>)
 800161e:	f001 fa40 	bl	8002aa2 <HAL_GPIO_WritePin>
		}

		counter_CAM_PER[0]++; // Number of times we lost CAM with timer 6
 8001622:	4b26      	ldr	r3, [pc, #152]	; (80016bc <TIM3_PeriodElapsedCallback+0xd0>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	3301      	adds	r3, #1
 8001628:	4a24      	ldr	r2, [pc, #144]	; (80016bc <TIM3_PeriodElapsedCallback+0xd0>)
 800162a:	6013      	str	r3, [r2, #0]
		if (counter_CAM_PER[0] == 2)
 800162c:	4b23      	ldr	r3, [pc, #140]	; (80016bc <TIM3_PeriodElapsedCallback+0xd0>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2b02      	cmp	r3, #2
 8001632:	d105      	bne.n	8001640 <TIM3_PeriodElapsedCallback+0x54>
		{
			HAL_TIM_Base_Stop(&htim3);
 8001634:	4822      	ldr	r0, [pc, #136]	; (80016c0 <TIM3_PeriodElapsedCallback+0xd4>)
 8001636:	f001 ff19 	bl	800346c <HAL_TIM_Base_Stop>
			counter_CAM_PER[0] = 0; // Reset timer 6 CAM lost counter
 800163a:	4b20      	ldr	r3, [pc, #128]	; (80016bc <TIM3_PeriodElapsedCallback+0xd0>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
		}
		__HAL_TIM_SET_COUNTER(&htim3, 0); // reset the timers counter
 8001640:	4b1f      	ldr	r3, [pc, #124]	; (80016c0 <TIM3_PeriodElapsedCallback+0xd4>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2200      	movs	r2, #0
 8001646:	625a      	str	r2, [r3, #36]	; 0x24

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);

		HAL_TIM_Base_Stop(&htim3);
	}
}
 8001648:	e031      	b.n	80016ae <TIM3_PeriodElapsedCallback+0xc2>
	else if (failure_identify == '6')
 800164a:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <TIM3_PeriodElapsedCallback+0xc8>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b36      	cmp	r3, #54	; 0x36
 8001650:	d121      	bne.n	8001696 <TIM3_PeriodElapsedCallback+0xaa>
		__HAL_TIM_SET_AUTORELOAD(&htim4, 1439); // Define ARR value 20us*72Mhz = 1440 (PSC=0 pour TIM7)
 8001652:	4b1c      	ldr	r3, [pc, #112]	; (80016c4 <TIM3_PeriodElapsedCallback+0xd8>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f240 529f 	movw	r2, #1439	; 0x59f
 800165a:	62da      	str	r2, [r3, #44]	; 0x2c
 800165c:	4b19      	ldr	r3, [pc, #100]	; (80016c4 <TIM3_PeriodElapsedCallback+0xd8>)
 800165e:	f240 529f 	movw	r2, #1439	; 0x59f
 8001662:	60da      	str	r2, [r3, #12]
		HAL_TIM_Base_Stop(&htim4);
 8001664:	4817      	ldr	r0, [pc, #92]	; (80016c4 <TIM3_PeriodElapsedCallback+0xd8>)
 8001666:	f001 ff01 	bl	800346c <HAL_TIM_Base_Stop>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 1)
 800166a:	2110      	movs	r1, #16
 800166c:	4812      	ldr	r0, [pc, #72]	; (80016b8 <TIM3_PeriodElapsedCallback+0xcc>)
 800166e:	f001 fa01 	bl	8002a74 <HAL_GPIO_ReadPin>
 8001672:	4603      	mov	r3, r0
 8001674:	2b01      	cmp	r3, #1
 8001676:	d105      	bne.n	8001684 <TIM3_PeriodElapsedCallback+0x98>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001678:	2200      	movs	r2, #0
 800167a:	2110      	movs	r1, #16
 800167c:	480e      	ldr	r0, [pc, #56]	; (80016b8 <TIM3_PeriodElapsedCallback+0xcc>)
 800167e:	f001 fa10 	bl	8002aa2 <HAL_GPIO_WritePin>
 8001682:	e004      	b.n	800168e <TIM3_PeriodElapsedCallback+0xa2>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001684:	2201      	movs	r2, #1
 8001686:	2110      	movs	r1, #16
 8001688:	480b      	ldr	r0, [pc, #44]	; (80016b8 <TIM3_PeriodElapsedCallback+0xcc>)
 800168a:	f001 fa0a 	bl	8002aa2 <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop(&htim3);
 800168e:	480c      	ldr	r0, [pc, #48]	; (80016c0 <TIM3_PeriodElapsedCallback+0xd4>)
 8001690:	f001 feec 	bl	800346c <HAL_TIM_Base_Stop>
}
 8001694:	e00b      	b.n	80016ae <TIM3_PeriodElapsedCallback+0xc2>
	else if (failure_identify == 'b')
 8001696:	4b07      	ldr	r3, [pc, #28]	; (80016b4 <TIM3_PeriodElapsedCallback+0xc8>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	2b62      	cmp	r3, #98	; 0x62
 800169c:	d107      	bne.n	80016ae <TIM3_PeriodElapsedCallback+0xc2>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800169e:	2201      	movs	r2, #1
 80016a0:	2110      	movs	r1, #16
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <TIM3_PeriodElapsedCallback+0xcc>)
 80016a4:	f001 f9fd 	bl	8002aa2 <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop(&htim3);
 80016a8:	4805      	ldr	r0, [pc, #20]	; (80016c0 <TIM3_PeriodElapsedCallback+0xd4>)
 80016aa:	f001 fedf 	bl	800346c <HAL_TIM_Base_Stop>
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	2000000c 	.word	0x2000000c
 80016b8:	40010800 	.word	0x40010800
 80016bc:	20000690 	.word	0x20000690
 80016c0:	2000094c 	.word	0x2000094c
 80016c4:	20000994 	.word	0x20000994

080016c8 <TIM4_PeriodElapsedCallback>:

//## Timer 4 Interrupt: CAM_PER - pulse duration

void TIM4_PeriodElapsedCallback(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0

	if (failure_identify == '5') // CAM_PER --> Cam_Spk
 80016cc:	4b49      	ldr	r3, [pc, #292]	; (80017f4 <TIM4_PeriodElapsedCallback+0x12c>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b35      	cmp	r3, #53	; 0x35
 80016d2:	d125      	bne.n	8001720 <TIM4_PeriodElapsedCallback+0x58>
	{
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 1)
 80016d4:	2140      	movs	r1, #64	; 0x40
 80016d6:	4848      	ldr	r0, [pc, #288]	; (80017f8 <TIM4_PeriodElapsedCallback+0x130>)
 80016d8:	f001 f9cc 	bl	8002a74 <HAL_GPIO_ReadPin>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d105      	bne.n	80016ee <TIM4_PeriodElapsedCallback+0x26>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80016e2:	2200      	movs	r2, #0
 80016e4:	2140      	movs	r1, #64	; 0x40
 80016e6:	4844      	ldr	r0, [pc, #272]	; (80017f8 <TIM4_PeriodElapsedCallback+0x130>)
 80016e8:	f001 f9db 	bl	8002aa2 <HAL_GPIO_WritePin>
 80016ec:	e004      	b.n	80016f8 <TIM4_PeriodElapsedCallback+0x30>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80016ee:	2201      	movs	r2, #1
 80016f0:	2140      	movs	r1, #64	; 0x40
 80016f2:	4841      	ldr	r0, [pc, #260]	; (80017f8 <TIM4_PeriodElapsedCallback+0x130>)
 80016f4:	f001 f9d5 	bl	8002aa2 <HAL_GPIO_WritePin>
		}

		counter_CAM_PER[1]++; // Number of times we lost CAM with timer 7
 80016f8:	4b40      	ldr	r3, [pc, #256]	; (80017fc <TIM4_PeriodElapsedCallback+0x134>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	3301      	adds	r3, #1
 80016fe:	4a3f      	ldr	r2, [pc, #252]	; (80017fc <TIM4_PeriodElapsedCallback+0x134>)
 8001700:	6053      	str	r3, [r2, #4]
		if (counter_CAM_PER[1] == 2)
 8001702:	4b3e      	ldr	r3, [pc, #248]	; (80017fc <TIM4_PeriodElapsedCallback+0x134>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	2b02      	cmp	r3, #2
 8001708:	d105      	bne.n	8001716 <TIM4_PeriodElapsedCallback+0x4e>
		{

			HAL_TIM_Base_Stop(&htim4);
 800170a:	483d      	ldr	r0, [pc, #244]	; (8001800 <TIM4_PeriodElapsedCallback+0x138>)
 800170c:	f001 feae 	bl	800346c <HAL_TIM_Base_Stop>

			counter_CAM_PER[1] = 0; // Reset timer 7 CAM counter
 8001710:	4b3a      	ldr	r3, [pc, #232]	; (80017fc <TIM4_PeriodElapsedCallback+0x134>)
 8001712:	2200      	movs	r2, #0
 8001714:	605a      	str	r2, [r3, #4]
		}

		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8001716:	4b3a      	ldr	r3, [pc, #232]	; (8001800 <TIM4_PeriodElapsedCallback+0x138>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2200      	movs	r2, #0
 800171c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	else
	{
		HAL_TIM_Base_Stop(&htim4);
	}
}
 800171e:	e067      	b.n	80017f0 <TIM4_PeriodElapsedCallback+0x128>
	else if (failure_identify == '6') // CRK_TOOTH_PER
 8001720:	4b34      	ldr	r3, [pc, #208]	; (80017f4 <TIM4_PeriodElapsedCallback+0x12c>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b36      	cmp	r3, #54	; 0x36
 8001726:	d115      	bne.n	8001754 <TIM4_PeriodElapsedCallback+0x8c>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 1)
 8001728:	2110      	movs	r1, #16
 800172a:	4833      	ldr	r0, [pc, #204]	; (80017f8 <TIM4_PeriodElapsedCallback+0x130>)
 800172c:	f001 f9a2 	bl	8002a74 <HAL_GPIO_ReadPin>
 8001730:	4603      	mov	r3, r0
 8001732:	2b01      	cmp	r3, #1
 8001734:	d105      	bne.n	8001742 <TIM4_PeriodElapsedCallback+0x7a>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001736:	2200      	movs	r2, #0
 8001738:	2110      	movs	r1, #16
 800173a:	482f      	ldr	r0, [pc, #188]	; (80017f8 <TIM4_PeriodElapsedCallback+0x130>)
 800173c:	f001 f9b1 	bl	8002aa2 <HAL_GPIO_WritePin>
 8001740:	e004      	b.n	800174c <TIM4_PeriodElapsedCallback+0x84>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001742:	2201      	movs	r2, #1
 8001744:	2110      	movs	r1, #16
 8001746:	482c      	ldr	r0, [pc, #176]	; (80017f8 <TIM4_PeriodElapsedCallback+0x130>)
 8001748:	f001 f9ab 	bl	8002aa2 <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop(&htim4);
 800174c:	482c      	ldr	r0, [pc, #176]	; (8001800 <TIM4_PeriodElapsedCallback+0x138>)
 800174e:	f001 fe8d 	bl	800346c <HAL_TIM_Base_Stop>
}
 8001752:	e04d      	b.n	80017f0 <TIM4_PeriodElapsedCallback+0x128>
	else if (failure_identify == 'j')
 8001754:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <TIM4_PeriodElapsedCallback+0x12c>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b6a      	cmp	r3, #106	; 0x6a
 800175a:	d139      	bne.n	80017d0 <TIM4_PeriodElapsedCallback+0x108>
		timer_Counter_SEG_ADP_ER_LIM++;
 800175c:	4b29      	ldr	r3, [pc, #164]	; (8001804 <TIM4_PeriodElapsedCallback+0x13c>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	3301      	adds	r3, #1
 8001762:	4a28      	ldr	r2, [pc, #160]	; (8001804 <TIM4_PeriodElapsedCallback+0x13c>)
 8001764:	6013      	str	r3, [r2, #0]
		switch (timer_Counter_SEG_ADP_ER_LIM)
 8001766:	4b27      	ldr	r3, [pc, #156]	; (8001804 <TIM4_PeriodElapsedCallback+0x13c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d002      	beq.n	8001774 <TIM4_PeriodElapsedCallback+0xac>
 800176e:	2b02      	cmp	r3, #2
 8001770:	d027      	beq.n	80017c2 <TIM4_PeriodElapsedCallback+0xfa>
 8001772:	e029      	b.n	80017c8 <TIM4_PeriodElapsedCallback+0x100>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001774:	2200      	movs	r2, #0
 8001776:	2110      	movs	r1, #16
 8001778:	481f      	ldr	r0, [pc, #124]	; (80017f8 <TIM4_PeriodElapsedCallback+0x130>)
 800177a:	f001 f992 	bl	8002aa2 <HAL_GPIO_WritePin>
			if (failure_waiting == true)
 800177e:	4b22      	ldr	r3, [pc, #136]	; (8001808 <TIM4_PeriodElapsedCallback+0x140>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d019      	beq.n	80017ba <TIM4_PeriodElapsedCallback+0xf2>
				if (sensortype_CRK == 'c') // sensor is cpdd
 8001786:	4b21      	ldr	r3, [pc, #132]	; (800180c <TIM4_PeriodElapsedCallback+0x144>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b63      	cmp	r3, #99	; 0x63
 800178c:	d104      	bne.n	8001798 <TIM4_PeriodElapsedCallback+0xd0>
					SysTick_Config(3600); // 72MHz*50us=3600
 800178e:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8001792:	f7ff fd4f 	bl	8001234 <SysTick_Config>
 8001796:	e00e      	b.n	80017b6 <TIM4_PeriodElapsedCallback+0xee>
				else if (sensortype_CRK == 'h')
 8001798:	4b1c      	ldr	r3, [pc, #112]	; (800180c <TIM4_PeriodElapsedCallback+0x144>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b68      	cmp	r3, #104	; 0x68
 800179e:	d107      	bne.n	80017b0 <TIM4_PeriodElapsedCallback+0xe8>
					SysTick_Config((T_TOOTH_RAW / 2) - 1);
 80017a0:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <TIM4_PeriodElapsedCallback+0x148>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	085b      	lsrs	r3, r3, #1
 80017a6:	3b01      	subs	r3, #1
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fd43 	bl	8001234 <SysTick_Config>
 80017ae:	e002      	b.n	80017b6 <TIM4_PeriodElapsedCallback+0xee>
					SysTick_Config(1);
 80017b0:	2001      	movs	r0, #1
 80017b2:	f7ff fd3f 	bl	8001234 <SysTick_Config>
				HAL_ResumeTick();
 80017b6:	f000 fe0d 	bl	80023d4 <HAL_ResumeTick>
			failure_passed = true;
 80017ba:	4b16      	ldr	r3, [pc, #88]	; (8001814 <TIM4_PeriodElapsedCallback+0x14c>)
 80017bc:	2201      	movs	r2, #1
 80017be:	701a      	strb	r2, [r3, #0]
			break;
 80017c0:	e002      	b.n	80017c8 <TIM4_PeriodElapsedCallback+0x100>
			SEG_ADP_ER_LIM_reset(); //SEG_... failure_inactive, passed and waiting =false, init timer 7 & 8, SEG_...error counter reset
 80017c2:	f004 fc39 	bl	8006038 <SEG_ADP_ER_LIM_reset>
			break;
 80017c6:	bf00      	nop
		HAL_TIM_Base_Stop(&htim4);
 80017c8:	480d      	ldr	r0, [pc, #52]	; (8001800 <TIM4_PeriodElapsedCallback+0x138>)
 80017ca:	f001 fe4f 	bl	800346c <HAL_TIM_Base_Stop>
}
 80017ce:	e00f      	b.n	80017f0 <TIM4_PeriodElapsedCallback+0x128>
	else if (failure_identify == 'k') // CrkPlsOrng
 80017d0:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <TIM4_PeriodElapsedCallback+0x12c>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b6b      	cmp	r3, #107	; 0x6b
 80017d6:	d108      	bne.n	80017ea <TIM4_PeriodElapsedCallback+0x122>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	2110      	movs	r1, #16
 80017dc:	4806      	ldr	r0, [pc, #24]	; (80017f8 <TIM4_PeriodElapsedCallback+0x130>)
 80017de:	f001 f960 	bl	8002aa2 <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop(&htim4);
 80017e2:	4807      	ldr	r0, [pc, #28]	; (8001800 <TIM4_PeriodElapsedCallback+0x138>)
 80017e4:	f001 fe42 	bl	800346c <HAL_TIM_Base_Stop>
}
 80017e8:	e002      	b.n	80017f0 <TIM4_PeriodElapsedCallback+0x128>
		HAL_TIM_Base_Stop(&htim4);
 80017ea:	4805      	ldr	r0, [pc, #20]	; (8001800 <TIM4_PeriodElapsedCallback+0x138>)
 80017ec:	f001 fe3e 	bl	800346c <HAL_TIM_Base_Stop>
}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	2000000c 	.word	0x2000000c
 80017f8:	40010800 	.word	0x40010800
 80017fc:	20000690 	.word	0x20000690
 8001800:	20000994 	.word	0x20000994
 8001804:	20000768 	.word	0x20000768
 8001808:	20000678 	.word	0x20000678
 800180c:	20000258 	.word	0x20000258
 8001810:	2000026c 	.word	0x2000026c
 8001814:	20000677 	.word	0x20000677

08001818 <HAL_UART_RxCpltCallback>:

// ### USART Receive Callback function ###
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001820:	2201      	movs	r2, #1
 8001822:	2120      	movs	r1, #32
 8001824:	4841      	ldr	r0, [pc, #260]	; (800192c <HAL_UART_RxCpltCallback+0x114>)
 8001826:	f001 f93c 	bl	8002aa2 <HAL_GPIO_WritePin>
// Likely similar to an interrupt triggering whenever a char is received as all the receptions we will get are of size 1 char
	if (huart == &huart1)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a40      	ldr	r2, [pc, #256]	; (8001930 <HAL_UART_RxCpltCallback+0x118>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d104      	bne.n	800183c <HAL_UART_RxCpltCallback+0x24>
	{
		// UART Receive
		USART_ProcessMessage();
 8001832:	f006 fd6d 	bl	8008310 <USART_ProcessMessage>

		//? the receiver buffer and the UxRSR to the empty state
		USART_ProcessMessage();
 8001836:	f006 fd6b 	bl	8008310 <USART_ProcessMessage>
 800183a:	e070      	b.n	800191e <HAL_UART_RxCpltCallback+0x106>
	}
	else
	{
		char_counter++;
 800183c:	4b3d      	ldr	r3, [pc, #244]	; (8001934 <HAL_UART_RxCpltCallback+0x11c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	3301      	adds	r3, #1
 8001842:	4a3c      	ldr	r2, [pc, #240]	; (8001934 <HAL_UART_RxCpltCallback+0x11c>)
 8001844:	6013      	str	r3, [r2, #0]

		if (com_error == false && receiving == true && in != end_char)
 8001846:	4b3c      	ldr	r3, [pc, #240]	; (8001938 <HAL_UART_RxCpltCallback+0x120>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	f083 0301 	eor.w	r3, r3, #1
 800184e:	b2db      	uxtb	r3, r3
 8001850:	2b00      	cmp	r3, #0
 8001852:	d011      	beq.n	8001878 <HAL_UART_RxCpltCallback+0x60>
 8001854:	4b39      	ldr	r3, [pc, #228]	; (800193c <HAL_UART_RxCpltCallback+0x124>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00d      	beq.n	8001878 <HAL_UART_RxCpltCallback+0x60>
 800185c:	4b38      	ldr	r3, [pc, #224]	; (8001940 <HAL_UART_RxCpltCallback+0x128>)
 800185e:	781a      	ldrb	r2, [r3, #0]
 8001860:	4b38      	ldr	r3, [pc, #224]	; (8001944 <HAL_UART_RxCpltCallback+0x12c>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	429a      	cmp	r2, r3
 8001866:	d007      	beq.n	8001878 <HAL_UART_RxCpltCallback+0x60>
		{
			input_chars[char_counter - 2] = in; // write received char in array
 8001868:	4b32      	ldr	r3, [pc, #200]	; (8001934 <HAL_UART_RxCpltCallback+0x11c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	3b02      	subs	r3, #2
 800186e:	4a34      	ldr	r2, [pc, #208]	; (8001940 <HAL_UART_RxCpltCallback+0x128>)
 8001870:	7811      	ldrb	r1, [r2, #0]
 8001872:	4a35      	ldr	r2, [pc, #212]	; (8001948 <HAL_UART_RxCpltCallback+0x130>)
 8001874:	54d1      	strb	r1, [r2, r3]
 8001876:	e052      	b.n	800191e <HAL_UART_RxCpltCallback+0x106>
		}
		else if (com_error == false && in == end_char && receiving == true
 8001878:	4b2f      	ldr	r3, [pc, #188]	; (8001938 <HAL_UART_RxCpltCallback+0x120>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	f083 0301 	eor.w	r3, r3, #1
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	d01d      	beq.n	80018c2 <HAL_UART_RxCpltCallback+0xaa>
 8001886:	4b2e      	ldr	r3, [pc, #184]	; (8001940 <HAL_UART_RxCpltCallback+0x128>)
 8001888:	781a      	ldrb	r2, [r3, #0]
 800188a:	4b2e      	ldr	r3, [pc, #184]	; (8001944 <HAL_UART_RxCpltCallback+0x12c>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	429a      	cmp	r2, r3
 8001890:	d117      	bne.n	80018c2 <HAL_UART_RxCpltCallback+0xaa>
 8001892:	4b2a      	ldr	r3, [pc, #168]	; (800193c <HAL_UART_RxCpltCallback+0x124>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d013      	beq.n	80018c2 <HAL_UART_RxCpltCallback+0xaa>
				&& char_counter > 2)
 800189a:	4b26      	ldr	r3, [pc, #152]	; (8001934 <HAL_UART_RxCpltCallback+0x11c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b02      	cmp	r3, #2
 80018a0:	dd0f      	ble.n	80018c2 <HAL_UART_RxCpltCallback+0xaa>
		{
			input_chars[char_counter - 2] = '\0'; // set length of array
 80018a2:	4b24      	ldr	r3, [pc, #144]	; (8001934 <HAL_UART_RxCpltCallback+0x11c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	3b02      	subs	r3, #2
 80018a8:	4a27      	ldr	r2, [pc, #156]	; (8001948 <HAL_UART_RxCpltCallback+0x130>)
 80018aa:	2100      	movs	r1, #0
 80018ac:	54d1      	strb	r1, [r2, r3]

			char_counter = 0; // reset counter value
 80018ae:	4b21      	ldr	r3, [pc, #132]	; (8001934 <HAL_UART_RxCpltCallback+0x11c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
			receiving = false; // reset label that indicates receiving status
 80018b4:	4b21      	ldr	r3, [pc, #132]	; (800193c <HAL_UART_RxCpltCallback+0x124>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	701a      	strb	r2, [r3, #0]
			message_received = true; // set label that indicates succesfully received message
 80018ba:	4b24      	ldr	r3, [pc, #144]	; (800194c <HAL_UART_RxCpltCallback+0x134>)
 80018bc:	2201      	movs	r2, #1
 80018be:	701a      	strb	r2, [r3, #0]
 80018c0:	e02d      	b.n	800191e <HAL_UART_RxCpltCallback+0x106>
		}
		else if (in == start_char && char_counter == 1)
 80018c2:	4b1f      	ldr	r3, [pc, #124]	; (8001940 <HAL_UART_RxCpltCallback+0x128>)
 80018c4:	781a      	ldrb	r2, [r3, #0]
 80018c6:	4b22      	ldr	r3, [pc, #136]	; (8001950 <HAL_UART_RxCpltCallback+0x138>)
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d10d      	bne.n	80018ea <HAL_UART_RxCpltCallback+0xd2>
 80018ce:	4b19      	ldr	r3, [pc, #100]	; (8001934 <HAL_UART_RxCpltCallback+0x11c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d109      	bne.n	80018ea <HAL_UART_RxCpltCallback+0xd2>
		{

			char_counter = 0;        // reset counter value
 80018d6:	4b17      	ldr	r3, [pc, #92]	; (8001934 <HAL_UART_RxCpltCallback+0x11c>)
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
			receiving = false; // reset label that indicates receiving status
 80018dc:	4b17      	ldr	r3, [pc, #92]	; (800193c <HAL_UART_RxCpltCallback+0x124>)
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]
			message_received = true; // set label that indicates succesfully received message
 80018e2:	4b1a      	ldr	r3, [pc, #104]	; (800194c <HAL_UART_RxCpltCallback+0x134>)
 80018e4:	2201      	movs	r2, #1
 80018e6:	701a      	strb	r2, [r3, #0]
 80018e8:	e019      	b.n	800191e <HAL_UART_RxCpltCallback+0x106>
		}
		else if (in == start_char && char_counter == 1)
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <HAL_UART_RxCpltCallback+0x128>)
 80018ec:	781a      	ldrb	r2, [r3, #0]
 80018ee:	4b18      	ldr	r3, [pc, #96]	; (8001950 <HAL_UART_RxCpltCallback+0x138>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d113      	bne.n	800191e <HAL_UART_RxCpltCallback+0x106>
 80018f6:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <HAL_UART_RxCpltCallback+0x11c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d10f      	bne.n	800191e <HAL_UART_RxCpltCallback+0x106>
		{
			uint8_t msg13 = message[13];
 80018fe:	4b15      	ldr	r3, [pc, #84]	; (8001954 <HAL_UART_RxCpltCallback+0x13c>)
 8001900:	7b5b      	ldrb	r3, [r3, #13]
 8001902:	73fb      	strb	r3, [r7, #15]
			HAL_UART_Transmit_IT(&huart1, &msg13, 1);
 8001904:	f107 030f 	add.w	r3, r7, #15
 8001908:	2201      	movs	r2, #1
 800190a:	4619      	mov	r1, r3
 800190c:	4808      	ldr	r0, [pc, #32]	; (8001930 <HAL_UART_RxCpltCallback+0x118>)
 800190e:	f002 fa06 	bl	8003d1e <HAL_UART_Transmit_IT>
			receiving = true;  // set label that indicates receiving status
 8001912:	4b0a      	ldr	r3, [pc, #40]	; (800193c <HAL_UART_RxCpltCallback+0x124>)
 8001914:	2201      	movs	r2, #1
 8001916:	701a      	strb	r2, [r3, #0]
			com_error = false; // reset COM error, due to received start char
 8001918:	4b07      	ldr	r3, [pc, #28]	; (8001938 <HAL_UART_RxCpltCallback+0x120>)
 800191a:	2200      	movs	r2, #0
 800191c:	701a      	strb	r2, [r3, #0]
		else
		{
			// send failure message
		}
	}
	USART_ProcessMessage();
 800191e:	f006 fcf7 	bl	8008310 <USART_ProcessMessage>
}
 8001922:	bf00      	nop
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40010800 	.word	0x40010800
 8001930:	200009dc 	.word	0x200009dc
 8001934:	20000798 	.word	0x20000798
 8001938:	200008b3 	.word	0x200008b3
 800193c:	200008b1 	.word	0x200008b1
 8001940:	200007a0 	.word	0x200007a0
 8001944:	20000021 	.word	0x20000021
 8001948:	200007a4 	.word	0x200007a4
 800194c:	200008b2 	.word	0x200008b2
 8001950:	20000020 	.word	0x20000020
 8001954:	20000024 	.word	0x20000024

08001958 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800195c:	f000 fcd8 	bl	8002310 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001960:	f000 f8a6 	bl	8001ab0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001964:	f7ff fbc6 	bl	80010f4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001968:	f000 fa7c 	bl	8001e64 <MX_TIM1_Init>
  MX_TIM2_Init();
 800196c:	f000 faca 	bl	8001f04 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001970:	f000 fb16 	bl	8001fa0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001974:	f000 fb62 	bl	800203c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001978:	f000 fc26 	bl	80021c8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
// ## User init ##
	SysTickInit(); //TODO: Check on the systick here
 800197c:	f006 fbc8 	bl	8008110 <SysTickInit>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001980:	2200      	movs	r2, #0
 8001982:	2108      	movs	r1, #8
 8001984:	483c      	ldr	r0, [pc, #240]	; (8001a78 <main+0x120>)
 8001986:	f001 f88c 	bl	8002aa2 <HAL_GPIO_WritePin>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_UART_Receive_IT(&huart1, input_chars, 3);
 800198a:	2203      	movs	r2, #3
 800198c:	493b      	ldr	r1, [pc, #236]	; (8001a7c <main+0x124>)
 800198e:	483c      	ldr	r0, [pc, #240]	; (8001a80 <main+0x128>)
 8001990:	f002 fa09 	bl	8003da6 <HAL_UART_Receive_IT>
		// failure processing
		if (configuration_complete)
 8001994:	4b3b      	ldr	r3, [pc, #236]	; (8001a84 <main+0x12c>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d004      	beq.n	80019a6 <main+0x4e>
		{
			failure_processing(failure_identify);
 800199c:	4b3a      	ldr	r3, [pc, #232]	; (8001a88 <main+0x130>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f004 fd23 	bl	80063ec <failure_processing>
		}

		// process the received message
		if (message_received == true && com_error == false)
 80019a6:	4b39      	ldr	r3, [pc, #228]	; (8001a8c <main+0x134>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d008      	beq.n	80019c0 <main+0x68>
 80019ae:	4b38      	ldr	r3, [pc, #224]	; (8001a90 <main+0x138>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	f083 0301 	eor.w	r3, r3, #1
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <main+0x68>
		{
			USART_ProcessMessage();
 80019bc:	f006 fca8 	bl	8008310 <USART_ProcessMessage>
		}

		// reset all values when CRK stalling is detected
		if ((timer_overflow_CRK > 10)) // || (timer_overflow_CAM > 5))
 80019c0:	4b34      	ldr	r3, [pc, #208]	; (8001a94 <main+0x13c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b0a      	cmp	r3, #10
 80019c6:	d906      	bls.n	80019d6 <main+0x7e>
		{
			// Stalling_detection();
			Stalling_detection_CRK();
 80019c8:	f005 fdfc 	bl	80075c4 <Stalling_detection_CRK>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80019cc:	2201      	movs	r2, #1
 80019ce:	2108      	movs	r1, #8
 80019d0:	4829      	ldr	r0, [pc, #164]	; (8001a78 <main+0x120>)
 80019d2:	f001 f866 	bl	8002aa2 <HAL_GPIO_WritePin>
		}
		// reset all values when CAM stalling is detected //was not here before
		if ((timer_overflow_CAM > 5))
 80019d6:	4b30      	ldr	r3, [pc, #192]	; (8001a98 <main+0x140>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2b05      	cmp	r3, #5
 80019dc:	d90a      	bls.n	80019f4 <main+0x9c>
		{
			Stalling_detection_CAM(0);
 80019de:	2000      	movs	r0, #0
 80019e0:	f005 fe80 	bl	80076e4 <Stalling_detection_CAM>
			Stalling_detection_CAM(1);
 80019e4:	2001      	movs	r0, #1
 80019e6:	f005 fe7d 	bl	80076e4 <Stalling_detection_CAM>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80019ea:	2201      	movs	r2, #1
 80019ec:	2108      	movs	r1, #8
 80019ee:	4822      	ldr	r0, [pc, #136]	; (8001a78 <main+0x120>)
 80019f0:	f001 f857 	bl	8002aa2 <HAL_GPIO_WritePin>
		}

		// send failure configuration status
		USART_send_failure_configuration_status(failure_identify,
 80019f4:	4b24      	ldr	r3, [pc, #144]	; (8001a88 <main+0x130>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	4a28      	ldr	r2, [pc, #160]	; (8001a9c <main+0x144>)
 80019fa:	7811      	ldrb	r1, [r2, #0]
 80019fc:	4a28      	ldr	r2, [pc, #160]	; (8001aa0 <main+0x148>)
 80019fe:	7812      	ldrb	r2, [r2, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f007 fb57 	bl	80090b4 <USART_send_failure_configuration_status>
				failure_configured, failure_configured_CAM_blank_out);

		// check input signal level and set corresponding output level
		Input_signal_observe(output_level_setting);
 8001a06:	4b27      	ldr	r3, [pc, #156]	; (8001aa4 <main+0x14c>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f006 fa50 	bl	8007eb0 <Input_signal_observe>
		if (CRK_synch)
 8001a10:	4b25      	ldr	r3, [pc, #148]	; (8001aa8 <main+0x150>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d00a      	beq.n	8001a2e <main+0xd6>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8001a18:	2201      	movs	r2, #1
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	4816      	ldr	r0, [pc, #88]	; (8001a78 <main+0x120>)
 8001a1e:	f001 f840 	bl	8002aa2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8001a22:	2200      	movs	r2, #0
 8001a24:	2104      	movs	r1, #4
 8001a26:	4814      	ldr	r0, [pc, #80]	; (8001a78 <main+0x120>)
 8001a28:	f001 f83b 	bl	8002aa2 <HAL_GPIO_WritePin>
 8001a2c:	e004      	b.n	8001a38 <main+0xe0>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2101      	movs	r1, #1
 8001a32:	4811      	ldr	r0, [pc, #68]	; (8001a78 <main+0x120>)
 8001a34:	f001 f835 	bl	8002aa2 <HAL_GPIO_WritePin>
		}

		if (CRK_synch_temp)
 8001a38:	4b1c      	ldr	r3, [pc, #112]	; (8001aac <main+0x154>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d005      	beq.n	8001a4c <main+0xf4>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8001a40:	2201      	movs	r2, #1
 8001a42:	2102      	movs	r1, #2
 8001a44:	480c      	ldr	r0, [pc, #48]	; (8001a78 <main+0x120>)
 8001a46:	f001 f82c 	bl	8002aa2 <HAL_GPIO_WritePin>
 8001a4a:	e004      	b.n	8001a56 <main+0xfe>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2102      	movs	r1, #2
 8001a50:	4809      	ldr	r0, [pc, #36]	; (8001a78 <main+0x120>)
 8001a52:	f001 f826 	bl	8002aa2 <HAL_GPIO_WritePin>
		}

		if (CRK_synch)
 8001a56:	4b14      	ldr	r3, [pc, #80]	; (8001aa8 <main+0x150>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d005      	beq.n	8001a6a <main+0x112>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8001a5e:	2201      	movs	r2, #1
 8001a60:	2108      	movs	r1, #8
 8001a62:	4805      	ldr	r0, [pc, #20]	; (8001a78 <main+0x120>)
 8001a64:	f001 f81d 	bl	8002aa2 <HAL_GPIO_WritePin>
 8001a68:	e78f      	b.n	800198a <main+0x32>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	2108      	movs	r1, #8
 8001a6e:	4802      	ldr	r0, [pc, #8]	; (8001a78 <main+0x120>)
 8001a70:	f001 f817 	bl	8002aa2 <HAL_GPIO_WritePin>
		HAL_UART_Receive_IT(&huart1, input_chars, 3);
 8001a74:	e789      	b.n	800198a <main+0x32>
 8001a76:	bf00      	nop
 8001a78:	40010800 	.word	0x40010800
 8001a7c:	200007a4 	.word	0x200007a4
 8001a80:	200009dc 	.word	0x200009dc
 8001a84:	200005e8 	.word	0x200005e8
 8001a88:	2000000c 	.word	0x2000000c
 8001a8c:	200008b2 	.word	0x200008b2
 8001a90:	200008b3 	.word	0x200008b3
 8001a94:	20000274 	.word	0x20000274
 8001a98:	200005ec 	.word	0x200005ec
 8001a9c:	20000679 	.word	0x20000679
 8001aa0:	2000067a 	.word	0x2000067a
 8001aa4:	200005e9 	.word	0x200005e9
 8001aa8:	200002a8 	.word	0x200002a8
 8001aac:	200002a9 	.word	0x200002a9

08001ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b090      	sub	sp, #64	; 0x40
 8001ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ab6:	f107 0318 	add.w	r3, r7, #24
 8001aba:	2228      	movs	r2, #40	; 0x28
 8001abc:	2100      	movs	r1, #0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f007 fbe0 	bl	8009284 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	601a      	str	r2, [r3, #0]
 8001aca:	605a      	str	r2, [r3, #4]
 8001acc:	609a      	str	r2, [r3, #8]
 8001ace:	60da      	str	r2, [r3, #12]
 8001ad0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ada:	2310      	movs	r3, #16
 8001adc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001ae6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001aea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aec:	f107 0318 	add.w	r3, r7, #24
 8001af0:	4618      	mov	r0, r3
 8001af2:	f001 f807 	bl	8002b04 <HAL_RCC_OscConfig>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001afc:	f000 f81a 	bl	8001b34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b00:	230f      	movs	r3, #15
 8001b02:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b04:	2302      	movs	r3, #2
 8001b06:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b16:	1d3b      	adds	r3, r7, #4
 8001b18:	2102      	movs	r1, #2
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f001 fa74 	bl	8003008 <HAL_RCC_ClockConfig>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001b26:	f000 f805 	bl	8001b34 <Error_Handler>
  }
}
 8001b2a:	bf00      	nop
 8001b2c:	3740      	adds	r7, #64	; 0x40
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b38:	b672      	cpsid	i
}
 8001b3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
	{
		HAL_UART_Transmit_IT(&huart1, "ERROR", 6);
 8001b3c:	2206      	movs	r2, #6
 8001b3e:	4905      	ldr	r1, [pc, #20]	; (8001b54 <Error_Handler+0x20>)
 8001b40:	4805      	ldr	r0, [pc, #20]	; (8001b58 <Error_Handler+0x24>)
 8001b42:	f002 f8ec 	bl	8003d1e <HAL_UART_Transmit_IT>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001b46:	2201      	movs	r2, #1
 8001b48:	2120      	movs	r1, #32
 8001b4a:	4804      	ldr	r0, [pc, #16]	; (8001b5c <Error_Handler+0x28>)
 8001b4c:	f000 ffa9 	bl	8002aa2 <HAL_GPIO_WritePin>
		HAL_UART_Transmit_IT(&huart1, "ERROR", 6);
 8001b50:	e7f4      	b.n	8001b3c <Error_Handler+0x8>
 8001b52:	bf00      	nop
 8001b54:	0800c0c8 	.word	0x0800c0c8
 8001b58:	200009dc 	.word	0x200009dc
 8001b5c:	40010800 	.word	0x40010800

08001b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b66:	4b15      	ldr	r3, [pc, #84]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	4a14      	ldr	r2, [pc, #80]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	6193      	str	r3, [r2, #24]
 8001b72:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	4a0e      	ldr	r2, [pc, #56]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b88:	61d3      	str	r3, [r2, #28]
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <HAL_MspInit+0x5c>)
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b96:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <HAL_MspInit+0x60>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	4a04      	ldr	r2, [pc, #16]	; (8001bc0 <HAL_MspInit+0x60>)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	40010000 	.word	0x40010000

08001bc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bc8:	e7fe      	b.n	8001bc8 <NMI_Handler+0x4>

08001bca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bce:	e7fe      	b.n	8001bce <HardFault_Handler+0x4>

08001bd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bd4:	e7fe      	b.n	8001bd4 <MemManage_Handler+0x4>

08001bd6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bda:	e7fe      	b.n	8001bda <BusFault_Handler+0x4>

08001bdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001be0:	e7fe      	b.n	8001be0 <UsageFault_Handler+0x4>

08001be2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001be2:	b480      	push	{r7}
 8001be4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr

08001bee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr

08001bfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bc80      	pop	{r7}
 8001c04:	4770      	bx	lr
	...

08001c08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (TIM_Soft_Counting){
 8001c0c:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <SysTick_Handler+0x20>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d004      	beq.n	8001c1e <SysTick_Handler+0x16>
    TIM_Soft_CounterOverflow++;
 8001c14:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <SysTick_Handler+0x24>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	4a04      	ldr	r2, [pc, #16]	; (8001c2c <SysTick_Handler+0x24>)
 8001c1c:	6013      	str	r3, [r2, #0]
  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c1e:	f000 fbbd 	bl	800239c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20000a40 	.word	0x20000a40
 8001c2c:	20000a3c 	.word	0x20000a3c

08001c30 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001c34:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001c38:	f000 ff4c 	bl	8002ad4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001c3c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001c40:	f000 ff48 	bl	8002ad4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c4c:	4802      	ldr	r0, [pc, #8]	; (8001c58 <TIM1_UP_IRQHandler+0x10>)
 8001c4e:	f001 fcb3 	bl	80035b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200008bc 	.word	0x200008bc

08001c5c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c60:	4802      	ldr	r0, [pc, #8]	; (8001c6c <TIM2_IRQHandler+0x10>)
 8001c62:	f001 fca9 	bl	80035b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000904 	.word	0x20000904

08001c70 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c74:	4802      	ldr	r0, [pc, #8]	; (8001c80 <TIM3_IRQHandler+0x10>)
 8001c76:	f001 fc9f 	bl	80035b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	2000094c 	.word	0x2000094c

08001c84 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001c88:	4802      	ldr	r0, [pc, #8]	; (8001c94 <TIM4_IRQHandler+0x10>)
 8001c8a:	f001 fc95 	bl	80035b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000994 	.word	0x20000994

08001c98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c9c:	4803      	ldr	r0, [pc, #12]	; (8001cac <USART1_IRQHandler+0x14>)
 8001c9e:	f002 f8b3 	bl	8003e08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  HAL_UART_RxCpltCallback(&huart1);
 8001ca2:	4802      	ldr	r0, [pc, #8]	; (8001cac <USART1_IRQHandler+0x14>)
 8001ca4:	f7ff fdb8 	bl	8001818 <HAL_UART_RxCpltCallback>
  /* USER CODE END USART1_IRQn 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	200009dc 	.word	0x200009dc

08001cb0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001cb4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001cb8:	f000 ff0c 	bl	8002ad4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001cbc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001cc0:	f000 ff08 	bl	8002ad4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001cc4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001cc8:	f000 ff04 	bl	8002ad4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001ccc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001cd0:	f000 ff00 	bl	8002ad4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cd4:	bf00      	nop
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
	return 1;
 8001cdc:	2301      	movs	r3, #1
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bc80      	pop	{r7}
 8001ce4:	4770      	bx	lr

08001ce6 <_kill>:

int _kill(int pid, int sig)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b082      	sub	sp, #8
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
 8001cee:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cf0:	f007 fa96 	bl	8009220 <__errno>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2216      	movs	r2, #22
 8001cf8:	601a      	str	r2, [r3, #0]
	return -1;
 8001cfa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <_exit>:

void _exit (int status)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b082      	sub	sp, #8
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d0e:	f04f 31ff 	mov.w	r1, #4294967295
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ffe7 	bl	8001ce6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d18:	e7fe      	b.n	8001d18 <_exit+0x12>

08001d1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b086      	sub	sp, #24
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	60f8      	str	r0, [r7, #12]
 8001d22:	60b9      	str	r1, [r7, #8]
 8001d24:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
 8001d2a:	e00a      	b.n	8001d42 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d2c:	f3af 8000 	nop.w
 8001d30:	4601      	mov	r1, r0
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	1c5a      	adds	r2, r3, #1
 8001d36:	60ba      	str	r2, [r7, #8]
 8001d38:	b2ca      	uxtb	r2, r1
 8001d3a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	dbf0      	blt.n	8001d2c <_read+0x12>
	}

return len;
 8001d4a:	687b      	ldr	r3, [r7, #4]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3718      	adds	r7, #24
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]
 8001d64:	e009      	b.n	8001d7a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	1c5a      	adds	r2, r3, #1
 8001d6a:	60ba      	str	r2, [r7, #8]
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	3301      	adds	r3, #1
 8001d78:	617b      	str	r3, [r7, #20]
 8001d7a:	697a      	ldr	r2, [r7, #20]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	dbf1      	blt.n	8001d66 <_write+0x12>
	}
	return len;
 8001d82:	687b      	ldr	r3, [r7, #4]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <_close>:

int _close(int file)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
	return -1;
 8001d94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bc80      	pop	{r7}
 8001da0:	4770      	bx	lr

08001da2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
 8001daa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001db2:	605a      	str	r2, [r3, #4]
	return 0;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bc80      	pop	{r7}
 8001dbe:	4770      	bx	lr

08001dc0 <_isatty>:

int _isatty(int file)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	return 1;
 8001dc8:	2301      	movs	r3, #1
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr

08001dd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
	return 0;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df4:	4a14      	ldr	r2, [pc, #80]	; (8001e48 <_sbrk+0x5c>)
 8001df6:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <_sbrk+0x60>)
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e00:	4b13      	ldr	r3, [pc, #76]	; (8001e50 <_sbrk+0x64>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d102      	bne.n	8001e0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e08:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <_sbrk+0x64>)
 8001e0a:	4a12      	ldr	r2, [pc, #72]	; (8001e54 <_sbrk+0x68>)
 8001e0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e0e:	4b10      	ldr	r3, [pc, #64]	; (8001e50 <_sbrk+0x64>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4413      	add	r3, r2
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d207      	bcs.n	8001e2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e1c:	f007 fa00 	bl	8009220 <__errno>
 8001e20:	4603      	mov	r3, r0
 8001e22:	220c      	movs	r2, #12
 8001e24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e26:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2a:	e009      	b.n	8001e40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e2c:	4b08      	ldr	r3, [pc, #32]	; (8001e50 <_sbrk+0x64>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e32:	4b07      	ldr	r3, [pc, #28]	; (8001e50 <_sbrk+0x64>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4413      	add	r3, r2
 8001e3a:	4a05      	ldr	r2, [pc, #20]	; (8001e50 <_sbrk+0x64>)
 8001e3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3718      	adds	r7, #24
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20005000 	.word	0x20005000
 8001e4c:	00000400 	.word	0x00000400
 8001e50:	200008b8 	.word	0x200008b8
 8001e54:	20000a58 	.word	0x20000a58

08001e58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr

08001e64 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e6a:	f107 0308 	add.w	r3, r7, #8
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
 8001e74:	609a      	str	r2, [r3, #8]
 8001e76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e78:	463b      	mov	r3, r7
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e80:	4b1e      	ldr	r3, [pc, #120]	; (8001efc <MX_TIM1_Init+0x98>)
 8001e82:	4a1f      	ldr	r2, [pc, #124]	; (8001f00 <MX_TIM1_Init+0x9c>)
 8001e84:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 119;
 8001e86:	4b1d      	ldr	r3, [pc, #116]	; (8001efc <MX_TIM1_Init+0x98>)
 8001e88:	2277      	movs	r2, #119	; 0x77
 8001e8a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e8c:	4b1b      	ldr	r3, [pc, #108]	; (8001efc <MX_TIM1_Init+0x98>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62999;
 8001e92:	4b1a      	ldr	r3, [pc, #104]	; (8001efc <MX_TIM1_Init+0x98>)
 8001e94:	f24f 6217 	movw	r2, #62999	; 0xf617
 8001e98:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e9a:	4b18      	ldr	r3, [pc, #96]	; (8001efc <MX_TIM1_Init+0x98>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ea0:	4b16      	ldr	r3, [pc, #88]	; (8001efc <MX_TIM1_Init+0x98>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea6:	4b15      	ldr	r3, [pc, #84]	; (8001efc <MX_TIM1_Init+0x98>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001eac:	4813      	ldr	r0, [pc, #76]	; (8001efc <MX_TIM1_Init+0x98>)
 8001eae:	f001 fa43 	bl	8003338 <HAL_TIM_Base_Init>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001eb8:	f7ff fe3c 	bl	8001b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ebc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ec0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ec2:	f107 0308 	add.w	r3, r7, #8
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	480c      	ldr	r0, [pc, #48]	; (8001efc <MX_TIM1_Init+0x98>)
 8001eca:	f001 fc7d 	bl	80037c8 <HAL_TIM_ConfigClockSource>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001ed4:	f7ff fe2e 	bl	8001b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001edc:	2300      	movs	r3, #0
 8001ede:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ee0:	463b      	mov	r3, r7
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4805      	ldr	r0, [pc, #20]	; (8001efc <MX_TIM1_Init+0x98>)
 8001ee6:	f001 fe5d 	bl	8003ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001ef0:	f7ff fe20 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ef4:	bf00      	nop
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	200008bc 	.word	0x200008bc
 8001f00:	40012c00 	.word	0x40012c00

08001f04 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f0a:	f107 0308 	add.w	r3, r7, #8
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
 8001f12:	605a      	str	r2, [r3, #4]
 8001f14:	609a      	str	r2, [r3, #8]
 8001f16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f18:	463b      	mov	r3, r7
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f20:	4b1e      	ldr	r3, [pc, #120]	; (8001f9c <MX_TIM2_Init+0x98>)
 8001f22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 479;
 8001f28:	4b1c      	ldr	r3, [pc, #112]	; (8001f9c <MX_TIM2_Init+0x98>)
 8001f2a:	f240 12df 	movw	r2, #479	; 0x1df
 8001f2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f30:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <MX_TIM2_Init+0x98>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 62999;
 8001f36:	4b19      	ldr	r3, [pc, #100]	; (8001f9c <MX_TIM2_Init+0x98>)
 8001f38:	f24f 6217 	movw	r2, #62999	; 0xf617
 8001f3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f3e:	4b17      	ldr	r3, [pc, #92]	; (8001f9c <MX_TIM2_Init+0x98>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f44:	4b15      	ldr	r3, [pc, #84]	; (8001f9c <MX_TIM2_Init+0x98>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f4a:	4814      	ldr	r0, [pc, #80]	; (8001f9c <MX_TIM2_Init+0x98>)
 8001f4c:	f001 f9f4 	bl	8003338 <HAL_TIM_Base_Init>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001f56:	f7ff fded 	bl	8001b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f5e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f60:	f107 0308 	add.w	r3, r7, #8
 8001f64:	4619      	mov	r1, r3
 8001f66:	480d      	ldr	r0, [pc, #52]	; (8001f9c <MX_TIM2_Init+0x98>)
 8001f68:	f001 fc2e 	bl	80037c8 <HAL_TIM_ConfigClockSource>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001f72:	f7ff fddf 	bl	8001b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f76:	2300      	movs	r3, #0
 8001f78:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f7e:	463b      	mov	r3, r7
 8001f80:	4619      	mov	r1, r3
 8001f82:	4806      	ldr	r0, [pc, #24]	; (8001f9c <MX_TIM2_Init+0x98>)
 8001f84:	f001 fe0e 	bl	8003ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001f8e:	f7ff fdd1 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f92:	bf00      	nop
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000904 	.word	0x20000904

08001fa0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fa6:	f107 0308 	add.w	r3, r7, #8
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]
 8001fb0:	609a      	str	r2, [r3, #8]
 8001fb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fb4:	463b      	mov	r3, r7
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fbc:	4b1d      	ldr	r3, [pc, #116]	; (8002034 <MX_TIM3_Init+0x94>)
 8001fbe:	4a1e      	ldr	r2, [pc, #120]	; (8002038 <MX_TIM3_Init+0x98>)
 8001fc0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8001fc2:	4b1c      	ldr	r3, [pc, #112]	; (8002034 <MX_TIM3_Init+0x94>)
 8001fc4:	220f      	movs	r2, #15
 8001fc6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc8:	4b1a      	ldr	r3, [pc, #104]	; (8002034 <MX_TIM3_Init+0x94>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 62999;
 8001fce:	4b19      	ldr	r3, [pc, #100]	; (8002034 <MX_TIM3_Init+0x94>)
 8001fd0:	f24f 6217 	movw	r2, #62999	; 0xf617
 8001fd4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd6:	4b17      	ldr	r3, [pc, #92]	; (8002034 <MX_TIM3_Init+0x94>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fdc:	4b15      	ldr	r3, [pc, #84]	; (8002034 <MX_TIM3_Init+0x94>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001fe2:	4814      	ldr	r0, [pc, #80]	; (8002034 <MX_TIM3_Init+0x94>)
 8001fe4:	f001 f9a8 	bl	8003338 <HAL_TIM_Base_Init>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001fee:	f7ff fda1 	bl	8001b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ff2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ff6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ff8:	f107 0308 	add.w	r3, r7, #8
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	480d      	ldr	r0, [pc, #52]	; (8002034 <MX_TIM3_Init+0x94>)
 8002000:	f001 fbe2 	bl	80037c8 <HAL_TIM_ConfigClockSource>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800200a:	f7ff fd93 	bl	8001b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800200e:	2300      	movs	r3, #0
 8002010:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002012:	2300      	movs	r3, #0
 8002014:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002016:	463b      	mov	r3, r7
 8002018:	4619      	mov	r1, r3
 800201a:	4806      	ldr	r0, [pc, #24]	; (8002034 <MX_TIM3_Init+0x94>)
 800201c:	f001 fdc2 	bl	8003ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002026:	f7ff fd85 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800202a:	bf00      	nop
 800202c:	3718      	adds	r7, #24
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	2000094c 	.word	0x2000094c
 8002038:	40000400 	.word	0x40000400

0800203c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002042:	f107 0308 	add.w	r3, r7, #8
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	605a      	str	r2, [r3, #4]
 800204c:	609a      	str	r2, [r3, #8]
 800204e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002050:	463b      	mov	r3, r7
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002058:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <MX_TIM4_Init+0x94>)
 800205a:	4a1e      	ldr	r2, [pc, #120]	; (80020d4 <MX_TIM4_Init+0x98>)
 800205c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800205e:	4b1c      	ldr	r3, [pc, #112]	; (80020d0 <MX_TIM4_Init+0x94>)
 8002060:	2200      	movs	r2, #0
 8002062:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002064:	4b1a      	ldr	r3, [pc, #104]	; (80020d0 <MX_TIM4_Init+0x94>)
 8002066:	2200      	movs	r2, #0
 8002068:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 719;
 800206a:	4b19      	ldr	r3, [pc, #100]	; (80020d0 <MX_TIM4_Init+0x94>)
 800206c:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002070:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002072:	4b17      	ldr	r3, [pc, #92]	; (80020d0 <MX_TIM4_Init+0x94>)
 8002074:	2200      	movs	r2, #0
 8002076:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002078:	4b15      	ldr	r3, [pc, #84]	; (80020d0 <MX_TIM4_Init+0x94>)
 800207a:	2200      	movs	r2, #0
 800207c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800207e:	4814      	ldr	r0, [pc, #80]	; (80020d0 <MX_TIM4_Init+0x94>)
 8002080:	f001 f95a 	bl	8003338 <HAL_TIM_Base_Init>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800208a:	f7ff fd53 	bl	8001b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800208e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002092:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002094:	f107 0308 	add.w	r3, r7, #8
 8002098:	4619      	mov	r1, r3
 800209a:	480d      	ldr	r0, [pc, #52]	; (80020d0 <MX_TIM4_Init+0x94>)
 800209c:	f001 fb94 	bl	80037c8 <HAL_TIM_ConfigClockSource>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80020a6:	f7ff fd45 	bl	8001b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020aa:	2300      	movs	r3, #0
 80020ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ae:	2300      	movs	r3, #0
 80020b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80020b2:	463b      	mov	r3, r7
 80020b4:	4619      	mov	r1, r3
 80020b6:	4806      	ldr	r0, [pc, #24]	; (80020d0 <MX_TIM4_Init+0x94>)
 80020b8:	f001 fd74 	bl	8003ba4 <HAL_TIMEx_MasterConfigSynchronization>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80020c2:	f7ff fd37 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80020c6:	bf00      	nop
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000994 	.word	0x20000994
 80020d4:	40000800 	.word	0x40000800

080020d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a34      	ldr	r2, [pc, #208]	; (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d114      	bne.n	8002114 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020ea:	4b34      	ldr	r3, [pc, #208]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	4a33      	ldr	r2, [pc, #204]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 80020f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020f4:	6193      	str	r3, [r2, #24]
 80020f6:	4b31      	ldr	r3, [pc, #196]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020fe:	617b      	str	r3, [r7, #20]
 8002100:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002102:	2200      	movs	r2, #0
 8002104:	2100      	movs	r1, #0
 8002106:	2019      	movs	r0, #25
 8002108:	f000 fa49 	bl	800259e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800210c:	2019      	movs	r0, #25
 800210e:	f000 fa62 	bl	80025d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002112:	e04c      	b.n	80021ae <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800211c:	d114      	bne.n	8002148 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800211e:	4b27      	ldr	r3, [pc, #156]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 8002120:	69db      	ldr	r3, [r3, #28]
 8002122:	4a26      	ldr	r2, [pc, #152]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	61d3      	str	r3, [r2, #28]
 800212a:	4b24      	ldr	r3, [pc, #144]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	613b      	str	r3, [r7, #16]
 8002134:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002136:	2200      	movs	r2, #0
 8002138:	2100      	movs	r1, #0
 800213a:	201c      	movs	r0, #28
 800213c:	f000 fa2f 	bl	800259e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002140:	201c      	movs	r0, #28
 8002142:	f000 fa48 	bl	80025d6 <HAL_NVIC_EnableIRQ>
}
 8002146:	e032      	b.n	80021ae <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a1c      	ldr	r2, [pc, #112]	; (80021c0 <HAL_TIM_Base_MspInit+0xe8>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d114      	bne.n	800217c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002152:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	4a19      	ldr	r2, [pc, #100]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 8002158:	f043 0302 	orr.w	r3, r3, #2
 800215c:	61d3      	str	r3, [r2, #28]
 800215e:	4b17      	ldr	r3, [pc, #92]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800216a:	2200      	movs	r2, #0
 800216c:	2100      	movs	r1, #0
 800216e:	201d      	movs	r0, #29
 8002170:	f000 fa15 	bl	800259e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002174:	201d      	movs	r0, #29
 8002176:	f000 fa2e 	bl	80025d6 <HAL_NVIC_EnableIRQ>
}
 800217a:	e018      	b.n	80021ae <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a10      	ldr	r2, [pc, #64]	; (80021c4 <HAL_TIM_Base_MspInit+0xec>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d113      	bne.n	80021ae <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002186:	4b0d      	ldr	r3, [pc, #52]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	4a0c      	ldr	r2, [pc, #48]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 800218c:	f043 0304 	orr.w	r3, r3, #4
 8002190:	61d3      	str	r3, [r2, #28]
 8002192:	4b0a      	ldr	r3, [pc, #40]	; (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	f003 0304 	and.w	r3, r3, #4
 800219a:	60bb      	str	r3, [r7, #8]
 800219c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800219e:	2200      	movs	r2, #0
 80021a0:	2100      	movs	r1, #0
 80021a2:	201e      	movs	r0, #30
 80021a4:	f000 f9fb 	bl	800259e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021a8:	201e      	movs	r0, #30
 80021aa:	f000 fa14 	bl	80025d6 <HAL_NVIC_EnableIRQ>
}
 80021ae:	bf00      	nop
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40012c00 	.word	0x40012c00
 80021bc:	40021000 	.word	0x40021000
 80021c0:	40000400 	.word	0x40000400
 80021c4:	40000800 	.word	0x40000800

080021c8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021cc:	4b11      	ldr	r3, [pc, #68]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021ce:	4a12      	ldr	r2, [pc, #72]	; (8002218 <MX_USART1_UART_Init+0x50>)
 80021d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021d2:	4b10      	ldr	r3, [pc, #64]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021da:	4b0e      	ldr	r3, [pc, #56]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021dc:	2200      	movs	r2, #0
 80021de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021e0:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021e6:	4b0b      	ldr	r3, [pc, #44]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021ec:	4b09      	ldr	r3, [pc, #36]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021ee:	220c      	movs	r2, #12
 80021f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021f2:	4b08      	ldr	r3, [pc, #32]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021f8:	4b06      	ldr	r3, [pc, #24]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021fe:	4805      	ldr	r0, [pc, #20]	; (8002214 <MX_USART1_UART_Init+0x4c>)
 8002200:	f001 fd40 	bl	8003c84 <HAL_UART_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800220a:	f7ff fc93 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	200009dc 	.word	0x200009dc
 8002218:	40013800 	.word	0x40013800

0800221c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b088      	sub	sp, #32
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002224:	f107 0310 	add.w	r3, r7, #16
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a20      	ldr	r2, [pc, #128]	; (80022b8 <HAL_UART_MspInit+0x9c>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d139      	bne.n	80022b0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800223c:	4b1f      	ldr	r3, [pc, #124]	; (80022bc <HAL_UART_MspInit+0xa0>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	4a1e      	ldr	r2, [pc, #120]	; (80022bc <HAL_UART_MspInit+0xa0>)
 8002242:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002246:	6193      	str	r3, [r2, #24]
 8002248:	4b1c      	ldr	r3, [pc, #112]	; (80022bc <HAL_UART_MspInit+0xa0>)
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002254:	4b19      	ldr	r3, [pc, #100]	; (80022bc <HAL_UART_MspInit+0xa0>)
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	4a18      	ldr	r2, [pc, #96]	; (80022bc <HAL_UART_MspInit+0xa0>)
 800225a:	f043 0304 	orr.w	r3, r3, #4
 800225e:	6193      	str	r3, [r2, #24]
 8002260:	4b16      	ldr	r3, [pc, #88]	; (80022bc <HAL_UART_MspInit+0xa0>)
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	f003 0304 	and.w	r3, r3, #4
 8002268:	60bb      	str	r3, [r7, #8]
 800226a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800226c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002270:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002272:	2302      	movs	r3, #2
 8002274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002276:	2303      	movs	r3, #3
 8002278:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227a:	f107 0310 	add.w	r3, r7, #16
 800227e:	4619      	mov	r1, r3
 8002280:	480f      	ldr	r0, [pc, #60]	; (80022c0 <HAL_UART_MspInit+0xa4>)
 8002282:	f000 fa73 	bl	800276c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002286:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800228a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800228c:	2300      	movs	r3, #0
 800228e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002294:	f107 0310 	add.w	r3, r7, #16
 8002298:	4619      	mov	r1, r3
 800229a:	4809      	ldr	r0, [pc, #36]	; (80022c0 <HAL_UART_MspInit+0xa4>)
 800229c:	f000 fa66 	bl	800276c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80022a0:	2200      	movs	r2, #0
 80022a2:	2100      	movs	r1, #0
 80022a4:	2025      	movs	r0, #37	; 0x25
 80022a6:	f000 f97a 	bl	800259e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022aa:	2025      	movs	r0, #37	; 0x25
 80022ac:	f000 f993 	bl	80025d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80022b0:	bf00      	nop
 80022b2:	3720      	adds	r7, #32
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40013800 	.word	0x40013800
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40010800 	.word	0x40010800

080022c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022c4:	480c      	ldr	r0, [pc, #48]	; (80022f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022c6:	490d      	ldr	r1, [pc, #52]	; (80022fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022c8:	4a0d      	ldr	r2, [pc, #52]	; (8002300 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022cc:	e002      	b.n	80022d4 <LoopCopyDataInit>

080022ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022d2:	3304      	adds	r3, #4

080022d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022d8:	d3f9      	bcc.n	80022ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022da:	4a0a      	ldr	r2, [pc, #40]	; (8002304 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022dc:	4c0a      	ldr	r4, [pc, #40]	; (8002308 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e0:	e001      	b.n	80022e6 <LoopFillZerobss>

080022e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e4:	3204      	adds	r2, #4

080022e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022e8:	d3fb      	bcc.n	80022e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80022ea:	f7ff fdb5 	bl	8001e58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022ee:	f006 ff9d 	bl	800922c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022f2:	f7ff fb31 	bl	8001958 <main>
  bx lr
 80022f6:	4770      	bx	lr
  ldr r0, =_sdata
 80022f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022fc:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8002300:	0800c53c 	.word	0x0800c53c
  ldr r2, =_sbss
 8002304:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8002308:	20000a58 	.word	0x20000a58

0800230c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800230c:	e7fe      	b.n	800230c <ADC1_2_IRQHandler>
	...

08002310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002314:	4b08      	ldr	r3, [pc, #32]	; (8002338 <HAL_Init+0x28>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a07      	ldr	r2, [pc, #28]	; (8002338 <HAL_Init+0x28>)
 800231a:	f043 0310 	orr.w	r3, r3, #16
 800231e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002320:	2003      	movs	r0, #3
 8002322:	f000 f931 	bl	8002588 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002326:	2000      	movs	r0, #0
 8002328:	f000 f808 	bl	800233c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800232c:	f7ff fc18 	bl	8001b60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40022000 	.word	0x40022000

0800233c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002344:	4b12      	ldr	r3, [pc, #72]	; (8002390 <HAL_InitTick+0x54>)
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	4b12      	ldr	r3, [pc, #72]	; (8002394 <HAL_InitTick+0x58>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	4619      	mov	r1, r3
 800234e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002352:	fbb3 f3f1 	udiv	r3, r3, r1
 8002356:	fbb2 f3f3 	udiv	r3, r2, r3
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f949 	bl	80025f2 <HAL_SYSTICK_Config>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e00e      	b.n	8002388 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b0f      	cmp	r3, #15
 800236e:	d80a      	bhi.n	8002386 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002370:	2200      	movs	r2, #0
 8002372:	6879      	ldr	r1, [r7, #4]
 8002374:	f04f 30ff 	mov.w	r0, #4294967295
 8002378:	f000 f911 	bl	800259e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800237c:	4a06      	ldr	r2, [pc, #24]	; (8002398 <HAL_InitTick+0x5c>)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002382:	2300      	movs	r3, #0
 8002384:	e000      	b.n	8002388 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
}
 8002388:	4618      	mov	r0, r3
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000034 	.word	0x20000034
 8002394:	2000003c 	.word	0x2000003c
 8002398:	20000038 	.word	0x20000038

0800239c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023a0:	4b05      	ldr	r3, [pc, #20]	; (80023b8 <HAL_IncTick+0x1c>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b05      	ldr	r3, [pc, #20]	; (80023bc <HAL_IncTick+0x20>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4413      	add	r3, r2
 80023ac:	4a03      	ldr	r2, [pc, #12]	; (80023bc <HAL_IncTick+0x20>)
 80023ae:	6013      	str	r3, [r2, #0]
}
 80023b0:	bf00      	nop
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr
 80023b8:	2000003c 	.word	0x2000003c
 80023bc:	20000a20 	.word	0x20000a20

080023c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  return uwTick;
 80023c4:	4b02      	ldr	r3, [pc, #8]	; (80023d0 <HAL_GetTick+0x10>)
 80023c6:	681b      	ldr	r3, [r3, #0]
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr
 80023d0:	20000a20 	.word	0x20000a20

080023d4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80023d8:	4b04      	ldr	r3, [pc, #16]	; (80023ec <HAL_ResumeTick+0x18>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a03      	ldr	r2, [pc, #12]	; (80023ec <HAL_ResumeTick+0x18>)
 80023de:	f043 0302 	orr.w	r3, r3, #2
 80023e2:	6013      	str	r3, [r2, #0]
}
 80023e4:	bf00      	nop
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr
 80023ec:	e000e010 	.word	0xe000e010

080023f0 <__NVIC_SetPriorityGrouping>:
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002400:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <__NVIC_SetPriorityGrouping+0x44>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800240c:	4013      	ands	r3, r2
 800240e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002418:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800241c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002422:	4a04      	ldr	r2, [pc, #16]	; (8002434 <__NVIC_SetPriorityGrouping+0x44>)
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	60d3      	str	r3, [r2, #12]
}
 8002428:	bf00      	nop
 800242a:	3714      	adds	r7, #20
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <__NVIC_GetPriorityGrouping>:
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800243c:	4b04      	ldr	r3, [pc, #16]	; (8002450 <__NVIC_GetPriorityGrouping+0x18>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	0a1b      	lsrs	r3, r3, #8
 8002442:	f003 0307 	and.w	r3, r3, #7
}
 8002446:	4618      	mov	r0, r3
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <__NVIC_EnableIRQ>:
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800245e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002462:	2b00      	cmp	r3, #0
 8002464:	db0b      	blt.n	800247e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	f003 021f 	and.w	r2, r3, #31
 800246c:	4906      	ldr	r1, [pc, #24]	; (8002488 <__NVIC_EnableIRQ+0x34>)
 800246e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002472:	095b      	lsrs	r3, r3, #5
 8002474:	2001      	movs	r0, #1
 8002476:	fa00 f202 	lsl.w	r2, r0, r2
 800247a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800247e:	bf00      	nop
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	e000e100 	.word	0xe000e100

0800248c <__NVIC_SetPriority>:
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	6039      	str	r1, [r7, #0]
 8002496:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249c:	2b00      	cmp	r3, #0
 800249e:	db0a      	blt.n	80024b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	490c      	ldr	r1, [pc, #48]	; (80024d8 <__NVIC_SetPriority+0x4c>)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	0112      	lsls	r2, r2, #4
 80024ac:	b2d2      	uxtb	r2, r2
 80024ae:	440b      	add	r3, r1
 80024b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024b4:	e00a      	b.n	80024cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	b2da      	uxtb	r2, r3
 80024ba:	4908      	ldr	r1, [pc, #32]	; (80024dc <__NVIC_SetPriority+0x50>)
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	f003 030f 	and.w	r3, r3, #15
 80024c2:	3b04      	subs	r3, #4
 80024c4:	0112      	lsls	r2, r2, #4
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	440b      	add	r3, r1
 80024ca:	761a      	strb	r2, [r3, #24]
}
 80024cc:	bf00      	nop
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	e000e100 	.word	0xe000e100
 80024dc:	e000ed00 	.word	0xe000ed00

080024e0 <NVIC_EncodePriority>:
{
 80024e0:	b480      	push	{r7}
 80024e2:	b089      	sub	sp, #36	; 0x24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	f1c3 0307 	rsb	r3, r3, #7
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	bf28      	it	cs
 80024fe:	2304      	movcs	r3, #4
 8002500:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	3304      	adds	r3, #4
 8002506:	2b06      	cmp	r3, #6
 8002508:	d902      	bls.n	8002510 <NVIC_EncodePriority+0x30>
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	3b03      	subs	r3, #3
 800250e:	e000      	b.n	8002512 <NVIC_EncodePriority+0x32>
 8002510:	2300      	movs	r3, #0
 8002512:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002514:	f04f 32ff 	mov.w	r2, #4294967295
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	fa02 f303 	lsl.w	r3, r2, r3
 800251e:	43da      	mvns	r2, r3
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	401a      	ands	r2, r3
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002528:	f04f 31ff 	mov.w	r1, #4294967295
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	fa01 f303 	lsl.w	r3, r1, r3
 8002532:	43d9      	mvns	r1, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002538:	4313      	orrs	r3, r2
}
 800253a:	4618      	mov	r0, r3
 800253c:	3724      	adds	r7, #36	; 0x24
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr

08002544 <SysTick_Config>:
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3b01      	subs	r3, #1
 8002550:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002554:	d301      	bcc.n	800255a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002556:	2301      	movs	r3, #1
 8002558:	e00f      	b.n	800257a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800255a:	4a0a      	ldr	r2, [pc, #40]	; (8002584 <SysTick_Config+0x40>)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3b01      	subs	r3, #1
 8002560:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002562:	210f      	movs	r1, #15
 8002564:	f04f 30ff 	mov.w	r0, #4294967295
 8002568:	f7ff ff90 	bl	800248c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800256c:	4b05      	ldr	r3, [pc, #20]	; (8002584 <SysTick_Config+0x40>)
 800256e:	2200      	movs	r2, #0
 8002570:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002572:	4b04      	ldr	r3, [pc, #16]	; (8002584 <SysTick_Config+0x40>)
 8002574:	2207      	movs	r2, #7
 8002576:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	e000e010 	.word	0xe000e010

08002588 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7ff ff2d 	bl	80023f0 <__NVIC_SetPriorityGrouping>
}
 8002596:	bf00      	nop
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800259e:	b580      	push	{r7, lr}
 80025a0:	b086      	sub	sp, #24
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	4603      	mov	r3, r0
 80025a6:	60b9      	str	r1, [r7, #8]
 80025a8:	607a      	str	r2, [r7, #4]
 80025aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025b0:	f7ff ff42 	bl	8002438 <__NVIC_GetPriorityGrouping>
 80025b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	68b9      	ldr	r1, [r7, #8]
 80025ba:	6978      	ldr	r0, [r7, #20]
 80025bc:	f7ff ff90 	bl	80024e0 <NVIC_EncodePriority>
 80025c0:	4602      	mov	r2, r0
 80025c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c6:	4611      	mov	r1, r2
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ff5f 	bl	800248c <__NVIC_SetPriority>
}
 80025ce:	bf00      	nop
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b082      	sub	sp, #8
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff ff35 	bl	8002454 <__NVIC_EnableIRQ>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7ff ffa2 	bl	8002544 <SysTick_Config>
 8002600:	4603      	mov	r3, r0
}
 8002602:	4618      	mov	r0, r3
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800260a:	b480      	push	{r7}
 800260c:	b085      	sub	sp, #20
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002612:	2300      	movs	r3, #0
 8002614:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800261c:	2b02      	cmp	r3, #2
 800261e:	d008      	beq.n	8002632 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2204      	movs	r2, #4
 8002624:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e020      	b.n	8002674 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 020e 	bic.w	r2, r2, #14
 8002640:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f022 0201 	bic.w	r2, r2, #1
 8002650:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800265a:	2101      	movs	r1, #1
 800265c:	fa01 f202 	lsl.w	r2, r1, r2
 8002660:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2201      	movs	r2, #1
 8002666:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002672:	7bfb      	ldrb	r3, [r7, #15]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr
	...

08002680 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002688:	2300      	movs	r3, #0
 800268a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002692:	2b02      	cmp	r3, #2
 8002694:	d005      	beq.n	80026a2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2204      	movs	r2, #4
 800269a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	73fb      	strb	r3, [r7, #15]
 80026a0:	e051      	b.n	8002746 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 020e 	bic.w	r2, r2, #14
 80026b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 0201 	bic.w	r2, r2, #1
 80026c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a22      	ldr	r2, [pc, #136]	; (8002750 <HAL_DMA_Abort_IT+0xd0>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d029      	beq.n	8002720 <HAL_DMA_Abort_IT+0xa0>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a20      	ldr	r2, [pc, #128]	; (8002754 <HAL_DMA_Abort_IT+0xd4>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d022      	beq.n	800271c <HAL_DMA_Abort_IT+0x9c>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a1f      	ldr	r2, [pc, #124]	; (8002758 <HAL_DMA_Abort_IT+0xd8>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d01a      	beq.n	8002716 <HAL_DMA_Abort_IT+0x96>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a1d      	ldr	r2, [pc, #116]	; (800275c <HAL_DMA_Abort_IT+0xdc>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d012      	beq.n	8002710 <HAL_DMA_Abort_IT+0x90>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a1c      	ldr	r2, [pc, #112]	; (8002760 <HAL_DMA_Abort_IT+0xe0>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d00a      	beq.n	800270a <HAL_DMA_Abort_IT+0x8a>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a1a      	ldr	r2, [pc, #104]	; (8002764 <HAL_DMA_Abort_IT+0xe4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d102      	bne.n	8002704 <HAL_DMA_Abort_IT+0x84>
 80026fe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002702:	e00e      	b.n	8002722 <HAL_DMA_Abort_IT+0xa2>
 8002704:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002708:	e00b      	b.n	8002722 <HAL_DMA_Abort_IT+0xa2>
 800270a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800270e:	e008      	b.n	8002722 <HAL_DMA_Abort_IT+0xa2>
 8002710:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002714:	e005      	b.n	8002722 <HAL_DMA_Abort_IT+0xa2>
 8002716:	f44f 7380 	mov.w	r3, #256	; 0x100
 800271a:	e002      	b.n	8002722 <HAL_DMA_Abort_IT+0xa2>
 800271c:	2310      	movs	r3, #16
 800271e:	e000      	b.n	8002722 <HAL_DMA_Abort_IT+0xa2>
 8002720:	2301      	movs	r3, #1
 8002722:	4a11      	ldr	r2, [pc, #68]	; (8002768 <HAL_DMA_Abort_IT+0xe8>)
 8002724:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2201      	movs	r2, #1
 800272a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	4798      	blx	r3
    } 
  }
  return status;
 8002746:	7bfb      	ldrb	r3, [r7, #15]
}
 8002748:	4618      	mov	r0, r3
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40020008 	.word	0x40020008
 8002754:	4002001c 	.word	0x4002001c
 8002758:	40020030 	.word	0x40020030
 800275c:	40020044 	.word	0x40020044
 8002760:	40020058 	.word	0x40020058
 8002764:	4002006c 	.word	0x4002006c
 8002768:	40020000 	.word	0x40020000

0800276c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800276c:	b480      	push	{r7}
 800276e:	b08b      	sub	sp, #44	; 0x2c
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002776:	2300      	movs	r3, #0
 8002778:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800277a:	2300      	movs	r3, #0
 800277c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800277e:	e169      	b.n	8002a54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002780:	2201      	movs	r2, #1
 8002782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	69fa      	ldr	r2, [r7, #28]
 8002790:	4013      	ands	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	429a      	cmp	r2, r3
 800279a:	f040 8158 	bne.w	8002a4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	4a9a      	ldr	r2, [pc, #616]	; (8002a0c <HAL_GPIO_Init+0x2a0>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d05e      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
 80027a8:	4a98      	ldr	r2, [pc, #608]	; (8002a0c <HAL_GPIO_Init+0x2a0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d875      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027ae:	4a98      	ldr	r2, [pc, #608]	; (8002a10 <HAL_GPIO_Init+0x2a4>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d058      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
 80027b4:	4a96      	ldr	r2, [pc, #600]	; (8002a10 <HAL_GPIO_Init+0x2a4>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d86f      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027ba:	4a96      	ldr	r2, [pc, #600]	; (8002a14 <HAL_GPIO_Init+0x2a8>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d052      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
 80027c0:	4a94      	ldr	r2, [pc, #592]	; (8002a14 <HAL_GPIO_Init+0x2a8>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d869      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027c6:	4a94      	ldr	r2, [pc, #592]	; (8002a18 <HAL_GPIO_Init+0x2ac>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d04c      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
 80027cc:	4a92      	ldr	r2, [pc, #584]	; (8002a18 <HAL_GPIO_Init+0x2ac>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d863      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027d2:	4a92      	ldr	r2, [pc, #584]	; (8002a1c <HAL_GPIO_Init+0x2b0>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d046      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
 80027d8:	4a90      	ldr	r2, [pc, #576]	; (8002a1c <HAL_GPIO_Init+0x2b0>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d85d      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027de:	2b12      	cmp	r3, #18
 80027e0:	d82a      	bhi.n	8002838 <HAL_GPIO_Init+0xcc>
 80027e2:	2b12      	cmp	r3, #18
 80027e4:	d859      	bhi.n	800289a <HAL_GPIO_Init+0x12e>
 80027e6:	a201      	add	r2, pc, #4	; (adr r2, 80027ec <HAL_GPIO_Init+0x80>)
 80027e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ec:	08002867 	.word	0x08002867
 80027f0:	08002841 	.word	0x08002841
 80027f4:	08002853 	.word	0x08002853
 80027f8:	08002895 	.word	0x08002895
 80027fc:	0800289b 	.word	0x0800289b
 8002800:	0800289b 	.word	0x0800289b
 8002804:	0800289b 	.word	0x0800289b
 8002808:	0800289b 	.word	0x0800289b
 800280c:	0800289b 	.word	0x0800289b
 8002810:	0800289b 	.word	0x0800289b
 8002814:	0800289b 	.word	0x0800289b
 8002818:	0800289b 	.word	0x0800289b
 800281c:	0800289b 	.word	0x0800289b
 8002820:	0800289b 	.word	0x0800289b
 8002824:	0800289b 	.word	0x0800289b
 8002828:	0800289b 	.word	0x0800289b
 800282c:	0800289b 	.word	0x0800289b
 8002830:	08002849 	.word	0x08002849
 8002834:	0800285d 	.word	0x0800285d
 8002838:	4a79      	ldr	r2, [pc, #484]	; (8002a20 <HAL_GPIO_Init+0x2b4>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d013      	beq.n	8002866 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800283e:	e02c      	b.n	800289a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	623b      	str	r3, [r7, #32]
          break;
 8002846:	e029      	b.n	800289c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	3304      	adds	r3, #4
 800284e:	623b      	str	r3, [r7, #32]
          break;
 8002850:	e024      	b.n	800289c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	3308      	adds	r3, #8
 8002858:	623b      	str	r3, [r7, #32]
          break;
 800285a:	e01f      	b.n	800289c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	330c      	adds	r3, #12
 8002862:	623b      	str	r3, [r7, #32]
          break;
 8002864:	e01a      	b.n	800289c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d102      	bne.n	8002874 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800286e:	2304      	movs	r3, #4
 8002870:	623b      	str	r3, [r7, #32]
          break;
 8002872:	e013      	b.n	800289c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d105      	bne.n	8002888 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800287c:	2308      	movs	r3, #8
 800287e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	69fa      	ldr	r2, [r7, #28]
 8002884:	611a      	str	r2, [r3, #16]
          break;
 8002886:	e009      	b.n	800289c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002888:	2308      	movs	r3, #8
 800288a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	69fa      	ldr	r2, [r7, #28]
 8002890:	615a      	str	r2, [r3, #20]
          break;
 8002892:	e003      	b.n	800289c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002894:	2300      	movs	r3, #0
 8002896:	623b      	str	r3, [r7, #32]
          break;
 8002898:	e000      	b.n	800289c <HAL_GPIO_Init+0x130>
          break;
 800289a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	2bff      	cmp	r3, #255	; 0xff
 80028a0:	d801      	bhi.n	80028a6 <HAL_GPIO_Init+0x13a>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	e001      	b.n	80028aa <HAL_GPIO_Init+0x13e>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	3304      	adds	r3, #4
 80028aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	2bff      	cmp	r3, #255	; 0xff
 80028b0:	d802      	bhi.n	80028b8 <HAL_GPIO_Init+0x14c>
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	e002      	b.n	80028be <HAL_GPIO_Init+0x152>
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	3b08      	subs	r3, #8
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	210f      	movs	r1, #15
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	fa01 f303 	lsl.w	r3, r1, r3
 80028cc:	43db      	mvns	r3, r3
 80028ce:	401a      	ands	r2, r3
 80028d0:	6a39      	ldr	r1, [r7, #32]
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	fa01 f303 	lsl.w	r3, r1, r3
 80028d8:	431a      	orrs	r2, r3
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	f000 80b1 	beq.w	8002a4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028ec:	4b4d      	ldr	r3, [pc, #308]	; (8002a24 <HAL_GPIO_Init+0x2b8>)
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	4a4c      	ldr	r2, [pc, #304]	; (8002a24 <HAL_GPIO_Init+0x2b8>)
 80028f2:	f043 0301 	orr.w	r3, r3, #1
 80028f6:	6193      	str	r3, [r2, #24]
 80028f8:	4b4a      	ldr	r3, [pc, #296]	; (8002a24 <HAL_GPIO_Init+0x2b8>)
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002904:	4a48      	ldr	r2, [pc, #288]	; (8002a28 <HAL_GPIO_Init+0x2bc>)
 8002906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002908:	089b      	lsrs	r3, r3, #2
 800290a:	3302      	adds	r3, #2
 800290c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002910:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002914:	f003 0303 	and.w	r3, r3, #3
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	220f      	movs	r2, #15
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	4013      	ands	r3, r2
 8002926:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a40      	ldr	r2, [pc, #256]	; (8002a2c <HAL_GPIO_Init+0x2c0>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d013      	beq.n	8002958 <HAL_GPIO_Init+0x1ec>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a3f      	ldr	r2, [pc, #252]	; (8002a30 <HAL_GPIO_Init+0x2c4>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d00d      	beq.n	8002954 <HAL_GPIO_Init+0x1e8>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a3e      	ldr	r2, [pc, #248]	; (8002a34 <HAL_GPIO_Init+0x2c8>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d007      	beq.n	8002950 <HAL_GPIO_Init+0x1e4>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a3d      	ldr	r2, [pc, #244]	; (8002a38 <HAL_GPIO_Init+0x2cc>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d101      	bne.n	800294c <HAL_GPIO_Init+0x1e0>
 8002948:	2303      	movs	r3, #3
 800294a:	e006      	b.n	800295a <HAL_GPIO_Init+0x1ee>
 800294c:	2304      	movs	r3, #4
 800294e:	e004      	b.n	800295a <HAL_GPIO_Init+0x1ee>
 8002950:	2302      	movs	r3, #2
 8002952:	e002      	b.n	800295a <HAL_GPIO_Init+0x1ee>
 8002954:	2301      	movs	r3, #1
 8002956:	e000      	b.n	800295a <HAL_GPIO_Init+0x1ee>
 8002958:	2300      	movs	r3, #0
 800295a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800295c:	f002 0203 	and.w	r2, r2, #3
 8002960:	0092      	lsls	r2, r2, #2
 8002962:	4093      	lsls	r3, r2
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	4313      	orrs	r3, r2
 8002968:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800296a:	492f      	ldr	r1, [pc, #188]	; (8002a28 <HAL_GPIO_Init+0x2bc>)
 800296c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296e:	089b      	lsrs	r3, r3, #2
 8002970:	3302      	adds	r3, #2
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d006      	beq.n	8002992 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002984:	4b2d      	ldr	r3, [pc, #180]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	492c      	ldr	r1, [pc, #176]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	4313      	orrs	r3, r2
 800298e:	600b      	str	r3, [r1, #0]
 8002990:	e006      	b.n	80029a0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002992:	4b2a      	ldr	r3, [pc, #168]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	43db      	mvns	r3, r3
 800299a:	4928      	ldr	r1, [pc, #160]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 800299c:	4013      	ands	r3, r2
 800299e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d006      	beq.n	80029ba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029ac:	4b23      	ldr	r3, [pc, #140]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	4922      	ldr	r1, [pc, #136]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	604b      	str	r3, [r1, #4]
 80029b8:	e006      	b.n	80029c8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029ba:	4b20      	ldr	r3, [pc, #128]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	43db      	mvns	r3, r3
 80029c2:	491e      	ldr	r1, [pc, #120]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d006      	beq.n	80029e2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029d4:	4b19      	ldr	r3, [pc, #100]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029d6:	689a      	ldr	r2, [r3, #8]
 80029d8:	4918      	ldr	r1, [pc, #96]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	4313      	orrs	r3, r2
 80029de:	608b      	str	r3, [r1, #8]
 80029e0:	e006      	b.n	80029f0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029e2:	4b16      	ldr	r3, [pc, #88]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029e4:	689a      	ldr	r2, [r3, #8]
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	43db      	mvns	r3, r3
 80029ea:	4914      	ldr	r1, [pc, #80]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029ec:	4013      	ands	r3, r2
 80029ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d021      	beq.n	8002a40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029fc:	4b0f      	ldr	r3, [pc, #60]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 80029fe:	68da      	ldr	r2, [r3, #12]
 8002a00:	490e      	ldr	r1, [pc, #56]	; (8002a3c <HAL_GPIO_Init+0x2d0>)
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	60cb      	str	r3, [r1, #12]
 8002a08:	e021      	b.n	8002a4e <HAL_GPIO_Init+0x2e2>
 8002a0a:	bf00      	nop
 8002a0c:	10320000 	.word	0x10320000
 8002a10:	10310000 	.word	0x10310000
 8002a14:	10220000 	.word	0x10220000
 8002a18:	10210000 	.word	0x10210000
 8002a1c:	10120000 	.word	0x10120000
 8002a20:	10110000 	.word	0x10110000
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40010000 	.word	0x40010000
 8002a2c:	40010800 	.word	0x40010800
 8002a30:	40010c00 	.word	0x40010c00
 8002a34:	40011000 	.word	0x40011000
 8002a38:	40011400 	.word	0x40011400
 8002a3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a40:	4b0b      	ldr	r3, [pc, #44]	; (8002a70 <HAL_GPIO_Init+0x304>)
 8002a42:	68da      	ldr	r2, [r3, #12]
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	43db      	mvns	r3, r3
 8002a48:	4909      	ldr	r1, [pc, #36]	; (8002a70 <HAL_GPIO_Init+0x304>)
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a50:	3301      	adds	r3, #1
 8002a52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f47f ae8e 	bne.w	8002780 <HAL_GPIO_Init+0x14>
  }
}
 8002a64:	bf00      	nop
 8002a66:	bf00      	nop
 8002a68:	372c      	adds	r7, #44	; 0x2c
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bc80      	pop	{r7}
 8002a6e:	4770      	bx	lr
 8002a70:	40010400 	.word	0x40010400

08002a74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	887b      	ldrh	r3, [r7, #2]
 8002a86:	4013      	ands	r3, r2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d002      	beq.n	8002a92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	73fb      	strb	r3, [r7, #15]
 8002a90:	e001      	b.n	8002a96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a92:	2300      	movs	r3, #0
 8002a94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3714      	adds	r7, #20
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr

08002aa2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b083      	sub	sp, #12
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
 8002aaa:	460b      	mov	r3, r1
 8002aac:	807b      	strh	r3, [r7, #2]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ab2:	787b      	ldrb	r3, [r7, #1]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d003      	beq.n	8002ac0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ab8:	887a      	ldrh	r2, [r7, #2]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002abe:	e003      	b.n	8002ac8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ac0:	887b      	ldrh	r3, [r7, #2]
 8002ac2:	041a      	lsls	r2, r3, #16
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	611a      	str	r2, [r3, #16]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr
	...

08002ad4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002ade:	4b08      	ldr	r3, [pc, #32]	; (8002b00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ae0:	695a      	ldr	r2, [r3, #20]
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d006      	beq.n	8002af8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002aea:	4a05      	ldr	r2, [pc, #20]	; (8002b00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002aec:	88fb      	ldrh	r3, [r7, #6]
 8002aee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002af0:	88fb      	ldrh	r3, [r7, #6]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7fe fbc0 	bl	8001278 <HAL_GPIO_EXTI_Callback>
  }
}
 8002af8:	bf00      	nop
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40010400 	.word	0x40010400

08002b04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b086      	sub	sp, #24
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e272      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	f000 8087 	beq.w	8002c32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b24:	4b92      	ldr	r3, [pc, #584]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 030c 	and.w	r3, r3, #12
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d00c      	beq.n	8002b4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b30:	4b8f      	ldr	r3, [pc, #572]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f003 030c 	and.w	r3, r3, #12
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d112      	bne.n	8002b62 <HAL_RCC_OscConfig+0x5e>
 8002b3c:	4b8c      	ldr	r3, [pc, #560]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b48:	d10b      	bne.n	8002b62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b4a:	4b89      	ldr	r3, [pc, #548]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d06c      	beq.n	8002c30 <HAL_RCC_OscConfig+0x12c>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d168      	bne.n	8002c30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e24c      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b6a:	d106      	bne.n	8002b7a <HAL_RCC_OscConfig+0x76>
 8002b6c:	4b80      	ldr	r3, [pc, #512]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a7f      	ldr	r2, [pc, #508]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b76:	6013      	str	r3, [r2, #0]
 8002b78:	e02e      	b.n	8002bd8 <HAL_RCC_OscConfig+0xd4>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10c      	bne.n	8002b9c <HAL_RCC_OscConfig+0x98>
 8002b82:	4b7b      	ldr	r3, [pc, #492]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a7a      	ldr	r2, [pc, #488]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	4b78      	ldr	r3, [pc, #480]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a77      	ldr	r2, [pc, #476]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b98:	6013      	str	r3, [r2, #0]
 8002b9a:	e01d      	b.n	8002bd8 <HAL_RCC_OscConfig+0xd4>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ba4:	d10c      	bne.n	8002bc0 <HAL_RCC_OscConfig+0xbc>
 8002ba6:	4b72      	ldr	r3, [pc, #456]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a71      	ldr	r2, [pc, #452]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bb0:	6013      	str	r3, [r2, #0]
 8002bb2:	4b6f      	ldr	r3, [pc, #444]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a6e      	ldr	r2, [pc, #440]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bbc:	6013      	str	r3, [r2, #0]
 8002bbe:	e00b      	b.n	8002bd8 <HAL_RCC_OscConfig+0xd4>
 8002bc0:	4b6b      	ldr	r3, [pc, #428]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a6a      	ldr	r2, [pc, #424]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bca:	6013      	str	r3, [r2, #0]
 8002bcc:	4b68      	ldr	r3, [pc, #416]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a67      	ldr	r2, [pc, #412]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d013      	beq.n	8002c08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be0:	f7ff fbee 	bl	80023c0 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002be8:	f7ff fbea 	bl	80023c0 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b64      	cmp	r3, #100	; 0x64
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e200      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bfa:	4b5d      	ldr	r3, [pc, #372]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d0f0      	beq.n	8002be8 <HAL_RCC_OscConfig+0xe4>
 8002c06:	e014      	b.n	8002c32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c08:	f7ff fbda 	bl	80023c0 <HAL_GetTick>
 8002c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c10:	f7ff fbd6 	bl	80023c0 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b64      	cmp	r3, #100	; 0x64
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e1ec      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c22:	4b53      	ldr	r3, [pc, #332]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1f0      	bne.n	8002c10 <HAL_RCC_OscConfig+0x10c>
 8002c2e:	e000      	b.n	8002c32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d063      	beq.n	8002d06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c3e:	4b4c      	ldr	r3, [pc, #304]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00b      	beq.n	8002c62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c4a:	4b49      	ldr	r3, [pc, #292]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f003 030c 	and.w	r3, r3, #12
 8002c52:	2b08      	cmp	r3, #8
 8002c54:	d11c      	bne.n	8002c90 <HAL_RCC_OscConfig+0x18c>
 8002c56:	4b46      	ldr	r3, [pc, #280]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d116      	bne.n	8002c90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c62:	4b43      	ldr	r3, [pc, #268]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d005      	beq.n	8002c7a <HAL_RCC_OscConfig+0x176>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d001      	beq.n	8002c7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e1c0      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7a:	4b3d      	ldr	r3, [pc, #244]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	4939      	ldr	r1, [pc, #228]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c8e:	e03a      	b.n	8002d06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	691b      	ldr	r3, [r3, #16]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d020      	beq.n	8002cda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c98:	4b36      	ldr	r3, [pc, #216]	; (8002d74 <HAL_RCC_OscConfig+0x270>)
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c9e:	f7ff fb8f 	bl	80023c0 <HAL_GetTick>
 8002ca2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca6:	f7ff fb8b 	bl	80023c0 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e1a1      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cb8:	4b2d      	ldr	r3, [pc, #180]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0f0      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc4:	4b2a      	ldr	r3, [pc, #168]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	00db      	lsls	r3, r3, #3
 8002cd2:	4927      	ldr	r1, [pc, #156]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	600b      	str	r3, [r1, #0]
 8002cd8:	e015      	b.n	8002d06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cda:	4b26      	ldr	r3, [pc, #152]	; (8002d74 <HAL_RCC_OscConfig+0x270>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce0:	f7ff fb6e 	bl	80023c0 <HAL_GetTick>
 8002ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ce6:	e008      	b.n	8002cfa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ce8:	f7ff fb6a 	bl	80023c0 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e180      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cfa:	4b1d      	ldr	r3, [pc, #116]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1f0      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0308 	and.w	r3, r3, #8
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d03a      	beq.n	8002d88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d019      	beq.n	8002d4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d1a:	4b17      	ldr	r3, [pc, #92]	; (8002d78 <HAL_RCC_OscConfig+0x274>)
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d20:	f7ff fb4e 	bl	80023c0 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d28:	f7ff fb4a 	bl	80023c0 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e160      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d0f0      	beq.n	8002d28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d46:	2001      	movs	r0, #1
 8002d48:	f000 fad8 	bl	80032fc <RCC_Delay>
 8002d4c:	e01c      	b.n	8002d88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d4e:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <HAL_RCC_OscConfig+0x274>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d54:	f7ff fb34 	bl	80023c0 <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d5a:	e00f      	b.n	8002d7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d5c:	f7ff fb30 	bl	80023c0 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d908      	bls.n	8002d7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e146      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
 8002d6e:	bf00      	nop
 8002d70:	40021000 	.word	0x40021000
 8002d74:	42420000 	.word	0x42420000
 8002d78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d7c:	4b92      	ldr	r3, [pc, #584]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d80:	f003 0302 	and.w	r3, r3, #2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1e9      	bne.n	8002d5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0304 	and.w	r3, r3, #4
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f000 80a6 	beq.w	8002ee2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d96:	2300      	movs	r3, #0
 8002d98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d9a:	4b8b      	ldr	r3, [pc, #556]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d10d      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002da6:	4b88      	ldr	r3, [pc, #544]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	4a87      	ldr	r2, [pc, #540]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db0:	61d3      	str	r3, [r2, #28]
 8002db2:	4b85      	ldr	r3, [pc, #532]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002db4:	69db      	ldr	r3, [r3, #28]
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dba:	60bb      	str	r3, [r7, #8]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc2:	4b82      	ldr	r3, [pc, #520]	; (8002fcc <HAL_RCC_OscConfig+0x4c8>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d118      	bne.n	8002e00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dce:	4b7f      	ldr	r3, [pc, #508]	; (8002fcc <HAL_RCC_OscConfig+0x4c8>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a7e      	ldr	r2, [pc, #504]	; (8002fcc <HAL_RCC_OscConfig+0x4c8>)
 8002dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dda:	f7ff faf1 	bl	80023c0 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de2:	f7ff faed 	bl	80023c0 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b64      	cmp	r3, #100	; 0x64
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e103      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df4:	4b75      	ldr	r3, [pc, #468]	; (8002fcc <HAL_RCC_OscConfig+0x4c8>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d106      	bne.n	8002e16 <HAL_RCC_OscConfig+0x312>
 8002e08:	4b6f      	ldr	r3, [pc, #444]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	4a6e      	ldr	r2, [pc, #440]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e0e:	f043 0301 	orr.w	r3, r3, #1
 8002e12:	6213      	str	r3, [r2, #32]
 8002e14:	e02d      	b.n	8002e72 <HAL_RCC_OscConfig+0x36e>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10c      	bne.n	8002e38 <HAL_RCC_OscConfig+0x334>
 8002e1e:	4b6a      	ldr	r3, [pc, #424]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	4a69      	ldr	r2, [pc, #420]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e24:	f023 0301 	bic.w	r3, r3, #1
 8002e28:	6213      	str	r3, [r2, #32]
 8002e2a:	4b67      	ldr	r3, [pc, #412]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	4a66      	ldr	r2, [pc, #408]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e30:	f023 0304 	bic.w	r3, r3, #4
 8002e34:	6213      	str	r3, [r2, #32]
 8002e36:	e01c      	b.n	8002e72 <HAL_RCC_OscConfig+0x36e>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	2b05      	cmp	r3, #5
 8002e3e:	d10c      	bne.n	8002e5a <HAL_RCC_OscConfig+0x356>
 8002e40:	4b61      	ldr	r3, [pc, #388]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e42:	6a1b      	ldr	r3, [r3, #32]
 8002e44:	4a60      	ldr	r2, [pc, #384]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e46:	f043 0304 	orr.w	r3, r3, #4
 8002e4a:	6213      	str	r3, [r2, #32]
 8002e4c:	4b5e      	ldr	r3, [pc, #376]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	4a5d      	ldr	r2, [pc, #372]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	6213      	str	r3, [r2, #32]
 8002e58:	e00b      	b.n	8002e72 <HAL_RCC_OscConfig+0x36e>
 8002e5a:	4b5b      	ldr	r3, [pc, #364]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	4a5a      	ldr	r2, [pc, #360]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e60:	f023 0301 	bic.w	r3, r3, #1
 8002e64:	6213      	str	r3, [r2, #32]
 8002e66:	4b58      	ldr	r3, [pc, #352]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e68:	6a1b      	ldr	r3, [r3, #32]
 8002e6a:	4a57      	ldr	r2, [pc, #348]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e6c:	f023 0304 	bic.w	r3, r3, #4
 8002e70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d015      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e7a:	f7ff faa1 	bl	80023c0 <HAL_GetTick>
 8002e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e80:	e00a      	b.n	8002e98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e82:	f7ff fa9d 	bl	80023c0 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e0b1      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e98:	4b4b      	ldr	r3, [pc, #300]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e9a:	6a1b      	ldr	r3, [r3, #32]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d0ee      	beq.n	8002e82 <HAL_RCC_OscConfig+0x37e>
 8002ea4:	e014      	b.n	8002ed0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ea6:	f7ff fa8b 	bl	80023c0 <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eac:	e00a      	b.n	8002ec4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eae:	f7ff fa87 	bl	80023c0 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d901      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e09b      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec4:	4b40      	ldr	r3, [pc, #256]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002ec6:	6a1b      	ldr	r3, [r3, #32]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1ee      	bne.n	8002eae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ed0:	7dfb      	ldrb	r3, [r7, #23]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d105      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ed6:	4b3c      	ldr	r3, [pc, #240]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	4a3b      	ldr	r2, [pc, #236]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002edc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ee0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	f000 8087 	beq.w	8002ffa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eec:	4b36      	ldr	r3, [pc, #216]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 030c 	and.w	r3, r3, #12
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d061      	beq.n	8002fbc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d146      	bne.n	8002f8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f00:	4b33      	ldr	r3, [pc, #204]	; (8002fd0 <HAL_RCC_OscConfig+0x4cc>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f06:	f7ff fa5b 	bl	80023c0 <HAL_GetTick>
 8002f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f0c:	e008      	b.n	8002f20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f0e:	f7ff fa57 	bl	80023c0 <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d901      	bls.n	8002f20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e06d      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f20:	4b29      	ldr	r3, [pc, #164]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1f0      	bne.n	8002f0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f34:	d108      	bne.n	8002f48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f36:	4b24      	ldr	r3, [pc, #144]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	4921      	ldr	r1, [pc, #132]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f48:	4b1f      	ldr	r3, [pc, #124]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a19      	ldr	r1, [r3, #32]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f58:	430b      	orrs	r3, r1
 8002f5a:	491b      	ldr	r1, [pc, #108]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f60:	4b1b      	ldr	r3, [pc, #108]	; (8002fd0 <HAL_RCC_OscConfig+0x4cc>)
 8002f62:	2201      	movs	r2, #1
 8002f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f66:	f7ff fa2b 	bl	80023c0 <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f6c:	e008      	b.n	8002f80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f6e:	f7ff fa27 	bl	80023c0 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d901      	bls.n	8002f80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e03d      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f80:	4b11      	ldr	r3, [pc, #68]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d0f0      	beq.n	8002f6e <HAL_RCC_OscConfig+0x46a>
 8002f8c:	e035      	b.n	8002ffa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f8e:	4b10      	ldr	r3, [pc, #64]	; (8002fd0 <HAL_RCC_OscConfig+0x4cc>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f94:	f7ff fa14 	bl	80023c0 <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f9a:	e008      	b.n	8002fae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f9c:	f7ff fa10 	bl	80023c0 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e026      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fae:	4b06      	ldr	r3, [pc, #24]	; (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f0      	bne.n	8002f9c <HAL_RCC_OscConfig+0x498>
 8002fba:	e01e      	b.n	8002ffa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d107      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e019      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	40007000 	.word	0x40007000
 8002fd0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fd4:	4b0b      	ldr	r3, [pc, #44]	; (8003004 <HAL_RCC_OscConfig+0x500>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d106      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d001      	beq.n	8002ffa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e000      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3718      	adds	r7, #24
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	40021000 	.word	0x40021000

08003008 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0d0      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800301c:	4b6a      	ldr	r3, [pc, #424]	; (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d910      	bls.n	800304c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b67      	ldr	r3, [pc, #412]	; (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f023 0207 	bic.w	r2, r3, #7
 8003032:	4965      	ldr	r1, [pc, #404]	; (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	4313      	orrs	r3, r2
 8003038:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800303a:	4b63      	ldr	r3, [pc, #396]	; (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d001      	beq.n	800304c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0b8      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d020      	beq.n	800309a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003064:	4b59      	ldr	r3, [pc, #356]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	4a58      	ldr	r2, [pc, #352]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 800306a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800306e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	2b00      	cmp	r3, #0
 800307a:	d005      	beq.n	8003088 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800307c:	4b53      	ldr	r3, [pc, #332]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	4a52      	ldr	r2, [pc, #328]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003082:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003086:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003088:	4b50      	ldr	r3, [pc, #320]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	494d      	ldr	r1, [pc, #308]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003096:	4313      	orrs	r3, r2
 8003098:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d040      	beq.n	8003128 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d107      	bne.n	80030be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ae:	4b47      	ldr	r3, [pc, #284]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d115      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e07f      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d107      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030c6:	4b41      	ldr	r3, [pc, #260]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d109      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e073      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030d6:	4b3d      	ldr	r3, [pc, #244]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e06b      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030e6:	4b39      	ldr	r3, [pc, #228]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f023 0203 	bic.w	r2, r3, #3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	4936      	ldr	r1, [pc, #216]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030f8:	f7ff f962 	bl	80023c0 <HAL_GetTick>
 80030fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fe:	e00a      	b.n	8003116 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003100:	f7ff f95e 	bl	80023c0 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	f241 3288 	movw	r2, #5000	; 0x1388
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e053      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003116:	4b2d      	ldr	r3, [pc, #180]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f003 020c 	and.w	r2, r3, #12
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	429a      	cmp	r2, r3
 8003126:	d1eb      	bne.n	8003100 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003128:	4b27      	ldr	r3, [pc, #156]	; (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d210      	bcs.n	8003158 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003136:	4b24      	ldr	r3, [pc, #144]	; (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f023 0207 	bic.w	r2, r3, #7
 800313e:	4922      	ldr	r1, [pc, #136]	; (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	4313      	orrs	r3, r2
 8003144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003146:	4b20      	ldr	r3, [pc, #128]	; (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d001      	beq.n	8003158 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e032      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b00      	cmp	r3, #0
 8003162:	d008      	beq.n	8003176 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003164:	4b19      	ldr	r3, [pc, #100]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	4916      	ldr	r1, [pc, #88]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003172:	4313      	orrs	r3, r2
 8003174:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0308 	and.w	r3, r3, #8
 800317e:	2b00      	cmp	r3, #0
 8003180:	d009      	beq.n	8003196 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003182:	4b12      	ldr	r3, [pc, #72]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	490e      	ldr	r1, [pc, #56]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003192:	4313      	orrs	r3, r2
 8003194:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003196:	f000 f821 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 800319a:	4602      	mov	r2, r0
 800319c:	4b0b      	ldr	r3, [pc, #44]	; (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	091b      	lsrs	r3, r3, #4
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	490a      	ldr	r1, [pc, #40]	; (80031d0 <HAL_RCC_ClockConfig+0x1c8>)
 80031a8:	5ccb      	ldrb	r3, [r1, r3]
 80031aa:	fa22 f303 	lsr.w	r3, r2, r3
 80031ae:	4a09      	ldr	r2, [pc, #36]	; (80031d4 <HAL_RCC_ClockConfig+0x1cc>)
 80031b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031b2:	4b09      	ldr	r3, [pc, #36]	; (80031d8 <HAL_RCC_ClockConfig+0x1d0>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7ff f8c0 	bl	800233c <HAL_InitTick>

  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40022000 	.word	0x40022000
 80031cc:	40021000 	.word	0x40021000
 80031d0:	0800c0e4 	.word	0x0800c0e4
 80031d4:	20000034 	.word	0x20000034
 80031d8:	20000038 	.word	0x20000038

080031dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031dc:	b490      	push	{r4, r7}
 80031de:	b08a      	sub	sp, #40	; 0x28
 80031e0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80031e2:	4b29      	ldr	r3, [pc, #164]	; (8003288 <HAL_RCC_GetSysClockFreq+0xac>)
 80031e4:	1d3c      	adds	r4, r7, #4
 80031e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80031ec:	f240 2301 	movw	r3, #513	; 0x201
 80031f0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031f2:	2300      	movs	r3, #0
 80031f4:	61fb      	str	r3, [r7, #28]
 80031f6:	2300      	movs	r3, #0
 80031f8:	61bb      	str	r3, [r7, #24]
 80031fa:	2300      	movs	r3, #0
 80031fc:	627b      	str	r3, [r7, #36]	; 0x24
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003202:	2300      	movs	r3, #0
 8003204:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003206:	4b21      	ldr	r3, [pc, #132]	; (800328c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	f003 030c 	and.w	r3, r3, #12
 8003212:	2b04      	cmp	r3, #4
 8003214:	d002      	beq.n	800321c <HAL_RCC_GetSysClockFreq+0x40>
 8003216:	2b08      	cmp	r3, #8
 8003218:	d003      	beq.n	8003222 <HAL_RCC_GetSysClockFreq+0x46>
 800321a:	e02b      	b.n	8003274 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800321c:	4b1c      	ldr	r3, [pc, #112]	; (8003290 <HAL_RCC_GetSysClockFreq+0xb4>)
 800321e:	623b      	str	r3, [r7, #32]
      break;
 8003220:	e02b      	b.n	800327a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	0c9b      	lsrs	r3, r3, #18
 8003226:	f003 030f 	and.w	r3, r3, #15
 800322a:	3328      	adds	r3, #40	; 0x28
 800322c:	443b      	add	r3, r7
 800322e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003232:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d012      	beq.n	8003264 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800323e:	4b13      	ldr	r3, [pc, #76]	; (800328c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	0c5b      	lsrs	r3, r3, #17
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	3328      	adds	r3, #40	; 0x28
 800324a:	443b      	add	r3, r7
 800324c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003250:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	4a0e      	ldr	r2, [pc, #56]	; (8003290 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003256:	fb03 f202 	mul.w	r2, r3, r2
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003260:	627b      	str	r3, [r7, #36]	; 0x24
 8003262:	e004      	b.n	800326e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	4a0b      	ldr	r2, [pc, #44]	; (8003294 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003268:	fb02 f303 	mul.w	r3, r2, r3
 800326c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800326e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003270:	623b      	str	r3, [r7, #32]
      break;
 8003272:	e002      	b.n	800327a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003274:	4b06      	ldr	r3, [pc, #24]	; (8003290 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003276:	623b      	str	r3, [r7, #32]
      break;
 8003278:	bf00      	nop
    }
  }
  return sysclockfreq;
 800327a:	6a3b      	ldr	r3, [r7, #32]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3728      	adds	r7, #40	; 0x28
 8003280:	46bd      	mov	sp, r7
 8003282:	bc90      	pop	{r4, r7}
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	0800c0d0 	.word	0x0800c0d0
 800328c:	40021000 	.word	0x40021000
 8003290:	007a1200 	.word	0x007a1200
 8003294:	003d0900 	.word	0x003d0900

08003298 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003298:	b480      	push	{r7}
 800329a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800329c:	4b02      	ldr	r3, [pc, #8]	; (80032a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800329e:	681b      	ldr	r3, [r3, #0]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bc80      	pop	{r7}
 80032a6:	4770      	bx	lr
 80032a8:	20000034 	.word	0x20000034

080032ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032b0:	f7ff fff2 	bl	8003298 <HAL_RCC_GetHCLKFreq>
 80032b4:	4602      	mov	r2, r0
 80032b6:	4b05      	ldr	r3, [pc, #20]	; (80032cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	0a1b      	lsrs	r3, r3, #8
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	4903      	ldr	r1, [pc, #12]	; (80032d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032c2:	5ccb      	ldrb	r3, [r1, r3]
 80032c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40021000 	.word	0x40021000
 80032d0:	0800c0f4 	.word	0x0800c0f4

080032d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032d8:	f7ff ffde 	bl	8003298 <HAL_RCC_GetHCLKFreq>
 80032dc:	4602      	mov	r2, r0
 80032de:	4b05      	ldr	r3, [pc, #20]	; (80032f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	0adb      	lsrs	r3, r3, #11
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	4903      	ldr	r1, [pc, #12]	; (80032f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ea:	5ccb      	ldrb	r3, [r1, r3]
 80032ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	40021000 	.word	0x40021000
 80032f8:	0800c0f4 	.word	0x0800c0f4

080032fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003304:	4b0a      	ldr	r3, [pc, #40]	; (8003330 <RCC_Delay+0x34>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a0a      	ldr	r2, [pc, #40]	; (8003334 <RCC_Delay+0x38>)
 800330a:	fba2 2303 	umull	r2, r3, r2, r3
 800330e:	0a5b      	lsrs	r3, r3, #9
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	fb02 f303 	mul.w	r3, r2, r3
 8003316:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003318:	bf00      	nop
  }
  while (Delay --);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	1e5a      	subs	r2, r3, #1
 800331e:	60fa      	str	r2, [r7, #12]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d1f9      	bne.n	8003318 <RCC_Delay+0x1c>
}
 8003324:	bf00      	nop
 8003326:	bf00      	nop
 8003328:	3714      	adds	r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr
 8003330:	20000034 	.word	0x20000034
 8003334:	10624dd3 	.word	0x10624dd3

08003338 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e041      	b.n	80033ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b00      	cmp	r3, #0
 8003354:	d106      	bne.n	8003364 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f7fe feba 	bl	80020d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2202      	movs	r2, #2
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3304      	adds	r3, #4
 8003374:	4619      	mov	r1, r3
 8003376:	4610      	mov	r0, r2
 8003378:	f000 fb1c 	bl	80039b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
	...

080033d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80033d8:	b480      	push	{r7}
 80033da:	b085      	sub	sp, #20
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d001      	beq.n	80033f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e032      	b.n	8003456 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a18      	ldr	r2, [pc, #96]	; (8003460 <HAL_TIM_Base_Start+0x88>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d00e      	beq.n	8003420 <HAL_TIM_Base_Start+0x48>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800340a:	d009      	beq.n	8003420 <HAL_TIM_Base_Start+0x48>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a14      	ldr	r2, [pc, #80]	; (8003464 <HAL_TIM_Base_Start+0x8c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d004      	beq.n	8003420 <HAL_TIM_Base_Start+0x48>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a13      	ldr	r2, [pc, #76]	; (8003468 <HAL_TIM_Base_Start+0x90>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d111      	bne.n	8003444 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2b06      	cmp	r3, #6
 8003430:	d010      	beq.n	8003454 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f042 0201 	orr.w	r2, r2, #1
 8003440:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003442:	e007      	b.n	8003454 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3714      	adds	r7, #20
 800345a:	46bd      	mov	sp, r7
 800345c:	bc80      	pop	{r7}
 800345e:	4770      	bx	lr
 8003460:	40012c00 	.word	0x40012c00
 8003464:	40000400 	.word	0x40000400
 8003468:	40000800 	.word	0x40000800

0800346c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	6a1a      	ldr	r2, [r3, #32]
 800347a:	f241 1311 	movw	r3, #4369	; 0x1111
 800347e:	4013      	ands	r3, r2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d10f      	bne.n	80034a4 <HAL_TIM_Base_Stop+0x38>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6a1a      	ldr	r2, [r3, #32]
 800348a:	f240 4344 	movw	r3, #1092	; 0x444
 800348e:	4013      	ands	r3, r2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d107      	bne.n	80034a4 <HAL_TIM_Base_Stop+0x38>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 0201 	bic.w	r2, r2, #1
 80034a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bc80      	pop	{r7}
 80034b6:	4770      	bx	lr

080034b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d001      	beq.n	80034d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e03a      	b.n	8003546 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2202      	movs	r2, #2
 80034d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68da      	ldr	r2, [r3, #12]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f042 0201 	orr.w	r2, r2, #1
 80034e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a18      	ldr	r2, [pc, #96]	; (8003550 <HAL_TIM_Base_Start_IT+0x98>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d00e      	beq.n	8003510 <HAL_TIM_Base_Start_IT+0x58>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034fa:	d009      	beq.n	8003510 <HAL_TIM_Base_Start_IT+0x58>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a14      	ldr	r2, [pc, #80]	; (8003554 <HAL_TIM_Base_Start_IT+0x9c>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d004      	beq.n	8003510 <HAL_TIM_Base_Start_IT+0x58>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a13      	ldr	r2, [pc, #76]	; (8003558 <HAL_TIM_Base_Start_IT+0xa0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d111      	bne.n	8003534 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2b06      	cmp	r3, #6
 8003520:	d010      	beq.n	8003544 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f042 0201 	orr.w	r2, r2, #1
 8003530:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003532:	e007      	b.n	8003544 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 0201 	orr.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr
 8003550:	40012c00 	.word	0x40012c00
 8003554:	40000400 	.word	0x40000400
 8003558:	40000800 	.word	0x40000800

0800355c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68da      	ldr	r2, [r3, #12]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 0201 	bic.w	r2, r2, #1
 8003572:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6a1a      	ldr	r2, [r3, #32]
 800357a:	f241 1311 	movw	r3, #4369	; 0x1111
 800357e:	4013      	ands	r3, r2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d10f      	bne.n	80035a4 <HAL_TIM_Base_Stop_IT+0x48>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6a1a      	ldr	r2, [r3, #32]
 800358a:	f240 4344 	movw	r3, #1092	; 0x444
 800358e:	4013      	ands	r3, r2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d107      	bne.n	80035a4 <HAL_TIM_Base_Stop_IT+0x48>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f022 0201 	bic.w	r2, r2, #1
 80035a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr

080035b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d122      	bne.n	8003614 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d11b      	bne.n	8003614 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f06f 0202 	mvn.w	r2, #2
 80035e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	f003 0303 	and.w	r3, r3, #3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 f9b1 	bl	8003962 <HAL_TIM_IC_CaptureCallback>
 8003600:	e005      	b.n	800360e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 f9a4 	bl	8003950 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f9b3 	bl	8003974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	f003 0304 	and.w	r3, r3, #4
 800361e:	2b04      	cmp	r3, #4
 8003620:	d122      	bne.n	8003668 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	f003 0304 	and.w	r3, r3, #4
 800362c:	2b04      	cmp	r3, #4
 800362e:	d11b      	bne.n	8003668 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f06f 0204 	mvn.w	r2, #4
 8003638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2202      	movs	r2, #2
 800363e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800364a:	2b00      	cmp	r3, #0
 800364c:	d003      	beq.n	8003656 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f987 	bl	8003962 <HAL_TIM_IC_CaptureCallback>
 8003654:	e005      	b.n	8003662 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 f97a 	bl	8003950 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f000 f989 	bl	8003974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	f003 0308 	and.w	r3, r3, #8
 8003672:	2b08      	cmp	r3, #8
 8003674:	d122      	bne.n	80036bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	f003 0308 	and.w	r3, r3, #8
 8003680:	2b08      	cmp	r3, #8
 8003682:	d11b      	bne.n	80036bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f06f 0208 	mvn.w	r2, #8
 800368c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2204      	movs	r2, #4
 8003692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 f95d 	bl	8003962 <HAL_TIM_IC_CaptureCallback>
 80036a8:	e005      	b.n	80036b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 f950 	bl	8003950 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f95f 	bl	8003974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	f003 0310 	and.w	r3, r3, #16
 80036c6:	2b10      	cmp	r3, #16
 80036c8:	d122      	bne.n	8003710 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	f003 0310 	and.w	r3, r3, #16
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	d11b      	bne.n	8003710 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f06f 0210 	mvn.w	r2, #16
 80036e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2208      	movs	r2, #8
 80036e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d003      	beq.n	80036fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f933 	bl	8003962 <HAL_TIM_IC_CaptureCallback>
 80036fc:	e005      	b.n	800370a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 f926 	bl	8003950 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 f935 	bl	8003974 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b01      	cmp	r3, #1
 800371c:	d10e      	bne.n	800373c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	f003 0301 	and.w	r3, r3, #1
 8003728:	2b01      	cmp	r3, #1
 800372a:	d107      	bne.n	800373c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f06f 0201 	mvn.w	r2, #1
 8003734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7fd ff14 	bl	8001564 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003746:	2b80      	cmp	r3, #128	; 0x80
 8003748:	d10e      	bne.n	8003768 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003754:	2b80      	cmp	r3, #128	; 0x80
 8003756:	d107      	bne.n	8003768 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 fa85 	bl	8003c72 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003772:	2b40      	cmp	r3, #64	; 0x40
 8003774:	d10e      	bne.n	8003794 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003780:	2b40      	cmp	r3, #64	; 0x40
 8003782:	d107      	bne.n	8003794 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800378c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 f8f9 	bl	8003986 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	f003 0320 	and.w	r3, r3, #32
 800379e:	2b20      	cmp	r3, #32
 80037a0:	d10e      	bne.n	80037c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	f003 0320 	and.w	r3, r3, #32
 80037ac:	2b20      	cmp	r3, #32
 80037ae:	d107      	bne.n	80037c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f06f 0220 	mvn.w	r2, #32
 80037b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 fa50 	bl	8003c60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037c0:	bf00      	nop
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d101      	bne.n	80037e0 <HAL_TIM_ConfigClockSource+0x18>
 80037dc:	2302      	movs	r3, #2
 80037de:	e0b3      	b.n	8003948 <HAL_TIM_ConfigClockSource+0x180>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80037fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003806:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003818:	d03e      	beq.n	8003898 <HAL_TIM_ConfigClockSource+0xd0>
 800381a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800381e:	f200 8087 	bhi.w	8003930 <HAL_TIM_ConfigClockSource+0x168>
 8003822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003826:	f000 8085 	beq.w	8003934 <HAL_TIM_ConfigClockSource+0x16c>
 800382a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800382e:	d87f      	bhi.n	8003930 <HAL_TIM_ConfigClockSource+0x168>
 8003830:	2b70      	cmp	r3, #112	; 0x70
 8003832:	d01a      	beq.n	800386a <HAL_TIM_ConfigClockSource+0xa2>
 8003834:	2b70      	cmp	r3, #112	; 0x70
 8003836:	d87b      	bhi.n	8003930 <HAL_TIM_ConfigClockSource+0x168>
 8003838:	2b60      	cmp	r3, #96	; 0x60
 800383a:	d050      	beq.n	80038de <HAL_TIM_ConfigClockSource+0x116>
 800383c:	2b60      	cmp	r3, #96	; 0x60
 800383e:	d877      	bhi.n	8003930 <HAL_TIM_ConfigClockSource+0x168>
 8003840:	2b50      	cmp	r3, #80	; 0x50
 8003842:	d03c      	beq.n	80038be <HAL_TIM_ConfigClockSource+0xf6>
 8003844:	2b50      	cmp	r3, #80	; 0x50
 8003846:	d873      	bhi.n	8003930 <HAL_TIM_ConfigClockSource+0x168>
 8003848:	2b40      	cmp	r3, #64	; 0x40
 800384a:	d058      	beq.n	80038fe <HAL_TIM_ConfigClockSource+0x136>
 800384c:	2b40      	cmp	r3, #64	; 0x40
 800384e:	d86f      	bhi.n	8003930 <HAL_TIM_ConfigClockSource+0x168>
 8003850:	2b30      	cmp	r3, #48	; 0x30
 8003852:	d064      	beq.n	800391e <HAL_TIM_ConfigClockSource+0x156>
 8003854:	2b30      	cmp	r3, #48	; 0x30
 8003856:	d86b      	bhi.n	8003930 <HAL_TIM_ConfigClockSource+0x168>
 8003858:	2b20      	cmp	r3, #32
 800385a:	d060      	beq.n	800391e <HAL_TIM_ConfigClockSource+0x156>
 800385c:	2b20      	cmp	r3, #32
 800385e:	d867      	bhi.n	8003930 <HAL_TIM_ConfigClockSource+0x168>
 8003860:	2b00      	cmp	r3, #0
 8003862:	d05c      	beq.n	800391e <HAL_TIM_ConfigClockSource+0x156>
 8003864:	2b10      	cmp	r3, #16
 8003866:	d05a      	beq.n	800391e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003868:	e062      	b.n	8003930 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6818      	ldr	r0, [r3, #0]
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	6899      	ldr	r1, [r3, #8]
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685a      	ldr	r2, [r3, #4]
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f000 f974 	bl	8003b66 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800388c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	609a      	str	r2, [r3, #8]
      break;
 8003896:	e04e      	b.n	8003936 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6818      	ldr	r0, [r3, #0]
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	6899      	ldr	r1, [r3, #8]
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	f000 f95d 	bl	8003b66 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689a      	ldr	r2, [r3, #8]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038ba:	609a      	str	r2, [r3, #8]
      break;
 80038bc:	e03b      	b.n	8003936 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6818      	ldr	r0, [r3, #0]
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	6859      	ldr	r1, [r3, #4]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	461a      	mov	r2, r3
 80038cc:	f000 f8d4 	bl	8003a78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2150      	movs	r1, #80	; 0x50
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 f92b 	bl	8003b32 <TIM_ITRx_SetConfig>
      break;
 80038dc:	e02b      	b.n	8003936 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6818      	ldr	r0, [r3, #0]
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	6859      	ldr	r1, [r3, #4]
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	461a      	mov	r2, r3
 80038ec:	f000 f8f2 	bl	8003ad4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2160      	movs	r1, #96	; 0x60
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 f91b 	bl	8003b32 <TIM_ITRx_SetConfig>
      break;
 80038fc:	e01b      	b.n	8003936 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6818      	ldr	r0, [r3, #0]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	6859      	ldr	r1, [r3, #4]
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	461a      	mov	r2, r3
 800390c:	f000 f8b4 	bl	8003a78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2140      	movs	r1, #64	; 0x40
 8003916:	4618      	mov	r0, r3
 8003918:	f000 f90b 	bl	8003b32 <TIM_ITRx_SetConfig>
      break;
 800391c:	e00b      	b.n	8003936 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4619      	mov	r1, r3
 8003928:	4610      	mov	r0, r2
 800392a:	f000 f902 	bl	8003b32 <TIM_ITRx_SetConfig>
        break;
 800392e:	e002      	b.n	8003936 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003930:	bf00      	nop
 8003932:	e000      	b.n	8003936 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003934:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr

08003962 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003962:	b480      	push	{r7}
 8003964:	b083      	sub	sp, #12
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800396a:	bf00      	nop
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	bc80      	pop	{r7}
 8003972:	4770      	bx	lr

08003974 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	bc80      	pop	{r7}
 8003984:	4770      	bx	lr

08003986 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003986:	b480      	push	{r7}
 8003988:	b083      	sub	sp, #12
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800398e:	bf00      	nop
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	bc80      	pop	{r7}
 8003996:	4770      	bx	lr

08003998 <HAL_TIM_Base_GetState>:
  * @brief  Return the TIM Base handle state.
  * @param  htim TIM Base handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  return htim->State;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039a6:	b2db      	uxtb	r3, r3
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bc80      	pop	{r7}
 80039b0:	4770      	bx	lr
	...

080039b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a29      	ldr	r2, [pc, #164]	; (8003a6c <TIM_Base_SetConfig+0xb8>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d00b      	beq.n	80039e4 <TIM_Base_SetConfig+0x30>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d2:	d007      	beq.n	80039e4 <TIM_Base_SetConfig+0x30>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a26      	ldr	r2, [pc, #152]	; (8003a70 <TIM_Base_SetConfig+0xbc>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d003      	beq.n	80039e4 <TIM_Base_SetConfig+0x30>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a25      	ldr	r2, [pc, #148]	; (8003a74 <TIM_Base_SetConfig+0xc0>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d108      	bne.n	80039f6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	68fa      	ldr	r2, [r7, #12]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a1c      	ldr	r2, [pc, #112]	; (8003a6c <TIM_Base_SetConfig+0xb8>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d00b      	beq.n	8003a16 <TIM_Base_SetConfig+0x62>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a04:	d007      	beq.n	8003a16 <TIM_Base_SetConfig+0x62>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a19      	ldr	r2, [pc, #100]	; (8003a70 <TIM_Base_SetConfig+0xbc>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d003      	beq.n	8003a16 <TIM_Base_SetConfig+0x62>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a18      	ldr	r2, [pc, #96]	; (8003a74 <TIM_Base_SetConfig+0xc0>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d108      	bne.n	8003a28 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	68fa      	ldr	r2, [r7, #12]
 8003a3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a07      	ldr	r2, [pc, #28]	; (8003a6c <TIM_Base_SetConfig+0xb8>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d103      	bne.n	8003a5c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	691a      	ldr	r2, [r3, #16]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	615a      	str	r2, [r3, #20]
}
 8003a62:	bf00      	nop
 8003a64:	3714      	adds	r7, #20
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bc80      	pop	{r7}
 8003a6a:	4770      	bx	lr
 8003a6c:	40012c00 	.word	0x40012c00
 8003a70:	40000400 	.word	0x40000400
 8003a74:	40000800 	.word	0x40000800

08003a78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b087      	sub	sp, #28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	f023 0201 	bic.w	r2, r3, #1
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003aa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	011b      	lsls	r3, r3, #4
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	f023 030a 	bic.w	r3, r3, #10
 8003ab4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	621a      	str	r2, [r3, #32]
}
 8003aca:	bf00      	nop
 8003acc:	371c      	adds	r7, #28
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bc80      	pop	{r7}
 8003ad2:	4770      	bx	lr

08003ad4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b087      	sub	sp, #28
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6a1b      	ldr	r3, [r3, #32]
 8003ae4:	f023 0210 	bic.w	r2, r3, #16
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003afe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	031b      	lsls	r3, r3, #12
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b10:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	011b      	lsls	r3, r3, #4
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	693a      	ldr	r2, [r7, #16]
 8003b26:	621a      	str	r2, [r3, #32]
}
 8003b28:	bf00      	nop
 8003b2a:	371c      	adds	r7, #28
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bc80      	pop	{r7}
 8003b30:	4770      	bx	lr

08003b32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b085      	sub	sp, #20
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
 8003b3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b4a:	683a      	ldr	r2, [r7, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	f043 0307 	orr.w	r3, r3, #7
 8003b54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	609a      	str	r2, [r3, #8]
}
 8003b5c:	bf00      	nop
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bc80      	pop	{r7}
 8003b64:	4770      	bx	lr

08003b66 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b087      	sub	sp, #28
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	60f8      	str	r0, [r7, #12]
 8003b6e:	60b9      	str	r1, [r7, #8]
 8003b70:	607a      	str	r2, [r7, #4]
 8003b72:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b80:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	021a      	lsls	r2, r3, #8
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	431a      	orrs	r2, r3
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	609a      	str	r2, [r3, #8]
}
 8003b9a:	bf00      	nop
 8003b9c:	371c      	adds	r7, #28
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bc80      	pop	{r7}
 8003ba2:	4770      	bx	lr

08003ba4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d101      	bne.n	8003bbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bb8:	2302      	movs	r3, #2
 8003bba:	e046      	b.n	8003c4a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003be2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	68fa      	ldr	r2, [r7, #12]
 8003bf4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a16      	ldr	r2, [pc, #88]	; (8003c54 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d00e      	beq.n	8003c1e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c08:	d009      	beq.n	8003c1e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d004      	beq.n	8003c1e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a10      	ldr	r2, [pc, #64]	; (8003c5c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d10c      	bne.n	8003c38 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	68ba      	ldr	r2, [r7, #8]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68ba      	ldr	r2, [r7, #8]
 8003c36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3714      	adds	r7, #20
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bc80      	pop	{r7}
 8003c52:	4770      	bx	lr
 8003c54:	40012c00 	.word	0x40012c00
 8003c58:	40000400 	.word	0x40000400
 8003c5c:	40000800 	.word	0x40000800

08003c60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bc80      	pop	{r7}
 8003c70:	4770      	bx	lr

08003c72 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c7a:	bf00      	nop
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bc80      	pop	{r7}
 8003c82:	4770      	bx	lr

08003c84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e03f      	b.n	8003d16 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d106      	bne.n	8003cb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7fe fab6 	bl	800221c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2224      	movs	r2, #36	; 0x24
 8003cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 fbed 	bl	80044a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	691a      	ldr	r2, [r3, #16]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	695a      	ldr	r2, [r3, #20]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68da      	ldr	r2, [r3, #12]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cfc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2220      	movs	r2, #32
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2220      	movs	r2, #32
 8003d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d1e:	b480      	push	{r7}
 8003d20:	b085      	sub	sp, #20
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	60f8      	str	r0, [r7, #12]
 8003d26:	60b9      	str	r1, [r7, #8]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b20      	cmp	r3, #32
 8003d36:	d130      	bne.n	8003d9a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d002      	beq.n	8003d44 <HAL_UART_Transmit_IT+0x26>
 8003d3e:	88fb      	ldrh	r3, [r7, #6]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d101      	bne.n	8003d48 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e029      	b.n	8003d9c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d101      	bne.n	8003d56 <HAL_UART_Transmit_IT+0x38>
 8003d52:	2302      	movs	r3, #2
 8003d54:	e022      	b.n	8003d9c <HAL_UART_Transmit_IT+0x7e>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	68ba      	ldr	r2, [r7, #8]
 8003d62:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	88fa      	ldrh	r2, [r7, #6]
 8003d68:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	88fa      	ldrh	r2, [r7, #6]
 8003d6e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2221      	movs	r2, #33	; 0x21
 8003d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68da      	ldr	r2, [r3, #12]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d94:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003d96:	2300      	movs	r3, #0
 8003d98:	e000      	b.n	8003d9c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003d9a:	2302      	movs	r3, #2
  }
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3714      	adds	r7, #20
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bc80      	pop	{r7}
 8003da4:	4770      	bx	lr

08003da6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b084      	sub	sp, #16
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	60f8      	str	r0, [r7, #12]
 8003dae:	60b9      	str	r1, [r7, #8]
 8003db0:	4613      	mov	r3, r2
 8003db2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	2b20      	cmp	r3, #32
 8003dbe:	d11d      	bne.n	8003dfc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d002      	beq.n	8003dcc <HAL_UART_Receive_IT+0x26>
 8003dc6:	88fb      	ldrh	r3, [r7, #6]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d101      	bne.n	8003dd0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e016      	b.n	8003dfe <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d101      	bne.n	8003dde <HAL_UART_Receive_IT+0x38>
 8003dda:	2302      	movs	r3, #2
 8003ddc:	e00f      	b.n	8003dfe <HAL_UART_Receive_IT+0x58>
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003dec:	88fb      	ldrh	r3, [r7, #6]
 8003dee:	461a      	mov	r2, r3
 8003df0:	68b9      	ldr	r1, [r7, #8]
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 f9cf 	bl	8004196 <UART_Start_Receive_IT>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	e000      	b.n	8003dfe <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003dfc:	2302      	movs	r3, #2
  }
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
	...

08003e08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b08a      	sub	sp, #40	; 0x28
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e32:	f003 030f 	and.w	r3, r3, #15
 8003e36:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10d      	bne.n	8003e5a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e40:	f003 0320 	and.w	r3, r3, #32
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d008      	beq.n	8003e5a <HAL_UART_IRQHandler+0x52>
 8003e48:	6a3b      	ldr	r3, [r7, #32]
 8003e4a:	f003 0320 	and.w	r3, r3, #32
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d003      	beq.n	8003e5a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 fa7f 	bl	8004356 <UART_Receive_IT>
      return;
 8003e58:	e17b      	b.n	8004152 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f000 80b1 	beq.w	8003fc4 <HAL_UART_IRQHandler+0x1bc>
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	f003 0301 	and.w	r3, r3, #1
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d105      	bne.n	8003e78 <HAL_UART_IRQHandler+0x70>
 8003e6c:	6a3b      	ldr	r3, [r7, #32]
 8003e6e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f000 80a6 	beq.w	8003fc4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00a      	beq.n	8003e98 <HAL_UART_IRQHandler+0x90>
 8003e82:	6a3b      	ldr	r3, [r7, #32]
 8003e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d005      	beq.n	8003e98 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e90:	f043 0201 	orr.w	r2, r3, #1
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <HAL_UART_IRQHandler+0xb0>
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d005      	beq.n	8003eb8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	f043 0202 	orr.w	r2, r3, #2
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00a      	beq.n	8003ed8 <HAL_UART_IRQHandler+0xd0>
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d005      	beq.n	8003ed8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed0:	f043 0204 	orr.w	r2, r3, #4
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eda:	f003 0308 	and.w	r3, r3, #8
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00f      	beq.n	8003f02 <HAL_UART_IRQHandler+0xfa>
 8003ee2:	6a3b      	ldr	r3, [r7, #32]
 8003ee4:	f003 0320 	and.w	r3, r3, #32
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d104      	bne.n	8003ef6 <HAL_UART_IRQHandler+0xee>
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d005      	beq.n	8003f02 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efa:	f043 0208 	orr.w	r2, r3, #8
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 811e 	beq.w	8004148 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0e:	f003 0320 	and.w	r3, r3, #32
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d007      	beq.n	8003f26 <HAL_UART_IRQHandler+0x11e>
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	f003 0320 	and.w	r3, r3, #32
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 fa18 	bl	8004356 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	bf14      	ite	ne
 8003f34:	2301      	movne	r3, #1
 8003f36:	2300      	moveq	r3, #0
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f40:	f003 0308 	and.w	r3, r3, #8
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d102      	bne.n	8003f4e <HAL_UART_IRQHandler+0x146>
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d031      	beq.n	8003fb2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f95a 	bl	8004208 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d023      	beq.n	8003faa <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	695a      	ldr	r2, [r3, #20]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f70:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d013      	beq.n	8003fa2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f7e:	4a76      	ldr	r2, [pc, #472]	; (8004158 <HAL_UART_IRQHandler+0x350>)
 8003f80:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7fe fb7a 	bl	8002680 <HAL_DMA_Abort_IT>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d016      	beq.n	8003fc0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f9c:	4610      	mov	r0, r2
 8003f9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa0:	e00e      	b.n	8003fc0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 f8e3 	bl	800416e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa8:	e00a      	b.n	8003fc0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f000 f8df 	bl	800416e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fb0:	e006      	b.n	8003fc0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 f8db 	bl	800416e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003fbe:	e0c3      	b.n	8004148 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc0:	bf00      	nop
    return;
 8003fc2:	e0c1      	b.n	8004148 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	f040 80a1 	bne.w	8004110 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	f003 0310 	and.w	r3, r3, #16
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f000 809b 	beq.w	8004110 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003fda:	6a3b      	ldr	r3, [r7, #32]
 8003fdc:	f003 0310 	and.w	r3, r3, #16
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 8095 	beq.w	8004110 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	60fb      	str	r3, [r7, #12]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	60fb      	str	r3, [r7, #12]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	60fb      	str	r3, [r7, #12]
 8003ffa:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004006:	2b00      	cmp	r3, #0
 8004008:	d04e      	beq.n	80040a8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004014:	8a3b      	ldrh	r3, [r7, #16]
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 8098 	beq.w	800414c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004020:	8a3a      	ldrh	r2, [r7, #16]
 8004022:	429a      	cmp	r2, r3
 8004024:	f080 8092 	bcs.w	800414c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	8a3a      	ldrh	r2, [r7, #16]
 800402c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	2b20      	cmp	r3, #32
 8004036:	d02b      	beq.n	8004090 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68da      	ldr	r2, [r3, #12]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004046:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	695a      	ldr	r2, [r3, #20]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f022 0201 	bic.w	r2, r2, #1
 8004056:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695a      	ldr	r2, [r3, #20]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004066:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	68da      	ldr	r2, [r3, #12]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 0210 	bic.w	r2, r2, #16
 8004084:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408a:	4618      	mov	r0, r3
 800408c:	f7fe fabd 	bl	800260a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004098:	b29b      	uxth	r3, r3
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	b29b      	uxth	r3, r3
 800409e:	4619      	mov	r1, r3
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 f86d 	bl	8004180 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80040a6:	e051      	b.n	800414c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d047      	beq.n	8004150 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80040c0:	8a7b      	ldrh	r3, [r7, #18]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d044      	beq.n	8004150 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	68da      	ldr	r2, [r3, #12]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80040d4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	695a      	ldr	r2, [r3, #20]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0201 	bic.w	r2, r2, #1
 80040e4:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2220      	movs	r2, #32
 80040ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 0210 	bic.w	r2, r2, #16
 8004102:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004104:	8a7b      	ldrh	r3, [r7, #18]
 8004106:	4619      	mov	r1, r3
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 f839 	bl	8004180 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800410e:	e01f      	b.n	8004150 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004116:	2b00      	cmp	r3, #0
 8004118:	d008      	beq.n	800412c <HAL_UART_IRQHandler+0x324>
 800411a:	6a3b      	ldr	r3, [r7, #32]
 800411c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004120:	2b00      	cmp	r3, #0
 8004122:	d003      	beq.n	800412c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 f8af 	bl	8004288 <UART_Transmit_IT>
    return;
 800412a:	e012      	b.n	8004152 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800412c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00d      	beq.n	8004152 <HAL_UART_IRQHandler+0x34a>
 8004136:	6a3b      	ldr	r3, [r7, #32]
 8004138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800413c:	2b00      	cmp	r3, #0
 800413e:	d008      	beq.n	8004152 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 f8f0 	bl	8004326 <UART_EndTransmit_IT>
    return;
 8004146:	e004      	b.n	8004152 <HAL_UART_IRQHandler+0x34a>
    return;
 8004148:	bf00      	nop
 800414a:	e002      	b.n	8004152 <HAL_UART_IRQHandler+0x34a>
      return;
 800414c:	bf00      	nop
 800414e:	e000      	b.n	8004152 <HAL_UART_IRQHandler+0x34a>
      return;
 8004150:	bf00      	nop
  }
}
 8004152:	3728      	adds	r7, #40	; 0x28
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	08004261 	.word	0x08004261

0800415c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004164:	bf00      	nop
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	bc80      	pop	{r7}
 800416c:	4770      	bx	lr

0800416e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800416e:	b480      	push	{r7}
 8004170:	b083      	sub	sp, #12
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	bc80      	pop	{r7}
 800417e:	4770      	bx	lr

08004180 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	460b      	mov	r3, r1
 800418a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800418c:	bf00      	nop
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	bc80      	pop	{r7}
 8004194:	4770      	bx	lr

08004196 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004196:	b480      	push	{r7}
 8004198:	b085      	sub	sp, #20
 800419a:	af00      	add	r7, sp, #0
 800419c:	60f8      	str	r0, [r7, #12]
 800419e:	60b9      	str	r1, [r7, #8]
 80041a0:	4613      	mov	r3, r2
 80041a2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	68ba      	ldr	r2, [r7, #8]
 80041a8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	88fa      	ldrh	r2, [r7, #6]
 80041ae:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	88fa      	ldrh	r2, [r7, #6]
 80041b4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2222      	movs	r2, #34	; 0x22
 80041c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68da      	ldr	r2, [r3, #12]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041da:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	695a      	ldr	r2, [r3, #20]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f042 0201 	orr.w	r2, r2, #1
 80041ea:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68da      	ldr	r2, [r3, #12]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f042 0220 	orr.w	r2, r2, #32
 80041fa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	bc80      	pop	{r7}
 8004206:	4770      	bx	lr

08004208 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68da      	ldr	r2, [r3, #12]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800421e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695a      	ldr	r2, [r3, #20]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f022 0201 	bic.w	r2, r2, #1
 800422e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004234:	2b01      	cmp	r3, #1
 8004236:	d107      	bne.n	8004248 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	68da      	ldr	r2, [r3, #12]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 0210 	bic.w	r2, r2, #16
 8004246:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2220      	movs	r2, #32
 800424c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004256:	bf00      	nop
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	bc80      	pop	{r7}
 800425e:	4770      	bx	lr

08004260 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f7ff ff77 	bl	800416e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004280:	bf00      	nop
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b21      	cmp	r3, #33	; 0x21
 800429a:	d13e      	bne.n	800431a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042a4:	d114      	bne.n	80042d0 <UART_Transmit_IT+0x48>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d110      	bne.n	80042d0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	881b      	ldrh	r3, [r3, #0]
 80042b8:	461a      	mov	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042c2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	1c9a      	adds	r2, r3, #2
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	621a      	str	r2, [r3, #32]
 80042ce:	e008      	b.n	80042e2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a1b      	ldr	r3, [r3, #32]
 80042d4:	1c59      	adds	r1, r3, #1
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	6211      	str	r1, [r2, #32]
 80042da:	781a      	ldrb	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	3b01      	subs	r3, #1
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	4619      	mov	r1, r3
 80042f0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10f      	bne.n	8004316 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68da      	ldr	r2, [r3, #12]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004304:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68da      	ldr	r2, [r3, #12]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004314:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004316:	2300      	movs	r3, #0
 8004318:	e000      	b.n	800431c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800431a:	2302      	movs	r3, #2
  }
}
 800431c:	4618      	mov	r0, r3
 800431e:	3714      	adds	r7, #20
 8004320:	46bd      	mov	sp, r7
 8004322:	bc80      	pop	{r7}
 8004324:	4770      	bx	lr

08004326 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004326:	b580      	push	{r7, lr}
 8004328:	b082      	sub	sp, #8
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68da      	ldr	r2, [r3, #12]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800433c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2220      	movs	r2, #32
 8004342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f7ff ff08 	bl	800415c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b086      	sub	sp, #24
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b22      	cmp	r3, #34	; 0x22
 8004368:	f040 8099 	bne.w	800449e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004374:	d117      	bne.n	80043a6 <UART_Receive_IT+0x50>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d113      	bne.n	80043a6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800437e:	2300      	movs	r3, #0
 8004380:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004386:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	b29b      	uxth	r3, r3
 8004390:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004394:	b29a      	uxth	r2, r3
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439e:	1c9a      	adds	r2, r3, #2
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	629a      	str	r2, [r3, #40]	; 0x28
 80043a4:	e026      	b.n	80043f4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043aa:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80043ac:	2300      	movs	r3, #0
 80043ae:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043b8:	d007      	beq.n	80043ca <UART_Receive_IT+0x74>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10a      	bne.n	80043d8 <UART_Receive_IT+0x82>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d106      	bne.n	80043d8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	701a      	strb	r2, [r3, #0]
 80043d6:	e008      	b.n	80043ea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ee:	1c5a      	adds	r2, r3, #1
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	4619      	mov	r1, r3
 8004402:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004404:	2b00      	cmp	r3, #0
 8004406:	d148      	bne.n	800449a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f022 0220 	bic.w	r2, r2, #32
 8004416:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004426:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	695a      	ldr	r2, [r3, #20]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 0201 	bic.w	r2, r2, #1
 8004436:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2220      	movs	r2, #32
 800443c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004444:	2b01      	cmp	r3, #1
 8004446:	d123      	bne.n	8004490 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68da      	ldr	r2, [r3, #12]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 0210 	bic.w	r2, r2, #16
 800445c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0310 	and.w	r3, r3, #16
 8004468:	2b10      	cmp	r3, #16
 800446a:	d10a      	bne.n	8004482 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800446c:	2300      	movs	r3, #0
 800446e:	60fb      	str	r3, [r7, #12]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	60fb      	str	r3, [r7, #12]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	60fb      	str	r3, [r7, #12]
 8004480:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004486:	4619      	mov	r1, r3
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f7ff fe79 	bl	8004180 <HAL_UARTEx_RxEventCallback>
 800448e:	e002      	b.n	8004496 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f7fd f9c1 	bl	8001818 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004496:	2300      	movs	r3, #0
 8004498:	e002      	b.n	80044a0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800449a:	2300      	movs	r3, #0
 800449c:	e000      	b.n	80044a0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800449e:	2302      	movs	r3, #2
  }
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3718      	adds	r7, #24
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	68da      	ldr	r2, [r3, #12]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	430a      	orrs	r2, r1
 80044c4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	431a      	orrs	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	695b      	ldr	r3, [r3, #20]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80044e2:	f023 030c 	bic.w	r3, r3, #12
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6812      	ldr	r2, [r2, #0]
 80044ea:	68b9      	ldr	r1, [r7, #8]
 80044ec:	430b      	orrs	r3, r1
 80044ee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	699a      	ldr	r2, [r3, #24]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	430a      	orrs	r2, r1
 8004504:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a2c      	ldr	r2, [pc, #176]	; (80045bc <UART_SetConfig+0x114>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d103      	bne.n	8004518 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004510:	f7fe fee0 	bl	80032d4 <HAL_RCC_GetPCLK2Freq>
 8004514:	60f8      	str	r0, [r7, #12]
 8004516:	e002      	b.n	800451e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004518:	f7fe fec8 	bl	80032ac <HAL_RCC_GetPCLK1Freq>
 800451c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800451e:	68fa      	ldr	r2, [r7, #12]
 8004520:	4613      	mov	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	009a      	lsls	r2, r3, #2
 8004528:	441a      	add	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	fbb2 f3f3 	udiv	r3, r2, r3
 8004534:	4a22      	ldr	r2, [pc, #136]	; (80045c0 <UART_SetConfig+0x118>)
 8004536:	fba2 2303 	umull	r2, r3, r2, r3
 800453a:	095b      	lsrs	r3, r3, #5
 800453c:	0119      	lsls	r1, r3, #4
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	4613      	mov	r3, r2
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	4413      	add	r3, r2
 8004546:	009a      	lsls	r2, r3, #2
 8004548:	441a      	add	r2, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	fbb2 f2f3 	udiv	r2, r2, r3
 8004554:	4b1a      	ldr	r3, [pc, #104]	; (80045c0 <UART_SetConfig+0x118>)
 8004556:	fba3 0302 	umull	r0, r3, r3, r2
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	2064      	movs	r0, #100	; 0x64
 800455e:	fb00 f303 	mul.w	r3, r0, r3
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	011b      	lsls	r3, r3, #4
 8004566:	3332      	adds	r3, #50	; 0x32
 8004568:	4a15      	ldr	r2, [pc, #84]	; (80045c0 <UART_SetConfig+0x118>)
 800456a:	fba2 2303 	umull	r2, r3, r2, r3
 800456e:	095b      	lsrs	r3, r3, #5
 8004570:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004574:	4419      	add	r1, r3
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	4613      	mov	r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	4413      	add	r3, r2
 800457e:	009a      	lsls	r2, r3, #2
 8004580:	441a      	add	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	fbb2 f2f3 	udiv	r2, r2, r3
 800458c:	4b0c      	ldr	r3, [pc, #48]	; (80045c0 <UART_SetConfig+0x118>)
 800458e:	fba3 0302 	umull	r0, r3, r3, r2
 8004592:	095b      	lsrs	r3, r3, #5
 8004594:	2064      	movs	r0, #100	; 0x64
 8004596:	fb00 f303 	mul.w	r3, r0, r3
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	3332      	adds	r3, #50	; 0x32
 80045a0:	4a07      	ldr	r2, [pc, #28]	; (80045c0 <UART_SetConfig+0x118>)
 80045a2:	fba2 2303 	umull	r2, r3, r2, r3
 80045a6:	095b      	lsrs	r3, r3, #5
 80045a8:	f003 020f 	and.w	r2, r3, #15
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	440a      	add	r2, r1
 80045b2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80045b4:	bf00      	nop
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	40013800 	.word	0x40013800
 80045c0:	51eb851f 	.word	0x51eb851f

080045c4 <output_CRK>:

/* Public functions -------------------------------------------------------- */

//## Output Function CRK
void output_CRK(char failure_ident)  // processed at each CRK edge
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	4603      	mov	r3, r0
 80045cc:	71fb      	strb	r3, [r7, #7]
    switch (failure_ident) {
 80045ce:	79fb      	ldrb	r3, [r7, #7]
 80045d0:	3b31      	subs	r3, #49	; 0x31
 80045d2:	2b3c      	cmp	r3, #60	; 0x3c
 80045d4:	f200 80b6 	bhi.w	8004744 <output_CRK+0x180>
 80045d8:	a201      	add	r2, pc, #4	; (adr r2, 80045e0 <output_CRK+0x1c>)
 80045da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045de:	bf00      	nop
 80045e0:	08004745 	.word	0x08004745
 80045e4:	08004745 	.word	0x08004745
 80045e8:	08004745 	.word	0x08004745
 80045ec:	080046d5 	.word	0x080046d5
 80045f0:	08004745 	.word	0x08004745
 80045f4:	080046db 	.word	0x080046db
 80045f8:	080046e1 	.word	0x080046e1
 80045fc:	08004745 	.word	0x08004745
 8004600:	080046ed 	.word	0x080046ed
 8004604:	08004745 	.word	0x08004745
 8004608:	08004745 	.word	0x08004745
 800460c:	08004745 	.word	0x08004745
 8004610:	08004745 	.word	0x08004745
 8004614:	08004745 	.word	0x08004745
 8004618:	08004745 	.word	0x08004745
 800461c:	08004745 	.word	0x08004745
 8004620:	08004745 	.word	0x08004745
 8004624:	08004745 	.word	0x08004745
 8004628:	08004745 	.word	0x08004745
 800462c:	08004745 	.word	0x08004745
 8004630:	08004745 	.word	0x08004745
 8004634:	08004745 	.word	0x08004745
 8004638:	08004745 	.word	0x08004745
 800463c:	08004745 	.word	0x08004745
 8004640:	08004745 	.word	0x08004745
 8004644:	08004745 	.word	0x08004745
 8004648:	08004745 	.word	0x08004745
 800464c:	08004745 	.word	0x08004745
 8004650:	08004745 	.word	0x08004745
 8004654:	08004745 	.word	0x08004745
 8004658:	08004745 	.word	0x08004745
 800465c:	08004745 	.word	0x08004745
 8004660:	08004745 	.word	0x08004745
 8004664:	08004745 	.word	0x08004745
 8004668:	08004745 	.word	0x08004745
 800466c:	08004745 	.word	0x08004745
 8004670:	08004745 	.word	0x08004745
 8004674:	08004745 	.word	0x08004745
 8004678:	08004745 	.word	0x08004745
 800467c:	08004745 	.word	0x08004745
 8004680:	08004745 	.word	0x08004745
 8004684:	08004745 	.word	0x08004745
 8004688:	08004745 	.word	0x08004745
 800468c:	08004745 	.word	0x08004745
 8004690:	08004745 	.word	0x08004745
 8004694:	08004745 	.word	0x08004745
 8004698:	08004745 	.word	0x08004745
 800469c:	08004745 	.word	0x08004745
 80046a0:	08004745 	.word	0x08004745
 80046a4:	08004745 	.word	0x08004745
 80046a8:	08004745 	.word	0x08004745
 80046ac:	08004745 	.word	0x08004745
 80046b0:	08004745 	.word	0x08004745
 80046b4:	08004745 	.word	0x08004745
 80046b8:	08004745 	.word	0x08004745
 80046bc:	0800471b 	.word	0x0800471b
 80046c0:	08004721 	.word	0x08004721
 80046c4:	08004727 	.word	0x08004727
 80046c8:	0800472d 	.word	0x0800472d
 80046cc:	08004733 	.word	0x08004733
 80046d0:	08004739 	.word	0x08004739
        case '3': {
            break;
        }
        case '4':  // CRK_RUN_OUT
        {
            output_CRK_RUN_OUT();
 80046d4:	f000 f970 	bl	80049b8 <output_CRK_RUN_OUT>
            break;
 80046d8:	e035      	b.n	8004746 <output_CRK+0x182>
        }
        case '6':  // CRK_TOOTH_PER
        {
            output_CRK_TOOTH_PER();
 80046da:	f000 fcb5 	bl	8005048 <output_CRK_TOOTH_PER>

            break;
 80046de:	e032      	b.n	8004746 <output_CRK+0x182>
        }
        case '7':  // CAM_TOOTH_OFF
        {
            CAM_delay_counter(active_cam_failure);
 80046e0:	4b1b      	ldr	r3, [pc, #108]	; (8004750 <output_CRK+0x18c>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f001 f82f 	bl	8005748 <CAM_delay_counter>

            break;
 80046ea:	e02c      	b.n	8004746 <output_CRK+0x182>
        {
            break;
        }
        case '9':  // CAM_SYN_CRK
        {
            if (active_cam_failure == 2) {
 80046ec:	4b18      	ldr	r3, [pc, #96]	; (8004750 <output_CRK+0x18c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d106      	bne.n	8004702 <output_CRK+0x13e>
                CAM_delay_counter(0);  // for CAM1
 80046f4:	2000      	movs	r0, #0
 80046f6:	f001 f827 	bl	8005748 <CAM_delay_counter>
                CAM_delay_counter(1);  // for CAM2
 80046fa:	2001      	movs	r0, #1
 80046fc:	f001 f824 	bl	8005748 <CAM_delay_counter>
            } else if (active_cam_failure == 1) {
                CAM_delay_counter(1);  // for CAM2
            } else {
                CAM_delay_counter(0);  // for CAM1
            }
            break;
 8004700:	e021      	b.n	8004746 <output_CRK+0x182>
            } else if (active_cam_failure == 1) {
 8004702:	4b13      	ldr	r3, [pc, #76]	; (8004750 <output_CRK+0x18c>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d103      	bne.n	8004712 <output_CRK+0x14e>
                CAM_delay_counter(1);  // for CAM2
 800470a:	2001      	movs	r0, #1
 800470c:	f001 f81c 	bl	8005748 <CAM_delay_counter>
            break;
 8004710:	e019      	b.n	8004746 <output_CRK+0x182>
                CAM_delay_counter(0);  // for CAM1
 8004712:	2000      	movs	r0, #0
 8004714:	f001 f818 	bl	8005748 <CAM_delay_counter>
            break;
 8004718:	e015      	b.n	8004746 <output_CRK+0x182>
        {
            break;
        }
        case 'h':  // CRK_TOOTH_OFF
        {
            output_CRK_TOOTH_OFF();
 800471a:	f001 f9f1 	bl	8005b00 <output_CRK_TOOTH_OFF>
            break;
 800471e:	e012      	b.n	8004746 <output_CRK+0x182>
        }
        case 'i':  // CRK_GAP_NOT_DET
        {
            output_CRK_GAP_NOT_DET();
 8004720:	f001 fab0 	bl	8005c84 <output_CRK_GAP_NOT_DET>
            break;
 8004724:	e00f      	b.n	8004746 <output_CRK+0x182>
        }
        case 'j':  // SEG_ADP_ER_LIM
        {
            output_SEG_ADP_ER_LIM();
 8004726:	f001 fb45 	bl	8005db4 <output_SEG_ADP_ER_LIM>
            break;
 800472a:	e00c      	b.n	8004746 <output_CRK+0x182>
        }
        case 'k':  // CRK_pulse_duration
        {
            output_CRK_pulse_duration();
 800472c:	f001 fca0 	bl	8006070 <output_CRK_pulse_duration>
            break;
 8004730:	e009      	b.n	8004746 <output_CRK+0x182>
        }
        case 'l':  // POSN_ENG_STST
        {
            output_POSN_ENG_STST();
 8004732:	f001 fcc3 	bl	80060bc <output_POSN_ENG_STST>
            break;
 8004736:	e006      	b.n	8004746 <output_CRK+0x182>
        }
        case 'm':  // SC_CAM_CRK
        {
            output_SC_CAM_CRK(active_cam_failure);
 8004738:	4b05      	ldr	r3, [pc, #20]	; (8004750 <output_CRK+0x18c>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4618      	mov	r0, r3
 800473e:	f001 fddd 	bl	80062fc <output_SC_CAM_CRK>
            break;
 8004742:	e000      	b.n	8004746 <output_CRK+0x182>
        }
        default:
            break;
 8004744:	bf00      	nop
    }
}
 8004746:	bf00      	nop
 8004748:	3708      	adds	r7, #8
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	20000670 	.word	0x20000670

08004754 <output_CAM>:

//## Output Function CAM
void output_CAM(char failure_ident, int cam_id) {
 8004754:	b580      	push	{r7, lr}
 8004756:	b082      	sub	sp, #8
 8004758:	af00      	add	r7, sp, #0
 800475a:	4603      	mov	r3, r0
 800475c:	6039      	str	r1, [r7, #0]
 800475e:	71fb      	strb	r3, [r7, #7]
    if ((cam_id == active_cam_failure) || active_cam_failure == 2) {
 8004760:	4b6f      	ldr	r3, [pc, #444]	; (8004920 <output_CAM+0x1cc>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	683a      	ldr	r2, [r7, #0]
 8004766:	429a      	cmp	r2, r3
 8004768:	d004      	beq.n	8004774 <output_CAM+0x20>
 800476a:	4b6d      	ldr	r3, [pc, #436]	; (8004920 <output_CAM+0x1cc>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2b02      	cmp	r3, #2
 8004770:	f040 80cd 	bne.w	800490e <output_CAM+0x1ba>
        switch (failure_ident) {
 8004774:	79fb      	ldrb	r3, [r7, #7]
 8004776:	3b30      	subs	r3, #48	; 0x30
 8004778:	2b3d      	cmp	r3, #61	; 0x3d
 800477a:	f200 80c6 	bhi.w	800490a <output_CAM+0x1b6>
 800477e:	a201      	add	r2, pc, #4	; (adr r2, 8004784 <output_CAM+0x30>)
 8004780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004784:	0800487d 	.word	0x0800487d
 8004788:	08004885 	.word	0x08004885
 800478c:	0800488d 	.word	0x0800488d
 8004790:	08004895 	.word	0x08004895
 8004794:	0800489d 	.word	0x0800489d
 8004798:	080048a5 	.word	0x080048a5
 800479c:	080048b3 	.word	0x080048b3
 80047a0:	0800490b 	.word	0x0800490b
 80047a4:	080048bb 	.word	0x080048bb
 80047a8:	080048c3 	.word	0x080048c3
 80047ac:	0800490b 	.word	0x0800490b
 80047b0:	0800490b 	.word	0x0800490b
 80047b4:	0800490b 	.word	0x0800490b
 80047b8:	0800490b 	.word	0x0800490b
 80047bc:	0800490b 	.word	0x0800490b
 80047c0:	0800490b 	.word	0x0800490b
 80047c4:	0800490b 	.word	0x0800490b
 80047c8:	0800490b 	.word	0x0800490b
 80047cc:	0800490b 	.word	0x0800490b
 80047d0:	0800490b 	.word	0x0800490b
 80047d4:	0800490b 	.word	0x0800490b
 80047d8:	0800490b 	.word	0x0800490b
 80047dc:	0800490b 	.word	0x0800490b
 80047e0:	0800490b 	.word	0x0800490b
 80047e4:	0800490b 	.word	0x0800490b
 80047e8:	0800490b 	.word	0x0800490b
 80047ec:	0800490b 	.word	0x0800490b
 80047f0:	0800490b 	.word	0x0800490b
 80047f4:	0800490b 	.word	0x0800490b
 80047f8:	0800490b 	.word	0x0800490b
 80047fc:	0800490b 	.word	0x0800490b
 8004800:	0800490b 	.word	0x0800490b
 8004804:	0800490b 	.word	0x0800490b
 8004808:	0800490b 	.word	0x0800490b
 800480c:	0800490b 	.word	0x0800490b
 8004810:	0800490b 	.word	0x0800490b
 8004814:	0800490b 	.word	0x0800490b
 8004818:	0800490b 	.word	0x0800490b
 800481c:	0800490b 	.word	0x0800490b
 8004820:	0800490b 	.word	0x0800490b
 8004824:	0800490b 	.word	0x0800490b
 8004828:	0800490b 	.word	0x0800490b
 800482c:	0800490b 	.word	0x0800490b
 8004830:	0800490b 	.word	0x0800490b
 8004834:	0800490b 	.word	0x0800490b
 8004838:	0800490b 	.word	0x0800490b
 800483c:	0800490b 	.word	0x0800490b
 8004840:	0800490b 	.word	0x0800490b
 8004844:	0800490b 	.word	0x0800490b
 8004848:	0800490b 	.word	0x0800490b
 800484c:	080048cb 	.word	0x080048cb
 8004850:	0800490b 	.word	0x0800490b
 8004854:	0800490b 	.word	0x0800490b
 8004858:	0800490b 	.word	0x0800490b
 800485c:	080048d3 	.word	0x080048d3
 8004860:	0800490b 	.word	0x0800490b
 8004864:	080048db 	.word	0x080048db
 8004868:	080048e3 	.word	0x080048e3
 800486c:	080048eb 	.word	0x080048eb
 8004870:	080048f3 	.word	0x080048f3
 8004874:	080048fb 	.word	0x080048fb
 8004878:	08004903 	.word	0x08004903
            case '0':  // NO_FAILURE
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 800487c:	6838      	ldr	r0, [r7, #0]
 800487e:	f000 f869 	bl	8004954 <output_CAM_no_failure>
                break;
 8004882:	e043      	b.n	800490c <output_CAM+0x1b8>
            }
            case '1':  // CRK_NO_SIG
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 8004884:	6838      	ldr	r0, [r7, #0]
 8004886:	f000 f865 	bl	8004954 <output_CAM_no_failure>
                break;
 800488a:	e03f      	b.n	800490c <output_CAM+0x1b8>
            }
            case '2':  // CAM_NO_SIG
            {
                output_CAM_no_failure(cam_id);
 800488c:	6838      	ldr	r0, [r7, #0]
 800488e:	f000 f861 	bl	8004954 <output_CAM_no_failure>
                break;
 8004892:	e03b      	b.n	800490c <output_CAM+0x1b8>
            }
            case '3':  // CRK/CAM_NO_SIG
            {
                output_CAM_no_failure(cam_id);
 8004894:	6838      	ldr	r0, [r7, #0]
 8004896:	f000 f85d 	bl	8004954 <output_CAM_no_failure>
                break;
 800489a:	e037      	b.n	800490c <output_CAM+0x1b8>
            }
            case '4':  // CRK_RUN_OUT
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 800489c:	6838      	ldr	r0, [r7, #0]
 800489e:	f000 f859 	bl	8004954 <output_CAM_no_failure>
                break;
 80048a2:	e033      	b.n	800490c <output_CAM+0x1b8>
            }
            case '5':  // CAM_PER
            {
                output_CAM_no_failure(cam_id);
 80048a4:	6838      	ldr	r0, [r7, #0]
 80048a6:	f000 f855 	bl	8004954 <output_CAM_no_failure>
                output_CAM_PER(cam_id);
 80048aa:	6838      	ldr	r0, [r7, #0]
 80048ac:	f000 f95e 	bl	8004b6c <output_CAM_PER>
                break;
 80048b0:	e02c      	b.n	800490c <output_CAM+0x1b8>
            }
            case '6':  // CRK_TOOTH_PER
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 80048b2:	6838      	ldr	r0, [r7, #0]
 80048b4:	f000 f84e 	bl	8004954 <output_CAM_no_failure>
                break;
 80048b8:	e028      	b.n	800490c <output_CAM+0x1b8>
            {
                break;
            }
            case '8':  // CAM_PAT_ERR
            {
                output_CAM_PAT_ERR(cam_id);
 80048ba:	6838      	ldr	r0, [r7, #0]
 80048bc:	f001 fc44 	bl	8006148 <output_CAM_PAT_ERR>
                break;
 80048c0:	e024      	b.n	800490c <output_CAM+0x1b8>
            }
            case '9':  // CAM_SYN_CRK
            {
                Output_CAM_delay(cam_id);
 80048c2:	6838      	ldr	r0, [r7, #0]
 80048c4:	f000 fbfe 	bl	80050c4 <Output_CAM_delay>
                break;
 80048c8:	e020      	b.n	800490c <output_CAM+0x1b8>
            {
                break;
            }
            case 'b':  // CRK_SHO_LEVEL
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 80048ca:	6838      	ldr	r0, [r7, #0]
 80048cc:	f000 f842 	bl	8004954 <output_CAM_no_failure>
                break;
 80048d0:	e01c      	b.n	800490c <output_CAM+0x1b8>
            }
            case 'f':  // CRK_TOOTH_NR
            {
                output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 80048d2:	6838      	ldr	r0, [r7, #0]
 80048d4:	f000 f83e 	bl	8004954 <output_CAM_no_failure>
                break;
 80048d8:	e018      	b.n	800490c <output_CAM+0x1b8>
            }
            case 'h':  // CRK_TOOTH_OFF
            {
                output_CAM_no_failure(cam_id);
 80048da:	6838      	ldr	r0, [r7, #0]
 80048dc:	f000 f83a 	bl	8004954 <output_CAM_no_failure>
                break;
 80048e0:	e014      	b.n	800490c <output_CAM+0x1b8>
            }
            case 'i':  // CRK_Gap_Not_Det
            {
                output_CAM_no_failure(cam_id);
 80048e2:	6838      	ldr	r0, [r7, #0]
 80048e4:	f000 f836 	bl	8004954 <output_CAM_no_failure>
                break;
 80048e8:	e010      	b.n	800490c <output_CAM+0x1b8>
            }
            case 'j':  // SEG_ADP_ER_LIM
            {
                output_CAM_no_failure(cam_id);
 80048ea:	6838      	ldr	r0, [r7, #0]
 80048ec:	f000 f832 	bl	8004954 <output_CAM_no_failure>
                break;
 80048f0:	e00c      	b.n	800490c <output_CAM+0x1b8>
            }
            case 'k':  // CRK_pulse_duration
            {
                output_CAM_no_failure(cam_id);
 80048f2:	6838      	ldr	r0, [r7, #0]
 80048f4:	f000 f82e 	bl	8004954 <output_CAM_no_failure>
                break;
 80048f8:	e008      	b.n	800490c <output_CAM+0x1b8>
            }
            case 'l':  // POSN_ENG_STST
            {
                output_CAM_no_failure(cam_id);
 80048fa:	6838      	ldr	r0, [r7, #0]
 80048fc:	f000 f82a 	bl	8004954 <output_CAM_no_failure>
                break;
 8004900:	e004      	b.n	800490c <output_CAM+0x1b8>
            }
            case 'm':  // SC_CAM_CRK
            {
                output_SC_CAM_CRK(cam_id);
 8004902:	6838      	ldr	r0, [r7, #0]
 8004904:	f001 fcfa 	bl	80062fc <output_SC_CAM_CRK>
                break;
 8004908:	e000      	b.n	800490c <output_CAM+0x1b8>
            }
            default:
                break;
 800490a:	bf00      	nop
        switch (failure_ident) {
 800490c:	e003      	b.n	8004916 <output_CAM+0x1c2>
        }
    } else {
        output_CAM_no_failure(cam_id);  // no failure to be put out on CAM
 800490e:	6838      	ldr	r0, [r7, #0]
 8004910:	f000 f820 	bl	8004954 <output_CAM_no_failure>
    }
}
 8004914:	bf00      	nop
 8004916:	bf00      	nop
 8004918:	3708      	adds	r7, #8
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	20000670 	.word	0x20000670

08004924 <output_CRK_no_failure>:
/**
 * @brief This function outputs the CRK signal in its normal state (no failure).
 * This simply consists in reproducing the CRK signal as is.
 *
 */
void output_CRK_no_failure(void) {
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
    if (CRK_signal == true) {
 8004928:	4b08      	ldr	r3, [pc, #32]	; (800494c <output_CRK_no_failure+0x28>)
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d005      	beq.n	800493c <output_CRK_no_failure+0x18>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8004930:	2201      	movs	r2, #1
 8004932:	2140      	movs	r1, #64	; 0x40
 8004934:	4806      	ldr	r0, [pc, #24]	; (8004950 <output_CRK_no_failure+0x2c>)
 8004936:	f7fe f8b4 	bl	8002aa2 <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
    }
}
 800493a:	e004      	b.n	8004946 <output_CRK_no_failure+0x22>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800493c:	2200      	movs	r2, #0
 800493e:	2140      	movs	r1, #64	; 0x40
 8004940:	4803      	ldr	r0, [pc, #12]	; (8004950 <output_CRK_no_failure+0x2c>)
 8004942:	f7fe f8ae 	bl	8002aa2 <HAL_GPIO_WritePin>
}
 8004946:	bf00      	nop
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	200002ab 	.word	0x200002ab
 8004950:	40010800 	.word	0x40010800

08004954 <output_CAM_no_failure>:

//## Output_CAM no Failure Function
void output_CAM_no_failure(int cam_id) {
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
    if (CAM_signal[cam_id] == true) {
 800495c:	4a14      	ldr	r2, [pc, #80]	; (80049b0 <output_CAM_no_failure+0x5c>)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4413      	add	r3, r2
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00f      	beq.n	8004988 <output_CAM_no_failure+0x34>
        if (cam_id == 0) {
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d106      	bne.n	800497c <output_CAM_no_failure+0x28>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800496e:	2201      	movs	r2, #1
 8004970:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004974:	480f      	ldr	r0, [pc, #60]	; (80049b4 <output_CAM_no_failure+0x60>)
 8004976:	f7fe f894 	bl	8002aa2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
        } else {
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
        }
    }
}
 800497a:	e014      	b.n	80049a6 <output_CAM_no_failure+0x52>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800497c:	2201      	movs	r2, #1
 800497e:	2140      	movs	r1, #64	; 0x40
 8004980:	480c      	ldr	r0, [pc, #48]	; (80049b4 <output_CAM_no_failure+0x60>)
 8004982:	f7fe f88e 	bl	8002aa2 <HAL_GPIO_WritePin>
}
 8004986:	e00e      	b.n	80049a6 <output_CAM_no_failure+0x52>
        if (cam_id == 0) {
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d106      	bne.n	800499c <output_CAM_no_failure+0x48>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800498e:	2200      	movs	r2, #0
 8004990:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004994:	4807      	ldr	r0, [pc, #28]	; (80049b4 <output_CAM_no_failure+0x60>)
 8004996:	f7fe f884 	bl	8002aa2 <HAL_GPIO_WritePin>
}
 800499a:	e004      	b.n	80049a6 <output_CAM_no_failure+0x52>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800499c:	2200      	movs	r2, #0
 800499e:	2140      	movs	r1, #64	; 0x40
 80049a0:	4804      	ldr	r0, [pc, #16]	; (80049b4 <output_CAM_no_failure+0x60>)
 80049a2:	f7fe f87e 	bl	8002aa2 <HAL_GPIO_WritePin>
}
 80049a6:	bf00      	nop
 80049a8:	3708      	adds	r7, #8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	20000660 	.word	0x20000660
 80049b4:	40010800 	.word	0x40010800

080049b8 <output_CRK_RUN_OUT>:

//### Output CRK: RUN_OUT ###
void output_CRK_RUN_OUT(void) {
 80049b8:	b5b0      	push	{r4, r5, r7, lr}
 80049ba:	af00      	add	r7, sp, #0
    if (CRK_signal == true) {
 80049bc:	4b55      	ldr	r3, [pc, #340]	; (8004b14 <output_CRK_RUN_OUT+0x15c>)
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d014      	beq.n	80049ee <output_CRK_RUN_OUT+0x36>
        if (teeth_count_CRK != number_teeth_between_gaps) {  // count the teeths on th rising edge
 80049c4:	4b54      	ldr	r3, [pc, #336]	; (8004b18 <output_CRK_RUN_OUT+0x160>)
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	4b54      	ldr	r3, [pc, #336]	; (8004b1c <output_CRK_RUN_OUT+0x164>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d005      	beq.n	80049dc <output_CRK_RUN_OUT+0x24>
            teeth_counter_CRK_RUN_OUT = teeth_count_CRK + 1;
 80049d0:	4b51      	ldr	r3, [pc, #324]	; (8004b18 <output_CRK_RUN_OUT+0x160>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	3301      	adds	r3, #1
 80049d6:	4a52      	ldr	r2, [pc, #328]	; (8004b20 <output_CRK_RUN_OUT+0x168>)
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	e008      	b.n	80049ee <output_CRK_RUN_OUT+0x36>
        } else if (teeth_count_CRK == number_teeth_between_gaps) {  // if we reched a gap
 80049dc:	4b4e      	ldr	r3, [pc, #312]	; (8004b18 <output_CRK_RUN_OUT+0x160>)
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	4b4e      	ldr	r3, [pc, #312]	; (8004b1c <output_CRK_RUN_OUT+0x164>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d102      	bne.n	80049ee <output_CRK_RUN_OUT+0x36>
            teeth_counter_CRK_RUN_OUT = 1;
 80049e8:	4b4d      	ldr	r3, [pc, #308]	; (8004b20 <output_CRK_RUN_OUT+0x168>)
 80049ea:	2201      	movs	r2, #1
 80049ec:	601a      	str	r2, [r3, #0]
        }
    }

    if (failure_active == true) {                                                                                                 // if failure is active
 80049ee:	4b4d      	ldr	r3, [pc, #308]	; (8004b24 <output_CRK_RUN_OUT+0x16c>)
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d03a      	beq.n	8004a6c <output_CRK_RUN_OUT+0xb4>
        if ((teeth_counter_CRK_RUN_OUT * revolution_CRK) >= (failure_period_CRK_RUN_OUT + angle_to_start_failure_CRK_RUN_OUT)) {  // once we have reached the failure end
 80049f6:	4b4a      	ldr	r3, [pc, #296]	; (8004b20 <output_CRK_RUN_OUT+0x168>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7fb fcf2 	bl	80003e4 <__aeabi_ui2d>
 8004a00:	4b49      	ldr	r3, [pc, #292]	; (8004b28 <output_CRK_RUN_OUT+0x170>)
 8004a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a06:	f7fb fd67 	bl	80004d8 <__aeabi_dmul>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	4614      	mov	r4, r2
 8004a10:	461d      	mov	r5, r3
 8004a12:	4b46      	ldr	r3, [pc, #280]	; (8004b2c <output_CRK_RUN_OUT+0x174>)
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	4b46      	ldr	r3, [pc, #280]	; (8004b30 <output_CRK_RUN_OUT+0x178>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f7fb fce1 	bl	80003e4 <__aeabi_ui2d>
 8004a22:	4602      	mov	r2, r0
 8004a24:	460b      	mov	r3, r1
 8004a26:	4620      	mov	r0, r4
 8004a28:	4629      	mov	r1, r5
 8004a2a:	f7fb ffdb 	bl	80009e4 <__aeabi_dcmpge>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d006      	beq.n	8004a42 <output_CRK_RUN_OUT+0x8a>
            failure_active = false;
 8004a34:	4b3b      	ldr	r3, [pc, #236]	; (8004b24 <output_CRK_RUN_OUT+0x16c>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	701a      	strb	r2, [r3, #0]
            failure_passed = true;
 8004a3a:	4b3e      	ldr	r3, [pc, #248]	; (8004b34 <output_CRK_RUN_OUT+0x17c>)
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	701a      	strb	r2, [r3, #0]
            failure_active = true;
        } else {
        }
        output_CRK_no_failure();
    }
}
 8004a40:	e065      	b.n	8004b0e <output_CRK_RUN_OUT+0x156>
            if (sc_type_CRK_RUN_OUT == 'g') {
 8004a42:	4b3d      	ldr	r3, [pc, #244]	; (8004b38 <output_CRK_RUN_OUT+0x180>)
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	2b67      	cmp	r3, #103	; 0x67
 8004a48:	d106      	bne.n	8004a58 <output_CRK_RUN_OUT+0xa0>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);  // set CRK as low
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a50:	483a      	ldr	r0, [pc, #232]	; (8004b3c <output_CRK_RUN_OUT+0x184>)
 8004a52:	f7fe f826 	bl	8002aa2 <HAL_GPIO_WritePin>
}
 8004a56:	e05a      	b.n	8004b0e <output_CRK_RUN_OUT+0x156>
            } else if (sc_type_CRK_RUN_OUT == 'b') {
 8004a58:	4b37      	ldr	r3, [pc, #220]	; (8004b38 <output_CRK_RUN_OUT+0x180>)
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	2b62      	cmp	r3, #98	; 0x62
 8004a5e:	d156      	bne.n	8004b0e <output_CRK_RUN_OUT+0x156>
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // set CRK as hight
 8004a60:	2201      	movs	r2, #1
 8004a62:	2110      	movs	r1, #16
 8004a64:	4835      	ldr	r0, [pc, #212]	; (8004b3c <output_CRK_RUN_OUT+0x184>)
 8004a66:	f7fe f81c 	bl	8002aa2 <HAL_GPIO_WritePin>
}
 8004a6a:	e050      	b.n	8004b0e <output_CRK_RUN_OUT+0x156>
    } else if (failure_passed == true) {  // once the failure finished have a normal output
 8004a6c:	4b31      	ldr	r3, [pc, #196]	; (8004b34 <output_CRK_RUN_OUT+0x17c>)
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d00e      	beq.n	8004a92 <output_CRK_RUN_OUT+0xda>
        if (teeth_count_CRK == number_teeth_between_gaps) {
 8004a74:	4b28      	ldr	r3, [pc, #160]	; (8004b18 <output_CRK_RUN_OUT+0x160>)
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	4b28      	ldr	r3, [pc, #160]	; (8004b1c <output_CRK_RUN_OUT+0x164>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d102      	bne.n	8004a86 <output_CRK_RUN_OUT+0xce>
            failure_passed = false;
 8004a80:	4b2c      	ldr	r3, [pc, #176]	; (8004b34 <output_CRK_RUN_OUT+0x17c>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	701a      	strb	r2, [r3, #0]
        teeth_counter_CRK_RUN_OUT = 1;
 8004a86:	4b26      	ldr	r3, [pc, #152]	; (8004b20 <output_CRK_RUN_OUT+0x168>)
 8004a88:	2201      	movs	r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]
        output_CRK_no_failure();
 8004a8c:	f7ff ff4a 	bl	8004924 <output_CRK_no_failure>
}
 8004a90:	e03d      	b.n	8004b0e <output_CRK_RUN_OUT+0x156>
        if ((angle_to_start_failure_CRK_RUN_OUT < (teeth_counter_CRK_RUN_OUT * revolution_CRK)) && ((teeth_counter_CRK_RUN_OUT * revolution_CRK) < (angle_to_start_failure_CRK_RUN_OUT + failure_period_CRK_RUN_OUT))) {  // if we are past the the angle of fairue start and still in the failure period
 8004a92:	4b27      	ldr	r3, [pc, #156]	; (8004b30 <output_CRK_RUN_OUT+0x178>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4618      	mov	r0, r3
 8004a98:	f7fb fca4 	bl	80003e4 <__aeabi_ui2d>
 8004a9c:	4604      	mov	r4, r0
 8004a9e:	460d      	mov	r5, r1
 8004aa0:	4b1f      	ldr	r3, [pc, #124]	; (8004b20 <output_CRK_RUN_OUT+0x168>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fb fc9d 	bl	80003e4 <__aeabi_ui2d>
 8004aaa:	4b1f      	ldr	r3, [pc, #124]	; (8004b28 <output_CRK_RUN_OUT+0x170>)
 8004aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab0:	f7fb fd12 	bl	80004d8 <__aeabi_dmul>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	4620      	mov	r0, r4
 8004aba:	4629      	mov	r1, r5
 8004abc:	f7fb ff7e 	bl	80009bc <__aeabi_dcmplt>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d021      	beq.n	8004b0a <output_CRK_RUN_OUT+0x152>
 8004ac6:	4b16      	ldr	r3, [pc, #88]	; (8004b20 <output_CRK_RUN_OUT+0x168>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4618      	mov	r0, r3
 8004acc:	f7fb fc8a 	bl	80003e4 <__aeabi_ui2d>
 8004ad0:	4b15      	ldr	r3, [pc, #84]	; (8004b28 <output_CRK_RUN_OUT+0x170>)
 8004ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad6:	f7fb fcff 	bl	80004d8 <__aeabi_dmul>
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4614      	mov	r4, r2
 8004ae0:	461d      	mov	r5, r3
 8004ae2:	4b13      	ldr	r3, [pc, #76]	; (8004b30 <output_CRK_RUN_OUT+0x178>)
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	4b11      	ldr	r3, [pc, #68]	; (8004b2c <output_CRK_RUN_OUT+0x174>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4413      	add	r3, r2
 8004aec:	4618      	mov	r0, r3
 8004aee:	f7fb fc79 	bl	80003e4 <__aeabi_ui2d>
 8004af2:	4602      	mov	r2, r0
 8004af4:	460b      	mov	r3, r1
 8004af6:	4620      	mov	r0, r4
 8004af8:	4629      	mov	r1, r5
 8004afa:	f7fb ff5f 	bl	80009bc <__aeabi_dcmplt>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d002      	beq.n	8004b0a <output_CRK_RUN_OUT+0x152>
            failure_active = true;
 8004b04:	4b07      	ldr	r3, [pc, #28]	; (8004b24 <output_CRK_RUN_OUT+0x16c>)
 8004b06:	2201      	movs	r2, #1
 8004b08:	701a      	strb	r2, [r3, #0]
        output_CRK_no_failure();
 8004b0a:	f7ff ff0b 	bl	8004924 <output_CRK_no_failure>
}
 8004b0e:	bf00      	nop
 8004b10:	bdb0      	pop	{r4, r5, r7, pc}
 8004b12:	bf00      	nop
 8004b14:	200002ab 	.word	0x200002ab
 8004b18:	20000278 	.word	0x20000278
 8004b1c:	20000288 	.word	0x20000288
 8004b20:	2000067c 	.word	0x2000067c
 8004b24:	20000674 	.word	0x20000674
 8004b28:	200002a0 	.word	0x200002a0
 8004b2c:	20000684 	.word	0x20000684
 8004b30:	20000680 	.word	0x20000680
 8004b34:	20000677 	.word	0x20000677
 8004b38:	2000067b 	.word	0x2000067b
 8004b3c:	40010800 	.word	0x40010800

08004b40 <CRK_RUN_OUT_reset>:

//### CRK_RUN_OUT_reset ###
void CRK_RUN_OUT_reset(void) {
 8004b40:	b480      	push	{r7}
 8004b42:	af00      	add	r7, sp, #0
    failure_active = false;
 8004b44:	4b06      	ldr	r3, [pc, #24]	; (8004b60 <CRK_RUN_OUT_reset+0x20>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	701a      	strb	r2, [r3, #0]
    failure_passed = false;
 8004b4a:	4b06      	ldr	r3, [pc, #24]	; (8004b64 <CRK_RUN_OUT_reset+0x24>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	701a      	strb	r2, [r3, #0]
    period_counter_CRK_RUN_OUT = 0;
 8004b50:	4b05      	ldr	r3, [pc, #20]	; (8004b68 <CRK_RUN_OUT_reset+0x28>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]
}
 8004b56:	bf00      	nop
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bc80      	pop	{r7}
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	20000674 	.word	0x20000674
 8004b64:	20000677 	.word	0x20000677
 8004b68:	20000688 	.word	0x20000688

08004b6c <output_CAM_PER>:

//## Output CAM: CAM_PER
void output_CAM_PER(int cam_id) {
 8004b6c:	b590      	push	{r4, r7, lr}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
    if (active_edges_CAM_PER == 'b') {
 8004b74:	4bb2      	ldr	r3, [pc, #712]	; (8004e40 <output_CAM_PER+0x2d4>)
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	2b62      	cmp	r3, #98	; 0x62
 8004b7a:	f040 80a9 	bne.w	8004cd0 <output_CAM_PER+0x164>
        if (cam_id == 0) {          // For CAM1
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d152      	bne.n	8004c2a <output_CAM_PER+0xbe>
            HAL_TIM_Base_Stop(&htim3); // Enable Timer3 (formerly Timer6 on microchip)
 8004b84:	48af      	ldr	r0, [pc, #700]	; (8004e44 <output_CAM_PER+0x2d8>)
 8004b86:	f7fe fc71 	bl	800346c <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim3, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 8004b8a:	4aaf      	ldr	r2, [pc, #700]	; (8004e48 <output_CAM_PER+0x2dc>)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	00db      	lsls	r3, r3, #3
 8004b90:	4413      	add	r3, r2
 8004b92:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b96:	f04f 0200 	mov.w	r2, #0
 8004b9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004b9e:	f7fb fdc5 	bl	800072c <__aeabi_ddiv>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	4610      	mov	r0, r2
 8004ba8:	4619      	mov	r1, r3
 8004baa:	f04f 0200 	mov.w	r2, #0
 8004bae:	4ba7      	ldr	r3, [pc, #668]	; (8004e4c <output_CAM_PER+0x2e0>)
 8004bb0:	f7fb fada 	bl	8000168 <__aeabi_dsub>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	4610      	mov	r0, r2
 8004bba:	4619      	mov	r1, r3
 8004bbc:	4ba4      	ldr	r3, [pc, #656]	; (8004e50 <output_CAM_PER+0x2e4>)
 8004bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc2:	f7fb fdb3 	bl	800072c <__aeabi_ddiv>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	460b      	mov	r3, r1
 8004bca:	499e      	ldr	r1, [pc, #632]	; (8004e44 <output_CAM_PER+0x2d8>)
 8004bcc:	680c      	ldr	r4, [r1, #0]
 8004bce:	4610      	mov	r0, r2
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	f7fb ff43 	bl	8000a5c <__aeabi_d2uiz>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004bda:	4a9b      	ldr	r2, [pc, #620]	; (8004e48 <output_CAM_PER+0x2dc>)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	00db      	lsls	r3, r3, #3
 8004be0:	4413      	add	r3, r2
 8004be2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004be6:	f04f 0200 	mov.w	r2, #0
 8004bea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004bee:	f7fb fd9d 	bl	800072c <__aeabi_ddiv>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	4610      	mov	r0, r2
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	f04f 0200 	mov.w	r2, #0
 8004bfe:	4b93      	ldr	r3, [pc, #588]	; (8004e4c <output_CAM_PER+0x2e0>)
 8004c00:	f7fb fab2 	bl	8000168 <__aeabi_dsub>
 8004c04:	4602      	mov	r2, r0
 8004c06:	460b      	mov	r3, r1
 8004c08:	4610      	mov	r0, r2
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4b90      	ldr	r3, [pc, #576]	; (8004e50 <output_CAM_PER+0x2e4>)
 8004c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c12:	f7fb fd8b 	bl	800072c <__aeabi_ddiv>
 8004c16:	4602      	mov	r2, r0
 8004c18:	460b      	mov	r3, r1
 8004c1a:	4610      	mov	r0, r2
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	f7fb ff1d 	bl	8000a5c <__aeabi_d2uiz>
 8004c22:	4603      	mov	r3, r0
 8004c24:	4a87      	ldr	r2, [pc, #540]	; (8004e44 <output_CAM_PER+0x2d8>)
 8004c26:	60d3      	str	r3, [r2, #12]
        } else {                    // For CAM2
            HAL_TIM_Base_Stop(&htim4); // Enable Timer4 (formerly Timer7 on microchip)
            __HAL_TIM_SET_AUTORELOAD(&htim4, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
        }
    }
}
 8004c28:	e1cd      	b.n	8004fc6 <output_CAM_PER+0x45a>
            HAL_TIM_Base_Stop(&htim4);  // Enable Timer4 (formerly Timer7 on microchip)
 8004c2a:	488a      	ldr	r0, [pc, #552]	; (8004e54 <output_CAM_PER+0x2e8>)
 8004c2c:	f7fe fc1e 	bl	800346c <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim4, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 8004c30:	4a85      	ldr	r2, [pc, #532]	; (8004e48 <output_CAM_PER+0x2dc>)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	00db      	lsls	r3, r3, #3
 8004c36:	4413      	add	r3, r2
 8004c38:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004c44:	f7fb fd72 	bl	800072c <__aeabi_ddiv>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4610      	mov	r0, r2
 8004c4e:	4619      	mov	r1, r3
 8004c50:	f04f 0200 	mov.w	r2, #0
 8004c54:	4b7d      	ldr	r3, [pc, #500]	; (8004e4c <output_CAM_PER+0x2e0>)
 8004c56:	f7fb fa87 	bl	8000168 <__aeabi_dsub>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	4610      	mov	r0, r2
 8004c60:	4619      	mov	r1, r3
 8004c62:	4b7b      	ldr	r3, [pc, #492]	; (8004e50 <output_CAM_PER+0x2e4>)
 8004c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c68:	f7fb fd60 	bl	800072c <__aeabi_ddiv>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	460b      	mov	r3, r1
 8004c70:	4978      	ldr	r1, [pc, #480]	; (8004e54 <output_CAM_PER+0x2e8>)
 8004c72:	680c      	ldr	r4, [r1, #0]
 8004c74:	4610      	mov	r0, r2
 8004c76:	4619      	mov	r1, r3
 8004c78:	f7fb fef0 	bl	8000a5c <__aeabi_d2uiz>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004c80:	4a71      	ldr	r2, [pc, #452]	; (8004e48 <output_CAM_PER+0x2dc>)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	00db      	lsls	r3, r3, #3
 8004c86:	4413      	add	r3, r2
 8004c88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004c94:	f7fb fd4a 	bl	800072c <__aeabi_ddiv>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4610      	mov	r0, r2
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	f04f 0200 	mov.w	r2, #0
 8004ca4:	4b69      	ldr	r3, [pc, #420]	; (8004e4c <output_CAM_PER+0x2e0>)
 8004ca6:	f7fb fa5f 	bl	8000168 <__aeabi_dsub>
 8004caa:	4602      	mov	r2, r0
 8004cac:	460b      	mov	r3, r1
 8004cae:	4610      	mov	r0, r2
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4b67      	ldr	r3, [pc, #412]	; (8004e50 <output_CAM_PER+0x2e4>)
 8004cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb8:	f7fb fd38 	bl	800072c <__aeabi_ddiv>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	f7fb feca 	bl	8000a5c <__aeabi_d2uiz>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	4a62      	ldr	r2, [pc, #392]	; (8004e54 <output_CAM_PER+0x2e8>)
 8004ccc:	60d3      	str	r3, [r2, #12]
}
 8004cce:	e17a      	b.n	8004fc6 <output_CAM_PER+0x45a>
    } else if (active_edges_CAM_PER == 'f' && CAM_signal[cam_id] == false) {
 8004cd0:	4b5b      	ldr	r3, [pc, #364]	; (8004e40 <output_CAM_PER+0x2d4>)
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	2b66      	cmp	r3, #102	; 0x66
 8004cd6:	f040 80c1 	bne.w	8004e5c <output_CAM_PER+0x2f0>
 8004cda:	4a5f      	ldr	r2, [pc, #380]	; (8004e58 <output_CAM_PER+0x2ec>)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4413      	add	r3, r2
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	f083 0301 	eor.w	r3, r3, #1
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 80b7 	beq.w	8004e5c <output_CAM_PER+0x2f0>
        if (cam_id == 0) {          // For CAM1
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d152      	bne.n	8004d9a <output_CAM_PER+0x22e>
            HAL_TIM_Base_Stop(&htim3);  // Enable Timer3 (formerly Timer6 on microchip)
 8004cf4:	4853      	ldr	r0, [pc, #332]	; (8004e44 <output_CAM_PER+0x2d8>)
 8004cf6:	f7fe fbb9 	bl	800346c <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim3, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 8004cfa:	4a53      	ldr	r2, [pc, #332]	; (8004e48 <output_CAM_PER+0x2dc>)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	00db      	lsls	r3, r3, #3
 8004d00:	4413      	add	r3, r2
 8004d02:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d06:	f04f 0200 	mov.w	r2, #0
 8004d0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d0e:	f7fb fd0d 	bl	800072c <__aeabi_ddiv>
 8004d12:	4602      	mov	r2, r0
 8004d14:	460b      	mov	r3, r1
 8004d16:	4610      	mov	r0, r2
 8004d18:	4619      	mov	r1, r3
 8004d1a:	f04f 0200 	mov.w	r2, #0
 8004d1e:	4b4b      	ldr	r3, [pc, #300]	; (8004e4c <output_CAM_PER+0x2e0>)
 8004d20:	f7fb fa22 	bl	8000168 <__aeabi_dsub>
 8004d24:	4602      	mov	r2, r0
 8004d26:	460b      	mov	r3, r1
 8004d28:	4610      	mov	r0, r2
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4b48      	ldr	r3, [pc, #288]	; (8004e50 <output_CAM_PER+0x2e4>)
 8004d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d32:	f7fb fcfb 	bl	800072c <__aeabi_ddiv>
 8004d36:	4602      	mov	r2, r0
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4942      	ldr	r1, [pc, #264]	; (8004e44 <output_CAM_PER+0x2d8>)
 8004d3c:	680c      	ldr	r4, [r1, #0]
 8004d3e:	4610      	mov	r0, r2
 8004d40:	4619      	mov	r1, r3
 8004d42:	f7fb fe8b 	bl	8000a5c <__aeabi_d2uiz>
 8004d46:	4603      	mov	r3, r0
 8004d48:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004d4a:	4a3f      	ldr	r2, [pc, #252]	; (8004e48 <output_CAM_PER+0x2dc>)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	00db      	lsls	r3, r3, #3
 8004d50:	4413      	add	r3, r2
 8004d52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d56:	f04f 0200 	mov.w	r2, #0
 8004d5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d5e:	f7fb fce5 	bl	800072c <__aeabi_ddiv>
 8004d62:	4602      	mov	r2, r0
 8004d64:	460b      	mov	r3, r1
 8004d66:	4610      	mov	r0, r2
 8004d68:	4619      	mov	r1, r3
 8004d6a:	f04f 0200 	mov.w	r2, #0
 8004d6e:	4b37      	ldr	r3, [pc, #220]	; (8004e4c <output_CAM_PER+0x2e0>)
 8004d70:	f7fb f9fa 	bl	8000168 <__aeabi_dsub>
 8004d74:	4602      	mov	r2, r0
 8004d76:	460b      	mov	r3, r1
 8004d78:	4610      	mov	r0, r2
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	4b34      	ldr	r3, [pc, #208]	; (8004e50 <output_CAM_PER+0x2e4>)
 8004d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d82:	f7fb fcd3 	bl	800072c <__aeabi_ddiv>
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4610      	mov	r0, r2
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	f7fb fe65 	bl	8000a5c <__aeabi_d2uiz>
 8004d92:	4603      	mov	r3, r0
 8004d94:	4a2b      	ldr	r2, [pc, #172]	; (8004e44 <output_CAM_PER+0x2d8>)
 8004d96:	60d3      	str	r3, [r2, #12]
        if (cam_id == 0) {          // For CAM1
 8004d98:	e115      	b.n	8004fc6 <output_CAM_PER+0x45a>
            HAL_TIM_Base_Stop(&htim4);  // Enable Timer4 (formerly Timer7 on microchip)
 8004d9a:	482e      	ldr	r0, [pc, #184]	; (8004e54 <output_CAM_PER+0x2e8>)
 8004d9c:	f7fe fb66 	bl	800346c <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim4, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 8004da0:	4a29      	ldr	r2, [pc, #164]	; (8004e48 <output_CAM_PER+0x2dc>)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	00db      	lsls	r3, r3, #3
 8004da6:	4413      	add	r3, r2
 8004da8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004dac:	f04f 0200 	mov.w	r2, #0
 8004db0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004db4:	f7fb fcba 	bl	800072c <__aeabi_ddiv>
 8004db8:	4602      	mov	r2, r0
 8004dba:	460b      	mov	r3, r1
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	f04f 0200 	mov.w	r2, #0
 8004dc4:	4b21      	ldr	r3, [pc, #132]	; (8004e4c <output_CAM_PER+0x2e0>)
 8004dc6:	f7fb f9cf 	bl	8000168 <__aeabi_dsub>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	460b      	mov	r3, r1
 8004dce:	4610      	mov	r0, r2
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	4b1f      	ldr	r3, [pc, #124]	; (8004e50 <output_CAM_PER+0x2e4>)
 8004dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd8:	f7fb fca8 	bl	800072c <__aeabi_ddiv>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	460b      	mov	r3, r1
 8004de0:	491c      	ldr	r1, [pc, #112]	; (8004e54 <output_CAM_PER+0x2e8>)
 8004de2:	680c      	ldr	r4, [r1, #0]
 8004de4:	4610      	mov	r0, r2
 8004de6:	4619      	mov	r1, r3
 8004de8:	f7fb fe38 	bl	8000a5c <__aeabi_d2uiz>
 8004dec:	4603      	mov	r3, r0
 8004dee:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004df0:	4a15      	ldr	r2, [pc, #84]	; (8004e48 <output_CAM_PER+0x2dc>)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	4413      	add	r3, r2
 8004df8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004dfc:	f04f 0200 	mov.w	r2, #0
 8004e00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004e04:	f7fb fc92 	bl	800072c <__aeabi_ddiv>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	4610      	mov	r0, r2
 8004e0e:	4619      	mov	r1, r3
 8004e10:	f04f 0200 	mov.w	r2, #0
 8004e14:	4b0d      	ldr	r3, [pc, #52]	; (8004e4c <output_CAM_PER+0x2e0>)
 8004e16:	f7fb f9a7 	bl	8000168 <__aeabi_dsub>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	4610      	mov	r0, r2
 8004e20:	4619      	mov	r1, r3
 8004e22:	4b0b      	ldr	r3, [pc, #44]	; (8004e50 <output_CAM_PER+0x2e4>)
 8004e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e28:	f7fb fc80 	bl	800072c <__aeabi_ddiv>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	460b      	mov	r3, r1
 8004e30:	4610      	mov	r0, r2
 8004e32:	4619      	mov	r1, r3
 8004e34:	f7fb fe12 	bl	8000a5c <__aeabi_d2uiz>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	4a06      	ldr	r2, [pc, #24]	; (8004e54 <output_CAM_PER+0x2e8>)
 8004e3c:	60d3      	str	r3, [r2, #12]
        if (cam_id == 0) {          // For CAM1
 8004e3e:	e0c2      	b.n	8004fc6 <output_CAM_PER+0x45a>
 8004e40:	2000069c 	.word	0x2000069c
 8004e44:	2000094c 	.word	0x2000094c
 8004e48:	200002c0 	.word	0x200002c0
 8004e4c:	40140000 	.word	0x40140000
 8004e50:	20000010 	.word	0x20000010
 8004e54:	20000994 	.word	0x20000994
 8004e58:	20000660 	.word	0x20000660
    } else if (active_edges_CAM_PER == 'r' && CAM_signal[cam_id] == true) {
 8004e5c:	4b5c      	ldr	r3, [pc, #368]	; (8004fd0 <output_CAM_PER+0x464>)
 8004e5e:	781b      	ldrb	r3, [r3, #0]
 8004e60:	2b72      	cmp	r3, #114	; 0x72
 8004e62:	f040 80b0 	bne.w	8004fc6 <output_CAM_PER+0x45a>
 8004e66:	4a5b      	ldr	r2, [pc, #364]	; (8004fd4 <output_CAM_PER+0x468>)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	f000 80a9 	beq.w	8004fc6 <output_CAM_PER+0x45a>
        if (cam_id == 0) {          // For CAM1
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d152      	bne.n	8004f20 <output_CAM_PER+0x3b4>
            HAL_TIM_Base_Stop(&htim3);   // Enable Timer3 (formerly Timer6 on microchip)
 8004e7a:	4857      	ldr	r0, [pc, #348]	; (8004fd8 <output_CAM_PER+0x46c>)
 8004e7c:	f7fe faf6 	bl	800346c <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim3, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 8004e80:	4a56      	ldr	r2, [pc, #344]	; (8004fdc <output_CAM_PER+0x470>)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	00db      	lsls	r3, r3, #3
 8004e86:	4413      	add	r3, r2
 8004e88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004e8c:	f04f 0200 	mov.w	r2, #0
 8004e90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004e94:	f7fb fc4a 	bl	800072c <__aeabi_ddiv>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	4610      	mov	r0, r2
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	f04f 0200 	mov.w	r2, #0
 8004ea4:	4b4e      	ldr	r3, [pc, #312]	; (8004fe0 <output_CAM_PER+0x474>)
 8004ea6:	f7fb f95f 	bl	8000168 <__aeabi_dsub>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	460b      	mov	r3, r1
 8004eae:	4610      	mov	r0, r2
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	4b4c      	ldr	r3, [pc, #304]	; (8004fe4 <output_CAM_PER+0x478>)
 8004eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb8:	f7fb fc38 	bl	800072c <__aeabi_ddiv>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	4945      	ldr	r1, [pc, #276]	; (8004fd8 <output_CAM_PER+0x46c>)
 8004ec2:	680c      	ldr	r4, [r1, #0]
 8004ec4:	4610      	mov	r0, r2
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	f7fb fdc8 	bl	8000a5c <__aeabi_d2uiz>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004ed0:	4a42      	ldr	r2, [pc, #264]	; (8004fdc <output_CAM_PER+0x470>)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	00db      	lsls	r3, r3, #3
 8004ed6:	4413      	add	r3, r2
 8004ed8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004edc:	f04f 0200 	mov.w	r2, #0
 8004ee0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004ee4:	f7fb fc22 	bl	800072c <__aeabi_ddiv>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	460b      	mov	r3, r1
 8004eec:	4610      	mov	r0, r2
 8004eee:	4619      	mov	r1, r3
 8004ef0:	f04f 0200 	mov.w	r2, #0
 8004ef4:	4b3a      	ldr	r3, [pc, #232]	; (8004fe0 <output_CAM_PER+0x474>)
 8004ef6:	f7fb f937 	bl	8000168 <__aeabi_dsub>
 8004efa:	4602      	mov	r2, r0
 8004efc:	460b      	mov	r3, r1
 8004efe:	4610      	mov	r0, r2
 8004f00:	4619      	mov	r1, r3
 8004f02:	4b38      	ldr	r3, [pc, #224]	; (8004fe4 <output_CAM_PER+0x478>)
 8004f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f08:	f7fb fc10 	bl	800072c <__aeabi_ddiv>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	460b      	mov	r3, r1
 8004f10:	4610      	mov	r0, r2
 8004f12:	4619      	mov	r1, r3
 8004f14:	f7fb fda2 	bl	8000a5c <__aeabi_d2uiz>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	4a2f      	ldr	r2, [pc, #188]	; (8004fd8 <output_CAM_PER+0x46c>)
 8004f1c:	60d3      	str	r3, [r2, #12]
}
 8004f1e:	e052      	b.n	8004fc6 <output_CAM_PER+0x45a>
            HAL_TIM_Base_Stop(&htim4); // Enable Timer4 (formerly Timer7 on microchip)
 8004f20:	4831      	ldr	r0, [pc, #196]	; (8004fe8 <output_CAM_PER+0x47c>)
 8004f22:	f7fe faa3 	bl	800346c <HAL_TIM_Base_Stop>
            __HAL_TIM_SET_AUTORELOAD(&htim4, (filter_time_CAM[cam_id] / 2.0 - 5) / microsecond_per_timer_tick_CAM_PER__CRK_TOOTH_PER);
 8004f26:	4a2d      	ldr	r2, [pc, #180]	; (8004fdc <output_CAM_PER+0x470>)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	00db      	lsls	r3, r3, #3
 8004f2c:	4413      	add	r3, r2
 8004f2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f32:	f04f 0200 	mov.w	r2, #0
 8004f36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004f3a:	f7fb fbf7 	bl	800072c <__aeabi_ddiv>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	460b      	mov	r3, r1
 8004f42:	4610      	mov	r0, r2
 8004f44:	4619      	mov	r1, r3
 8004f46:	f04f 0200 	mov.w	r2, #0
 8004f4a:	4b25      	ldr	r3, [pc, #148]	; (8004fe0 <output_CAM_PER+0x474>)
 8004f4c:	f7fb f90c 	bl	8000168 <__aeabi_dsub>
 8004f50:	4602      	mov	r2, r0
 8004f52:	460b      	mov	r3, r1
 8004f54:	4610      	mov	r0, r2
 8004f56:	4619      	mov	r1, r3
 8004f58:	4b22      	ldr	r3, [pc, #136]	; (8004fe4 <output_CAM_PER+0x478>)
 8004f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f5e:	f7fb fbe5 	bl	800072c <__aeabi_ddiv>
 8004f62:	4602      	mov	r2, r0
 8004f64:	460b      	mov	r3, r1
 8004f66:	4920      	ldr	r1, [pc, #128]	; (8004fe8 <output_CAM_PER+0x47c>)
 8004f68:	680c      	ldr	r4, [r1, #0]
 8004f6a:	4610      	mov	r0, r2
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	f7fb fd75 	bl	8000a5c <__aeabi_d2uiz>
 8004f72:	4603      	mov	r3, r0
 8004f74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004f76:	4a19      	ldr	r2, [pc, #100]	; (8004fdc <output_CAM_PER+0x470>)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	00db      	lsls	r3, r3, #3
 8004f7c:	4413      	add	r3, r2
 8004f7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f82:	f04f 0200 	mov.w	r2, #0
 8004f86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004f8a:	f7fb fbcf 	bl	800072c <__aeabi_ddiv>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	460b      	mov	r3, r1
 8004f92:	4610      	mov	r0, r2
 8004f94:	4619      	mov	r1, r3
 8004f96:	f04f 0200 	mov.w	r2, #0
 8004f9a:	4b11      	ldr	r3, [pc, #68]	; (8004fe0 <output_CAM_PER+0x474>)
 8004f9c:	f7fb f8e4 	bl	8000168 <__aeabi_dsub>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	4610      	mov	r0, r2
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	4b0e      	ldr	r3, [pc, #56]	; (8004fe4 <output_CAM_PER+0x478>)
 8004faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fae:	f7fb fbbd 	bl	800072c <__aeabi_ddiv>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	4610      	mov	r0, r2
 8004fb8:	4619      	mov	r1, r3
 8004fba:	f7fb fd4f 	bl	8000a5c <__aeabi_d2uiz>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	4a09      	ldr	r2, [pc, #36]	; (8004fe8 <output_CAM_PER+0x47c>)
 8004fc2:	60d3      	str	r3, [r2, #12]
}
 8004fc4:	e7ff      	b.n	8004fc6 <output_CAM_PER+0x45a>
 8004fc6:	bf00      	nop
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd90      	pop	{r4, r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	2000069c 	.word	0x2000069c
 8004fd4:	20000660 	.word	0x20000660
 8004fd8:	2000094c 	.word	0x2000094c
 8004fdc:	200002c0 	.word	0x200002c0
 8004fe0:	40140000 	.word	0x40140000
 8004fe4:	20000010 	.word	0x20000010
 8004fe8:	20000994 	.word	0x20000994

08004fec <CAM_PER_reset>:

//## CAM_PER_reset
void CAM_PER_reset(void) {
 8004fec:	b580      	push	{r7, lr}
 8004fee:	af00      	add	r7, sp, #0
    if (HAL_TIM_Base_GetState(&htim3) == HAL_TIM_STATE_BUSY)  // if TIM3 is busy
 8004ff0:	4812      	ldr	r0, [pc, #72]	; (800503c <CAM_PER_reset+0x50>)
 8004ff2:	f7fe fcd1 	bl	8003998 <HAL_TIM_Base_GetState>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d106      	bne.n	800500a <CAM_PER_reset+0x1e>
    {
        HAL_TIM_Base_Stop_IT(&htim3);
 8004ffc:	480f      	ldr	r0, [pc, #60]	; (800503c <CAM_PER_reset+0x50>)
 8004ffe:	f7fe faad 	bl	800355c <HAL_TIM_Base_Stop_IT>
        __HAL_TIM_SET_COUNTER(&htim3, 0);  // disable and reset the timer
 8005002:	4b0e      	ldr	r3, [pc, #56]	; (800503c <CAM_PER_reset+0x50>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2200      	movs	r2, #0
 8005008:	625a      	str	r2, [r3, #36]	; 0x24
    }

    if (HAL_TIM_Base_GetState(&htim3) == HAL_TIM_STATE_BUSY)  // if timer4 is enabled
 800500a:	480c      	ldr	r0, [pc, #48]	; (800503c <CAM_PER_reset+0x50>)
 800500c:	f7fe fcc4 	bl	8003998 <HAL_TIM_Base_GetState>
 8005010:	4603      	mov	r3, r0
 8005012:	2b02      	cmp	r3, #2
 8005014:	d106      	bne.n	8005024 <CAM_PER_reset+0x38>
    {
        HAL_TIM_Base_Stop_IT(&htim4);
 8005016:	480a      	ldr	r0, [pc, #40]	; (8005040 <CAM_PER_reset+0x54>)
 8005018:	f7fe faa0 	bl	800355c <HAL_TIM_Base_Stop_IT>
        __HAL_TIM_SET_COUNTER(&htim4, 0);  // disable and reset the timer
 800501c:	4b08      	ldr	r3, [pc, #32]	; (8005040 <CAM_PER_reset+0x54>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2200      	movs	r2, #0
 8005022:	625a      	str	r2, [r3, #36]	; 0x24
    }

	MX_TIM3_Init();
 8005024:	f7fc ffbc 	bl	8001fa0 <MX_TIM3_Init>
	MX_TIM4_Init();
 8005028:	f7fd f808 	bl	800203c <MX_TIM4_Init>
    counter_CAM_PER[0] = 0;
 800502c:	4b05      	ldr	r3, [pc, #20]	; (8005044 <CAM_PER_reset+0x58>)
 800502e:	2200      	movs	r2, #0
 8005030:	601a      	str	r2, [r3, #0]
    counter_CAM_PER[1] = 0;
 8005032:	4b04      	ldr	r3, [pc, #16]	; (8005044 <CAM_PER_reset+0x58>)
 8005034:	2200      	movs	r2, #0
 8005036:	605a      	str	r2, [r3, #4]
}
 8005038:	bf00      	nop
 800503a:	bd80      	pop	{r7, pc}
 800503c:	2000094c 	.word	0x2000094c
 8005040:	20000994 	.word	0x20000994
 8005044:	20000690 	.word	0x20000690

08005048 <output_CRK_TOOTH_PER>:

//## Output CRK: CRK_TOOTH_PER
void output_CRK_TOOTH_PER(void) {
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
    if (CRK_signal == false) {
 800504c:	4b05      	ldr	r3, [pc, #20]	; (8005064 <output_CRK_TOOTH_PER+0x1c>)
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	f083 0301 	eor.w	r3, r3, #1
 8005054:	b2db      	uxtb	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d002      	beq.n	8005060 <output_CRK_TOOTH_PER+0x18>
        HAL_TIM_Base_Start(&htim3); // Enable timer3 (formerly Timer6 on microchip)     
 800505a:	4803      	ldr	r0, [pc, #12]	; (8005068 <output_CRK_TOOTH_PER+0x20>)
 800505c:	f7fe f9bc 	bl	80033d8 <HAL_TIM_Base_Start>
    }
}
 8005060:	bf00      	nop
 8005062:	bd80      	pop	{r7, pc}
 8005064:	200002ab 	.word	0x200002ab
 8005068:	2000094c 	.word	0x2000094c

0800506c <CRK_TOOTH_PER_reset>:

//## CRK_TOOTH_PER_reset
void CRK_TOOTH_PER_reset(void) {
 800506c:	b580      	push	{r7, lr}
 800506e:	af00      	add	r7, sp, #0
    if (HAL_TIM_Base_GetState(&htim3) == HAL_TIM_STATE_BUSY)  // if timer3 is enabled
 8005070:	4810      	ldr	r0, [pc, #64]	; (80050b4 <CRK_TOOTH_PER_reset+0x48>)
 8005072:	f7fe fc91 	bl	8003998 <HAL_TIM_Base_GetState>
 8005076:	4603      	mov	r3, r0
 8005078:	2b02      	cmp	r3, #2
 800507a:	d106      	bne.n	800508a <CRK_TOOTH_PER_reset+0x1e>
    {
        HAL_TIM_Base_Stop(&htim3);
 800507c:	480d      	ldr	r0, [pc, #52]	; (80050b4 <CRK_TOOTH_PER_reset+0x48>)
 800507e:	f7fe f9f5 	bl	800346c <HAL_TIM_Base_Stop>
        __HAL_TIM_SET_COUNTER(&htim3,0);// disable and reset the timer
 8005082:	4b0c      	ldr	r3, [pc, #48]	; (80050b4 <CRK_TOOTH_PER_reset+0x48>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2200      	movs	r2, #0
 8005088:	625a      	str	r2, [r3, #36]	; 0x24

    }

    if (HAL_TIM_Base_GetState(&htim4) == HAL_TIM_STATE_BUSY)  // if timer4 is enabled
 800508a:	480b      	ldr	r0, [pc, #44]	; (80050b8 <CRK_TOOTH_PER_reset+0x4c>)
 800508c:	f7fe fc84 	bl	8003998 <HAL_TIM_Base_GetState>
 8005090:	4603      	mov	r3, r0
 8005092:	2b02      	cmp	r3, #2
 8005094:	d106      	bne.n	80050a4 <CRK_TOOTH_PER_reset+0x38>
    {
        HAL_TIM_Base_Stop(&htim4);
 8005096:	4808      	ldr	r0, [pc, #32]	; (80050b8 <CRK_TOOTH_PER_reset+0x4c>)
 8005098:	f7fe f9e8 	bl	800346c <HAL_TIM_Base_Stop>
        __HAL_TIM_SET_COUNTER(&htim4,0);  // disable and reset the timer
 800509c:	4b06      	ldr	r3, [pc, #24]	; (80050b8 <CRK_TOOTH_PER_reset+0x4c>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2200      	movs	r2, #0
 80050a2:	625a      	str	r2, [r3, #36]	; 0x24
    }

    failure_set = false;
 80050a4:	4b05      	ldr	r3, [pc, #20]	; (80050bc <CRK_TOOTH_PER_reset+0x50>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	701a      	strb	r2, [r3, #0]
    failure_active = false;
 80050aa:	4b05      	ldr	r3, [pc, #20]	; (80050c0 <CRK_TOOTH_PER_reset+0x54>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	701a      	strb	r2, [r3, #0]
}
 80050b0:	bf00      	nop
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	2000094c 	.word	0x2000094c
 80050b8:	20000994 	.word	0x20000994
 80050bc:	20000676 	.word	0x20000676
 80050c0:	20000674 	.word	0x20000674

080050c4 <Output_CAM_delay>:

//## Output CAM_delay: CAM_TOOTH_OFF / CAM_REF_CRK / CAM_SYN / CAM_SYN_CRK
void Output_CAM_delay(int cam_id) {
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
    if (failure_identify == '9') {
 80050cc:	4b79      	ldr	r3, [pc, #484]	; (80052b4 <Output_CAM_delay+0x1f0>)
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	2b39      	cmp	r3, #57	; 0x39
 80050d2:	f040 80e4 	bne.w	800529e <Output_CAM_delay+0x1da>
        switch (active_CAM_edges[cam_id]) {
 80050d6:	4a78      	ldr	r2, [pc, #480]	; (80052b8 <Output_CAM_delay+0x1f4>)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4413      	add	r3, r2
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	2b72      	cmp	r3, #114	; 0x72
 80050e0:	d07a      	beq.n	80051d8 <Output_CAM_delay+0x114>
 80050e2:	2b72      	cmp	r3, #114	; 0x72
 80050e4:	f300 80d7 	bgt.w	8005296 <Output_CAM_delay+0x1d2>
 80050e8:	2b62      	cmp	r3, #98	; 0x62
 80050ea:	d002      	beq.n	80050f2 <Output_CAM_delay+0x2e>
 80050ec:	2b66      	cmp	r3, #102	; 0x66
 80050ee:	d011      	beq.n	8005114 <Output_CAM_delay+0x50>
 80050f0:	e0d1      	b.n	8005296 <Output_CAM_delay+0x1d2>
            case ('b'): {
                if (engine_start == true) {
 80050f2:	4b72      	ldr	r3, [pc, #456]	; (80052bc <Output_CAM_delay+0x1f8>)
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d008      	beq.n	800510c <Output_CAM_delay+0x48>
                    HAL_TIM_Base_Start(&htim1); // Enable tim1 (formerly Timer8 on microchip) till the first falling CRK_edge
 80050fa:	4871      	ldr	r0, [pc, #452]	; (80052c0 <Output_CAM_delay+0x1fc>)
 80050fc:	f7fe f96c 	bl	80033d8 <HAL_TIM_Base_Start>
                    timer_active_CAM_delay[cam_id] = true;
 8005100:	4a70      	ldr	r2, [pc, #448]	; (80052c4 <Output_CAM_delay+0x200>)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4413      	add	r3, r2
 8005106:	2201      	movs	r2, #1
 8005108:	701a      	strb	r2, [r3, #0]
                } else {
                    output_CAM_no_failure(cam_id);
                }

                break;
 800510a:	e0cf      	b.n	80052ac <Output_CAM_delay+0x1e8>
                    output_CAM_no_failure(cam_id);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f7ff fc21 	bl	8004954 <output_CAM_no_failure>
                break;
 8005112:	e0cb      	b.n	80052ac <Output_CAM_delay+0x1e8>
            }
            case ('f'): {
                if (CAM_signal[cam_id] == false) {
 8005114:	4a6c      	ldr	r2, [pc, #432]	; (80052c8 <Output_CAM_delay+0x204>)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4413      	add	r3, r2
 800511a:	781b      	ldrb	r3, [r3, #0]
 800511c:	f083 0301 	eor.w	r3, r3, #1
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b00      	cmp	r3, #0
 8005124:	d01b      	beq.n	800515e <Output_CAM_delay+0x9a>
                    if (engine_start == true) {
 8005126:	4b65      	ldr	r3, [pc, #404]	; (80052bc <Output_CAM_delay+0x1f8>)
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d013      	beq.n	8005156 <Output_CAM_delay+0x92>
                        HAL_TIM_Base_Start(&htim1);// Enable tim1 (formerly Timer8 on microchip) till the first falling CRK_edge
 800512e:	4864      	ldr	r0, [pc, #400]	; (80052c0 <Output_CAM_delay+0x1fc>)
 8005130:	f7fe f952 	bl	80033d8 <HAL_TIM_Base_Start>
                        timer_active_CAM_delay[cam_id] = true;
 8005134:	4a63      	ldr	r2, [pc, #396]	; (80052c4 <Output_CAM_delay+0x200>)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4413      	add	r3, r2
 800513a:	2201      	movs	r2, #1
 800513c:	701a      	strb	r2, [r3, #0]

                        if (failure_active == false) {
 800513e:	4b63      	ldr	r3, [pc, #396]	; (80052cc <Output_CAM_delay+0x208>)
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	f083 0301 	eor.w	r3, r3, #1
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 80ac 	beq.w	80052a6 <Output_CAM_delay+0x1e2>
                            failure_active = true;
 800514e:	4b5f      	ldr	r3, [pc, #380]	; (80052cc <Output_CAM_delay+0x208>)
 8005150:	2201      	movs	r2, #1
 8005152:	701a      	strb	r2, [r3, #0]
                        } else {
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
                        }
                    }
                }
                break;
 8005154:	e0a7      	b.n	80052a6 <Output_CAM_delay+0x1e2>
                        output_CAM_no_failure(cam_id);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f7ff fbfc 	bl	8004954 <output_CAM_no_failure>
                break;
 800515c:	e0a3      	b.n	80052a6 <Output_CAM_delay+0x1e2>
                } else if (CAM_signal[cam_id] == true && failure_active == false) {
 800515e:	4a5a      	ldr	r2, [pc, #360]	; (80052c8 <Output_CAM_delay+0x204>)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	4413      	add	r3, r2
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	2b00      	cmp	r3, #0
 8005168:	f000 809d 	beq.w	80052a6 <Output_CAM_delay+0x1e2>
 800516c:	4b57      	ldr	r3, [pc, #348]	; (80052cc <Output_CAM_delay+0x208>)
 800516e:	781b      	ldrb	r3, [r3, #0]
 8005170:	f083 0301 	eor.w	r3, r3, #1
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	f000 8095 	beq.w	80052a6 <Output_CAM_delay+0x1e2>
                    if (cam_id == 0) {
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d114      	bne.n	80051ac <Output_CAM_delay+0xe8>
                        if (HAL_GPIO_ReadPin(GPIOA, 11) == GPIO_PIN_RESET) {
 8005182:	210b      	movs	r1, #11
 8005184:	4852      	ldr	r0, [pc, #328]	; (80052d0 <Output_CAM_delay+0x20c>)
 8005186:	f7fd fc75 	bl	8002a74 <HAL_GPIO_ReadPin>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d106      	bne.n	800519e <Output_CAM_delay+0xda>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8005190:	2201      	movs	r2, #1
 8005192:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005196:	484e      	ldr	r0, [pc, #312]	; (80052d0 <Output_CAM_delay+0x20c>)
 8005198:	f7fd fc83 	bl	8002aa2 <HAL_GPIO_WritePin>
                break;
 800519c:	e083      	b.n	80052a6 <Output_CAM_delay+0x1e2>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800519e:	2200      	movs	r2, #0
 80051a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80051a4:	484a      	ldr	r0, [pc, #296]	; (80052d0 <Output_CAM_delay+0x20c>)
 80051a6:	f7fd fc7c 	bl	8002aa2 <HAL_GPIO_WritePin>
                break;
 80051aa:	e07c      	b.n	80052a6 <Output_CAM_delay+0x1e2>
                    } else if (cam_id == 1) {
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d179      	bne.n	80052a6 <Output_CAM_delay+0x1e2>
                        if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_RESET) {
 80051b2:	2106      	movs	r1, #6
 80051b4:	4846      	ldr	r0, [pc, #280]	; (80052d0 <Output_CAM_delay+0x20c>)
 80051b6:	f7fd fc5d 	bl	8002a74 <HAL_GPIO_ReadPin>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d105      	bne.n	80051cc <Output_CAM_delay+0x108>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80051c0:	2201      	movs	r2, #1
 80051c2:	2140      	movs	r1, #64	; 0x40
 80051c4:	4842      	ldr	r0, [pc, #264]	; (80052d0 <Output_CAM_delay+0x20c>)
 80051c6:	f7fd fc6c 	bl	8002aa2 <HAL_GPIO_WritePin>
                break;
 80051ca:	e06c      	b.n	80052a6 <Output_CAM_delay+0x1e2>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80051cc:	2200      	movs	r2, #0
 80051ce:	2140      	movs	r1, #64	; 0x40
 80051d0:	483f      	ldr	r0, [pc, #252]	; (80052d0 <Output_CAM_delay+0x20c>)
 80051d2:	f7fd fc66 	bl	8002aa2 <HAL_GPIO_WritePin>
                break;
 80051d6:	e066      	b.n	80052a6 <Output_CAM_delay+0x1e2>
            }
            case ('r'): {
                if (CAM_signal[cam_id] == true) {
 80051d8:	4a3b      	ldr	r2, [pc, #236]	; (80052c8 <Output_CAM_delay+0x204>)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4413      	add	r3, r2
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d01a      	beq.n	800521a <Output_CAM_delay+0x156>
                    if (engine_start == true) {
 80051e4:	4b35      	ldr	r3, [pc, #212]	; (80052bc <Output_CAM_delay+0x1f8>)
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d012      	beq.n	8005212 <Output_CAM_delay+0x14e>
                        HAL_TIM_Base_Start(&htim1);  // Enable tim1 (formerly Timer8 on microchip) till the first falling CRK_edge
 80051ec:	4834      	ldr	r0, [pc, #208]	; (80052c0 <Output_CAM_delay+0x1fc>)
 80051ee:	f7fe f8f3 	bl	80033d8 <HAL_TIM_Base_Start>
                        timer_active_CAM_delay[cam_id] = true;
 80051f2:	4a34      	ldr	r2, [pc, #208]	; (80052c4 <Output_CAM_delay+0x200>)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4413      	add	r3, r2
 80051f8:	2201      	movs	r2, #1
 80051fa:	701a      	strb	r2, [r3, #0]

                        if (failure_active == false) {
 80051fc:	4b33      	ldr	r3, [pc, #204]	; (80052cc <Output_CAM_delay+0x208>)
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	f083 0301 	eor.w	r3, r3, #1
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d04f      	beq.n	80052aa <Output_CAM_delay+0x1e6>
                            failure_active = true;
 800520a:	4b30      	ldr	r3, [pc, #192]	; (80052cc <Output_CAM_delay+0x208>)
 800520c:	2201      	movs	r2, #1
 800520e:	701a      	strb	r2, [r3, #0]
                        } else {
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
                        }
                    }
                }
                break;
 8005210:	e04b      	b.n	80052aa <Output_CAM_delay+0x1e6>
                        output_CAM_no_failure(cam_id);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f7ff fb9e 	bl	8004954 <output_CAM_no_failure>
                break;
 8005218:	e047      	b.n	80052aa <Output_CAM_delay+0x1e6>
                } else if (CAM_signal[cam_id] == false && failure_active == false) {
 800521a:	4a2b      	ldr	r2, [pc, #172]	; (80052c8 <Output_CAM_delay+0x204>)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4413      	add	r3, r2
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	f083 0301 	eor.w	r3, r3, #1
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b00      	cmp	r3, #0
 800522a:	d03e      	beq.n	80052aa <Output_CAM_delay+0x1e6>
 800522c:	4b27      	ldr	r3, [pc, #156]	; (80052cc <Output_CAM_delay+0x208>)
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	f083 0301 	eor.w	r3, r3, #1
 8005234:	b2db      	uxtb	r3, r3
 8005236:	2b00      	cmp	r3, #0
 8005238:	d037      	beq.n	80052aa <Output_CAM_delay+0x1e6>
                    if (cam_id == 0) {
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d114      	bne.n	800526a <Output_CAM_delay+0x1a6>
                        if (HAL_GPIO_ReadPin(GPIOA, 11) == GPIO_PIN_RESET) {
 8005240:	210b      	movs	r1, #11
 8005242:	4823      	ldr	r0, [pc, #140]	; (80052d0 <Output_CAM_delay+0x20c>)
 8005244:	f7fd fc16 	bl	8002a74 <HAL_GPIO_ReadPin>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <Output_CAM_delay+0x198>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800524e:	2201      	movs	r2, #1
 8005250:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005254:	481e      	ldr	r0, [pc, #120]	; (80052d0 <Output_CAM_delay+0x20c>)
 8005256:	f7fd fc24 	bl	8002aa2 <HAL_GPIO_WritePin>
                break;
 800525a:	e026      	b.n	80052aa <Output_CAM_delay+0x1e6>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800525c:	2200      	movs	r2, #0
 800525e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005262:	481b      	ldr	r0, [pc, #108]	; (80052d0 <Output_CAM_delay+0x20c>)
 8005264:	f7fd fc1d 	bl	8002aa2 <HAL_GPIO_WritePin>
                break;
 8005268:	e01f      	b.n	80052aa <Output_CAM_delay+0x1e6>
                    } else if (cam_id == 1) {
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d11c      	bne.n	80052aa <Output_CAM_delay+0x1e6>
                        if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_RESET) {
 8005270:	2106      	movs	r1, #6
 8005272:	4817      	ldr	r0, [pc, #92]	; (80052d0 <Output_CAM_delay+0x20c>)
 8005274:	f7fd fbfe 	bl	8002a74 <HAL_GPIO_ReadPin>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d105      	bne.n	800528a <Output_CAM_delay+0x1c6>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800527e:	2201      	movs	r2, #1
 8005280:	2140      	movs	r1, #64	; 0x40
 8005282:	4813      	ldr	r0, [pc, #76]	; (80052d0 <Output_CAM_delay+0x20c>)
 8005284:	f7fd fc0d 	bl	8002aa2 <HAL_GPIO_WritePin>
                break;
 8005288:	e00f      	b.n	80052aa <Output_CAM_delay+0x1e6>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800528a:	2200      	movs	r2, #0
 800528c:	2140      	movs	r1, #64	; 0x40
 800528e:	4810      	ldr	r0, [pc, #64]	; (80052d0 <Output_CAM_delay+0x20c>)
 8005290:	f7fd fc07 	bl	8002aa2 <HAL_GPIO_WritePin>
                break;
 8005294:	e009      	b.n	80052aa <Output_CAM_delay+0x1e6>
            }
            default: {
                output_CAM_no_failure(cam_id);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f7ff fb5c 	bl	8004954 <output_CAM_no_failure>
                break;
 800529c:	e006      	b.n	80052ac <Output_CAM_delay+0x1e8>
            }
        }
    } else {
        output_CAM_no_failure(cam_id);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f7ff fb58 	bl	8004954 <output_CAM_no_failure>
    }
}
 80052a4:	e002      	b.n	80052ac <Output_CAM_delay+0x1e8>
                break;
 80052a6:	bf00      	nop
 80052a8:	e000      	b.n	80052ac <Output_CAM_delay+0x1e8>
                break;
 80052aa:	bf00      	nop
}
 80052ac:	bf00      	nop
 80052ae:	3708      	adds	r7, #8
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	2000000c 	.word	0x2000000c
 80052b8:	200005e0 	.word	0x200005e0
 80052bc:	200002ad 	.word	0x200002ad
 80052c0:	200008bc 	.word	0x200008bc
 80052c4:	20000740 	.word	0x20000740
 80052c8:	20000660 	.word	0x20000660
 80052cc:	20000674 	.word	0x20000674
 80052d0:	40010800 	.word	0x40010800

080052d4 <CAM_delay>:

//## CAM_delay: CAM_TOOTH_OFF / CAM_REF_CRK / CAM_SYN / CAM_SYN_CRK
void CAM_delay(int cam_id) {
 80052d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80052d8:	b08a      	sub	sp, #40	; 0x28
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
    if (TIM_Soft_Counting) {
 80052de:	4b90      	ldr	r3, [pc, #576]	; (8005520 <CAM_delay+0x24c>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d066      	beq.n	80053b4 <CAM_delay+0xe0>
        double former_teeth_time;
        former_teeth_time = former_teeth_time_calculation(T_TOOTH_RAW,
 80052e6:	4b8f      	ldr	r3, [pc, #572]	; (8005524 <CAM_delay+0x250>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4618      	mov	r0, r3
 80052ec:	4b8e      	ldr	r3, [pc, #568]	; (8005528 <CAM_delay+0x254>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a8e      	ldr	r2, [pc, #568]	; (800552c <CAM_delay+0x258>)
 80052f2:	6812      	ldr	r2, [r2, #0]
 80052f4:	4619      	mov	r1, r3
 80052f6:	f001 f93c 	bl	8006572 <former_teeth_time_calculation>
 80052fa:	e9c7 0106 	strd	r0, r1, [r7, #24]
                                                          teeth_count_CRK, number_miss_teeth);
        if (((double)TIM_Soft_GetCounter() / former_teeth_time) * revolution_CRK >= (revolution_CRK / 2.0)) {
 80052fe:	f002 ffab 	bl	8008258 <TIM_Soft_GetCounter>
 8005302:	4603      	mov	r3, r0
 8005304:	4618      	mov	r0, r3
 8005306:	f7fb f87d 	bl	8000404 <__aeabi_i2d>
 800530a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800530e:	f7fb fa0d 	bl	800072c <__aeabi_ddiv>
 8005312:	4602      	mov	r2, r0
 8005314:	460b      	mov	r3, r1
 8005316:	4610      	mov	r0, r2
 8005318:	4619      	mov	r1, r3
 800531a:	4b85      	ldr	r3, [pc, #532]	; (8005530 <CAM_delay+0x25c>)
 800531c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005320:	f7fb f8da 	bl	80004d8 <__aeabi_dmul>
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	4614      	mov	r4, r2
 800532a:	461d      	mov	r5, r3
 800532c:	4b80      	ldr	r3, [pc, #512]	; (8005530 <CAM_delay+0x25c>)
 800532e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005332:	f04f 0200 	mov.w	r2, #0
 8005336:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800533a:	f7fb f9f7 	bl	800072c <__aeabi_ddiv>
 800533e:	4602      	mov	r2, r0
 8005340:	460b      	mov	r3, r1
 8005342:	4620      	mov	r0, r4
 8005344:	4629      	mov	r1, r5
 8005346:	f7fb fb4d 	bl	80009e4 <__aeabi_dcmpge>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d031      	beq.n	80053b4 <CAM_delay+0xe0>
            if (cam_id == 0) {
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d115      	bne.n	8005382 <CAM_delay+0xae>
                if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET)
 8005356:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800535a:	4876      	ldr	r0, [pc, #472]	; (8005534 <CAM_delay+0x260>)
 800535c:	f7fd fb8a 	bl	8002a74 <HAL_GPIO_ReadPin>
 8005360:	4603      	mov	r3, r0
 8005362:	2b01      	cmp	r3, #1
 8005364:	d106      	bne.n	8005374 <CAM_delay+0xa0>
                {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8005366:	2200      	movs	r2, #0
 8005368:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800536c:	4871      	ldr	r0, [pc, #452]	; (8005534 <CAM_delay+0x260>)
 800536e:	f7fd fb98 	bl	8002aa2 <HAL_GPIO_WritePin>
 8005372:	e01b      	b.n	80053ac <CAM_delay+0xd8>
                } else {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8005374:	2201      	movs	r2, #1
 8005376:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800537a:	486e      	ldr	r0, [pc, #440]	; (8005534 <CAM_delay+0x260>)
 800537c:	f7fd fb91 	bl	8002aa2 <HAL_GPIO_WritePin>
 8005380:	e014      	b.n	80053ac <CAM_delay+0xd8>
                }
            } else if (cam_id == 1) {
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2b01      	cmp	r3, #1
 8005386:	d111      	bne.n	80053ac <CAM_delay+0xd8>
                if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_SET) {
 8005388:	2106      	movs	r1, #6
 800538a:	486a      	ldr	r0, [pc, #424]	; (8005534 <CAM_delay+0x260>)
 800538c:	f7fd fb72 	bl	8002a74 <HAL_GPIO_ReadPin>
 8005390:	4603      	mov	r3, r0
 8005392:	2b01      	cmp	r3, #1
 8005394:	d105      	bne.n	80053a2 <CAM_delay+0xce>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8005396:	2200      	movs	r2, #0
 8005398:	2140      	movs	r1, #64	; 0x40
 800539a:	4866      	ldr	r0, [pc, #408]	; (8005534 <CAM_delay+0x260>)
 800539c:	f7fd fb81 	bl	8002aa2 <HAL_GPIO_WritePin>
 80053a0:	e004      	b.n	80053ac <CAM_delay+0xd8>
                } else {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80053a2:	2201      	movs	r2, #1
 80053a4:	2140      	movs	r1, #64	; 0x40
 80053a6:	4863      	ldr	r0, [pc, #396]	; (8005534 <CAM_delay+0x260>)
 80053a8:	f7fd fb7b 	bl	8002aa2 <HAL_GPIO_WritePin>
                }
            }
            TIM_Soft_Stop();
 80053ac:	f002 fefc 	bl	80081a8 <TIM_Soft_Stop>
            TIM_Soft_Reset();
 80053b0:	f002 ff38 	bl	8008224 <TIM_Soft_Reset>
        }
    }

    if (timer_active_CAM_delay[cam_id] == true && number_processing_edges_CAM_delay[cam_id] == 0) {
 80053b4:	4a60      	ldr	r2, [pc, #384]	; (8005538 <CAM_delay+0x264>)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4413      	add	r3, r2
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 8095 	beq.w	80054ec <CAM_delay+0x218>
 80053c2:	4a5e      	ldr	r2, [pc, #376]	; (800553c <CAM_delay+0x268>)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f040 808e 	bne.w	80054ec <CAM_delay+0x218>
        interrupt_check_CAM_delay[cam_id] = false;
 80053d0:	4a5b      	ldr	r2, [pc, #364]	; (8005540 <CAM_delay+0x26c>)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4413      	add	r3, r2
 80053d6:	2200      	movs	r2, #0
 80053d8:	701a      	strb	r2, [r3, #0]

        double former_teeth_time;
        former_teeth_time = former_teeth_time_calculation(T_TOOTH_RAW,
 80053da:	4b52      	ldr	r3, [pc, #328]	; (8005524 <CAM_delay+0x250>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4618      	mov	r0, r3
 80053e0:	4b51      	ldr	r3, [pc, #324]	; (8005528 <CAM_delay+0x254>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a51      	ldr	r2, [pc, #324]	; (800552c <CAM_delay+0x258>)
 80053e6:	6812      	ldr	r2, [r2, #0]
 80053e8:	4619      	mov	r1, r3
 80053ea:	f001 f8c2 	bl	8006572 <former_teeth_time_calculation>
 80053ee:	e9c7 0104 	strd	r0, r1, [r7, #16]
                                                          teeth_count_CRK, number_miss_teeth);

        if (((double)__HAL_TIM_GetCounter(&htim1) / former_teeth_time) * revolution_CRK >= (delay_angle_CAM_delay * delay_factor_CAM_delay)) {
 80053f2:	4b54      	ldr	r3, [pc, #336]	; (8005544 <CAM_delay+0x270>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f8:	4618      	mov	r0, r3
 80053fa:	f7fa fff3 	bl	80003e4 <__aeabi_ui2d>
 80053fe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005402:	f7fb f993 	bl	800072c <__aeabi_ddiv>
 8005406:	4602      	mov	r2, r0
 8005408:	460b      	mov	r3, r1
 800540a:	4610      	mov	r0, r2
 800540c:	4619      	mov	r1, r3
 800540e:	4b48      	ldr	r3, [pc, #288]	; (8005530 <CAM_delay+0x25c>)
 8005410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005414:	f7fb f860 	bl	80004d8 <__aeabi_dmul>
 8005418:	4602      	mov	r2, r0
 800541a:	460b      	mov	r3, r1
 800541c:	4614      	mov	r4, r2
 800541e:	461d      	mov	r5, r3
 8005420:	4b49      	ldr	r3, [pc, #292]	; (8005548 <CAM_delay+0x274>)
 8005422:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005426:	4b49      	ldr	r3, [pc, #292]	; (800554c <CAM_delay+0x278>)
 8005428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542c:	f7fb f854 	bl	80004d8 <__aeabi_dmul>
 8005430:	4602      	mov	r2, r0
 8005432:	460b      	mov	r3, r1
 8005434:	4620      	mov	r0, r4
 8005436:	4629      	mov	r1, r5
 8005438:	f7fb fad4 	bl	80009e4 <__aeabi_dcmpge>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d100      	bne.n	8005444 <CAM_delay+0x170>
    if (timer_active_CAM_delay[cam_id] == true && number_processing_edges_CAM_delay[cam_id] == 0) {
 8005442:	e162      	b.n	800570a <CAM_delay+0x436>
            HAL_TIM_Base_Start(&htim1);
 8005444:	483f      	ldr	r0, [pc, #252]	; (8005544 <CAM_delay+0x270>)
 8005446:	f7fd ffc7 	bl	80033d8 <HAL_TIM_Base_Start>
            __HAL_TIM_SET_COUNTER(&htim1, 0); 
 800544a:	4b3e      	ldr	r3, [pc, #248]	; (8005544 <CAM_delay+0x270>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2200      	movs	r2, #0
 8005450:	625a      	str	r2, [r3, #36]	; 0x24
            timer_active_CAM_delay[cam_id] = false;
 8005452:	4a39      	ldr	r2, [pc, #228]	; (8005538 <CAM_delay+0x264>)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4413      	add	r3, r2
 8005458:	2200      	movs	r2, #0
 800545a:	701a      	strb	r2, [r3, #0]

            if (interrupt_check_CAM_delay[cam_id] == false) {
 800545c:	4a38      	ldr	r2, [pc, #224]	; (8005540 <CAM_delay+0x26c>)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4413      	add	r3, r2
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	f083 0301 	eor.w	r3, r3, #1
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 814d 	beq.w	800570a <CAM_delay+0x436>
                if (cam_id == 0) {
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d114      	bne.n	80054a0 <CAM_delay+0x1cc>
                    if (HAL_GPIO_ReadPin(GPIOA, 11) == GPIO_PIN_RESET) {
 8005476:	210b      	movs	r1, #11
 8005478:	482e      	ldr	r0, [pc, #184]	; (8005534 <CAM_delay+0x260>)
 800547a:	f7fd fafb 	bl	8002a74 <HAL_GPIO_ReadPin>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d106      	bne.n	8005492 <CAM_delay+0x1be>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8005484:	2200      	movs	r2, #0
 8005486:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800548a:	482a      	ldr	r0, [pc, #168]	; (8005534 <CAM_delay+0x260>)
 800548c:	f7fd fb09 	bl	8002aa2 <HAL_GPIO_WritePin>
 8005490:	e01b      	b.n	80054ca <CAM_delay+0x1f6>
                    } else {
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8005492:	2201      	movs	r2, #1
 8005494:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005498:	4826      	ldr	r0, [pc, #152]	; (8005534 <CAM_delay+0x260>)
 800549a:	f7fd fb02 	bl	8002aa2 <HAL_GPIO_WritePin>
 800549e:	e014      	b.n	80054ca <CAM_delay+0x1f6>
                    };
                } else if (cam_id == 1) {
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d111      	bne.n	80054ca <CAM_delay+0x1f6>
                    if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_RESET) {
 80054a6:	2106      	movs	r1, #6
 80054a8:	4822      	ldr	r0, [pc, #136]	; (8005534 <CAM_delay+0x260>)
 80054aa:	f7fd fae3 	bl	8002a74 <HAL_GPIO_ReadPin>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d105      	bne.n	80054c0 <CAM_delay+0x1ec>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80054b4:	2200      	movs	r2, #0
 80054b6:	2140      	movs	r1, #64	; 0x40
 80054b8:	481e      	ldr	r0, [pc, #120]	; (8005534 <CAM_delay+0x260>)
 80054ba:	f7fd faf2 	bl	8002aa2 <HAL_GPIO_WritePin>
 80054be:	e004      	b.n	80054ca <CAM_delay+0x1f6>
                    } else {
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80054c0:	2201      	movs	r2, #1
 80054c2:	2140      	movs	r1, #64	; 0x40
 80054c4:	481b      	ldr	r0, [pc, #108]	; (8005534 <CAM_delay+0x260>)
 80054c6:	f7fd faec 	bl	8002aa2 <HAL_GPIO_WritePin>
                    };
                }

                if (active_CAM_edges[cam_id] == 'r' || active_CAM_edges[cam_id] == 'f') {
 80054ca:	4a21      	ldr	r2, [pc, #132]	; (8005550 <CAM_delay+0x27c>)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4413      	add	r3, r2
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	2b72      	cmp	r3, #114	; 0x72
 80054d4:	d006      	beq.n	80054e4 <CAM_delay+0x210>
 80054d6:	4a1e      	ldr	r2, [pc, #120]	; (8005550 <CAM_delay+0x27c>)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4413      	add	r3, r2
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	2b66      	cmp	r3, #102	; 0x66
 80054e0:	f040 8113 	bne.w	800570a <CAM_delay+0x436>
                    HAL_TIM_Base_Start(&htim1);
 80054e4:	4817      	ldr	r0, [pc, #92]	; (8005544 <CAM_delay+0x270>)
 80054e6:	f7fd ff77 	bl	80033d8 <HAL_TIM_Base_Start>
    if (timer_active_CAM_delay[cam_id] == true && number_processing_edges_CAM_delay[cam_id] == 0) {
 80054ea:	e10e      	b.n	800570a <CAM_delay+0x436>
                }
            }
        }
    } else if (number_processing_edges_CAM_delay[cam_id] > 0) {
 80054ec:	4a13      	ldr	r2, [pc, #76]	; (800553c <CAM_delay+0x268>)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 810d 	beq.w	8005714 <CAM_delay+0x440>
        int i = 0;
 80054fa:	2300      	movs	r3, #0
 80054fc:	627b      	str	r3, [r7, #36]	; 0x24
        int count = 0;
 80054fe:	2300      	movs	r3, #0
 8005500:	623b      	str	r3, [r7, #32]

        double former_teeth_time;
        former_teeth_time = former_teeth_time_calculation(T_TOOTH_RAW,
 8005502:	4b08      	ldr	r3, [pc, #32]	; (8005524 <CAM_delay+0x250>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4618      	mov	r0, r3
 8005508:	4b07      	ldr	r3, [pc, #28]	; (8005528 <CAM_delay+0x254>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a07      	ldr	r2, [pc, #28]	; (800552c <CAM_delay+0x258>)
 800550e:	6812      	ldr	r2, [r2, #0]
 8005510:	4619      	mov	r1, r3
 8005512:	f001 f82e 	bl	8006572 <former_teeth_time_calculation>
 8005516:	e9c7 0102 	strd	r0, r1, [r7, #8]
                                                          teeth_count_CRK, number_miss_teeth);

        for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 800551a:	2300      	movs	r3, #0
 800551c:	627b      	str	r3, [r7, #36]	; 0x24
 800551e:	e0ed      	b.n	80056fc <CAM_delay+0x428>
 8005520:	20000a40 	.word	0x20000a40
 8005524:	2000026c 	.word	0x2000026c
 8005528:	20000278 	.word	0x20000278
 800552c:	20000238 	.word	0x20000238
 8005530:	200002a0 	.word	0x200002a0
 8005534:	40010800 	.word	0x40010800
 8005538:	20000740 	.word	0x20000740
 800553c:	200006a0 	.word	0x200006a0
 8005540:	20000744 	.word	0x20000744
 8005544:	200008bc 	.word	0x200008bc
 8005548:	20000738 	.word	0x20000738
 800554c:	20000018 	.word	0x20000018
 8005550:	200005e0 	.word	0x200005e0
            if (count == number_processing_edges_CAM_delay[cam_id]) {
 8005554:	4a72      	ldr	r2, [pc, #456]	; (8005720 <CAM_delay+0x44c>)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800555c:	6a3b      	ldr	r3, [r7, #32]
 800555e:	429a      	cmp	r2, r3
 8005560:	f000 80d5 	beq.w	800570e <CAM_delay+0x43a>
                break;
            }

            if (shift_counter_CAM_delay[cam_id][i] != 0) {
 8005564:	496f      	ldr	r1, [pc, #444]	; (8005724 <CAM_delay+0x450>)
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	4613      	mov	r3, r2
 800556a:	005b      	lsls	r3, r3, #1
 800556c:	4413      	add	r3, r2
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005572:	4413      	add	r3, r2
 8005574:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005578:	2b00      	cmp	r3, #0
 800557a:	f000 80bc 	beq.w	80056f6 <CAM_delay+0x422>
                if (angle_to_edge_CAM_delay[cam_id][i] + ((double)(shift_counter_CAM_delay[cam_id][i] - 1) + ((double)(TIM_Soft_GetCounter() + timer_overflow_CRK * (unsigned long)(TIM2->ARR))) / former_teeth_time) * revolution_CRK >= (delay_angle_CAM_delay * delay_factor_CAM_delay))  // Aurait été plus propre avec un getAutoreload
 800557e:	496a      	ldr	r1, [pc, #424]	; (8005728 <CAM_delay+0x454>)
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	4613      	mov	r3, r2
 8005584:	005b      	lsls	r3, r3, #1
 8005586:	4413      	add	r3, r2
 8005588:	005b      	lsls	r3, r3, #1
 800558a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800558c:	4413      	add	r3, r2
 800558e:	00db      	lsls	r3, r3, #3
 8005590:	440b      	add	r3, r1
 8005592:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005596:	4963      	ldr	r1, [pc, #396]	; (8005724 <CAM_delay+0x450>)
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	4613      	mov	r3, r2
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	4413      	add	r3, r2
 80055a0:	005b      	lsls	r3, r3, #1
 80055a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055a4:	4413      	add	r3, r2
 80055a6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80055aa:	3b01      	subs	r3, #1
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7fa ff19 	bl	80003e4 <__aeabi_ui2d>
 80055b2:	4680      	mov	r8, r0
 80055b4:	4689      	mov	r9, r1
 80055b6:	f002 fe4f 	bl	8008258 <TIM_Soft_GetCounter>
 80055ba:	4603      	mov	r3, r0
 80055bc:	4619      	mov	r1, r3
 80055be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c4:	4a59      	ldr	r2, [pc, #356]	; (800572c <CAM_delay+0x458>)
 80055c6:	6812      	ldr	r2, [r2, #0]
 80055c8:	fb02 f303 	mul.w	r3, r2, r3
 80055cc:	440b      	add	r3, r1
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7fa ff08 	bl	80003e4 <__aeabi_ui2d>
 80055d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80055d8:	f7fb f8a8 	bl	800072c <__aeabi_ddiv>
 80055dc:	4602      	mov	r2, r0
 80055de:	460b      	mov	r3, r1
 80055e0:	4640      	mov	r0, r8
 80055e2:	4649      	mov	r1, r9
 80055e4:	f7fa fdc2 	bl	800016c <__adddf3>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	4610      	mov	r0, r2
 80055ee:	4619      	mov	r1, r3
 80055f0:	4b4f      	ldr	r3, [pc, #316]	; (8005730 <CAM_delay+0x45c>)
 80055f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f6:	f7fa ff6f 	bl	80004d8 <__aeabi_dmul>
 80055fa:	4602      	mov	r2, r0
 80055fc:	460b      	mov	r3, r1
 80055fe:	4620      	mov	r0, r4
 8005600:	4629      	mov	r1, r5
 8005602:	f7fa fdb3 	bl	800016c <__adddf3>
 8005606:	4602      	mov	r2, r0
 8005608:	460b      	mov	r3, r1
 800560a:	4614      	mov	r4, r2
 800560c:	461d      	mov	r5, r3
 800560e:	4b49      	ldr	r3, [pc, #292]	; (8005734 <CAM_delay+0x460>)
 8005610:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005614:	4b48      	ldr	r3, [pc, #288]	; (8005738 <CAM_delay+0x464>)
 8005616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561a:	f7fa ff5d 	bl	80004d8 <__aeabi_dmul>
 800561e:	4602      	mov	r2, r0
 8005620:	460b      	mov	r3, r1
 8005622:	4620      	mov	r0, r4
 8005624:	4629      	mov	r1, r5
 8005626:	f7fb f9dd 	bl	80009e4 <__aeabi_dcmpge>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d05f      	beq.n	80056f0 <CAM_delay+0x41c>
                {
                    shift_counter_CAM_delay[cam_id][i] = 0;
 8005630:	493c      	ldr	r1, [pc, #240]	; (8005724 <CAM_delay+0x450>)
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	4613      	mov	r3, r2
 8005636:	005b      	lsls	r3, r3, #1
 8005638:	4413      	add	r3, r2
 800563a:	005b      	lsls	r3, r3, #1
 800563c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800563e:	4413      	add	r3, r2
 8005640:	2200      	movs	r2, #0
 8005642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    angle_to_edge_CAM_delay[cam_id][i] = 0;
 8005646:	4938      	ldr	r1, [pc, #224]	; (8005728 <CAM_delay+0x454>)
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	4613      	mov	r3, r2
 800564c:	005b      	lsls	r3, r3, #1
 800564e:	4413      	add	r3, r2
 8005650:	005b      	lsls	r3, r3, #1
 8005652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005654:	4413      	add	r3, r2
 8005656:	00db      	lsls	r3, r3, #3
 8005658:	4419      	add	r1, r3
 800565a:	f04f 0200 	mov.w	r2, #0
 800565e:	f04f 0300 	mov.w	r3, #0
 8005662:	e9c1 2300 	strd	r2, r3, [r1]
                    number_processing_edges_CAM_delay[cam_id]--;
 8005666:	4a2e      	ldr	r2, [pc, #184]	; (8005720 <CAM_delay+0x44c>)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800566e:	1e5a      	subs	r2, r3, #1
 8005670:	492b      	ldr	r1, [pc, #172]	; (8005720 <CAM_delay+0x44c>)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    if (cam_id == 0) {
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d114      	bne.n	80056a8 <CAM_delay+0x3d4>
                        if (HAL_GPIO_ReadPin(GPIOA, 11) == GPIO_PIN_RESET) {
 800567e:	210b      	movs	r1, #11
 8005680:	482e      	ldr	r0, [pc, #184]	; (800573c <CAM_delay+0x468>)
 8005682:	f7fd f9f7 	bl	8002a74 <HAL_GPIO_ReadPin>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d106      	bne.n	800569a <CAM_delay+0x3c6>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800568c:	2200      	movs	r2, #0
 800568e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005692:	482a      	ldr	r0, [pc, #168]	; (800573c <CAM_delay+0x468>)
 8005694:	f7fd fa05 	bl	8002aa2 <HAL_GPIO_WritePin>
 8005698:	e01b      	b.n	80056d2 <CAM_delay+0x3fe>
                        } else {
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800569a:	2201      	movs	r2, #1
 800569c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80056a0:	4826      	ldr	r0, [pc, #152]	; (800573c <CAM_delay+0x468>)
 80056a2:	f7fd f9fe 	bl	8002aa2 <HAL_GPIO_WritePin>
 80056a6:	e014      	b.n	80056d2 <CAM_delay+0x3fe>
                        };
                    } else if (cam_id == 1) {
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d111      	bne.n	80056d2 <CAM_delay+0x3fe>
                        if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_RESET) {
 80056ae:	2106      	movs	r1, #6
 80056b0:	4822      	ldr	r0, [pc, #136]	; (800573c <CAM_delay+0x468>)
 80056b2:	f7fd f9df 	bl	8002a74 <HAL_GPIO_ReadPin>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d105      	bne.n	80056c8 <CAM_delay+0x3f4>
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80056bc:	2200      	movs	r2, #0
 80056be:	2140      	movs	r1, #64	; 0x40
 80056c0:	481e      	ldr	r0, [pc, #120]	; (800573c <CAM_delay+0x468>)
 80056c2:	f7fd f9ee 	bl	8002aa2 <HAL_GPIO_WritePin>
 80056c6:	e004      	b.n	80056d2 <CAM_delay+0x3fe>
                        } else {
                            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80056c8:	2201      	movs	r2, #1
 80056ca:	2140      	movs	r1, #64	; 0x40
 80056cc:	481b      	ldr	r0, [pc, #108]	; (800573c <CAM_delay+0x468>)
 80056ce:	f7fd f9e8 	bl	8002aa2 <HAL_GPIO_WritePin>
                        };
                    }

                    if (active_CAM_edges[cam_id] == 'r' || active_CAM_edges[cam_id] == 'f') {
 80056d2:	4a1b      	ldr	r2, [pc, #108]	; (8005740 <CAM_delay+0x46c>)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4413      	add	r3, r2
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	2b72      	cmp	r3, #114	; 0x72
 80056dc:	d005      	beq.n	80056ea <CAM_delay+0x416>
 80056de:	4a18      	ldr	r2, [pc, #96]	; (8005740 <CAM_delay+0x46c>)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4413      	add	r3, r2
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	2b66      	cmp	r3, #102	; 0x66
 80056e8:	d113      	bne.n	8005712 <CAM_delay+0x43e>
                        TIM_Soft_Start();
 80056ea:	f002 fd47 	bl	800817c <TIM_Soft_Start>
                    }

                    break;
 80056ee:	e010      	b.n	8005712 <CAM_delay+0x43e>
                }

                count++;
 80056f0:	6a3b      	ldr	r3, [r7, #32]
 80056f2:	3301      	adds	r3, #1
 80056f4:	623b      	str	r3, [r7, #32]
        for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 80056f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f8:	3301      	adds	r3, #1
 80056fa:	627b      	str	r3, [r7, #36]	; 0x24
 80056fc:	4b11      	ldr	r3, [pc, #68]	; (8005744 <CAM_delay+0x470>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005702:	429a      	cmp	r2, r3
 8005704:	f6ff af26 	blt.w	8005554 <CAM_delay+0x280>
            }
        }
    }
}
 8005708:	e004      	b.n	8005714 <CAM_delay+0x440>
    if (timer_active_CAM_delay[cam_id] == true && number_processing_edges_CAM_delay[cam_id] == 0) {
 800570a:	bf00      	nop
 800570c:	e002      	b.n	8005714 <CAM_delay+0x440>
                break;
 800570e:	bf00      	nop
 8005710:	e000      	b.n	8005714 <CAM_delay+0x440>
                    break;
 8005712:	bf00      	nop
}
 8005714:	bf00      	nop
 8005716:	3728      	adds	r7, #40	; 0x28
 8005718:	46bd      	mov	sp, r7
 800571a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800571e:	bf00      	nop
 8005720:	200006a0 	.word	0x200006a0
 8005724:	200006a8 	.word	0x200006a8
 8005728:	200006d8 	.word	0x200006d8
 800572c:	20000274 	.word	0x20000274
 8005730:	200002a0 	.word	0x200002a0
 8005734:	20000738 	.word	0x20000738
 8005738:	20000018 	.word	0x20000018
 800573c:	40010800 	.word	0x40010800
 8005740:	200005e0 	.word	0x200005e0
 8005744:	0800c0e0 	.word	0x0800c0e0

08005748 <CAM_delay_counter>:

//## CAM_delay_counter: CAM_TOOTH_OFF / CAM_REF_CRK / CAM_SYN / CAM_SYN_CRK
void CAM_delay_counter(int cam_id) {
 8005748:	b590      	push	{r4, r7, lr}
 800574a:	b089      	sub	sp, #36	; 0x24
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
    if ((failure_identify == '9') && CRK_signal == false) {
 8005750:	4ba4      	ldr	r3, [pc, #656]	; (80059e4 <CAM_delay_counter+0x29c>)
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	2b39      	cmp	r3, #57	; 0x39
 8005756:	f040 8140 	bne.w	80059da <CAM_delay_counter+0x292>
 800575a:	4ba3      	ldr	r3, [pc, #652]	; (80059e8 <CAM_delay_counter+0x2a0>)
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	f083 0301 	eor.w	r3, r3, #1
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2b00      	cmp	r3, #0
 8005766:	f000 8138 	beq.w	80059da <CAM_delay_counter+0x292>
        interrupt_check_CAM_delay[cam_id] = true;
 800576a:	4aa0      	ldr	r2, [pc, #640]	; (80059ec <CAM_delay_counter+0x2a4>)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4413      	add	r3, r2
 8005770:	2201      	movs	r2, #1
 8005772:	701a      	strb	r2, [r3, #0]

        if (timer_active_CAM_delay[cam_id] == true) {
 8005774:	4a9e      	ldr	r2, [pc, #632]	; (80059f0 <CAM_delay_counter+0x2a8>)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4413      	add	r3, r2
 800577a:	781b      	ldrb	r3, [r3, #0]
 800577c:	2b00      	cmp	r3, #0
 800577e:	f000 80cb 	beq.w	8005918 <CAM_delay_counter+0x1d0>
            int i = 0;
 8005782:	2300      	movs	r3, #0
 8005784:	61fb      	str	r3, [r7, #28]
            int count = 0;
 8005786:	2300      	movs	r3, #0
 8005788:	61bb      	str	r3, [r7, #24]

            if (number_processing_edges_CAM_delay[cam_id] != 0) {
 800578a:	4a9a      	ldr	r2, [pc, #616]	; (80059f4 <CAM_delay_counter+0x2ac>)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d056      	beq.n	8005844 <CAM_delay_counter+0xfc>
                for (i = 0; i < edges_beetween_shift_CAM_delay; i++)  // edges_beetween_shift_CAM_delay = 6
 8005796:	2300      	movs	r3, #0
 8005798:	61fb      	str	r3, [r7, #28]
 800579a:	e04c      	b.n	8005836 <CAM_delay_counter+0xee>
                {
                    if (count == number_processing_edges_CAM_delay[cam_id]) {
 800579c:	4a95      	ldr	r2, [pc, #596]	; (80059f4 <CAM_delay_counter+0x2ac>)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d04b      	beq.n	8005842 <CAM_delay_counter+0xfa>
                        break;
                    }

                    if (shift_counter_CAM_delay[cam_id][i] != 0) {
 80057aa:	4993      	ldr	r1, [pc, #588]	; (80059f8 <CAM_delay_counter+0x2b0>)
 80057ac:	687a      	ldr	r2, [r7, #4]
 80057ae:	4613      	mov	r3, r2
 80057b0:	005b      	lsls	r3, r3, #1
 80057b2:	4413      	add	r3, r2
 80057b4:	005b      	lsls	r3, r3, #1
 80057b6:	69fa      	ldr	r2, [r7, #28]
 80057b8:	4413      	add	r3, r2
 80057ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d036      	beq.n	8005830 <CAM_delay_counter+0xe8>
                        if (teeth_count_CRK == number_teeth_between_gaps) {
 80057c2:	4b8e      	ldr	r3, [pc, #568]	; (80059fc <CAM_delay_counter+0x2b4>)
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	4b8e      	ldr	r3, [pc, #568]	; (8005a00 <CAM_delay_counter+0x2b8>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d118      	bne.n	8005800 <CAM_delay_counter+0xb8>
                            shift_counter_CAM_delay[cam_id][i] =
                                shift_counter_CAM_delay[cam_id][i] + number_miss_teeth + 1;
 80057ce:	498a      	ldr	r1, [pc, #552]	; (80059f8 <CAM_delay_counter+0x2b0>)
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	4613      	mov	r3, r2
 80057d4:	005b      	lsls	r3, r3, #1
 80057d6:	4413      	add	r3, r2
 80057d8:	005b      	lsls	r3, r3, #1
 80057da:	69fa      	ldr	r2, [r7, #28]
 80057dc:	4413      	add	r3, r2
 80057de:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80057e2:	4a88      	ldr	r2, [pc, #544]	; (8005a04 <CAM_delay_counter+0x2bc>)
 80057e4:	6812      	ldr	r2, [r2, #0]
 80057e6:	4413      	add	r3, r2
 80057e8:	1c59      	adds	r1, r3, #1
                            shift_counter_CAM_delay[cam_id][i] =
 80057ea:	4883      	ldr	r0, [pc, #524]	; (80059f8 <CAM_delay_counter+0x2b0>)
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	4613      	mov	r3, r2
 80057f0:	005b      	lsls	r3, r3, #1
 80057f2:	4413      	add	r3, r2
 80057f4:	005b      	lsls	r3, r3, #1
 80057f6:	69fa      	ldr	r2, [r7, #28]
 80057f8:	4413      	add	r3, r2
 80057fa:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 80057fe:	e014      	b.n	800582a <CAM_delay_counter+0xe2>
                        } else {
                            shift_counter_CAM_delay[cam_id][i]++;
 8005800:	497d      	ldr	r1, [pc, #500]	; (80059f8 <CAM_delay_counter+0x2b0>)
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	4613      	mov	r3, r2
 8005806:	005b      	lsls	r3, r3, #1
 8005808:	4413      	add	r3, r2
 800580a:	005b      	lsls	r3, r3, #1
 800580c:	69fa      	ldr	r2, [r7, #28]
 800580e:	4413      	add	r3, r2
 8005810:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005814:	1c59      	adds	r1, r3, #1
 8005816:	4878      	ldr	r0, [pc, #480]	; (80059f8 <CAM_delay_counter+0x2b0>)
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	4613      	mov	r3, r2
 800581c:	005b      	lsls	r3, r3, #1
 800581e:	4413      	add	r3, r2
 8005820:	005b      	lsls	r3, r3, #1
 8005822:	69fa      	ldr	r2, [r7, #28]
 8005824:	4413      	add	r3, r2
 8005826:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                        }

                        count++;
 800582a:	69bb      	ldr	r3, [r7, #24]
 800582c:	3301      	adds	r3, #1
 800582e:	61bb      	str	r3, [r7, #24]
                for (i = 0; i < edges_beetween_shift_CAM_delay; i++)  // edges_beetween_shift_CAM_delay = 6
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	3301      	adds	r3, #1
 8005834:	61fb      	str	r3, [r7, #28]
 8005836:	4b74      	ldr	r3, [pc, #464]	; (8005a08 <CAM_delay_counter+0x2c0>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	69fa      	ldr	r2, [r7, #28]
 800583c:	429a      	cmp	r2, r3
 800583e:	dbad      	blt.n	800579c <CAM_delay_counter+0x54>
 8005840:	e000      	b.n	8005844 <CAM_delay_counter+0xfc>
                        break;
 8005842:	bf00      	nop
                    }
                }
            }

            i = 0;
 8005844:	2300      	movs	r3, #0
 8005846:	61fb      	str	r3, [r7, #28]

            double former_teeth_time;
            former_teeth_time = former_teeth_time_calculation_output(
 8005848:	4b70      	ldr	r3, [pc, #448]	; (8005a0c <CAM_delay_counter+0x2c4>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4618      	mov	r0, r3
 800584e:	4b6b      	ldr	r3, [pc, #428]	; (80059fc <CAM_delay_counter+0x2b4>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a6c      	ldr	r2, [pc, #432]	; (8005a04 <CAM_delay_counter+0x2bc>)
 8005854:	6812      	ldr	r2, [r2, #0]
 8005856:	4619      	mov	r1, r3
 8005858:	f000 feb2 	bl	80065c0 <former_teeth_time_calculation_output>
 800585c:	e9c7 0102 	strd	r0, r1, [r7, #8]
                T_TOOTH_RAW, teeth_count_CRK, number_miss_teeth);

            for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8005860:	2300      	movs	r3, #0
 8005862:	61fb      	str	r3, [r7, #28]
 8005864:	e052      	b.n	800590c <CAM_delay_counter+0x1c4>
                if (shift_counter_CAM_delay[cam_id][i] == 0) {
 8005866:	4964      	ldr	r1, [pc, #400]	; (80059f8 <CAM_delay_counter+0x2b0>)
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	4613      	mov	r3, r2
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	4413      	add	r3, r2
 8005870:	005b      	lsls	r3, r3, #1
 8005872:	69fa      	ldr	r2, [r7, #28]
 8005874:	4413      	add	r3, r2
 8005876:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d143      	bne.n	8005906 <CAM_delay_counter+0x1be>
                    shift_counter_CAM_delay[cam_id][i] = 1;
 800587e:	495e      	ldr	r1, [pc, #376]	; (80059f8 <CAM_delay_counter+0x2b0>)
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	4613      	mov	r3, r2
 8005884:	005b      	lsls	r3, r3, #1
 8005886:	4413      	add	r3, r2
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	69fa      	ldr	r2, [r7, #28]
 800588c:	4413      	add	r3, r2
 800588e:	2201      	movs	r2, #1
 8005890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    angle_to_edge_CAM_delay[cam_id][i] =
                        ((double)(__HAL_TIM_GET_COUNTER(&htim1)) / former_teeth_time) * revolution_CRK;
 8005894:	4b5e      	ldr	r3, [pc, #376]	; (8005a10 <CAM_delay_counter+0x2c8>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589a:	4618      	mov	r0, r3
 800589c:	f7fa fda2 	bl	80003e4 <__aeabi_ui2d>
 80058a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058a4:	f7fa ff42 	bl	800072c <__aeabi_ddiv>
 80058a8:	4602      	mov	r2, r0
 80058aa:	460b      	mov	r3, r1
 80058ac:	4610      	mov	r0, r2
 80058ae:	4619      	mov	r1, r3
 80058b0:	4b58      	ldr	r3, [pc, #352]	; (8005a14 <CAM_delay_counter+0x2cc>)
 80058b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b6:	f7fa fe0f 	bl	80004d8 <__aeabi_dmul>
 80058ba:	4602      	mov	r2, r0
 80058bc:	460b      	mov	r3, r1
 80058be:	4610      	mov	r0, r2
 80058c0:	4619      	mov	r1, r3
                    angle_to_edge_CAM_delay[cam_id][i] =
 80058c2:	4c55      	ldr	r4, [pc, #340]	; (8005a18 <CAM_delay_counter+0x2d0>)
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	4613      	mov	r3, r2
 80058c8:	005b      	lsls	r3, r3, #1
 80058ca:	4413      	add	r3, r2
 80058cc:	005b      	lsls	r3, r3, #1
 80058ce:	69fa      	ldr	r2, [r7, #28]
 80058d0:	4413      	add	r3, r2
 80058d2:	00db      	lsls	r3, r3, #3
 80058d4:	4423      	add	r3, r4
 80058d6:	e9c3 0100 	strd	r0, r1, [r3]
                    HAL_TIM_Base_Stop(&htim1);
 80058da:	484d      	ldr	r0, [pc, #308]	; (8005a10 <CAM_delay_counter+0x2c8>)
 80058dc:	f7fd fdc6 	bl	800346c <HAL_TIM_Base_Stop>
                    __HAL_TIM_SET_COUNTER(&htim1, 0);
 80058e0:	4b4b      	ldr	r3, [pc, #300]	; (8005a10 <CAM_delay_counter+0x2c8>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2200      	movs	r2, #0
 80058e6:	625a      	str	r2, [r3, #36]	; 0x24
                    timer_active_CAM_delay[cam_id] = false;
 80058e8:	4a41      	ldr	r2, [pc, #260]	; (80059f0 <CAM_delay_counter+0x2a8>)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4413      	add	r3, r2
 80058ee:	2200      	movs	r2, #0
 80058f0:	701a      	strb	r2, [r3, #0]
                    number_processing_edges_CAM_delay[cam_id]++;
 80058f2:	4a40      	ldr	r2, [pc, #256]	; (80059f4 <CAM_delay_counter+0x2ac>)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058fa:	1c5a      	adds	r2, r3, #1
 80058fc:	493d      	ldr	r1, [pc, #244]	; (80059f4 <CAM_delay_counter+0x2ac>)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    break;
 8005904:	e069      	b.n	80059da <CAM_delay_counter+0x292>
            for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	3301      	adds	r3, #1
 800590a:	61fb      	str	r3, [r7, #28]
 800590c:	4b3e      	ldr	r3, [pc, #248]	; (8005a08 <CAM_delay_counter+0x2c0>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	69fa      	ldr	r2, [r7, #28]
 8005912:	429a      	cmp	r2, r3
 8005914:	dba7      	blt.n	8005866 <CAM_delay_counter+0x11e>
                    count++;
                }
            }
        }
    }
}
 8005916:	e060      	b.n	80059da <CAM_delay_counter+0x292>
        } else if (number_processing_edges_CAM_delay[cam_id] != 0) {
 8005918:	4a36      	ldr	r2, [pc, #216]	; (80059f4 <CAM_delay_counter+0x2ac>)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d05a      	beq.n	80059da <CAM_delay_counter+0x292>
            int count = 0;
 8005924:	2300      	movs	r3, #0
 8005926:	617b      	str	r3, [r7, #20]
            int i = 0;
 8005928:	2300      	movs	r3, #0
 800592a:	613b      	str	r3, [r7, #16]
            for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 800592c:	2300      	movs	r3, #0
 800592e:	613b      	str	r3, [r7, #16]
 8005930:	e04c      	b.n	80059cc <CAM_delay_counter+0x284>
                if (count == number_processing_edges_CAM_delay[cam_id]) {
 8005932:	4a30      	ldr	r2, [pc, #192]	; (80059f4 <CAM_delay_counter+0x2ac>)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	429a      	cmp	r2, r3
 800593e:	d04b      	beq.n	80059d8 <CAM_delay_counter+0x290>
                if (shift_counter_CAM_delay[cam_id][i] != 0) {
 8005940:	492d      	ldr	r1, [pc, #180]	; (80059f8 <CAM_delay_counter+0x2b0>)
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	4613      	mov	r3, r2
 8005946:	005b      	lsls	r3, r3, #1
 8005948:	4413      	add	r3, r2
 800594a:	005b      	lsls	r3, r3, #1
 800594c:	693a      	ldr	r2, [r7, #16]
 800594e:	4413      	add	r3, r2
 8005950:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d036      	beq.n	80059c6 <CAM_delay_counter+0x27e>
                    if (teeth_count_CRK == number_teeth_between_gaps) {
 8005958:	4b28      	ldr	r3, [pc, #160]	; (80059fc <CAM_delay_counter+0x2b4>)
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	4b28      	ldr	r3, [pc, #160]	; (8005a00 <CAM_delay_counter+0x2b8>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	429a      	cmp	r2, r3
 8005962:	d118      	bne.n	8005996 <CAM_delay_counter+0x24e>
                            shift_counter_CAM_delay[cam_id][i] + number_miss_teeth + 1;
 8005964:	4924      	ldr	r1, [pc, #144]	; (80059f8 <CAM_delay_counter+0x2b0>)
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	4613      	mov	r3, r2
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	4413      	add	r3, r2
 800596e:	005b      	lsls	r3, r3, #1
 8005970:	693a      	ldr	r2, [r7, #16]
 8005972:	4413      	add	r3, r2
 8005974:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005978:	4a22      	ldr	r2, [pc, #136]	; (8005a04 <CAM_delay_counter+0x2bc>)
 800597a:	6812      	ldr	r2, [r2, #0]
 800597c:	4413      	add	r3, r2
 800597e:	1c59      	adds	r1, r3, #1
                        shift_counter_CAM_delay[cam_id][i] =
 8005980:	481d      	ldr	r0, [pc, #116]	; (80059f8 <CAM_delay_counter+0x2b0>)
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	4613      	mov	r3, r2
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	4413      	add	r3, r2
 800598a:	005b      	lsls	r3, r3, #1
 800598c:	693a      	ldr	r2, [r7, #16]
 800598e:	4413      	add	r3, r2
 8005990:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 8005994:	e014      	b.n	80059c0 <CAM_delay_counter+0x278>
                        shift_counter_CAM_delay[cam_id][i]++;
 8005996:	4918      	ldr	r1, [pc, #96]	; (80059f8 <CAM_delay_counter+0x2b0>)
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	4613      	mov	r3, r2
 800599c:	005b      	lsls	r3, r3, #1
 800599e:	4413      	add	r3, r2
 80059a0:	005b      	lsls	r3, r3, #1
 80059a2:	693a      	ldr	r2, [r7, #16]
 80059a4:	4413      	add	r3, r2
 80059a6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80059aa:	1c59      	adds	r1, r3, #1
 80059ac:	4812      	ldr	r0, [pc, #72]	; (80059f8 <CAM_delay_counter+0x2b0>)
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	4613      	mov	r3, r2
 80059b2:	005b      	lsls	r3, r3, #1
 80059b4:	4413      	add	r3, r2
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	4413      	add	r3, r2
 80059bc:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
                    count++;
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	3301      	adds	r3, #1
 80059c4:	617b      	str	r3, [r7, #20]
            for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	3301      	adds	r3, #1
 80059ca:	613b      	str	r3, [r7, #16]
 80059cc:	4b0e      	ldr	r3, [pc, #56]	; (8005a08 <CAM_delay_counter+0x2c0>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	693a      	ldr	r2, [r7, #16]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	dbad      	blt.n	8005932 <CAM_delay_counter+0x1ea>
}
 80059d6:	e000      	b.n	80059da <CAM_delay_counter+0x292>
                    break;
 80059d8:	bf00      	nop
}
 80059da:	bf00      	nop
 80059dc:	3724      	adds	r7, #36	; 0x24
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd90      	pop	{r4, r7, pc}
 80059e2:	bf00      	nop
 80059e4:	2000000c 	.word	0x2000000c
 80059e8:	200002ab 	.word	0x200002ab
 80059ec:	20000744 	.word	0x20000744
 80059f0:	20000740 	.word	0x20000740
 80059f4:	200006a0 	.word	0x200006a0
 80059f8:	200006a8 	.word	0x200006a8
 80059fc:	20000278 	.word	0x20000278
 8005a00:	20000288 	.word	0x20000288
 8005a04:	20000238 	.word	0x20000238
 8005a08:	0800c0e0 	.word	0x0800c0e0
 8005a0c:	2000026c 	.word	0x2000026c
 8005a10:	200008bc 	.word	0x200008bc
 8005a14:	200002a0 	.word	0x200002a0
 8005a18:	200006d8 	.word	0x200006d8

08005a1c <CAM_delay_reset>:

//## CAM_delay reset
void CAM_delay_reset(void) {
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b082      	sub	sp, #8
 8005a20:	af00      	add	r7, sp, #0
    failure_active = false;
 8005a22:	4b2e      	ldr	r3, [pc, #184]	; (8005adc <CAM_delay_reset+0xc0>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	701a      	strb	r2, [r3, #0]
    failure_set = false;
 8005a28:	4b2d      	ldr	r3, [pc, #180]	; (8005ae0 <CAM_delay_reset+0xc4>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_Stop(&htim1);  // disable tim1
 8005a2e:	482d      	ldr	r0, [pc, #180]	; (8005ae4 <CAM_delay_reset+0xc8>)
 8005a30:	f7fd fd1c 	bl	800346c <HAL_TIM_Base_Stop>
    __HAL_TIM_SET_COUNTER(&htim1, 0);          // clear tim1 counter
 8005a34:	4b2b      	ldr	r3, [pc, #172]	; (8005ae4 <CAM_delay_reset+0xc8>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	625a      	str	r2, [r3, #36]	; 0x24
    TIM_Soft_Stop();
 8005a3c:	f002 fbb4 	bl	80081a8 <TIM_Soft_Stop>
    TIM_Soft_Reset();
 8005a40:	f002 fbf0 	bl	8008224 <TIM_Soft_Reset>

    number_processing_edges_CAM_delay[0] = 0;
 8005a44:	4b28      	ldr	r3, [pc, #160]	; (8005ae8 <CAM_delay_reset+0xcc>)
 8005a46:	2200      	movs	r2, #0
 8005a48:	601a      	str	r2, [r3, #0]
    number_processing_edges_CAM_delay[1] = 0;
 8005a4a:	4b27      	ldr	r3, [pc, #156]	; (8005ae8 <CAM_delay_reset+0xcc>)
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	605a      	str	r2, [r3, #4]
    timer_active_CAM_delay[0] = false;
 8005a50:	4b26      	ldr	r3, [pc, #152]	; (8005aec <CAM_delay_reset+0xd0>)
 8005a52:	2200      	movs	r2, #0
 8005a54:	701a      	strb	r2, [r3, #0]
    timer_active_CAM_delay[1] = false;
 8005a56:	4b25      	ldr	r3, [pc, #148]	; (8005aec <CAM_delay_reset+0xd0>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	705a      	strb	r2, [r3, #1]
    delay_counter_CAM_REF_CRK = 0;
 8005a5c:	4b24      	ldr	r3, [pc, #144]	; (8005af0 <CAM_delay_reset+0xd4>)
 8005a5e:	2200      	movs	r2, #0
 8005a60:	601a      	str	r2, [r3, #0]

    int i;

    for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8005a62:	2300      	movs	r3, #0
 8005a64:	607b      	str	r3, [r7, #4]
 8005a66:	e00d      	b.n	8005a84 <CAM_delay_reset+0x68>
        shift_counter_CAM_delay[0][i] = 0;
 8005a68:	4a22      	ldr	r2, [pc, #136]	; (8005af4 <CAM_delay_reset+0xd8>)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        shift_counter_CAM_delay[1][i] = 0;
 8005a72:	4a20      	ldr	r2, [pc, #128]	; (8005af4 <CAM_delay_reset+0xd8>)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	3306      	adds	r3, #6
 8005a78:	2100      	movs	r1, #0
 8005a7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	3301      	adds	r3, #1
 8005a82:	607b      	str	r3, [r7, #4]
 8005a84:	4b1c      	ldr	r3, [pc, #112]	; (8005af8 <CAM_delay_reset+0xdc>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	dbec      	blt.n	8005a68 <CAM_delay_reset+0x4c>
    }

    i = 0;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	607b      	str	r3, [r7, #4]

    for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8005a92:	2300      	movs	r3, #0
 8005a94:	607b      	str	r3, [r7, #4]
 8005a96:	e017      	b.n	8005ac8 <CAM_delay_reset+0xac>
        angle_to_edge_CAM_delay[0][i] = 0;
 8005a98:	4a18      	ldr	r2, [pc, #96]	; (8005afc <CAM_delay_reset+0xe0>)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	00db      	lsls	r3, r3, #3
 8005a9e:	18d1      	adds	r1, r2, r3
 8005aa0:	f04f 0200 	mov.w	r2, #0
 8005aa4:	f04f 0300 	mov.w	r3, #0
 8005aa8:	e9c1 2300 	strd	r2, r3, [r1]
        angle_to_edge_CAM_delay[1][i] = 0;
 8005aac:	4a13      	ldr	r2, [pc, #76]	; (8005afc <CAM_delay_reset+0xe0>)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	3306      	adds	r3, #6
 8005ab2:	00db      	lsls	r3, r3, #3
 8005ab4:	18d1      	adds	r1, r2, r3
 8005ab6:	f04f 0200 	mov.w	r2, #0
 8005aba:	f04f 0300 	mov.w	r3, #0
 8005abe:	e9c1 2300 	strd	r2, r3, [r1]
    for (i = 0; i < edges_beetween_shift_CAM_delay; i++) {
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	3301      	adds	r3, #1
 8005ac6:	607b      	str	r3, [r7, #4]
 8005ac8:	4b0b      	ldr	r3, [pc, #44]	; (8005af8 <CAM_delay_reset+0xdc>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	dbe2      	blt.n	8005a98 <CAM_delay_reset+0x7c>
    }
}
 8005ad2:	bf00      	nop
 8005ad4:	bf00      	nop
 8005ad6:	3708      	adds	r7, #8
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	20000674 	.word	0x20000674
 8005ae0:	20000676 	.word	0x20000676
 8005ae4:	200008bc 	.word	0x200008bc
 8005ae8:	200006a0 	.word	0x200006a0
 8005aec:	20000740 	.word	0x20000740
 8005af0:	20000748 	.word	0x20000748
 8005af4:	200006a8 	.word	0x200006a8
 8005af8:	0800c0e0 	.word	0x0800c0e0
 8005afc:	200006d8 	.word	0x200006d8

08005b00 <output_CRK_TOOTH_OFF>:

//##Output_CRK_TOOTH_OFF
void output_CRK_TOOTH_OFF(void) {
 8005b00:	b580      	push	{r7, lr}
 8005b02:	af00      	add	r7, sp, #0
    number_teeth_between_tooth_off = number_teeth_between_gaps / number_tooth_off;
 8005b04:	4b4b      	ldr	r3, [pc, #300]	; (8005c34 <output_CRK_TOOTH_OFF+0x134>)
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	4b4b      	ldr	r3, [pc, #300]	; (8005c38 <output_CRK_TOOTH_OFF+0x138>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b10:	4a4a      	ldr	r2, [pc, #296]	; (8005c3c <output_CRK_TOOTH_OFF+0x13c>)
 8005b12:	6013      	str	r3, [r2, #0]

    // only count a tooth when CRK rising edge
    if (CRK_signal == true) {
 8005b14:	4b4a      	ldr	r3, [pc, #296]	; (8005c40 <output_CRK_TOOTH_OFF+0x140>)
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d025      	beq.n	8005b68 <output_CRK_TOOTH_OFF+0x68>
        if (teeth_count_CRK != number_teeth_between_gaps) {
 8005b1c:	4b49      	ldr	r3, [pc, #292]	; (8005c44 <output_CRK_TOOTH_OFF+0x144>)
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	4b44      	ldr	r3, [pc, #272]	; (8005c34 <output_CRK_TOOTH_OFF+0x134>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d005      	beq.n	8005b34 <output_CRK_TOOTH_OFF+0x34>
            teeth_counter_CRK_TOOTH_OFF = teeth_count_CRK + 1;
 8005b28:	4b46      	ldr	r3, [pc, #280]	; (8005c44 <output_CRK_TOOTH_OFF+0x144>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	4a46      	ldr	r2, [pc, #280]	; (8005c48 <output_CRK_TOOTH_OFF+0x148>)
 8005b30:	6013      	str	r3, [r2, #0]
 8005b32:	e019      	b.n	8005b68 <output_CRK_TOOTH_OFF+0x68>
        } else if (teeth_count_CRK == number_teeth_between_gaps) {
 8005b34:	4b43      	ldr	r3, [pc, #268]	; (8005c44 <output_CRK_TOOTH_OFF+0x144>)
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	4b3e      	ldr	r3, [pc, #248]	; (8005c34 <output_CRK_TOOTH_OFF+0x134>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d113      	bne.n	8005b68 <output_CRK_TOOTH_OFF+0x68>
            teeth_counter_CRK_TOOTH_OFF = 1;
 8005b40:	4b41      	ldr	r3, [pc, #260]	; (8005c48 <output_CRK_TOOTH_OFF+0x148>)
 8005b42:	2201      	movs	r2, #1
 8005b44:	601a      	str	r2, [r3, #0]
            counter_gap_left_CRK_TOOTH_OFF++;
 8005b46:	4b41      	ldr	r3, [pc, #260]	; (8005c4c <output_CRK_TOOTH_OFF+0x14c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	4a3f      	ldr	r2, [pc, #252]	; (8005c4c <output_CRK_TOOTH_OFF+0x14c>)
 8005b4e:	6013      	str	r3, [r2, #0]
            counter_tooth_off = 0;  // reset at every gap
 8005b50:	4b3f      	ldr	r3, [pc, #252]	; (8005c50 <output_CRK_TOOTH_OFF+0x150>)
 8005b52:	2200      	movs	r2, #0
 8005b54:	601a      	str	r2, [r3, #0]

            if (counter_gap_left_CRK_TOOTH_OFF == number_gap) {  // if we made a full rotation
 8005b56:	4b3d      	ldr	r3, [pc, #244]	; (8005c4c <output_CRK_TOOTH_OFF+0x14c>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a3e      	ldr	r2, [pc, #248]	; (8005c54 <output_CRK_TOOTH_OFF+0x154>)
 8005b5c:	6812      	ldr	r2, [r2, #0]
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d102      	bne.n	8005b68 <output_CRK_TOOTH_OFF+0x68>
                counter_gap_left_CRK_TOOTH_OFF = 0;
 8005b62:	4b3a      	ldr	r3, [pc, #232]	; (8005c4c <output_CRK_TOOTH_OFF+0x14c>)
 8005b64:	2200      	movs	r2, #0
 8005b66:	601a      	str	r2, [r3, #0]
            }
        }
    }

    if (failure_active == true) {
 8005b68:	4b3b      	ldr	r3, [pc, #236]	; (8005c58 <output_CRK_TOOTH_OFF+0x158>)
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d01f      	beq.n	8005bb0 <output_CRK_TOOTH_OFF+0xb0>
        if (CRK_signal == false) {  // if failure active and the Crk is set to 0 set Crk output at 1 to miss a tooth
 8005b70:	4b33      	ldr	r3, [pc, #204]	; (8005c40 <output_CRK_TOOTH_OFF+0x140>)
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	f083 0301 	eor.w	r3, r3, #1
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d008      	beq.n	8005b90 <output_CRK_TOOTH_OFF+0x90>
            failure_passed = true;
 8005b7e:	4b37      	ldr	r3, [pc, #220]	; (8005c5c <output_CRK_TOOTH_OFF+0x15c>)
 8005b80:	2201      	movs	r2, #1
 8005b82:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8005b84:	2201      	movs	r2, #1
 8005b86:	2110      	movs	r1, #16
 8005b88:	4835      	ldr	r0, [pc, #212]	; (8005c60 <output_CRK_TOOTH_OFF+0x160>)
 8005b8a:	f7fc ff8a 	bl	8002aa2 <HAL_GPIO_WritePin>
            }

        } else {
        }
    }
}
 8005b8e:	e04e      	b.n	8005c2e <output_CRK_TOOTH_OFF+0x12e>
        } else if (failure_passed == true) {  // a tooth has been skiped
 8005b90:	4b32      	ldr	r3, [pc, #200]	; (8005c5c <output_CRK_TOOTH_OFF+0x15c>)
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d04a      	beq.n	8005c2e <output_CRK_TOOTH_OFF+0x12e>
            failure_passed = false;
 8005b98:	4b30      	ldr	r3, [pc, #192]	; (8005c5c <output_CRK_TOOTH_OFF+0x15c>)
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	701a      	strb	r2, [r3, #0]
            failure_active = false;
 8005b9e:	4b2e      	ldr	r3, [pc, #184]	; (8005c58 <output_CRK_TOOTH_OFF+0x158>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	701a      	strb	r2, [r3, #0]
            counter_tooth_off++;
 8005ba4:	4b2a      	ldr	r3, [pc, #168]	; (8005c50 <output_CRK_TOOTH_OFF+0x150>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	4a29      	ldr	r2, [pc, #164]	; (8005c50 <output_CRK_TOOTH_OFF+0x150>)
 8005bac:	6013      	str	r3, [r2, #0]
}
 8005bae:	e03e      	b.n	8005c2e <output_CRK_TOOTH_OFF+0x12e>
        if (((teeth_counter_CRK_TOOTH_OFF % number_teeth_between_tooth_off) == ((number_teeth_between_tooth_off / 2) + 1)) && (CRK_signal == true)) {  // if we passed a tooth and this tooth is separated by the number_teeth_between_tooth_off
 8005bb0:	4b25      	ldr	r3, [pc, #148]	; (8005c48 <output_CRK_TOOTH_OFF+0x148>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a21      	ldr	r2, [pc, #132]	; (8005c3c <output_CRK_TOOTH_OFF+0x13c>)
 8005bb6:	6812      	ldr	r2, [r2, #0]
 8005bb8:	fbb3 f1f2 	udiv	r1, r3, r2
 8005bbc:	fb01 f202 	mul.w	r2, r1, r2
 8005bc0:	1a9a      	subs	r2, r3, r2
 8005bc2:	4b1e      	ldr	r3, [pc, #120]	; (8005c3c <output_CRK_TOOTH_OFF+0x13c>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	085b      	lsrs	r3, r3, #1
 8005bc8:	3301      	adds	r3, #1
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d12f      	bne.n	8005c2e <output_CRK_TOOTH_OFF+0x12e>
 8005bce:	4b1c      	ldr	r3, [pc, #112]	; (8005c40 <output_CRK_TOOTH_OFF+0x140>)
 8005bd0:	781b      	ldrb	r3, [r3, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d02b      	beq.n	8005c2e <output_CRK_TOOTH_OFF+0x12e>
            if ((counter_gap_left_CRK_TOOTH_OFF == 0) && (counter_tooth_off < ((number_tooth_off / number_gap) + (number_tooth_off % number_gap)))) {
 8005bd6:	4b1d      	ldr	r3, [pc, #116]	; (8005c4c <output_CRK_TOOTH_OFF+0x14c>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d117      	bne.n	8005c0e <output_CRK_TOOTH_OFF+0x10e>
 8005bde:	4b16      	ldr	r3, [pc, #88]	; (8005c38 <output_CRK_TOOTH_OFF+0x138>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a1c      	ldr	r2, [pc, #112]	; (8005c54 <output_CRK_TOOTH_OFF+0x154>)
 8005be4:	6812      	ldr	r2, [r2, #0]
 8005be6:	fbb3 f1f2 	udiv	r1, r3, r2
 8005bea:	4b13      	ldr	r3, [pc, #76]	; (8005c38 <output_CRK_TOOTH_OFF+0x138>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a19      	ldr	r2, [pc, #100]	; (8005c54 <output_CRK_TOOTH_OFF+0x154>)
 8005bf0:	6812      	ldr	r2, [r2, #0]
 8005bf2:	fbb3 f0f2 	udiv	r0, r3, r2
 8005bf6:	fb00 f202 	mul.w	r2, r0, r2
 8005bfa:	1a9b      	subs	r3, r3, r2
 8005bfc:	18ca      	adds	r2, r1, r3
 8005bfe:	4b14      	ldr	r3, [pc, #80]	; (8005c50 <output_CRK_TOOTH_OFF+0x150>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d903      	bls.n	8005c0e <output_CRK_TOOTH_OFF+0x10e>
                failure_active = true;
 8005c06:	4b14      	ldr	r3, [pc, #80]	; (8005c58 <output_CRK_TOOTH_OFF+0x158>)
 8005c08:	2201      	movs	r2, #1
 8005c0a:	701a      	strb	r2, [r3, #0]
}
 8005c0c:	e00f      	b.n	8005c2e <output_CRK_TOOTH_OFF+0x12e>
            } else if (counter_tooth_off < (number_tooth_off / number_gap)) {
 8005c0e:	4b0a      	ldr	r3, [pc, #40]	; (8005c38 <output_CRK_TOOTH_OFF+0x138>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a10      	ldr	r2, [pc, #64]	; (8005c54 <output_CRK_TOOTH_OFF+0x154>)
 8005c14:	6812      	ldr	r2, [r2, #0]
 8005c16:	fbb3 f2f2 	udiv	r2, r3, r2
 8005c1a:	4b0d      	ldr	r3, [pc, #52]	; (8005c50 <output_CRK_TOOTH_OFF+0x150>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d903      	bls.n	8005c2a <output_CRK_TOOTH_OFF+0x12a>
                failure_active = true;
 8005c22:	4b0d      	ldr	r3, [pc, #52]	; (8005c58 <output_CRK_TOOTH_OFF+0x158>)
 8005c24:	2201      	movs	r2, #1
 8005c26:	701a      	strb	r2, [r3, #0]
}
 8005c28:	e001      	b.n	8005c2e <output_CRK_TOOTH_OFF+0x12e>
                output_CRK_no_failure();
 8005c2a:	f7fe fe7b 	bl	8004924 <output_CRK_no_failure>
}
 8005c2e:	bf00      	nop
 8005c30:	bd80      	pop	{r7, pc}
 8005c32:	bf00      	nop
 8005c34:	20000288 	.word	0x20000288
 8005c38:	2000074c 	.word	0x2000074c
 8005c3c:	20000750 	.word	0x20000750
 8005c40:	200002ab 	.word	0x200002ab
 8005c44:	20000278 	.word	0x20000278
 8005c48:	20000758 	.word	0x20000758
 8005c4c:	2000075c 	.word	0x2000075c
 8005c50:	20000754 	.word	0x20000754
 8005c54:	2000023c 	.word	0x2000023c
 8005c58:	20000674 	.word	0x20000674
 8005c5c:	20000677 	.word	0x20000677
 8005c60:	40010800 	.word	0x40010800

08005c64 <CRK_TOOTH_OFF_reset>:

//##CRK_TOOTH_OFF_reset
void CRK_TOOTH_OFF_reset(void) {
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0
    failure_active = false;
 8005c68:	4b04      	ldr	r3, [pc, #16]	; (8005c7c <CRK_TOOTH_OFF_reset+0x18>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	701a      	strb	r2, [r3, #0]
    number_teeth_between_tooth_off = 0;
 8005c6e:	4b04      	ldr	r3, [pc, #16]	; (8005c80 <CRK_TOOTH_OFF_reset+0x1c>)
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
}
 8005c74:	bf00      	nop
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bc80      	pop	{r7}
 8005c7a:	4770      	bx	lr
 8005c7c:	20000674 	.word	0x20000674
 8005c80:	20000750 	.word	0x20000750

08005c84 <output_CRK_GAP_NOT_DET>:

//##Output_CRK_GAP_NOT_DET
void output_CRK_GAP_NOT_DET(void) {
 8005c84:	b598      	push	{r3, r4, r7, lr}
 8005c86:	af00      	add	r7, sp, #0
    if (CRK_signal == true) {
 8005c88:	4b38      	ldr	r3, [pc, #224]	; (8005d6c <output_CRK_GAP_NOT_DET+0xe8>)
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d014      	beq.n	8005cba <output_CRK_GAP_NOT_DET+0x36>
        if (teeth_count_CRK != number_teeth_between_gaps) {
 8005c90:	4b37      	ldr	r3, [pc, #220]	; (8005d70 <output_CRK_GAP_NOT_DET+0xec>)
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	4b37      	ldr	r3, [pc, #220]	; (8005d74 <output_CRK_GAP_NOT_DET+0xf0>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d005      	beq.n	8005ca8 <output_CRK_GAP_NOT_DET+0x24>
            teeth_counter_CRK_GAP_NOT_DET = teeth_count_CRK + 1;
 8005c9c:	4b34      	ldr	r3, [pc, #208]	; (8005d70 <output_CRK_GAP_NOT_DET+0xec>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	4a35      	ldr	r2, [pc, #212]	; (8005d78 <output_CRK_GAP_NOT_DET+0xf4>)
 8005ca4:	6013      	str	r3, [r2, #0]
 8005ca6:	e008      	b.n	8005cba <output_CRK_GAP_NOT_DET+0x36>
        } else if (teeth_count_CRK == number_teeth_between_gaps) {
 8005ca8:	4b31      	ldr	r3, [pc, #196]	; (8005d70 <output_CRK_GAP_NOT_DET+0xec>)
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	4b31      	ldr	r3, [pc, #196]	; (8005d74 <output_CRK_GAP_NOT_DET+0xf0>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d102      	bne.n	8005cba <output_CRK_GAP_NOT_DET+0x36>
            teeth_counter_CRK_GAP_NOT_DET = 1;
 8005cb4:	4b30      	ldr	r3, [pc, #192]	; (8005d78 <output_CRK_GAP_NOT_DET+0xf4>)
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	601a      	str	r2, [r3, #0]
        }
    }

    if (CRK_synch == false) {
 8005cba:	4b30      	ldr	r3, [pc, #192]	; (8005d7c <output_CRK_GAP_NOT_DET+0xf8>)
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	f083 0301 	eor.w	r3, r3, #1
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d005      	beq.n	8005cd4 <output_CRK_GAP_NOT_DET+0x50>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8005cc8:	2201      	movs	r2, #1
 8005cca:	2110      	movs	r1, #16
 8005ccc:	482c      	ldr	r0, [pc, #176]	; (8005d80 <output_CRK_GAP_NOT_DET+0xfc>)
 8005cce:	f7fc fee8 	bl	8002aa2 <HAL_GPIO_WritePin>

        } else if ((failure_active == true) && (CRK_signal == true)) {
            HAL_TIM_Base_Start(&htim1);
        }
    }
}
 8005cd2:	e048      	b.n	8005d66 <output_CRK_GAP_NOT_DET+0xe2>
    } else if (CRK_synch == true) {
 8005cd4:	4b29      	ldr	r3, [pc, #164]	; (8005d7c <output_CRK_GAP_NOT_DET+0xf8>)
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d044      	beq.n	8005d66 <output_CRK_GAP_NOT_DET+0xe2>
        output_CRK_no_failure();
 8005cdc:	f7fe fe22 	bl	8004924 <output_CRK_no_failure>
        if ((teeth_counter_CRK_GAP_NOT_DET == number_teeth_between_gaps) && failure_active == false) {
 8005ce0:	4b25      	ldr	r3, [pc, #148]	; (8005d78 <output_CRK_GAP_NOT_DET+0xf4>)
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	4b23      	ldr	r3, [pc, #140]	; (8005d74 <output_CRK_GAP_NOT_DET+0xf0>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d131      	bne.n	8005d50 <output_CRK_GAP_NOT_DET+0xcc>
 8005cec:	4b25      	ldr	r3, [pc, #148]	; (8005d84 <output_CRK_GAP_NOT_DET+0x100>)
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	f083 0301 	eor.w	r3, r3, #1
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d02a      	beq.n	8005d50 <output_CRK_GAP_NOT_DET+0xcc>
            failure_active = true;
 8005cfa:	4b22      	ldr	r3, [pc, #136]	; (8005d84 <output_CRK_GAP_NOT_DET+0x100>)
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_AUTORELOAD(&htim1, T_TOOTH_RAW * 1.5); // to be in the midle of the gap
 8005d00:	4b21      	ldr	r3, [pc, #132]	; (8005d88 <output_CRK_GAP_NOT_DET+0x104>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7fa fb6d 	bl	80003e4 <__aeabi_ui2d>
 8005d0a:	f04f 0200 	mov.w	r2, #0
 8005d0e:	4b1f      	ldr	r3, [pc, #124]	; (8005d8c <output_CRK_GAP_NOT_DET+0x108>)
 8005d10:	f7fa fbe2 	bl	80004d8 <__aeabi_dmul>
 8005d14:	4602      	mov	r2, r0
 8005d16:	460b      	mov	r3, r1
 8005d18:	491d      	ldr	r1, [pc, #116]	; (8005d90 <output_CRK_GAP_NOT_DET+0x10c>)
 8005d1a:	680c      	ldr	r4, [r1, #0]
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	4619      	mov	r1, r3
 8005d20:	f7fa fe9c 	bl	8000a5c <__aeabi_d2uiz>
 8005d24:	4603      	mov	r3, r0
 8005d26:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d28:	4b17      	ldr	r3, [pc, #92]	; (8005d88 <output_CRK_GAP_NOT_DET+0x104>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f7fa fb59 	bl	80003e4 <__aeabi_ui2d>
 8005d32:	f04f 0200 	mov.w	r2, #0
 8005d36:	4b15      	ldr	r3, [pc, #84]	; (8005d8c <output_CRK_GAP_NOT_DET+0x108>)
 8005d38:	f7fa fbce 	bl	80004d8 <__aeabi_dmul>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	460b      	mov	r3, r1
 8005d40:	4610      	mov	r0, r2
 8005d42:	4619      	mov	r1, r3
 8005d44:	f7fa fe8a 	bl	8000a5c <__aeabi_d2uiz>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	4a11      	ldr	r2, [pc, #68]	; (8005d90 <output_CRK_GAP_NOT_DET+0x10c>)
 8005d4c:	60d3      	str	r3, [r2, #12]
}
 8005d4e:	e00a      	b.n	8005d66 <output_CRK_GAP_NOT_DET+0xe2>
        } else if ((failure_active == true) && (CRK_signal == true)) {
 8005d50:	4b0c      	ldr	r3, [pc, #48]	; (8005d84 <output_CRK_GAP_NOT_DET+0x100>)
 8005d52:	781b      	ldrb	r3, [r3, #0]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d006      	beq.n	8005d66 <output_CRK_GAP_NOT_DET+0xe2>
 8005d58:	4b04      	ldr	r3, [pc, #16]	; (8005d6c <output_CRK_GAP_NOT_DET+0xe8>)
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d002      	beq.n	8005d66 <output_CRK_GAP_NOT_DET+0xe2>
            HAL_TIM_Base_Start(&htim1);
 8005d60:	480b      	ldr	r0, [pc, #44]	; (8005d90 <output_CRK_GAP_NOT_DET+0x10c>)
 8005d62:	f7fd fb39 	bl	80033d8 <HAL_TIM_Base_Start>
}
 8005d66:	bf00      	nop
 8005d68:	bd98      	pop	{r3, r4, r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	200002ab 	.word	0x200002ab
 8005d70:	20000278 	.word	0x20000278
 8005d74:	20000288 	.word	0x20000288
 8005d78:	20000760 	.word	0x20000760
 8005d7c:	200002a8 	.word	0x200002a8
 8005d80:	40010800 	.word	0x40010800
 8005d84:	20000674 	.word	0x20000674
 8005d88:	2000026c 	.word	0x2000026c
 8005d8c:	3ff80000 	.word	0x3ff80000
 8005d90:	200008bc 	.word	0x200008bc

08005d94 <CRK_GAP_NOT_DET_reset>:

//## CRK_GAP_NOT_DET_reset
void CRK_GAP_NOT_DET_reset(void) {
 8005d94:	b480      	push	{r7}
 8005d96:	af00      	add	r7, sp, #0
    failure_active_CAM_blank_out = false;
 8005d98:	4b04      	ldr	r3, [pc, #16]	; (8005dac <CRK_GAP_NOT_DET_reset+0x18>)
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	701a      	strb	r2, [r3, #0]
    failure_active = false;
 8005d9e:	4b04      	ldr	r3, [pc, #16]	; (8005db0 <CRK_GAP_NOT_DET_reset+0x1c>)
 8005da0:	2200      	movs	r2, #0
 8005da2:	701a      	strb	r2, [r3, #0]
}
 8005da4:	bf00      	nop
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bc80      	pop	{r7}
 8005daa:	4770      	bx	lr
 8005dac:	20000675 	.word	0x20000675
 8005db0:	20000674 	.word	0x20000674

08005db4 <output_SEG_ADP_ER_LIM>:

//## Output_SEG_ADP_ER_LIM
void output_SEG_ADP_ER_LIM(void) {
 8005db4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005db8:	b082      	sub	sp, #8
 8005dba:	af00      	add	r7, sp, #0
    if (CRK_signal == true) {
 8005dbc:	4b8b      	ldr	r3, [pc, #556]	; (8005fec <output_SEG_ADP_ER_LIM+0x238>)
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d014      	beq.n	8005dee <output_SEG_ADP_ER_LIM+0x3a>
        if (teeth_count_CRK != number_teeth_between_gaps) {
 8005dc4:	4b8a      	ldr	r3, [pc, #552]	; (8005ff0 <output_SEG_ADP_ER_LIM+0x23c>)
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	4b8a      	ldr	r3, [pc, #552]	; (8005ff4 <output_SEG_ADP_ER_LIM+0x240>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d005      	beq.n	8005ddc <output_SEG_ADP_ER_LIM+0x28>
            teeth_counter_SEG_ADP_ER_LIM = teeth_count_CRK + 1;
 8005dd0:	4b87      	ldr	r3, [pc, #540]	; (8005ff0 <output_SEG_ADP_ER_LIM+0x23c>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	4a88      	ldr	r2, [pc, #544]	; (8005ff8 <output_SEG_ADP_ER_LIM+0x244>)
 8005dd8:	6013      	str	r3, [r2, #0]
 8005dda:	e008      	b.n	8005dee <output_SEG_ADP_ER_LIM+0x3a>
        } else if (teeth_count_CRK == number_teeth_between_gaps) {
 8005ddc:	4b84      	ldr	r3, [pc, #528]	; (8005ff0 <output_SEG_ADP_ER_LIM+0x23c>)
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	4b84      	ldr	r3, [pc, #528]	; (8005ff4 <output_SEG_ADP_ER_LIM+0x240>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d102      	bne.n	8005dee <output_SEG_ADP_ER_LIM+0x3a>
            teeth_counter_SEG_ADP_ER_LIM = 1;
 8005de8:	4b83      	ldr	r3, [pc, #524]	; (8005ff8 <output_SEG_ADP_ER_LIM+0x244>)
 8005dea:	2201      	movs	r2, #1
 8005dec:	601a      	str	r2, [r3, #0]
        }
    }

    if ((failure_active == true) && (CRK_signal == false)) {  // on the falling edge of the CRK start the delay timer
 8005dee:	4b83      	ldr	r3, [pc, #524]	; (8005ffc <output_SEG_ADP_ER_LIM+0x248>)
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00f      	beq.n	8005e16 <output_SEG_ADP_ER_LIM+0x62>
 8005df6:	4b7d      	ldr	r3, [pc, #500]	; (8005fec <output_SEG_ADP_ER_LIM+0x238>)
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	f083 0301 	eor.w	r3, r3, #1
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d008      	beq.n	8005e16 <output_SEG_ADP_ER_LIM+0x62>
        HAL_TIM_Base_Start(&htim4);
 8005e04:	487e      	ldr	r0, [pc, #504]	; (8006000 <output_SEG_ADP_ER_LIM+0x24c>)
 8005e06:	f7fd fae7 	bl	80033d8 <HAL_TIM_Base_Start>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	2110      	movs	r1, #16
 8005e0e:	487d      	ldr	r0, [pc, #500]	; (8006004 <output_SEG_ADP_ER_LIM+0x250>)
 8005e10:	f7fc fe47 	bl	8002aa2 <HAL_GPIO_WritePin>
 8005e14:	e01b      	b.n	8005e4e <output_SEG_ADP_ER_LIM+0x9a>
    } else if ((failure_active == true) && (CRK_signal == true)) {
 8005e16:	4b79      	ldr	r3, [pc, #484]	; (8005ffc <output_SEG_ADP_ER_LIM+0x248>)
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d015      	beq.n	8005e4a <output_SEG_ADP_ER_LIM+0x96>
 8005e1e:	4b73      	ldr	r3, [pc, #460]	; (8005fec <output_SEG_ADP_ER_LIM+0x238>)
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d011      	beq.n	8005e4a <output_SEG_ADP_ER_LIM+0x96>
        if (failure_passed == true) {  // if failure on the falling edge of the CRK is already set
 8005e26:	4b78      	ldr	r3, [pc, #480]	; (8006008 <output_SEG_ADP_ER_LIM+0x254>)
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d009      	beq.n	8005e42 <output_SEG_ADP_ER_LIM+0x8e>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e34:	4873      	ldr	r0, [pc, #460]	; (8006004 <output_SEG_ADP_ER_LIM+0x250>)
 8005e36:	f7fc fe34 	bl	8002aa2 <HAL_GPIO_WritePin>
            HAL_TIM_Base_Start(&htim4);
 8005e3a:	4871      	ldr	r0, [pc, #452]	; (8006000 <output_SEG_ADP_ER_LIM+0x24c>)
 8005e3c:	f7fd facc 	bl	80033d8 <HAL_TIM_Base_Start>
        if (failure_passed == true) {  // if failure on the falling edge of the CRK is already set
 8005e40:	e005      	b.n	8005e4e <output_SEG_ADP_ER_LIM+0x9a>
        } else {  // if failure on the falling edge of the CRK is still not set, this happens a lot on lower frquency
            failure_waiting = true;
 8005e42:	4b72      	ldr	r3, [pc, #456]	; (800600c <output_SEG_ADP_ER_LIM+0x258>)
 8005e44:	2201      	movs	r2, #1
 8005e46:	701a      	strb	r2, [r3, #0]
        if (failure_passed == true) {  // if failure on the falling edge of the CRK is already set
 8005e48:	e001      	b.n	8005e4e <output_SEG_ADP_ER_LIM+0x9a>
        }
    } else {
        output_CRK_no_failure();
 8005e4a:	f7fe fd6b 	bl	8004924 <output_CRK_no_failure>
    }

    if (teeth_counter_SEG_ADP_ER_LIM == (((720 / (number_segments_CRK * revolution_CRK)) + (first_seg_angle / revolution_CRK) + (int)(tdc_to_gap / revolution_CRK) + 1))) {  // if we are one tooth befor the end of the first segment
 8005e4e:	4b6a      	ldr	r3, [pc, #424]	; (8005ff8 <output_SEG_ADP_ER_LIM+0x244>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7fa fac6 	bl	80003e4 <__aeabi_ui2d>
 8005e58:	4604      	mov	r4, r0
 8005e5a:	460d      	mov	r5, r1
 8005e5c:	4b6c      	ldr	r3, [pc, #432]	; (8006010 <output_SEG_ADP_ER_LIM+0x25c>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4618      	mov	r0, r3
 8005e62:	f7fa fabf 	bl	80003e4 <__aeabi_ui2d>
 8005e66:	4b6b      	ldr	r3, [pc, #428]	; (8006014 <output_SEG_ADP_ER_LIM+0x260>)
 8005e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6c:	f7fa fb34 	bl	80004d8 <__aeabi_dmul>
 8005e70:	4602      	mov	r2, r0
 8005e72:	460b      	mov	r3, r1
 8005e74:	f04f 0000 	mov.w	r0, #0
 8005e78:	4967      	ldr	r1, [pc, #412]	; (8006018 <output_SEG_ADP_ER_LIM+0x264>)
 8005e7a:	f7fa fc57 	bl	800072c <__aeabi_ddiv>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	4690      	mov	r8, r2
 8005e84:	4699      	mov	r9, r3
 8005e86:	4b65      	ldr	r3, [pc, #404]	; (800601c <output_SEG_ADP_ER_LIM+0x268>)
 8005e88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005e8c:	4b61      	ldr	r3, [pc, #388]	; (8006014 <output_SEG_ADP_ER_LIM+0x260>)
 8005e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e92:	f7fa fc4b 	bl	800072c <__aeabi_ddiv>
 8005e96:	4602      	mov	r2, r0
 8005e98:	460b      	mov	r3, r1
 8005e9a:	4640      	mov	r0, r8
 8005e9c:	4649      	mov	r1, r9
 8005e9e:	f7fa f965 	bl	800016c <__adddf3>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	4690      	mov	r8, r2
 8005ea8:	4699      	mov	r9, r3
 8005eaa:	4b5d      	ldr	r3, [pc, #372]	; (8006020 <output_SEG_ADP_ER_LIM+0x26c>)
 8005eac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005eb0:	4b58      	ldr	r3, [pc, #352]	; (8006014 <output_SEG_ADP_ER_LIM+0x260>)
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	f7fa fc39 	bl	800072c <__aeabi_ddiv>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	4610      	mov	r0, r2
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	f7fa fda3 	bl	8000a0c <__aeabi_d2iz>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f7fa fa9b 	bl	8000404 <__aeabi_i2d>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	4640      	mov	r0, r8
 8005ed4:	4649      	mov	r1, r9
 8005ed6:	f7fa f949 	bl	800016c <__adddf3>
 8005eda:	4602      	mov	r2, r0
 8005edc:	460b      	mov	r3, r1
 8005ede:	4610      	mov	r0, r2
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	f04f 0200 	mov.w	r2, #0
 8005ee6:	4b4f      	ldr	r3, [pc, #316]	; (8006024 <output_SEG_ADP_ER_LIM+0x270>)
 8005ee8:	f7fa f940 	bl	800016c <__adddf3>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	4629      	mov	r1, r5
 8005ef4:	f7fa fd58 	bl	80009a8 <__aeabi_dcmpeq>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d100      	bne.n	8005f00 <output_SEG_ADP_ER_LIM+0x14c>
        double delayTimer = crk_delay_SEG_ADP_ER_LIM * (T_TOOTH_RAW / revolution_CRK);
        __HAL_TIM_SET_AUTORELOAD(&htim4, 18 * ((delayTimer * 8) + 1) - 1); // PR7 =  delayTimer * 8
        // set de delay for the timer, times 8 because the timer 7 has a prescale of 1:8 and T_TOOTH_RAW has 1:64
        failure_active = true;
    }
}
 8005efe:	e070      	b.n	8005fe2 <output_SEG_ADP_ER_LIM+0x22e>
        double delayTimer = crk_delay_SEG_ADP_ER_LIM * (T_TOOTH_RAW / revolution_CRK);
 8005f00:	4b49      	ldr	r3, [pc, #292]	; (8006028 <output_SEG_ADP_ER_LIM+0x274>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4618      	mov	r0, r3
 8005f06:	f7fa fa6d 	bl	80003e4 <__aeabi_ui2d>
 8005f0a:	4b42      	ldr	r3, [pc, #264]	; (8006014 <output_SEG_ADP_ER_LIM+0x260>)
 8005f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f10:	f7fa fc0c 	bl	800072c <__aeabi_ddiv>
 8005f14:	4602      	mov	r2, r0
 8005f16:	460b      	mov	r3, r1
 8005f18:	4610      	mov	r0, r2
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	4b43      	ldr	r3, [pc, #268]	; (800602c <output_SEG_ADP_ER_LIM+0x278>)
 8005f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f22:	f7fa fad9 	bl	80004d8 <__aeabi_dmul>
 8005f26:	4602      	mov	r2, r0
 8005f28:	460b      	mov	r3, r1
 8005f2a:	e9c7 2300 	strd	r2, r3, [r7]
        __HAL_TIM_SET_AUTORELOAD(&htim4, 18 * ((delayTimer * 8) + 1) - 1); // PR7 =  delayTimer * 8
 8005f2e:	f04f 0200 	mov.w	r2, #0
 8005f32:	4b3f      	ldr	r3, [pc, #252]	; (8006030 <output_SEG_ADP_ER_LIM+0x27c>)
 8005f34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f38:	f7fa face 	bl	80004d8 <__aeabi_dmul>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	460b      	mov	r3, r1
 8005f40:	4610      	mov	r0, r2
 8005f42:	4619      	mov	r1, r3
 8005f44:	f04f 0200 	mov.w	r2, #0
 8005f48:	4b36      	ldr	r3, [pc, #216]	; (8006024 <output_SEG_ADP_ER_LIM+0x270>)
 8005f4a:	f7fa f90f 	bl	800016c <__adddf3>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	4610      	mov	r0, r2
 8005f54:	4619      	mov	r1, r3
 8005f56:	f04f 0200 	mov.w	r2, #0
 8005f5a:	4b36      	ldr	r3, [pc, #216]	; (8006034 <output_SEG_ADP_ER_LIM+0x280>)
 8005f5c:	f7fa fabc 	bl	80004d8 <__aeabi_dmul>
 8005f60:	4602      	mov	r2, r0
 8005f62:	460b      	mov	r3, r1
 8005f64:	4610      	mov	r0, r2
 8005f66:	4619      	mov	r1, r3
 8005f68:	f04f 0200 	mov.w	r2, #0
 8005f6c:	4b2d      	ldr	r3, [pc, #180]	; (8006024 <output_SEG_ADP_ER_LIM+0x270>)
 8005f6e:	f7fa f8fb 	bl	8000168 <__aeabi_dsub>
 8005f72:	4602      	mov	r2, r0
 8005f74:	460b      	mov	r3, r1
 8005f76:	4922      	ldr	r1, [pc, #136]	; (8006000 <output_SEG_ADP_ER_LIM+0x24c>)
 8005f78:	680c      	ldr	r4, [r1, #0]
 8005f7a:	4610      	mov	r0, r2
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	f7fa fd6d 	bl	8000a5c <__aeabi_d2uiz>
 8005f82:	4603      	mov	r3, r0
 8005f84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005f86:	f04f 0200 	mov.w	r2, #0
 8005f8a:	4b29      	ldr	r3, [pc, #164]	; (8006030 <output_SEG_ADP_ER_LIM+0x27c>)
 8005f8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f90:	f7fa faa2 	bl	80004d8 <__aeabi_dmul>
 8005f94:	4602      	mov	r2, r0
 8005f96:	460b      	mov	r3, r1
 8005f98:	4610      	mov	r0, r2
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	f04f 0200 	mov.w	r2, #0
 8005fa0:	4b20      	ldr	r3, [pc, #128]	; (8006024 <output_SEG_ADP_ER_LIM+0x270>)
 8005fa2:	f7fa f8e3 	bl	800016c <__adddf3>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	460b      	mov	r3, r1
 8005faa:	4610      	mov	r0, r2
 8005fac:	4619      	mov	r1, r3
 8005fae:	f04f 0200 	mov.w	r2, #0
 8005fb2:	4b20      	ldr	r3, [pc, #128]	; (8006034 <output_SEG_ADP_ER_LIM+0x280>)
 8005fb4:	f7fa fa90 	bl	80004d8 <__aeabi_dmul>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	460b      	mov	r3, r1
 8005fbc:	4610      	mov	r0, r2
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	f04f 0200 	mov.w	r2, #0
 8005fc4:	4b17      	ldr	r3, [pc, #92]	; (8006024 <output_SEG_ADP_ER_LIM+0x270>)
 8005fc6:	f7fa f8cf 	bl	8000168 <__aeabi_dsub>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	460b      	mov	r3, r1
 8005fce:	4610      	mov	r0, r2
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	f7fa fd43 	bl	8000a5c <__aeabi_d2uiz>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	4a09      	ldr	r2, [pc, #36]	; (8006000 <output_SEG_ADP_ER_LIM+0x24c>)
 8005fda:	60d3      	str	r3, [r2, #12]
        failure_active = true;
 8005fdc:	4b07      	ldr	r3, [pc, #28]	; (8005ffc <output_SEG_ADP_ER_LIM+0x248>)
 8005fde:	2201      	movs	r2, #1
 8005fe0:	701a      	strb	r2, [r3, #0]
}
 8005fe2:	bf00      	nop
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005fec:	200002ab 	.word	0x200002ab
 8005ff0:	20000278 	.word	0x20000278
 8005ff4:	20000288 	.word	0x20000288
 8005ff8:	20000764 	.word	0x20000764
 8005ffc:	20000674 	.word	0x20000674
 8006000:	20000994 	.word	0x20000994
 8006004:	40010800 	.word	0x40010800
 8006008:	20000677 	.word	0x20000677
 800600c:	20000678 	.word	0x20000678
 8006010:	20000294 	.word	0x20000294
 8006014:	200002a0 	.word	0x200002a0
 8006018:	40868000 	.word	0x40868000
 800601c:	20000248 	.word	0x20000248
 8006020:	20000240 	.word	0x20000240
 8006024:	3ff00000 	.word	0x3ff00000
 8006028:	2000026c 	.word	0x2000026c
 800602c:	20000770 	.word	0x20000770
 8006030:	40200000 	.word	0x40200000
 8006034:	40320000 	.word	0x40320000

08006038 <SEG_ADP_ER_LIM_reset>:

//## SEG_ADP_ER_LIM_reset
void SEG_ADP_ER_LIM_reset(void) {
 8006038:	b580      	push	{r7, lr}
 800603a:	af00      	add	r7, sp, #0
    failure_active = false;
 800603c:	4b08      	ldr	r3, [pc, #32]	; (8006060 <SEG_ADP_ER_LIM_reset+0x28>)
 800603e:	2200      	movs	r2, #0
 8006040:	701a      	strb	r2, [r3, #0]
    failure_passed = false;
 8006042:	4b08      	ldr	r3, [pc, #32]	; (8006064 <SEG_ADP_ER_LIM_reset+0x2c>)
 8006044:	2200      	movs	r2, #0
 8006046:	701a      	strb	r2, [r3, #0]
    failure_waiting = false;
 8006048:	4b07      	ldr	r3, [pc, #28]	; (8006068 <SEG_ADP_ER_LIM_reset+0x30>)
 800604a:	2200      	movs	r2, #0
 800604c:	701a      	strb	r2, [r3, #0]
    MX_TIM4_Init();
 800604e:	f7fb fff5 	bl	800203c <MX_TIM4_Init>
    MX_TIM1_Init();
 8006052:	f7fb ff07 	bl	8001e64 <MX_TIM1_Init>
    timer_Counter_SEG_ADP_ER_LIM = 0;
 8006056:	4b05      	ldr	r3, [pc, #20]	; (800606c <SEG_ADP_ER_LIM_reset+0x34>)
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]
}
 800605c:	bf00      	nop
 800605e:	bd80      	pop	{r7, pc}
 8006060:	20000674 	.word	0x20000674
 8006064:	20000677 	.word	0x20000677
 8006068:	20000678 	.word	0x20000678
 800606c:	20000768 	.word	0x20000768

08006070 <output_CRK_pulse_duration>:

//## Output_CRK_pulse_duration
void output_CRK_pulse_duration(void) {
 8006070:	b580      	push	{r7, lr}
 8006072:	af00      	add	r7, sp, #0
    if (CRK_signal == false) {
 8006074:	4b08      	ldr	r3, [pc, #32]	; (8006098 <output_CRK_pulse_duration+0x28>)
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	f083 0301 	eor.w	r3, r3, #1
 800607c:	b2db      	uxtb	r3, r3
 800607e:	2b00      	cmp	r3, #0
 8006080:	d007      	beq.n	8006092 <output_CRK_pulse_duration+0x22>
        HAL_TIM_Base_Start(&htim4); // start the timer4 (formerly TIM7 on microchip)
 8006082:	4806      	ldr	r0, [pc, #24]	; (800609c <output_CRK_pulse_duration+0x2c>)
 8006084:	f7fd f9a8 	bl	80033d8 <HAL_TIM_Base_Start>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8006088:	2200      	movs	r2, #0
 800608a:	2110      	movs	r1, #16
 800608c:	4804      	ldr	r0, [pc, #16]	; (80060a0 <output_CRK_pulse_duration+0x30>)
 800608e:	f7fc fd08 	bl	8002aa2 <HAL_GPIO_WritePin>
    }
}
 8006092:	bf00      	nop
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	200002ab 	.word	0x200002ab
 800609c:	20000994 	.word	0x20000994
 80060a0:	40010800 	.word	0x40010800

080060a4 <CRK_pulse_duration_reset>:

//## CRK_PLS_ORNG_reset
void CRK_pulse_duration_reset(void) {
 80060a4:	b580      	push	{r7, lr}
 80060a6:	af00      	add	r7, sp, #0
    MX_TIM3_Init();
 80060a8:	f7fb ff7a 	bl	8001fa0 <MX_TIM3_Init>
    failure_active = false;
 80060ac:	4b02      	ldr	r3, [pc, #8]	; (80060b8 <CRK_pulse_duration_reset+0x14>)
 80060ae:	2200      	movs	r2, #0
 80060b0:	701a      	strb	r2, [r3, #0]
}
 80060b2:	bf00      	nop
 80060b4:	bd80      	pop	{r7, pc}
 80060b6:	bf00      	nop
 80060b8:	20000674 	.word	0x20000674

080060bc <output_POSN_ENG_STST>:

//## Output_POSN_ENG_STST
void output_POSN_ENG_STST(void) {
 80060bc:	b580      	push	{r7, lr}
 80060be:	af00      	add	r7, sp, #0
    if ((CRK_signal == false) && (failure_active == true)) {
 80060c0:	4b16      	ldr	r3, [pc, #88]	; (800611c <output_POSN_ENG_STST+0x60>)
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	f083 0301 	eor.w	r3, r3, #1
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d01a      	beq.n	8006104 <output_POSN_ENG_STST+0x48>
 80060ce:	4b14      	ldr	r3, [pc, #80]	; (8006120 <output_POSN_ENG_STST+0x64>)
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d016      	beq.n	8006104 <output_POSN_ENG_STST+0x48>
        counter_POSN_ENG_STST++;  // counte the teeth'
 80060d6:	4b13      	ldr	r3, [pc, #76]	; (8006124 <output_POSN_ENG_STST+0x68>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	3301      	adds	r3, #1
 80060dc:	4a11      	ldr	r2, [pc, #68]	; (8006124 <output_POSN_ENG_STST+0x68>)
 80060de:	6013      	str	r3, [r2, #0]
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   // skip the tooth
 80060e0:	2201      	movs	r2, #1
 80060e2:	2110      	movs	r1, #16
 80060e4:	4810      	ldr	r0, [pc, #64]	; (8006128 <output_POSN_ENG_STST+0x6c>)
 80060e6:	f7fc fcdc 	bl	8002aa2 <HAL_GPIO_WritePin>

        if (counter_POSN_ENG_STST >= crk_teeth_off_POSN_ENG_STST) {  // if number of teeth skip is done stop failure
 80060ea:	4b0e      	ldr	r3, [pc, #56]	; (8006124 <output_POSN_ENG_STST+0x68>)
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	4b0f      	ldr	r3, [pc, #60]	; (800612c <output_POSN_ENG_STST+0x70>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d310      	bcc.n	8006118 <output_POSN_ENG_STST+0x5c>
            failure_active = false;
 80060f6:	4b0a      	ldr	r3, [pc, #40]	; (8006120 <output_POSN_ENG_STST+0x64>)
 80060f8:	2200      	movs	r2, #0
 80060fa:	701a      	strb	r2, [r3, #0]
            counter_POSN_ENG_STST = 0;
 80060fc:	4b09      	ldr	r3, [pc, #36]	; (8006124 <output_POSN_ENG_STST+0x68>)
 80060fe:	2200      	movs	r2, #0
 8006100:	601a      	str	r2, [r3, #0]
        if (counter_POSN_ENG_STST >= crk_teeth_off_POSN_ENG_STST) {  // if number of teeth skip is done stop failure
 8006102:	e009      	b.n	8006118 <output_POSN_ENG_STST+0x5c>
        }
    } else if (failure_active == false) {
 8006104:	4b06      	ldr	r3, [pc, #24]	; (8006120 <output_POSN_ENG_STST+0x64>)
 8006106:	781b      	ldrb	r3, [r3, #0]
 8006108:	f083 0301 	eor.w	r3, r3, #1
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d002      	beq.n	8006118 <output_POSN_ENG_STST+0x5c>
        output_CRK_no_failure();
 8006112:	f7fe fc07 	bl	8004924 <output_CRK_no_failure>
    }
}
 8006116:	e7ff      	b.n	8006118 <output_POSN_ENG_STST+0x5c>
 8006118:	bf00      	nop
 800611a:	bd80      	pop	{r7, pc}
 800611c:	200002ab 	.word	0x200002ab
 8006120:	20000674 	.word	0x20000674
 8006124:	20000784 	.word	0x20000784
 8006128:	40010800 	.word	0x40010800
 800612c:	20000780 	.word	0x20000780

08006130 <POSN_ENG_STST_reset>:

//## POSN_ENG_STST_LOSS_reset
void POSN_ENG_STST_reset(void) {
 8006130:	b480      	push	{r7}
 8006132:	af00      	add	r7, sp, #0
    failure_active = false;
 8006134:	4b03      	ldr	r3, [pc, #12]	; (8006144 <POSN_ENG_STST_reset+0x14>)
 8006136:	2200      	movs	r2, #0
 8006138:	701a      	strb	r2, [r3, #0]
}
 800613a:	bf00      	nop
 800613c:	46bd      	mov	sp, r7
 800613e:	bc80      	pop	{r7}
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop
 8006144:	20000674 	.word	0x20000674

08006148 <output_CAM_PAT_ERR>:

//## Output_CAM_PAT_ERR

void output_CAM_PAT_ERR(int cam_id) {
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
    switch (active_CAM_edges[cam_id]) {
 8006150:	4a5d      	ldr	r2, [pc, #372]	; (80062c8 <output_CAM_PAT_ERR+0x180>)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4413      	add	r3, r2
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	2b72      	cmp	r3, #114	; 0x72
 800615a:	d07f      	beq.n	800625c <output_CAM_PAT_ERR+0x114>
 800615c:	2b72      	cmp	r3, #114	; 0x72
 800615e:	f300 80ae 	bgt.w	80062be <output_CAM_PAT_ERR+0x176>
 8006162:	2b62      	cmp	r3, #98	; 0x62
 8006164:	d002      	beq.n	800616c <output_CAM_PAT_ERR+0x24>
 8006166:	2b66      	cmp	r3, #102	; 0x66
 8006168:	d047      	beq.n	80061fa <output_CAM_PAT_ERR+0xb2>
                }
            }
            break;
        }
    }
}
 800616a:	e0a8      	b.n	80062be <output_CAM_PAT_ERR+0x176>
            active_CAM_edges_counter[cam_id]++;
 800616c:	4a57      	ldr	r2, [pc, #348]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006174:	1c5a      	adds	r2, r3, #1
 8006176:	4955      	ldr	r1, [pc, #340]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (active_CAM_edges_counter[cam_id] >= 7) {  // after an abitrary number of CAM edges skip the next falling edge to generate the failure
 800617e:	4a53      	ldr	r2, [pc, #332]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006186:	2b06      	cmp	r3, #6
 8006188:	d933      	bls.n	80061f2 <output_CAM_PAT_ERR+0xaa>
                if (CAM_signal[cam_id] == false) {
 800618a:	4a51      	ldr	r2, [pc, #324]	; (80062d0 <output_CAM_PAT_ERR+0x188>)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4413      	add	r3, r2
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	f083 0301 	eor.w	r3, r3, #1
 8006196:	b2db      	uxtb	r3, r3
 8006198:	2b00      	cmp	r3, #0
 800619a:	d00f      	beq.n	80061bc <output_CAM_PAT_ERR+0x74>
                    if (cam_id == 0) {
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d106      	bne.n	80061b0 <output_CAM_PAT_ERR+0x68>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80061a2:	2201      	movs	r2, #1
 80061a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80061a8:	484a      	ldr	r0, [pc, #296]	; (80062d4 <output_CAM_PAT_ERR+0x18c>)
 80061aa:	f7fc fc7a 	bl	8002aa2 <HAL_GPIO_WritePin>
 80061ae:	e01a      	b.n	80061e6 <output_CAM_PAT_ERR+0x9e>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80061b0:	2201      	movs	r2, #1
 80061b2:	2140      	movs	r1, #64	; 0x40
 80061b4:	4847      	ldr	r0, [pc, #284]	; (80062d4 <output_CAM_PAT_ERR+0x18c>)
 80061b6:	f7fc fc74 	bl	8002aa2 <HAL_GPIO_WritePin>
 80061ba:	e014      	b.n	80061e6 <output_CAM_PAT_ERR+0x9e>
                } else if (CAM_signal[cam_id] == true) {
 80061bc:	4a44      	ldr	r2, [pc, #272]	; (80062d0 <output_CAM_PAT_ERR+0x188>)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4413      	add	r3, r2
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00e      	beq.n	80061e6 <output_CAM_PAT_ERR+0x9e>
                    if (cam_id == 0) {
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d106      	bne.n	80061dc <output_CAM_PAT_ERR+0x94>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80061ce:	2200      	movs	r2, #0
 80061d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80061d4:	483f      	ldr	r0, [pc, #252]	; (80062d4 <output_CAM_PAT_ERR+0x18c>)
 80061d6:	f7fc fc64 	bl	8002aa2 <HAL_GPIO_WritePin>
 80061da:	e004      	b.n	80061e6 <output_CAM_PAT_ERR+0x9e>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80061dc:	2200      	movs	r2, #0
 80061de:	2140      	movs	r1, #64	; 0x40
 80061e0:	483c      	ldr	r0, [pc, #240]	; (80062d4 <output_CAM_PAT_ERR+0x18c>)
 80061e2:	f7fc fc5e 	bl	8002aa2 <HAL_GPIO_WritePin>
                active_CAM_edges_counter[cam_id] = 0;
 80061e6:	4a39      	ldr	r2, [pc, #228]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2100      	movs	r1, #0
 80061ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            break;
 80061f0:	e065      	b.n	80062be <output_CAM_PAT_ERR+0x176>
                output_CAM_no_failure(cam_id);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f7fe fbae 	bl	8004954 <output_CAM_no_failure>
            break;
 80061f8:	e061      	b.n	80062be <output_CAM_PAT_ERR+0x176>
            if (CAM_signal[cam_id] == false) {
 80061fa:	4a35      	ldr	r2, [pc, #212]	; (80062d0 <output_CAM_PAT_ERR+0x188>)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4413      	add	r3, r2
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	f083 0301 	eor.w	r3, r3, #1
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2b00      	cmp	r3, #0
 800620a:	d055      	beq.n	80062b8 <output_CAM_PAT_ERR+0x170>
                active_CAM_edges_counter[cam_id]++;
 800620c:	4a2f      	ldr	r2, [pc, #188]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006214:	1c5a      	adds	r2, r3, #1
 8006216:	492d      	ldr	r1, [pc, #180]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (active_CAM_edges_counter[cam_id] >= 7) {  // after an abitrary number of CAM edges skip this edge in output to generate the failure
 800621e:	4a2b      	ldr	r2, [pc, #172]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006226:	2b06      	cmp	r3, #6
 8006228:	d914      	bls.n	8006254 <output_CAM_PAT_ERR+0x10c>
                    active_CAM_edges_counter[cam_id] = 0;
 800622a:	4a28      	ldr	r2, [pc, #160]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2100      	movs	r1, #0
 8006230:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    if (cam_id == 0) {
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d106      	bne.n	8006248 <output_CAM_PAT_ERR+0x100>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800623a:	2201      	movs	r2, #1
 800623c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006240:	4824      	ldr	r0, [pc, #144]	; (80062d4 <output_CAM_PAT_ERR+0x18c>)
 8006242:	f7fc fc2e 	bl	8002aa2 <HAL_GPIO_WritePin>
            break;
 8006246:	e037      	b.n	80062b8 <output_CAM_PAT_ERR+0x170>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8006248:	2201      	movs	r2, #1
 800624a:	2140      	movs	r1, #64	; 0x40
 800624c:	4821      	ldr	r0, [pc, #132]	; (80062d4 <output_CAM_PAT_ERR+0x18c>)
 800624e:	f7fc fc28 	bl	8002aa2 <HAL_GPIO_WritePin>
            break;
 8006252:	e031      	b.n	80062b8 <output_CAM_PAT_ERR+0x170>
                    output_CAM_no_failure(cam_id);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7fe fb7d 	bl	8004954 <output_CAM_no_failure>
            break;
 800625a:	e02d      	b.n	80062b8 <output_CAM_PAT_ERR+0x170>
            if (CAM_signal[cam_id] == true) {
 800625c:	4a1c      	ldr	r2, [pc, #112]	; (80062d0 <output_CAM_PAT_ERR+0x188>)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4413      	add	r3, r2
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d029      	beq.n	80062bc <output_CAM_PAT_ERR+0x174>
                active_CAM_edges_counter[cam_id]++;
 8006268:	4a18      	ldr	r2, [pc, #96]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006270:	1c5a      	adds	r2, r3, #1
 8006272:	4916      	ldr	r1, [pc, #88]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (active_CAM_edges_counter[cam_id] >= 7) {  // after an abitrary number of CAM edges skip this edge in output to generate the failure
 800627a:	4a14      	ldr	r2, [pc, #80]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006282:	2b06      	cmp	r3, #6
 8006284:	d914      	bls.n	80062b0 <output_CAM_PAT_ERR+0x168>
                    active_CAM_edges_counter[cam_id] = 0;
 8006286:	4a11      	ldr	r2, [pc, #68]	; (80062cc <output_CAM_PAT_ERR+0x184>)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2100      	movs	r1, #0
 800628c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    if (cam_id == 0) {
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d106      	bne.n	80062a4 <output_CAM_PAT_ERR+0x15c>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8006296:	2200      	movs	r2, #0
 8006298:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800629c:	480d      	ldr	r0, [pc, #52]	; (80062d4 <output_CAM_PAT_ERR+0x18c>)
 800629e:	f7fc fc00 	bl	8002aa2 <HAL_GPIO_WritePin>
            break;
 80062a2:	e00b      	b.n	80062bc <output_CAM_PAT_ERR+0x174>
                        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80062a4:	2200      	movs	r2, #0
 80062a6:	2140      	movs	r1, #64	; 0x40
 80062a8:	480a      	ldr	r0, [pc, #40]	; (80062d4 <output_CAM_PAT_ERR+0x18c>)
 80062aa:	f7fc fbfa 	bl	8002aa2 <HAL_GPIO_WritePin>
            break;
 80062ae:	e005      	b.n	80062bc <output_CAM_PAT_ERR+0x174>
                    output_CAM_no_failure(cam_id);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f7fe fb4f 	bl	8004954 <output_CAM_no_failure>
            break;
 80062b6:	e001      	b.n	80062bc <output_CAM_PAT_ERR+0x174>
            break;
 80062b8:	bf00      	nop
 80062ba:	e000      	b.n	80062be <output_CAM_PAT_ERR+0x176>
            break;
 80062bc:	bf00      	nop
}
 80062be:	bf00      	nop
 80062c0:	3708      	adds	r7, #8
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	200005e0 	.word	0x200005e0
 80062cc:	20000788 	.word	0x20000788
 80062d0:	20000660 	.word	0x20000660
 80062d4:	40010800 	.word	0x40010800

080062d8 <CAM_PAT_ERR_reset>:

//## CAM_PAT_ERR_reset

void CAM_PAT_ERR_reset() {
 80062d8:	b580      	push	{r7, lr}
 80062da:	af00      	add	r7, sp, #0
    active_CAM_edges_counter[0] = 0;  // reset counter for CAM1
 80062dc:	4b06      	ldr	r3, [pc, #24]	; (80062f8 <CAM_PAT_ERR_reset+0x20>)
 80062de:	2200      	movs	r2, #0
 80062e0:	601a      	str	r2, [r3, #0]
    active_CAM_edges_counter[1] = 0;  // reset counter for CAM2
 80062e2:	4b05      	ldr	r3, [pc, #20]	; (80062f8 <CAM_PAT_ERR_reset+0x20>)
 80062e4:	2200      	movs	r2, #0
 80062e6:	605a      	str	r2, [r3, #4]
    output_CAM_no_failure(0);         // reset CAM1
 80062e8:	2000      	movs	r0, #0
 80062ea:	f7fe fb33 	bl	8004954 <output_CAM_no_failure>
    output_CAM_no_failure(1);         // reset CAM2
 80062ee:	2001      	movs	r0, #1
 80062f0:	f7fe fb30 	bl	8004954 <output_CAM_no_failure>
}
 80062f4:	bf00      	nop
 80062f6:	bd80      	pop	{r7, pc}
 80062f8:	20000788 	.word	0x20000788

080062fc <output_SC_CAM_CRK>:

//## Output_SC_CAM_CRK
void output_SC_CAM_CRK(int cam_id) {
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
    if (failure_active == true) {
 8006304:	4b2d      	ldr	r3, [pc, #180]	; (80063bc <output_SC_CAM_CRK+0xc0>)
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d046      	beq.n	800639a <output_SC_CAM_CRK+0x9e>
        switch (sc_type_SC_CAM_CRK) {
 800630c:	4b2c      	ldr	r3, [pc, #176]	; (80063c0 <output_SC_CAM_CRK+0xc4>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	3b01      	subs	r3, #1
 8006312:	2b03      	cmp	r3, #3
 8006314:	d84e      	bhi.n	80063b4 <output_SC_CAM_CRK+0xb8>
 8006316:	a201      	add	r2, pc, #4	; (adr r2, 800631c <output_SC_CAM_CRK+0x20>)
 8006318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800631c:	0800632d 	.word	0x0800632d
 8006320:	08006341 	.word	0x08006341
 8006324:	08006353 	.word	0x08006353
 8006328:	08006377 	.word	0x08006377
            case (1):  // CrkScg
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800632c:	2200      	movs	r2, #0
 800632e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006332:	4824      	ldr	r0, [pc, #144]	; (80063c4 <output_SC_CAM_CRK+0xc8>)
 8006334:	f7fc fbb5 	bl	8002aa2 <HAL_GPIO_WritePin>
                output_CAM_no_failure(cam_id);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f7fe fb0b 	bl	8004954 <output_CAM_no_failure>
                break;
 800633e:	e039      	b.n	80063b4 <output_SC_CAM_CRK+0xb8>
            }
            case (2):  // CrkScb
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8006340:	2201      	movs	r2, #1
 8006342:	2110      	movs	r1, #16
 8006344:	481f      	ldr	r0, [pc, #124]	; (80063c4 <output_SC_CAM_CRK+0xc8>)
 8006346:	f7fc fbac 	bl	8002aa2 <HAL_GPIO_WritePin>
                output_CAM_no_failure(cam_id);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f7fe fb02 	bl	8004954 <output_CAM_no_failure>
                break;
 8006350:	e030      	b.n	80063b4 <output_SC_CAM_CRK+0xb8>
            }
            case (3):  // CamScg
            {
                if (cam_id == 0) {
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d106      	bne.n	8006366 <output_SC_CAM_CRK+0x6a>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8006358:	2200      	movs	r2, #0
 800635a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800635e:	4819      	ldr	r0, [pc, #100]	; (80063c4 <output_SC_CAM_CRK+0xc8>)
 8006360:	f7fc fb9f 	bl	8002aa2 <HAL_GPIO_WritePin>
 8006364:	e004      	b.n	8006370 <output_SC_CAM_CRK+0x74>
                } else {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8006366:	2200      	movs	r2, #0
 8006368:	2140      	movs	r1, #64	; 0x40
 800636a:	4816      	ldr	r0, [pc, #88]	; (80063c4 <output_SC_CAM_CRK+0xc8>)
 800636c:	f7fc fb99 	bl	8002aa2 <HAL_GPIO_WritePin>
                }
                output_CRK_no_failure();
 8006370:	f7fe fad8 	bl	8004924 <output_CRK_no_failure>
                break;
 8006374:	e01e      	b.n	80063b4 <output_SC_CAM_CRK+0xb8>
            }
            case (4):  // CamScb
            {
                if (cam_id == 0) {
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d106      	bne.n	800638a <output_SC_CAM_CRK+0x8e>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800637c:	2201      	movs	r2, #1
 800637e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006382:	4810      	ldr	r0, [pc, #64]	; (80063c4 <output_SC_CAM_CRK+0xc8>)
 8006384:	f7fc fb8d 	bl	8002aa2 <HAL_GPIO_WritePin>
 8006388:	e004      	b.n	8006394 <output_SC_CAM_CRK+0x98>
                } else {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800638a:	2201      	movs	r2, #1
 800638c:	2140      	movs	r1, #64	; 0x40
 800638e:	480d      	ldr	r0, [pc, #52]	; (80063c4 <output_SC_CAM_CRK+0xc8>)
 8006390:	f7fc fb87 	bl	8002aa2 <HAL_GPIO_WritePin>
                }
                output_CRK_no_failure();
 8006394:	f7fe fac6 	bl	8004924 <output_CRK_no_failure>
                break;
 8006398:	e00c      	b.n	80063b4 <output_SC_CAM_CRK+0xb8>
            }
        }
    } else if (failure_active == false) {
 800639a:	4b08      	ldr	r3, [pc, #32]	; (80063bc <output_SC_CAM_CRK+0xc0>)
 800639c:	781b      	ldrb	r3, [r3, #0]
 800639e:	f083 0301 	eor.w	r3, r3, #1
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d005      	beq.n	80063b4 <output_SC_CAM_CRK+0xb8>
        output_CRK_no_failure();
 80063a8:	f7fe fabc 	bl	8004924 <output_CRK_no_failure>
        output_CAM_no_failure(cam_id);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f7fe fad1 	bl	8004954 <output_CAM_no_failure>
    }
}
 80063b2:	e7ff      	b.n	80063b4 <output_SC_CAM_CRK+0xb8>
 80063b4:	bf00      	nop
 80063b6:	3708      	adds	r7, #8
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}
 80063bc:	20000674 	.word	0x20000674
 80063c0:	20000790 	.word	0x20000790
 80063c4:	40010800 	.word	0x40010800

080063c8 <SC_CAM_CRK_reset>:

//## POSN_ENG_STST_LOSS_reset
void SC_CAM_CRK_reset(void) {
 80063c8:	b580      	push	{r7, lr}
 80063ca:	af00      	add	r7, sp, #0
    failure_active = false;
 80063cc:	4b06      	ldr	r3, [pc, #24]	; (80063e8 <SC_CAM_CRK_reset+0x20>)
 80063ce:	2200      	movs	r2, #0
 80063d0:	701a      	strb	r2, [r3, #0]
    output_CRK_no_failure();
 80063d2:	f7fe faa7 	bl	8004924 <output_CRK_no_failure>
    output_CAM_no_failure(0);  // reset CAM1
 80063d6:	2000      	movs	r0, #0
 80063d8:	f7fe fabc 	bl	8004954 <output_CAM_no_failure>
    output_CAM_no_failure(1);  // reset CAM2
 80063dc:	2001      	movs	r0, #1
 80063de:	f7fe fab9 	bl	8004954 <output_CAM_no_failure>
}
 80063e2:	bf00      	nop
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	20000674 	.word	0x20000674

080063ec <failure_processing>:

//### Failure Processing ###
void failure_processing(char failure_ident) {
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	4603      	mov	r3, r0
 80063f4:	71fb      	strb	r3, [r7, #7]
    switch (failure_ident) {
 80063f6:	79fb      	ldrb	r3, [r7, #7]
 80063f8:	3b31      	subs	r3, #49	; 0x31
 80063fa:	2b3c      	cmp	r3, #60	; 0x3c
 80063fc:	f200 8095 	bhi.w	800652a <failure_processing+0x13e>
 8006400:	a201      	add	r2, pc, #4	; (adr r2, 8006408 <failure_processing+0x1c>)
 8006402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006406:	bf00      	nop
 8006408:	0800652b 	.word	0x0800652b
 800640c:	0800652b 	.word	0x0800652b
 8006410:	0800652b 	.word	0x0800652b
 8006414:	0800652b 	.word	0x0800652b
 8006418:	0800652b 	.word	0x0800652b
 800641c:	0800652b 	.word	0x0800652b
 8006420:	0800652b 	.word	0x0800652b
 8006424:	0800652b 	.word	0x0800652b
 8006428:	080064fd 	.word	0x080064fd
 800642c:	0800652b 	.word	0x0800652b
 8006430:	0800652b 	.word	0x0800652b
 8006434:	0800652b 	.word	0x0800652b
 8006438:	0800652b 	.word	0x0800652b
 800643c:	0800652b 	.word	0x0800652b
 8006440:	0800652b 	.word	0x0800652b
 8006444:	0800652b 	.word	0x0800652b
 8006448:	0800652b 	.word	0x0800652b
 800644c:	0800652b 	.word	0x0800652b
 8006450:	0800652b 	.word	0x0800652b
 8006454:	0800652b 	.word	0x0800652b
 8006458:	0800652b 	.word	0x0800652b
 800645c:	0800652b 	.word	0x0800652b
 8006460:	0800652b 	.word	0x0800652b
 8006464:	0800652b 	.word	0x0800652b
 8006468:	0800652b 	.word	0x0800652b
 800646c:	0800652b 	.word	0x0800652b
 8006470:	0800652b 	.word	0x0800652b
 8006474:	0800652b 	.word	0x0800652b
 8006478:	0800652b 	.word	0x0800652b
 800647c:	0800652b 	.word	0x0800652b
 8006480:	0800652b 	.word	0x0800652b
 8006484:	0800652b 	.word	0x0800652b
 8006488:	0800652b 	.word	0x0800652b
 800648c:	0800652b 	.word	0x0800652b
 8006490:	0800652b 	.word	0x0800652b
 8006494:	0800652b 	.word	0x0800652b
 8006498:	0800652b 	.word	0x0800652b
 800649c:	0800652b 	.word	0x0800652b
 80064a0:	0800652b 	.word	0x0800652b
 80064a4:	0800652b 	.word	0x0800652b
 80064a8:	0800652b 	.word	0x0800652b
 80064ac:	0800652b 	.word	0x0800652b
 80064b0:	0800652b 	.word	0x0800652b
 80064b4:	0800652b 	.word	0x0800652b
 80064b8:	0800652b 	.word	0x0800652b
 80064bc:	0800652b 	.word	0x0800652b
 80064c0:	0800652b 	.word	0x0800652b
 80064c4:	0800652b 	.word	0x0800652b
 80064c8:	0800652b 	.word	0x0800652b
 80064cc:	0800652b 	.word	0x0800652b
 80064d0:	0800652b 	.word	0x0800652b
 80064d4:	0800652b 	.word	0x0800652b
 80064d8:	0800652b 	.word	0x0800652b
 80064dc:	0800652b 	.word	0x0800652b
 80064e0:	0800652b 	.word	0x0800652b
 80064e4:	0800652b 	.word	0x0800652b
 80064e8:	0800652b 	.word	0x0800652b
 80064ec:	0800652b 	.word	0x0800652b
 80064f0:	0800652b 	.word	0x0800652b
 80064f4:	0800652b 	.word	0x0800652b
 80064f8:	0800652b 	.word	0x0800652b
        case '8': {
            break;
        }
        case '9':  // Cam delay
        {
            if (active_cam_failure == 2) {
 80064fc:	4b0d      	ldr	r3, [pc, #52]	; (8006534 <failure_processing+0x148>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b02      	cmp	r3, #2
 8006502:	d106      	bne.n	8006512 <failure_processing+0x126>
                CAM_delay(0);  // for CAM1
 8006504:	2000      	movs	r0, #0
 8006506:	f7fe fee5 	bl	80052d4 <CAM_delay>
                CAM_delay(1);  // for CAM2
 800650a:	2001      	movs	r0, #1
 800650c:	f7fe fee2 	bl	80052d4 <CAM_delay>
            } else if (active_cam_failure == 1) {
                CAM_delay(1);  // for CAM2
            } else {
                CAM_delay(0);  // for CAM1
            }
            break;
 8006510:	e00c      	b.n	800652c <failure_processing+0x140>
            } else if (active_cam_failure == 1) {
 8006512:	4b08      	ldr	r3, [pc, #32]	; (8006534 <failure_processing+0x148>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2b01      	cmp	r3, #1
 8006518:	d103      	bne.n	8006522 <failure_processing+0x136>
                CAM_delay(1);  // for CAM2
 800651a:	2001      	movs	r0, #1
 800651c:	f7fe feda 	bl	80052d4 <CAM_delay>
            break;
 8006520:	e004      	b.n	800652c <failure_processing+0x140>
                CAM_delay(0);  // for CAM1
 8006522:	2000      	movs	r0, #0
 8006524:	f7fe fed6 	bl	80052d4 <CAM_delay>
            break;
 8006528:	e000      	b.n	800652c <failure_processing+0x140>
        }
        case 'm': {
            break;
        }
        default: {
            break;
 800652a:	bf00      	nop
        }
    }
}
 800652c:	bf00      	nop
 800652e:	3708      	adds	r7, #8
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}
 8006534:	20000670 	.word	0x20000670

08006538 <failure_synch_reset>:

//### Failure Synchronization Reset ###
void failure_synch_reset(char failure_ident) {
 8006538:	b580      	push	{r7, lr}
 800653a:	b082      	sub	sp, #8
 800653c:	af00      	add	r7, sp, #0
 800653e:	4603      	mov	r3, r0
 8006540:	71fb      	strb	r3, [r7, #7]
    switch (failure_ident) {
 8006542:	79fb      	ldrb	r3, [r7, #7]
 8006544:	2b37      	cmp	r3, #55	; 0x37
 8006546:	d00c      	beq.n	8006562 <failure_synch_reset+0x2a>
 8006548:	2b37      	cmp	r3, #55	; 0x37
 800654a:	dc0d      	bgt.n	8006568 <failure_synch_reset+0x30>
 800654c:	2b34      	cmp	r3, #52	; 0x34
 800654e:	d002      	beq.n	8006556 <failure_synch_reset+0x1e>
 8006550:	2b36      	cmp	r3, #54	; 0x36
 8006552:	d003      	beq.n	800655c <failure_synch_reset+0x24>
            // CAM_DELAY(CAM_TOOTH_OFF)
            CAM_delay_reset();
            break;
        }
        default:
            break;
 8006554:	e008      	b.n	8006568 <failure_synch_reset+0x30>
            CRK_RUN_OUT_reset();
 8006556:	f7fe faf3 	bl	8004b40 <CRK_RUN_OUT_reset>
            break;
 800655a:	e006      	b.n	800656a <failure_synch_reset+0x32>
            CRK_TOOTH_PER_reset();
 800655c:	f7fe fd86 	bl	800506c <CRK_TOOTH_PER_reset>
            break;
 8006560:	e003      	b.n	800656a <failure_synch_reset+0x32>
            CAM_delay_reset();
 8006562:	f7ff fa5b 	bl	8005a1c <CAM_delay_reset>
            break;
 8006566:	e000      	b.n	800656a <failure_synch_reset+0x32>
            break;
 8006568:	bf00      	nop
    }
}
 800656a:	bf00      	nop
 800656c:	3708      	adds	r7, #8
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <former_teeth_time_calculation>:

//### Former teeth time calculation ###
double former_teeth_time_calculation(long t_tooth, unsigned int teeth_count,
                                     int numb_miss_teeth) {
 8006572:	b580      	push	{r7, lr}
 8006574:	b086      	sub	sp, #24
 8006576:	af00      	add	r7, sp, #0
 8006578:	60f8      	str	r0, [r7, #12]
 800657a:	60b9      	str	r1, [r7, #8]
 800657c:	607a      	str	r2, [r7, #4]
    double form_teeth_time;

    form_teeth_time = (double)t_tooth;
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f7f9 ff40 	bl	8000404 <__aeabi_i2d>
 8006584:	4602      	mov	r2, r0
 8006586:	460b      	mov	r3, r1
 8006588:	e9c7 2304 	strd	r2, r3, [r7, #16]

    if (teeth_count == 1) {
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	2b01      	cmp	r3, #1
 8006590:	d10e      	bne.n	80065b0 <former_teeth_time_calculation+0x3e>
        form_teeth_time = form_teeth_time / (double)(numb_miss_teeth + 1);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	3301      	adds	r3, #1
 8006596:	4618      	mov	r0, r3
 8006598:	f7f9 ff34 	bl	8000404 <__aeabi_i2d>
 800659c:	4602      	mov	r2, r0
 800659e:	460b      	mov	r3, r1
 80065a0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80065a4:	f7fa f8c2 	bl	800072c <__aeabi_ddiv>
 80065a8:	4602      	mov	r2, r0
 80065aa:	460b      	mov	r3, r1
 80065ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    }

    return (form_teeth_time);
 80065b0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 80065b4:	4610      	mov	r0, r2
 80065b6:	4619      	mov	r1, r3
 80065b8:	3718      	adds	r7, #24
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
	...

080065c0 <former_teeth_time_calculation_output>:

//### Former teeth time calculation output ###
double former_teeth_time_calculation_output(long t_tooth,
                                            unsigned int teeth_count, int numb_miss_teeth) {
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b086      	sub	sp, #24
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
    double form_teeth_time;

    form_teeth_time = (double)t_tooth;
 80065cc:	68f8      	ldr	r0, [r7, #12]
 80065ce:	f7f9 ff19 	bl	8000404 <__aeabi_i2d>
 80065d2:	4602      	mov	r2, r0
 80065d4:	460b      	mov	r3, r1
 80065d6:	e9c7 2304 	strd	r2, r3, [r7, #16]

    if (teeth_count == number_teeth_between_gaps) {
 80065da:	4b0d      	ldr	r3, [pc, #52]	; (8006610 <former_teeth_time_calculation_output+0x50>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68ba      	ldr	r2, [r7, #8]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d10e      	bne.n	8006602 <former_teeth_time_calculation_output+0x42>
        form_teeth_time = form_teeth_time / (double)(numb_miss_teeth + 1);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	3301      	adds	r3, #1
 80065e8:	4618      	mov	r0, r3
 80065ea:	f7f9 ff0b 	bl	8000404 <__aeabi_i2d>
 80065ee:	4602      	mov	r2, r0
 80065f0:	460b      	mov	r3, r1
 80065f2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80065f6:	f7fa f899 	bl	800072c <__aeabi_ddiv>
 80065fa:	4602      	mov	r2, r0
 80065fc:	460b      	mov	r3, r1
 80065fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
    }

    return (form_teeth_time);
 8006602:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8006606:	4610      	mov	r0, r2
 8006608:	4619      	mov	r1, r3
 800660a:	3718      	adds	r7, #24
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}
 8006610:	20000288 	.word	0x20000288

08006614 <timestamp_to_digit_array>:
    print_signal(crk_array, crk_index);
    printf("\n---CAM---\n");
    print_signal(cam_array, cam_index);
}

void timestamp_to_digit_array(uint32_t timestamp, uint8_t *array) {
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
    array[3] = timestamp & 0xffU;
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	3303      	adds	r3, #3
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	b2d2      	uxtb	r2, r2
 8006626:	701a      	strb	r2, [r3, #0]
    array[2] = (timestamp & 0xff00U) >> 8;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	0a1a      	lsrs	r2, r3, #8
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	3302      	adds	r3, #2
 8006630:	b2d2      	uxtb	r2, r2
 8006632:	701a      	strb	r2, [r3, #0]
    array[1] = (timestamp & 0xff0000U) >> 16;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	0c1a      	lsrs	r2, r3, #16
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	3301      	adds	r3, #1
 800663c:	b2d2      	uxtb	r2, r2
 800663e:	701a      	strb	r2, [r3, #0]
    array[0] = (timestamp & 0xff000000U) >> 24;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	0e1b      	lsrs	r3, r3, #24
 8006644:	b2da      	uxtb	r2, r3
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	701a      	strb	r2, [r3, #0]
}
 800664a:	bf00      	nop
 800664c:	370c      	adds	r7, #12
 800664e:	46bd      	mov	sp, r7
 8006650:	bc80      	pop	{r7}
 8006652:	4770      	bx	lr

08006654 <CRK_save>:

uint8_t CRK_save(uint32_t timestamp, uint8_t value) {
 8006654:	b580      	push	{r7, lr}
 8006656:	b082      	sub	sp, #8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	460b      	mov	r3, r1
 800665e:	70fb      	strb	r3, [r7, #3]
    if (crk_array == NULL) {
 8006660:	4b1b      	ldr	r3, [pc, #108]	; (80066d0 <CRK_save+0x7c>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d108      	bne.n	800667a <CRK_save+0x26>
        crk_array = malloc(sizeof(uint8_t) * CRK_MAX_SIZE); // 60 KB array for CRK signal
 8006668:	f64e 2060 	movw	r0, #60000	; 0xea60
 800666c:	f002 fe02 	bl	8009274 <malloc>
 8006670:	4603      	mov	r3, r0
 8006672:	461a      	mov	r2, r3
 8006674:	4b16      	ldr	r3, [pc, #88]	; (80066d0 <CRK_save+0x7c>)
 8006676:	601a      	str	r2, [r3, #0]
 8006678:	e007      	b.n	800668a <CRK_save+0x36>
    } else if (crk_index >= CRK_MAX_SIZE) {
 800667a:	4b16      	ldr	r3, [pc, #88]	; (80066d4 <CRK_save+0x80>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8006682:	4293      	cmp	r3, r2
 8006684:	dd01      	ble.n	800668a <CRK_save+0x36>
        return 1;
 8006686:	2301      	movs	r3, #1
 8006688:	e01e      	b.n	80066c8 <CRK_save+0x74>
    }

    crk_array[crk_index] = value;
 800668a:	4b11      	ldr	r3, [pc, #68]	; (80066d0 <CRK_save+0x7c>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a11      	ldr	r2, [pc, #68]	; (80066d4 <CRK_save+0x80>)
 8006690:	6812      	ldr	r2, [r2, #0]
 8006692:	4413      	add	r3, r2
 8006694:	78fa      	ldrb	r2, [r7, #3]
 8006696:	701a      	strb	r2, [r3, #0]
    timestamp_to_digit_array(timestamp, crk_array + crk_index + 1);
 8006698:	4b0d      	ldr	r3, [pc, #52]	; (80066d0 <CRK_save+0x7c>)
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	4b0d      	ldr	r3, [pc, #52]	; (80066d4 <CRK_save+0x80>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	3301      	adds	r3, #1
 80066a2:	4413      	add	r3, r2
 80066a4:	4619      	mov	r1, r3
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7ff ffb4 	bl	8006614 <timestamp_to_digit_array>

    crk_index += 5;
 80066ac:	4b09      	ldr	r3, [pc, #36]	; (80066d4 <CRK_save+0x80>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	3305      	adds	r3, #5
 80066b2:	4a08      	ldr	r2, [pc, #32]	; (80066d4 <CRK_save+0x80>)
 80066b4:	6013      	str	r3, [r2, #0]
    if (crk_index >= CRK_MAX_SIZE) {
 80066b6:	4b07      	ldr	r3, [pc, #28]	; (80066d4 <CRK_save+0x80>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80066be:	4293      	cmp	r3, r2
 80066c0:	dd01      	ble.n	80066c6 <CRK_save+0x72>
        return 1;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e000      	b.n	80066c8 <CRK_save+0x74>
    } else {
        return 0;
 80066c6:	2300      	movs	r3, #0
    }
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3708      	adds	r7, #8
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}
 80066d0:	20000a24 	.word	0x20000a24
 80066d4:	20000a28 	.word	0x20000a28

080066d8 <CAM_save>:

uint8_t CAM_save(uint32_t timestamp, uint8_t value) {
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	460b      	mov	r3, r1
 80066e2:	70fb      	strb	r3, [r7, #3]
    if (cam_array == NULL) {
 80066e4:	4b1b      	ldr	r3, [pc, #108]	; (8006754 <CAM_save+0x7c>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d108      	bne.n	80066fe <CAM_save+0x26>
        cam_array = malloc(sizeof(uint8_t) * CAM_MAX_SIZE); // 40 KB array for CAM signal
 80066ec:	f649 4040 	movw	r0, #40000	; 0x9c40
 80066f0:	f002 fdc0 	bl	8009274 <malloc>
 80066f4:	4603      	mov	r3, r0
 80066f6:	461a      	mov	r2, r3
 80066f8:	4b16      	ldr	r3, [pc, #88]	; (8006754 <CAM_save+0x7c>)
 80066fa:	601a      	str	r2, [r3, #0]
 80066fc:	e007      	b.n	800670e <CAM_save+0x36>
    } else if (cam_index >= CAM_MAX_SIZE) {
 80066fe:	4b16      	ldr	r3, [pc, #88]	; (8006758 <CAM_save+0x80>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8006706:	4293      	cmp	r3, r2
 8006708:	dd01      	ble.n	800670e <CAM_save+0x36>
        return 1;
 800670a:	2301      	movs	r3, #1
 800670c:	e01e      	b.n	800674c <CAM_save+0x74>
    }

    cam_array[cam_index] = value;
 800670e:	4b11      	ldr	r3, [pc, #68]	; (8006754 <CAM_save+0x7c>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a11      	ldr	r2, [pc, #68]	; (8006758 <CAM_save+0x80>)
 8006714:	6812      	ldr	r2, [r2, #0]
 8006716:	4413      	add	r3, r2
 8006718:	78fa      	ldrb	r2, [r7, #3]
 800671a:	701a      	strb	r2, [r3, #0]
    timestamp_to_digit_array(timestamp, cam_array + cam_index + 1);
 800671c:	4b0d      	ldr	r3, [pc, #52]	; (8006754 <CAM_save+0x7c>)
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	4b0d      	ldr	r3, [pc, #52]	; (8006758 <CAM_save+0x80>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	3301      	adds	r3, #1
 8006726:	4413      	add	r3, r2
 8006728:	4619      	mov	r1, r3
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f7ff ff72 	bl	8006614 <timestamp_to_digit_array>

    cam_index += 5;
 8006730:	4b09      	ldr	r3, [pc, #36]	; (8006758 <CAM_save+0x80>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	3305      	adds	r3, #5
 8006736:	4a08      	ldr	r2, [pc, #32]	; (8006758 <CAM_save+0x80>)
 8006738:	6013      	str	r3, [r2, #0]
    if (cam_index >= CAM_MAX_SIZE) {
 800673a:	4b07      	ldr	r3, [pc, #28]	; (8006758 <CAM_save+0x80>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8006742:	4293      	cmp	r3, r2
 8006744:	dd01      	ble.n	800674a <CAM_save+0x72>
        return 1;
 8006746:	2301      	movs	r3, #1
 8006748:	e000      	b.n	800674c <CAM_save+0x74>
    } else {
        return 0;
 800674a:	2300      	movs	r3, #0
    }
}
 800674c:	4618      	mov	r0, r3
 800674e:	3708      	adds	r7, #8
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}
 8006754:	20000a2c 	.word	0x20000a2c
 8006758:	20000a30 	.word	0x20000a30

0800675c <sync_CRK>:

//### Functions ###

// ## CRK Synchronisation
void sync_CRK(void)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
    // Set label that indicates engine start
    if (engine_start_counter < engine_start_counter_limit && engine_start == false)
 8006762:	4b8b      	ldr	r3, [pc, #556]	; (8006990 <sync_CRK+0x234>)
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	4b8b      	ldr	r3, [pc, #556]	; (8006994 <sync_CRK+0x238>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	429a      	cmp	r2, r3
 800676c:	d20c      	bcs.n	8006788 <sync_CRK+0x2c>
 800676e:	4b8a      	ldr	r3, [pc, #552]	; (8006998 <sync_CRK+0x23c>)
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	f083 0301 	eor.w	r3, r3, #1
 8006776:	b2db      	uxtb	r3, r3
 8006778:	2b00      	cmp	r3, #0
 800677a:	d005      	beq.n	8006788 <sync_CRK+0x2c>
    {
        engine_start_counter++;
 800677c:	4b84      	ldr	r3, [pc, #528]	; (8006990 <sync_CRK+0x234>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	3301      	adds	r3, #1
 8006782:	4a83      	ldr	r2, [pc, #524]	; (8006990 <sync_CRK+0x234>)
 8006784:	6013      	str	r3, [r2, #0]
 8006786:	e00c      	b.n	80067a2 <sync_CRK+0x46>
    }
    else if (engine_start == false)
 8006788:	4b83      	ldr	r3, [pc, #524]	; (8006998 <sync_CRK+0x23c>)
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	f083 0301 	eor.w	r3, r3, #1
 8006790:	b2db      	uxtb	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d005      	beq.n	80067a2 <sync_CRK+0x46>
    {
        engine_start_counter = 0;
 8006796:	4b7e      	ldr	r3, [pc, #504]	; (8006990 <sync_CRK+0x234>)
 8006798:	2200      	movs	r2, #0
 800679a:	601a      	str	r2, [r3, #0]
        engine_start = true;
 800679c:	4b7e      	ldr	r3, [pc, #504]	; (8006998 <sync_CRK+0x23c>)
 800679e:	2201      	movs	r2, #1
 80067a0:	701a      	strb	r2, [r3, #0]
    }
    teeth_count_overall++;
 80067a2:	4b7e      	ldr	r3, [pc, #504]	; (800699c <sync_CRK+0x240>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	3301      	adds	r3, #1
 80067a8:	4a7c      	ldr	r2, [pc, #496]	; (800699c <sync_CRK+0x240>)
 80067aa:	6013      	str	r3, [r2, #0]

    // Wait for completed start delay
    if ((delay_counter_CRK < start_delay) && delay_off == false)
 80067ac:	4b7c      	ldr	r3, [pc, #496]	; (80069a0 <sync_CRK+0x244>)
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	4b7c      	ldr	r3, [pc, #496]	; (80069a4 <sync_CRK+0x248>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d20c      	bcs.n	80067d2 <sync_CRK+0x76>
 80067b8:	4b7b      	ldr	r3, [pc, #492]	; (80069a8 <sync_CRK+0x24c>)
 80067ba:	781b      	ldrb	r3, [r3, #0]
 80067bc:	f083 0301 	eor.w	r3, r3, #1
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d005      	beq.n	80067d2 <sync_CRK+0x76>
    {
        delay_counter_CRK++;
 80067c6:	4b76      	ldr	r3, [pc, #472]	; (80069a0 <sync_CRK+0x244>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	3301      	adds	r3, #1
 80067cc:	4a74      	ldr	r2, [pc, #464]	; (80069a0 <sync_CRK+0x244>)
 80067ce:	6013      	str	r3, [r2, #0]
 80067d0:	e00c      	b.n	80067ec <sync_CRK+0x90>
    }
    else if (delay_off == false)
 80067d2:	4b75      	ldr	r3, [pc, #468]	; (80069a8 <sync_CRK+0x24c>)
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	f083 0301 	eor.w	r3, r3, #1
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d005      	beq.n	80067ec <sync_CRK+0x90>
    {
        delay_off = true;
 80067e0:	4b71      	ldr	r3, [pc, #452]	; (80069a8 <sync_CRK+0x24c>)
 80067e2:	2201      	movs	r2, #1
 80067e4:	701a      	strb	r2, [r3, #0]
        delay_counter_CRK = 0;
 80067e6:	4b6e      	ldr	r3, [pc, #440]	; (80069a0 <sync_CRK+0x244>)
 80067e8:	2200      	movs	r2, #0
 80067ea:	601a      	str	r2, [r3, #0]
    }

    if (delay_off == true)
 80067ec:	4b6e      	ldr	r3, [pc, #440]	; (80069a8 <sync_CRK+0x24c>)
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f000 81b4 	beq.w	8006b5e <sync_CRK+0x402>
    {
        if (CRK_synch == true)
 80067f6:	4b6d      	ldr	r3, [pc, #436]	; (80069ac <sync_CRK+0x250>)
 80067f8:	781b      	ldrb	r3, [r3, #0]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 8162 	beq.w	8006ac4 <sync_CRK+0x368>
        {
            // Teeth Counter CRK
            if ((teeth_count_CRK < number_teeth_between_gaps))
 8006800:	4b6b      	ldr	r3, [pc, #428]	; (80069b0 <sync_CRK+0x254>)
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	4b6b      	ldr	r3, [pc, #428]	; (80069b4 <sync_CRK+0x258>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	429a      	cmp	r2, r3
 800680a:	d20a      	bcs.n	8006822 <sync_CRK+0xc6>
                // 360�CRK for one gap; 180� for two gaps; 120� for three gaps
                // test
                // teeth_count_CRK++;

                // 720�CRK for CAM CRK synchronization
                teeth_count_CAM_CRK_synch++;
 800680c:	4b6a      	ldr	r3, [pc, #424]	; (80069b8 <sync_CRK+0x25c>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	3301      	adds	r3, #1
 8006812:	4a69      	ldr	r2, [pc, #420]	; (80069b8 <sync_CRK+0x25c>)
 8006814:	6013      	str	r3, [r2, #0]
                teeth_count_CAM_CRK_synch_ahead++;
 8006816:	4b69      	ldr	r3, [pc, #420]	; (80069bc <sync_CRK+0x260>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3301      	adds	r3, #1
 800681c:	4a67      	ldr	r2, [pc, #412]	; (80069bc <sync_CRK+0x260>)
 800681e:	6013      	str	r3, [r2, #0]
 8006820:	e0e3      	b.n	80069ea <sync_CRK+0x28e>
            else
            {
                // test
                // teeth_count_CRK = 1;

                if (segment_counter_CRK == number_segments_CRK && (CAM_CRK_synch_status == true && CAM_CRK_synch_status_ahead == true))
 8006822:	4b67      	ldr	r3, [pc, #412]	; (80069c0 <sync_CRK+0x264>)
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	4b67      	ldr	r3, [pc, #412]	; (80069c4 <sync_CRK+0x268>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	429a      	cmp	r2, r3
 800682c:	d163      	bne.n	80068f6 <sync_CRK+0x19a>
 800682e:	4b66      	ldr	r3, [pc, #408]	; (80069c8 <sync_CRK+0x26c>)
 8006830:	781b      	ldrb	r3, [r3, #0]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d05f      	beq.n	80068f6 <sync_CRK+0x19a>
 8006836:	4b65      	ldr	r3, [pc, #404]	; (80069cc <sync_CRK+0x270>)
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d05b      	beq.n	80068f6 <sync_CRK+0x19a>
                {

                    if (shift_counter_CRK == number_gap - 1)
 800683e:	4b64      	ldr	r3, [pc, #400]	; (80069d0 <sync_CRK+0x274>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	3b01      	subs	r3, #1
 8006844:	461a      	mov	r2, r3
 8006846:	4b63      	ldr	r3, [pc, #396]	; (80069d4 <sync_CRK+0x278>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	429a      	cmp	r2, r3
 800684c:	d10e      	bne.n	800686c <sync_CRK+0x110>
                    {
                        shift_counter_CRK = 0;
 800684e:	4b61      	ldr	r3, [pc, #388]	; (80069d4 <sync_CRK+0x278>)
 8006850:	2200      	movs	r2, #0
 8006852:	601a      	str	r2, [r3, #0]

                        teeth_count_CAM_CRK_synch = 1;
 8006854:	4b58      	ldr	r3, [pc, #352]	; (80069b8 <sync_CRK+0x25c>)
 8006856:	2201      	movs	r2, #1
 8006858:	601a      	str	r2, [r3, #0]
                        teeth_count_CAM_CRK_synch_ahead = 1 + number_teeth_between_gaps + number_miss_teeth;
 800685a:	4b56      	ldr	r3, [pc, #344]	; (80069b4 <sync_CRK+0x258>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a5e      	ldr	r2, [pc, #376]	; (80069d8 <sync_CRK+0x27c>)
 8006860:	6812      	ldr	r2, [r2, #0]
 8006862:	4413      	add	r3, r2
 8006864:	3301      	adds	r3, #1
 8006866:	4a55      	ldr	r2, [pc, #340]	; (80069bc <sync_CRK+0x260>)
 8006868:	6013      	str	r3, [r2, #0]
 800686a:	e004      	b.n	8006876 <sync_CRK+0x11a>
                    }
                    else
                    {
                        shift_counter_CRK++;
 800686c:	4b59      	ldr	r3, [pc, #356]	; (80069d4 <sync_CRK+0x278>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	3301      	adds	r3, #1
 8006872:	4a58      	ldr	r2, [pc, #352]	; (80069d4 <sync_CRK+0x278>)
 8006874:	6013      	str	r3, [r2, #0]
                    }

                    if (shift_counter_CRK == 1)
 8006876:	4b57      	ldr	r3, [pc, #348]	; (80069d4 <sync_CRK+0x278>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2b01      	cmp	r3, #1
 800687c:	d118      	bne.n	80068b0 <sync_CRK+0x154>
                    {
                        teeth_count_CAM_CRK_synch = 2 * number_teeth_between_gaps + 2 * number_miss_teeth + 1;
 800687e:	4b4d      	ldr	r3, [pc, #308]	; (80069b4 <sync_CRK+0x258>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	005b      	lsls	r3, r3, #1
 8006884:	4a54      	ldr	r2, [pc, #336]	; (80069d8 <sync_CRK+0x27c>)
 8006886:	6812      	ldr	r2, [r2, #0]
 8006888:	0052      	lsls	r2, r2, #1
 800688a:	4413      	add	r3, r2
 800688c:	3301      	adds	r3, #1
 800688e:	4a4a      	ldr	r2, [pc, #296]	; (80069b8 <sync_CRK+0x25c>)
 8006890:	6013      	str	r3, [r2, #0]
                        teeth_count_CAM_CRK_synch_ahead = 3 * number_teeth_between_gaps + 3 * number_miss_teeth + 1;
 8006892:	4b48      	ldr	r3, [pc, #288]	; (80069b4 <sync_CRK+0x258>)
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	4613      	mov	r3, r2
 8006898:	005b      	lsls	r3, r3, #1
 800689a:	1899      	adds	r1, r3, r2
 800689c:	4b4e      	ldr	r3, [pc, #312]	; (80069d8 <sync_CRK+0x27c>)
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	4613      	mov	r3, r2
 80068a2:	005b      	lsls	r3, r3, #1
 80068a4:	4413      	add	r3, r2
 80068a6:	440b      	add	r3, r1
 80068a8:	3301      	adds	r3, #1
 80068aa:	4a44      	ldr	r2, [pc, #272]	; (80069bc <sync_CRK+0x260>)
 80068ac:	6013      	str	r3, [r2, #0]
 80068ae:	e01b      	b.n	80068e8 <sync_CRK+0x18c>
                    }
                    else if (shift_counter_CRK == 2)
 80068b0:	4b48      	ldr	r3, [pc, #288]	; (80069d4 <sync_CRK+0x278>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d117      	bne.n	80068e8 <sync_CRK+0x18c>
                    {
                        teeth_count_CAM_CRK_synch = 4 * number_teeth_between_gaps + 4 * number_miss_teeth + 1;
 80068b8:	4b3e      	ldr	r3, [pc, #248]	; (80069b4 <sync_CRK+0x258>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	4a46      	ldr	r2, [pc, #280]	; (80069d8 <sync_CRK+0x27c>)
 80068c0:	6812      	ldr	r2, [r2, #0]
 80068c2:	0092      	lsls	r2, r2, #2
 80068c4:	4413      	add	r3, r2
 80068c6:	3301      	adds	r3, #1
 80068c8:	4a3b      	ldr	r2, [pc, #236]	; (80069b8 <sync_CRK+0x25c>)
 80068ca:	6013      	str	r3, [r2, #0]
                        teeth_count_CAM_CRK_synch_ahead = 5 * number_teeth_between_gaps + 5 * number_miss_teeth + 1;
 80068cc:	4b39      	ldr	r3, [pc, #228]	; (80069b4 <sync_CRK+0x258>)
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	4613      	mov	r3, r2
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	1899      	adds	r1, r3, r2
 80068d6:	4b40      	ldr	r3, [pc, #256]	; (80069d8 <sync_CRK+0x27c>)
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	4613      	mov	r3, r2
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	4413      	add	r3, r2
 80068e0:	440b      	add	r3, r1
 80068e2:	3301      	adds	r3, #1
 80068e4:	4a35      	ldr	r2, [pc, #212]	; (80069bc <sync_CRK+0x260>)
 80068e6:	6013      	str	r3, [r2, #0]
                    }

                    CAM_CRK_synch_status = false;
 80068e8:	4b37      	ldr	r3, [pc, #220]	; (80069c8 <sync_CRK+0x26c>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	701a      	strb	r2, [r3, #0]
                    CAM_CRK_synch_status_ahead = false;
 80068ee:	4b37      	ldr	r3, [pc, #220]	; (80069cc <sync_CRK+0x270>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	701a      	strb	r2, [r3, #0]
 80068f4:	e03f      	b.n	8006976 <sync_CRK+0x21a>
                }
                else
                {
                    // counter 1
                    if (teeth_count_CAM_CRK_synch == (number_teeth_CRK + number_real_teeth))
 80068f6:	4b39      	ldr	r3, [pc, #228]	; (80069dc <sync_CRK+0x280>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	461a      	mov	r2, r3
 80068fc:	4b38      	ldr	r3, [pc, #224]	; (80069e0 <sync_CRK+0x284>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	441a      	add	r2, r3
 8006902:	4b2d      	ldr	r3, [pc, #180]	; (80069b8 <sync_CRK+0x25c>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	429a      	cmp	r2, r3
 8006908:	d103      	bne.n	8006912 <sync_CRK+0x1b6>
                    {
                        teeth_count_CAM_CRK_synch = 1;
 800690a:	4b2b      	ldr	r3, [pc, #172]	; (80069b8 <sync_CRK+0x25c>)
 800690c:	2201      	movs	r2, #1
 800690e:	601a      	str	r2, [r3, #0]
 8006910:	e011      	b.n	8006936 <sync_CRK+0x1da>
                    }
                    else if (teeth_count_CAM_CRK_synch < (number_teeth_CRK + number_real_teeth))
 8006912:	4b32      	ldr	r3, [pc, #200]	; (80069dc <sync_CRK+0x280>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	461a      	mov	r2, r3
 8006918:	4b31      	ldr	r3, [pc, #196]	; (80069e0 <sync_CRK+0x284>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	441a      	add	r2, r3
 800691e:	4b26      	ldr	r3, [pc, #152]	; (80069b8 <sync_CRK+0x25c>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	429a      	cmp	r2, r3
 8006924:	d907      	bls.n	8006936 <sync_CRK+0x1da>
                    {
                        teeth_count_CAM_CRK_synch = teeth_count_CAM_CRK_synch + number_miss_teeth + 1;
 8006926:	4b24      	ldr	r3, [pc, #144]	; (80069b8 <sync_CRK+0x25c>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a2b      	ldr	r2, [pc, #172]	; (80069d8 <sync_CRK+0x27c>)
 800692c:	6812      	ldr	r2, [r2, #0]
 800692e:	4413      	add	r3, r2
 8006930:	3301      	adds	r3, #1
 8006932:	4a21      	ldr	r2, [pc, #132]	; (80069b8 <sync_CRK+0x25c>)
 8006934:	6013      	str	r3, [r2, #0]
                    }

                    // counter 2
                    if (teeth_count_CAM_CRK_synch_ahead == (number_teeth_CRK + number_real_teeth))
 8006936:	4b29      	ldr	r3, [pc, #164]	; (80069dc <sync_CRK+0x280>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	461a      	mov	r2, r3
 800693c:	4b28      	ldr	r3, [pc, #160]	; (80069e0 <sync_CRK+0x284>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	441a      	add	r2, r3
 8006942:	4b1e      	ldr	r3, [pc, #120]	; (80069bc <sync_CRK+0x260>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	429a      	cmp	r2, r3
 8006948:	d103      	bne.n	8006952 <sync_CRK+0x1f6>
                    {
                        teeth_count_CAM_CRK_synch_ahead = 1;
 800694a:	4b1c      	ldr	r3, [pc, #112]	; (80069bc <sync_CRK+0x260>)
 800694c:	2201      	movs	r2, #1
 800694e:	601a      	str	r2, [r3, #0]
 8006950:	e011      	b.n	8006976 <sync_CRK+0x21a>
                    }
                    else if (teeth_count_CAM_CRK_synch_ahead < (number_teeth_CRK + number_real_teeth))
 8006952:	4b22      	ldr	r3, [pc, #136]	; (80069dc <sync_CRK+0x280>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	461a      	mov	r2, r3
 8006958:	4b21      	ldr	r3, [pc, #132]	; (80069e0 <sync_CRK+0x284>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	441a      	add	r2, r3
 800695e:	4b17      	ldr	r3, [pc, #92]	; (80069bc <sync_CRK+0x260>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	429a      	cmp	r2, r3
 8006964:	d907      	bls.n	8006976 <sync_CRK+0x21a>
                    {
                        teeth_count_CAM_CRK_synch_ahead = teeth_count_CAM_CRK_synch_ahead + number_miss_teeth + 1;
 8006966:	4b15      	ldr	r3, [pc, #84]	; (80069bc <sync_CRK+0x260>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a1b      	ldr	r2, [pc, #108]	; (80069d8 <sync_CRK+0x27c>)
 800696c:	6812      	ldr	r2, [r2, #0]
 800696e:	4413      	add	r3, r2
 8006970:	3301      	adds	r3, #1
 8006972:	4a12      	ldr	r2, [pc, #72]	; (80069bc <sync_CRK+0x260>)
 8006974:	6013      	str	r3, [r2, #0]
                    }
                }

                if (segment_counter_CRK < number_segments_CRK)
 8006976:	4b12      	ldr	r3, [pc, #72]	; (80069c0 <sync_CRK+0x264>)
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	4b12      	ldr	r3, [pc, #72]	; (80069c4 <sync_CRK+0x268>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	429a      	cmp	r2, r3
 8006980:	d230      	bcs.n	80069e4 <sync_CRK+0x288>
                {
                    segment_counter_CRK++;
 8006982:	4b0f      	ldr	r3, [pc, #60]	; (80069c0 <sync_CRK+0x264>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	3301      	adds	r3, #1
 8006988:	4a0d      	ldr	r2, [pc, #52]	; (80069c0 <sync_CRK+0x264>)
 800698a:	6013      	str	r3, [r2, #0]
 800698c:	e02d      	b.n	80069ea <sync_CRK+0x28e>
 800698e:	bf00      	nop
 8006990:	2000029c 	.word	0x2000029c
 8006994:	20000004 	.word	0x20000004
 8006998:	200002ad 	.word	0x200002ad
 800699c:	20000668 	.word	0x20000668
 80069a0:	2000028c 	.word	0x2000028c
 80069a4:	20000000 	.word	0x20000000
 80069a8:	200002aa 	.word	0x200002aa
 80069ac:	200002a8 	.word	0x200002a8
 80069b0:	20000278 	.word	0x20000278
 80069b4:	20000288 	.word	0x20000288
 80069b8:	2000027c 	.word	0x2000027c
 80069bc:	20000280 	.word	0x20000280
 80069c0:	20000290 	.word	0x20000290
 80069c4:	20000294 	.word	0x20000294
 80069c8:	2000065a 	.word	0x2000065a
 80069cc:	2000065b 	.word	0x2000065b
 80069d0:	2000023c 	.word	0x2000023c
 80069d4:	20000298 	.word	0x20000298
 80069d8:	20000238 	.word	0x20000238
 80069dc:	20000234 	.word	0x20000234
 80069e0:	20000284 	.word	0x20000284
                }
                else
                {
                    segment_counter_CRK = 1;
 80069e4:	4b60      	ldr	r3, [pc, #384]	; (8006b68 <sync_CRK+0x40c>)
 80069e6:	2201      	movs	r2, #1
 80069e8:	601a      	str	r2, [r3, #0]
                }
            }

            // Check reference gap in specified range
            if (teeth_count_CRK == 2)
 80069ea:	4b60      	ldr	r3, [pc, #384]	; (8006b6c <sync_CRK+0x410>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	f040 80a3 	bne.w	8006b3a <sync_CRK+0x3de>
            {
                // if(!(gap_ratio_CRK_VLD < ((double)(T_TOOTH_RAW_1 * T_TOOTH_RAW_1)/(double)(T_TOOTH_RAW_2 * T_TOOTH_RAW))))
                // if(!(3 < ((T_TOOTH_RAW_1 * T_TOOTH_RAW_1)/(T_TOOTH_RAW_2 * T_TOOTH_RAW))))
                if (T_TOOTH_RAW_1 < T_TOOTH_RAW * 2)
 80069f4:	4b5e      	ldr	r3, [pc, #376]	; (8006b70 <sync_CRK+0x414>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	005a      	lsls	r2, r3, #1
 80069fa:	4b5e      	ldr	r3, [pc, #376]	; (8006b74 <sync_CRK+0x418>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	429a      	cmp	r2, r3
 8006a00:	f240 809b 	bls.w	8006b3a <sync_CRK+0x3de>
                // if(!(3 < ((pow(T_TOOTH_RAW_1))/(T_TOOTH_RAW_2 * T_TOOTH_RAW))))
                {
                    CRK_synch = false;
 8006a04:	4b5c      	ldr	r3, [pc, #368]	; (8006b78 <sync_CRK+0x41c>)
 8006a06:	2200      	movs	r2, #0
 8006a08:	701a      	strb	r2, [r3, #0]

                    CRK_synch_temp = false;
 8006a0a:	4b5c      	ldr	r3, [pc, #368]	; (8006b7c <sync_CRK+0x420>)
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	701a      	strb	r2, [r3, #0]

                    // Send CRK-sycnhronization status
                    uint8_t msg_CRK_synchronisation_lost = message[4];
 8006a10:	4b5b      	ldr	r3, [pc, #364]	; (8006b80 <sync_CRK+0x424>)
 8006a12:	791b      	ldrb	r3, [r3, #4]
 8006a14:	71fb      	strb	r3, [r7, #7]
                    HAL_UART_Transmit_IT(&huart1, &msg_CRK_synchronisation_lost, 1);
 8006a16:	1dfb      	adds	r3, r7, #7
 8006a18:	2201      	movs	r2, #1
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	4859      	ldr	r0, [pc, #356]	; (8006b84 <sync_CRK+0x428>)
 8006a1e:	f7fd f97e 	bl	8003d1e <HAL_UART_Transmit_IT>

                    CRK_CAM_synch[0] = false;
 8006a22:	4b59      	ldr	r3, [pc, #356]	; (8006b88 <sync_CRK+0x42c>)
 8006a24:	2200      	movs	r2, #0
 8006a26:	701a      	strb	r2, [r3, #0]
                    CRK_CAM_synch[1] = false;
 8006a28:	4b57      	ldr	r3, [pc, #348]	; (8006b88 <sync_CRK+0x42c>)
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	705a      	strb	r2, [r3, #1]

                    // Send CRK_CAM-sycnhronization status
                    uint8_t msg_CAM_CRK_synchronisation_lost = message[6];
 8006a2e:	4b54      	ldr	r3, [pc, #336]	; (8006b80 <sync_CRK+0x424>)
 8006a30:	799b      	ldrb	r3, [r3, #6]
 8006a32:	71bb      	strb	r3, [r7, #6]
                    HAL_UART_Transmit_IT(&huart1, &msg_CAM_CRK_synchronisation_lost , 1);
 8006a34:	1dbb      	adds	r3, r7, #6
 8006a36:	2201      	movs	r2, #1
 8006a38:	4619      	mov	r1, r3
 8006a3a:	4852      	ldr	r0, [pc, #328]	; (8006b84 <sync_CRK+0x428>)
 8006a3c:	f7fd f96f 	bl	8003d1e <HAL_UART_Transmit_IT>

                    // Reset actual failure scenarios
                    failure_synch_reset(failure_identify);
 8006a40:	4b52      	ldr	r3, [pc, #328]	; (8006b8c <sync_CRK+0x430>)
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	4618      	mov	r0, r3
 8006a46:	f7ff fd77 	bl	8006538 <failure_synch_reset>

                    edge_position_counter_CAM[0] = 0;
 8006a4a:	4b51      	ldr	r3, [pc, #324]	; (8006b90 <sync_CRK+0x434>)
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	601a      	str	r2, [r3, #0]
                    edge_validation_counter_CAM[0] = 0;
 8006a50:	4b50      	ldr	r3, [pc, #320]	; (8006b94 <sync_CRK+0x438>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	601a      	str	r2, [r3, #0]
                    former_edge_position_CAM[0] = 0;
 8006a56:	4b50      	ldr	r3, [pc, #320]	; (8006b98 <sync_CRK+0x43c>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	601a      	str	r2, [r3, #0]
                    edge_position_counter_CAM_ahead[0] = 0;
 8006a5c:	4b4f      	ldr	r3, [pc, #316]	; (8006b9c <sync_CRK+0x440>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	601a      	str	r2, [r3, #0]
                    edge_validation_counter_CAM_ahead[0] = 0;
 8006a62:	4b4f      	ldr	r3, [pc, #316]	; (8006ba0 <sync_CRK+0x444>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	601a      	str	r2, [r3, #0]
                    former_edge_position_CAM_ahead[0] = 0;
 8006a68:	4b4e      	ldr	r3, [pc, #312]	; (8006ba4 <sync_CRK+0x448>)
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	601a      	str	r2, [r3, #0]

                    edge_position_counter_CAM[1] = 0;
 8006a6e:	4b48      	ldr	r3, [pc, #288]	; (8006b90 <sync_CRK+0x434>)
 8006a70:	2200      	movs	r2, #0
 8006a72:	605a      	str	r2, [r3, #4]
                    edge_validation_counter_CAM[1] = 0;
 8006a74:	4b47      	ldr	r3, [pc, #284]	; (8006b94 <sync_CRK+0x438>)
 8006a76:	2200      	movs	r2, #0
 8006a78:	605a      	str	r2, [r3, #4]
                    former_edge_position_CAM[1] = 0;
 8006a7a:	4b47      	ldr	r3, [pc, #284]	; (8006b98 <sync_CRK+0x43c>)
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	605a      	str	r2, [r3, #4]
                    edge_position_counter_CAM_ahead[1] = 0;
 8006a80:	4b46      	ldr	r3, [pc, #280]	; (8006b9c <sync_CRK+0x440>)
 8006a82:	2200      	movs	r2, #0
 8006a84:	605a      	str	r2, [r3, #4]
                    edge_validation_counter_CAM_ahead[1] = 0;
 8006a86:	4b46      	ldr	r3, [pc, #280]	; (8006ba0 <sync_CRK+0x444>)
 8006a88:	2200      	movs	r2, #0
 8006a8a:	605a      	str	r2, [r3, #4]
                    former_edge_position_CAM_ahead[1] = 0;
 8006a8c:	4b45      	ldr	r3, [pc, #276]	; (8006ba4 <sync_CRK+0x448>)
 8006a8e:	2200      	movs	r2, #0
 8006a90:	605a      	str	r2, [r3, #4]

                    CAM_CRK_synch_status = false;
 8006a92:	4b45      	ldr	r3, [pc, #276]	; (8006ba8 <sync_CRK+0x44c>)
 8006a94:	2200      	movs	r2, #0
 8006a96:	701a      	strb	r2, [r3, #0]
                    CAM_CRK_synch_status_ahead = false;
 8006a98:	4b44      	ldr	r3, [pc, #272]	; (8006bac <sync_CRK+0x450>)
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	701a      	strb	r2, [r3, #0]
                    CAM_CRK_synch_ahead[0] = false;
 8006a9e:	4b44      	ldr	r3, [pc, #272]	; (8006bb0 <sync_CRK+0x454>)
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	701a      	strb	r2, [r3, #0]
                    CAM_CRK_synch_ahead[1] = false;
 8006aa4:	4b42      	ldr	r3, [pc, #264]	; (8006bb0 <sync_CRK+0x454>)
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	705a      	strb	r2, [r3, #1]
                    shift_counter_CRK = 0;
 8006aaa:	4b42      	ldr	r3, [pc, #264]	; (8006bb4 <sync_CRK+0x458>)
 8006aac:	2200      	movs	r2, #0
 8006aae:	601a      	str	r2, [r3, #0]
                    teeth_count_CRK = 0;
 8006ab0:	4b2e      	ldr	r3, [pc, #184]	; (8006b6c <sync_CRK+0x410>)
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	601a      	str	r2, [r3, #0]
                    teeth_count_CAM_CRK_synch = 0;
 8006ab6:	4b40      	ldr	r3, [pc, #256]	; (8006bb8 <sync_CRK+0x45c>)
 8006ab8:	2200      	movs	r2, #0
 8006aba:	601a      	str	r2, [r3, #0]
                    teeth_count_CAM_CRK_synch_ahead = 0;
 8006abc:	4b3f      	ldr	r3, [pc, #252]	; (8006bbc <sync_CRK+0x460>)
 8006abe:	2200      	movs	r2, #0
 8006ac0:	601a      	str	r2, [r3, #0]
 8006ac2:	e03a      	b.n	8006b3a <sync_CRK+0x3de>
            }
        } // CRK_synch == true - END
        else
        {
            // Check reference gap for the first time
            if (synch_times_valid)
 8006ac4:	4b3e      	ldr	r3, [pc, #248]	; (8006bc0 <sync_CRK+0x464>)
 8006ac6:	781b      	ldrb	r3, [r3, #0]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d036      	beq.n	8006b3a <sync_CRK+0x3de>
            {
                // if(CRK_synch_temp == true && gap_ratio_CRK_VLD < ((double)(T_TOOTH_RAW_1 * T_TOOTH_RAW_1)/(double)(T_TOOTH_RAW_2 * T_TOOTH_RAW)))
                // if(CRK_synch_temp == true && 3 < ((T_TOOTH_RAW_1 * T_TOOTH_RAW_1)/(T_TOOTH_RAW_2 * T_TOOTH_RAW)))
                if (CRK_synch_temp == true && (T_TOOTH_RAW_2 < T_TOOTH_RAW_1 * 2))
 8006acc:	4b2b      	ldr	r3, [pc, #172]	; (8006b7c <sync_CRK+0x420>)
 8006ace:	781b      	ldrb	r3, [r3, #0]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d024      	beq.n	8006b1e <sync_CRK+0x3c2>
 8006ad4:	4b27      	ldr	r3, [pc, #156]	; (8006b74 <sync_CRK+0x418>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	005a      	lsls	r2, r3, #1
 8006ada:	4b3a      	ldr	r3, [pc, #232]	; (8006bc4 <sync_CRK+0x468>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d91d      	bls.n	8006b1e <sync_CRK+0x3c2>
                {
                    teeth_count_CRK = 2;
 8006ae2:	4b22      	ldr	r3, [pc, #136]	; (8006b6c <sync_CRK+0x410>)
 8006ae4:	2202      	movs	r2, #2
 8006ae6:	601a      	str	r2, [r3, #0]
                    teeth_count_CAM_CRK_synch = 2;
 8006ae8:	4b33      	ldr	r3, [pc, #204]	; (8006bb8 <sync_CRK+0x45c>)
 8006aea:	2202      	movs	r2, #2
 8006aec:	601a      	str	r2, [r3, #0]
                    teeth_count_CAM_CRK_synch_ahead = 2 + number_teeth_between_gaps + number_miss_teeth;
 8006aee:	4b36      	ldr	r3, [pc, #216]	; (8006bc8 <sync_CRK+0x46c>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a36      	ldr	r2, [pc, #216]	; (8006bcc <sync_CRK+0x470>)
 8006af4:	6812      	ldr	r2, [r2, #0]
 8006af6:	4413      	add	r3, r2
 8006af8:	3302      	adds	r3, #2
 8006afa:	4a30      	ldr	r2, [pc, #192]	; (8006bbc <sync_CRK+0x460>)
 8006afc:	6013      	str	r3, [r2, #0]
                    segment_counter_CRK = 1;
 8006afe:	4b1a      	ldr	r3, [pc, #104]	; (8006b68 <sync_CRK+0x40c>)
 8006b00:	2201      	movs	r2, #1
 8006b02:	601a      	str	r2, [r3, #0]
                    CRK_synch = true;
 8006b04:	4b1c      	ldr	r3, [pc, #112]	; (8006b78 <sync_CRK+0x41c>)
 8006b06:	2201      	movs	r2, #1
 8006b08:	701a      	strb	r2, [r3, #0]

                    // Send CRK-sycnhronization status
                    uint8_t msg_CRK_synchronisation_ready = message[3];
 8006b0a:	4b1d      	ldr	r3, [pc, #116]	; (8006b80 <sync_CRK+0x424>)
 8006b0c:	78db      	ldrb	r3, [r3, #3]
 8006b0e:	717b      	strb	r3, [r7, #5]
                    HAL_UART_Transmit_IT(&huart1, &msg_CRK_synchronisation_ready, 1);
 8006b10:	1d7b      	adds	r3, r7, #5
 8006b12:	2201      	movs	r2, #1
 8006b14:	4619      	mov	r1, r3
 8006b16:	481b      	ldr	r0, [pc, #108]	; (8006b84 <sync_CRK+0x428>)
 8006b18:	f7fd f901 	bl	8003d1e <HAL_UART_Transmit_IT>
                {
 8006b1c:	e002      	b.n	8006b24 <sync_CRK+0x3c8>
                }
                else
                {
                    CRK_synch_temp = false;
 8006b1e:	4b17      	ldr	r3, [pc, #92]	; (8006b7c <sync_CRK+0x420>)
 8006b20:	2200      	movs	r2, #0
 8006b22:	701a      	strb	r2, [r3, #0]
                }

                // if(gap_ratio_CRK_DET < ((double)(T_TOOTH_RAW/T_TOOTH_RAW_1)))
                if (2 < ((T_TOOTH_RAW / T_TOOTH_RAW_1)))
 8006b24:	4b12      	ldr	r3, [pc, #72]	; (8006b70 <sync_CRK+0x414>)
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	4b12      	ldr	r3, [pc, #72]	; (8006b74 <sync_CRK+0x418>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b30:	2b02      	cmp	r3, #2
 8006b32:	d902      	bls.n	8006b3a <sync_CRK+0x3de>
                {
                    CRK_synch_temp = true;
 8006b34:	4b11      	ldr	r3, [pc, #68]	; (8006b7c <sync_CRK+0x420>)
 8006b36:	2201      	movs	r2, #1
 8006b38:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        // set former tooth times
        T_TOOTH_RAW_2 = T_TOOTH_RAW_1;
 8006b3a:	4b0e      	ldr	r3, [pc, #56]	; (8006b74 <sync_CRK+0x418>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a21      	ldr	r2, [pc, #132]	; (8006bc4 <sync_CRK+0x468>)
 8006b40:	6013      	str	r3, [r2, #0]
        T_TOOTH_RAW_1 = T_TOOTH_RAW;
 8006b42:	4b0b      	ldr	r3, [pc, #44]	; (8006b70 <sync_CRK+0x414>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a0b      	ldr	r2, [pc, #44]	; (8006b74 <sync_CRK+0x418>)
 8006b48:	6013      	str	r3, [r2, #0]

        if (synch_times_valid == false)
 8006b4a:	4b1d      	ldr	r3, [pc, #116]	; (8006bc0 <sync_CRK+0x464>)
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	f083 0301 	eor.w	r3, r3, #1
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d002      	beq.n	8006b5e <sync_CRK+0x402>
        {
            synch_times_valid = true;
 8006b58:	4b19      	ldr	r3, [pc, #100]	; (8006bc0 <sync_CRK+0x464>)
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	701a      	strb	r2, [r3, #0]
        }

    } // delay_off == true - END
}
 8006b5e:	bf00      	nop
 8006b60:	3708      	adds	r7, #8
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	20000290 	.word	0x20000290
 8006b6c:	20000278 	.word	0x20000278
 8006b70:	2000026c 	.word	0x2000026c
 8006b74:	20000268 	.word	0x20000268
 8006b78:	200002a8 	.word	0x200002a8
 8006b7c:	200002a9 	.word	0x200002a9
 8006b80:	20000024 	.word	0x20000024
 8006b84:	200009dc 	.word	0x200009dc
 8006b88:	20000664 	.word	0x20000664
 8006b8c:	2000000c 	.word	0x2000000c
 8006b90:	20000600 	.word	0x20000600
 8006b94:	200005f8 	.word	0x200005f8
 8006b98:	20000608 	.word	0x20000608
 8006b9c:	20000618 	.word	0x20000618
 8006ba0:	20000610 	.word	0x20000610
 8006ba4:	20000620 	.word	0x20000620
 8006ba8:	2000065a 	.word	0x2000065a
 8006bac:	2000065b 	.word	0x2000065b
 8006bb0:	2000065c 	.word	0x2000065c
 8006bb4:	20000298 	.word	0x20000298
 8006bb8:	2000027c 	.word	0x2000027c
 8006bbc:	20000280 	.word	0x20000280
 8006bc0:	200002ae 	.word	0x200002ae
 8006bc4:	20000264 	.word	0x20000264
 8006bc8:	20000288 	.word	0x20000288
 8006bcc:	20000238 	.word	0x20000238

08006bd0 <sync_CAM_CRK>:

// ## CAM_CRK Synchronisation
void sync_CAM_CRK(int camId)
{
 8006bd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bd4:	b096      	sub	sp, #88	; 0x58
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	6178      	str	r0, [r7, #20]
    // increase CAM edges counter
    if (CAM_tolerance_switch[camId] == false)
 8006bda:	4a89      	ldr	r2, [pc, #548]	; (8006e00 <sync_CAM_CRK+0x230>)
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	4413      	add	r3, r2
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	f083 0301 	eor.w	r3, r3, #1
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d008      	beq.n	8006bfe <sync_CAM_CRK+0x2e>
    {
        edge_count_CAM[camId]++;
 8006bec:	4a85      	ldr	r2, [pc, #532]	; (8006e04 <sync_CAM_CRK+0x234>)
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bf4:	1c5a      	adds	r2, r3, #1
 8006bf6:	4983      	ldr	r1, [pc, #524]	; (8006e04 <sync_CAM_CRK+0x234>)
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }

    // change tolerance window for CAM/CRK synchronization when the edge counter has achieved the defined maximum(10)
    if (edge_count_CAM[camId] > 10)
 8006bfe:	4a81      	ldr	r2, [pc, #516]	; (8006e04 <sync_CAM_CRK+0x234>)
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c06:	2b0a      	cmp	r3, #10
 8006c08:	d91a      	bls.n	8006c40 <sync_CAM_CRK+0x70>
    {
        CAM_tolerance_switch[camId] = true;
 8006c0a:	4a7d      	ldr	r2, [pc, #500]	; (8006e00 <sync_CAM_CRK+0x230>)
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	4413      	add	r3, r2
 8006c10:	2201      	movs	r2, #1
 8006c12:	701a      	strb	r2, [r3, #0]
        edge_count_CAM[camId] = 0;
 8006c14:	4a7b      	ldr	r2, [pc, #492]	; (8006e04 <sync_CAM_CRK+0x234>)
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	2100      	movs	r1, #0
 8006c1a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        tolerance_window_CAM[camId] = 2.0 * revolution_CRK; // was 1
 8006c1e:	4b7a      	ldr	r3, [pc, #488]	; (8006e08 <sync_CAM_CRK+0x238>)
 8006c20:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	f7f9 faa0 	bl	800016c <__adddf3>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	460b      	mov	r3, r1
 8006c30:	4610      	mov	r0, r2
 8006c32:	4619      	mov	r1, r3
 8006c34:	4a75      	ldr	r2, [pc, #468]	; (8006e0c <sync_CAM_CRK+0x23c>)
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	00db      	lsls	r3, r3, #3
 8006c3a:	4413      	add	r3, r2
 8006c3c:	e9c3 0100 	strd	r0, r1, [r3]
    }

    // execute CAM_CRK synchronization if CRK synchronization is done
    if (CRK_synch == true)
 8006c40:	4b73      	ldr	r3, [pc, #460]	; (8006e10 <sync_CAM_CRK+0x240>)
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f000 838a 	beq.w	800735e <sync_CAM_CRK+0x78e>
    {
        if (CRK_CAM_synch[camId] == false) // CAM_CRK synchronization
 8006c4a:	4a72      	ldr	r2, [pc, #456]	; (8006e14 <sync_CAM_CRK+0x244>)
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	4413      	add	r3, r2
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	f083 0301 	eor.w	r3, r3, #1
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 8380 	beq.w	800735e <sync_CAM_CRK+0x78e>
        {
            // CAM_CRK_synch_ahead[camId] = true;
            // CAM_CRK_synch_set(camId);

            // CAM_CRK synchronization for both active edges(falling edge)
            if (CAM_signal[camId] == false && active_CAM_edges[camId] == 'b')
 8006c5e:	4a6e      	ldr	r2, [pc, #440]	; (8006e18 <sync_CAM_CRK+0x248>)
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	4413      	add	r3, r2
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	f083 0301 	eor.w	r3, r3, #1
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f000 8193 	beq.w	8006f98 <sync_CAM_CRK+0x3c8>
 8006c72:	4a6a      	ldr	r2, [pc, #424]	; (8006e1c <sync_CAM_CRK+0x24c>)
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	4413      	add	r3, r2
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	2b62      	cmp	r3, #98	; 0x62
 8006c7c:	f040 818c 	bne.w	8006f98 <sync_CAM_CRK+0x3c8>
            {
                gap_to_edge_calculation();
 8006c80:	f000 fe10 	bl	80078a4 <gap_to_edge_calculation>

                double difference;
                double difference_ahead;

                // counter 2
                for (j = 0; j < number_teeth_CAM[camId] * 2; j += 2)
 8006c84:	2300      	movs	r3, #0
 8006c86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c88:	e0a3      	b.n	8006dd2 <sync_CAM_CRK+0x202>
                {

                    difference_ahead = distance_gap_to_CAM_edge[camId][j] - gap_to_edge_ahead;
 8006c8a:	4965      	ldr	r1, [pc, #404]	; (8006e20 <sync_CAM_CRK+0x250>)
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	005b      	lsls	r3, r3, #1
 8006c92:	4413      	add	r3, r2
 8006c94:	00db      	lsls	r3, r3, #3
 8006c96:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006c98:	4413      	add	r3, r2
 8006c9a:	00db      	lsls	r3, r3, #3
 8006c9c:	440b      	add	r3, r1
 8006c9e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006ca2:	4b60      	ldr	r3, [pc, #384]	; (8006e24 <sync_CAM_CRK+0x254>)
 8006ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca8:	f7f9 fa5e 	bl	8000168 <__aeabi_dsub>
 8006cac:	4602      	mov	r2, r0
 8006cae:	460b      	mov	r3, r1
 8006cb0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

                    if ((difference_ahead < tolerance_window_CAM[camId]) && (difference_ahead > -tolerance_window_CAM[camId]))
 8006cb4:	4a55      	ldr	r2, [pc, #340]	; (8006e0c <sync_CAM_CRK+0x23c>)
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	00db      	lsls	r3, r3, #3
 8006cba:	4413      	add	r3, r2
 8006cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006cc4:	f7f9 fe7a 	bl	80009bc <__aeabi_dcmplt>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d072      	beq.n	8006db4 <sync_CAM_CRK+0x1e4>
 8006cce:	4a4f      	ldr	r2, [pc, #316]	; (8006e0c <sync_CAM_CRK+0x23c>)
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	00db      	lsls	r3, r3, #3
 8006cd4:	4413      	add	r3, r2
 8006cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cda:	4614      	mov	r4, r2
 8006cdc:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8006ce0:	4622      	mov	r2, r4
 8006ce2:	462b      	mov	r3, r5
 8006ce4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006ce8:	f7f9 fe86 	bl	80009f8 <__aeabi_dcmpgt>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d060      	beq.n	8006db4 <sync_CAM_CRK+0x1e4>
                    {
                        edge_position_counter_CAM_ahead[camId] = j + 1;
 8006cf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	4a4b      	ldr	r2, [pc, #300]	; (8006e28 <sync_CAM_CRK+0x258>)
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                        if ((edge_validation_counter_CAM_ahead[camId] == number_teeth_CAM[camId] * 2) && (edge_position_counter_CAM_ahead[camId] == 1) && (former_edge_position_CAM_ahead[camId] == (number_teeth_CAM[camId] * 2)))
 8006d00:	4a4a      	ldr	r2, [pc, #296]	; (8006e2c <sync_CAM_CRK+0x25c>)
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d08:	4949      	ldr	r1, [pc, #292]	; (8006e30 <sync_CAM_CRK+0x260>)
 8006d0a:	697a      	ldr	r2, [r7, #20]
 8006d0c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006d10:	0052      	lsls	r2, r2, #1
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d119      	bne.n	8006d4a <sync_CAM_CRK+0x17a>
 8006d16:	4a44      	ldr	r2, [pc, #272]	; (8006e28 <sync_CAM_CRK+0x258>)
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d113      	bne.n	8006d4a <sync_CAM_CRK+0x17a>
 8006d22:	4a44      	ldr	r2, [pc, #272]	; (8006e34 <sync_CAM_CRK+0x264>)
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d2a:	4941      	ldr	r1, [pc, #260]	; (8006e30 <sync_CAM_CRK+0x260>)
 8006d2c:	697a      	ldr	r2, [r7, #20]
 8006d2e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006d32:	0052      	lsls	r2, r2, #1
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d108      	bne.n	8006d4a <sync_CAM_CRK+0x17a>
                        {
                            CAM_CRK_synch_ahead[camId] = true;
 8006d38:	4a3f      	ldr	r2, [pc, #252]	; (8006e38 <sync_CAM_CRK+0x268>)
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	4413      	add	r3, r2
 8006d3e:	2201      	movs	r2, #1
 8006d40:	701a      	strb	r2, [r3, #0]

                            CAM_CRK_synch_set(camId);
 8006d42:	6978      	ldr	r0, [r7, #20]
 8006d44:	f000 fe74 	bl	8007a30 <CAM_CRK_synch_set>

                            break;
 8006d48:	e04c      	b.n	8006de4 <sync_CAM_CRK+0x214>
                        }

                        if (edge_position_counter_CAM_ahead[camId] == 1)
 8006d4a:	4a37      	ldr	r2, [pc, #220]	; (8006e28 <sync_CAM_CRK+0x258>)
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d105      	bne.n	8006d62 <sync_CAM_CRK+0x192>
                        {
                            edge_validation_counter_CAM_ahead[camId] = 1;
 8006d56:	4a35      	ldr	r2, [pc, #212]	; (8006e2c <sync_CAM_CRK+0x25c>)
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	2101      	movs	r1, #1
 8006d5c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006d60:	e01f      	b.n	8006da2 <sync_CAM_CRK+0x1d2>
                        }
                        else if (edge_validation_counter_CAM_ahead[camId] > 0 && (former_edge_position_CAM_ahead[camId] == edge_position_counter_CAM_ahead[camId] - 1) && (edge_validation_counter_CAM_ahead[camId] != 1))
 8006d62:	4a32      	ldr	r2, [pc, #200]	; (8006e2c <sync_CAM_CRK+0x25c>)
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d019      	beq.n	8006da2 <sync_CAM_CRK+0x1d2>
 8006d6e:	4a31      	ldr	r2, [pc, #196]	; (8006e34 <sync_CAM_CRK+0x264>)
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006d76:	492c      	ldr	r1, [pc, #176]	; (8006e28 <sync_CAM_CRK+0x258>)
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d10e      	bne.n	8006da2 <sync_CAM_CRK+0x1d2>
 8006d84:	4a29      	ldr	r2, [pc, #164]	; (8006e2c <sync_CAM_CRK+0x25c>)
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d008      	beq.n	8006da2 <sync_CAM_CRK+0x1d2>
                        {
                            edge_validation_counter_CAM_ahead[camId]++;
 8006d90:	4a26      	ldr	r2, [pc, #152]	; (8006e2c <sync_CAM_CRK+0x25c>)
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d98:	1c5a      	adds	r2, r3, #1
 8006d9a:	4924      	ldr	r1, [pc, #144]	; (8006e2c <sync_CAM_CRK+0x25c>)
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        }

                        former_edge_position_CAM_ahead[camId] = edge_position_counter_CAM_ahead[camId];
 8006da2:	4a21      	ldr	r2, [pc, #132]	; (8006e28 <sync_CAM_CRK+0x258>)
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006daa:	4922      	ldr	r1, [pc, #136]	; (8006e34 <sync_CAM_CRK+0x264>)
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                        break;
 8006db2:	e017      	b.n	8006de4 <sync_CAM_CRK+0x214>
                    }

                    else if (j == (number_teeth_CAM[camId] * 2 - 2))
 8006db4:	4a1e      	ldr	r2, [pc, #120]	; (8006e30 <sync_CAM_CRK+0x260>)
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	005b      	lsls	r3, r3, #1
 8006dc0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d102      	bne.n	8006dcc <sync_CAM_CRK+0x1fc>
                    {
                        CAM_CRK_synch_ahead_reset(camId);
 8006dc6:	6978      	ldr	r0, [r7, #20]
 8006dc8:	f000 fe0e 	bl	80079e8 <CAM_CRK_synch_ahead_reset>
                for (j = 0; j < number_teeth_CAM[camId] * 2; j += 2)
 8006dcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dce:	3302      	adds	r3, #2
 8006dd0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006dd2:	4a17      	ldr	r2, [pc, #92]	; (8006e30 <sync_CAM_CRK+0x260>)
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dda:	005b      	lsls	r3, r3, #1
 8006ddc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006dde:	429a      	cmp	r2, r3
 8006de0:	f6ff af53 	blt.w	8006c8a <sync_CAM_CRK+0xba>
                    }
                }

                // counter 1
                if (CRK_CAM_synch[camId] == false)
 8006de4:	4a0b      	ldr	r2, [pc, #44]	; (8006e14 <sync_CAM_CRK+0x244>)
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	4413      	add	r3, r2
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	f083 0301 	eor.w	r3, r3, #1
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f000 80d0 	beq.w	8006f98 <sync_CAM_CRK+0x3c8>
                {

                    for (i = 0; i < number_teeth_CAM[camId] * 2; i += 2)
 8006df8:	2300      	movs	r3, #0
 8006dfa:	647b      	str	r3, [r7, #68]	; 0x44
 8006dfc:	e0c3      	b.n	8006f86 <sync_CAM_CRK+0x3b6>
 8006dfe:	bf00      	nop
 8006e00:	20000658 	.word	0x20000658
 8006e04:	200005f0 	.word	0x200005f0
 8006e08:	200002a0 	.word	0x200002a0
 8006e0c:	20000648 	.word	0x20000648
 8006e10:	200002a8 	.word	0x200002a8
 8006e14:	20000664 	.word	0x20000664
 8006e18:	20000660 	.word	0x20000660
 8006e1c:	200005e0 	.word	0x200005e0
 8006e20:	20000450 	.word	0x20000450
 8006e24:	20000630 	.word	0x20000630
 8006e28:	20000618 	.word	0x20000618
 8006e2c:	20000610 	.word	0x20000610
 8006e30:	200002b8 	.word	0x200002b8
 8006e34:	20000620 	.word	0x20000620
 8006e38:	2000065c 	.word	0x2000065c
                    {
                        difference = distance_gap_to_CAM_edge[camId][i] - gap_to_edge;
 8006e3c:	499c      	ldr	r1, [pc, #624]	; (80070b0 <sync_CAM_CRK+0x4e0>)
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	4613      	mov	r3, r2
 8006e42:	005b      	lsls	r3, r3, #1
 8006e44:	4413      	add	r3, r2
 8006e46:	00db      	lsls	r3, r3, #3
 8006e48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e4a:	4413      	add	r3, r2
 8006e4c:	00db      	lsls	r3, r3, #3
 8006e4e:	440b      	add	r3, r1
 8006e50:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006e54:	4b97      	ldr	r3, [pc, #604]	; (80070b4 <sync_CAM_CRK+0x4e4>)
 8006e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5a:	f7f9 f985 	bl	8000168 <__aeabi_dsub>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	460b      	mov	r3, r1
 8006e62:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

                        if ((difference < tolerance_window_CAM[camId]) && (difference > -tolerance_window_CAM[camId]))
 8006e66:	4a94      	ldr	r2, [pc, #592]	; (80070b8 <sync_CAM_CRK+0x4e8>)
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	00db      	lsls	r3, r3, #3
 8006e6c:	4413      	add	r3, r2
 8006e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e72:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006e76:	f7f9 fda1 	bl	80009bc <__aeabi_dcmplt>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d073      	beq.n	8006f68 <sync_CAM_CRK+0x398>
 8006e80:	4a8d      	ldr	r2, [pc, #564]	; (80070b8 <sync_CAM_CRK+0x4e8>)
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	00db      	lsls	r3, r3, #3
 8006e86:	4413      	add	r3, r2
 8006e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8c:	60ba      	str	r2, [r7, #8]
 8006e8e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006e92:	60fb      	str	r3, [r7, #12]
 8006e94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e98:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006e9c:	f7f9 fdac 	bl	80009f8 <__aeabi_dcmpgt>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d060      	beq.n	8006f68 <sync_CAM_CRK+0x398>
                        {
                            edge_position_counter_CAM[camId] = i + 1;
 8006ea6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ea8:	3301      	adds	r3, #1
 8006eaa:	4619      	mov	r1, r3
 8006eac:	4a83      	ldr	r2, [pc, #524]	; (80070bc <sync_CAM_CRK+0x4ec>)
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                            if ((edge_validation_counter_CAM[camId] == number_teeth_CAM[camId] * 2) && (edge_position_counter_CAM[camId] == 1) && (former_edge_position_CAM[camId] == (number_teeth_CAM[camId] * 2)))
 8006eb4:	4a82      	ldr	r2, [pc, #520]	; (80070c0 <sync_CAM_CRK+0x4f0>)
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ebc:	4981      	ldr	r1, [pc, #516]	; (80070c4 <sync_CAM_CRK+0x4f4>)
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006ec4:	0052      	lsls	r2, r2, #1
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d119      	bne.n	8006efe <sync_CAM_CRK+0x32e>
 8006eca:	4a7c      	ldr	r2, [pc, #496]	; (80070bc <sync_CAM_CRK+0x4ec>)
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d113      	bne.n	8006efe <sync_CAM_CRK+0x32e>
 8006ed6:	4a7c      	ldr	r2, [pc, #496]	; (80070c8 <sync_CAM_CRK+0x4f8>)
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ede:	4979      	ldr	r1, [pc, #484]	; (80070c4 <sync_CAM_CRK+0x4f4>)
 8006ee0:	697a      	ldr	r2, [r7, #20]
 8006ee2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006ee6:	0052      	lsls	r2, r2, #1
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d108      	bne.n	8006efe <sync_CAM_CRK+0x32e>
                            {
                                CAM_CRK_synch_ahead[camId] = false;
 8006eec:	4a77      	ldr	r2, [pc, #476]	; (80070cc <sync_CAM_CRK+0x4fc>)
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	4413      	add	r3, r2
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	701a      	strb	r2, [r3, #0]

                                CAM_CRK_synch_set(camId);
 8006ef6:	6978      	ldr	r0, [r7, #20]
 8006ef8:	f000 fd9a 	bl	8007a30 <CAM_CRK_synch_set>

                                break;
 8006efc:	e04c      	b.n	8006f98 <sync_CAM_CRK+0x3c8>
                            }

                            if (edge_position_counter_CAM[camId] == 1)
 8006efe:	4a6f      	ldr	r2, [pc, #444]	; (80070bc <sync_CAM_CRK+0x4ec>)
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d105      	bne.n	8006f16 <sync_CAM_CRK+0x346>
                            {
                                edge_validation_counter_CAM[camId] = 1;
 8006f0a:	4a6d      	ldr	r2, [pc, #436]	; (80070c0 <sync_CAM_CRK+0x4f0>)
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	2101      	movs	r1, #1
 8006f10:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006f14:	e01f      	b.n	8006f56 <sync_CAM_CRK+0x386>
                            }
                            else if (edge_validation_counter_CAM[camId] > 0 && (former_edge_position_CAM[camId] == edge_position_counter_CAM[camId] - 1) && (edge_validation_counter_CAM[camId] != 1))
 8006f16:	4a6a      	ldr	r2, [pc, #424]	; (80070c0 <sync_CAM_CRK+0x4f0>)
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d019      	beq.n	8006f56 <sync_CAM_CRK+0x386>
 8006f22:	4a69      	ldr	r2, [pc, #420]	; (80070c8 <sync_CAM_CRK+0x4f8>)
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006f2a:	4964      	ldr	r1, [pc, #400]	; (80070bc <sync_CAM_CRK+0x4ec>)
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006f32:	3b01      	subs	r3, #1
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d10e      	bne.n	8006f56 <sync_CAM_CRK+0x386>
 8006f38:	4a61      	ldr	r2, [pc, #388]	; (80070c0 <sync_CAM_CRK+0x4f0>)
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d008      	beq.n	8006f56 <sync_CAM_CRK+0x386>
                            {
                                edge_validation_counter_CAM[camId]++;
 8006f44:	4a5e      	ldr	r2, [pc, #376]	; (80070c0 <sync_CAM_CRK+0x4f0>)
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f4c:	1c5a      	adds	r2, r3, #1
 8006f4e:	495c      	ldr	r1, [pc, #368]	; (80070c0 <sync_CAM_CRK+0x4f0>)
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                            }

                            former_edge_position_CAM[camId] = edge_position_counter_CAM[camId];
 8006f56:	4a59      	ldr	r2, [pc, #356]	; (80070bc <sync_CAM_CRK+0x4ec>)
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006f5e:	495a      	ldr	r1, [pc, #360]	; (80070c8 <sync_CAM_CRK+0x4f8>)
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                            break;
 8006f66:	e017      	b.n	8006f98 <sync_CAM_CRK+0x3c8>
                        }

                        else if (i == (number_teeth_CAM[camId] * 2 - 2))
 8006f68:	4a56      	ldr	r2, [pc, #344]	; (80070c4 <sync_CAM_CRK+0x4f4>)
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f70:	3b01      	subs	r3, #1
 8006f72:	005b      	lsls	r3, r3, #1
 8006f74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d102      	bne.n	8006f80 <sync_CAM_CRK+0x3b0>
                        {
                            CAM_CRK_synch_reset(camId);
 8006f7a:	6978      	ldr	r0, [r7, #20]
 8006f7c:	f000 fd10 	bl	80079a0 <CAM_CRK_synch_reset>
                    for (i = 0; i < number_teeth_CAM[camId] * 2; i += 2)
 8006f80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f82:	3302      	adds	r3, #2
 8006f84:	647b      	str	r3, [r7, #68]	; 0x44
 8006f86:	4a4f      	ldr	r2, [pc, #316]	; (80070c4 <sync_CAM_CRK+0x4f4>)
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f8e:	005b      	lsls	r3, r3, #1
 8006f90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f92:	429a      	cmp	r2, r3
 8006f94:	f6ff af52 	blt.w	8006e3c <sync_CAM_CRK+0x26c>
                    }
                }
            }

            // CAM CRK synchronization for both active edges(rising edge)
            if (CAM_signal[camId] == true && active_CAM_edges[camId] == 'b')
 8006f98:	4a4d      	ldr	r2, [pc, #308]	; (80070d0 <sync_CAM_CRK+0x500>)
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	4413      	add	r3, r2
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f000 8116 	beq.w	80071d2 <sync_CAM_CRK+0x602>
 8006fa6:	4a4b      	ldr	r2, [pc, #300]	; (80070d4 <sync_CAM_CRK+0x504>)
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	4413      	add	r3, r2
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	2b62      	cmp	r3, #98	; 0x62
 8006fb0:	f040 810f 	bne.w	80071d2 <sync_CAM_CRK+0x602>
            {
                gap_to_edge_calculation();
 8006fb4:	f000 fc76 	bl	80078a4 <gap_to_edge_calculation>

                double difference;
                double difference_ahead;

                // counter 2
                for (j = 1; j < number_teeth_CAM[camId] * 2; j += 2)
 8006fb8:	2301      	movs	r3, #1
 8006fba:	653b      	str	r3, [r7, #80]	; 0x50
 8006fbc:	e06d      	b.n	800709a <sync_CAM_CRK+0x4ca>
                {
                    difference_ahead = distance_gap_to_CAM_edge[camId][j] - gap_to_edge_ahead;
 8006fbe:	493c      	ldr	r1, [pc, #240]	; (80070b0 <sync_CAM_CRK+0x4e0>)
 8006fc0:	697a      	ldr	r2, [r7, #20]
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	005b      	lsls	r3, r3, #1
 8006fc6:	4413      	add	r3, r2
 8006fc8:	00db      	lsls	r3, r3, #3
 8006fca:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006fcc:	4413      	add	r3, r2
 8006fce:	00db      	lsls	r3, r3, #3
 8006fd0:	440b      	add	r3, r1
 8006fd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006fd6:	4b40      	ldr	r3, [pc, #256]	; (80070d8 <sync_CAM_CRK+0x508>)
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	f7f9 f8c4 	bl	8000168 <__aeabi_dsub>
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

                    if ((difference_ahead < tolerance_window_CAM[camId]) && (difference_ahead > -tolerance_window_CAM[camId]))
 8006fe8:	4a33      	ldr	r2, [pc, #204]	; (80070b8 <sync_CAM_CRK+0x4e8>)
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	00db      	lsls	r3, r3, #3
 8006fee:	4413      	add	r3, r2
 8006ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006ff8:	f7f9 fce0 	bl	80009bc <__aeabi_dcmplt>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d03c      	beq.n	800707c <sync_CAM_CRK+0x4ac>
 8007002:	4a2d      	ldr	r2, [pc, #180]	; (80070b8 <sync_CAM_CRK+0x4e8>)
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	00db      	lsls	r3, r3, #3
 8007008:	4413      	add	r3, r2
 800700a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700e:	603a      	str	r2, [r7, #0]
 8007010:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007014:	607b      	str	r3, [r7, #4]
 8007016:	e9d7 2300 	ldrd	r2, r3, [r7]
 800701a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800701e:	f7f9 fceb 	bl	80009f8 <__aeabi_dcmpgt>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d029      	beq.n	800707c <sync_CAM_CRK+0x4ac>
                    {
                        edge_position_counter_CAM_ahead[camId] = j + 1;
 8007028:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800702a:	3301      	adds	r3, #1
 800702c:	4619      	mov	r1, r3
 800702e:	4a2b      	ldr	r2, [pc, #172]	; (80070dc <sync_CAM_CRK+0x50c>)
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                        if (edge_validation_counter_CAM_ahead[camId] > 0 && (former_edge_position_CAM_ahead[camId] == edge_position_counter_CAM_ahead[camId] - 1))
 8007036:	4a2a      	ldr	r2, [pc, #168]	; (80070e0 <sync_CAM_CRK+0x510>)
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d013      	beq.n	800706a <sync_CAM_CRK+0x49a>
 8007042:	4a28      	ldr	r2, [pc, #160]	; (80070e4 <sync_CAM_CRK+0x514>)
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800704a:	4924      	ldr	r1, [pc, #144]	; (80070dc <sync_CAM_CRK+0x50c>)
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007052:	3b01      	subs	r3, #1
 8007054:	429a      	cmp	r2, r3
 8007056:	d108      	bne.n	800706a <sync_CAM_CRK+0x49a>
                        {
                            edge_validation_counter_CAM_ahead[camId]++;
 8007058:	4a21      	ldr	r2, [pc, #132]	; (80070e0 <sync_CAM_CRK+0x510>)
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007060:	1c5a      	adds	r2, r3, #1
 8007062:	491f      	ldr	r1, [pc, #124]	; (80070e0 <sync_CAM_CRK+0x510>)
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        }

                        former_edge_position_CAM_ahead[camId] = edge_position_counter_CAM_ahead[camId];
 800706a:	4a1c      	ldr	r2, [pc, #112]	; (80070dc <sync_CAM_CRK+0x50c>)
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007072:	491c      	ldr	r1, [pc, #112]	; (80070e4 <sync_CAM_CRK+0x514>)
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                        break;
 800707a:	e016      	b.n	80070aa <sync_CAM_CRK+0x4da>
                    }
                    else if (j > (number_teeth_CAM[camId] * 2 - 2))
 800707c:	4a11      	ldr	r2, [pc, #68]	; (80070c4 <sync_CAM_CRK+0x4f4>)
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007084:	3b01      	subs	r3, #1
 8007086:	005b      	lsls	r3, r3, #1
 8007088:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800708a:	429a      	cmp	r2, r3
 800708c:	dd02      	ble.n	8007094 <sync_CAM_CRK+0x4c4>
                    {
                        CAM_CRK_synch_ahead_reset(camId);
 800708e:	6978      	ldr	r0, [r7, #20]
 8007090:	f000 fcaa 	bl	80079e8 <CAM_CRK_synch_ahead_reset>
                for (j = 1; j < number_teeth_CAM[camId] * 2; j += 2)
 8007094:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007096:	3302      	adds	r3, #2
 8007098:	653b      	str	r3, [r7, #80]	; 0x50
 800709a:	4a0a      	ldr	r2, [pc, #40]	; (80070c4 <sync_CAM_CRK+0x4f4>)
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070a2:	005b      	lsls	r3, r3, #1
 80070a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80070a6:	429a      	cmp	r2, r3
 80070a8:	db89      	blt.n	8006fbe <sync_CAM_CRK+0x3ee>
                    }
                }

                // counter 1
                for (i = 1; i < number_teeth_CAM[camId] * 2; i += 2)
 80070aa:	2301      	movs	r3, #1
 80070ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80070ae:	e088      	b.n	80071c2 <sync_CAM_CRK+0x5f2>
 80070b0:	20000450 	.word	0x20000450
 80070b4:	20000628 	.word	0x20000628
 80070b8:	20000648 	.word	0x20000648
 80070bc:	20000600 	.word	0x20000600
 80070c0:	200005f8 	.word	0x200005f8
 80070c4:	200002b8 	.word	0x200002b8
 80070c8:	20000608 	.word	0x20000608
 80070cc:	2000065c 	.word	0x2000065c
 80070d0:	20000660 	.word	0x20000660
 80070d4:	200005e0 	.word	0x200005e0
 80070d8:	20000630 	.word	0x20000630
 80070dc:	20000618 	.word	0x20000618
 80070e0:	20000610 	.word	0x20000610
 80070e4:	20000620 	.word	0x20000620
                {
                    difference = distance_gap_to_CAM_edge[camId][i] - gap_to_edge;
 80070e8:	499f      	ldr	r1, [pc, #636]	; (8007368 <sync_CAM_CRK+0x798>)
 80070ea:	697a      	ldr	r2, [r7, #20]
 80070ec:	4613      	mov	r3, r2
 80070ee:	005b      	lsls	r3, r3, #1
 80070f0:	4413      	add	r3, r2
 80070f2:	00db      	lsls	r3, r3, #3
 80070f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80070f6:	4413      	add	r3, r2
 80070f8:	00db      	lsls	r3, r3, #3
 80070fa:	440b      	add	r3, r1
 80070fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007100:	4b9a      	ldr	r3, [pc, #616]	; (800736c <sync_CAM_CRK+0x79c>)
 8007102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007106:	f7f9 f82f 	bl	8000168 <__aeabi_dsub>
 800710a:	4602      	mov	r2, r0
 800710c:	460b      	mov	r3, r1
 800710e:	e9c7 2308 	strd	r2, r3, [r7, #32]

                    if ((difference < tolerance_window_CAM[camId]) && (difference > -tolerance_window_CAM[camId]))
 8007112:	4a97      	ldr	r2, [pc, #604]	; (8007370 <sync_CAM_CRK+0x7a0>)
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	00db      	lsls	r3, r3, #3
 8007118:	4413      	add	r3, r2
 800711a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800711e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007122:	f7f9 fc4b 	bl	80009bc <__aeabi_dcmplt>
 8007126:	4603      	mov	r3, r0
 8007128:	2b00      	cmp	r3, #0
 800712a:	d03b      	beq.n	80071a4 <sync_CAM_CRK+0x5d4>
 800712c:	4a90      	ldr	r2, [pc, #576]	; (8007370 <sync_CAM_CRK+0x7a0>)
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	00db      	lsls	r3, r3, #3
 8007132:	4413      	add	r3, r2
 8007134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007138:	4692      	mov	sl, r2
 800713a:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800713e:	4652      	mov	r2, sl
 8007140:	465b      	mov	r3, fp
 8007142:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007146:	f7f9 fc57 	bl	80009f8 <__aeabi_dcmpgt>
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d029      	beq.n	80071a4 <sync_CAM_CRK+0x5d4>
                    {
                        edge_position_counter_CAM[camId] = i + 1;
 8007150:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007152:	3301      	adds	r3, #1
 8007154:	4619      	mov	r1, r3
 8007156:	4a87      	ldr	r2, [pc, #540]	; (8007374 <sync_CAM_CRK+0x7a4>)
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                        if (edge_validation_counter_CAM[camId] > 0 && (former_edge_position_CAM[camId] == edge_position_counter_CAM[camId] - 1))
 800715e:	4a86      	ldr	r2, [pc, #536]	; (8007378 <sync_CAM_CRK+0x7a8>)
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d013      	beq.n	8007192 <sync_CAM_CRK+0x5c2>
 800716a:	4a84      	ldr	r2, [pc, #528]	; (800737c <sync_CAM_CRK+0x7ac>)
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007172:	4980      	ldr	r1, [pc, #512]	; (8007374 <sync_CAM_CRK+0x7a4>)
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800717a:	3b01      	subs	r3, #1
 800717c:	429a      	cmp	r2, r3
 800717e:	d108      	bne.n	8007192 <sync_CAM_CRK+0x5c2>
                        {
                            edge_validation_counter_CAM[camId]++;
 8007180:	4a7d      	ldr	r2, [pc, #500]	; (8007378 <sync_CAM_CRK+0x7a8>)
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007188:	1c5a      	adds	r2, r3, #1
 800718a:	497b      	ldr	r1, [pc, #492]	; (8007378 <sync_CAM_CRK+0x7a8>)
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        }

                        former_edge_position_CAM[camId] = edge_position_counter_CAM[camId];
 8007192:	4a78      	ldr	r2, [pc, #480]	; (8007374 <sync_CAM_CRK+0x7a4>)
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800719a:	4978      	ldr	r1, [pc, #480]	; (800737c <sync_CAM_CRK+0x7ac>)
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                        break;
 80071a2:	e016      	b.n	80071d2 <sync_CAM_CRK+0x602>
                    }

                    else if (i > (number_teeth_CAM[camId] * 2 - 2))
 80071a4:	4a76      	ldr	r2, [pc, #472]	; (8007380 <sync_CAM_CRK+0x7b0>)
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071ac:	3b01      	subs	r3, #1
 80071ae:	005b      	lsls	r3, r3, #1
 80071b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071b2:	429a      	cmp	r2, r3
 80071b4:	dd02      	ble.n	80071bc <sync_CAM_CRK+0x5ec>
                    {
                        CAM_CRK_synch_reset(camId);
 80071b6:	6978      	ldr	r0, [r7, #20]
 80071b8:	f000 fbf2 	bl	80079a0 <CAM_CRK_synch_reset>
                for (i = 1; i < number_teeth_CAM[camId] * 2; i += 2)
 80071bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071be:	3302      	adds	r3, #2
 80071c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80071c2:	4a6f      	ldr	r2, [pc, #444]	; (8007380 <sync_CAM_CRK+0x7b0>)
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071ca:	005b      	lsls	r3, r3, #1
 80071cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071ce:	429a      	cmp	r2, r3
 80071d0:	db8a      	blt.n	80070e8 <sync_CAM_CRK+0x518>
                    }
                }
            }

            // CAM CRK synchronization for either falling or rising active edges
            if ((CAM_signal[camId] == true && active_CAM_edges[camId] == 'r') || (CAM_signal[camId] == false && active_CAM_edges[camId] == 'f'))
 80071d2:	4a6c      	ldr	r2, [pc, #432]	; (8007384 <sync_CAM_CRK+0x7b4>)
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	4413      	add	r3, r2
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d005      	beq.n	80071ea <sync_CAM_CRK+0x61a>
 80071de:	4a6a      	ldr	r2, [pc, #424]	; (8007388 <sync_CAM_CRK+0x7b8>)
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	4413      	add	r3, r2
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	2b72      	cmp	r3, #114	; 0x72
 80071e8:	d010      	beq.n	800720c <sync_CAM_CRK+0x63c>
 80071ea:	4a66      	ldr	r2, [pc, #408]	; (8007384 <sync_CAM_CRK+0x7b4>)
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	4413      	add	r3, r2
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	f083 0301 	eor.w	r3, r3, #1
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 80b0 	beq.w	800735e <sync_CAM_CRK+0x78e>
 80071fe:	4a62      	ldr	r2, [pc, #392]	; (8007388 <sync_CAM_CRK+0x7b8>)
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	4413      	add	r3, r2
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	2b66      	cmp	r3, #102	; 0x66
 8007208:	f040 80a9 	bne.w	800735e <sync_CAM_CRK+0x78e>
            {
                gap_to_edge_calculation();
 800720c:	f000 fb4a 	bl	80078a4 <gap_to_edge_calculation>

                double difference;
                double difference_ahead;

                // counter 2
                for (j = 0; j < number_teeth_CAM[camId]; j++)
 8007210:	2300      	movs	r3, #0
 8007212:	657b      	str	r3, [r7, #84]	; 0x54
 8007214:	e09a      	b.n	800734c <sync_CAM_CRK+0x77c>
                {
                    difference_ahead = distance_gap_to_CAM_edge[camId][j] - gap_to_edge_ahead;
 8007216:	4954      	ldr	r1, [pc, #336]	; (8007368 <sync_CAM_CRK+0x798>)
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	4613      	mov	r3, r2
 800721c:	005b      	lsls	r3, r3, #1
 800721e:	4413      	add	r3, r2
 8007220:	00db      	lsls	r3, r3, #3
 8007222:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007224:	4413      	add	r3, r2
 8007226:	00db      	lsls	r3, r3, #3
 8007228:	440b      	add	r3, r1
 800722a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800722e:	4b57      	ldr	r3, [pc, #348]	; (800738c <sync_CAM_CRK+0x7bc>)
 8007230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007234:	f7f8 ff98 	bl	8000168 <__aeabi_dsub>
 8007238:	4602      	mov	r2, r0
 800723a:	460b      	mov	r3, r1
 800723c:	e9c7 2306 	strd	r2, r3, [r7, #24]

                    if ((difference_ahead < tolerance_window_CAM[camId]) && (difference_ahead > -tolerance_window_CAM[camId]))
 8007240:	4a4b      	ldr	r2, [pc, #300]	; (8007370 <sync_CAM_CRK+0x7a0>)
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	00db      	lsls	r3, r3, #3
 8007246:	4413      	add	r3, r2
 8007248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800724c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007250:	f7f9 fbb4 	bl	80009bc <__aeabi_dcmplt>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d06a      	beq.n	8007330 <sync_CAM_CRK+0x760>
 800725a:	4a45      	ldr	r2, [pc, #276]	; (8007370 <sync_CAM_CRK+0x7a0>)
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	00db      	lsls	r3, r3, #3
 8007260:	4413      	add	r3, r2
 8007262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007266:	4690      	mov	r8, r2
 8007268:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800726c:	4642      	mov	r2, r8
 800726e:	464b      	mov	r3, r9
 8007270:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007274:	f7f9 fbc0 	bl	80009f8 <__aeabi_dcmpgt>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d058      	beq.n	8007330 <sync_CAM_CRK+0x760>
                    {
                        edge_position_counter_CAM_ahead[camId] = j + 1;
 800727e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007280:	3301      	adds	r3, #1
 8007282:	4619      	mov	r1, r3
 8007284:	4a42      	ldr	r2, [pc, #264]	; (8007390 <sync_CAM_CRK+0x7c0>)
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                        if ((edge_validation_counter_CAM_ahead[camId] == number_teeth_CAM[camId]) && (edge_position_counter_CAM_ahead[camId] == 1) && (former_edge_position_CAM_ahead[camId] == number_teeth_CAM[camId]))
 800728c:	4a41      	ldr	r2, [pc, #260]	; (8007394 <sync_CAM_CRK+0x7c4>)
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007294:	493a      	ldr	r1, [pc, #232]	; (8007380 <sync_CAM_CRK+0x7b0>)
 8007296:	697a      	ldr	r2, [r7, #20]
 8007298:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800729c:	4293      	cmp	r3, r2
 800729e:	d118      	bne.n	80072d2 <sync_CAM_CRK+0x702>
 80072a0:	4a3b      	ldr	r2, [pc, #236]	; (8007390 <sync_CAM_CRK+0x7c0>)
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d112      	bne.n	80072d2 <sync_CAM_CRK+0x702>
 80072ac:	4a3a      	ldr	r2, [pc, #232]	; (8007398 <sync_CAM_CRK+0x7c8>)
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072b4:	4932      	ldr	r1, [pc, #200]	; (8007380 <sync_CAM_CRK+0x7b0>)
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80072bc:	4293      	cmp	r3, r2
 80072be:	d108      	bne.n	80072d2 <sync_CAM_CRK+0x702>
                        {
                            CAM_CRK_synch_ahead[camId] = true;
 80072c0:	4a36      	ldr	r2, [pc, #216]	; (800739c <sync_CAM_CRK+0x7cc>)
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	4413      	add	r3, r2
 80072c6:	2201      	movs	r2, #1
 80072c8:	701a      	strb	r2, [r3, #0]

                            CAM_CRK_synch_set(camId);
 80072ca:	6978      	ldr	r0, [r7, #20]
 80072cc:	f000 fbb0 	bl	8007a30 <CAM_CRK_synch_set>

                            break;
 80072d0:	e045      	b.n	800735e <sync_CAM_CRK+0x78e>
                        }

                        if (edge_position_counter_CAM_ahead[camId] == 1)
 80072d2:	4a2f      	ldr	r2, [pc, #188]	; (8007390 <sync_CAM_CRK+0x7c0>)
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d105      	bne.n	80072ea <sync_CAM_CRK+0x71a>
                        {
                            edge_validation_counter_CAM_ahead[camId] = 1;
 80072de:	4a2d      	ldr	r2, [pc, #180]	; (8007394 <sync_CAM_CRK+0x7c4>)
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	2101      	movs	r1, #1
 80072e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80072e8:	e019      	b.n	800731e <sync_CAM_CRK+0x74e>
                        }
                        else if (edge_validation_counter_CAM_ahead[camId] > 0 && (former_edge_position_CAM_ahead[camId] == edge_position_counter_CAM_ahead[camId] - 1))
 80072ea:	4a2a      	ldr	r2, [pc, #168]	; (8007394 <sync_CAM_CRK+0x7c4>)
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d013      	beq.n	800731e <sync_CAM_CRK+0x74e>
 80072f6:	4a28      	ldr	r2, [pc, #160]	; (8007398 <sync_CAM_CRK+0x7c8>)
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80072fe:	4924      	ldr	r1, [pc, #144]	; (8007390 <sync_CAM_CRK+0x7c0>)
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007306:	3b01      	subs	r3, #1
 8007308:	429a      	cmp	r2, r3
 800730a:	d108      	bne.n	800731e <sync_CAM_CRK+0x74e>
                        {
                            edge_validation_counter_CAM_ahead[camId]++;
 800730c:	4a21      	ldr	r2, [pc, #132]	; (8007394 <sync_CAM_CRK+0x7c4>)
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007314:	1c5a      	adds	r2, r3, #1
 8007316:	491f      	ldr	r1, [pc, #124]	; (8007394 <sync_CAM_CRK+0x7c4>)
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        }

                        former_edge_position_CAM_ahead[camId] = edge_position_counter_CAM_ahead[camId];
 800731e:	4a1c      	ldr	r2, [pc, #112]	; (8007390 <sync_CAM_CRK+0x7c0>)
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007326:	491c      	ldr	r1, [pc, #112]	; (8007398 <sync_CAM_CRK+0x7c8>)
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                        break;
 800732e:	e016      	b.n	800735e <sync_CAM_CRK+0x78e>
                    }

                    else if (j == (number_teeth_CAM[camId] - 1))
 8007330:	4a13      	ldr	r2, [pc, #76]	; (8007380 <sync_CAM_CRK+0x7b0>)
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007338:	3b01      	subs	r3, #1
 800733a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800733c:	429a      	cmp	r2, r3
 800733e:	d102      	bne.n	8007346 <sync_CAM_CRK+0x776>
                    {
                        CAM_CRK_synch_ahead_reset(camId);
 8007340:	6978      	ldr	r0, [r7, #20]
 8007342:	f000 fb51 	bl	80079e8 <CAM_CRK_synch_ahead_reset>
                for (j = 0; j < number_teeth_CAM[camId]; j++)
 8007346:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007348:	3301      	adds	r3, #1
 800734a:	657b      	str	r3, [r7, #84]	; 0x54
 800734c:	4a0c      	ldr	r2, [pc, #48]	; (8007380 <sync_CAM_CRK+0x7b0>)
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007354:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007356:	429a      	cmp	r2, r3
 8007358:	f6ff af5d 	blt.w	8007216 <sync_CAM_CRK+0x646>
                }
            }

        } // CRK_CAM_synch[camId] == false - END
    }     // CRK_synch == true - END
}
 800735c:	e7ff      	b.n	800735e <sync_CAM_CRK+0x78e>
 800735e:	bf00      	nop
 8007360:	3758      	adds	r7, #88	; 0x58
 8007362:	46bd      	mov	sp, r7
 8007364:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007368:	20000450 	.word	0x20000450
 800736c:	20000628 	.word	0x20000628
 8007370:	20000648 	.word	0x20000648
 8007374:	20000600 	.word	0x20000600
 8007378:	200005f8 	.word	0x200005f8
 800737c:	20000608 	.word	0x20000608
 8007380:	200002b8 	.word	0x200002b8
 8007384:	20000660 	.word	0x20000660
 8007388:	200005e0 	.word	0x200005e0
 800738c:	20000630 	.word	0x20000630
 8007390:	20000618 	.word	0x20000618
 8007394:	20000610 	.word	0x20000610
 8007398:	20000620 	.word	0x20000620
 800739c:	2000065c 	.word	0x2000065c

080073a0 <Stalling_detection>:

// ## Stalling Detection Function
void Stalling_detection(void)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b082      	sub	sp, #8
 80073a4:	af00      	add	r7, sp, #0
    SysTick->VAL = (2 ^ 24) - 1;
 80073a6:	4b63      	ldr	r3, [pc, #396]	; (8007534 <Stalling_detection+0x194>)
 80073a8:	2219      	movs	r2, #25
 80073aa:	609a      	str	r2, [r3, #8]
    timer_overflow_CRK = 0;
 80073ac:	4b62      	ldr	r3, [pc, #392]	; (8007538 <Stalling_detection+0x198>)
 80073ae:	2200      	movs	r2, #0
 80073b0:	601a      	str	r2, [r3, #0]
    TIM2_Reset();
 80073b2:	f000 fecd 	bl	8008150 <TIM2_Reset>
    TIM_Soft_Reset();
 80073b6:	f000 ff35 	bl	8008224 <TIM_Soft_Reset>

    // check all IC-buffers for overflow
    IC_overflow_check();
 80073ba:	f000 fb65 	bl	8007a88 <IC_overflow_check>

    T_TOOTH_RAW_2 = 0;
 80073be:	4b5f      	ldr	r3, [pc, #380]	; (800753c <Stalling_detection+0x19c>)
 80073c0:	2200      	movs	r2, #0
 80073c2:	601a      	str	r2, [r3, #0]
    T_TOOTH_RAW_1 = 0;
 80073c4:	4b5e      	ldr	r3, [pc, #376]	; (8007540 <Stalling_detection+0x1a0>)
 80073c6:	2200      	movs	r2, #0
 80073c8:	601a      	str	r2, [r3, #0]
    T_TOOTH_RAW = 0;
 80073ca:	4b5e      	ldr	r3, [pc, #376]	; (8007544 <Stalling_detection+0x1a4>)
 80073cc:	2200      	movs	r2, #0
 80073ce:	601a      	str	r2, [r3, #0]
    synch_times_valid = false;
 80073d0:	4b5d      	ldr	r3, [pc, #372]	; (8007548 <Stalling_detection+0x1a8>)
 80073d2:	2200      	movs	r2, #0
 80073d4:	701a      	strb	r2, [r3, #0]

    low_time_CRK = 0;
 80073d6:	4b5d      	ldr	r3, [pc, #372]	; (800754c <Stalling_detection+0x1ac>)
 80073d8:	2200      	movs	r2, #0
 80073da:	601a      	str	r2, [r3, #0]

    delay_off = false;
 80073dc:	4b5c      	ldr	r3, [pc, #368]	; (8007550 <Stalling_detection+0x1b0>)
 80073de:	2200      	movs	r2, #0
 80073e0:	701a      	strb	r2, [r3, #0]
    delay_counter_CRK = 0;
 80073e2:	4b5c      	ldr	r3, [pc, #368]	; (8007554 <Stalling_detection+0x1b4>)
 80073e4:	2200      	movs	r2, #0
 80073e6:	601a      	str	r2, [r3, #0]
    teeth_count_CRK = 0;
 80073e8:	4b5b      	ldr	r3, [pc, #364]	; (8007558 <Stalling_detection+0x1b8>)
 80073ea:	2200      	movs	r2, #0
 80073ec:	601a      	str	r2, [r3, #0]
    teeth_count_CAM_CRK_synch = 0;
 80073ee:	4b5b      	ldr	r3, [pc, #364]	; (800755c <Stalling_detection+0x1bc>)
 80073f0:	2200      	movs	r2, #0
 80073f2:	601a      	str	r2, [r3, #0]
    teeth_count_CAM_CRK_synch_ahead = 0;
 80073f4:	4b5a      	ldr	r3, [pc, #360]	; (8007560 <Stalling_detection+0x1c0>)
 80073f6:	2200      	movs	r2, #0
 80073f8:	601a      	str	r2, [r3, #0]
    edge_count_CAM[0] = 0;
 80073fa:	4b5a      	ldr	r3, [pc, #360]	; (8007564 <Stalling_detection+0x1c4>)
 80073fc:	2200      	movs	r2, #0
 80073fe:	601a      	str	r2, [r3, #0]
    edge_count_CAM[1] = 0;
 8007400:	4b58      	ldr	r3, [pc, #352]	; (8007564 <Stalling_detection+0x1c4>)
 8007402:	2200      	movs	r2, #0
 8007404:	605a      	str	r2, [r3, #4]
    edge_validation_counter_CAM[0] = 0;
 8007406:	4b58      	ldr	r3, [pc, #352]	; (8007568 <Stalling_detection+0x1c8>)
 8007408:	2200      	movs	r2, #0
 800740a:	601a      	str	r2, [r3, #0]
    edge_validation_counter_CAM[1] = 0;
 800740c:	4b56      	ldr	r3, [pc, #344]	; (8007568 <Stalling_detection+0x1c8>)
 800740e:	2200      	movs	r2, #0
 8007410:	605a      	str	r2, [r3, #4]
    edge_position_counter_CAM[0] = 0;
 8007412:	4b56      	ldr	r3, [pc, #344]	; (800756c <Stalling_detection+0x1cc>)
 8007414:	2200      	movs	r2, #0
 8007416:	601a      	str	r2, [r3, #0]
    edge_position_counter_CAM[1] = 0;
 8007418:	4b54      	ldr	r3, [pc, #336]	; (800756c <Stalling_detection+0x1cc>)
 800741a:	2200      	movs	r2, #0
 800741c:	605a      	str	r2, [r3, #4]
    former_edge_position_CAM[0] = 0;
 800741e:	4b54      	ldr	r3, [pc, #336]	; (8007570 <Stalling_detection+0x1d0>)
 8007420:	2200      	movs	r2, #0
 8007422:	601a      	str	r2, [r3, #0]
    former_edge_position_CAM[1] = 0;
 8007424:	4b52      	ldr	r3, [pc, #328]	; (8007570 <Stalling_detection+0x1d0>)
 8007426:	2200      	movs	r2, #0
 8007428:	605a      	str	r2, [r3, #4]
    edge_validation_counter_CAM_ahead[0] = 0;
 800742a:	4b52      	ldr	r3, [pc, #328]	; (8007574 <Stalling_detection+0x1d4>)
 800742c:	2200      	movs	r2, #0
 800742e:	601a      	str	r2, [r3, #0]
    edge_validation_counter_CAM_ahead[1] = 0;
 8007430:	4b50      	ldr	r3, [pc, #320]	; (8007574 <Stalling_detection+0x1d4>)
 8007432:	2200      	movs	r2, #0
 8007434:	605a      	str	r2, [r3, #4]
    edge_position_counter_CAM_ahead[0] = 0;
 8007436:	4b50      	ldr	r3, [pc, #320]	; (8007578 <Stalling_detection+0x1d8>)
 8007438:	2200      	movs	r2, #0
 800743a:	601a      	str	r2, [r3, #0]
    edge_position_counter_CAM_ahead[1] = 0;
 800743c:	4b4e      	ldr	r3, [pc, #312]	; (8007578 <Stalling_detection+0x1d8>)
 800743e:	2200      	movs	r2, #0
 8007440:	605a      	str	r2, [r3, #4]
    former_edge_position_CAM_ahead[0] = 0;
 8007442:	4b4e      	ldr	r3, [pc, #312]	; (800757c <Stalling_detection+0x1dc>)
 8007444:	2200      	movs	r2, #0
 8007446:	601a      	str	r2, [r3, #0]
    former_edge_position_CAM_ahead[1] = 0;
 8007448:	4b4c      	ldr	r3, [pc, #304]	; (800757c <Stalling_detection+0x1dc>)
 800744a:	2200      	movs	r2, #0
 800744c:	605a      	str	r2, [r3, #4]
    segment_counter_CRK = 0;
 800744e:	4b4c      	ldr	r3, [pc, #304]	; (8007580 <Stalling_detection+0x1e0>)
 8007450:	2200      	movs	r2, #0
 8007452:	601a      	str	r2, [r3, #0]
    shift_counter_CRK = 0;
 8007454:	4b4b      	ldr	r3, [pc, #300]	; (8007584 <Stalling_detection+0x1e4>)
 8007456:	2200      	movs	r2, #0
 8007458:	601a      	str	r2, [r3, #0]
    CAM_tolerance_switch[0] = false;
 800745a:	4b4b      	ldr	r3, [pc, #300]	; (8007588 <Stalling_detection+0x1e8>)
 800745c:	2200      	movs	r2, #0
 800745e:	701a      	strb	r2, [r3, #0]
    CAM_tolerance_switch[1] = false;
 8007460:	4b49      	ldr	r3, [pc, #292]	; (8007588 <Stalling_detection+0x1e8>)
 8007462:	2200      	movs	r2, #0
 8007464:	705a      	strb	r2, [r3, #1]
    CAM_CRK_synch_status = false;
 8007466:	4b49      	ldr	r3, [pc, #292]	; (800758c <Stalling_detection+0x1ec>)
 8007468:	2200      	movs	r2, #0
 800746a:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_status_ahead = false;
 800746c:	4b48      	ldr	r3, [pc, #288]	; (8007590 <Stalling_detection+0x1f0>)
 800746e:	2200      	movs	r2, #0
 8007470:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_ahead[0] = false;
 8007472:	4b48      	ldr	r3, [pc, #288]	; (8007594 <Stalling_detection+0x1f4>)
 8007474:	2200      	movs	r2, #0
 8007476:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_ahead[1] = false;
 8007478:	4b46      	ldr	r3, [pc, #280]	; (8007594 <Stalling_detection+0x1f4>)
 800747a:	2200      	movs	r2, #0
 800747c:	705a      	strb	r2, [r3, #1]
    tolerance_window_CAM[0] = 2.0 * revolution_CRK;
 800747e:	4b46      	ldr	r3, [pc, #280]	; (8007598 <Stalling_detection+0x1f8>)
 8007480:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007484:	4602      	mov	r2, r0
 8007486:	460b      	mov	r3, r1
 8007488:	f7f8 fe70 	bl	800016c <__adddf3>
 800748c:	4602      	mov	r2, r0
 800748e:	460b      	mov	r3, r1
 8007490:	4942      	ldr	r1, [pc, #264]	; (800759c <Stalling_detection+0x1fc>)
 8007492:	e9c1 2300 	strd	r2, r3, [r1]
    tolerance_window_CAM[1] = 2.0 * revolution_CRK;
 8007496:	4b40      	ldr	r3, [pc, #256]	; (8007598 <Stalling_detection+0x1f8>)
 8007498:	e9d3 0100 	ldrd	r0, r1, [r3]
 800749c:	4602      	mov	r2, r0
 800749e:	460b      	mov	r3, r1
 80074a0:	f7f8 fe64 	bl	800016c <__adddf3>
 80074a4:	4602      	mov	r2, r0
 80074a6:	460b      	mov	r3, r1
 80074a8:	493c      	ldr	r1, [pc, #240]	; (800759c <Stalling_detection+0x1fc>)
 80074aa:	e9c1 2302 	strd	r2, r3, [r1, #8]

    // Reset CRK and CAM_CRK synchronization
    if (CRK_synch == true)
 80074ae:	4b3c      	ldr	r3, [pc, #240]	; (80075a0 <Stalling_detection+0x200>)
 80074b0:	781b      	ldrb	r3, [r3, #0]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d008      	beq.n	80074c8 <Stalling_detection+0x128>
    {
        uint8_t CRK_synchronisation_lost = message[4];
 80074b6:	4b3b      	ldr	r3, [pc, #236]	; (80075a4 <Stalling_detection+0x204>)
 80074b8:	791b      	ldrb	r3, [r3, #4]
 80074ba:	71fb      	strb	r3, [r7, #7]
        HAL_UART_Transmit_IT(&huart1, &CRK_synchronisation_lost, 1);  // CRK synchronization lost
 80074bc:	1dfb      	adds	r3, r7, #7
 80074be:	2201      	movs	r2, #1
 80074c0:	4619      	mov	r1, r3
 80074c2:	4839      	ldr	r0, [pc, #228]	; (80075a8 <Stalling_detection+0x208>)
 80074c4:	f7fc fc2b 	bl	8003d1e <HAL_UART_Transmit_IT>

    }

    if (CRK_CAM_synch[0] == true)
 80074c8:	4b38      	ldr	r3, [pc, #224]	; (80075ac <Stalling_detection+0x20c>)
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d008      	beq.n	80074e2 <Stalling_detection+0x142>
    {
        uint8_t CAM_CRK_synchronisation_lost = message[6];
 80074d0:	4b34      	ldr	r3, [pc, #208]	; (80075a4 <Stalling_detection+0x204>)
 80074d2:	799b      	ldrb	r3, [r3, #6]
 80074d4:	71bb      	strb	r3, [r7, #6]
         HAL_UART_Transmit_IT(&huart1, &CAM_CRK_synchronisation_lost, 1); // CAM_CRK synchronization lost
 80074d6:	1dbb      	adds	r3, r7, #6
 80074d8:	2201      	movs	r2, #1
 80074da:	4619      	mov	r1, r3
 80074dc:	4832      	ldr	r0, [pc, #200]	; (80075a8 <Stalling_detection+0x208>)
 80074de:	f7fc fc1e 	bl	8003d1e <HAL_UART_Transmit_IT>
    }
    if (CRK_CAM_synch[1] == true)
 80074e2:	4b32      	ldr	r3, [pc, #200]	; (80075ac <Stalling_detection+0x20c>)
 80074e4:	785b      	ldrb	r3, [r3, #1]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d008      	beq.n	80074fc <Stalling_detection+0x15c>
    {
        uint8_t CAM_CRK_synchronisation_lost = message[6];
 80074ea:	4b2e      	ldr	r3, [pc, #184]	; (80075a4 <Stalling_detection+0x204>)
 80074ec:	799b      	ldrb	r3, [r3, #6]
 80074ee:	717b      	strb	r3, [r7, #5]
         HAL_UART_Transmit_IT(&huart1, &CAM_CRK_synchronisation_lost, 1); // CAM_CRK synchronization lost
 80074f0:	1d7b      	adds	r3, r7, #5
 80074f2:	2201      	movs	r2, #1
 80074f4:	4619      	mov	r1, r3
 80074f6:	482c      	ldr	r0, [pc, #176]	; (80075a8 <Stalling_detection+0x208>)
 80074f8:	f7fc fc11 	bl	8003d1e <HAL_UART_Transmit_IT>
    }

    CRK_synch = false;
 80074fc:	4b28      	ldr	r3, [pc, #160]	; (80075a0 <Stalling_detection+0x200>)
 80074fe:	2200      	movs	r2, #0
 8007500:	701a      	strb	r2, [r3, #0]
    CRK_synch_temp = false;
 8007502:	4b2b      	ldr	r3, [pc, #172]	; (80075b0 <Stalling_detection+0x210>)
 8007504:	2200      	movs	r2, #0
 8007506:	701a      	strb	r2, [r3, #0]
    CRK_CAM_synch[0] = false;
 8007508:	4b28      	ldr	r3, [pc, #160]	; (80075ac <Stalling_detection+0x20c>)
 800750a:	2200      	movs	r2, #0
 800750c:	701a      	strb	r2, [r3, #0]
    CRK_CAM_synch[1] = false;
 800750e:	4b27      	ldr	r3, [pc, #156]	; (80075ac <Stalling_detection+0x20c>)
 8007510:	2200      	movs	r2, #0
 8007512:	705a      	strb	r2, [r3, #1]
    teeth_count_overall = 0;
 8007514:	4b27      	ldr	r3, [pc, #156]	; (80075b4 <Stalling_detection+0x214>)
 8007516:	2200      	movs	r2, #0
 8007518:	601a      	str	r2, [r3, #0]

    // Output signal level treatment
    output_level_setting = false;
 800751a:	4b27      	ldr	r3, [pc, #156]	; (80075b8 <Stalling_detection+0x218>)
 800751c:	2200      	movs	r2, #0
 800751e:	701a      	strb	r2, [r3, #0]

    engine_start = false;
 8007520:	4b26      	ldr	r3, [pc, #152]	; (80075bc <Stalling_detection+0x21c>)
 8007522:	2200      	movs	r2, #0
 8007524:	701a      	strb	r2, [r3, #0]
    engine_start_counter = 0;
 8007526:	4b26      	ldr	r3, [pc, #152]	; (80075c0 <Stalling_detection+0x220>)
 8007528:	2200      	movs	r2, #0
 800752a:	601a      	str	r2, [r3, #0]
}
 800752c:	bf00      	nop
 800752e:	3708      	adds	r7, #8
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}
 8007534:	e000e010 	.word	0xe000e010
 8007538:	20000274 	.word	0x20000274
 800753c:	20000264 	.word	0x20000264
 8007540:	20000268 	.word	0x20000268
 8007544:	2000026c 	.word	0x2000026c
 8007548:	200002ae 	.word	0x200002ae
 800754c:	20000270 	.word	0x20000270
 8007550:	200002aa 	.word	0x200002aa
 8007554:	2000028c 	.word	0x2000028c
 8007558:	20000278 	.word	0x20000278
 800755c:	2000027c 	.word	0x2000027c
 8007560:	20000280 	.word	0x20000280
 8007564:	200005f0 	.word	0x200005f0
 8007568:	200005f8 	.word	0x200005f8
 800756c:	20000600 	.word	0x20000600
 8007570:	20000608 	.word	0x20000608
 8007574:	20000610 	.word	0x20000610
 8007578:	20000618 	.word	0x20000618
 800757c:	20000620 	.word	0x20000620
 8007580:	20000290 	.word	0x20000290
 8007584:	20000298 	.word	0x20000298
 8007588:	20000658 	.word	0x20000658
 800758c:	2000065a 	.word	0x2000065a
 8007590:	2000065b 	.word	0x2000065b
 8007594:	2000065c 	.word	0x2000065c
 8007598:	200002a0 	.word	0x200002a0
 800759c:	20000648 	.word	0x20000648
 80075a0:	200002a8 	.word	0x200002a8
 80075a4:	20000024 	.word	0x20000024
 80075a8:	200009dc 	.word	0x200009dc
 80075ac:	20000664 	.word	0x20000664
 80075b0:	200002a9 	.word	0x200002a9
 80075b4:	20000668 	.word	0x20000668
 80075b8:	200005e9 	.word	0x200005e9
 80075bc:	200002ad 	.word	0x200002ad
 80075c0:	2000029c 	.word	0x2000029c

080075c4 <Stalling_detection_CRK>:

// ## Stalling Detection Function
void Stalling_detection_CRK(void)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
    SysTick->VAL = (2 ^ 24) - 1;
 80075ca:	4b30      	ldr	r3, [pc, #192]	; (800768c <Stalling_detection_CRK+0xc8>)
 80075cc:	2219      	movs	r2, #25
 80075ce:	609a      	str	r2, [r3, #8]
    timer_overflow_CRK = 0;
 80075d0:	4b2f      	ldr	r3, [pc, #188]	; (8007690 <Stalling_detection_CRK+0xcc>)
 80075d2:	2200      	movs	r2, #0
 80075d4:	601a      	str	r2, [r3, #0]
    //		Timer4Reset();	// Is this necessary as well?

    // check all IC-buffers for overflow
    IC_overflow_check();
 80075d6:	f000 fa57 	bl	8007a88 <IC_overflow_check>

    T_TOOTH_RAW_2 = 0;
 80075da:	4b2e      	ldr	r3, [pc, #184]	; (8007694 <Stalling_detection_CRK+0xd0>)
 80075dc:	2200      	movs	r2, #0
 80075de:	601a      	str	r2, [r3, #0]
    T_TOOTH_RAW_1 = 0;
 80075e0:	4b2d      	ldr	r3, [pc, #180]	; (8007698 <Stalling_detection_CRK+0xd4>)
 80075e2:	2200      	movs	r2, #0
 80075e4:	601a      	str	r2, [r3, #0]
    T_TOOTH_RAW = 0;
 80075e6:	4b2d      	ldr	r3, [pc, #180]	; (800769c <Stalling_detection_CRK+0xd8>)
 80075e8:	2200      	movs	r2, #0
 80075ea:	601a      	str	r2, [r3, #0]
    synch_times_valid = false;
 80075ec:	4b2c      	ldr	r3, [pc, #176]	; (80076a0 <Stalling_detection_CRK+0xdc>)
 80075ee:	2200      	movs	r2, #0
 80075f0:	701a      	strb	r2, [r3, #0]

    low_time_CRK = 0;
 80075f2:	4b2c      	ldr	r3, [pc, #176]	; (80076a4 <Stalling_detection_CRK+0xe0>)
 80075f4:	2200      	movs	r2, #0
 80075f6:	601a      	str	r2, [r3, #0]

    delay_off = false;
 80075f8:	4b2b      	ldr	r3, [pc, #172]	; (80076a8 <Stalling_detection_CRK+0xe4>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	701a      	strb	r2, [r3, #0]
    delay_counter_CRK = 0;
 80075fe:	4b2b      	ldr	r3, [pc, #172]	; (80076ac <Stalling_detection_CRK+0xe8>)
 8007600:	2200      	movs	r2, #0
 8007602:	601a      	str	r2, [r3, #0]
    teeth_count_CRK = 0;
 8007604:	4b2a      	ldr	r3, [pc, #168]	; (80076b0 <Stalling_detection_CRK+0xec>)
 8007606:	2200      	movs	r2, #0
 8007608:	601a      	str	r2, [r3, #0]
    segment_counter_CRK = 0;
 800760a:	4b2a      	ldr	r3, [pc, #168]	; (80076b4 <Stalling_detection_CRK+0xf0>)
 800760c:	2200      	movs	r2, #0
 800760e:	601a      	str	r2, [r3, #0]
    shift_counter_CRK = 0;
 8007610:	4b29      	ldr	r3, [pc, #164]	; (80076b8 <Stalling_detection_CRK+0xf4>)
 8007612:	2200      	movs	r2, #0
 8007614:	601a      	str	r2, [r3, #0]
    tolerance_window_CAM[0] = 2.0 * revolution_CRK;
 8007616:	4b29      	ldr	r3, [pc, #164]	; (80076bc <Stalling_detection_CRK+0xf8>)
 8007618:	e9d3 0100 	ldrd	r0, r1, [r3]
 800761c:	4602      	mov	r2, r0
 800761e:	460b      	mov	r3, r1
 8007620:	f7f8 fda4 	bl	800016c <__adddf3>
 8007624:	4602      	mov	r2, r0
 8007626:	460b      	mov	r3, r1
 8007628:	4925      	ldr	r1, [pc, #148]	; (80076c0 <Stalling_detection_CRK+0xfc>)
 800762a:	e9c1 2300 	strd	r2, r3, [r1]
    tolerance_window_CAM[1] = 2.0 * revolution_CRK;
 800762e:	4b23      	ldr	r3, [pc, #140]	; (80076bc <Stalling_detection_CRK+0xf8>)
 8007630:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007634:	4602      	mov	r2, r0
 8007636:	460b      	mov	r3, r1
 8007638:	f7f8 fd98 	bl	800016c <__adddf3>
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	491f      	ldr	r1, [pc, #124]	; (80076c0 <Stalling_detection_CRK+0xfc>)
 8007642:	e9c1 2302 	strd	r2, r3, [r1, #8]

    // Reset CRK and CAM_CRK synchronization
    if (CRK_synch == true)
 8007646:	4b1f      	ldr	r3, [pc, #124]	; (80076c4 <Stalling_detection_CRK+0x100>)
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d008      	beq.n	8007660 <Stalling_detection_CRK+0x9c>
    {
        uint8_t CRK_synchronisation_lost = message[4];
 800764e:	4b1e      	ldr	r3, [pc, #120]	; (80076c8 <Stalling_detection_CRK+0x104>)
 8007650:	791b      	ldrb	r3, [r3, #4]
 8007652:	71fb      	strb	r3, [r7, #7]
         HAL_UART_Transmit_IT(&huart1, &CRK_synchronisation_lost, 1); // CRK synchronization lost
 8007654:	1dfb      	adds	r3, r7, #7
 8007656:	2201      	movs	r2, #1
 8007658:	4619      	mov	r1, r3
 800765a:	481c      	ldr	r0, [pc, #112]	; (80076cc <Stalling_detection_CRK+0x108>)
 800765c:	f7fc fb5f 	bl	8003d1e <HAL_UART_Transmit_IT>
    }

    CRK_synch = false;
 8007660:	4b18      	ldr	r3, [pc, #96]	; (80076c4 <Stalling_detection_CRK+0x100>)
 8007662:	2200      	movs	r2, #0
 8007664:	701a      	strb	r2, [r3, #0]
    CRK_synch_temp = false;
 8007666:	4b1a      	ldr	r3, [pc, #104]	; (80076d0 <Stalling_detection_CRK+0x10c>)
 8007668:	2200      	movs	r2, #0
 800766a:	701a      	strb	r2, [r3, #0]
    teeth_count_overall = 0;
 800766c:	4b19      	ldr	r3, [pc, #100]	; (80076d4 <Stalling_detection_CRK+0x110>)
 800766e:	2200      	movs	r2, #0
 8007670:	601a      	str	r2, [r3, #0]

    // Output signal level treatment
    output_level_setting = false;
 8007672:	4b19      	ldr	r3, [pc, #100]	; (80076d8 <Stalling_detection_CRK+0x114>)
 8007674:	2200      	movs	r2, #0
 8007676:	701a      	strb	r2, [r3, #0]

    engine_start = false;
 8007678:	4b18      	ldr	r3, [pc, #96]	; (80076dc <Stalling_detection_CRK+0x118>)
 800767a:	2200      	movs	r2, #0
 800767c:	701a      	strb	r2, [r3, #0]
    engine_start_counter = 0;
 800767e:	4b18      	ldr	r3, [pc, #96]	; (80076e0 <Stalling_detection_CRK+0x11c>)
 8007680:	2200      	movs	r2, #0
 8007682:	601a      	str	r2, [r3, #0]
}
 8007684:	bf00      	nop
 8007686:	3708      	adds	r7, #8
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}
 800768c:	e000e010 	.word	0xe000e010
 8007690:	20000274 	.word	0x20000274
 8007694:	20000264 	.word	0x20000264
 8007698:	20000268 	.word	0x20000268
 800769c:	2000026c 	.word	0x2000026c
 80076a0:	200002ae 	.word	0x200002ae
 80076a4:	20000270 	.word	0x20000270
 80076a8:	200002aa 	.word	0x200002aa
 80076ac:	2000028c 	.word	0x2000028c
 80076b0:	20000278 	.word	0x20000278
 80076b4:	20000290 	.word	0x20000290
 80076b8:	20000298 	.word	0x20000298
 80076bc:	200002a0 	.word	0x200002a0
 80076c0:	20000648 	.word	0x20000648
 80076c4:	200002a8 	.word	0x200002a8
 80076c8:	20000024 	.word	0x20000024
 80076cc:	200009dc 	.word	0x200009dc
 80076d0:	200002a9 	.word	0x200002a9
 80076d4:	20000668 	.word	0x20000668
 80076d8:	200005e9 	.word	0x200005e9
 80076dc:	200002ad 	.word	0x200002ad
 80076e0:	2000029c 	.word	0x2000029c

080076e4 <Stalling_detection_CAM>:

// ## Stalling Detection Function
void Stalling_detection_CAM(int camId)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
    TIM2_Reset();
 80076ec:	f000 fd30 	bl	8008150 <TIM2_Reset>
    // Timer5Reset(); // TODO: Is this reset warranted?
    // check all IC-buffers for overflow
    IC_overflow_check();
 80076f0:	f000 f9ca 	bl	8007a88 <IC_overflow_check>

    teeth_count_CAM_CRK_synch = 0;
 80076f4:	4b34      	ldr	r3, [pc, #208]	; (80077c8 <Stalling_detection_CAM+0xe4>)
 80076f6:	2200      	movs	r2, #0
 80076f8:	601a      	str	r2, [r3, #0]
    teeth_count_CAM_CRK_synch_ahead = 0;
 80076fa:	4b34      	ldr	r3, [pc, #208]	; (80077cc <Stalling_detection_CAM+0xe8>)
 80076fc:	2200      	movs	r2, #0
 80076fe:	601a      	str	r2, [r3, #0]
    edge_count_CAM[camId] = 0;
 8007700:	4a33      	ldr	r2, [pc, #204]	; (80077d0 <Stalling_detection_CAM+0xec>)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2100      	movs	r1, #0
 8007706:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_validation_counter_CAM[camId] = 0;
 800770a:	4a32      	ldr	r2, [pc, #200]	; (80077d4 <Stalling_detection_CAM+0xf0>)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2100      	movs	r1, #0
 8007710:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_position_counter_CAM[camId] = 0;
 8007714:	4a30      	ldr	r2, [pc, #192]	; (80077d8 <Stalling_detection_CAM+0xf4>)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2100      	movs	r1, #0
 800771a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    former_edge_position_CAM[camId] = 0;
 800771e:	4a2f      	ldr	r2, [pc, #188]	; (80077dc <Stalling_detection_CAM+0xf8>)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2100      	movs	r1, #0
 8007724:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_validation_counter_CAM_ahead[camId] = 0;
 8007728:	4a2d      	ldr	r2, [pc, #180]	; (80077e0 <Stalling_detection_CAM+0xfc>)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2100      	movs	r1, #0
 800772e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_position_counter_CAM_ahead[camId] = 0;
 8007732:	4a2c      	ldr	r2, [pc, #176]	; (80077e4 <Stalling_detection_CAM+0x100>)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2100      	movs	r1, #0
 8007738:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    former_edge_position_CAM_ahead[camId] = 0;
 800773c:	4a2a      	ldr	r2, [pc, #168]	; (80077e8 <Stalling_detection_CAM+0x104>)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2100      	movs	r1, #0
 8007742:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    CAM_tolerance_switch[camId] = false;
 8007746:	4a29      	ldr	r2, [pc, #164]	; (80077ec <Stalling_detection_CAM+0x108>)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4413      	add	r3, r2
 800774c:	2200      	movs	r2, #0
 800774e:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_status = false;
 8007750:	4b27      	ldr	r3, [pc, #156]	; (80077f0 <Stalling_detection_CAM+0x10c>)
 8007752:	2200      	movs	r2, #0
 8007754:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_status_ahead = false;
 8007756:	4b27      	ldr	r3, [pc, #156]	; (80077f4 <Stalling_detection_CAM+0x110>)
 8007758:	2200      	movs	r2, #0
 800775a:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_ahead[camId] = false;
 800775c:	4a26      	ldr	r2, [pc, #152]	; (80077f8 <Stalling_detection_CAM+0x114>)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4413      	add	r3, r2
 8007762:	2200      	movs	r2, #0
 8007764:	701a      	strb	r2, [r3, #0]
    tolerance_window_CAM[camId] = 2.0 * revolution_CRK;
 8007766:	4b25      	ldr	r3, [pc, #148]	; (80077fc <Stalling_detection_CAM+0x118>)
 8007768:	e9d3 0100 	ldrd	r0, r1, [r3]
 800776c:	4602      	mov	r2, r0
 800776e:	460b      	mov	r3, r1
 8007770:	f7f8 fcfc 	bl	800016c <__adddf3>
 8007774:	4602      	mov	r2, r0
 8007776:	460b      	mov	r3, r1
 8007778:	4821      	ldr	r0, [pc, #132]	; (8007800 <Stalling_detection_CAM+0x11c>)
 800777a:	6879      	ldr	r1, [r7, #4]
 800777c:	00c9      	lsls	r1, r1, #3
 800777e:	4401      	add	r1, r0
 8007780:	e9c1 2300 	strd	r2, r3, [r1]

    if (CRK_CAM_synch[camId] == true)
 8007784:	4a1f      	ldr	r2, [pc, #124]	; (8007804 <Stalling_detection_CAM+0x120>)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4413      	add	r3, r2
 800778a:	781b      	ldrb	r3, [r3, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d009      	beq.n	80077a4 <Stalling_detection_CAM+0xc0>
    {
        uint8_t CAM_CRK_synchronisation_lost = message[6];
 8007790:	4b1d      	ldr	r3, [pc, #116]	; (8007808 <Stalling_detection_CAM+0x124>)
 8007792:	799b      	ldrb	r3, [r3, #6]
 8007794:	73fb      	strb	r3, [r7, #15]
         HAL_UART_Transmit_IT(&huart1, &CAM_CRK_synchronisation_lost, 1); // CAM_CRK synchronization lost
 8007796:	f107 030f 	add.w	r3, r7, #15
 800779a:	2201      	movs	r2, #1
 800779c:	4619      	mov	r1, r3
 800779e:	481b      	ldr	r0, [pc, #108]	; (800780c <Stalling_detection_CAM+0x128>)
 80077a0:	f7fc fabd 	bl	8003d1e <HAL_UART_Transmit_IT>
    }

    CRK_CAM_synch[camId] = false;
 80077a4:	4a17      	ldr	r2, [pc, #92]	; (8007804 <Stalling_detection_CAM+0x120>)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	4413      	add	r3, r2
 80077aa:	2200      	movs	r2, #0
 80077ac:	701a      	strb	r2, [r3, #0]

    // Output signal level treatment
    output_level_setting = false;
 80077ae:	4b18      	ldr	r3, [pc, #96]	; (8007810 <Stalling_detection_CAM+0x12c>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	701a      	strb	r2, [r3, #0]

    engine_start = false;
 80077b4:	4b17      	ldr	r3, [pc, #92]	; (8007814 <Stalling_detection_CAM+0x130>)
 80077b6:	2200      	movs	r2, #0
 80077b8:	701a      	strb	r2, [r3, #0]
    engine_start_counter = 0;
 80077ba:	4b17      	ldr	r3, [pc, #92]	; (8007818 <Stalling_detection_CAM+0x134>)
 80077bc:	2200      	movs	r2, #0
 80077be:	601a      	str	r2, [r3, #0]
}
 80077c0:	bf00      	nop
 80077c2:	3710      	adds	r7, #16
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	2000027c 	.word	0x2000027c
 80077cc:	20000280 	.word	0x20000280
 80077d0:	200005f0 	.word	0x200005f0
 80077d4:	200005f8 	.word	0x200005f8
 80077d8:	20000600 	.word	0x20000600
 80077dc:	20000608 	.word	0x20000608
 80077e0:	20000610 	.word	0x20000610
 80077e4:	20000618 	.word	0x20000618
 80077e8:	20000620 	.word	0x20000620
 80077ec:	20000658 	.word	0x20000658
 80077f0:	2000065a 	.word	0x2000065a
 80077f4:	2000065b 	.word	0x2000065b
 80077f8:	2000065c 	.word	0x2000065c
 80077fc:	200002a0 	.word	0x200002a0
 8007800:	20000648 	.word	0x20000648
 8007804:	20000664 	.word	0x20000664
 8007808:	20000024 	.word	0x20000024
 800780c:	200009dc 	.word	0x200009dc
 8007810:	200005e9 	.word	0x200005e9
 8007814:	200002ad 	.word	0x200002ad
 8007818:	2000029c 	.word	0x2000029c

0800781c <sync_CRK_preparation>:

// ## CRK synchronisation preparation
void sync_CRK_preparation(void)
{
 800781c:	b480      	push	{r7}
 800781e:	af00      	add	r7, sp, #0
    // Read Timer value from IC3-buffer
    T_TOOTH_RAW = IC2BUF;
 8007820:	4b17      	ldr	r3, [pc, #92]	; (8007880 <sync_CRK_preparation+0x64>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a17      	ldr	r2, [pc, #92]	; (8007884 <sync_CRK_preparation+0x68>)
 8007826:	6013      	str	r3, [r2, #0]

    // Calculate tooth time
    T_TOOTH_RAW = T_TOOTH_RAW + timer_overflow_CRK * htim2.Init.Period;
 8007828:	4b17      	ldr	r3, [pc, #92]	; (8007888 <sync_CRK_preparation+0x6c>)
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	4a17      	ldr	r2, [pc, #92]	; (800788c <sync_CRK_preparation+0x70>)
 800782e:	6812      	ldr	r2, [r2, #0]
 8007830:	fb03 f202 	mul.w	r2, r3, r2
 8007834:	4b13      	ldr	r3, [pc, #76]	; (8007884 <sync_CRK_preparation+0x68>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4413      	add	r3, r2
 800783a:	4a12      	ldr	r2, [pc, #72]	; (8007884 <sync_CRK_preparation+0x68>)
 800783c:	6013      	str	r3, [r2, #0]

    // test
    if (delay_off == true)
 800783e:	4b14      	ldr	r3, [pc, #80]	; (8007890 <sync_CRK_preparation+0x74>)
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d012      	beq.n	800786c <sync_CRK_preparation+0x50>
    {
        if (CRK_synch == true)
 8007846:	4b13      	ldr	r3, [pc, #76]	; (8007894 <sync_CRK_preparation+0x78>)
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d00e      	beq.n	800786c <sync_CRK_preparation+0x50>
        {
            // Teeth Counter CRK
            if ((teeth_count_CRK < number_teeth_between_gaps))
 800784e:	4b12      	ldr	r3, [pc, #72]	; (8007898 <sync_CRK_preparation+0x7c>)
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	4b12      	ldr	r3, [pc, #72]	; (800789c <sync_CRK_preparation+0x80>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	429a      	cmp	r2, r3
 8007858:	d205      	bcs.n	8007866 <sync_CRK_preparation+0x4a>
            {
                // 360�CRK for one gap; 180� for two gaps; 120� for three gaps
                teeth_count_CRK++;
 800785a:	4b0f      	ldr	r3, [pc, #60]	; (8007898 <sync_CRK_preparation+0x7c>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	3301      	adds	r3, #1
 8007860:	4a0d      	ldr	r2, [pc, #52]	; (8007898 <sync_CRK_preparation+0x7c>)
 8007862:	6013      	str	r3, [r2, #0]
 8007864:	e002      	b.n	800786c <sync_CRK_preparation+0x50>
            }
            else
            {
                teeth_count_CRK = 1;
 8007866:	4b0c      	ldr	r3, [pc, #48]	; (8007898 <sync_CRK_preparation+0x7c>)
 8007868:	2201      	movs	r2, #1
 800786a:	601a      	str	r2, [r3, #0]
            }
        }
    }

    // reset timer 
    SysTick->VAL = (2 ^ 24) - 1;
 800786c:	4b0c      	ldr	r3, [pc, #48]	; (80078a0 <sync_CRK_preparation+0x84>)
 800786e:	2219      	movs	r2, #25
 8007870:	609a      	str	r2, [r3, #8]
    timer_overflow_CRK = 0;
 8007872:	4b06      	ldr	r3, [pc, #24]	; (800788c <sync_CRK_preparation+0x70>)
 8007874:	2200      	movs	r2, #0
 8007876:	601a      	str	r2, [r3, #0]
}
 8007878:	bf00      	nop
 800787a:	46bd      	mov	sp, r7
 800787c:	bc80      	pop	{r7}
 800787e:	4770      	bx	lr
 8007880:	20000260 	.word	0x20000260
 8007884:	2000026c 	.word	0x2000026c
 8007888:	20000904 	.word	0x20000904
 800788c:	20000274 	.word	0x20000274
 8007890:	200002aa 	.word	0x200002aa
 8007894:	200002a8 	.word	0x200002a8
 8007898:	20000278 	.word	0x20000278
 800789c:	20000288 	.word	0x20000288
 80078a0:	e000e010 	.word	0xe000e010

080078a4 <gap_to_edge_calculation>:
    TIM2_Reset();
}

// ## Gap to edge calculation
void gap_to_edge_calculation(void)
{
 80078a4:	b5b0      	push	{r4, r5, r7, lr}
 80078a6:	af00      	add	r7, sp, #0
    // calculate angles between reference gap and CAM-edges when synchronization is not yet done PR2: Timer periode value, TMR2 TMR counter at that moment
    gap_to_edge = (((double)teeth_count_CAM_CRK_synch - 1.0) + (double)(((unsigned long)(__HAL_TIM_GET_COUNTER(&htim2)) + timer_overflow_CRK * __HAL_TIM_GET_AUTORELOAD(&htim2)) / T_TOOTH_RAW)) * revolution_CRK;
 80078a8:	4b34      	ldr	r3, [pc, #208]	; (800797c <gap_to_edge_calculation+0xd8>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4618      	mov	r0, r3
 80078ae:	f7f8 fd99 	bl	80003e4 <__aeabi_ui2d>
 80078b2:	f04f 0200 	mov.w	r2, #0
 80078b6:	4b32      	ldr	r3, [pc, #200]	; (8007980 <gap_to_edge_calculation+0xdc>)
 80078b8:	f7f8 fc56 	bl	8000168 <__aeabi_dsub>
 80078bc:	4602      	mov	r2, r0
 80078be:	460b      	mov	r3, r1
 80078c0:	4614      	mov	r4, r2
 80078c2:	461d      	mov	r5, r3
 80078c4:	4b2f      	ldr	r3, [pc, #188]	; (8007984 <gap_to_edge_calculation+0xe0>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80078ca:	4b2e      	ldr	r3, [pc, #184]	; (8007984 <gap_to_edge_calculation+0xe0>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d0:	492d      	ldr	r1, [pc, #180]	; (8007988 <gap_to_edge_calculation+0xe4>)
 80078d2:	6809      	ldr	r1, [r1, #0]
 80078d4:	fb01 f303 	mul.w	r3, r1, r3
 80078d8:	441a      	add	r2, r3
 80078da:	4b2c      	ldr	r3, [pc, #176]	; (800798c <gap_to_edge_calculation+0xe8>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	fbb2 f3f3 	udiv	r3, r2, r3
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7f8 fd7e 	bl	80003e4 <__aeabi_ui2d>
 80078e8:	4602      	mov	r2, r0
 80078ea:	460b      	mov	r3, r1
 80078ec:	4620      	mov	r0, r4
 80078ee:	4629      	mov	r1, r5
 80078f0:	f7f8 fc3c 	bl	800016c <__adddf3>
 80078f4:	4602      	mov	r2, r0
 80078f6:	460b      	mov	r3, r1
 80078f8:	4610      	mov	r0, r2
 80078fa:	4619      	mov	r1, r3
 80078fc:	4b24      	ldr	r3, [pc, #144]	; (8007990 <gap_to_edge_calculation+0xec>)
 80078fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007902:	f7f8 fde9 	bl	80004d8 <__aeabi_dmul>
 8007906:	4602      	mov	r2, r0
 8007908:	460b      	mov	r3, r1
 800790a:	4922      	ldr	r1, [pc, #136]	; (8007994 <gap_to_edge_calculation+0xf0>)
 800790c:	e9c1 2300 	strd	r2, r3, [r1]

    gap_to_edge_ahead = (((double)teeth_count_CAM_CRK_synch_ahead - 1.0) + (double)(((unsigned long)(__HAL_TIM_GET_COUNTER(&htim2)) + timer_overflow_CRK * __HAL_TIM_GET_AUTORELOAD(&htim2)) / T_TOOTH_RAW)) * revolution_CRK;
 8007910:	4b21      	ldr	r3, [pc, #132]	; (8007998 <gap_to_edge_calculation+0xf4>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4618      	mov	r0, r3
 8007916:	f7f8 fd65 	bl	80003e4 <__aeabi_ui2d>
 800791a:	f04f 0200 	mov.w	r2, #0
 800791e:	4b18      	ldr	r3, [pc, #96]	; (8007980 <gap_to_edge_calculation+0xdc>)
 8007920:	f7f8 fc22 	bl	8000168 <__aeabi_dsub>
 8007924:	4602      	mov	r2, r0
 8007926:	460b      	mov	r3, r1
 8007928:	4614      	mov	r4, r2
 800792a:	461d      	mov	r5, r3
 800792c:	4b15      	ldr	r3, [pc, #84]	; (8007984 <gap_to_edge_calculation+0xe0>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007932:	4b14      	ldr	r3, [pc, #80]	; (8007984 <gap_to_edge_calculation+0xe0>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007938:	4913      	ldr	r1, [pc, #76]	; (8007988 <gap_to_edge_calculation+0xe4>)
 800793a:	6809      	ldr	r1, [r1, #0]
 800793c:	fb01 f303 	mul.w	r3, r1, r3
 8007940:	441a      	add	r2, r3
 8007942:	4b12      	ldr	r3, [pc, #72]	; (800798c <gap_to_edge_calculation+0xe8>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	fbb2 f3f3 	udiv	r3, r2, r3
 800794a:	4618      	mov	r0, r3
 800794c:	f7f8 fd4a 	bl	80003e4 <__aeabi_ui2d>
 8007950:	4602      	mov	r2, r0
 8007952:	460b      	mov	r3, r1
 8007954:	4620      	mov	r0, r4
 8007956:	4629      	mov	r1, r5
 8007958:	f7f8 fc08 	bl	800016c <__adddf3>
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	4610      	mov	r0, r2
 8007962:	4619      	mov	r1, r3
 8007964:	4b0a      	ldr	r3, [pc, #40]	; (8007990 <gap_to_edge_calculation+0xec>)
 8007966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796a:	f7f8 fdb5 	bl	80004d8 <__aeabi_dmul>
 800796e:	4602      	mov	r2, r0
 8007970:	460b      	mov	r3, r1
 8007972:	490a      	ldr	r1, [pc, #40]	; (800799c <gap_to_edge_calculation+0xf8>)
 8007974:	e9c1 2300 	strd	r2, r3, [r1]
}
 8007978:	bf00      	nop
 800797a:	bdb0      	pop	{r4, r5, r7, pc}
 800797c:	2000027c 	.word	0x2000027c
 8007980:	3ff00000 	.word	0x3ff00000
 8007984:	20000904 	.word	0x20000904
 8007988:	20000274 	.word	0x20000274
 800798c:	2000026c 	.word	0x2000026c
 8007990:	200002a0 	.word	0x200002a0
 8007994:	20000628 	.word	0x20000628
 8007998:	20000280 	.word	0x20000280
 800799c:	20000630 	.word	0x20000630

080079a0 <CAM_CRK_synch_reset>:

// ## Reset CAM_CRK_synch
void CAM_CRK_synch_reset(int camId)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
    edge_position_counter_CAM[camId] = 0;
 80079a8:	4a0b      	ldr	r2, [pc, #44]	; (80079d8 <CAM_CRK_synch_reset+0x38>)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2100      	movs	r1, #0
 80079ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_validation_counter_CAM[camId] = 0;
 80079b2:	4a0a      	ldr	r2, [pc, #40]	; (80079dc <CAM_CRK_synch_reset+0x3c>)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2100      	movs	r1, #0
 80079b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    former_edge_position_CAM[camId] = 0;
 80079bc:	4a08      	ldr	r2, [pc, #32]	; (80079e0 <CAM_CRK_synch_reset+0x40>)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2100      	movs	r1, #0
 80079c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    // set teeth_count_CAM_CRK_synch to one after the next reference gap
    CAM_CRK_synch_status = true;
 80079c6:	4b07      	ldr	r3, [pc, #28]	; (80079e4 <CAM_CRK_synch_reset+0x44>)
 80079c8:	2201      	movs	r2, #1
 80079ca:	701a      	strb	r2, [r3, #0]
}
 80079cc:	bf00      	nop
 80079ce:	370c      	adds	r7, #12
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bc80      	pop	{r7}
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	20000600 	.word	0x20000600
 80079dc:	200005f8 	.word	0x200005f8
 80079e0:	20000608 	.word	0x20000608
 80079e4:	2000065a 	.word	0x2000065a

080079e8 <CAM_CRK_synch_ahead_reset>:

// ## Reset CAM_CRK_synch_ahead
void CAM_CRK_synch_ahead_reset(int camId)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
    edge_position_counter_CAM_ahead[camId] = 0;
 80079f0:	4a0b      	ldr	r2, [pc, #44]	; (8007a20 <CAM_CRK_synch_ahead_reset+0x38>)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2100      	movs	r1, #0
 80079f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    edge_validation_counter_CAM_ahead[camId] = 0;
 80079fa:	4a0a      	ldr	r2, [pc, #40]	; (8007a24 <CAM_CRK_synch_ahead_reset+0x3c>)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2100      	movs	r1, #0
 8007a00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    former_edge_position_CAM_ahead[camId] = 0;
 8007a04:	4a08      	ldr	r2, [pc, #32]	; (8007a28 <CAM_CRK_synch_ahead_reset+0x40>)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2100      	movs	r1, #0
 8007a0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    // set teeth_count_CAM_CRK_synch to one after the next reference gap
    CAM_CRK_synch_status_ahead = true;
 8007a0e:	4b07      	ldr	r3, [pc, #28]	; (8007a2c <CAM_CRK_synch_ahead_reset+0x44>)
 8007a10:	2201      	movs	r2, #1
 8007a12:	701a      	strb	r2, [r3, #0]
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bc80      	pop	{r7}
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	20000618 	.word	0x20000618
 8007a24:	20000610 	.word	0x20000610
 8007a28:	20000620 	.word	0x20000620
 8007a2c:	2000065b 	.word	0x2000065b

08007a30 <CAM_CRK_synch_set>:

// ## Set CAM_CRK_synch
void CAM_CRK_synch_set(int camId)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
    CRK_CAM_synch[camId] = true;
 8007a38:	4a0d      	ldr	r2, [pc, #52]	; (8007a70 <CAM_CRK_synch_set+0x40>)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	2201      	movs	r2, #1
 8007a40:	701a      	strb	r2, [r3, #0]

    // Send CRK_CAM-sycnhronization status
    uint8_t CRK_CAM_synchronisation_lost = message[6];
 8007a42:	4b0c      	ldr	r3, [pc, #48]	; (8007a74 <CAM_CRK_synch_set+0x44>)
 8007a44:	799b      	ldrb	r3, [r3, #6]
 8007a46:	73fb      	strb	r3, [r7, #15]
     HAL_UART_Transmit_IT(&huart1, &CRK_CAM_synchronisation_lost, 1); // CRK_CAM synchronization lost
 8007a48:	f107 030f 	add.w	r3, r7, #15
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	4619      	mov	r1, r3
 8007a50:	4809      	ldr	r0, [pc, #36]	; (8007a78 <CAM_CRK_synch_set+0x48>)
 8007a52:	f7fc f964 	bl	8003d1e <HAL_UART_Transmit_IT>
    CAM_CRK_synch_status = false;
 8007a56:	4b09      	ldr	r3, [pc, #36]	; (8007a7c <CAM_CRK_synch_set+0x4c>)
 8007a58:	2200      	movs	r2, #0
 8007a5a:	701a      	strb	r2, [r3, #0]
    CAM_CRK_synch_status_ahead = false;
 8007a5c:	4b08      	ldr	r3, [pc, #32]	; (8007a80 <CAM_CRK_synch_set+0x50>)
 8007a5e:	2200      	movs	r2, #0
 8007a60:	701a      	strb	r2, [r3, #0]
    shift_counter_CRK = 0;
 8007a62:	4b08      	ldr	r3, [pc, #32]	; (8007a84 <CAM_CRK_synch_set+0x54>)
 8007a64:	2200      	movs	r2, #0
 8007a66:	601a      	str	r2, [r3, #0]
}
 8007a68:	bf00      	nop
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}
 8007a70:	20000664 	.word	0x20000664
 8007a74:	20000024 	.word	0x20000024
 8007a78:	200009dc 	.word	0x200009dc
 8007a7c:	2000065a 	.word	0x2000065a
 8007a80:	2000065b 	.word	0x2000065b
 8007a84:	20000298 	.word	0x20000298

08007a88 <IC_overflow_check>:

// ## IC overflow check
void IC_overflow_check()
{
 8007a88:	b480      	push	{r7}
 8007a8a:	af00      	add	r7, sp, #0
    IC1BUF = 0;
 8007a8c:	4b04      	ldr	r3, [pc, #16]	; (8007aa0 <IC_overflow_check+0x18>)
 8007a8e:	2200      	movs	r2, #0
 8007a90:	601a      	str	r2, [r3, #0]
    IC2BUF = 0;
 8007a92:	4b04      	ldr	r3, [pc, #16]	; (8007aa4 <IC_overflow_check+0x1c>)
 8007a94:	2200      	movs	r2, #0
 8007a96:	601a      	str	r2, [r3, #0]
}
 8007a98:	bf00      	nop
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bc80      	pop	{r7}
 8007a9e:	4770      	bx	lr
 8007aa0:	2000025c 	.word	0x2000025c
 8007aa4:	20000260 	.word	0x20000260

08007aa8 <CRK_configuration>:

//### Functions ###

// ## CRK Configuration
void CRK_configuration(void)
{
 8007aa8:	b5b0      	push	{r4, r5, r7, lr}
 8007aaa:	b082      	sub	sp, #8
 8007aac:	af00      	add	r7, sp, #0
	// Number of teeth between two gaps
	number_teeth_between_gaps = (number_teeth_CRK / number_gap)
 8007aae:	4b51      	ldr	r3, [pc, #324]	; (8007bf4 <CRK_configuration+0x14c>)
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	4b51      	ldr	r3, [pc, #324]	; (8007bf8 <CRK_configuration+0x150>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	fbb2 f2f3 	udiv	r2, r2, r3
			- number_miss_teeth;
 8007aba:	4b50      	ldr	r3, [pc, #320]	; (8007bfc <CRK_configuration+0x154>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	1ad3      	subs	r3, r2, r3
	number_teeth_between_gaps = (number_teeth_CRK / number_gap)
 8007ac0:	4a4f      	ldr	r2, [pc, #316]	; (8007c00 <CRK_configuration+0x158>)
 8007ac2:	6013      	str	r3, [r2, #0]

	// Number of remaining teeth
	number_real_teeth = number_teeth_CRK - number_miss_teeth;
 8007ac4:	4b4b      	ldr	r3, [pc, #300]	; (8007bf4 <CRK_configuration+0x14c>)
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	4b4c      	ldr	r3, [pc, #304]	; (8007bfc <CRK_configuration+0x154>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	1ad3      	subs	r3, r2, r3
 8007ace:	4a4d      	ldr	r2, [pc, #308]	; (8007c04 <CRK_configuration+0x15c>)
 8007ad0:	6013      	str	r3, [r2, #0]

	// Revolution of one tooth time
	revolution_CRK = (double) (360.0 / number_teeth_CRK);
 8007ad2:	4b48      	ldr	r3, [pc, #288]	; (8007bf4 <CRK_configuration+0x14c>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7f8 fc84 	bl	80003e4 <__aeabi_ui2d>
 8007adc:	4602      	mov	r2, r0
 8007ade:	460b      	mov	r3, r1
 8007ae0:	f04f 0000 	mov.w	r0, #0
 8007ae4:	4948      	ldr	r1, [pc, #288]	; (8007c08 <CRK_configuration+0x160>)
 8007ae6:	f7f8 fe21 	bl	800072c <__aeabi_ddiv>
 8007aea:	4602      	mov	r2, r0
 8007aec:	460b      	mov	r3, r1
 8007aee:	4947      	ldr	r1, [pc, #284]	; (8007c0c <CRK_configuration+0x164>)
 8007af0:	e9c1 2300 	strd	r2, r3, [r1]

	// Set number of segments
	number_segments_CRK = number_cylinder;
 8007af4:	4b46      	ldr	r3, [pc, #280]	; (8007c10 <CRK_configuration+0x168>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a46      	ldr	r2, [pc, #280]	; (8007c14 <CRK_configuration+0x16c>)
 8007afa:	6013      	str	r3, [r2, #0]

	int first_tooth_angle = 720 - tdc_to_gap;
 8007afc:	4b46      	ldr	r3, [pc, #280]	; (8007c18 <CRK_configuration+0x170>)
 8007afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b02:	f04f 0000 	mov.w	r0, #0
 8007b06:	4945      	ldr	r1, [pc, #276]	; (8007c1c <CRK_configuration+0x174>)
 8007b08:	f7f8 fb2e 	bl	8000168 <__aeabi_dsub>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	460b      	mov	r3, r1
 8007b10:	4610      	mov	r0, r2
 8007b12:	4619      	mov	r1, r3
 8007b14:	f7f8 ff7a 	bl	8000a0c <__aeabi_d2iz>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	607b      	str	r3, [r7, #4]

	if (first_seg_angle >= first_tooth_angle)
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f7f8 fc71 	bl	8000404 <__aeabi_i2d>
 8007b22:	4b3f      	ldr	r3, [pc, #252]	; (8007c20 <CRK_configuration+0x178>)
 8007b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b28:	f7f8 ff52 	bl	80009d0 <__aeabi_dcmple>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d01e      	beq.n	8007b70 <CRK_configuration+0xc8>
	{
		first_seg_start_tooth = (first_seg_angle - first_tooth_angle)
 8007b32:	4b3b      	ldr	r3, [pc, #236]	; (8007c20 <CRK_configuration+0x178>)
 8007b34:	e9d3 4500 	ldrd	r4, r5, [r3]
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f7f8 fc63 	bl	8000404 <__aeabi_i2d>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	460b      	mov	r3, r1
 8007b42:	4620      	mov	r0, r4
 8007b44:	4629      	mov	r1, r5
 8007b46:	f7f8 fb0f 	bl	8000168 <__aeabi_dsub>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	460b      	mov	r3, r1
 8007b4e:	4610      	mov	r0, r2
 8007b50:	4619      	mov	r1, r3
				/ revolution_CRK;
 8007b52:	4b2e      	ldr	r3, [pc, #184]	; (8007c0c <CRK_configuration+0x164>)
 8007b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b58:	f7f8 fde8 	bl	800072c <__aeabi_ddiv>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	460b      	mov	r3, r1
		first_seg_start_tooth = (first_seg_angle - first_tooth_angle)
 8007b60:	4610      	mov	r0, r2
 8007b62:	4619      	mov	r1, r3
 8007b64:	f7f8 ff7a 	bl	8000a5c <__aeabi_d2uiz>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	4a2e      	ldr	r2, [pc, #184]	; (8007c24 <CRK_configuration+0x17c>)
 8007b6c:	6013      	str	r3, [r2, #0]
 8007b6e:	e026      	b.n	8007bbe <CRK_configuration+0x116>
	}
	else
	{
		first_seg_start_tooth = number_teeth_CRK
				- ((first_tooth_angle - first_seg_angle) / revolution_CRK);
 8007b70:	4b20      	ldr	r3, [pc, #128]	; (8007bf4 <CRK_configuration+0x14c>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4618      	mov	r0, r3
 8007b76:	f7f8 fc35 	bl	80003e4 <__aeabi_ui2d>
 8007b7a:	4604      	mov	r4, r0
 8007b7c:	460d      	mov	r5, r1
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f7f8 fc40 	bl	8000404 <__aeabi_i2d>
 8007b84:	4b26      	ldr	r3, [pc, #152]	; (8007c20 <CRK_configuration+0x178>)
 8007b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8a:	f7f8 faed 	bl	8000168 <__aeabi_dsub>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	460b      	mov	r3, r1
 8007b92:	4610      	mov	r0, r2
 8007b94:	4619      	mov	r1, r3
 8007b96:	4b1d      	ldr	r3, [pc, #116]	; (8007c0c <CRK_configuration+0x164>)
 8007b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9c:	f7f8 fdc6 	bl	800072c <__aeabi_ddiv>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	460b      	mov	r3, r1
 8007ba4:	4620      	mov	r0, r4
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	f7f8 fade 	bl	8000168 <__aeabi_dsub>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
		first_seg_start_tooth = number_teeth_CRK
 8007bb0:	4610      	mov	r0, r2
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	f7f8 ff52 	bl	8000a5c <__aeabi_d2uiz>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	4a1a      	ldr	r2, [pc, #104]	; (8007c24 <CRK_configuration+0x17c>)
 8007bbc:	6013      	str	r3, [r2, #0]
	}

	// Set configuration status
	CRK_config = true;
 8007bbe:	4b1a      	ldr	r3, [pc, #104]	; (8007c28 <CRK_configuration+0x180>)
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	701a      	strb	r2, [r3, #0]

	// Complete configuration
	if ((CRK_config == true) && (CAM_config == true))
 8007bc4:	4b18      	ldr	r3, [pc, #96]	; (8007c28 <CRK_configuration+0x180>)
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d005      	beq.n	8007bd8 <CRK_configuration+0x130>
 8007bcc:	4b17      	ldr	r3, [pc, #92]	; (8007c2c <CRK_configuration+0x184>)
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d001      	beq.n	8007bd8 <CRK_configuration+0x130>
	{
		CAM_CRK_configuration();
 8007bd4:	f000 f8ee 	bl	8007db4 <CAM_CRK_configuration>
	}

	// Send configuration status
	uint8_t msg_CRK_configuration_ready = message[1];
 8007bd8:	4b15      	ldr	r3, [pc, #84]	; (8007c30 <CRK_configuration+0x188>)
 8007bda:	785b      	ldrb	r3, [r3, #1]
 8007bdc:	70fb      	strb	r3, [r7, #3]
	 HAL_UART_Transmit_IT(&huart1, &msg_CRK_configuration_ready, 1);
 8007bde:	1cfb      	adds	r3, r7, #3
 8007be0:	2201      	movs	r2, #1
 8007be2:	4619      	mov	r1, r3
 8007be4:	4813      	ldr	r0, [pc, #76]	; (8007c34 <CRK_configuration+0x18c>)
 8007be6:	f7fc f89a 	bl	8003d1e <HAL_UART_Transmit_IT>
}
 8007bea:	bf00      	nop
 8007bec:	3708      	adds	r7, #8
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bdb0      	pop	{r4, r5, r7, pc}
 8007bf2:	bf00      	nop
 8007bf4:	20000234 	.word	0x20000234
 8007bf8:	2000023c 	.word	0x2000023c
 8007bfc:	20000238 	.word	0x20000238
 8007c00:	20000288 	.word	0x20000288
 8007c04:	20000284 	.word	0x20000284
 8007c08:	40768000 	.word	0x40768000
 8007c0c:	200002a0 	.word	0x200002a0
 8007c10:	20000250 	.word	0x20000250
 8007c14:	20000294 	.word	0x20000294
 8007c18:	20000240 	.word	0x20000240
 8007c1c:	40868000 	.word	0x40868000
 8007c20:	20000248 	.word	0x20000248
 8007c24:	20000254 	.word	0x20000254
 8007c28:	200002ac 	.word	0x200002ac
 8007c2c:	20000666 	.word	0x20000666
 8007c30:	20000024 	.word	0x20000024
 8007c34:	200009dc 	.word	0x200009dc

08007c38 <CAM_configuration>:

// ## CAM Configuration
void CAM_configuration(void)
{
 8007c38:	b590      	push	{r4, r7, lr}
 8007c3a:	b085      	sub	sp, #20
 8007c3c:	af00      	add	r7, sp, #0
	int camId = 0;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	60fb      	str	r3, [r7, #12]

	for (camId = 0; camId < number_of_CAM; camId++)
 8007c42:	2300      	movs	r3, #0
 8007c44:	60fb      	str	r3, [r7, #12]
 8007c46:	e07d      	b.n	8007d44 <CAM_configuration+0x10c>
	{
		// Set counter to calculate the distances of the CAM edges to the gap in the for-loop
		int i;

		// Set number of CAM edges
		if (active_CAM_edges[camId] == 'b')
 8007c48:	4a4e      	ldr	r2, [pc, #312]	; (8007d84 <CAM_configuration+0x14c>)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	2b62      	cmp	r3, #98	; 0x62
 8007c52:	d109      	bne.n	8007c68 <CAM_configuration+0x30>
		{
			number_teeth_CAM[camId] = number_active_edges_CAM[camId] / 2;
 8007c54:	4a4c      	ldr	r2, [pc, #304]	; (8007d88 <CAM_configuration+0x150>)
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c5c:	085a      	lsrs	r2, r3, #1
 8007c5e:	494b      	ldr	r1, [pc, #300]	; (8007d8c <CAM_configuration+0x154>)
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007c66:	e007      	b.n	8007c78 <CAM_configuration+0x40>
		}
		else
		{
			number_teeth_CAM[camId] = number_active_edges_CAM[camId];
 8007c68:	4a47      	ldr	r2, [pc, #284]	; (8007d88 <CAM_configuration+0x150>)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007c70:	4946      	ldr	r1, [pc, #280]	; (8007d8c <CAM_configuration+0x154>)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}

		// Calculate distance from gap to CAM edges
		for (i = 0; i < number_active_edges_CAM[camId]; i++)
 8007c78:	2300      	movs	r3, #0
 8007c7a:	60bb      	str	r3, [r7, #8]
 8007c7c:	e058      	b.n	8007d30 <CAM_configuration+0xf8>
		{
			distance_gap_to_CAM_edge[camId][i] = CAM_edges[camId][i]
 8007c7e:	4944      	ldr	r1, [pc, #272]	; (8007d90 <CAM_configuration+0x158>)
 8007c80:	68fa      	ldr	r2, [r7, #12]
 8007c82:	4613      	mov	r3, r2
 8007c84:	005b      	lsls	r3, r3, #1
 8007c86:	4413      	add	r3, r2
 8007c88:	00db      	lsls	r3, r3, #3
 8007c8a:	68ba      	ldr	r2, [r7, #8]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	00db      	lsls	r3, r3, #3
 8007c90:	440b      	add	r3, r1
 8007c92:	e9d3 0100 	ldrd	r0, r1, [r3]
					+ tdc_to_gap;
 8007c96:	4b3f      	ldr	r3, [pc, #252]	; (8007d94 <CAM_configuration+0x15c>)
 8007c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c9c:	f7f8 fa66 	bl	800016c <__adddf3>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	4610      	mov	r0, r2
 8007ca6:	4619      	mov	r1, r3
			distance_gap_to_CAM_edge[camId][i] = CAM_edges[camId][i]
 8007ca8:	4c3b      	ldr	r4, [pc, #236]	; (8007d98 <CAM_configuration+0x160>)
 8007caa:	68fa      	ldr	r2, [r7, #12]
 8007cac:	4613      	mov	r3, r2
 8007cae:	005b      	lsls	r3, r3, #1
 8007cb0:	4413      	add	r3, r2
 8007cb2:	00db      	lsls	r3, r3, #3
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	4413      	add	r3, r2
 8007cb8:	00db      	lsls	r3, r3, #3
 8007cba:	4423      	add	r3, r4
 8007cbc:	e9c3 0100 	strd	r0, r1, [r3]

			if (distance_gap_to_CAM_edge[camId][i] >= 720.0)
 8007cc0:	4935      	ldr	r1, [pc, #212]	; (8007d98 <CAM_configuration+0x160>)
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	4613      	mov	r3, r2
 8007cc6:	005b      	lsls	r3, r3, #1
 8007cc8:	4413      	add	r3, r2
 8007cca:	00db      	lsls	r3, r3, #3
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	4413      	add	r3, r2
 8007cd0:	00db      	lsls	r3, r3, #3
 8007cd2:	440b      	add	r3, r1
 8007cd4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007cd8:	f04f 0200 	mov.w	r2, #0
 8007cdc:	4b2f      	ldr	r3, [pc, #188]	; (8007d9c <CAM_configuration+0x164>)
 8007cde:	f7f8 fe81 	bl	80009e4 <__aeabi_dcmpge>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d020      	beq.n	8007d2a <CAM_configuration+0xf2>
			{
				distance_gap_to_CAM_edge[camId][i] =
						distance_gap_to_CAM_edge[camId][i] - 720.0;
 8007ce8:	492b      	ldr	r1, [pc, #172]	; (8007d98 <CAM_configuration+0x160>)
 8007cea:	68fa      	ldr	r2, [r7, #12]
 8007cec:	4613      	mov	r3, r2
 8007cee:	005b      	lsls	r3, r3, #1
 8007cf0:	4413      	add	r3, r2
 8007cf2:	00db      	lsls	r3, r3, #3
 8007cf4:	68ba      	ldr	r2, [r7, #8]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	00db      	lsls	r3, r3, #3
 8007cfa:	440b      	add	r3, r1
 8007cfc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007d00:	f04f 0200 	mov.w	r2, #0
 8007d04:	4b25      	ldr	r3, [pc, #148]	; (8007d9c <CAM_configuration+0x164>)
 8007d06:	f7f8 fa2f 	bl	8000168 <__aeabi_dsub>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	460b      	mov	r3, r1
 8007d0e:	4610      	mov	r0, r2
 8007d10:	4619      	mov	r1, r3
				distance_gap_to_CAM_edge[camId][i] =
 8007d12:	4c21      	ldr	r4, [pc, #132]	; (8007d98 <CAM_configuration+0x160>)
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	4613      	mov	r3, r2
 8007d18:	005b      	lsls	r3, r3, #1
 8007d1a:	4413      	add	r3, r2
 8007d1c:	00db      	lsls	r3, r3, #3
 8007d1e:	68ba      	ldr	r2, [r7, #8]
 8007d20:	4413      	add	r3, r2
 8007d22:	00db      	lsls	r3, r3, #3
 8007d24:	4423      	add	r3, r4
 8007d26:	e9c3 0100 	strd	r0, r1, [r3]
		for (i = 0; i < number_active_edges_CAM[camId]; i++)
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	60bb      	str	r3, [r7, #8]
 8007d30:	4a15      	ldr	r2, [pc, #84]	; (8007d88 <CAM_configuration+0x150>)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d89f      	bhi.n	8007c7e <CAM_configuration+0x46>
	for (camId = 0; camId < number_of_CAM; camId++)
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	3301      	adds	r3, #1
 8007d42:	60fb      	str	r3, [r7, #12]
 8007d44:	4b16      	ldr	r3, [pc, #88]	; (8007da0 <CAM_configuration+0x168>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	f6ff af7c 	blt.w	8007c48 <CAM_configuration+0x10>
			}
		}
	}

	// Set configuration status
	CAM_config = true;
 8007d50:	4b14      	ldr	r3, [pc, #80]	; (8007da4 <CAM_configuration+0x16c>)
 8007d52:	2201      	movs	r2, #1
 8007d54:	701a      	strb	r2, [r3, #0]

	// Complete configuration
	if (CRK_config == true && CAM_config == true)
 8007d56:	4b14      	ldr	r3, [pc, #80]	; (8007da8 <CAM_configuration+0x170>)
 8007d58:	781b      	ldrb	r3, [r3, #0]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d005      	beq.n	8007d6a <CAM_configuration+0x132>
 8007d5e:	4b11      	ldr	r3, [pc, #68]	; (8007da4 <CAM_configuration+0x16c>)
 8007d60:	781b      	ldrb	r3, [r3, #0]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d001      	beq.n	8007d6a <CAM_configuration+0x132>
	{
		CAM_CRK_configuration();
 8007d66:	f000 f825 	bl	8007db4 <CAM_CRK_configuration>
	}

	// Send configuration status
	uint8_t msg_CAM_configuration_ready = message[2];
 8007d6a:	4b10      	ldr	r3, [pc, #64]	; (8007dac <CAM_configuration+0x174>)
 8007d6c:	789b      	ldrb	r3, [r3, #2]
 8007d6e:	71fb      	strb	r3, [r7, #7]
	 HAL_UART_Transmit_IT(&huart1, &msg_CAM_configuration_ready, 1);
 8007d70:	1dfb      	adds	r3, r7, #7
 8007d72:	2201      	movs	r2, #1
 8007d74:	4619      	mov	r1, r3
 8007d76:	480e      	ldr	r0, [pc, #56]	; (8007db0 <CAM_configuration+0x178>)
 8007d78:	f7fb ffd1 	bl	8003d1e <HAL_UART_Transmit_IT>
}
 8007d7c:	bf00      	nop
 8007d7e:	3714      	adds	r7, #20
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd90      	pop	{r4, r7, pc}
 8007d84:	200005e0 	.word	0x200005e0
 8007d88:	200002b0 	.word	0x200002b0
 8007d8c:	200002b8 	.word	0x200002b8
 8007d90:	200002d0 	.word	0x200002d0
 8007d94:	20000240 	.word	0x20000240
 8007d98:	20000450 	.word	0x20000450
 8007d9c:	40868000 	.word	0x40868000
 8007da0:	20000008 	.word	0x20000008
 8007da4:	20000666 	.word	0x20000666
 8007da8:	200002ac 	.word	0x200002ac
 8007dac:	20000024 	.word	0x20000024
 8007db0:	200009dc 	.word	0x200009dc

08007db4 <CAM_CRK_configuration>:

// ## CAM_CRK Configuration
void CAM_CRK_configuration(void)
{
 8007db4:	b590      	push	{r4, r7, lr}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
	int camId = 0;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	607b      	str	r3, [r7, #4]

	for (camId = 0; camId < number_of_CAM; camId++)
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	607b      	str	r3, [r7, #4]
 8007dc2:	e055      	b.n	8007e70 <CAM_CRK_configuration+0xbc>
	{
		// Set first falling(rising, when active_edges = 'r') CAM edge after TDC0
		first_edge_to_tdc0[camId] = CAM_edges[camId][0];
 8007dc4:	4931      	ldr	r1, [pc, #196]	; (8007e8c <CAM_CRK_configuration+0xd8>)
 8007dc6:	687a      	ldr	r2, [r7, #4]
 8007dc8:	4613      	mov	r3, r2
 8007dca:	005b      	lsls	r3, r3, #1
 8007dcc:	4413      	add	r3, r2
 8007dce:	019b      	lsls	r3, r3, #6
 8007dd0:	440b      	add	r3, r1
 8007dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd6:	482e      	ldr	r0, [pc, #184]	; (8007e90 <CAM_CRK_configuration+0xdc>)
 8007dd8:	6879      	ldr	r1, [r7, #4]
 8007dda:	00c9      	lsls	r1, r1, #3
 8007ddc:	4401      	add	r1, r0
 8007dde:	e9c1 2300 	strd	r2, r3, [r1]

		// Distance from gap to first falling CAM-edge
		gap_to_first_edge[camId] = first_edge_to_tdc0[camId] + tdc_to_gap;
 8007de2:	4a2b      	ldr	r2, [pc, #172]	; (8007e90 <CAM_CRK_configuration+0xdc>)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	00db      	lsls	r3, r3, #3
 8007de8:	4413      	add	r3, r2
 8007dea:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007dee:	4b29      	ldr	r3, [pc, #164]	; (8007e94 <CAM_CRK_configuration+0xe0>)
 8007df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df4:	f7f8 f9ba 	bl	800016c <__adddf3>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	4826      	ldr	r0, [pc, #152]	; (8007e98 <CAM_CRK_configuration+0xe4>)
 8007dfe:	6879      	ldr	r1, [r7, #4]
 8007e00:	00c9      	lsls	r1, r1, #3
 8007e02:	4401      	add	r1, r0
 8007e04:	e9c1 2300 	strd	r2, r3, [r1]

		if ((long) tdc_to_gap % (long) revolution_CRK == 0)
 8007e08:	4b22      	ldr	r3, [pc, #136]	; (8007e94 <CAM_CRK_configuration+0xe0>)
 8007e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e0e:	4610      	mov	r0, r2
 8007e10:	4619      	mov	r1, r3
 8007e12:	f7f8 fdfb 	bl	8000a0c <__aeabi_d2iz>
 8007e16:	4604      	mov	r4, r0
 8007e18:	4b20      	ldr	r3, [pc, #128]	; (8007e9c <CAM_CRK_configuration+0xe8>)
 8007e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1e:	4610      	mov	r0, r2
 8007e20:	4619      	mov	r1, r3
 8007e22:	f7f8 fdf3 	bl	8000a0c <__aeabi_d2iz>
 8007e26:	4603      	mov	r3, r0
 8007e28:	fb94 f2f3 	sdiv	r2, r4, r3
 8007e2c:	fb02 f303 	mul.w	r3, r2, r3
 8007e30:	1ae3      	subs	r3, r4, r3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d105      	bne.n	8007e42 <CAM_CRK_configuration+0x8e>
		{
			TDC_on_edge[camId] = true;
 8007e36:	4a1a      	ldr	r2, [pc, #104]	; (8007ea0 <CAM_CRK_configuration+0xec>)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	701a      	strb	r2, [r3, #0]
 8007e40:	e004      	b.n	8007e4c <CAM_CRK_configuration+0x98>
		}
		else
		{
			TDC_on_edge[camId] = false;
 8007e42:	4a17      	ldr	r2, [pc, #92]	; (8007ea0 <CAM_CRK_configuration+0xec>)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	4413      	add	r3, r2
 8007e48:	2200      	movs	r2, #0
 8007e4a:	701a      	strb	r2, [r3, #0]
		}

		// Set tolerance window for CAM_CRK synchronization in case of start
		tolerance_window_CAM[camId] = 2.0 * revolution_CRK;
 8007e4c:	4b13      	ldr	r3, [pc, #76]	; (8007e9c <CAM_CRK_configuration+0xe8>)
 8007e4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007e52:	4602      	mov	r2, r0
 8007e54:	460b      	mov	r3, r1
 8007e56:	f7f8 f989 	bl	800016c <__adddf3>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	4811      	ldr	r0, [pc, #68]	; (8007ea4 <CAM_CRK_configuration+0xf0>)
 8007e60:	6879      	ldr	r1, [r7, #4]
 8007e62:	00c9      	lsls	r1, r1, #3
 8007e64:	4401      	add	r1, r0
 8007e66:	e9c1 2300 	strd	r2, r3, [r1]
	for (camId = 0; camId < number_of_CAM; camId++)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	3301      	adds	r3, #1
 8007e6e:	607b      	str	r3, [r7, #4]
 8007e70:	4b0d      	ldr	r3, [pc, #52]	; (8007ea8 <CAM_CRK_configuration+0xf4>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	dba4      	blt.n	8007dc4 <CAM_CRK_configuration+0x10>
	}
	Stalling_detection();
 8007e7a:	f7ff fa91 	bl	80073a0 <Stalling_detection>

	configuration_complete = true;
 8007e7e:	4b0b      	ldr	r3, [pc, #44]	; (8007eac <CAM_CRK_configuration+0xf8>)
 8007e80:	2201      	movs	r2, #1
 8007e82:	701a      	strb	r2, [r3, #0]
}
 8007e84:	bf00      	nop
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd90      	pop	{r4, r7, pc}
 8007e8c:	200002d0 	.word	0x200002d0
 8007e90:	200005d0 	.word	0x200005d0
 8007e94:	20000240 	.word	0x20000240
 8007e98:	20000638 	.word	0x20000638
 8007e9c:	200002a0 	.word	0x200002a0
 8007ea0:	2000068c 	.word	0x2000068c
 8007ea4:	20000648 	.word	0x20000648
 8007ea8:	20000008 	.word	0x20000008
 8007eac:	200005e8 	.word	0x200005e8

08007eb0 <Input_signal_observe>:

//### Input Signal Observation ###
void Input_signal_observe(bool output_set)
{
 8007eb0:	b590      	push	{r4, r7, lr}
 8007eb2:	b083      	sub	sp, #12
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	71fb      	strb	r3, [r7, #7]
	if (!output_set)
 8007eba:	79fb      	ldrb	r3, [r7, #7]
 8007ebc:	f083 0301 	eor.w	r3, r3, #1
 8007ec0:	b2db      	uxtb	r3, r3
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d077      	beq.n	8007fb6 <Input_signal_observe+0x106>
	{
		// Check CRK input signal level
		if (HAL_GPIO_ReadPin(GPIOB, 8) != HAL_GPIO_ReadPin(GPIOA, 4))
 8007ec6:	2108      	movs	r1, #8
 8007ec8:	483d      	ldr	r0, [pc, #244]	; (8007fc0 <Input_signal_observe+0x110>)
 8007eca:	f7fa fdd3 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	461c      	mov	r4, r3
 8007ed2:	2104      	movs	r1, #4
 8007ed4:	483b      	ldr	r0, [pc, #236]	; (8007fc4 <Input_signal_observe+0x114>)
 8007ed6:	f7fa fdcd 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007eda:	4603      	mov	r3, r0
 8007edc:	429c      	cmp	r4, r3
 8007ede:	d01d      	beq.n	8007f1c <Input_signal_observe+0x6c>
		{
			if (HAL_GPIO_ReadPin(GPIOA, 4) == GPIO_PIN_SET)
 8007ee0:	2104      	movs	r1, #4
 8007ee2:	4838      	ldr	r0, [pc, #224]	; (8007fc4 <Input_signal_observe+0x114>)
 8007ee4:	f7fa fdc6 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d104      	bne.n	8007ef8 <Input_signal_observe+0x48>
			{
				HAL_GPIO_WritePin(GPIOA, 4, GPIO_PIN_RESET);
 8007eee:	2200      	movs	r2, #0
 8007ef0:	2104      	movs	r1, #4
 8007ef2:	4834      	ldr	r0, [pc, #208]	; (8007fc4 <Input_signal_observe+0x114>)
 8007ef4:	f7fa fdd5 	bl	8002aa2 <HAL_GPIO_WritePin>
			}
	
			// Check CAM input signal level
			if(HAL_GPIO_ReadPin(GPIOB,14) != HAL_GPIO_ReadPin(GPIOA,11))
 8007ef8:	210e      	movs	r1, #14
 8007efa:	4831      	ldr	r0, [pc, #196]	; (8007fc0 <Input_signal_observe+0x110>)
 8007efc:	f7fa fdba 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007f00:	4603      	mov	r3, r0
 8007f02:	461c      	mov	r4, r3
 8007f04:	210b      	movs	r1, #11
 8007f06:	482f      	ldr	r0, [pc, #188]	; (8007fc4 <Input_signal_observe+0x114>)
 8007f08:	f7fa fdb4 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	429c      	cmp	r4, r3
 8007f10:	d004      	beq.n	8007f1c <Input_signal_observe+0x6c>
			{
				HAL_GPIO_WritePin(GPIOA, 4, GPIO_PIN_SET);
 8007f12:	2201      	movs	r2, #1
 8007f14:	2104      	movs	r1, #4
 8007f16:	482b      	ldr	r0, [pc, #172]	; (8007fc4 <Input_signal_observe+0x114>)
 8007f18:	f7fa fdc3 	bl	8002aa2 <HAL_GPIO_WritePin>
			};
		}

		// Check CAM input signal level
		if (HAL_GPIO_ReadPin(GPIOB, 14) != HAL_GPIO_ReadPin(GPIOA, 11))
 8007f1c:	210e      	movs	r1, #14
 8007f1e:	4828      	ldr	r0, [pc, #160]	; (8007fc0 <Input_signal_observe+0x110>)
 8007f20:	f7fa fda8 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007f24:	4603      	mov	r3, r0
 8007f26:	461c      	mov	r4, r3
 8007f28:	210b      	movs	r1, #11
 8007f2a:	4826      	ldr	r0, [pc, #152]	; (8007fc4 <Input_signal_observe+0x114>)
 8007f2c:	f7fa fda2 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007f30:	4603      	mov	r3, r0
 8007f32:	429c      	cmp	r4, r3
 8007f34:	d01d      	beq.n	8007f72 <Input_signal_observe+0xc2>
		{
			if (HAL_GPIO_ReadPin(GPIOA, 11) == GPIO_PIN_SET)
 8007f36:	210b      	movs	r1, #11
 8007f38:	4822      	ldr	r0, [pc, #136]	; (8007fc4 <Input_signal_observe+0x114>)
 8007f3a:	f7fa fd9b 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d104      	bne.n	8007f4e <Input_signal_observe+0x9e>
			{
				HAL_GPIO_WritePin(GPIOA, 11, GPIO_PIN_RESET);
 8007f44:	2200      	movs	r2, #0
 8007f46:	210b      	movs	r1, #11
 8007f48:	481e      	ldr	r0, [pc, #120]	; (8007fc4 <Input_signal_observe+0x114>)
 8007f4a:	f7fa fdaa 	bl	8002aa2 <HAL_GPIO_WritePin>
			}
            
            if(HAL_GPIO_ReadPin(GPIOB,12) != HAL_GPIO_ReadPin(GPIOA,6))
 8007f4e:	210c      	movs	r1, #12
 8007f50:	481b      	ldr	r0, [pc, #108]	; (8007fc0 <Input_signal_observe+0x110>)
 8007f52:	f7fa fd8f 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007f56:	4603      	mov	r3, r0
 8007f58:	461c      	mov	r4, r3
 8007f5a:	2106      	movs	r1, #6
 8007f5c:	4819      	ldr	r0, [pc, #100]	; (8007fc4 <Input_signal_observe+0x114>)
 8007f5e:	f7fa fd89 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007f62:	4603      	mov	r3, r0
 8007f64:	429c      	cmp	r4, r3
 8007f66:	d004      	beq.n	8007f72 <Input_signal_observe+0xc2>
			{
				HAL_GPIO_WritePin(GPIOA, 11, GPIO_PIN_SET);
 8007f68:	2201      	movs	r2, #1
 8007f6a:	210b      	movs	r1, #11
 8007f6c:	4815      	ldr	r0, [pc, #84]	; (8007fc4 <Input_signal_observe+0x114>)
 8007f6e:	f7fa fd98 	bl	8002aa2 <HAL_GPIO_WritePin>
			};
		}

		if (HAL_GPIO_ReadPin(GPIOB, 12) != HAL_GPIO_ReadPin(GPIOA, 6))
 8007f72:	210c      	movs	r1, #12
 8007f74:	4812      	ldr	r0, [pc, #72]	; (8007fc0 <Input_signal_observe+0x110>)
 8007f76:	f7fa fd7d 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	461c      	mov	r4, r3
 8007f7e:	2106      	movs	r1, #6
 8007f80:	4810      	ldr	r0, [pc, #64]	; (8007fc4 <Input_signal_observe+0x114>)
 8007f82:	f7fa fd77 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007f86:	4603      	mov	r3, r0
 8007f88:	429c      	cmp	r4, r3
 8007f8a:	d011      	beq.n	8007fb0 <Input_signal_observe+0x100>
		{
			if (HAL_GPIO_ReadPin(GPIOA, 6) == GPIO_PIN_SET)
 8007f8c:	2106      	movs	r1, #6
 8007f8e:	480d      	ldr	r0, [pc, #52]	; (8007fc4 <Input_signal_observe+0x114>)
 8007f90:	f7fa fd70 	bl	8002a74 <HAL_GPIO_ReadPin>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d105      	bne.n	8007fa6 <Input_signal_observe+0xf6>
			{
				HAL_GPIO_WritePin(GPIOA, 6, GPIO_PIN_RESET);
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	2106      	movs	r1, #6
 8007f9e:	4809      	ldr	r0, [pc, #36]	; (8007fc4 <Input_signal_observe+0x114>)
 8007fa0:	f7fa fd7f 	bl	8002aa2 <HAL_GPIO_WritePin>
 8007fa4:	e004      	b.n	8007fb0 <Input_signal_observe+0x100>
			}
			else
			{
				HAL_GPIO_WritePin(GPIOA, 6, GPIO_PIN_SET);
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	2106      	movs	r1, #6
 8007faa:	4806      	ldr	r0, [pc, #24]	; (8007fc4 <Input_signal_observe+0x114>)
 8007fac:	f7fa fd79 	bl	8002aa2 <HAL_GPIO_WritePin>
			};
		}

		output_level_setting = true;
 8007fb0:	4b05      	ldr	r3, [pc, #20]	; (8007fc8 <Input_signal_observe+0x118>)
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	701a      	strb	r2, [r3, #0]
	}
}
 8007fb6:	bf00      	nop
 8007fb8:	370c      	adds	r7, #12
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd90      	pop	{r4, r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	40010c00 	.word	0x40010c00
 8007fc4:	40010800 	.word	0x40010800
 8007fc8:	200005e9 	.word	0x200005e9

08007fcc <__NVIC_SetPriority>:
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	6039      	str	r1, [r7, #0]
 8007fd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	db0a      	blt.n	8007ff6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	b2da      	uxtb	r2, r3
 8007fe4:	490c      	ldr	r1, [pc, #48]	; (8008018 <__NVIC_SetPriority+0x4c>)
 8007fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fea:	0112      	lsls	r2, r2, #4
 8007fec:	b2d2      	uxtb	r2, r2
 8007fee:	440b      	add	r3, r1
 8007ff0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007ff4:	e00a      	b.n	800800c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	b2da      	uxtb	r2, r3
 8007ffa:	4908      	ldr	r1, [pc, #32]	; (800801c <__NVIC_SetPriority+0x50>)
 8007ffc:	79fb      	ldrb	r3, [r7, #7]
 8007ffe:	f003 030f 	and.w	r3, r3, #15
 8008002:	3b04      	subs	r3, #4
 8008004:	0112      	lsls	r2, r2, #4
 8008006:	b2d2      	uxtb	r2, r2
 8008008:	440b      	add	r3, r1
 800800a:	761a      	strb	r2, [r3, #24]
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	bc80      	pop	{r7}
 8008014:	4770      	bx	lr
 8008016:	bf00      	nop
 8008018:	e000e100 	.word	0xe000e100
 800801c:	e000ed00 	.word	0xe000ed00

08008020 <Systick_SetPeriod>:
/* Private functions --------------------------------------------------------*/

// Returns the computed value, 0 if impossible
// TODO: #129 Check if operations on SysTick indeed is allowed
void Systick_SetPeriod(float Duration_us)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b086      	sub	sp, #24
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
	uint32_t Nb_Reload;
	float Nb_Reload_Float;
	float Real_Duration_us;
	float In_Freq;

	In_Freq = SystemCoreClock;
 8008028:	4b34      	ldr	r3, [pc, #208]	; (80080fc <Systick_SetPeriod+0xdc>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4618      	mov	r0, r3
 800802e:	f7f8 fdeb 	bl	8000c08 <__aeabi_ui2f>
 8008032:	4603      	mov	r3, r0
 8008034:	60fb      	str	r3, [r7, #12]

	Nb_Reload_Float = Duration_us * In_Freq / 1000000.0;
 8008036:	68f9      	ldr	r1, [r7, #12]
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f7f8 fe3d 	bl	8000cb8 <__aeabi_fmul>
 800803e:	4603      	mov	r3, r0
 8008040:	492f      	ldr	r1, [pc, #188]	; (8008100 <Systick_SetPeriod+0xe0>)
 8008042:	4618      	mov	r0, r3
 8008044:	f7f8 feec 	bl	8000e20 <__aeabi_fdiv>
 8008048:	4603      	mov	r3, r0
 800804a:	613b      	str	r3, [r7, #16]
	Nb_Reload = (float) Nb_Reload_Float;
 800804c:	6938      	ldr	r0, [r7, #16]
 800804e:	f7f8 fff9 	bl	8001044 <__aeabi_f2uiz>
 8008052:	4603      	mov	r3, r0
 8008054:	617b      	str	r3, [r7, #20]
	Real_Duration_us = ((float) Nb_Reload) / In_Freq * 1000000.0;
 8008056:	6978      	ldr	r0, [r7, #20]
 8008058:	f7f8 fdd6 	bl	8000c08 <__aeabi_ui2f>
 800805c:	4603      	mov	r3, r0
 800805e:	68f9      	ldr	r1, [r7, #12]
 8008060:	4618      	mov	r0, r3
 8008062:	f7f8 fedd 	bl	8000e20 <__aeabi_fdiv>
 8008066:	4603      	mov	r3, r0
 8008068:	4925      	ldr	r1, [pc, #148]	; (8008100 <Systick_SetPeriod+0xe0>)
 800806a:	4618      	mov	r0, r3
 800806c:	f7f8 fe24 	bl	8000cb8 <__aeabi_fmul>
 8008070:	4603      	mov	r3, r0
 8008072:	60bb      	str	r3, [r7, #8]

	// Limit testing
	// No prescaler
	SysTick->CTRL = (SysTick->CTRL) | 1 << 2;
 8008074:	4b23      	ldr	r3, [pc, #140]	; (8008104 <Systick_SetPeriod+0xe4>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a22      	ldr	r2, [pc, #136]	; (8008104 <Systick_SetPeriod+0xe4>)
 800807a:	f043 0304 	orr.w	r3, r3, #4
 800807e:	6013      	str	r3, [r2, #0]
	if (Nb_Reload_Float >= 16777215.0)  // 2^24-1 max
 8008080:	4921      	ldr	r1, [pc, #132]	; (8008108 <Systick_SetPeriod+0xe8>)
 8008082:	6938      	ldr	r0, [r7, #16]
 8008084:	f7f8 ffca 	bl	800101c <__aeabi_fcmpge>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d024      	beq.n	80080d8 <Systick_SetPeriod+0xb8>
	{
		// Fix the prescaler to 8
		SysTick->CTRL = (SysTick->CTRL) & ~(1 << 2);
 800808e:	4b1d      	ldr	r3, [pc, #116]	; (8008104 <Systick_SetPeriod+0xe4>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a1c      	ldr	r2, [pc, #112]	; (8008104 <Systick_SetPeriod+0xe4>)
 8008094:	f023 0304 	bic.w	r3, r3, #4
 8008098:	6013      	str	r3, [r2, #0]
		Nb_Reload_Float = Duration_us * In_Freq / 8000000.0;
 800809a:	68f9      	ldr	r1, [r7, #12]
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f7f8 fe0b 	bl	8000cb8 <__aeabi_fmul>
 80080a2:	4603      	mov	r3, r0
 80080a4:	4919      	ldr	r1, [pc, #100]	; (800810c <Systick_SetPeriod+0xec>)
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7f8 feba 	bl	8000e20 <__aeabi_fdiv>
 80080ac:	4603      	mov	r3, r0
 80080ae:	613b      	str	r3, [r7, #16]
		Nb_Reload = (float) Nb_Reload_Float;
 80080b0:	6938      	ldr	r0, [r7, #16]
 80080b2:	f7f8 ffc7 	bl	8001044 <__aeabi_f2uiz>
 80080b6:	4603      	mov	r3, r0
 80080b8:	617b      	str	r3, [r7, #20]
		Real_Duration_us = ((float) Nb_Reload) / In_Freq * 8000000.0;
 80080ba:	6978      	ldr	r0, [r7, #20]
 80080bc:	f7f8 fda4 	bl	8000c08 <__aeabi_ui2f>
 80080c0:	4603      	mov	r3, r0
 80080c2:	68f9      	ldr	r1, [r7, #12]
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7f8 feab 	bl	8000e20 <__aeabi_fdiv>
 80080ca:	4603      	mov	r3, r0
 80080cc:	490f      	ldr	r1, [pc, #60]	; (800810c <Systick_SetPeriod+0xec>)
 80080ce:	4618      	mov	r0, r3
 80080d0:	f7f8 fdf2 	bl	8000cb8 <__aeabi_fmul>
 80080d4:	4603      	mov	r3, r0
 80080d6:	60bb      	str	r3, [r7, #8]
	}

	if (Nb_Reload_Float >= 16777215.0)  // 2^24-1 max
 80080d8:	490b      	ldr	r1, [pc, #44]	; (8008108 <Systick_SetPeriod+0xe8>)
 80080da:	6938      	ldr	r0, [r7, #16]
 80080dc:	f7f8 ff9e 	bl	800101c <__aeabi_fcmpge>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d002      	beq.n	80080ec <Systick_SetPeriod+0xcc>
	{
		Real_Duration_us = 0.0;
 80080e6:	f04f 0300 	mov.w	r3, #0
 80080ea:	60bb      	str	r3, [r7, #8]
	}

	SysTick->LOAD = Nb_Reload;
 80080ec:	4a05      	ldr	r2, [pc, #20]	; (8008104 <Systick_SetPeriod+0xe4>)
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	6053      	str	r3, [r2, #4]
}
 80080f2:	bf00      	nop
 80080f4:	3718      	adds	r7, #24
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}
 80080fa:	bf00      	nop
 80080fc:	20000034 	.word	0x20000034
 8008100:	49742400 	.word	0x49742400
 8008104:	e000e010 	.word	0xe000e010
 8008108:	4b7fffff 	.word	0x4b7fffff
 800810c:	4af42400 	.word	0x4af42400

08008110 <SysTickInit>:

// ## SysTick Timer Init **Prescaler: 64; CRK_RUN_OUT/CAM_delay**
void SysTickInit(void)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	af00      	add	r7, sp, #0
	// FCPU with PLL = 73,7 MHz
	// Fcy: 36,85 MHz
	// 36,85 Mhz/ 64 = 575,78 kHz = 1.73 µs

	// Disable timer
	SysTick->CTRL &= ~1;
 8008114:	4b0c      	ldr	r3, [pc, #48]	; (8008148 <SysTickInit+0x38>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a0b      	ldr	r2, [pc, #44]	; (8008148 <SysTickInit+0x38>)
 800811a:	f023 0301 	bic.w	r3, r3, #1
 800811e:	6013      	str	r3, [r2, #0]
	// Systick is not subject to any idle mode
	SysTick->VAL = (2 ^ 24) - 1; // Clear Systick count (Systick is count down and on 24 bits)
 8008120:	4b09      	ldr	r3, [pc, #36]	; (8008148 <SysTickInit+0x38>)
 8008122:	2219      	movs	r2, #25
 8008124:	609a      	str	r2, [r3, #8]
	// Set to a 105ms period
	Systick_SetPeriod(105000.0);
 8008126:	4809      	ldr	r0, [pc, #36]	; (800814c <SysTickInit+0x3c>)
 8008128:	f7ff ff7a 	bl	8008020 <Systick_SetPeriod>
	NVIC_SetPriority(SysTick_IRQn, 2);  // Set Systick interrupt priority
 800812c:	2102      	movs	r1, #2
 800812e:	f04f 30ff 	mov.w	r0, #4294967295
 8008132:	f7ff ff4b 	bl	8007fcc <__NVIC_SetPriority>
	// No need to reset flag in systick
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;  // Enable Systick interrupt
 8008136:	4b04      	ldr	r3, [pc, #16]	; (8008148 <SysTickInit+0x38>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a03      	ldr	r2, [pc, #12]	; (8008148 <SysTickInit+0x38>)
 800813c:	f043 0302 	orr.w	r3, r3, #2
 8008140:	6013      	str	r3, [r2, #0]
}
 8008142:	bf00      	nop
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	e000e010 	.word	0xe000e010
 800814c:	47cd1400 	.word	0x47cd1400

08008150 <TIM2_Reset>:
	
}

//## TIM2_Reset **Prescaler: 256; CAM Synchronization; segment time**
void TIM2_Reset(void)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim2);
 8008154:	4807      	ldr	r0, [pc, #28]	; (8008174 <TIM2_Reset+0x24>)
 8008156:	f7fb fa01 	bl	800355c <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim2, 0); // Reset TIM2 counter value
 800815a:	4b06      	ldr	r3, [pc, #24]	; (8008174 <TIM2_Reset+0x24>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2200      	movs	r2, #0
 8008160:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim2);
 8008162:	4804      	ldr	r0, [pc, #16]	; (8008174 <TIM2_Reset+0x24>)
 8008164:	f7fb f9a8 	bl	80034b8 <HAL_TIM_Base_Start_IT>
	timer_overflow_CAM = 0;
 8008168:	4b03      	ldr	r3, [pc, #12]	; (8008178 <TIM2_Reset+0x28>)
 800816a:	2200      	movs	r2, #0
 800816c:	601a      	str	r2, [r3, #0]
}
 800816e:	bf00      	nop
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	20000904 	.word	0x20000904
 8008178:	200005ec 	.word	0x200005ec

0800817c <TIM_Soft_Start>:

void TIM_Soft_Start(void)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	af00      	add	r7, sp, #0
	if (TIM_Soft_Counting == false)
 8008180:	4b07      	ldr	r3, [pc, #28]	; (80081a0 <TIM_Soft_Start+0x24>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d108      	bne.n	800819a <TIM_Soft_Start+0x1e>
	{
		TIM_Soft_StartTick = HAL_GetTick(); // Systick is used as based
 8008188:	f7fa f91a 	bl	80023c0 <HAL_GetTick>
 800818c:	4603      	mov	r3, r0
 800818e:	461a      	mov	r2, r3
 8008190:	4b04      	ldr	r3, [pc, #16]	; (80081a4 <TIM_Soft_Start+0x28>)
 8008192:	601a      	str	r2, [r3, #0]
		// for the software-encoded timer
		TIM_Soft_Counting = 1;
 8008194:	4b02      	ldr	r3, [pc, #8]	; (80081a0 <TIM_Soft_Start+0x24>)
 8008196:	2201      	movs	r2, #1
 8008198:	601a      	str	r2, [r3, #0]
	}
}
 800819a:	bf00      	nop
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	20000a40 	.word	0x20000a40
 80081a4:	20000a34 	.word	0x20000a34

080081a8 <TIM_Soft_Stop>:

void TIM_Soft_Stop(void)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	af00      	add	r7, sp, #0
	if (TIM_Soft_Counting)
 80081ac:	4b17      	ldr	r3, [pc, #92]	; (800820c <TIM_Soft_Stop+0x64>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d028      	beq.n	8008206 <TIM_Soft_Stop+0x5e>
	{
		TIM_Soft_Counting = 0;
 80081b4:	4b15      	ldr	r3, [pc, #84]	; (800820c <TIM_Soft_Stop+0x64>)
 80081b6:	2200      	movs	r2, #0
 80081b8:	601a      	str	r2, [r3, #0]
		TIM_Soft_StopTick =  HAL_GetTick();
 80081ba:	f7fa f901 	bl	80023c0 <HAL_GetTick>
 80081be:	4603      	mov	r3, r0
 80081c0:	461a      	mov	r2, r3
 80081c2:	4b13      	ldr	r3, [pc, #76]	; (8008210 <TIM_Soft_Stop+0x68>)
 80081c4:	601a      	str	r2, [r3, #0]
		TIM_Soft_TicksCounted += ((TIM_Soft_StopTick - TIM_Soft_StartTick)
 80081c6:	4b12      	ldr	r3, [pc, #72]	; (8008210 <TIM_Soft_Stop+0x68>)
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	4b12      	ldr	r3, [pc, #72]	; (8008214 <TIM_Soft_Stop+0x6c>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	1ad2      	subs	r2, r2, r3
				+ TIM_Soft_CounterOverflow * 62999)
 80081d0:	4b11      	ldr	r3, [pc, #68]	; (8008218 <TIM_Soft_Stop+0x70>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f24f 6117 	movw	r1, #62999	; 0xf617
 80081d8:	fb01 f303 	mul.w	r3, r1, r3
 80081dc:	4413      	add	r3, r2
				% 62999;
 80081de:	4a0f      	ldr	r2, [pc, #60]	; (800821c <TIM_Soft_Stop+0x74>)
 80081e0:	fb82 1203 	smull	r1, r2, r2, r3
 80081e4:	441a      	add	r2, r3
 80081e6:	13d1      	asrs	r1, r2, #15
 80081e8:	17da      	asrs	r2, r3, #31
 80081ea:	1a8a      	subs	r2, r1, r2
 80081ec:	f24f 6117 	movw	r1, #62999	; 0xf617
 80081f0:	fb01 f202 	mul.w	r2, r1, r2
 80081f4:	1a9a      	subs	r2, r3, r2
		TIM_Soft_TicksCounted += ((TIM_Soft_StopTick - TIM_Soft_StartTick)
 80081f6:	4b0a      	ldr	r3, [pc, #40]	; (8008220 <TIM_Soft_Stop+0x78>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4413      	add	r3, r2
 80081fc:	4a08      	ldr	r2, [pc, #32]	; (8008220 <TIM_Soft_Stop+0x78>)
 80081fe:	6013      	str	r3, [r2, #0]
		TIM_Soft_CounterOverflow = 0;
 8008200:	4b05      	ldr	r3, [pc, #20]	; (8008218 <TIM_Soft_Stop+0x70>)
 8008202:	2200      	movs	r2, #0
 8008204:	601a      	str	r2, [r3, #0]
	}
}
 8008206:	bf00      	nop
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	20000a40 	.word	0x20000a40
 8008210:	20000a38 	.word	0x20000a38
 8008214:	20000a34 	.word	0x20000a34
 8008218:	20000a3c 	.word	0x20000a3c
 800821c:	85279547 	.word	0x85279547
 8008220:	20000a44 	.word	0x20000a44

08008224 <TIM_Soft_Reset>:

void TIM_Soft_Reset(void)
{
 8008224:	b480      	push	{r7}
 8008226:	af00      	add	r7, sp, #0
	TIM_Soft_StartTick = 0;
 8008228:	4b07      	ldr	r3, [pc, #28]	; (8008248 <TIM_Soft_Reset+0x24>)
 800822a:	2200      	movs	r2, #0
 800822c:	601a      	str	r2, [r3, #0]
	TIM_Soft_StopTick = 0;
 800822e:	4b07      	ldr	r3, [pc, #28]	; (800824c <TIM_Soft_Reset+0x28>)
 8008230:	2200      	movs	r2, #0
 8008232:	601a      	str	r2, [r3, #0]
	TIM_Soft_TicksCounted = 0;
 8008234:	4b06      	ldr	r3, [pc, #24]	; (8008250 <TIM_Soft_Reset+0x2c>)
 8008236:	2200      	movs	r2, #0
 8008238:	601a      	str	r2, [r3, #0]
	TIM_Soft_CounterOverflow = 0;
 800823a:	4b06      	ldr	r3, [pc, #24]	; (8008254 <TIM_Soft_Reset+0x30>)
 800823c:	2200      	movs	r2, #0
 800823e:	601a      	str	r2, [r3, #0]
}
 8008240:	bf00      	nop
 8008242:	46bd      	mov	sp, r7
 8008244:	bc80      	pop	{r7}
 8008246:	4770      	bx	lr
 8008248:	20000a34 	.word	0x20000a34
 800824c:	20000a38 	.word	0x20000a38
 8008250:	20000a44 	.word	0x20000a44
 8008254:	20000a3c 	.word	0x20000a3c

08008258 <TIM_Soft_GetCounter>:

int TIM_Soft_GetCounter(void)
{
 8008258:	b480      	push	{r7}
 800825a:	b083      	sub	sp, #12
 800825c:	af00      	add	r7, sp, #0
	if (TIM_Soft_Counting)
 800825e:	4b14      	ldr	r3, [pc, #80]	; (80082b0 <TIM_Soft_GetCounter+0x58>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d01d      	beq.n	80082a2 <TIM_Soft_GetCounter+0x4a>
	{
		int retval = ((TIM_Soft_StopTick - TIM_Soft_StartTick)
 8008266:	4b13      	ldr	r3, [pc, #76]	; (80082b4 <TIM_Soft_GetCounter+0x5c>)
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	4b13      	ldr	r3, [pc, #76]	; (80082b8 <TIM_Soft_GetCounter+0x60>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	1ad2      	subs	r2, r2, r3
				+ TIM_Soft_CounterOverflow * 62999)
 8008270:	4b12      	ldr	r3, [pc, #72]	; (80082bc <TIM_Soft_GetCounter+0x64>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f24f 6117 	movw	r1, #62999	; 0xf617
 8008278:	fb01 f303 	mul.w	r3, r1, r3
 800827c:	4413      	add	r3, r2
		int retval = ((TIM_Soft_StopTick - TIM_Soft_StartTick)
 800827e:	4a10      	ldr	r2, [pc, #64]	; (80082c0 <TIM_Soft_GetCounter+0x68>)
 8008280:	fb82 1203 	smull	r1, r2, r2, r3
 8008284:	441a      	add	r2, r3
 8008286:	13d1      	asrs	r1, r2, #15
 8008288:	17da      	asrs	r2, r3, #31
 800828a:	1a8a      	subs	r2, r1, r2
 800828c:	f24f 6117 	movw	r1, #62999	; 0xf617
 8008290:	fb01 f202 	mul.w	r2, r1, r2
 8008294:	1a9b      	subs	r3, r3, r2
 8008296:	607b      	str	r3, [r7, #4]
				% 62999;
		TIM_Soft_CounterOverflow = 0;
 8008298:	4b08      	ldr	r3, [pc, #32]	; (80082bc <TIM_Soft_GetCounter+0x64>)
 800829a:	2200      	movs	r2, #0
 800829c:	601a      	str	r2, [r3, #0]
		return retval;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	e001      	b.n	80082a6 <TIM_Soft_GetCounter+0x4e>
	}
	else
	{
		return TIM_Soft_TicksCounted;
 80082a2:	4b08      	ldr	r3, [pc, #32]	; (80082c4 <TIM_Soft_GetCounter+0x6c>)
 80082a4:	681b      	ldr	r3, [r3, #0]
	}
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	370c      	adds	r7, #12
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bc80      	pop	{r7}
 80082ae:	4770      	bx	lr
 80082b0:	20000a40 	.word	0x20000a40
 80082b4:	20000a38 	.word	0x20000a38
 80082b8:	20000a34 	.word	0x20000a34
 80082bc:	20000a3c 	.word	0x20000a3c
 80082c0:	85279547 	.word	0x85279547
 80082c4:	20000a44 	.word	0x20000a44

080082c8 <GetTimestamp>:

// Returns a timestamp in microseconds
int GetTimestamp(void) {
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
    uint32_t nb_of_periods;
    uint32_t val;
    uint32_t load;

	nb_of_periods = HAL_GetTick();
 80082ce:	f7fa f877 	bl	80023c0 <HAL_GetTick>
 80082d2:	60f8      	str	r0, [r7, #12]
	val = SysTick->VAL;
 80082d4:	4b0c      	ldr	r3, [pc, #48]	; (8008308 <GetTimestamp+0x40>)
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	60bb      	str	r3, [r7, #8]
	load = SysTick->LOAD;
 80082da:	4b0b      	ldr	r3, [pc, #44]	; (8008308 <GetTimestamp+0x40>)
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	607b      	str	r3, [r7, #4]

    // Do not factorize for precision purposes
    return nb_of_periods * SYSTICK_US_PERIOD + (load + 1 - val) * SYSTICK_US_PERIOD / (load + 1);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	4a0a      	ldr	r2, [pc, #40]	; (800830c <GetTimestamp+0x44>)
 80082e4:	fb03 f202 	mul.w	r2, r3, r2
 80082e8:	6879      	ldr	r1, [r7, #4]
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	1acb      	subs	r3, r1, r3
 80082ee:	3301      	adds	r3, #1
 80082f0:	4906      	ldr	r1, [pc, #24]	; (800830c <GetTimestamp+0x44>)
 80082f2:	fb03 f101 	mul.w	r1, r3, r1
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	3301      	adds	r3, #1
 80082fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80082fe:	4413      	add	r3, r2
}
 8008300:	4618      	mov	r0, r3
 8008302:	3710      	adds	r7, #16
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}
 8008308:	e000e010 	.word	0xe000e010
 800830c:	0001d4c0 	.word	0x0001d4c0

08008310 <USART_ProcessMessage>:
extern volatile bool should_record;

/* Public functions ----------------------------------------------------------*/

void USART_ProcessMessage(void)
{
 8008310:	b5b0      	push	{r4, r5, r7, lr}
 8008312:	b082      	sub	sp, #8
 8008314:	af00      	add	r7, sp, #0

	data_counter = 0; //Set data counter to 0
 8008316:	4b9f      	ldr	r3, [pc, #636]	; (8008594 <USART_ProcessMessage+0x284>)
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]

	input_char_counter = 0; //Set input char counter to 0
 800831c:	4b9e      	ldr	r3, [pc, #632]	; (8008598 <USART_ProcessMessage+0x288>)
 800831e:	2200      	movs	r2, #0
 8008320:	601a      	str	r2, [r3, #0]

	message_identify = input_chars[1]; //Read message identifier
 8008322:	4b9e      	ldr	r3, [pc, #632]	; (800859c <USART_ProcessMessage+0x28c>)
 8008324:	785a      	ldrb	r2, [r3, #1]
 8008326:	4b9e      	ldr	r3, [pc, #632]	; (80085a0 <USART_ProcessMessage+0x290>)
 8008328:	701a      	strb	r2, [r3, #0]

	int i; //Set counter variable to read received message in for-loop

	if (message_identify == '2' && CAM_config == false)
 800832a:	4b9d      	ldr	r3, [pc, #628]	; (80085a0 <USART_ProcessMessage+0x290>)
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	2b32      	cmp	r3, #50	; 0x32
 8008330:	f040 80ca 	bne.w	80084c8 <USART_ProcessMessage+0x1b8>
 8008334:	4b9b      	ldr	r3, [pc, #620]	; (80085a4 <USART_ProcessMessage+0x294>)
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	f083 0301 	eor.w	r3, r3, #1
 800833c:	b2db      	uxtb	r3, r3
 800833e:	2b00      	cmp	r3, #0
 8008340:	f000 80c2 	beq.w	80084c8 <USART_ProcessMessage+0x1b8>
	{
		for (i = 1; i < strlen(input_chars); i++)
 8008344:	2301      	movs	r3, #1
 8008346:	607b      	str	r3, [r7, #4]
 8008348:	e0ab      	b.n	80084a2 <USART_ProcessMessage+0x192>
		{
			char temp = input_chars[i];
 800834a:	4a94      	ldr	r2, [pc, #592]	; (800859c <USART_ProcessMessage+0x28c>)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4413      	add	r3, r2
 8008350:	781b      	ldrb	r3, [r3, #0]
 8008352:	70fb      	strb	r3, [r7, #3]

			if (temp == '/')
 8008354:	78fb      	ldrb	r3, [r7, #3]
 8008356:	2b2f      	cmp	r3, #47	; 0x2f
 8008358:	d121      	bne.n	800839e <USART_ProcessMessage+0x8e>
			{
				if (data_counter > 4)
 800835a:	4b8e      	ldr	r3, [pc, #568]	; (8008594 <USART_ProcessMessage+0x284>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	2b04      	cmp	r3, #4
 8008360:	dd14      	ble.n	800838c <USART_ProcessMessage+0x7c>
				{
					CAM_edges[cam_setup_counter][data_counter - 5] = atof(
 8008362:	4b91      	ldr	r3, [pc, #580]	; (80085a8 <USART_ProcessMessage+0x298>)
 8008364:	681c      	ldr	r4, [r3, #0]
 8008366:	4b8b      	ldr	r3, [pc, #556]	; (8008594 <USART_ProcessMessage+0x284>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	1f5d      	subs	r5, r3, #5
 800836c:	488f      	ldr	r0, [pc, #572]	; (80085ac <USART_ProcessMessage+0x29c>)
 800836e:	f000 ff4f 	bl	8009210 <atof>
 8008372:	4a8f      	ldr	r2, [pc, #572]	; (80085b0 <USART_ProcessMessage+0x2a0>)
 8008374:	4623      	mov	r3, r4
 8008376:	005b      	lsls	r3, r3, #1
 8008378:	4423      	add	r3, r4
 800837a:	00db      	lsls	r3, r3, #3
 800837c:	442b      	add	r3, r5
 800837e:	00db      	lsls	r3, r3, #3
 8008380:	4413      	add	r3, r2
 8008382:	e9c3 0100 	strd	r0, r1, [r3]
							temp_chars_5);
					temp_chars_5[0] = '\0';
 8008386:	4b89      	ldr	r3, [pc, #548]	; (80085ac <USART_ProcessMessage+0x29c>)
 8008388:	2200      	movs	r2, #0
 800838a:	701a      	strb	r2, [r3, #0]
				}

				data_counter++;
 800838c:	4b81      	ldr	r3, [pc, #516]	; (8008594 <USART_ProcessMessage+0x284>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	3301      	adds	r3, #1
 8008392:	4a80      	ldr	r2, [pc, #512]	; (8008594 <USART_ProcessMessage+0x284>)
 8008394:	6013      	str	r3, [r2, #0]
				input_char_counter = 0;
 8008396:	4b80      	ldr	r3, [pc, #512]	; (8008598 <USART_ProcessMessage+0x288>)
 8008398:	2200      	movs	r2, #0
 800839a:	601a      	str	r2, [r3, #0]
 800839c:	e05e      	b.n	800845c <USART_ProcessMessage+0x14c>
			}
			else if (data_counter > 0 && data_counter < 5)
 800839e:	4b7d      	ldr	r3, [pc, #500]	; (8008594 <USART_ProcessMessage+0x284>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	dd4a      	ble.n	800843c <USART_ProcessMessage+0x12c>
 80083a6:	4b7b      	ldr	r3, [pc, #492]	; (8008594 <USART_ProcessMessage+0x284>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2b04      	cmp	r3, #4
 80083ac:	dc46      	bgt.n	800843c <USART_ProcessMessage+0x12c>
			{
				switch (data_counter)
 80083ae:	4b79      	ldr	r3, [pc, #484]	; (8008594 <USART_ProcessMessage+0x284>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	3b01      	subs	r3, #1
 80083b4:	2b03      	cmp	r3, #3
 80083b6:	d83b      	bhi.n	8008430 <USART_ProcessMessage+0x120>
 80083b8:	a201      	add	r2, pc, #4	; (adr r2, 80083c0 <USART_ProcessMessage+0xb0>)
 80083ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083be:	bf00      	nop
 80083c0:	080083d1 	.word	0x080083d1
 80083c4:	080083e9 	.word	0x080083e9
 80083c8:	08008401 	.word	0x08008401
 80083cc:	08008419 	.word	0x08008419
				{

				case 1:
				{
					temp_chars_1[input_char_counter] = temp;
 80083d0:	4b71      	ldr	r3, [pc, #452]	; (8008598 <USART_ProcessMessage+0x288>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4977      	ldr	r1, [pc, #476]	; (80085b4 <USART_ProcessMessage+0x2a4>)
 80083d6:	78fa      	ldrb	r2, [r7, #3]
 80083d8:	54ca      	strb	r2, [r1, r3]

					temp_chars_1[input_char_counter + 1] = '\0';
 80083da:	4b6f      	ldr	r3, [pc, #444]	; (8008598 <USART_ProcessMessage+0x288>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	3301      	adds	r3, #1
 80083e0:	4a74      	ldr	r2, [pc, #464]	; (80085b4 <USART_ProcessMessage+0x2a4>)
 80083e2:	2100      	movs	r1, #0
 80083e4:	54d1      	strb	r1, [r2, r3]

					break;
 80083e6:	e023      	b.n	8008430 <USART_ProcessMessage+0x120>
				}
				case 2:
				{
					temp_chars_2[input_char_counter] = temp;
 80083e8:	4b6b      	ldr	r3, [pc, #428]	; (8008598 <USART_ProcessMessage+0x288>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4972      	ldr	r1, [pc, #456]	; (80085b8 <USART_ProcessMessage+0x2a8>)
 80083ee:	78fa      	ldrb	r2, [r7, #3]
 80083f0:	54ca      	strb	r2, [r1, r3]

					temp_chars_2[input_char_counter + 1] = '\0';
 80083f2:	4b69      	ldr	r3, [pc, #420]	; (8008598 <USART_ProcessMessage+0x288>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	3301      	adds	r3, #1
 80083f8:	4a6f      	ldr	r2, [pc, #444]	; (80085b8 <USART_ProcessMessage+0x2a8>)
 80083fa:	2100      	movs	r1, #0
 80083fc:	54d1      	strb	r1, [r2, r3]

					break;
 80083fe:	e017      	b.n	8008430 <USART_ProcessMessage+0x120>
				}
				case 3:
				{
					temp_chars_3[input_char_counter] = temp;
 8008400:	4b65      	ldr	r3, [pc, #404]	; (8008598 <USART_ProcessMessage+0x288>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	496d      	ldr	r1, [pc, #436]	; (80085bc <USART_ProcessMessage+0x2ac>)
 8008406:	78fa      	ldrb	r2, [r7, #3]
 8008408:	54ca      	strb	r2, [r1, r3]

					temp_chars_3[input_char_counter + 1] = '\0';
 800840a:	4b63      	ldr	r3, [pc, #396]	; (8008598 <USART_ProcessMessage+0x288>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	3301      	adds	r3, #1
 8008410:	4a6a      	ldr	r2, [pc, #424]	; (80085bc <USART_ProcessMessage+0x2ac>)
 8008412:	2100      	movs	r1, #0
 8008414:	54d1      	strb	r1, [r2, r3]

					break;
 8008416:	e00b      	b.n	8008430 <USART_ProcessMessage+0x120>
				}
				case 4:
				{
					temp_chars_4[input_char_counter] = temp;
 8008418:	4b5f      	ldr	r3, [pc, #380]	; (8008598 <USART_ProcessMessage+0x288>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4968      	ldr	r1, [pc, #416]	; (80085c0 <USART_ProcessMessage+0x2b0>)
 800841e:	78fa      	ldrb	r2, [r7, #3]
 8008420:	54ca      	strb	r2, [r1, r3]

					temp_chars_4[input_char_counter + 1] = '\0';
 8008422:	4b5d      	ldr	r3, [pc, #372]	; (8008598 <USART_ProcessMessage+0x288>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	3301      	adds	r3, #1
 8008428:	4a65      	ldr	r2, [pc, #404]	; (80085c0 <USART_ProcessMessage+0x2b0>)
 800842a:	2100      	movs	r1, #0
 800842c:	54d1      	strb	r1, [r2, r3]

					break;
 800842e:	bf00      	nop
				}

				}

				input_char_counter++;
 8008430:	4b59      	ldr	r3, [pc, #356]	; (8008598 <USART_ProcessMessage+0x288>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	3301      	adds	r3, #1
 8008436:	4a58      	ldr	r2, [pc, #352]	; (8008598 <USART_ProcessMessage+0x288>)
 8008438:	6013      	str	r3, [r2, #0]
 800843a:	e00f      	b.n	800845c <USART_ProcessMessage+0x14c>
			}
			else
			{
				temp_chars_5[input_char_counter] = temp;
 800843c:	4b56      	ldr	r3, [pc, #344]	; (8008598 <USART_ProcessMessage+0x288>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	495a      	ldr	r1, [pc, #360]	; (80085ac <USART_ProcessMessage+0x29c>)
 8008442:	78fa      	ldrb	r2, [r7, #3]
 8008444:	54ca      	strb	r2, [r1, r3]

				temp_chars_5[input_char_counter + 1] = '\0';
 8008446:	4b54      	ldr	r3, [pc, #336]	; (8008598 <USART_ProcessMessage+0x288>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	3301      	adds	r3, #1
 800844c:	4a57      	ldr	r2, [pc, #348]	; (80085ac <USART_ProcessMessage+0x29c>)
 800844e:	2100      	movs	r1, #0
 8008450:	54d1      	strb	r1, [r2, r3]

				input_char_counter++;
 8008452:	4b51      	ldr	r3, [pc, #324]	; (8008598 <USART_ProcessMessage+0x288>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	3301      	adds	r3, #1
 8008458:	4a4f      	ldr	r2, [pc, #316]	; (8008598 <USART_ProcessMessage+0x288>)
 800845a:	6013      	str	r3, [r2, #0]

			}

			if (i == strlen(input_chars) - 1)
 800845c:	484f      	ldr	r0, [pc, #316]	; (800859c <USART_ProcessMessage+0x28c>)
 800845e:	f7f7 fe77 	bl	8000150 <strlen>
 8008462:	4603      	mov	r3, r0
 8008464:	1e5a      	subs	r2, r3, #1
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	429a      	cmp	r2, r3
 800846a:	d117      	bne.n	800849c <USART_ProcessMessage+0x18c>
			{
				CAM_edges[cam_setup_counter][data_counter - 5] = atof(
 800846c:	4b4e      	ldr	r3, [pc, #312]	; (80085a8 <USART_ProcessMessage+0x298>)
 800846e:	681c      	ldr	r4, [r3, #0]
 8008470:	4b48      	ldr	r3, [pc, #288]	; (8008594 <USART_ProcessMessage+0x284>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	1f5d      	subs	r5, r3, #5
 8008476:	484d      	ldr	r0, [pc, #308]	; (80085ac <USART_ProcessMessage+0x29c>)
 8008478:	f000 feca 	bl	8009210 <atof>
 800847c:	4a4c      	ldr	r2, [pc, #304]	; (80085b0 <USART_ProcessMessage+0x2a0>)
 800847e:	4623      	mov	r3, r4
 8008480:	005b      	lsls	r3, r3, #1
 8008482:	4423      	add	r3, r4
 8008484:	00db      	lsls	r3, r3, #3
 8008486:	442b      	add	r3, r5
 8008488:	00db      	lsls	r3, r3, #3
 800848a:	4413      	add	r3, r2
 800848c:	e9c3 0100 	strd	r0, r1, [r3]
						temp_chars_5);
				temp_chars_5[0] = '\0';
 8008490:	4b46      	ldr	r3, [pc, #280]	; (80085ac <USART_ProcessMessage+0x29c>)
 8008492:	2200      	movs	r2, #0
 8008494:	701a      	strb	r2, [r3, #0]

				input_char_counter = 0;
 8008496:	4b40      	ldr	r3, [pc, #256]	; (8008598 <USART_ProcessMessage+0x288>)
 8008498:	2200      	movs	r2, #0
 800849a:	601a      	str	r2, [r3, #0]
		for (i = 1; i < strlen(input_chars); i++)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	3301      	adds	r3, #1
 80084a0:	607b      	str	r3, [r7, #4]
 80084a2:	483e      	ldr	r0, [pc, #248]	; (800859c <USART_ProcessMessage+0x28c>)
 80084a4:	f7f7 fe54 	bl	8000150 <strlen>
 80084a8:	4602      	mov	r2, r0
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	f63f af4c 	bhi.w	800834a <USART_ProcessMessage+0x3a>
			}

		}

		number_active_edges_CAM[cam_setup_counter] = atoi(temp_chars_1);
 80084b2:	4840      	ldr	r0, [pc, #256]	; (80085b4 <USART_ProcessMessage+0x2a4>)
 80084b4:	f000 feaf 	bl	8009216 <atoi>
 80084b8:	4602      	mov	r2, r0
 80084ba:	4b3b      	ldr	r3, [pc, #236]	; (80085a8 <USART_ProcessMessage+0x298>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4611      	mov	r1, r2
 80084c0:	4a40      	ldr	r2, [pc, #256]	; (80085c4 <USART_ProcessMessage+0x2b4>)
 80084c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80084c6:	e0d7      	b.n	8008678 <USART_ProcessMessage+0x368>

	}
	else
	{
		for (i = 1; i < strlen(input_chars); i++)
 80084c8:	2301      	movs	r3, #1
 80084ca:	607b      	str	r3, [r7, #4]
 80084cc:	e0cc      	b.n	8008668 <USART_ProcessMessage+0x358>
		{
			char temp = input_chars[i];
 80084ce:	4a33      	ldr	r2, [pc, #204]	; (800859c <USART_ProcessMessage+0x28c>)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	4413      	add	r3, r2
 80084d4:	781b      	ldrb	r3, [r3, #0]
 80084d6:	70bb      	strb	r3, [r7, #2]

			if (temp == '/')
 80084d8:	78bb      	ldrb	r3, [r7, #2]
 80084da:	2b2f      	cmp	r3, #47	; 0x2f
 80084dc:	d108      	bne.n	80084f0 <USART_ProcessMessage+0x1e0>
			{
				data_counter++;
 80084de:	4b2d      	ldr	r3, [pc, #180]	; (8008594 <USART_ProcessMessage+0x284>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	3301      	adds	r3, #1
 80084e4:	4a2b      	ldr	r2, [pc, #172]	; (8008594 <USART_ProcessMessage+0x284>)
 80084e6:	6013      	str	r3, [r2, #0]
				input_char_counter = 0;
 80084e8:	4b2b      	ldr	r3, [pc, #172]	; (8008598 <USART_ProcessMessage+0x288>)
 80084ea:	2200      	movs	r2, #0
 80084ec:	601a      	str	r2, [r3, #0]
 80084ee:	e0b8      	b.n	8008662 <USART_ProcessMessage+0x352>
			}
			else if (data_counter > 0)
 80084f0:	4b28      	ldr	r3, [pc, #160]	; (8008594 <USART_ProcessMessage+0x284>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	f340 80b4 	ble.w	8008662 <USART_ProcessMessage+0x352>
			{
				switch (data_counter)
 80084fa:	4b26      	ldr	r3, [pc, #152]	; (8008594 <USART_ProcessMessage+0x284>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	3b01      	subs	r3, #1
 8008500:	2b09      	cmp	r3, #9
 8008502:	f200 80a9 	bhi.w	8008658 <USART_ProcessMessage+0x348>
 8008506:	a201      	add	r2, pc, #4	; (adr r2, 800850c <USART_ProcessMessage+0x1fc>)
 8008508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850c:	08008535 	.word	0x08008535
 8008510:	0800854d 	.word	0x0800854d
 8008514:	08008565 	.word	0x08008565
 8008518:	0800857d 	.word	0x0800857d
 800851c:	080085c9 	.word	0x080085c9
 8008520:	080085e1 	.word	0x080085e1
 8008524:	080085f9 	.word	0x080085f9
 8008528:	08008611 	.word	0x08008611
 800852c:	08008629 	.word	0x08008629
 8008530:	08008641 	.word	0x08008641
				{

				case 1:
				{
					temp_chars_1[input_char_counter] = temp;
 8008534:	4b18      	ldr	r3, [pc, #96]	; (8008598 <USART_ProcessMessage+0x288>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	491e      	ldr	r1, [pc, #120]	; (80085b4 <USART_ProcessMessage+0x2a4>)
 800853a:	78ba      	ldrb	r2, [r7, #2]
 800853c:	54ca      	strb	r2, [r1, r3]

					temp_chars_1[input_char_counter + 1] = '\0';
 800853e:	4b16      	ldr	r3, [pc, #88]	; (8008598 <USART_ProcessMessage+0x288>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	3301      	adds	r3, #1
 8008544:	4a1b      	ldr	r2, [pc, #108]	; (80085b4 <USART_ProcessMessage+0x2a4>)
 8008546:	2100      	movs	r1, #0
 8008548:	54d1      	strb	r1, [r2, r3]

					break;
 800854a:	e085      	b.n	8008658 <USART_ProcessMessage+0x348>
				}
				case 2:
				{
					temp_chars_2[input_char_counter] = temp;
 800854c:	4b12      	ldr	r3, [pc, #72]	; (8008598 <USART_ProcessMessage+0x288>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4919      	ldr	r1, [pc, #100]	; (80085b8 <USART_ProcessMessage+0x2a8>)
 8008552:	78ba      	ldrb	r2, [r7, #2]
 8008554:	54ca      	strb	r2, [r1, r3]

					temp_chars_2[input_char_counter + 1] = '\0';
 8008556:	4b10      	ldr	r3, [pc, #64]	; (8008598 <USART_ProcessMessage+0x288>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	3301      	adds	r3, #1
 800855c:	4a16      	ldr	r2, [pc, #88]	; (80085b8 <USART_ProcessMessage+0x2a8>)
 800855e:	2100      	movs	r1, #0
 8008560:	54d1      	strb	r1, [r2, r3]

					break;
 8008562:	e079      	b.n	8008658 <USART_ProcessMessage+0x348>
				}
				case 3:
				{
					temp_chars_3[input_char_counter] = temp;
 8008564:	4b0c      	ldr	r3, [pc, #48]	; (8008598 <USART_ProcessMessage+0x288>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4914      	ldr	r1, [pc, #80]	; (80085bc <USART_ProcessMessage+0x2ac>)
 800856a:	78ba      	ldrb	r2, [r7, #2]
 800856c:	54ca      	strb	r2, [r1, r3]

					temp_chars_3[input_char_counter + 1] = '\0';
 800856e:	4b0a      	ldr	r3, [pc, #40]	; (8008598 <USART_ProcessMessage+0x288>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	3301      	adds	r3, #1
 8008574:	4a11      	ldr	r2, [pc, #68]	; (80085bc <USART_ProcessMessage+0x2ac>)
 8008576:	2100      	movs	r1, #0
 8008578:	54d1      	strb	r1, [r2, r3]

					break;
 800857a:	e06d      	b.n	8008658 <USART_ProcessMessage+0x348>
				}
				case 4:
				{
					temp_chars_4[input_char_counter] = temp;
 800857c:	4b06      	ldr	r3, [pc, #24]	; (8008598 <USART_ProcessMessage+0x288>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	490f      	ldr	r1, [pc, #60]	; (80085c0 <USART_ProcessMessage+0x2b0>)
 8008582:	78ba      	ldrb	r2, [r7, #2]
 8008584:	54ca      	strb	r2, [r1, r3]

					temp_chars_4[input_char_counter + 1] = '\0';
 8008586:	4b04      	ldr	r3, [pc, #16]	; (8008598 <USART_ProcessMessage+0x288>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	3301      	adds	r3, #1
 800858c:	4a0c      	ldr	r2, [pc, #48]	; (80085c0 <USART_ProcessMessage+0x2b0>)
 800858e:	2100      	movs	r1, #0
 8008590:	54d1      	strb	r1, [r2, r3]

					break;
 8008592:	e061      	b.n	8008658 <USART_ProcessMessage+0x348>
 8008594:	2000079c 	.word	0x2000079c
 8008598:	200007c0 	.word	0x200007c0
 800859c:	200007a4 	.word	0x200007a4
 80085a0:	200008b4 	.word	0x200008b4
 80085a4:	20000666 	.word	0x20000666
 80085a8:	200005e4 	.word	0x200005e4
 80085ac:	20000824 	.word	0x20000824
 80085b0:	200002d0 	.word	0x200002d0
 80085b4:	200007c4 	.word	0x200007c4
 80085b8:	200007dc 	.word	0x200007dc
 80085bc:	200007f4 	.word	0x200007f4
 80085c0:	2000080c 	.word	0x2000080c
 80085c4:	200002b0 	.word	0x200002b0
				}
				case 5:
				{
					temp_chars_5[input_char_counter] = temp;
 80085c8:	4b7a      	ldr	r3, [pc, #488]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	497a      	ldr	r1, [pc, #488]	; (80087b8 <USART_ProcessMessage+0x4a8>)
 80085ce:	78ba      	ldrb	r2, [r7, #2]
 80085d0:	54ca      	strb	r2, [r1, r3]

					temp_chars_5[input_char_counter + 1] = '\0';
 80085d2:	4b78      	ldr	r3, [pc, #480]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	3301      	adds	r3, #1
 80085d8:	4a77      	ldr	r2, [pc, #476]	; (80087b8 <USART_ProcessMessage+0x4a8>)
 80085da:	2100      	movs	r1, #0
 80085dc:	54d1      	strb	r1, [r2, r3]

					break;
 80085de:	e03b      	b.n	8008658 <USART_ProcessMessage+0x348>
				}
				case 6:
				{
					temp_chars_6[input_char_counter] = temp;
 80085e0:	4b74      	ldr	r3, [pc, #464]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4975      	ldr	r1, [pc, #468]	; (80087bc <USART_ProcessMessage+0x4ac>)
 80085e6:	78ba      	ldrb	r2, [r7, #2]
 80085e8:	54ca      	strb	r2, [r1, r3]

					temp_chars_6[input_char_counter + 1] = '\0';
 80085ea:	4b72      	ldr	r3, [pc, #456]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	3301      	adds	r3, #1
 80085f0:	4a72      	ldr	r2, [pc, #456]	; (80087bc <USART_ProcessMessage+0x4ac>)
 80085f2:	2100      	movs	r1, #0
 80085f4:	54d1      	strb	r1, [r2, r3]
					break;
 80085f6:	e02f      	b.n	8008658 <USART_ProcessMessage+0x348>
				}
				case 7:
				{
					temp_chars_7[input_char_counter] = temp;
 80085f8:	4b6e      	ldr	r3, [pc, #440]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4970      	ldr	r1, [pc, #448]	; (80087c0 <USART_ProcessMessage+0x4b0>)
 80085fe:	78ba      	ldrb	r2, [r7, #2]
 8008600:	54ca      	strb	r2, [r1, r3]

					temp_chars_7[input_char_counter + 1] = '\0';
 8008602:	4b6c      	ldr	r3, [pc, #432]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	3301      	adds	r3, #1
 8008608:	4a6d      	ldr	r2, [pc, #436]	; (80087c0 <USART_ProcessMessage+0x4b0>)
 800860a:	2100      	movs	r1, #0
 800860c:	54d1      	strb	r1, [r2, r3]

					break;
 800860e:	e023      	b.n	8008658 <USART_ProcessMessage+0x348>
				}
				case 8:
				{
					temp_chars_8[input_char_counter] = temp;
 8008610:	4b68      	ldr	r3, [pc, #416]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	496b      	ldr	r1, [pc, #428]	; (80087c4 <USART_ProcessMessage+0x4b4>)
 8008616:	78ba      	ldrb	r2, [r7, #2]
 8008618:	54ca      	strb	r2, [r1, r3]

					temp_chars_8[input_char_counter + 1] = '\0';
 800861a:	4b66      	ldr	r3, [pc, #408]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	3301      	adds	r3, #1
 8008620:	4a68      	ldr	r2, [pc, #416]	; (80087c4 <USART_ProcessMessage+0x4b4>)
 8008622:	2100      	movs	r1, #0
 8008624:	54d1      	strb	r1, [r2, r3]

					break;
 8008626:	e017      	b.n	8008658 <USART_ProcessMessage+0x348>
				}
				case 9:
				{
					temp_chars_9[input_char_counter] = temp;
 8008628:	4b62      	ldr	r3, [pc, #392]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4966      	ldr	r1, [pc, #408]	; (80087c8 <USART_ProcessMessage+0x4b8>)
 800862e:	78ba      	ldrb	r2, [r7, #2]
 8008630:	54ca      	strb	r2, [r1, r3]

					temp_chars_9[input_char_counter + 1] = '\0';
 8008632:	4b60      	ldr	r3, [pc, #384]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	3301      	adds	r3, #1
 8008638:	4a63      	ldr	r2, [pc, #396]	; (80087c8 <USART_ProcessMessage+0x4b8>)
 800863a:	2100      	movs	r1, #0
 800863c:	54d1      	strb	r1, [r2, r3]

					break;
 800863e:	e00b      	b.n	8008658 <USART_ProcessMessage+0x348>
				}
				case 10:
				{
					temp_chars_10[input_char_counter] = temp;
 8008640:	4b5c      	ldr	r3, [pc, #368]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4961      	ldr	r1, [pc, #388]	; (80087cc <USART_ProcessMessage+0x4bc>)
 8008646:	78ba      	ldrb	r2, [r7, #2]
 8008648:	54ca      	strb	r2, [r1, r3]

					temp_chars_10[input_char_counter + 1] = '\0';
 800864a:	4b5a      	ldr	r3, [pc, #360]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	3301      	adds	r3, #1
 8008650:	4a5e      	ldr	r2, [pc, #376]	; (80087cc <USART_ProcessMessage+0x4bc>)
 8008652:	2100      	movs	r1, #0
 8008654:	54d1      	strb	r1, [r2, r3]

					break;
 8008656:	bf00      	nop
				}

				}

				input_char_counter++;
 8008658:	4b56      	ldr	r3, [pc, #344]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	3301      	adds	r3, #1
 800865e:	4a55      	ldr	r2, [pc, #340]	; (80087b4 <USART_ProcessMessage+0x4a4>)
 8008660:	6013      	str	r3, [r2, #0]
		for (i = 1; i < strlen(input_chars); i++)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	3301      	adds	r3, #1
 8008666:	607b      	str	r3, [r7, #4]
 8008668:	4859      	ldr	r0, [pc, #356]	; (80087d0 <USART_ProcessMessage+0x4c0>)
 800866a:	f7f7 fd71 	bl	8000150 <strlen>
 800866e:	4602      	mov	r2, r0
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	429a      	cmp	r2, r3
 8008674:	f63f af2b 	bhi.w	80084ce <USART_ProcessMessage+0x1be>
			}
		}
	}

	//set specific variables of actual message
	switch (message_identify)
 8008678:	4b56      	ldr	r3, [pc, #344]	; (80087d4 <USART_ProcessMessage+0x4c4>)
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	3b31      	subs	r3, #49	; 0x31
 800867e:	2b49      	cmp	r3, #73	; 0x49
 8008680:	f200 8496 	bhi.w	8008fb0 <USART_ProcessMessage+0xca0>
 8008684:	a201      	add	r2, pc, #4	; (adr r2, 800868c <USART_ProcessMessage+0x37c>)
 8008686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800868a:	bf00      	nop
 800868c:	080087d9 	.word	0x080087d9
 8008690:	080088f9 	.word	0x080088f9
 8008694:	080089dd 	.word	0x080089dd
 8008698:	08008a17 	.word	0x08008a17
 800869c:	08008acd 	.word	0x08008acd
 80086a0:	08008fc5 	.word	0x08008fc5
 80086a4:	08008af5 	.word	0x08008af5
 80086a8:	08008b57 	.word	0x08008b57
 80086ac:	08008bab 	.word	0x08008bab
 80086b0:	08008fb1 	.word	0x08008fb1
 80086b4:	08008fb1 	.word	0x08008fb1
 80086b8:	08008fb1 	.word	0x08008fb1
 80086bc:	08008fb1 	.word	0x08008fb1
 80086c0:	08008fb1 	.word	0x08008fb1
 80086c4:	08008fb1 	.word	0x08008fb1
 80086c8:	08008fb1 	.word	0x08008fb1
 80086cc:	08008fb1 	.word	0x08008fb1
 80086d0:	08008fb1 	.word	0x08008fb1
 80086d4:	08008fb1 	.word	0x08008fb1
 80086d8:	08008fb1 	.word	0x08008fb1
 80086dc:	08008fb1 	.word	0x08008fb1
 80086e0:	08008fb1 	.word	0x08008fb1
 80086e4:	08008fb1 	.word	0x08008fb1
 80086e8:	08008fb1 	.word	0x08008fb1
 80086ec:	08008fb1 	.word	0x08008fb1
 80086f0:	08008fb1 	.word	0x08008fb1
 80086f4:	08008fb1 	.word	0x08008fb1
 80086f8:	08008fb1 	.word	0x08008fb1
 80086fc:	08008fb1 	.word	0x08008fb1
 8008700:	08008fb1 	.word	0x08008fb1
 8008704:	08008fb1 	.word	0x08008fb1
 8008708:	08008fb1 	.word	0x08008fb1
 800870c:	08008fb1 	.word	0x08008fb1
 8008710:	08008fb1 	.word	0x08008fb1
 8008714:	08008fb1 	.word	0x08008fb1
 8008718:	08008fb1 	.word	0x08008fb1
 800871c:	08008fb1 	.word	0x08008fb1
 8008720:	08008fb1 	.word	0x08008fb1
 8008724:	08008fb1 	.word	0x08008fb1
 8008728:	08008fb1 	.word	0x08008fb1
 800872c:	08008fb1 	.word	0x08008fb1
 8008730:	08008fb1 	.word	0x08008fb1
 8008734:	08008fb1 	.word	0x08008fb1
 8008738:	08008fb1 	.word	0x08008fb1
 800873c:	08008fb1 	.word	0x08008fb1
 8008740:	08008fb1 	.word	0x08008fb1
 8008744:	08008fb1 	.word	0x08008fb1
 8008748:	08008fb1 	.word	0x08008fb1
 800874c:	08008fc5 	.word	0x08008fc5
 8008750:	08008bf7 	.word	0x08008bf7
 8008754:	08008c35 	.word	0x08008c35
 8008758:	08008fc5 	.word	0x08008fc5
 800875c:	08008fb1 	.word	0x08008fb1
 8008760:	08008fc5 	.word	0x08008fc5
 8008764:	08008fc5 	.word	0x08008fc5
 8008768:	08008c8f 	.word	0x08008c8f
 800876c:	08008cdb 	.word	0x08008cdb
 8008770:	08008d5d 	.word	0x08008d5d
 8008774:	08008dab 	.word	0x08008dab
 8008778:	08008eb1 	.word	0x08008eb1
 800877c:	08008f03 	.word	0x08008f03
 8008780:	08008f55 	.word	0x08008f55
 8008784:	08008fb1 	.word	0x08008fb1
 8008788:	08008fb1 	.word	0x08008fb1
 800878c:	08008fb1 	.word	0x08008fb1
 8008790:	08008fb1 	.word	0x08008fb1
 8008794:	08008fb1 	.word	0x08008fb1
 8008798:	08008fb1 	.word	0x08008fb1
 800879c:	08008fb1 	.word	0x08008fb1
 80087a0:	08008fb1 	.word	0x08008fb1
 80087a4:	08008fb1 	.word	0x08008fb1
 80087a8:	08008fb1 	.word	0x08008fb1
 80087ac:	08008fb1 	.word	0x08008fb1
 80087b0:	08008f5d 	.word	0x08008f5d
 80087b4:	200007c0 	.word	0x200007c0
 80087b8:	20000824 	.word	0x20000824
 80087bc:	2000083c 	.word	0x2000083c
 80087c0:	20000854 	.word	0x20000854
 80087c4:	2000086c 	.word	0x2000086c
 80087c8:	20000884 	.word	0x20000884
 80087cc:	2000089c 	.word	0x2000089c
 80087d0:	200007a4 	.word	0x200007a4
 80087d4:	200008b4 	.word	0x200008b4
	{
	case ('1'): // CRK configuration
	{
		if (CRK_config == false)
 80087d8:	4b9f      	ldr	r3, [pc, #636]	; (8008a58 <USART_ProcessMessage+0x748>)
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	f083 0301 	eor.w	r3, r3, #1
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	f000 8085 	beq.w	80088f2 <USART_ProcessMessage+0x5e2>
		{
			if (data_counter == 7)
 80087e8:	4b9c      	ldr	r3, [pc, #624]	; (8008a5c <USART_ProcessMessage+0x74c>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2b07      	cmp	r3, #7
 80087ee:	d17e      	bne.n	80088ee <USART_ProcessMessage+0x5de>
			{
				number_teeth_CRK = atoi(temp_chars_1);
 80087f0:	489b      	ldr	r0, [pc, #620]	; (8008a60 <USART_ProcessMessage+0x750>)
 80087f2:	f000 fd10 	bl	8009216 <atoi>
 80087f6:	4603      	mov	r3, r0
 80087f8:	4a9a      	ldr	r2, [pc, #616]	; (8008a64 <USART_ProcessMessage+0x754>)
 80087fa:	6013      	str	r3, [r2, #0]
				number_miss_teeth = atoi(temp_chars_2);
 80087fc:	489a      	ldr	r0, [pc, #616]	; (8008a68 <USART_ProcessMessage+0x758>)
 80087fe:	f000 fd0a 	bl	8009216 <atoi>
 8008802:	4603      	mov	r3, r0
 8008804:	4a99      	ldr	r2, [pc, #612]	; (8008a6c <USART_ProcessMessage+0x75c>)
 8008806:	6013      	str	r3, [r2, #0]
				number_gap = atoi(temp_chars_3);
 8008808:	4899      	ldr	r0, [pc, #612]	; (8008a70 <USART_ProcessMessage+0x760>)
 800880a:	f000 fd04 	bl	8009216 <atoi>
 800880e:	4603      	mov	r3, r0
 8008810:	4a98      	ldr	r2, [pc, #608]	; (8008a74 <USART_ProcessMessage+0x764>)
 8008812:	6013      	str	r3, [r2, #0]
				tdc_to_gap = atof(temp_chars_4);
 8008814:	4898      	ldr	r0, [pc, #608]	; (8008a78 <USART_ProcessMessage+0x768>)
 8008816:	f000 fcfb 	bl	8009210 <atof>
 800881a:	4602      	mov	r2, r0
 800881c:	460b      	mov	r3, r1
 800881e:	4997      	ldr	r1, [pc, #604]	; (8008a7c <USART_ProcessMessage+0x76c>)
 8008820:	e9c1 2300 	strd	r2, r3, [r1]
				first_seg_angle = atof(temp_chars_5);
 8008824:	4896      	ldr	r0, [pc, #600]	; (8008a80 <USART_ProcessMessage+0x770>)
 8008826:	f000 fcf3 	bl	8009210 <atof>
 800882a:	4602      	mov	r2, r0
 800882c:	460b      	mov	r3, r1
 800882e:	4995      	ldr	r1, [pc, #596]	; (8008a84 <USART_ProcessMessage+0x774>)
 8008830:	e9c1 2300 	strd	r2, r3, [r1]
				number_cylinder = atoi(temp_chars_6);
 8008834:	4894      	ldr	r0, [pc, #592]	; (8008a88 <USART_ProcessMessage+0x778>)
 8008836:	f000 fcee 	bl	8009216 <atoi>
 800883a:	4603      	mov	r3, r0
 800883c:	4a93      	ldr	r2, [pc, #588]	; (8008a8c <USART_ProcessMessage+0x77c>)
 800883e:	6013      	str	r3, [r2, #0]
				sensortype_CRK = temp_chars_7[0];
 8008840:	4b93      	ldr	r3, [pc, #588]	; (8008a90 <USART_ProcessMessage+0x780>)
 8008842:	781a      	ldrb	r2, [r3, #0]
 8008844:	4b93      	ldr	r3, [pc, #588]	; (8008a94 <USART_ProcessMessage+0x784>)
 8008846:	701a      	strb	r2, [r3, #0]

				if (number_teeth_CRK > 255 || number_miss_teeth > 2
 8008848:	4b86      	ldr	r3, [pc, #536]	; (8008a64 <USART_ProcessMessage+0x754>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2bff      	cmp	r3, #255	; 0xff
 800884e:	dc42      	bgt.n	80088d6 <USART_ProcessMessage+0x5c6>
 8008850:	4b86      	ldr	r3, [pc, #536]	; (8008a6c <USART_ProcessMessage+0x75c>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2b02      	cmp	r3, #2
 8008856:	dc3e      	bgt.n	80088d6 <USART_ProcessMessage+0x5c6>
						|| number_gap > 3 || tdc_to_gap > 360.0
 8008858:	4b86      	ldr	r3, [pc, #536]	; (8008a74 <USART_ProcessMessage+0x764>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	2b03      	cmp	r3, #3
 800885e:	dc3a      	bgt.n	80088d6 <USART_ProcessMessage+0x5c6>
 8008860:	4b86      	ldr	r3, [pc, #536]	; (8008a7c <USART_ProcessMessage+0x76c>)
 8008862:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008866:	f04f 0200 	mov.w	r2, #0
 800886a:	4b8b      	ldr	r3, [pc, #556]	; (8008a98 <USART_ProcessMessage+0x788>)
 800886c:	f7f8 f8c4 	bl	80009f8 <__aeabi_dcmpgt>
 8008870:	4603      	mov	r3, r0
 8008872:	2b00      	cmp	r3, #0
 8008874:	d12f      	bne.n	80088d6 <USART_ProcessMessage+0x5c6>
						|| number_teeth_CRK <= 0 || number_miss_teeth <= 0
 8008876:	4b7b      	ldr	r3, [pc, #492]	; (8008a64 <USART_ProcessMessage+0x754>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	dd2b      	ble.n	80088d6 <USART_ProcessMessage+0x5c6>
 800887e:	4b7b      	ldr	r3, [pc, #492]	; (8008a6c <USART_ProcessMessage+0x75c>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	2b00      	cmp	r3, #0
 8008884:	dd27      	ble.n	80088d6 <USART_ProcessMessage+0x5c6>
						|| number_gap <= 0 || tdc_to_gap <= 0
 8008886:	4b7b      	ldr	r3, [pc, #492]	; (8008a74 <USART_ProcessMessage+0x764>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	2b00      	cmp	r3, #0
 800888c:	dd23      	ble.n	80088d6 <USART_ProcessMessage+0x5c6>
 800888e:	4b7b      	ldr	r3, [pc, #492]	; (8008a7c <USART_ProcessMessage+0x76c>)
 8008890:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008894:	f04f 0200 	mov.w	r2, #0
 8008898:	f04f 0300 	mov.w	r3, #0
 800889c:	f7f8 f898 	bl	80009d0 <__aeabi_dcmple>
 80088a0:	4603      	mov	r3, r0
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d117      	bne.n	80088d6 <USART_ProcessMessage+0x5c6>
						|| first_seg_angle <= 0 || number_cylinder <= 0
 80088a6:	4b77      	ldr	r3, [pc, #476]	; (8008a84 <USART_ProcessMessage+0x774>)
 80088a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80088ac:	f04f 0200 	mov.w	r2, #0
 80088b0:	f04f 0300 	mov.w	r3, #0
 80088b4:	f7f8 f88c 	bl	80009d0 <__aeabi_dcmple>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d10b      	bne.n	80088d6 <USART_ProcessMessage+0x5c6>
 80088be:	4b73      	ldr	r3, [pc, #460]	; (8008a8c <USART_ProcessMessage+0x77c>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	dd07      	ble.n	80088d6 <USART_ProcessMessage+0x5c6>
						|| (sensortype_CRK != 'c' && sensortype_CRK != 'h'))
 80088c6:	4b73      	ldr	r3, [pc, #460]	; (8008a94 <USART_ProcessMessage+0x784>)
 80088c8:	781b      	ldrb	r3, [r3, #0]
 80088ca:	2b63      	cmp	r3, #99	; 0x63
 80088cc:	d005      	beq.n	80088da <USART_ProcessMessage+0x5ca>
 80088ce:	4b71      	ldr	r3, [pc, #452]	; (8008a94 <USART_ProcessMessage+0x784>)
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	2b68      	cmp	r3, #104	; 0x68
 80088d4:	d001      	beq.n	80088da <USART_ProcessMessage+0x5ca>
				{
					USART_COM_error();
 80088d6:	f000 fbb9 	bl	800904c <USART_COM_error>
				}

				//configure CRK if no communication error is present
				if (com_error == false)
 80088da:	4b70      	ldr	r3, [pc, #448]	; (8008a9c <USART_ProcessMessage+0x78c>)
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	f083 0301 	eor.w	r3, r3, #1
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d004      	beq.n	80088f2 <USART_ProcessMessage+0x5e2>
				{
					CRK_configuration();
 80088e8:	f7ff f8de 	bl	8007aa8 <CRK_configuration>
 80088ec:	e001      	b.n	80088f2 <USART_ProcessMessage+0x5e2>
				}

			}
			else
			{
				USART_COM_error();
 80088ee:	f000 fbad 	bl	800904c <USART_COM_error>
			}
		}
		// Delete temporary character arrays
		Reset_temp_arrays();
 80088f2:	f000 fc55 	bl	80091a0 <Reset_temp_arrays>

		break;
 80088f6:	e368      	b.n	8008fca <USART_ProcessMessage+0xcba>

	}

	case ('2'): // CAM configuration
	{
		if (CAM_config == false)
 80088f8:	4b69      	ldr	r3, [pc, #420]	; (8008aa0 <USART_ProcessMessage+0x790>)
 80088fa:	781b      	ldrb	r3, [r3, #0]
 80088fc:	f083 0301 	eor.w	r3, r3, #1
 8008900:	b2db      	uxtb	r3, r3
 8008902:	2b00      	cmp	r3, #0
 8008904:	d067      	beq.n	80089d6 <USART_ProcessMessage+0x6c6>
		{
			if (data_counter
					== (4 + number_active_edges_CAM[cam_setup_counter]))
 8008906:	4b67      	ldr	r3, [pc, #412]	; (8008aa4 <USART_ProcessMessage+0x794>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a67      	ldr	r2, [pc, #412]	; (8008aa8 <USART_ProcessMessage+0x798>)
 800890c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008910:	3304      	adds	r3, #4
 8008912:	4a52      	ldr	r2, [pc, #328]	; (8008a5c <USART_ProcessMessage+0x74c>)
 8008914:	6812      	ldr	r2, [r2, #0]
			if (data_counter
 8008916:	4293      	cmp	r3, r2
 8008918:	d15b      	bne.n	80089d2 <USART_ProcessMessage+0x6c2>
			{
				number_of_CAM = atoi(temp_chars_2);
 800891a:	4853      	ldr	r0, [pc, #332]	; (8008a68 <USART_ProcessMessage+0x758>)
 800891c:	f000 fc7b 	bl	8009216 <atoi>
 8008920:	4603      	mov	r3, r0
 8008922:	4a62      	ldr	r2, [pc, #392]	; (8008aac <USART_ProcessMessage+0x79c>)
 8008924:	6013      	str	r3, [r2, #0]
				active_CAM_edges[cam_setup_counter] = temp_chars_3[0];
 8008926:	4b5f      	ldr	r3, [pc, #380]	; (8008aa4 <USART_ProcessMessage+0x794>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a51      	ldr	r2, [pc, #324]	; (8008a70 <USART_ProcessMessage+0x760>)
 800892c:	7811      	ldrb	r1, [r2, #0]
 800892e:	4a60      	ldr	r2, [pc, #384]	; (8008ab0 <USART_ProcessMessage+0x7a0>)
 8008930:	54d1      	strb	r1, [r2, r3]
				filter_time_CAM[cam_setup_counter] = atof(temp_chars_4);
 8008932:	4b5c      	ldr	r3, [pc, #368]	; (8008aa4 <USART_ProcessMessage+0x794>)
 8008934:	681c      	ldr	r4, [r3, #0]
 8008936:	4850      	ldr	r0, [pc, #320]	; (8008a78 <USART_ProcessMessage+0x768>)
 8008938:	f000 fc6a 	bl	8009210 <atof>
 800893c:	4602      	mov	r2, r0
 800893e:	460b      	mov	r3, r1
 8008940:	485c      	ldr	r0, [pc, #368]	; (8008ab4 <USART_ProcessMessage+0x7a4>)
 8008942:	00e1      	lsls	r1, r4, #3
 8008944:	4401      	add	r1, r0
 8008946:	e9c1 2300 	strd	r2, r3, [r1]

				if (filter_time_CAM[cam_setup_counter] <= 0
 800894a:	4b56      	ldr	r3, [pc, #344]	; (8008aa4 <USART_ProcessMessage+0x794>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4a59      	ldr	r2, [pc, #356]	; (8008ab4 <USART_ProcessMessage+0x7a4>)
 8008950:	00db      	lsls	r3, r3, #3
 8008952:	4413      	add	r3, r2
 8008954:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008958:	f04f 0200 	mov.w	r2, #0
 800895c:	f04f 0300 	mov.w	r3, #0
 8008960:	f7f8 f836 	bl	80009d0 <__aeabi_dcmple>
 8008964:	4603      	mov	r3, r0
 8008966:	2b00      	cmp	r3, #0
 8008968:	d119      	bne.n	800899e <USART_ProcessMessage+0x68e>
						|| number_active_edges_CAM[cam_setup_counter] <= 0
 800896a:	4b4e      	ldr	r3, [pc, #312]	; (8008aa4 <USART_ProcessMessage+0x794>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a4e      	ldr	r2, [pc, #312]	; (8008aa8 <USART_ProcessMessage+0x798>)
 8008970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d012      	beq.n	800899e <USART_ProcessMessage+0x68e>
						|| CAM_edges[cam_setup_counter][0] <= 0)
 8008978:	4b4a      	ldr	r3, [pc, #296]	; (8008aa4 <USART_ProcessMessage+0x794>)
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	494e      	ldr	r1, [pc, #312]	; (8008ab8 <USART_ProcessMessage+0x7a8>)
 800897e:	4613      	mov	r3, r2
 8008980:	005b      	lsls	r3, r3, #1
 8008982:	4413      	add	r3, r2
 8008984:	019b      	lsls	r3, r3, #6
 8008986:	440b      	add	r3, r1
 8008988:	e9d3 0100 	ldrd	r0, r1, [r3]
 800898c:	f04f 0200 	mov.w	r2, #0
 8008990:	f04f 0300 	mov.w	r3, #0
 8008994:	f7f8 f81c 	bl	80009d0 <__aeabi_dcmple>
 8008998:	4603      	mov	r3, r0
 800899a:	2b00      	cmp	r3, #0
 800899c:	d001      	beq.n	80089a2 <USART_ProcessMessage+0x692>
				{
					USART_COM_error();
 800899e:	f000 fb55 	bl	800904c <USART_COM_error>
				}

				cam_setup_counter++;
 80089a2:	4b40      	ldr	r3, [pc, #256]	; (8008aa4 <USART_ProcessMessage+0x794>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	3301      	adds	r3, #1
 80089a8:	4a3e      	ldr	r2, [pc, #248]	; (8008aa4 <USART_ProcessMessage+0x794>)
 80089aa:	6013      	str	r3, [r2, #0]
				//configure CAM if no communication error is present
				if (com_error == false && (cam_setup_counter == number_of_CAM))
 80089ac:	4b3b      	ldr	r3, [pc, #236]	; (8008a9c <USART_ProcessMessage+0x78c>)
 80089ae:	781b      	ldrb	r3, [r3, #0]
 80089b0:	f083 0301 	eor.w	r3, r3, #1
 80089b4:	b2db      	uxtb	r3, r3
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d00d      	beq.n	80089d6 <USART_ProcessMessage+0x6c6>
 80089ba:	4b3a      	ldr	r3, [pc, #232]	; (8008aa4 <USART_ProcessMessage+0x794>)
 80089bc:	681a      	ldr	r2, [r3, #0]
 80089be:	4b3b      	ldr	r3, [pc, #236]	; (8008aac <USART_ProcessMessage+0x79c>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d107      	bne.n	80089d6 <USART_ProcessMessage+0x6c6>
				{
					cam_setup_counter = 0;
 80089c6:	4b37      	ldr	r3, [pc, #220]	; (8008aa4 <USART_ProcessMessage+0x794>)
 80089c8:	2200      	movs	r2, #0
 80089ca:	601a      	str	r2, [r3, #0]
					CAM_configuration();
 80089cc:	f7ff f934 	bl	8007c38 <CAM_configuration>
 80089d0:	e001      	b.n	80089d6 <USART_ProcessMessage+0x6c6>
				}
			}
			else
			{
				USART_COM_error();
 80089d2:	f000 fb3b 	bl	800904c <USART_COM_error>
			}
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 80089d6:	f000 fbe3 	bl	80091a0 <Reset_temp_arrays>

		break;
 80089da:	e2f6      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}

	case ('3'): // CRK configuration delete
	{
		if (data_counter == 1 && temp_chars_1[0] == 'S')
 80089dc:	4b1f      	ldr	r3, [pc, #124]	; (8008a5c <USART_ProcessMessage+0x74c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d113      	bne.n	8008a0c <USART_ProcessMessage+0x6fc>
 80089e4:	4b1e      	ldr	r3, [pc, #120]	; (8008a60 <USART_ProcessMessage+0x750>)
 80089e6:	781b      	ldrb	r3, [r3, #0]
 80089e8:	2b53      	cmp	r3, #83	; 0x53
 80089ea:	d10f      	bne.n	8008a0c <USART_ProcessMessage+0x6fc>
		{
			CRK_config = false;
 80089ec:	4b1a      	ldr	r3, [pc, #104]	; (8008a58 <USART_ProcessMessage+0x748>)
 80089ee:	2200      	movs	r2, #0
 80089f0:	701a      	strb	r2, [r3, #0]

			configuration_complete = false;
 80089f2:	4b32      	ldr	r3, [pc, #200]	; (8008abc <USART_ProcessMessage+0x7ac>)
 80089f4:	2200      	movs	r2, #0
 80089f6:	701a      	strb	r2, [r3, #0]
			CRK_synch = false;
 80089f8:	4b31      	ldr	r3, [pc, #196]	; (8008ac0 <USART_ProcessMessage+0x7b0>)
 80089fa:	2200      	movs	r2, #0
 80089fc:	701a      	strb	r2, [r3, #0]
			CRK_CAM_synch = false;
 80089fe:	4b31      	ldr	r3, [pc, #196]	; (8008ac4 <USART_ProcessMessage+0x7b4>)
 8008a00:	2200      	movs	r2, #0
 8008a02:	701a      	strb	r2, [r3, #0]
			//CRK_CAM_synch[1] = false;
			CRK_synch_temp = false;
 8008a04:	4b30      	ldr	r3, [pc, #192]	; (8008ac8 <USART_ProcessMessage+0x7b8>)
 8008a06:	2200      	movs	r2, #0
 8008a08:	701a      	strb	r2, [r3, #0]
 8008a0a:	e001      	b.n	8008a10 <USART_ProcessMessage+0x700>
		}
		else
		{
			USART_COM_error();
 8008a0c:	f000 fb1e 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008a10:	f000 fbc6 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008a14:	e2d9      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}

	case ('4'): // CAM configuration delete
	{
		if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008a16:	4b11      	ldr	r3, [pc, #68]	; (8008a5c <USART_ProcessMessage+0x74c>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d116      	bne.n	8008a4c <USART_ProcessMessage+0x73c>
 8008a1e:	4b10      	ldr	r3, [pc, #64]	; (8008a60 <USART_ProcessMessage+0x750>)
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	2b53      	cmp	r3, #83	; 0x53
 8008a24:	d112      	bne.n	8008a4c <USART_ProcessMessage+0x73c>
		{
			CAM_config = false;
 8008a26:	4b1e      	ldr	r3, [pc, #120]	; (8008aa0 <USART_ProcessMessage+0x790>)
 8008a28:	2200      	movs	r2, #0
 8008a2a:	701a      	strb	r2, [r3, #0]

			cam_setup_counter = 0;
 8008a2c:	4b1d      	ldr	r3, [pc, #116]	; (8008aa4 <USART_ProcessMessage+0x794>)
 8008a2e:	2200      	movs	r2, #0
 8008a30:	601a      	str	r2, [r3, #0]

			configuration_complete = false;
 8008a32:	4b22      	ldr	r3, [pc, #136]	; (8008abc <USART_ProcessMessage+0x7ac>)
 8008a34:	2200      	movs	r2, #0
 8008a36:	701a      	strb	r2, [r3, #0]
			CRK_synch = false;
 8008a38:	4b21      	ldr	r3, [pc, #132]	; (8008ac0 <USART_ProcessMessage+0x7b0>)
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	701a      	strb	r2, [r3, #0]
			CRK_CAM_synch = false;
 8008a3e:	4b21      	ldr	r3, [pc, #132]	; (8008ac4 <USART_ProcessMessage+0x7b4>)
 8008a40:	2200      	movs	r2, #0
 8008a42:	701a      	strb	r2, [r3, #0]
			//CRK_CAM_synch[1] = false;
			CRK_synch_temp = false;
 8008a44:	4b20      	ldr	r3, [pc, #128]	; (8008ac8 <USART_ProcessMessage+0x7b8>)
 8008a46:	2200      	movs	r2, #0
 8008a48:	701a      	strb	r2, [r3, #0]
 8008a4a:	e001      	b.n	8008a50 <USART_ProcessMessage+0x740>
		}
		else
		{
			USART_COM_error();
 8008a4c:	f000 fafe 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008a50:	f000 fba6 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008a54:	e2b9      	b.n	8008fca <USART_ProcessMessage+0xcba>
 8008a56:	bf00      	nop
 8008a58:	200002ac 	.word	0x200002ac
 8008a5c:	2000079c 	.word	0x2000079c
 8008a60:	200007c4 	.word	0x200007c4
 8008a64:	20000234 	.word	0x20000234
 8008a68:	200007dc 	.word	0x200007dc
 8008a6c:	20000238 	.word	0x20000238
 8008a70:	200007f4 	.word	0x200007f4
 8008a74:	2000023c 	.word	0x2000023c
 8008a78:	2000080c 	.word	0x2000080c
 8008a7c:	20000240 	.word	0x20000240
 8008a80:	20000824 	.word	0x20000824
 8008a84:	20000248 	.word	0x20000248
 8008a88:	2000083c 	.word	0x2000083c
 8008a8c:	20000250 	.word	0x20000250
 8008a90:	20000854 	.word	0x20000854
 8008a94:	20000258 	.word	0x20000258
 8008a98:	40768000 	.word	0x40768000
 8008a9c:	200008b3 	.word	0x200008b3
 8008aa0:	20000666 	.word	0x20000666
 8008aa4:	200005e4 	.word	0x200005e4
 8008aa8:	200002b0 	.word	0x200002b0
 8008aac:	20000008 	.word	0x20000008
 8008ab0:	200005e0 	.word	0x200005e0
 8008ab4:	200002c0 	.word	0x200002c0
 8008ab8:	200002d0 	.word	0x200002d0
 8008abc:	200005e8 	.word	0x200005e8
 8008ac0:	200002a8 	.word	0x200002a8
 8008ac4:	20000664 	.word	0x20000664
 8008ac8:	200002a9 	.word	0x200002a9
	}

	case ('5'): // active_cam_failure init
	{
		if (data_counter == 1 && (atoi(temp_chars_1) <= 2))
 8008acc:	4b92      	ldr	r3, [pc, #584]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d10c      	bne.n	8008aee <USART_ProcessMessage+0x7de>
 8008ad4:	4891      	ldr	r0, [pc, #580]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008ad6:	f000 fb9e 	bl	8009216 <atoi>
 8008ada:	4603      	mov	r3, r0
 8008adc:	2b02      	cmp	r3, #2
 8008ade:	dc06      	bgt.n	8008aee <USART_ProcessMessage+0x7de>
		{
			active_cam_failure = atoi(temp_chars_1);
 8008ae0:	488e      	ldr	r0, [pc, #568]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008ae2:	f000 fb98 	bl	8009216 <atoi>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	4a8d      	ldr	r2, [pc, #564]	; (8008d20 <USART_ProcessMessage+0xa10>)
 8008aea:	6013      	str	r3, [r2, #0]
		}
		else
		{
			USART_COM_error();
		}
		break;
 8008aec:	e26d      	b.n	8008fca <USART_ProcessMessage+0xcba>
			USART_COM_error();
 8008aee:	f000 faad 	bl	800904c <USART_COM_error>
		break;
 8008af2:	e26a      	b.n	8008fca <USART_ProcessMessage+0xcba>
		break;
	}

	case ('7'): // CRK_RUN_OUT(START or STOP)
	{
		if (data_counter == 4 && temp_chars_1[0] == 'B')
 8008af4:	4b88      	ldr	r3, [pc, #544]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	2b04      	cmp	r3, #4
 8008afa:	d119      	bne.n	8008b30 <USART_ProcessMessage+0x820>
 8008afc:	4b87      	ldr	r3, [pc, #540]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008afe:	781b      	ldrb	r3, [r3, #0]
 8008b00:	2b42      	cmp	r3, #66	; 0x42
 8008b02:	d115      	bne.n	8008b30 <USART_ProcessMessage+0x820>
		{
			angle_to_start_failure_CRK_RUN_OUT = atoi(temp_chars_2);
 8008b04:	4887      	ldr	r0, [pc, #540]	; (8008d24 <USART_ProcessMessage+0xa14>)
 8008b06:	f000 fb86 	bl	8009216 <atoi>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	4b86      	ldr	r3, [pc, #536]	; (8008d28 <USART_ProcessMessage+0xa18>)
 8008b10:	601a      	str	r2, [r3, #0]
			sc_type_CRK_RUN_OUT = temp_chars_3[0];
 8008b12:	4b86      	ldr	r3, [pc, #536]	; (8008d2c <USART_ProcessMessage+0xa1c>)
 8008b14:	781a      	ldrb	r2, [r3, #0]
 8008b16:	4b86      	ldr	r3, [pc, #536]	; (8008d30 <USART_ProcessMessage+0xa20>)
 8008b18:	701a      	strb	r2, [r3, #0]
			failure_period_CRK_RUN_OUT = atoi(temp_chars_4);
 8008b1a:	4886      	ldr	r0, [pc, #536]	; (8008d34 <USART_ProcessMessage+0xa24>)
 8008b1c:	f000 fb7b 	bl	8009216 <atoi>
 8008b20:	4603      	mov	r3, r0
 8008b22:	461a      	mov	r2, r3
 8008b24:	4b84      	ldr	r3, [pc, #528]	; (8008d38 <USART_ProcessMessage+0xa28>)
 8008b26:	601a      	str	r2, [r3, #0]

			failure_identify = '4';
 8008b28:	4b84      	ldr	r3, [pc, #528]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008b2a:	2234      	movs	r2, #52	; 0x34
 8008b2c:	701a      	strb	r2, [r3, #0]
 8008b2e:	e00f      	b.n	8008b50 <USART_ProcessMessage+0x840>
		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008b30:	4b79      	ldr	r3, [pc, #484]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	d109      	bne.n	8008b4c <USART_ProcessMessage+0x83c>
 8008b38:	4b78      	ldr	r3, [pc, #480]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	2b53      	cmp	r3, #83	; 0x53
 8008b3e:	d105      	bne.n	8008b4c <USART_ProcessMessage+0x83c>
		{
			failure_identify = '0';
 8008b40:	4b7e      	ldr	r3, [pc, #504]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008b42:	2230      	movs	r2, #48	; 0x30
 8008b44:	701a      	strb	r2, [r3, #0]

			CRK_RUN_OUT_reset();
 8008b46:	f7fb fffb 	bl	8004b40 <CRK_RUN_OUT_reset>
 8008b4a:	e001      	b.n	8008b50 <USART_ProcessMessage+0x840>
		}
		else
		{
			USART_COM_error();
 8008b4c:	f000 fa7e 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008b50:	f000 fb26 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008b54:	e239      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}

	case ('8'): // CAM_PER(START or STOP)
	{
		if (data_counter == 3 && temp_chars_1[0] == 'B')
 8008b56:	4b70      	ldr	r3, [pc, #448]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	2b03      	cmp	r3, #3
 8008b5c:	d112      	bne.n	8008b84 <USART_ProcessMessage+0x874>
 8008b5e:	4b6f      	ldr	r3, [pc, #444]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008b60:	781b      	ldrb	r3, [r3, #0]
 8008b62:	2b42      	cmp	r3, #66	; 0x42
 8008b64:	d10e      	bne.n	8008b84 <USART_ProcessMessage+0x874>
		{
			active_edges_CAM_PER = temp_chars_2[0];
 8008b66:	4b6f      	ldr	r3, [pc, #444]	; (8008d24 <USART_ProcessMessage+0xa14>)
 8008b68:	781a      	ldrb	r2, [r3, #0]
 8008b6a:	4b75      	ldr	r3, [pc, #468]	; (8008d40 <USART_ProcessMessage+0xa30>)
 8008b6c:	701a      	strb	r2, [r3, #0]
			number_edges_CAM_PER = atoi(temp_chars_3);
 8008b6e:	486f      	ldr	r0, [pc, #444]	; (8008d2c <USART_ProcessMessage+0xa1c>)
 8008b70:	f000 fb51 	bl	8009216 <atoi>
 8008b74:	4603      	mov	r3, r0
 8008b76:	461a      	mov	r2, r3
 8008b78:	4b72      	ldr	r3, [pc, #456]	; (8008d44 <USART_ProcessMessage+0xa34>)
 8008b7a:	601a      	str	r2, [r3, #0]

			failure_identify = '5';
 8008b7c:	4b6f      	ldr	r3, [pc, #444]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008b7e:	2235      	movs	r2, #53	; 0x35
 8008b80:	701a      	strb	r2, [r3, #0]
 8008b82:	e00f      	b.n	8008ba4 <USART_ProcessMessage+0x894>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008b84:	4b64      	ldr	r3, [pc, #400]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d109      	bne.n	8008ba0 <USART_ProcessMessage+0x890>
 8008b8c:	4b63      	ldr	r3, [pc, #396]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	2b53      	cmp	r3, #83	; 0x53
 8008b92:	d105      	bne.n	8008ba0 <USART_ProcessMessage+0x890>
		{
			failure_identify = '0';
 8008b94:	4b69      	ldr	r3, [pc, #420]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008b96:	2230      	movs	r2, #48	; 0x30
 8008b98:	701a      	strb	r2, [r3, #0]
			CAM_PER_reset();
 8008b9a:	f7fc fa27 	bl	8004fec <CAM_PER_reset>
 8008b9e:	e001      	b.n	8008ba4 <USART_ProcessMessage+0x894>

		}
		else
		{
			USART_COM_error();
 8008ba0:	f000 fa54 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008ba4:	f000 fafc 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008ba8:	e20f      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}

	case ('9'): // CRK_TOOTH_PER(START or STOP)
	{
		if (data_counter == 1 && temp_chars_1[0] == 'B')
 8008baa:	4b5b      	ldr	r3, [pc, #364]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d10e      	bne.n	8008bd0 <USART_ProcessMessage+0x8c0>
 8008bb2:	4b5a      	ldr	r3, [pc, #360]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008bb4:	781b      	ldrb	r3, [r3, #0]
 8008bb6:	2b42      	cmp	r3, #66	; 0x42
 8008bb8:	d10a      	bne.n	8008bd0 <USART_ProcessMessage+0x8c0>
		{
			__HAL_TIM_SET_AUTORELOAD(&htim3, 17);
 8008bba:	4b63      	ldr	r3, [pc, #396]	; (8008d48 <USART_ProcessMessage+0xa38>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	2211      	movs	r2, #17
 8008bc0:	62da      	str	r2, [r3, #44]	; 0x2c
 8008bc2:	4b61      	ldr	r3, [pc, #388]	; (8008d48 <USART_ProcessMessage+0xa38>)
 8008bc4:	2211      	movs	r2, #17
 8008bc6:	60da      	str	r2, [r3, #12]
			failure_identify = '6';
 8008bc8:	4b5c      	ldr	r3, [pc, #368]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008bca:	2236      	movs	r2, #54	; 0x36
 8008bcc:	701a      	strb	r2, [r3, #0]
 8008bce:	e00f      	b.n	8008bf0 <USART_ProcessMessage+0x8e0>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008bd0:	4b51      	ldr	r3, [pc, #324]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d109      	bne.n	8008bec <USART_ProcessMessage+0x8dc>
 8008bd8:	4b50      	ldr	r3, [pc, #320]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008bda:	781b      	ldrb	r3, [r3, #0]
 8008bdc:	2b53      	cmp	r3, #83	; 0x53
 8008bde:	d105      	bne.n	8008bec <USART_ProcessMessage+0x8dc>
		{
			failure_identify = '0';
 8008be0:	4b56      	ldr	r3, [pc, #344]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008be2:	2230      	movs	r2, #48	; 0x30
 8008be4:	701a      	strb	r2, [r3, #0]

			CRK_TOOTH_PER_reset();
 8008be6:	f7fc fa41 	bl	800506c <CRK_TOOTH_PER_reset>
 8008bea:	e001      	b.n	8008bf0 <USART_ProcessMessage+0x8e0>
		}
		else
		{
			USART_COM_error();
 8008bec:	f000 fa2e 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008bf0:	f000 fad6 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008bf4:	e1e9      	b.n	8008fca <USART_ProcessMessage+0xcba>
		break;
	}

	case ('b'): // CAM_Pat_Err(START or STOP)
	{
		if (data_counter == 1 && temp_chars_1[0] == 'B')
 8008bf6:	4b48      	ldr	r3, [pc, #288]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d107      	bne.n	8008c0e <USART_ProcessMessage+0x8fe>
 8008bfe:	4b47      	ldr	r3, [pc, #284]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	2b42      	cmp	r3, #66	; 0x42
 8008c04:	d103      	bne.n	8008c0e <USART_ProcessMessage+0x8fe>
		{
			failure_identify = '8';
 8008c06:	4b4d      	ldr	r3, [pc, #308]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008c08:	2238      	movs	r2, #56	; 0x38
 8008c0a:	701a      	strb	r2, [r3, #0]
 8008c0c:	e00f      	b.n	8008c2e <USART_ProcessMessage+0x91e>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008c0e:	4b42      	ldr	r3, [pc, #264]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d109      	bne.n	8008c2a <USART_ProcessMessage+0x91a>
 8008c16:	4b41      	ldr	r3, [pc, #260]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	2b53      	cmp	r3, #83	; 0x53
 8008c1c:	d105      	bne.n	8008c2a <USART_ProcessMessage+0x91a>
		{
			failure_identify = '0';
 8008c1e:	4b47      	ldr	r3, [pc, #284]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008c20:	2230      	movs	r2, #48	; 0x30
 8008c22:	701a      	strb	r2, [r3, #0]
			CAM_PAT_ERR_reset();
 8008c24:	f7fd fb58 	bl	80062d8 <CAM_PAT_ERR_reset>
 8008c28:	e001      	b.n	8008c2e <USART_ProcessMessage+0x91e>
		}
		else
		{
			USART_COM_error();
 8008c2a:	f000 fa0f 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008c2e:	f000 fab7 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008c32:	e1ca      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}

	case ('c'): // CAM_SYN_CRK(START or STOP)
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 8008c34:	4b38      	ldr	r3, [pc, #224]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2b02      	cmp	r3, #2
 8008c3a:	d115      	bne.n	8008c68 <USART_ProcessMessage+0x958>
 8008c3c:	4b37      	ldr	r3, [pc, #220]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	2b42      	cmp	r3, #66	; 0x42
 8008c42:	d111      	bne.n	8008c68 <USART_ProcessMessage+0x958>
		{
			delay_angle_CAM_delay = atof(temp_chars_2);
 8008c44:	4837      	ldr	r0, [pc, #220]	; (8008d24 <USART_ProcessMessage+0xa14>)
 8008c46:	f000 fae3 	bl	8009210 <atof>
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	460b      	mov	r3, r1
 8008c4e:	493f      	ldr	r1, [pc, #252]	; (8008d4c <USART_ProcessMessage+0xa3c>)
 8008c50:	e9c1 2300 	strd	r2, r3, [r1]

			delay_factor_CAM_delay = 1;
 8008c54:	493e      	ldr	r1, [pc, #248]	; (8008d50 <USART_ProcessMessage+0xa40>)
 8008c56:	f04f 0200 	mov.w	r2, #0
 8008c5a:	4b3e      	ldr	r3, [pc, #248]	; (8008d54 <USART_ProcessMessage+0xa44>)
 8008c5c:	e9c1 2300 	strd	r2, r3, [r1]

			failure_identify = '9';
 8008c60:	4b36      	ldr	r3, [pc, #216]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008c62:	2239      	movs	r2, #57	; 0x39
 8008c64:	701a      	strb	r2, [r3, #0]
 8008c66:	e00f      	b.n	8008c88 <USART_ProcessMessage+0x978>
		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008c68:	4b2b      	ldr	r3, [pc, #172]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d109      	bne.n	8008c84 <USART_ProcessMessage+0x974>
 8008c70:	4b2a      	ldr	r3, [pc, #168]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	2b53      	cmp	r3, #83	; 0x53
 8008c76:	d105      	bne.n	8008c84 <USART_ProcessMessage+0x974>
		{
			failure_identify = '0';
 8008c78:	4b30      	ldr	r3, [pc, #192]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008c7a:	2230      	movs	r2, #48	; 0x30
 8008c7c:	701a      	strb	r2, [r3, #0]
			CAM_delay_reset();
 8008c7e:	f7fc fecd 	bl	8005a1c <CAM_delay_reset>
 8008c82:	e001      	b.n	8008c88 <USART_ProcessMessage+0x978>
		}
		else
		{
			USART_COM_error();
 8008c84:	f000 f9e2 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008c88:	f000 fa8a 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008c8c:	e19d      	b.n	8008fca <USART_ProcessMessage+0xcba>
		break;
	}

	case ('h'): // CRK_TOOTH_OFF
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 8008c8e:	4b22      	ldr	r3, [pc, #136]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	d10e      	bne.n	8008cb4 <USART_ProcessMessage+0x9a4>
 8008c96:	4b21      	ldr	r3, [pc, #132]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	2b42      	cmp	r3, #66	; 0x42
 8008c9c:	d10a      	bne.n	8008cb4 <USART_ProcessMessage+0x9a4>
		{

			number_tooth_off = atoi(temp_chars_2);
 8008c9e:	4821      	ldr	r0, [pc, #132]	; (8008d24 <USART_ProcessMessage+0xa14>)
 8008ca0:	f000 fab9 	bl	8009216 <atoi>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	4b2b      	ldr	r3, [pc, #172]	; (8008d58 <USART_ProcessMessage+0xa48>)
 8008caa:	601a      	str	r2, [r3, #0]
			failure_identify = 'h';
 8008cac:	4b23      	ldr	r3, [pc, #140]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008cae:	2268      	movs	r2, #104	; 0x68
 8008cb0:	701a      	strb	r2, [r3, #0]
 8008cb2:	e00f      	b.n	8008cd4 <USART_ProcessMessage+0x9c4>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008cb4:	4b18      	ldr	r3, [pc, #96]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d109      	bne.n	8008cd0 <USART_ProcessMessage+0x9c0>
 8008cbc:	4b17      	ldr	r3, [pc, #92]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008cbe:	781b      	ldrb	r3, [r3, #0]
 8008cc0:	2b53      	cmp	r3, #83	; 0x53
 8008cc2:	d105      	bne.n	8008cd0 <USART_ProcessMessage+0x9c0>
		{
			failure_identify = '0';
 8008cc4:	4b1d      	ldr	r3, [pc, #116]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008cc6:	2230      	movs	r2, #48	; 0x30
 8008cc8:	701a      	strb	r2, [r3, #0]
			CRK_TOOTH_OFF_reset();
 8008cca:	f7fc ffcb 	bl	8005c64 <CRK_TOOTH_OFF_reset>
 8008cce:	e001      	b.n	8008cd4 <USART_ProcessMessage+0x9c4>
		}
		else
		{
			USART_COM_error();
 8008cd0:	f000 f9bc 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008cd4:	f000 fa64 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008cd8:	e177      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}

	case ('i'): // CRK_GAP_NOT_DET
	{
		if (data_counter == 1 && temp_chars_1[0] == 'B')
 8008cda:	4b0f      	ldr	r3, [pc, #60]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	2b01      	cmp	r3, #1
 8008ce0:	d107      	bne.n	8008cf2 <USART_ProcessMessage+0x9e2>
 8008ce2:	4b0e      	ldr	r3, [pc, #56]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	2b42      	cmp	r3, #66	; 0x42
 8008ce8:	d103      	bne.n	8008cf2 <USART_ProcessMessage+0x9e2>
		{

			failure_identify = 'i';
 8008cea:	4b14      	ldr	r3, [pc, #80]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008cec:	2269      	movs	r2, #105	; 0x69
 8008cee:	701a      	strb	r2, [r3, #0]
 8008cf0:	e00f      	b.n	8008d12 <USART_ProcessMessage+0xa02>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008cf2:	4b09      	ldr	r3, [pc, #36]	; (8008d18 <USART_ProcessMessage+0xa08>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	d109      	bne.n	8008d0e <USART_ProcessMessage+0x9fe>
 8008cfa:	4b08      	ldr	r3, [pc, #32]	; (8008d1c <USART_ProcessMessage+0xa0c>)
 8008cfc:	781b      	ldrb	r3, [r3, #0]
 8008cfe:	2b53      	cmp	r3, #83	; 0x53
 8008d00:	d105      	bne.n	8008d0e <USART_ProcessMessage+0x9fe>
		{
			failure_identify = '0';
 8008d02:	4b0e      	ldr	r3, [pc, #56]	; (8008d3c <USART_ProcessMessage+0xa2c>)
 8008d04:	2230      	movs	r2, #48	; 0x30
 8008d06:	701a      	strb	r2, [r3, #0]
			CRK_GAP_NOT_DET_reset();
 8008d08:	f7fd f844 	bl	8005d94 <CRK_GAP_NOT_DET_reset>
 8008d0c:	e001      	b.n	8008d12 <USART_ProcessMessage+0xa02>
		}
		else
		{
			USART_COM_error();
 8008d0e:	f000 f99d 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008d12:	f000 fa45 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008d16:	e158      	b.n	8008fca <USART_ProcessMessage+0xcba>
 8008d18:	2000079c 	.word	0x2000079c
 8008d1c:	200007c4 	.word	0x200007c4
 8008d20:	20000670 	.word	0x20000670
 8008d24:	200007dc 	.word	0x200007dc
 8008d28:	20000680 	.word	0x20000680
 8008d2c:	200007f4 	.word	0x200007f4
 8008d30:	2000067b 	.word	0x2000067b
 8008d34:	2000080c 	.word	0x2000080c
 8008d38:	20000684 	.word	0x20000684
 8008d3c:	2000000c 	.word	0x2000000c
 8008d40:	2000069c 	.word	0x2000069c
 8008d44:	20000698 	.word	0x20000698
 8008d48:	2000094c 	.word	0x2000094c
 8008d4c:	20000738 	.word	0x20000738
 8008d50:	20000018 	.word	0x20000018
 8008d54:	3ff00000 	.word	0x3ff00000
 8008d58:	2000074c 	.word	0x2000074c
	}

	case ('j'): // SEG_ADP_ER_LIM
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 8008d5c:	4ba6      	ldr	r3, [pc, #664]	; (8008ff8 <USART_ProcessMessage+0xce8>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	2b02      	cmp	r3, #2
 8008d62:	d10f      	bne.n	8008d84 <USART_ProcessMessage+0xa74>
 8008d64:	4ba5      	ldr	r3, [pc, #660]	; (8008ffc <USART_ProcessMessage+0xcec>)
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	2b42      	cmp	r3, #66	; 0x42
 8008d6a:	d10b      	bne.n	8008d84 <USART_ProcessMessage+0xa74>
		{
			crk_delay_SEG_ADP_ER_LIM = atof(temp_chars_2);
 8008d6c:	48a4      	ldr	r0, [pc, #656]	; (8009000 <USART_ProcessMessage+0xcf0>)
 8008d6e:	f000 fa4f 	bl	8009210 <atof>
 8008d72:	4602      	mov	r2, r0
 8008d74:	460b      	mov	r3, r1
 8008d76:	49a3      	ldr	r1, [pc, #652]	; (8009004 <USART_ProcessMessage+0xcf4>)
 8008d78:	e9c1 2300 	strd	r2, r3, [r1]
			failure_identify = 'j';
 8008d7c:	4ba2      	ldr	r3, [pc, #648]	; (8009008 <USART_ProcessMessage+0xcf8>)
 8008d7e:	226a      	movs	r2, #106	; 0x6a
 8008d80:	701a      	strb	r2, [r3, #0]
 8008d82:	e00f      	b.n	8008da4 <USART_ProcessMessage+0xa94>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008d84:	4b9c      	ldr	r3, [pc, #624]	; (8008ff8 <USART_ProcessMessage+0xce8>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d109      	bne.n	8008da0 <USART_ProcessMessage+0xa90>
 8008d8c:	4b9b      	ldr	r3, [pc, #620]	; (8008ffc <USART_ProcessMessage+0xcec>)
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	2b53      	cmp	r3, #83	; 0x53
 8008d92:	d105      	bne.n	8008da0 <USART_ProcessMessage+0xa90>
		{
			failure_identify = '0';
 8008d94:	4b9c      	ldr	r3, [pc, #624]	; (8009008 <USART_ProcessMessage+0xcf8>)
 8008d96:	2230      	movs	r2, #48	; 0x30
 8008d98:	701a      	strb	r2, [r3, #0]
			SEG_ADP_ER_LIM_reset();
 8008d9a:	f7fd f94d 	bl	8006038 <SEG_ADP_ER_LIM_reset>
 8008d9e:	e001      	b.n	8008da4 <USART_ProcessMessage+0xa94>
		}
		else
		{
			USART_COM_error();
 8008da0:	f000 f954 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008da4:	f000 f9fc 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008da8:	e10f      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}

	case ('k'): // CrkPlsOrng wrong pulse duration
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 8008daa:	4b93      	ldr	r3, [pc, #588]	; (8008ff8 <USART_ProcessMessage+0xce8>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2b02      	cmp	r3, #2
 8008db0:	d16b      	bne.n	8008e8a <USART_ProcessMessage+0xb7a>
 8008db2:	4b92      	ldr	r3, [pc, #584]	; (8008ffc <USART_ProcessMessage+0xcec>)
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	2b42      	cmp	r3, #66	; 0x42
 8008db8:	d167      	bne.n	8008e8a <USART_ProcessMessage+0xb7a>
		{
			crk_pulse_duration_CRK_PLS_ORNG = atof(temp_chars_2);
 8008dba:	4891      	ldr	r0, [pc, #580]	; (8009000 <USART_ProcessMessage+0xcf0>)
 8008dbc:	f000 fa28 	bl	8009210 <atof>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	460b      	mov	r3, r1
 8008dc4:	4991      	ldr	r1, [pc, #580]	; (800900c <USART_ProcessMessage+0xcfc>)
 8008dc6:	e9c1 2300 	strd	r2, r3, [r1]
			__HAL_TIM_SET_AUTORELOAD(&htim4,
 8008dca:	4b90      	ldr	r3, [pc, #576]	; (800900c <USART_ProcessMessage+0xcfc>)
 8008dcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008dd0:	a387      	add	r3, pc, #540	; (adr r3, 8008ff0 <USART_ProcessMessage+0xce0>)
 8008dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dd6:	f7f7 fca9 	bl	800072c <__aeabi_ddiv>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	460b      	mov	r3, r1
 8008dde:	4610      	mov	r0, r2
 8008de0:	4619      	mov	r1, r3
 8008de2:	f04f 0200 	mov.w	r2, #0
 8008de6:	4b8a      	ldr	r3, [pc, #552]	; (8009010 <USART_ProcessMessage+0xd00>)
 8008de8:	f7f7 f9c0 	bl	800016c <__adddf3>
 8008dec:	4602      	mov	r2, r0
 8008dee:	460b      	mov	r3, r1
 8008df0:	4610      	mov	r0, r2
 8008df2:	4619      	mov	r1, r3
 8008df4:	f04f 0200 	mov.w	r2, #0
 8008df8:	4b86      	ldr	r3, [pc, #536]	; (8009014 <USART_ProcessMessage+0xd04>)
 8008dfa:	f7f7 fb6d 	bl	80004d8 <__aeabi_dmul>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	460b      	mov	r3, r1
 8008e02:	4610      	mov	r0, r2
 8008e04:	4619      	mov	r1, r3
 8008e06:	f04f 0200 	mov.w	r2, #0
 8008e0a:	4b81      	ldr	r3, [pc, #516]	; (8009010 <USART_ProcessMessage+0xd00>)
 8008e0c:	f7f7 f9ac 	bl	8000168 <__aeabi_dsub>
 8008e10:	4602      	mov	r2, r0
 8008e12:	460b      	mov	r3, r1
 8008e14:	4980      	ldr	r1, [pc, #512]	; (8009018 <USART_ProcessMessage+0xd08>)
 8008e16:	680c      	ldr	r4, [r1, #0]
 8008e18:	4610      	mov	r0, r2
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	f7f7 fe1e 	bl	8000a5c <__aeabi_d2uiz>
 8008e20:	4603      	mov	r3, r0
 8008e22:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e24:	4b79      	ldr	r3, [pc, #484]	; (800900c <USART_ProcessMessage+0xcfc>)
 8008e26:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008e2a:	a371      	add	r3, pc, #452	; (adr r3, 8008ff0 <USART_ProcessMessage+0xce0>)
 8008e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e30:	f7f7 fc7c 	bl	800072c <__aeabi_ddiv>
 8008e34:	4602      	mov	r2, r0
 8008e36:	460b      	mov	r3, r1
 8008e38:	4610      	mov	r0, r2
 8008e3a:	4619      	mov	r1, r3
 8008e3c:	f04f 0200 	mov.w	r2, #0
 8008e40:	4b73      	ldr	r3, [pc, #460]	; (8009010 <USART_ProcessMessage+0xd00>)
 8008e42:	f7f7 f993 	bl	800016c <__adddf3>
 8008e46:	4602      	mov	r2, r0
 8008e48:	460b      	mov	r3, r1
 8008e4a:	4610      	mov	r0, r2
 8008e4c:	4619      	mov	r1, r3
 8008e4e:	f04f 0200 	mov.w	r2, #0
 8008e52:	4b70      	ldr	r3, [pc, #448]	; (8009014 <USART_ProcessMessage+0xd04>)
 8008e54:	f7f7 fb40 	bl	80004d8 <__aeabi_dmul>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	4610      	mov	r0, r2
 8008e5e:	4619      	mov	r1, r3
 8008e60:	f04f 0200 	mov.w	r2, #0
 8008e64:	4b6a      	ldr	r3, [pc, #424]	; (8009010 <USART_ProcessMessage+0xd00>)
 8008e66:	f7f7 f97f 	bl	8000168 <__aeabi_dsub>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	4610      	mov	r0, r2
 8008e70:	4619      	mov	r1, r3
 8008e72:	f7f7 fdf3 	bl	8000a5c <__aeabi_d2uiz>
 8008e76:	4603      	mov	r3, r0
 8008e78:	4a67      	ldr	r2, [pc, #412]	; (8009018 <USART_ProcessMessage+0xd08>)
 8008e7a:	60d3      	str	r3, [r2, #12]
					18 * ((crk_pulse_duration_CRK_PLS_ORNG / 0.217) + 1) - 1);
			failure_identify = 'k';
 8008e7c:	4b62      	ldr	r3, [pc, #392]	; (8009008 <USART_ProcessMessage+0xcf8>)
 8008e7e:	226b      	movs	r2, #107	; 0x6b
 8008e80:	701a      	strb	r2, [r3, #0]
			failure_active = true;
 8008e82:	4b66      	ldr	r3, [pc, #408]	; (800901c <USART_ProcessMessage+0xd0c>)
 8008e84:	2201      	movs	r2, #1
 8008e86:	701a      	strb	r2, [r3, #0]
 8008e88:	e00f      	b.n	8008eaa <USART_ProcessMessage+0xb9a>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008e8a:	4b5b      	ldr	r3, [pc, #364]	; (8008ff8 <USART_ProcessMessage+0xce8>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	2b01      	cmp	r3, #1
 8008e90:	d109      	bne.n	8008ea6 <USART_ProcessMessage+0xb96>
 8008e92:	4b5a      	ldr	r3, [pc, #360]	; (8008ffc <USART_ProcessMessage+0xcec>)
 8008e94:	781b      	ldrb	r3, [r3, #0]
 8008e96:	2b53      	cmp	r3, #83	; 0x53
 8008e98:	d105      	bne.n	8008ea6 <USART_ProcessMessage+0xb96>
		{
			failure_identify = '0';
 8008e9a:	4b5b      	ldr	r3, [pc, #364]	; (8009008 <USART_ProcessMessage+0xcf8>)
 8008e9c:	2230      	movs	r2, #48	; 0x30
 8008e9e:	701a      	strb	r2, [r3, #0]
			CRK_pulse_duration_reset();
 8008ea0:	f7fd f900 	bl	80060a4 <CRK_pulse_duration_reset>
 8008ea4:	e001      	b.n	8008eaa <USART_ProcessMessage+0xb9a>
		}
		else
		{
			USART_COM_error();
 8008ea6:	f000 f8d1 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008eaa:	f000 f979 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008eae:	e08c      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}

	case ('l'): // PosnEngStst Wrong engine position at synchronized start
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 8008eb0:	4b51      	ldr	r3, [pc, #324]	; (8008ff8 <USART_ProcessMessage+0xce8>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	2b02      	cmp	r3, #2
 8008eb6:	d111      	bne.n	8008edc <USART_ProcessMessage+0xbcc>
 8008eb8:	4b50      	ldr	r3, [pc, #320]	; (8008ffc <USART_ProcessMessage+0xcec>)
 8008eba:	781b      	ldrb	r3, [r3, #0]
 8008ebc:	2b42      	cmp	r3, #66	; 0x42
 8008ebe:	d10d      	bne.n	8008edc <USART_ProcessMessage+0xbcc>
		{
			crk_teeth_off_POSN_ENG_STST = atoi(temp_chars_2);
 8008ec0:	484f      	ldr	r0, [pc, #316]	; (8009000 <USART_ProcessMessage+0xcf0>)
 8008ec2:	f000 f9a8 	bl	8009216 <atoi>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	461a      	mov	r2, r3
 8008eca:	4b55      	ldr	r3, [pc, #340]	; (8009020 <USART_ProcessMessage+0xd10>)
 8008ecc:	601a      	str	r2, [r3, #0]
			failure_identify = 'l';
 8008ece:	4b4e      	ldr	r3, [pc, #312]	; (8009008 <USART_ProcessMessage+0xcf8>)
 8008ed0:	226c      	movs	r2, #108	; 0x6c
 8008ed2:	701a      	strb	r2, [r3, #0]
			failure_active = true;
 8008ed4:	4b51      	ldr	r3, [pc, #324]	; (800901c <USART_ProcessMessage+0xd0c>)
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	701a      	strb	r2, [r3, #0]
 8008eda:	e00f      	b.n	8008efc <USART_ProcessMessage+0xbec>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008edc:	4b46      	ldr	r3, [pc, #280]	; (8008ff8 <USART_ProcessMessage+0xce8>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d109      	bne.n	8008ef8 <USART_ProcessMessage+0xbe8>
 8008ee4:	4b45      	ldr	r3, [pc, #276]	; (8008ffc <USART_ProcessMessage+0xcec>)
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	2b53      	cmp	r3, #83	; 0x53
 8008eea:	d105      	bne.n	8008ef8 <USART_ProcessMessage+0xbe8>
		{
			failure_identify = '0';
 8008eec:	4b46      	ldr	r3, [pc, #280]	; (8009008 <USART_ProcessMessage+0xcf8>)
 8008eee:	2230      	movs	r2, #48	; 0x30
 8008ef0:	701a      	strb	r2, [r3, #0]
			POSN_ENG_STST_reset();
 8008ef2:	f7fd f91d 	bl	8006130 <POSN_ENG_STST_reset>
 8008ef6:	e001      	b.n	8008efc <USART_ProcessMessage+0xbec>
		}
		else
		{
			USART_COM_error();
 8008ef8:	f000 f8a8 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008efc:	f000 f950 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008f00:	e063      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}
	case ('m'): // SC_CAM_CRK set a short circuit to ground or battery, to CAM or CRK
	{
		if (data_counter == 2 && temp_chars_1[0] == 'B')
 8008f02:	4b3d      	ldr	r3, [pc, #244]	; (8008ff8 <USART_ProcessMessage+0xce8>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	2b02      	cmp	r3, #2
 8008f08:	d111      	bne.n	8008f2e <USART_ProcessMessage+0xc1e>
 8008f0a:	4b3c      	ldr	r3, [pc, #240]	; (8008ffc <USART_ProcessMessage+0xcec>)
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	2b42      	cmp	r3, #66	; 0x42
 8008f10:	d10d      	bne.n	8008f2e <USART_ProcessMessage+0xc1e>
		{
			sc_type_SC_CAM_CRK = atoi(temp_chars_2);
 8008f12:	483b      	ldr	r0, [pc, #236]	; (8009000 <USART_ProcessMessage+0xcf0>)
 8008f14:	f000 f97f 	bl	8009216 <atoi>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	4b41      	ldr	r3, [pc, #260]	; (8009024 <USART_ProcessMessage+0xd14>)
 8008f1e:	601a      	str	r2, [r3, #0]
			failure_identify = 'm';
 8008f20:	4b39      	ldr	r3, [pc, #228]	; (8009008 <USART_ProcessMessage+0xcf8>)
 8008f22:	226d      	movs	r2, #109	; 0x6d
 8008f24:	701a      	strb	r2, [r3, #0]
			failure_active = true;
 8008f26:	4b3d      	ldr	r3, [pc, #244]	; (800901c <USART_ProcessMessage+0xd0c>)
 8008f28:	2201      	movs	r2, #1
 8008f2a:	701a      	strb	r2, [r3, #0]
 8008f2c:	e00f      	b.n	8008f4e <USART_ProcessMessage+0xc3e>

		}
		else if (data_counter == 1 && temp_chars_1[0] == 'S')
 8008f2e:	4b32      	ldr	r3, [pc, #200]	; (8008ff8 <USART_ProcessMessage+0xce8>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d109      	bne.n	8008f4a <USART_ProcessMessage+0xc3a>
 8008f36:	4b31      	ldr	r3, [pc, #196]	; (8008ffc <USART_ProcessMessage+0xcec>)
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	2b53      	cmp	r3, #83	; 0x53
 8008f3c:	d105      	bne.n	8008f4a <USART_ProcessMessage+0xc3a>
		{
			failure_identify = '0';
 8008f3e:	4b32      	ldr	r3, [pc, #200]	; (8009008 <USART_ProcessMessage+0xcf8>)
 8008f40:	2230      	movs	r2, #48	; 0x30
 8008f42:	701a      	strb	r2, [r3, #0]
			SC_CAM_CRK_reset();
 8008f44:	f7fd fa40 	bl	80063c8 <SC_CAM_CRK_reset>
 8008f48:	e001      	b.n	8008f4e <USART_ProcessMessage+0xc3e>
		}
		else
		{
			USART_COM_error();
 8008f4a:	f000 f87f 	bl	800904c <USART_COM_error>
		}

		// Delete temporary character arrays
		Reset_temp_arrays();
 8008f4e:	f000 f927 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008f52:	e03a      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}
	case ('n'):
	{
		should_record = true;
 8008f54:	4b34      	ldr	r3, [pc, #208]	; (8009028 <USART_ProcessMessage+0xd18>)
 8008f56:	2201      	movs	r2, #1
 8008f58:	701a      	strb	r2, [r3, #0]
		break;
 8008f5a:	e036      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}
	case ('z'): // communication validation
	{
		if (data_counter == 0)
 8008f5c:	4b26      	ldr	r3, [pc, #152]	; (8008ff8 <USART_ProcessMessage+0xce8>)
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d120      	bne.n	8008fa6 <USART_ProcessMessage+0xc96>
		{
			if (communication_active == false)
 8008f64:	4b31      	ldr	r3, [pc, #196]	; (800902c <USART_ProcessMessage+0xd1c>)
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	f083 0301 	eor.w	r3, r3, #1
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d015      	beq.n	8008f9e <USART_ProcessMessage+0xc8e>
			{
				communication_active = true;
 8008f72:	4b2e      	ldr	r3, [pc, #184]	; (800902c <USART_ProcessMessage+0xd1c>)
 8008f74:	2201      	movs	r2, #1
 8008f76:	701a      	strb	r2, [r3, #0]
				communication_ready = true;
 8008f78:	4b2d      	ldr	r3, [pc, #180]	; (8009030 <USART_ProcessMessage+0xd20>)
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	701a      	strb	r2, [r3, #0]

				SysTick->CTRL &= ~(1); //disable systick
 8008f7e:	4b2d      	ldr	r3, [pc, #180]	; (8009034 <USART_ProcessMessage+0xd24>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	4a2c      	ldr	r2, [pc, #176]	; (8009034 <USART_ProcessMessage+0xd24>)
 8008f84:	f023 0301 	bic.w	r3, r3, #1
 8008f88:	6013      	str	r3, [r2, #0]
				uint8_t msg11 = message[11];
 8008f8a:	4b2b      	ldr	r3, [pc, #172]	; (8009038 <USART_ProcessMessage+0xd28>)
 8008f8c:	7adb      	ldrb	r3, [r3, #11]
 8008f8e:	703b      	strb	r3, [r7, #0]
				HAL_UART_Transmit_IT(&huart1, &msg11, 1);
 8008f90:	463b      	mov	r3, r7
 8008f92:	2201      	movs	r2, #1
 8008f94:	4619      	mov	r1, r3
 8008f96:	4829      	ldr	r0, [pc, #164]	; (800903c <USART_ProcessMessage+0xd2c>)
 8008f98:	f7fa fec1 	bl	8003d1e <HAL_UART_Transmit_IT>
 8008f9c:	e005      	b.n	8008faa <USART_ProcessMessage+0xc9a>
			}
			else
			{
				communication_ready = true;
 8008f9e:	4b24      	ldr	r3, [pc, #144]	; (8009030 <USART_ProcessMessage+0xd20>)
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	701a      	strb	r2, [r3, #0]
 8008fa4:	e001      	b.n	8008faa <USART_ProcessMessage+0xc9a>
			}
		}
		else
		{
			USART_COM_error();
 8008fa6:	f000 f851 	bl	800904c <USART_COM_error>
		}

		Reset_temp_arrays();
 8008faa:	f000 f8f9 	bl	80091a0 <Reset_temp_arrays>

		break;
 8008fae:	e00c      	b.n	8008fca <USART_ProcessMessage+0xcba>
	}

	default:
	{
		if (com_error == false)
 8008fb0:	4b23      	ldr	r3, [pc, #140]	; (8009040 <USART_ProcessMessage+0xd30>)
 8008fb2:	781b      	ldrb	r3, [r3, #0]
 8008fb4:	f083 0301 	eor.w	r3, r3, #1
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d004      	beq.n	8008fc8 <USART_ProcessMessage+0xcb8>
		{
			USART_COM_error();
 8008fbe:	f000 f845 	bl	800904c <USART_COM_error>
		}

		break;
 8008fc2:	e001      	b.n	8008fc8 <USART_ProcessMessage+0xcb8>
		break;
 8008fc4:	bf00      	nop
 8008fc6:	e000      	b.n	8008fca <USART_ProcessMessage+0xcba>
		break;
 8008fc8:	bf00      	nop
	}

	}

	input_chars[0] = '\0';
 8008fca:	4b1e      	ldr	r3, [pc, #120]	; (8009044 <USART_ProcessMessage+0xd34>)
 8008fcc:	2200      	movs	r2, #0
 8008fce:	701a      	strb	r2, [r3, #0]

	message_received = false;
 8008fd0:	4b1d      	ldr	r3, [pc, #116]	; (8009048 <USART_ProcessMessage+0xd38>)
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	701a      	strb	r2, [r3, #0]

	//communication receive status
	uint8_t msg_communication_receive_ready = message[12];
 8008fd6:	4b18      	ldr	r3, [pc, #96]	; (8009038 <USART_ProcessMessage+0xd28>)
 8008fd8:	7b1b      	ldrb	r3, [r3, #12]
 8008fda:	707b      	strb	r3, [r7, #1]
	HAL_UART_Transmit_IT(&huart1, &msg_communication_receive_ready, 1);
 8008fdc:	1c7b      	adds	r3, r7, #1
 8008fde:	2201      	movs	r2, #1
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	4816      	ldr	r0, [pc, #88]	; (800903c <USART_ProcessMessage+0xd2c>)
 8008fe4:	f7fa fe9b 	bl	8003d1e <HAL_UART_Transmit_IT>
}
 8008fe8:	bf00      	nop
 8008fea:	3708      	adds	r7, #8
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bdb0      	pop	{r4, r5, r7, pc}
 8008ff0:	ef9db22d 	.word	0xef9db22d
 8008ff4:	3fcbc6a7 	.word	0x3fcbc6a7
 8008ff8:	2000079c 	.word	0x2000079c
 8008ffc:	200007c4 	.word	0x200007c4
 8009000:	200007dc 	.word	0x200007dc
 8009004:	20000770 	.word	0x20000770
 8009008:	2000000c 	.word	0x2000000c
 800900c:	20000778 	.word	0x20000778
 8009010:	3ff00000 	.word	0x3ff00000
 8009014:	40320000 	.word	0x40320000
 8009018:	20000994 	.word	0x20000994
 800901c:	20000674 	.word	0x20000674
 8009020:	20000780 	.word	0x20000780
 8009024:	20000790 	.word	0x20000790
 8009028:	20000794 	.word	0x20000794
 800902c:	2000066c 	.word	0x2000066c
 8009030:	2000066d 	.word	0x2000066d
 8009034:	e000e010 	.word	0xe000e010
 8009038:	20000024 	.word	0x20000024
 800903c:	200009dc 	.word	0x200009dc
 8009040:	200008b3 	.word	0x200008b3
 8009044:	200007a4 	.word	0x200007a4
 8009048:	200008b2 	.word	0x200008b2

0800904c <USART_COM_error>:

//## USART COM Error Function

void USART_COM_error(void)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b082      	sub	sp, #8
 8009050:	af00      	add	r7, sp, #0
	if (com_error == false)
 8009052:	4b11      	ldr	r3, [pc, #68]	; (8009098 <USART_COM_error+0x4c>)
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	f083 0301 	eor.w	r3, r3, #1
 800905a:	b2db      	uxtb	r3, r3
 800905c:	2b00      	cmp	r3, #0
 800905e:	d017      	beq.n	8009090 <USART_COM_error+0x44>
	{
		com_error = true;
 8009060:	4b0d      	ldr	r3, [pc, #52]	; (8009098 <USART_COM_error+0x4c>)
 8009062:	2201      	movs	r2, #1
 8009064:	701a      	strb	r2, [r3, #0]

		input_chars[0] = '\0';
 8009066:	4b0d      	ldr	r3, [pc, #52]	; (800909c <USART_COM_error+0x50>)
 8009068:	2200      	movs	r2, #0
 800906a:	701a      	strb	r2, [r3, #0]

		char_counter = 0;
 800906c:	4b0c      	ldr	r3, [pc, #48]	; (80090a0 <USART_COM_error+0x54>)
 800906e:	2200      	movs	r2, #0
 8009070:	601a      	str	r2, [r3, #0]

		receiving = false;
 8009072:	4b0c      	ldr	r3, [pc, #48]	; (80090a4 <USART_COM_error+0x58>)
 8009074:	2200      	movs	r2, #0
 8009076:	701a      	strb	r2, [r3, #0]

		message_received = false;
 8009078:	4b0b      	ldr	r3, [pc, #44]	; (80090a8 <USART_COM_error+0x5c>)
 800907a:	2200      	movs	r2, #0
 800907c:	701a      	strb	r2, [r3, #0]

		//communication error treatment
		uint8_t msg_COM_error = message[0];
 800907e:	4b0b      	ldr	r3, [pc, #44]	; (80090ac <USART_COM_error+0x60>)
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Transmit_IT(&huart1, &msg_COM_error, 1);
 8009084:	1dfb      	adds	r3, r7, #7
 8009086:	2201      	movs	r2, #1
 8009088:	4619      	mov	r1, r3
 800908a:	4809      	ldr	r0, [pc, #36]	; (80090b0 <USART_COM_error+0x64>)
 800908c:	f7fa fe47 	bl	8003d1e <HAL_UART_Transmit_IT>
	}
}
 8009090:	bf00      	nop
 8009092:	3708      	adds	r7, #8
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}
 8009098:	200008b3 	.word	0x200008b3
 800909c:	200007a4 	.word	0x200007a4
 80090a0:	20000798 	.word	0x20000798
 80090a4:	200008b1 	.word	0x200008b1
 80090a8:	200008b2 	.word	0x200008b2
 80090ac:	20000024 	.word	0x20000024
 80090b0:	200009dc 	.word	0x200009dc

080090b4 <USART_send_failure_configuration_status>:

//## USART Send Failure Configuration Status Function

void USART_send_failure_configuration_status(char failure_ident,
		bool failure_conf, bool failure_conf_CAM_blank_out)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b084      	sub	sp, #16
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	4603      	mov	r3, r0
 80090bc:	71fb      	strb	r3, [r7, #7]
 80090be:	460b      	mov	r3, r1
 80090c0:	71bb      	strb	r3, [r7, #6]
 80090c2:	4613      	mov	r3, r2
 80090c4:	717b      	strb	r3, [r7, #5]
	if ((failure_ident == '0' || failure_ident == '2') && failure_conf == true)
 80090c6:	79fb      	ldrb	r3, [r7, #7]
 80090c8:	2b30      	cmp	r3, #48	; 0x30
 80090ca:	d002      	beq.n	80090d2 <USART_send_failure_configuration_status+0x1e>
 80090cc:	79fb      	ldrb	r3, [r7, #7]
 80090ce:	2b32      	cmp	r3, #50	; 0x32
 80090d0:	d110      	bne.n	80090f4 <USART_send_failure_configuration_status+0x40>
 80090d2:	79bb      	ldrb	r3, [r7, #6]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d00d      	beq.n	80090f4 <USART_send_failure_configuration_status+0x40>
	{
		uint8_t msg_failure_passive = message[8];
 80090d8:	4b2d      	ldr	r3, [pc, #180]	; (8009190 <USART_send_failure_configuration_status+0xdc>)
 80090da:	7a1b      	ldrb	r3, [r3, #8]
 80090dc:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit_IT(&huart1, &msg_failure_passive, 1);
 80090de:	f107 030f 	add.w	r3, r7, #15
 80090e2:	2201      	movs	r2, #1
 80090e4:	4619      	mov	r1, r3
 80090e6:	482b      	ldr	r0, [pc, #172]	; (8009194 <USART_send_failure_configuration_status+0xe0>)
 80090e8:	f7fa fe19 	bl	8003d1e <HAL_UART_Transmit_IT>
		failure_configured = false;
 80090ec:	4b2a      	ldr	r3, [pc, #168]	; (8009198 <USART_send_failure_configuration_status+0xe4>)
 80090ee:	2200      	movs	r2, #0
 80090f0:	701a      	strb	r2, [r3, #0]
	{
 80090f2:	e018      	b.n	8009126 <USART_send_failure_configuration_status+0x72>
	}
	else if ((failure_ident != '0' && failure_ident != '2')
 80090f4:	79fb      	ldrb	r3, [r7, #7]
 80090f6:	2b30      	cmp	r3, #48	; 0x30
 80090f8:	d015      	beq.n	8009126 <USART_send_failure_configuration_status+0x72>
 80090fa:	79fb      	ldrb	r3, [r7, #7]
 80090fc:	2b32      	cmp	r3, #50	; 0x32
 80090fe:	d012      	beq.n	8009126 <USART_send_failure_configuration_status+0x72>
			&& failure_conf == false)
 8009100:	79bb      	ldrb	r3, [r7, #6]
 8009102:	f083 0301 	eor.w	r3, r3, #1
 8009106:	b2db      	uxtb	r3, r3
 8009108:	2b00      	cmp	r3, #0
 800910a:	d00c      	beq.n	8009126 <USART_send_failure_configuration_status+0x72>
	{
		uint8_t msg_failure_active = message[7];
 800910c:	4b20      	ldr	r3, [pc, #128]	; (8009190 <USART_send_failure_configuration_status+0xdc>)
 800910e:	79db      	ldrb	r3, [r3, #7]
 8009110:	73bb      	strb	r3, [r7, #14]
		HAL_UART_Transmit_IT(&huart1, &msg_failure_active, 1);
 8009112:	f107 030e 	add.w	r3, r7, #14
 8009116:	2201      	movs	r2, #1
 8009118:	4619      	mov	r1, r3
 800911a:	481e      	ldr	r0, [pc, #120]	; (8009194 <USART_send_failure_configuration_status+0xe0>)
 800911c:	f7fa fdff 	bl	8003d1e <HAL_UART_Transmit_IT>
		failure_configured = true;
 8009120:	4b1d      	ldr	r3, [pc, #116]	; (8009198 <USART_send_failure_configuration_status+0xe4>)
 8009122:	2201      	movs	r2, #1
 8009124:	701a      	strb	r2, [r3, #0]
	}

	if ((failure_ident != '2' && failure_ident != '3')
 8009126:	79fb      	ldrb	r3, [r7, #7]
 8009128:	2b32      	cmp	r3, #50	; 0x32
 800912a:	d014      	beq.n	8009156 <USART_send_failure_configuration_status+0xa2>
 800912c:	79fb      	ldrb	r3, [r7, #7]
 800912e:	2b33      	cmp	r3, #51	; 0x33
 8009130:	d011      	beq.n	8009156 <USART_send_failure_configuration_status+0xa2>
			&& failure_conf_CAM_blank_out == true)
 8009132:	797b      	ldrb	r3, [r7, #5]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d00e      	beq.n	8009156 <USART_send_failure_configuration_status+0xa2>
	{
		uint8_t msg_failure_cam_blank_out_passive = message[10];
 8009138:	4b15      	ldr	r3, [pc, #84]	; (8009190 <USART_send_failure_configuration_status+0xdc>)
 800913a:	7a9b      	ldrb	r3, [r3, #10]
 800913c:	737b      	strb	r3, [r7, #13]
		HAL_UART_Transmit_IT(&huart1, &msg_failure_cam_blank_out_passive, 1);
 800913e:	f107 030d 	add.w	r3, r7, #13
 8009142:	2201      	movs	r2, #1
 8009144:	4619      	mov	r1, r3
 8009146:	4813      	ldr	r0, [pc, #76]	; (8009194 <USART_send_failure_configuration_status+0xe0>)
 8009148:	f7fa fde9 	bl	8003d1e <HAL_UART_Transmit_IT>
		failure_configured_CAM_blank_out = false;
 800914c:	4b13      	ldr	r3, [pc, #76]	; (800919c <USART_send_failure_configuration_status+0xe8>)
 800914e:	2200      	movs	r2, #0
 8009150:	701a      	strb	r2, [r3, #0]
	{
 8009152:	bf00      	nop
	{
		uint8_t msg_failure_cam_blank_out_active = message[9];
		HAL_UART_Transmit_IT(&huart1, &msg_failure_cam_blank_out_active, 1);
		failure_configured_CAM_blank_out = true;
	}
}
 8009154:	e018      	b.n	8009188 <USART_send_failure_configuration_status+0xd4>
	else if ((failure_ident == '2' || failure_ident == '3')
 8009156:	79fb      	ldrb	r3, [r7, #7]
 8009158:	2b32      	cmp	r3, #50	; 0x32
 800915a:	d002      	beq.n	8009162 <USART_send_failure_configuration_status+0xae>
 800915c:	79fb      	ldrb	r3, [r7, #7]
 800915e:	2b33      	cmp	r3, #51	; 0x33
 8009160:	d112      	bne.n	8009188 <USART_send_failure_configuration_status+0xd4>
			&& failure_conf_CAM_blank_out == false)
 8009162:	797b      	ldrb	r3, [r7, #5]
 8009164:	f083 0301 	eor.w	r3, r3, #1
 8009168:	b2db      	uxtb	r3, r3
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00c      	beq.n	8009188 <USART_send_failure_configuration_status+0xd4>
		uint8_t msg_failure_cam_blank_out_active = message[9];
 800916e:	4b08      	ldr	r3, [pc, #32]	; (8009190 <USART_send_failure_configuration_status+0xdc>)
 8009170:	7a5b      	ldrb	r3, [r3, #9]
 8009172:	733b      	strb	r3, [r7, #12]
		HAL_UART_Transmit_IT(&huart1, &msg_failure_cam_blank_out_active, 1);
 8009174:	f107 030c 	add.w	r3, r7, #12
 8009178:	2201      	movs	r2, #1
 800917a:	4619      	mov	r1, r3
 800917c:	4805      	ldr	r0, [pc, #20]	; (8009194 <USART_send_failure_configuration_status+0xe0>)
 800917e:	f7fa fdce 	bl	8003d1e <HAL_UART_Transmit_IT>
		failure_configured_CAM_blank_out = true;
 8009182:	4b06      	ldr	r3, [pc, #24]	; (800919c <USART_send_failure_configuration_status+0xe8>)
 8009184:	2201      	movs	r2, #1
 8009186:	701a      	strb	r2, [r3, #0]
}
 8009188:	bf00      	nop
 800918a:	3710      	adds	r7, #16
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}
 8009190:	20000024 	.word	0x20000024
 8009194:	200009dc 	.word	0x200009dc
 8009198:	20000679 	.word	0x20000679
 800919c:	2000067a 	.word	0x2000067a

080091a0 <Reset_temp_arrays>:

//## USART Reset temporary char-arrays

void Reset_temp_arrays(void)
{
 80091a0:	b480      	push	{r7}
 80091a2:	af00      	add	r7, sp, #0
	temp_chars_1[0] = '\0';
 80091a4:	4b10      	ldr	r3, [pc, #64]	; (80091e8 <Reset_temp_arrays+0x48>)
 80091a6:	2200      	movs	r2, #0
 80091a8:	701a      	strb	r2, [r3, #0]
	temp_chars_2[0] = '\0';
 80091aa:	4b10      	ldr	r3, [pc, #64]	; (80091ec <Reset_temp_arrays+0x4c>)
 80091ac:	2200      	movs	r2, #0
 80091ae:	701a      	strb	r2, [r3, #0]
	temp_chars_3[0] = '\0';
 80091b0:	4b0f      	ldr	r3, [pc, #60]	; (80091f0 <Reset_temp_arrays+0x50>)
 80091b2:	2200      	movs	r2, #0
 80091b4:	701a      	strb	r2, [r3, #0]
	temp_chars_4[0] = '\0';
 80091b6:	4b0f      	ldr	r3, [pc, #60]	; (80091f4 <Reset_temp_arrays+0x54>)
 80091b8:	2200      	movs	r2, #0
 80091ba:	701a      	strb	r2, [r3, #0]
	temp_chars_5[0] = '\0';
 80091bc:	4b0e      	ldr	r3, [pc, #56]	; (80091f8 <Reset_temp_arrays+0x58>)
 80091be:	2200      	movs	r2, #0
 80091c0:	701a      	strb	r2, [r3, #0]
	temp_chars_6[0] = '\0';
 80091c2:	4b0e      	ldr	r3, [pc, #56]	; (80091fc <Reset_temp_arrays+0x5c>)
 80091c4:	2200      	movs	r2, #0
 80091c6:	701a      	strb	r2, [r3, #0]
	temp_chars_7[0] = '\0';
 80091c8:	4b0d      	ldr	r3, [pc, #52]	; (8009200 <Reset_temp_arrays+0x60>)
 80091ca:	2200      	movs	r2, #0
 80091cc:	701a      	strb	r2, [r3, #0]
	temp_chars_8[0] = '\0';
 80091ce:	4b0d      	ldr	r3, [pc, #52]	; (8009204 <Reset_temp_arrays+0x64>)
 80091d0:	2200      	movs	r2, #0
 80091d2:	701a      	strb	r2, [r3, #0]
	temp_chars_9[0] = '\0';
 80091d4:	4b0c      	ldr	r3, [pc, #48]	; (8009208 <Reset_temp_arrays+0x68>)
 80091d6:	2200      	movs	r2, #0
 80091d8:	701a      	strb	r2, [r3, #0]
	temp_chars_10[0] = '\0';
 80091da:	4b0c      	ldr	r3, [pc, #48]	; (800920c <Reset_temp_arrays+0x6c>)
 80091dc:	2200      	movs	r2, #0
 80091de:	701a      	strb	r2, [r3, #0]
}
 80091e0:	bf00      	nop
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bc80      	pop	{r7}
 80091e6:	4770      	bx	lr
 80091e8:	200007c4 	.word	0x200007c4
 80091ec:	200007dc 	.word	0x200007dc
 80091f0:	200007f4 	.word	0x200007f4
 80091f4:	2000080c 	.word	0x2000080c
 80091f8:	20000824 	.word	0x20000824
 80091fc:	2000083c 	.word	0x2000083c
 8009200:	20000854 	.word	0x20000854
 8009204:	2000086c 	.word	0x2000086c
 8009208:	20000884 	.word	0x20000884
 800920c:	2000089c 	.word	0x2000089c

08009210 <atof>:
 8009210:	2100      	movs	r1, #0
 8009212:	f000 bf35 	b.w	800a080 <strtod>

08009216 <atoi>:
 8009216:	220a      	movs	r2, #10
 8009218:	2100      	movs	r1, #0
 800921a:	f000 bfb9 	b.w	800a190 <strtol>
	...

08009220 <__errno>:
 8009220:	4b01      	ldr	r3, [pc, #4]	; (8009228 <__errno+0x8>)
 8009222:	6818      	ldr	r0, [r3, #0]
 8009224:	4770      	bx	lr
 8009226:	bf00      	nop
 8009228:	20000040 	.word	0x20000040

0800922c <__libc_init_array>:
 800922c:	b570      	push	{r4, r5, r6, lr}
 800922e:	2600      	movs	r6, #0
 8009230:	4d0c      	ldr	r5, [pc, #48]	; (8009264 <__libc_init_array+0x38>)
 8009232:	4c0d      	ldr	r4, [pc, #52]	; (8009268 <__libc_init_array+0x3c>)
 8009234:	1b64      	subs	r4, r4, r5
 8009236:	10a4      	asrs	r4, r4, #2
 8009238:	42a6      	cmp	r6, r4
 800923a:	d109      	bne.n	8009250 <__libc_init_array+0x24>
 800923c:	f002 ff36 	bl	800c0ac <_init>
 8009240:	2600      	movs	r6, #0
 8009242:	4d0a      	ldr	r5, [pc, #40]	; (800926c <__libc_init_array+0x40>)
 8009244:	4c0a      	ldr	r4, [pc, #40]	; (8009270 <__libc_init_array+0x44>)
 8009246:	1b64      	subs	r4, r4, r5
 8009248:	10a4      	asrs	r4, r4, #2
 800924a:	42a6      	cmp	r6, r4
 800924c:	d105      	bne.n	800925a <__libc_init_array+0x2e>
 800924e:	bd70      	pop	{r4, r5, r6, pc}
 8009250:	f855 3b04 	ldr.w	r3, [r5], #4
 8009254:	4798      	blx	r3
 8009256:	3601      	adds	r6, #1
 8009258:	e7ee      	b.n	8009238 <__libc_init_array+0xc>
 800925a:	f855 3b04 	ldr.w	r3, [r5], #4
 800925e:	4798      	blx	r3
 8009260:	3601      	adds	r6, #1
 8009262:	e7f2      	b.n	800924a <__libc_init_array+0x1e>
 8009264:	0800c534 	.word	0x0800c534
 8009268:	0800c534 	.word	0x0800c534
 800926c:	0800c534 	.word	0x0800c534
 8009270:	0800c538 	.word	0x0800c538

08009274 <malloc>:
 8009274:	4b02      	ldr	r3, [pc, #8]	; (8009280 <malloc+0xc>)
 8009276:	4601      	mov	r1, r0
 8009278:	6818      	ldr	r0, [r3, #0]
 800927a:	f000 b873 	b.w	8009364 <_malloc_r>
 800927e:	bf00      	nop
 8009280:	20000040 	.word	0x20000040

08009284 <memset>:
 8009284:	4603      	mov	r3, r0
 8009286:	4402      	add	r2, r0
 8009288:	4293      	cmp	r3, r2
 800928a:	d100      	bne.n	800928e <memset+0xa>
 800928c:	4770      	bx	lr
 800928e:	f803 1b01 	strb.w	r1, [r3], #1
 8009292:	e7f9      	b.n	8009288 <memset+0x4>

08009294 <_free_r>:
 8009294:	b538      	push	{r3, r4, r5, lr}
 8009296:	4605      	mov	r5, r0
 8009298:	2900      	cmp	r1, #0
 800929a:	d040      	beq.n	800931e <_free_r+0x8a>
 800929c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092a0:	1f0c      	subs	r4, r1, #4
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	bfb8      	it	lt
 80092a6:	18e4      	addlt	r4, r4, r3
 80092a8:	f001 fdde 	bl	800ae68 <__malloc_lock>
 80092ac:	4a1c      	ldr	r2, [pc, #112]	; (8009320 <_free_r+0x8c>)
 80092ae:	6813      	ldr	r3, [r2, #0]
 80092b0:	b933      	cbnz	r3, 80092c0 <_free_r+0x2c>
 80092b2:	6063      	str	r3, [r4, #4]
 80092b4:	6014      	str	r4, [r2, #0]
 80092b6:	4628      	mov	r0, r5
 80092b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092bc:	f001 bdda 	b.w	800ae74 <__malloc_unlock>
 80092c0:	42a3      	cmp	r3, r4
 80092c2:	d908      	bls.n	80092d6 <_free_r+0x42>
 80092c4:	6820      	ldr	r0, [r4, #0]
 80092c6:	1821      	adds	r1, r4, r0
 80092c8:	428b      	cmp	r3, r1
 80092ca:	bf01      	itttt	eq
 80092cc:	6819      	ldreq	r1, [r3, #0]
 80092ce:	685b      	ldreq	r3, [r3, #4]
 80092d0:	1809      	addeq	r1, r1, r0
 80092d2:	6021      	streq	r1, [r4, #0]
 80092d4:	e7ed      	b.n	80092b2 <_free_r+0x1e>
 80092d6:	461a      	mov	r2, r3
 80092d8:	685b      	ldr	r3, [r3, #4]
 80092da:	b10b      	cbz	r3, 80092e0 <_free_r+0x4c>
 80092dc:	42a3      	cmp	r3, r4
 80092de:	d9fa      	bls.n	80092d6 <_free_r+0x42>
 80092e0:	6811      	ldr	r1, [r2, #0]
 80092e2:	1850      	adds	r0, r2, r1
 80092e4:	42a0      	cmp	r0, r4
 80092e6:	d10b      	bne.n	8009300 <_free_r+0x6c>
 80092e8:	6820      	ldr	r0, [r4, #0]
 80092ea:	4401      	add	r1, r0
 80092ec:	1850      	adds	r0, r2, r1
 80092ee:	4283      	cmp	r3, r0
 80092f0:	6011      	str	r1, [r2, #0]
 80092f2:	d1e0      	bne.n	80092b6 <_free_r+0x22>
 80092f4:	6818      	ldr	r0, [r3, #0]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	4401      	add	r1, r0
 80092fa:	6011      	str	r1, [r2, #0]
 80092fc:	6053      	str	r3, [r2, #4]
 80092fe:	e7da      	b.n	80092b6 <_free_r+0x22>
 8009300:	d902      	bls.n	8009308 <_free_r+0x74>
 8009302:	230c      	movs	r3, #12
 8009304:	602b      	str	r3, [r5, #0]
 8009306:	e7d6      	b.n	80092b6 <_free_r+0x22>
 8009308:	6820      	ldr	r0, [r4, #0]
 800930a:	1821      	adds	r1, r4, r0
 800930c:	428b      	cmp	r3, r1
 800930e:	bf01      	itttt	eq
 8009310:	6819      	ldreq	r1, [r3, #0]
 8009312:	685b      	ldreq	r3, [r3, #4]
 8009314:	1809      	addeq	r1, r1, r0
 8009316:	6021      	streq	r1, [r4, #0]
 8009318:	6063      	str	r3, [r4, #4]
 800931a:	6054      	str	r4, [r2, #4]
 800931c:	e7cb      	b.n	80092b6 <_free_r+0x22>
 800931e:	bd38      	pop	{r3, r4, r5, pc}
 8009320:	20000a48 	.word	0x20000a48

08009324 <sbrk_aligned>:
 8009324:	b570      	push	{r4, r5, r6, lr}
 8009326:	4e0e      	ldr	r6, [pc, #56]	; (8009360 <sbrk_aligned+0x3c>)
 8009328:	460c      	mov	r4, r1
 800932a:	6831      	ldr	r1, [r6, #0]
 800932c:	4605      	mov	r5, r0
 800932e:	b911      	cbnz	r1, 8009336 <sbrk_aligned+0x12>
 8009330:	f000 f88c 	bl	800944c <_sbrk_r>
 8009334:	6030      	str	r0, [r6, #0]
 8009336:	4621      	mov	r1, r4
 8009338:	4628      	mov	r0, r5
 800933a:	f000 f887 	bl	800944c <_sbrk_r>
 800933e:	1c43      	adds	r3, r0, #1
 8009340:	d00a      	beq.n	8009358 <sbrk_aligned+0x34>
 8009342:	1cc4      	adds	r4, r0, #3
 8009344:	f024 0403 	bic.w	r4, r4, #3
 8009348:	42a0      	cmp	r0, r4
 800934a:	d007      	beq.n	800935c <sbrk_aligned+0x38>
 800934c:	1a21      	subs	r1, r4, r0
 800934e:	4628      	mov	r0, r5
 8009350:	f000 f87c 	bl	800944c <_sbrk_r>
 8009354:	3001      	adds	r0, #1
 8009356:	d101      	bne.n	800935c <sbrk_aligned+0x38>
 8009358:	f04f 34ff 	mov.w	r4, #4294967295
 800935c:	4620      	mov	r0, r4
 800935e:	bd70      	pop	{r4, r5, r6, pc}
 8009360:	20000a4c 	.word	0x20000a4c

08009364 <_malloc_r>:
 8009364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009368:	1ccd      	adds	r5, r1, #3
 800936a:	f025 0503 	bic.w	r5, r5, #3
 800936e:	3508      	adds	r5, #8
 8009370:	2d0c      	cmp	r5, #12
 8009372:	bf38      	it	cc
 8009374:	250c      	movcc	r5, #12
 8009376:	2d00      	cmp	r5, #0
 8009378:	4607      	mov	r7, r0
 800937a:	db01      	blt.n	8009380 <_malloc_r+0x1c>
 800937c:	42a9      	cmp	r1, r5
 800937e:	d905      	bls.n	800938c <_malloc_r+0x28>
 8009380:	230c      	movs	r3, #12
 8009382:	2600      	movs	r6, #0
 8009384:	603b      	str	r3, [r7, #0]
 8009386:	4630      	mov	r0, r6
 8009388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800938c:	4e2e      	ldr	r6, [pc, #184]	; (8009448 <_malloc_r+0xe4>)
 800938e:	f001 fd6b 	bl	800ae68 <__malloc_lock>
 8009392:	6833      	ldr	r3, [r6, #0]
 8009394:	461c      	mov	r4, r3
 8009396:	bb34      	cbnz	r4, 80093e6 <_malloc_r+0x82>
 8009398:	4629      	mov	r1, r5
 800939a:	4638      	mov	r0, r7
 800939c:	f7ff ffc2 	bl	8009324 <sbrk_aligned>
 80093a0:	1c43      	adds	r3, r0, #1
 80093a2:	4604      	mov	r4, r0
 80093a4:	d14d      	bne.n	8009442 <_malloc_r+0xde>
 80093a6:	6834      	ldr	r4, [r6, #0]
 80093a8:	4626      	mov	r6, r4
 80093aa:	2e00      	cmp	r6, #0
 80093ac:	d140      	bne.n	8009430 <_malloc_r+0xcc>
 80093ae:	6823      	ldr	r3, [r4, #0]
 80093b0:	4631      	mov	r1, r6
 80093b2:	4638      	mov	r0, r7
 80093b4:	eb04 0803 	add.w	r8, r4, r3
 80093b8:	f000 f848 	bl	800944c <_sbrk_r>
 80093bc:	4580      	cmp	r8, r0
 80093be:	d13a      	bne.n	8009436 <_malloc_r+0xd2>
 80093c0:	6821      	ldr	r1, [r4, #0]
 80093c2:	3503      	adds	r5, #3
 80093c4:	1a6d      	subs	r5, r5, r1
 80093c6:	f025 0503 	bic.w	r5, r5, #3
 80093ca:	3508      	adds	r5, #8
 80093cc:	2d0c      	cmp	r5, #12
 80093ce:	bf38      	it	cc
 80093d0:	250c      	movcc	r5, #12
 80093d2:	4638      	mov	r0, r7
 80093d4:	4629      	mov	r1, r5
 80093d6:	f7ff ffa5 	bl	8009324 <sbrk_aligned>
 80093da:	3001      	adds	r0, #1
 80093dc:	d02b      	beq.n	8009436 <_malloc_r+0xd2>
 80093de:	6823      	ldr	r3, [r4, #0]
 80093e0:	442b      	add	r3, r5
 80093e2:	6023      	str	r3, [r4, #0]
 80093e4:	e00e      	b.n	8009404 <_malloc_r+0xa0>
 80093e6:	6822      	ldr	r2, [r4, #0]
 80093e8:	1b52      	subs	r2, r2, r5
 80093ea:	d41e      	bmi.n	800942a <_malloc_r+0xc6>
 80093ec:	2a0b      	cmp	r2, #11
 80093ee:	d916      	bls.n	800941e <_malloc_r+0xba>
 80093f0:	1961      	adds	r1, r4, r5
 80093f2:	42a3      	cmp	r3, r4
 80093f4:	6025      	str	r5, [r4, #0]
 80093f6:	bf18      	it	ne
 80093f8:	6059      	strne	r1, [r3, #4]
 80093fa:	6863      	ldr	r3, [r4, #4]
 80093fc:	bf08      	it	eq
 80093fe:	6031      	streq	r1, [r6, #0]
 8009400:	5162      	str	r2, [r4, r5]
 8009402:	604b      	str	r3, [r1, #4]
 8009404:	4638      	mov	r0, r7
 8009406:	f104 060b 	add.w	r6, r4, #11
 800940a:	f001 fd33 	bl	800ae74 <__malloc_unlock>
 800940e:	f026 0607 	bic.w	r6, r6, #7
 8009412:	1d23      	adds	r3, r4, #4
 8009414:	1af2      	subs	r2, r6, r3
 8009416:	d0b6      	beq.n	8009386 <_malloc_r+0x22>
 8009418:	1b9b      	subs	r3, r3, r6
 800941a:	50a3      	str	r3, [r4, r2]
 800941c:	e7b3      	b.n	8009386 <_malloc_r+0x22>
 800941e:	6862      	ldr	r2, [r4, #4]
 8009420:	42a3      	cmp	r3, r4
 8009422:	bf0c      	ite	eq
 8009424:	6032      	streq	r2, [r6, #0]
 8009426:	605a      	strne	r2, [r3, #4]
 8009428:	e7ec      	b.n	8009404 <_malloc_r+0xa0>
 800942a:	4623      	mov	r3, r4
 800942c:	6864      	ldr	r4, [r4, #4]
 800942e:	e7b2      	b.n	8009396 <_malloc_r+0x32>
 8009430:	4634      	mov	r4, r6
 8009432:	6876      	ldr	r6, [r6, #4]
 8009434:	e7b9      	b.n	80093aa <_malloc_r+0x46>
 8009436:	230c      	movs	r3, #12
 8009438:	4638      	mov	r0, r7
 800943a:	603b      	str	r3, [r7, #0]
 800943c:	f001 fd1a 	bl	800ae74 <__malloc_unlock>
 8009440:	e7a1      	b.n	8009386 <_malloc_r+0x22>
 8009442:	6025      	str	r5, [r4, #0]
 8009444:	e7de      	b.n	8009404 <_malloc_r+0xa0>
 8009446:	bf00      	nop
 8009448:	20000a48 	.word	0x20000a48

0800944c <_sbrk_r>:
 800944c:	b538      	push	{r3, r4, r5, lr}
 800944e:	2300      	movs	r3, #0
 8009450:	4d05      	ldr	r5, [pc, #20]	; (8009468 <_sbrk_r+0x1c>)
 8009452:	4604      	mov	r4, r0
 8009454:	4608      	mov	r0, r1
 8009456:	602b      	str	r3, [r5, #0]
 8009458:	f7f8 fcc8 	bl	8001dec <_sbrk>
 800945c:	1c43      	adds	r3, r0, #1
 800945e:	d102      	bne.n	8009466 <_sbrk_r+0x1a>
 8009460:	682b      	ldr	r3, [r5, #0]
 8009462:	b103      	cbz	r3, 8009466 <_sbrk_r+0x1a>
 8009464:	6023      	str	r3, [r4, #0]
 8009466:	bd38      	pop	{r3, r4, r5, pc}
 8009468:	20000a54 	.word	0x20000a54

0800946c <sulp>:
 800946c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009470:	460f      	mov	r7, r1
 8009472:	4690      	mov	r8, r2
 8009474:	f002 f874 	bl	800b560 <__ulp>
 8009478:	4604      	mov	r4, r0
 800947a:	460d      	mov	r5, r1
 800947c:	f1b8 0f00 	cmp.w	r8, #0
 8009480:	d011      	beq.n	80094a6 <sulp+0x3a>
 8009482:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009486:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800948a:	2b00      	cmp	r3, #0
 800948c:	dd0b      	ble.n	80094a6 <sulp+0x3a>
 800948e:	2400      	movs	r4, #0
 8009490:	051b      	lsls	r3, r3, #20
 8009492:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009496:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800949a:	4622      	mov	r2, r4
 800949c:	462b      	mov	r3, r5
 800949e:	f7f7 f81b 	bl	80004d8 <__aeabi_dmul>
 80094a2:	4604      	mov	r4, r0
 80094a4:	460d      	mov	r5, r1
 80094a6:	4620      	mov	r0, r4
 80094a8:	4629      	mov	r1, r5
 80094aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080094b0 <_strtod_l>:
 80094b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094b4:	469b      	mov	fp, r3
 80094b6:	2300      	movs	r3, #0
 80094b8:	b09f      	sub	sp, #124	; 0x7c
 80094ba:	931a      	str	r3, [sp, #104]	; 0x68
 80094bc:	4b9e      	ldr	r3, [pc, #632]	; (8009738 <_strtod_l+0x288>)
 80094be:	4682      	mov	sl, r0
 80094c0:	681f      	ldr	r7, [r3, #0]
 80094c2:	460e      	mov	r6, r1
 80094c4:	4638      	mov	r0, r7
 80094c6:	9215      	str	r2, [sp, #84]	; 0x54
 80094c8:	f7f6 fe42 	bl	8000150 <strlen>
 80094cc:	f04f 0800 	mov.w	r8, #0
 80094d0:	4604      	mov	r4, r0
 80094d2:	f04f 0900 	mov.w	r9, #0
 80094d6:	9619      	str	r6, [sp, #100]	; 0x64
 80094d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80094da:	781a      	ldrb	r2, [r3, #0]
 80094dc:	2a2b      	cmp	r2, #43	; 0x2b
 80094de:	d04c      	beq.n	800957a <_strtod_l+0xca>
 80094e0:	d83a      	bhi.n	8009558 <_strtod_l+0xa8>
 80094e2:	2a0d      	cmp	r2, #13
 80094e4:	d833      	bhi.n	800954e <_strtod_l+0x9e>
 80094e6:	2a08      	cmp	r2, #8
 80094e8:	d833      	bhi.n	8009552 <_strtod_l+0xa2>
 80094ea:	2a00      	cmp	r2, #0
 80094ec:	d03d      	beq.n	800956a <_strtod_l+0xba>
 80094ee:	2300      	movs	r3, #0
 80094f0:	930a      	str	r3, [sp, #40]	; 0x28
 80094f2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80094f4:	782b      	ldrb	r3, [r5, #0]
 80094f6:	2b30      	cmp	r3, #48	; 0x30
 80094f8:	f040 80aa 	bne.w	8009650 <_strtod_l+0x1a0>
 80094fc:	786b      	ldrb	r3, [r5, #1]
 80094fe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009502:	2b58      	cmp	r3, #88	; 0x58
 8009504:	d166      	bne.n	80095d4 <_strtod_l+0x124>
 8009506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009508:	4650      	mov	r0, sl
 800950a:	9301      	str	r3, [sp, #4]
 800950c:	ab1a      	add	r3, sp, #104	; 0x68
 800950e:	9300      	str	r3, [sp, #0]
 8009510:	4a8a      	ldr	r2, [pc, #552]	; (800973c <_strtod_l+0x28c>)
 8009512:	f8cd b008 	str.w	fp, [sp, #8]
 8009516:	ab1b      	add	r3, sp, #108	; 0x6c
 8009518:	a919      	add	r1, sp, #100	; 0x64
 800951a:	f001 f91f 	bl	800a75c <__gethex>
 800951e:	f010 0607 	ands.w	r6, r0, #7
 8009522:	4604      	mov	r4, r0
 8009524:	d005      	beq.n	8009532 <_strtod_l+0x82>
 8009526:	2e06      	cmp	r6, #6
 8009528:	d129      	bne.n	800957e <_strtod_l+0xce>
 800952a:	2300      	movs	r3, #0
 800952c:	3501      	adds	r5, #1
 800952e:	9519      	str	r5, [sp, #100]	; 0x64
 8009530:	930a      	str	r3, [sp, #40]	; 0x28
 8009532:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009534:	2b00      	cmp	r3, #0
 8009536:	f040 858a 	bne.w	800a04e <_strtod_l+0xb9e>
 800953a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800953c:	b1d3      	cbz	r3, 8009574 <_strtod_l+0xc4>
 800953e:	4642      	mov	r2, r8
 8009540:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009544:	4610      	mov	r0, r2
 8009546:	4619      	mov	r1, r3
 8009548:	b01f      	add	sp, #124	; 0x7c
 800954a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800954e:	2a20      	cmp	r2, #32
 8009550:	d1cd      	bne.n	80094ee <_strtod_l+0x3e>
 8009552:	3301      	adds	r3, #1
 8009554:	9319      	str	r3, [sp, #100]	; 0x64
 8009556:	e7bf      	b.n	80094d8 <_strtod_l+0x28>
 8009558:	2a2d      	cmp	r2, #45	; 0x2d
 800955a:	d1c8      	bne.n	80094ee <_strtod_l+0x3e>
 800955c:	2201      	movs	r2, #1
 800955e:	920a      	str	r2, [sp, #40]	; 0x28
 8009560:	1c5a      	adds	r2, r3, #1
 8009562:	9219      	str	r2, [sp, #100]	; 0x64
 8009564:	785b      	ldrb	r3, [r3, #1]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d1c3      	bne.n	80094f2 <_strtod_l+0x42>
 800956a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800956c:	9619      	str	r6, [sp, #100]	; 0x64
 800956e:	2b00      	cmp	r3, #0
 8009570:	f040 856b 	bne.w	800a04a <_strtod_l+0xb9a>
 8009574:	4642      	mov	r2, r8
 8009576:	464b      	mov	r3, r9
 8009578:	e7e4      	b.n	8009544 <_strtod_l+0x94>
 800957a:	2200      	movs	r2, #0
 800957c:	e7ef      	b.n	800955e <_strtod_l+0xae>
 800957e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009580:	b13a      	cbz	r2, 8009592 <_strtod_l+0xe2>
 8009582:	2135      	movs	r1, #53	; 0x35
 8009584:	a81c      	add	r0, sp, #112	; 0x70
 8009586:	f002 f8ef 	bl	800b768 <__copybits>
 800958a:	4650      	mov	r0, sl
 800958c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800958e:	f001 fcb7 	bl	800af00 <_Bfree>
 8009592:	3e01      	subs	r6, #1
 8009594:	2e04      	cmp	r6, #4
 8009596:	d806      	bhi.n	80095a6 <_strtod_l+0xf6>
 8009598:	e8df f006 	tbb	[pc, r6]
 800959c:	1714030a 	.word	0x1714030a
 80095a0:	0a          	.byte	0x0a
 80095a1:	00          	.byte	0x00
 80095a2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80095a6:	0721      	lsls	r1, r4, #28
 80095a8:	d5c3      	bpl.n	8009532 <_strtod_l+0x82>
 80095aa:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80095ae:	e7c0      	b.n	8009532 <_strtod_l+0x82>
 80095b0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80095b2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80095b6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80095ba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80095be:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80095c2:	e7f0      	b.n	80095a6 <_strtod_l+0xf6>
 80095c4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009740 <_strtod_l+0x290>
 80095c8:	e7ed      	b.n	80095a6 <_strtod_l+0xf6>
 80095ca:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80095ce:	f04f 38ff 	mov.w	r8, #4294967295
 80095d2:	e7e8      	b.n	80095a6 <_strtod_l+0xf6>
 80095d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80095d6:	1c5a      	adds	r2, r3, #1
 80095d8:	9219      	str	r2, [sp, #100]	; 0x64
 80095da:	785b      	ldrb	r3, [r3, #1]
 80095dc:	2b30      	cmp	r3, #48	; 0x30
 80095de:	d0f9      	beq.n	80095d4 <_strtod_l+0x124>
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d0a6      	beq.n	8009532 <_strtod_l+0x82>
 80095e4:	2301      	movs	r3, #1
 80095e6:	9307      	str	r3, [sp, #28]
 80095e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80095ea:	220a      	movs	r2, #10
 80095ec:	9308      	str	r3, [sp, #32]
 80095ee:	2300      	movs	r3, #0
 80095f0:	469b      	mov	fp, r3
 80095f2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80095f6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80095f8:	7805      	ldrb	r5, [r0, #0]
 80095fa:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80095fe:	b2d9      	uxtb	r1, r3
 8009600:	2909      	cmp	r1, #9
 8009602:	d927      	bls.n	8009654 <_strtod_l+0x1a4>
 8009604:	4622      	mov	r2, r4
 8009606:	4639      	mov	r1, r7
 8009608:	f002 fc3d 	bl	800be86 <strncmp>
 800960c:	2800      	cmp	r0, #0
 800960e:	d033      	beq.n	8009678 <_strtod_l+0x1c8>
 8009610:	2000      	movs	r0, #0
 8009612:	462a      	mov	r2, r5
 8009614:	465c      	mov	r4, fp
 8009616:	4603      	mov	r3, r0
 8009618:	9004      	str	r0, [sp, #16]
 800961a:	2a65      	cmp	r2, #101	; 0x65
 800961c:	d001      	beq.n	8009622 <_strtod_l+0x172>
 800961e:	2a45      	cmp	r2, #69	; 0x45
 8009620:	d114      	bne.n	800964c <_strtod_l+0x19c>
 8009622:	b91c      	cbnz	r4, 800962c <_strtod_l+0x17c>
 8009624:	9a07      	ldr	r2, [sp, #28]
 8009626:	4302      	orrs	r2, r0
 8009628:	d09f      	beq.n	800956a <_strtod_l+0xba>
 800962a:	2400      	movs	r4, #0
 800962c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800962e:	1c72      	adds	r2, r6, #1
 8009630:	9219      	str	r2, [sp, #100]	; 0x64
 8009632:	7872      	ldrb	r2, [r6, #1]
 8009634:	2a2b      	cmp	r2, #43	; 0x2b
 8009636:	d079      	beq.n	800972c <_strtod_l+0x27c>
 8009638:	2a2d      	cmp	r2, #45	; 0x2d
 800963a:	f000 8083 	beq.w	8009744 <_strtod_l+0x294>
 800963e:	2700      	movs	r7, #0
 8009640:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009644:	2909      	cmp	r1, #9
 8009646:	f240 8083 	bls.w	8009750 <_strtod_l+0x2a0>
 800964a:	9619      	str	r6, [sp, #100]	; 0x64
 800964c:	2500      	movs	r5, #0
 800964e:	e09f      	b.n	8009790 <_strtod_l+0x2e0>
 8009650:	2300      	movs	r3, #0
 8009652:	e7c8      	b.n	80095e6 <_strtod_l+0x136>
 8009654:	f1bb 0f08 	cmp.w	fp, #8
 8009658:	bfd5      	itete	le
 800965a:	9906      	ldrle	r1, [sp, #24]
 800965c:	9905      	ldrgt	r1, [sp, #20]
 800965e:	fb02 3301 	mlale	r3, r2, r1, r3
 8009662:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009666:	f100 0001 	add.w	r0, r0, #1
 800966a:	bfd4      	ite	le
 800966c:	9306      	strle	r3, [sp, #24]
 800966e:	9305      	strgt	r3, [sp, #20]
 8009670:	f10b 0b01 	add.w	fp, fp, #1
 8009674:	9019      	str	r0, [sp, #100]	; 0x64
 8009676:	e7be      	b.n	80095f6 <_strtod_l+0x146>
 8009678:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800967a:	191a      	adds	r2, r3, r4
 800967c:	9219      	str	r2, [sp, #100]	; 0x64
 800967e:	5d1a      	ldrb	r2, [r3, r4]
 8009680:	f1bb 0f00 	cmp.w	fp, #0
 8009684:	d036      	beq.n	80096f4 <_strtod_l+0x244>
 8009686:	465c      	mov	r4, fp
 8009688:	9004      	str	r0, [sp, #16]
 800968a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800968e:	2b09      	cmp	r3, #9
 8009690:	d912      	bls.n	80096b8 <_strtod_l+0x208>
 8009692:	2301      	movs	r3, #1
 8009694:	e7c1      	b.n	800961a <_strtod_l+0x16a>
 8009696:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009698:	3001      	adds	r0, #1
 800969a:	1c5a      	adds	r2, r3, #1
 800969c:	9219      	str	r2, [sp, #100]	; 0x64
 800969e:	785a      	ldrb	r2, [r3, #1]
 80096a0:	2a30      	cmp	r2, #48	; 0x30
 80096a2:	d0f8      	beq.n	8009696 <_strtod_l+0x1e6>
 80096a4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80096a8:	2b08      	cmp	r3, #8
 80096aa:	f200 84d5 	bhi.w	800a058 <_strtod_l+0xba8>
 80096ae:	9004      	str	r0, [sp, #16]
 80096b0:	2000      	movs	r0, #0
 80096b2:	4604      	mov	r4, r0
 80096b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80096b6:	9308      	str	r3, [sp, #32]
 80096b8:	3a30      	subs	r2, #48	; 0x30
 80096ba:	f100 0301 	add.w	r3, r0, #1
 80096be:	d013      	beq.n	80096e8 <_strtod_l+0x238>
 80096c0:	9904      	ldr	r1, [sp, #16]
 80096c2:	1905      	adds	r5, r0, r4
 80096c4:	4419      	add	r1, r3
 80096c6:	9104      	str	r1, [sp, #16]
 80096c8:	4623      	mov	r3, r4
 80096ca:	210a      	movs	r1, #10
 80096cc:	42ab      	cmp	r3, r5
 80096ce:	d113      	bne.n	80096f8 <_strtod_l+0x248>
 80096d0:	1823      	adds	r3, r4, r0
 80096d2:	2b08      	cmp	r3, #8
 80096d4:	f104 0401 	add.w	r4, r4, #1
 80096d8:	4404      	add	r4, r0
 80096da:	dc1b      	bgt.n	8009714 <_strtod_l+0x264>
 80096dc:	230a      	movs	r3, #10
 80096de:	9906      	ldr	r1, [sp, #24]
 80096e0:	fb03 2301 	mla	r3, r3, r1, r2
 80096e4:	9306      	str	r3, [sp, #24]
 80096e6:	2300      	movs	r3, #0
 80096e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80096ea:	4618      	mov	r0, r3
 80096ec:	1c51      	adds	r1, r2, #1
 80096ee:	9119      	str	r1, [sp, #100]	; 0x64
 80096f0:	7852      	ldrb	r2, [r2, #1]
 80096f2:	e7ca      	b.n	800968a <_strtod_l+0x1da>
 80096f4:	4658      	mov	r0, fp
 80096f6:	e7d3      	b.n	80096a0 <_strtod_l+0x1f0>
 80096f8:	2b08      	cmp	r3, #8
 80096fa:	dc04      	bgt.n	8009706 <_strtod_l+0x256>
 80096fc:	9f06      	ldr	r7, [sp, #24]
 80096fe:	434f      	muls	r7, r1
 8009700:	9706      	str	r7, [sp, #24]
 8009702:	3301      	adds	r3, #1
 8009704:	e7e2      	b.n	80096cc <_strtod_l+0x21c>
 8009706:	1c5f      	adds	r7, r3, #1
 8009708:	2f10      	cmp	r7, #16
 800970a:	bfde      	ittt	le
 800970c:	9f05      	ldrle	r7, [sp, #20]
 800970e:	434f      	mulle	r7, r1
 8009710:	9705      	strle	r7, [sp, #20]
 8009712:	e7f6      	b.n	8009702 <_strtod_l+0x252>
 8009714:	2c10      	cmp	r4, #16
 8009716:	bfdf      	itttt	le
 8009718:	230a      	movle	r3, #10
 800971a:	9905      	ldrle	r1, [sp, #20]
 800971c:	fb03 2301 	mlale	r3, r3, r1, r2
 8009720:	9305      	strle	r3, [sp, #20]
 8009722:	e7e0      	b.n	80096e6 <_strtod_l+0x236>
 8009724:	2300      	movs	r3, #0
 8009726:	9304      	str	r3, [sp, #16]
 8009728:	2301      	movs	r3, #1
 800972a:	e77b      	b.n	8009624 <_strtod_l+0x174>
 800972c:	2700      	movs	r7, #0
 800972e:	1cb2      	adds	r2, r6, #2
 8009730:	9219      	str	r2, [sp, #100]	; 0x64
 8009732:	78b2      	ldrb	r2, [r6, #2]
 8009734:	e784      	b.n	8009640 <_strtod_l+0x190>
 8009736:	bf00      	nop
 8009738:	0800c33c 	.word	0x0800c33c
 800973c:	0800c10c 	.word	0x0800c10c
 8009740:	7ff00000 	.word	0x7ff00000
 8009744:	2701      	movs	r7, #1
 8009746:	e7f2      	b.n	800972e <_strtod_l+0x27e>
 8009748:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800974a:	1c51      	adds	r1, r2, #1
 800974c:	9119      	str	r1, [sp, #100]	; 0x64
 800974e:	7852      	ldrb	r2, [r2, #1]
 8009750:	2a30      	cmp	r2, #48	; 0x30
 8009752:	d0f9      	beq.n	8009748 <_strtod_l+0x298>
 8009754:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009758:	2908      	cmp	r1, #8
 800975a:	f63f af77 	bhi.w	800964c <_strtod_l+0x19c>
 800975e:	f04f 0e0a 	mov.w	lr, #10
 8009762:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8009766:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009768:	9209      	str	r2, [sp, #36]	; 0x24
 800976a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800976c:	1c51      	adds	r1, r2, #1
 800976e:	9119      	str	r1, [sp, #100]	; 0x64
 8009770:	7852      	ldrb	r2, [r2, #1]
 8009772:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8009776:	2d09      	cmp	r5, #9
 8009778:	d935      	bls.n	80097e6 <_strtod_l+0x336>
 800977a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800977c:	1b49      	subs	r1, r1, r5
 800977e:	2908      	cmp	r1, #8
 8009780:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8009784:	dc02      	bgt.n	800978c <_strtod_l+0x2dc>
 8009786:	4565      	cmp	r5, ip
 8009788:	bfa8      	it	ge
 800978a:	4665      	movge	r5, ip
 800978c:	b107      	cbz	r7, 8009790 <_strtod_l+0x2e0>
 800978e:	426d      	negs	r5, r5
 8009790:	2c00      	cmp	r4, #0
 8009792:	d14c      	bne.n	800982e <_strtod_l+0x37e>
 8009794:	9907      	ldr	r1, [sp, #28]
 8009796:	4301      	orrs	r1, r0
 8009798:	f47f aecb 	bne.w	8009532 <_strtod_l+0x82>
 800979c:	2b00      	cmp	r3, #0
 800979e:	f47f aee4 	bne.w	800956a <_strtod_l+0xba>
 80097a2:	2a69      	cmp	r2, #105	; 0x69
 80097a4:	d026      	beq.n	80097f4 <_strtod_l+0x344>
 80097a6:	dc23      	bgt.n	80097f0 <_strtod_l+0x340>
 80097a8:	2a49      	cmp	r2, #73	; 0x49
 80097aa:	d023      	beq.n	80097f4 <_strtod_l+0x344>
 80097ac:	2a4e      	cmp	r2, #78	; 0x4e
 80097ae:	f47f aedc 	bne.w	800956a <_strtod_l+0xba>
 80097b2:	499d      	ldr	r1, [pc, #628]	; (8009a28 <_strtod_l+0x578>)
 80097b4:	a819      	add	r0, sp, #100	; 0x64
 80097b6:	f001 fa1f 	bl	800abf8 <__match>
 80097ba:	2800      	cmp	r0, #0
 80097bc:	f43f aed5 	beq.w	800956a <_strtod_l+0xba>
 80097c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	2b28      	cmp	r3, #40	; 0x28
 80097c6:	d12c      	bne.n	8009822 <_strtod_l+0x372>
 80097c8:	4998      	ldr	r1, [pc, #608]	; (8009a2c <_strtod_l+0x57c>)
 80097ca:	aa1c      	add	r2, sp, #112	; 0x70
 80097cc:	a819      	add	r0, sp, #100	; 0x64
 80097ce:	f001 fa27 	bl	800ac20 <__hexnan>
 80097d2:	2805      	cmp	r0, #5
 80097d4:	d125      	bne.n	8009822 <_strtod_l+0x372>
 80097d6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80097d8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80097dc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80097e0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80097e4:	e6a5      	b.n	8009532 <_strtod_l+0x82>
 80097e6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80097ea:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80097ee:	e7bc      	b.n	800976a <_strtod_l+0x2ba>
 80097f0:	2a6e      	cmp	r2, #110	; 0x6e
 80097f2:	e7dc      	b.n	80097ae <_strtod_l+0x2fe>
 80097f4:	498e      	ldr	r1, [pc, #568]	; (8009a30 <_strtod_l+0x580>)
 80097f6:	a819      	add	r0, sp, #100	; 0x64
 80097f8:	f001 f9fe 	bl	800abf8 <__match>
 80097fc:	2800      	cmp	r0, #0
 80097fe:	f43f aeb4 	beq.w	800956a <_strtod_l+0xba>
 8009802:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009804:	498b      	ldr	r1, [pc, #556]	; (8009a34 <_strtod_l+0x584>)
 8009806:	3b01      	subs	r3, #1
 8009808:	a819      	add	r0, sp, #100	; 0x64
 800980a:	9319      	str	r3, [sp, #100]	; 0x64
 800980c:	f001 f9f4 	bl	800abf8 <__match>
 8009810:	b910      	cbnz	r0, 8009818 <_strtod_l+0x368>
 8009812:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009814:	3301      	adds	r3, #1
 8009816:	9319      	str	r3, [sp, #100]	; 0x64
 8009818:	f04f 0800 	mov.w	r8, #0
 800981c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8009a38 <_strtod_l+0x588>
 8009820:	e687      	b.n	8009532 <_strtod_l+0x82>
 8009822:	4886      	ldr	r0, [pc, #536]	; (8009a3c <_strtod_l+0x58c>)
 8009824:	f002 fae6 	bl	800bdf4 <nan>
 8009828:	4680      	mov	r8, r0
 800982a:	4689      	mov	r9, r1
 800982c:	e681      	b.n	8009532 <_strtod_l+0x82>
 800982e:	9b04      	ldr	r3, [sp, #16]
 8009830:	f1bb 0f00 	cmp.w	fp, #0
 8009834:	bf08      	it	eq
 8009836:	46a3      	moveq	fp, r4
 8009838:	1aeb      	subs	r3, r5, r3
 800983a:	2c10      	cmp	r4, #16
 800983c:	9806      	ldr	r0, [sp, #24]
 800983e:	4626      	mov	r6, r4
 8009840:	9307      	str	r3, [sp, #28]
 8009842:	bfa8      	it	ge
 8009844:	2610      	movge	r6, #16
 8009846:	f7f6 fdcd 	bl	80003e4 <__aeabi_ui2d>
 800984a:	2c09      	cmp	r4, #9
 800984c:	4680      	mov	r8, r0
 800984e:	4689      	mov	r9, r1
 8009850:	dd13      	ble.n	800987a <_strtod_l+0x3ca>
 8009852:	4b7b      	ldr	r3, [pc, #492]	; (8009a40 <_strtod_l+0x590>)
 8009854:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009858:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800985c:	f7f6 fe3c 	bl	80004d8 <__aeabi_dmul>
 8009860:	4680      	mov	r8, r0
 8009862:	9805      	ldr	r0, [sp, #20]
 8009864:	4689      	mov	r9, r1
 8009866:	f7f6 fdbd 	bl	80003e4 <__aeabi_ui2d>
 800986a:	4602      	mov	r2, r0
 800986c:	460b      	mov	r3, r1
 800986e:	4640      	mov	r0, r8
 8009870:	4649      	mov	r1, r9
 8009872:	f7f6 fc7b 	bl	800016c <__adddf3>
 8009876:	4680      	mov	r8, r0
 8009878:	4689      	mov	r9, r1
 800987a:	2c0f      	cmp	r4, #15
 800987c:	dc36      	bgt.n	80098ec <_strtod_l+0x43c>
 800987e:	9b07      	ldr	r3, [sp, #28]
 8009880:	2b00      	cmp	r3, #0
 8009882:	f43f ae56 	beq.w	8009532 <_strtod_l+0x82>
 8009886:	dd22      	ble.n	80098ce <_strtod_l+0x41e>
 8009888:	2b16      	cmp	r3, #22
 800988a:	dc09      	bgt.n	80098a0 <_strtod_l+0x3f0>
 800988c:	496c      	ldr	r1, [pc, #432]	; (8009a40 <_strtod_l+0x590>)
 800988e:	4642      	mov	r2, r8
 8009890:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009894:	464b      	mov	r3, r9
 8009896:	e9d1 0100 	ldrd	r0, r1, [r1]
 800989a:	f7f6 fe1d 	bl	80004d8 <__aeabi_dmul>
 800989e:	e7c3      	b.n	8009828 <_strtod_l+0x378>
 80098a0:	9a07      	ldr	r2, [sp, #28]
 80098a2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80098a6:	4293      	cmp	r3, r2
 80098a8:	db20      	blt.n	80098ec <_strtod_l+0x43c>
 80098aa:	4d65      	ldr	r5, [pc, #404]	; (8009a40 <_strtod_l+0x590>)
 80098ac:	f1c4 040f 	rsb	r4, r4, #15
 80098b0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80098b4:	4642      	mov	r2, r8
 80098b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098ba:	464b      	mov	r3, r9
 80098bc:	f7f6 fe0c 	bl	80004d8 <__aeabi_dmul>
 80098c0:	9b07      	ldr	r3, [sp, #28]
 80098c2:	1b1c      	subs	r4, r3, r4
 80098c4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80098c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80098cc:	e7e5      	b.n	800989a <_strtod_l+0x3ea>
 80098ce:	9b07      	ldr	r3, [sp, #28]
 80098d0:	3316      	adds	r3, #22
 80098d2:	db0b      	blt.n	80098ec <_strtod_l+0x43c>
 80098d4:	9b04      	ldr	r3, [sp, #16]
 80098d6:	4640      	mov	r0, r8
 80098d8:	1b5d      	subs	r5, r3, r5
 80098da:	4b59      	ldr	r3, [pc, #356]	; (8009a40 <_strtod_l+0x590>)
 80098dc:	4649      	mov	r1, r9
 80098de:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80098e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80098e6:	f7f6 ff21 	bl	800072c <__aeabi_ddiv>
 80098ea:	e79d      	b.n	8009828 <_strtod_l+0x378>
 80098ec:	9b07      	ldr	r3, [sp, #28]
 80098ee:	1ba6      	subs	r6, r4, r6
 80098f0:	441e      	add	r6, r3
 80098f2:	2e00      	cmp	r6, #0
 80098f4:	dd74      	ble.n	80099e0 <_strtod_l+0x530>
 80098f6:	f016 030f 	ands.w	r3, r6, #15
 80098fa:	d00a      	beq.n	8009912 <_strtod_l+0x462>
 80098fc:	4950      	ldr	r1, [pc, #320]	; (8009a40 <_strtod_l+0x590>)
 80098fe:	4642      	mov	r2, r8
 8009900:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009904:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009908:	464b      	mov	r3, r9
 800990a:	f7f6 fde5 	bl	80004d8 <__aeabi_dmul>
 800990e:	4680      	mov	r8, r0
 8009910:	4689      	mov	r9, r1
 8009912:	f036 060f 	bics.w	r6, r6, #15
 8009916:	d052      	beq.n	80099be <_strtod_l+0x50e>
 8009918:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800991c:	dd27      	ble.n	800996e <_strtod_l+0x4be>
 800991e:	f04f 0b00 	mov.w	fp, #0
 8009922:	f8cd b010 	str.w	fp, [sp, #16]
 8009926:	f8cd b020 	str.w	fp, [sp, #32]
 800992a:	f8cd b018 	str.w	fp, [sp, #24]
 800992e:	2322      	movs	r3, #34	; 0x22
 8009930:	f04f 0800 	mov.w	r8, #0
 8009934:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8009a38 <_strtod_l+0x588>
 8009938:	f8ca 3000 	str.w	r3, [sl]
 800993c:	9b08      	ldr	r3, [sp, #32]
 800993e:	2b00      	cmp	r3, #0
 8009940:	f43f adf7 	beq.w	8009532 <_strtod_l+0x82>
 8009944:	4650      	mov	r0, sl
 8009946:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009948:	f001 fada 	bl	800af00 <_Bfree>
 800994c:	4650      	mov	r0, sl
 800994e:	9906      	ldr	r1, [sp, #24]
 8009950:	f001 fad6 	bl	800af00 <_Bfree>
 8009954:	4650      	mov	r0, sl
 8009956:	9904      	ldr	r1, [sp, #16]
 8009958:	f001 fad2 	bl	800af00 <_Bfree>
 800995c:	4650      	mov	r0, sl
 800995e:	9908      	ldr	r1, [sp, #32]
 8009960:	f001 face 	bl	800af00 <_Bfree>
 8009964:	4659      	mov	r1, fp
 8009966:	4650      	mov	r0, sl
 8009968:	f001 faca 	bl	800af00 <_Bfree>
 800996c:	e5e1      	b.n	8009532 <_strtod_l+0x82>
 800996e:	4b35      	ldr	r3, [pc, #212]	; (8009a44 <_strtod_l+0x594>)
 8009970:	4640      	mov	r0, r8
 8009972:	9305      	str	r3, [sp, #20]
 8009974:	2300      	movs	r3, #0
 8009976:	4649      	mov	r1, r9
 8009978:	461f      	mov	r7, r3
 800997a:	1136      	asrs	r6, r6, #4
 800997c:	2e01      	cmp	r6, #1
 800997e:	dc21      	bgt.n	80099c4 <_strtod_l+0x514>
 8009980:	b10b      	cbz	r3, 8009986 <_strtod_l+0x4d6>
 8009982:	4680      	mov	r8, r0
 8009984:	4689      	mov	r9, r1
 8009986:	4b2f      	ldr	r3, [pc, #188]	; (8009a44 <_strtod_l+0x594>)
 8009988:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800998c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009990:	4642      	mov	r2, r8
 8009992:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009996:	464b      	mov	r3, r9
 8009998:	f7f6 fd9e 	bl	80004d8 <__aeabi_dmul>
 800999c:	4b26      	ldr	r3, [pc, #152]	; (8009a38 <_strtod_l+0x588>)
 800999e:	460a      	mov	r2, r1
 80099a0:	400b      	ands	r3, r1
 80099a2:	4929      	ldr	r1, [pc, #164]	; (8009a48 <_strtod_l+0x598>)
 80099a4:	4680      	mov	r8, r0
 80099a6:	428b      	cmp	r3, r1
 80099a8:	d8b9      	bhi.n	800991e <_strtod_l+0x46e>
 80099aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80099ae:	428b      	cmp	r3, r1
 80099b0:	bf86      	itte	hi
 80099b2:	f04f 38ff 	movhi.w	r8, #4294967295
 80099b6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8009a4c <_strtod_l+0x59c>
 80099ba:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80099be:	2300      	movs	r3, #0
 80099c0:	9305      	str	r3, [sp, #20]
 80099c2:	e07f      	b.n	8009ac4 <_strtod_l+0x614>
 80099c4:	07f2      	lsls	r2, r6, #31
 80099c6:	d505      	bpl.n	80099d4 <_strtod_l+0x524>
 80099c8:	9b05      	ldr	r3, [sp, #20]
 80099ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ce:	f7f6 fd83 	bl	80004d8 <__aeabi_dmul>
 80099d2:	2301      	movs	r3, #1
 80099d4:	9a05      	ldr	r2, [sp, #20]
 80099d6:	3701      	adds	r7, #1
 80099d8:	3208      	adds	r2, #8
 80099da:	1076      	asrs	r6, r6, #1
 80099dc:	9205      	str	r2, [sp, #20]
 80099de:	e7cd      	b.n	800997c <_strtod_l+0x4cc>
 80099e0:	d0ed      	beq.n	80099be <_strtod_l+0x50e>
 80099e2:	4276      	negs	r6, r6
 80099e4:	f016 020f 	ands.w	r2, r6, #15
 80099e8:	d00a      	beq.n	8009a00 <_strtod_l+0x550>
 80099ea:	4b15      	ldr	r3, [pc, #84]	; (8009a40 <_strtod_l+0x590>)
 80099ec:	4640      	mov	r0, r8
 80099ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099f2:	4649      	mov	r1, r9
 80099f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f8:	f7f6 fe98 	bl	800072c <__aeabi_ddiv>
 80099fc:	4680      	mov	r8, r0
 80099fe:	4689      	mov	r9, r1
 8009a00:	1136      	asrs	r6, r6, #4
 8009a02:	d0dc      	beq.n	80099be <_strtod_l+0x50e>
 8009a04:	2e1f      	cmp	r6, #31
 8009a06:	dd23      	ble.n	8009a50 <_strtod_l+0x5a0>
 8009a08:	f04f 0b00 	mov.w	fp, #0
 8009a0c:	f8cd b010 	str.w	fp, [sp, #16]
 8009a10:	f8cd b020 	str.w	fp, [sp, #32]
 8009a14:	f8cd b018 	str.w	fp, [sp, #24]
 8009a18:	2322      	movs	r3, #34	; 0x22
 8009a1a:	f04f 0800 	mov.w	r8, #0
 8009a1e:	f04f 0900 	mov.w	r9, #0
 8009a22:	f8ca 3000 	str.w	r3, [sl]
 8009a26:	e789      	b.n	800993c <_strtod_l+0x48c>
 8009a28:	0800c109 	.word	0x0800c109
 8009a2c:	0800c120 	.word	0x0800c120
 8009a30:	0800c100 	.word	0x0800c100
 8009a34:	0800c103 	.word	0x0800c103
 8009a38:	7ff00000 	.word	0x7ff00000
 8009a3c:	0800c532 	.word	0x0800c532
 8009a40:	0800c3f0 	.word	0x0800c3f0
 8009a44:	0800c3c8 	.word	0x0800c3c8
 8009a48:	7ca00000 	.word	0x7ca00000
 8009a4c:	7fefffff 	.word	0x7fefffff
 8009a50:	f016 0310 	ands.w	r3, r6, #16
 8009a54:	bf18      	it	ne
 8009a56:	236a      	movne	r3, #106	; 0x6a
 8009a58:	4640      	mov	r0, r8
 8009a5a:	9305      	str	r3, [sp, #20]
 8009a5c:	4649      	mov	r1, r9
 8009a5e:	2300      	movs	r3, #0
 8009a60:	4fb0      	ldr	r7, [pc, #704]	; (8009d24 <_strtod_l+0x874>)
 8009a62:	07f2      	lsls	r2, r6, #31
 8009a64:	d504      	bpl.n	8009a70 <_strtod_l+0x5c0>
 8009a66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a6a:	f7f6 fd35 	bl	80004d8 <__aeabi_dmul>
 8009a6e:	2301      	movs	r3, #1
 8009a70:	1076      	asrs	r6, r6, #1
 8009a72:	f107 0708 	add.w	r7, r7, #8
 8009a76:	d1f4      	bne.n	8009a62 <_strtod_l+0x5b2>
 8009a78:	b10b      	cbz	r3, 8009a7e <_strtod_l+0x5ce>
 8009a7a:	4680      	mov	r8, r0
 8009a7c:	4689      	mov	r9, r1
 8009a7e:	9b05      	ldr	r3, [sp, #20]
 8009a80:	b1c3      	cbz	r3, 8009ab4 <_strtod_l+0x604>
 8009a82:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009a86:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	4649      	mov	r1, r9
 8009a8e:	dd11      	ble.n	8009ab4 <_strtod_l+0x604>
 8009a90:	2b1f      	cmp	r3, #31
 8009a92:	f340 8127 	ble.w	8009ce4 <_strtod_l+0x834>
 8009a96:	2b34      	cmp	r3, #52	; 0x34
 8009a98:	bfd8      	it	le
 8009a9a:	f04f 33ff 	movle.w	r3, #4294967295
 8009a9e:	f04f 0800 	mov.w	r8, #0
 8009aa2:	bfcf      	iteee	gt
 8009aa4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009aa8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009aac:	fa03 f202 	lslle.w	r2, r3, r2
 8009ab0:	ea02 0901 	andle.w	r9, r2, r1
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	4640      	mov	r0, r8
 8009aba:	4649      	mov	r1, r9
 8009abc:	f7f6 ff74 	bl	80009a8 <__aeabi_dcmpeq>
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	d1a1      	bne.n	8009a08 <_strtod_l+0x558>
 8009ac4:	9b06      	ldr	r3, [sp, #24]
 8009ac6:	465a      	mov	r2, fp
 8009ac8:	9300      	str	r3, [sp, #0]
 8009aca:	4650      	mov	r0, sl
 8009acc:	4623      	mov	r3, r4
 8009ace:	9908      	ldr	r1, [sp, #32]
 8009ad0:	f001 fa7e 	bl	800afd0 <__s2b>
 8009ad4:	9008      	str	r0, [sp, #32]
 8009ad6:	2800      	cmp	r0, #0
 8009ad8:	f43f af21 	beq.w	800991e <_strtod_l+0x46e>
 8009adc:	9b04      	ldr	r3, [sp, #16]
 8009ade:	f04f 0b00 	mov.w	fp, #0
 8009ae2:	1b5d      	subs	r5, r3, r5
 8009ae4:	9b07      	ldr	r3, [sp, #28]
 8009ae6:	f8cd b010 	str.w	fp, [sp, #16]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	bfb4      	ite	lt
 8009aee:	462b      	movlt	r3, r5
 8009af0:	2300      	movge	r3, #0
 8009af2:	930e      	str	r3, [sp, #56]	; 0x38
 8009af4:	9b07      	ldr	r3, [sp, #28]
 8009af6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009afa:	9314      	str	r3, [sp, #80]	; 0x50
 8009afc:	9b08      	ldr	r3, [sp, #32]
 8009afe:	4650      	mov	r0, sl
 8009b00:	6859      	ldr	r1, [r3, #4]
 8009b02:	f001 f9bd 	bl	800ae80 <_Balloc>
 8009b06:	9006      	str	r0, [sp, #24]
 8009b08:	2800      	cmp	r0, #0
 8009b0a:	f43f af10 	beq.w	800992e <_strtod_l+0x47e>
 8009b0e:	9b08      	ldr	r3, [sp, #32]
 8009b10:	300c      	adds	r0, #12
 8009b12:	691a      	ldr	r2, [r3, #16]
 8009b14:	f103 010c 	add.w	r1, r3, #12
 8009b18:	3202      	adds	r2, #2
 8009b1a:	0092      	lsls	r2, r2, #2
 8009b1c:	f001 f996 	bl	800ae4c <memcpy>
 8009b20:	ab1c      	add	r3, sp, #112	; 0x70
 8009b22:	9301      	str	r3, [sp, #4]
 8009b24:	ab1b      	add	r3, sp, #108	; 0x6c
 8009b26:	9300      	str	r3, [sp, #0]
 8009b28:	4642      	mov	r2, r8
 8009b2a:	464b      	mov	r3, r9
 8009b2c:	4650      	mov	r0, sl
 8009b2e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8009b32:	f001 fd8f 	bl	800b654 <__d2b>
 8009b36:	901a      	str	r0, [sp, #104]	; 0x68
 8009b38:	2800      	cmp	r0, #0
 8009b3a:	f43f aef8 	beq.w	800992e <_strtod_l+0x47e>
 8009b3e:	2101      	movs	r1, #1
 8009b40:	4650      	mov	r0, sl
 8009b42:	f001 fadd 	bl	800b100 <__i2b>
 8009b46:	4603      	mov	r3, r0
 8009b48:	9004      	str	r0, [sp, #16]
 8009b4a:	2800      	cmp	r0, #0
 8009b4c:	f43f aeef 	beq.w	800992e <_strtod_l+0x47e>
 8009b50:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009b52:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009b54:	2d00      	cmp	r5, #0
 8009b56:	bfab      	itete	ge
 8009b58:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009b5a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8009b5c:	18ee      	addge	r6, r5, r3
 8009b5e:	1b5c      	sublt	r4, r3, r5
 8009b60:	9b05      	ldr	r3, [sp, #20]
 8009b62:	bfa8      	it	ge
 8009b64:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8009b66:	eba5 0503 	sub.w	r5, r5, r3
 8009b6a:	4415      	add	r5, r2
 8009b6c:	4b6e      	ldr	r3, [pc, #440]	; (8009d28 <_strtod_l+0x878>)
 8009b6e:	f105 35ff 	add.w	r5, r5, #4294967295
 8009b72:	bfb8      	it	lt
 8009b74:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8009b76:	429d      	cmp	r5, r3
 8009b78:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009b7c:	f280 80c4 	bge.w	8009d08 <_strtod_l+0x858>
 8009b80:	1b5b      	subs	r3, r3, r5
 8009b82:	2b1f      	cmp	r3, #31
 8009b84:	f04f 0701 	mov.w	r7, #1
 8009b88:	eba2 0203 	sub.w	r2, r2, r3
 8009b8c:	f300 80b1 	bgt.w	8009cf2 <_strtod_l+0x842>
 8009b90:	2500      	movs	r5, #0
 8009b92:	fa07 f303 	lsl.w	r3, r7, r3
 8009b96:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b98:	18b7      	adds	r7, r6, r2
 8009b9a:	9b05      	ldr	r3, [sp, #20]
 8009b9c:	42be      	cmp	r6, r7
 8009b9e:	4414      	add	r4, r2
 8009ba0:	441c      	add	r4, r3
 8009ba2:	4633      	mov	r3, r6
 8009ba4:	bfa8      	it	ge
 8009ba6:	463b      	movge	r3, r7
 8009ba8:	42a3      	cmp	r3, r4
 8009baa:	bfa8      	it	ge
 8009bac:	4623      	movge	r3, r4
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	bfc2      	ittt	gt
 8009bb2:	1aff      	subgt	r7, r7, r3
 8009bb4:	1ae4      	subgt	r4, r4, r3
 8009bb6:	1af6      	subgt	r6, r6, r3
 8009bb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	dd17      	ble.n	8009bee <_strtod_l+0x73e>
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	4650      	mov	r0, sl
 8009bc2:	9904      	ldr	r1, [sp, #16]
 8009bc4:	f001 fb5a 	bl	800b27c <__pow5mult>
 8009bc8:	9004      	str	r0, [sp, #16]
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	f43f aeaf 	beq.w	800992e <_strtod_l+0x47e>
 8009bd0:	4601      	mov	r1, r0
 8009bd2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009bd4:	4650      	mov	r0, sl
 8009bd6:	f001 faa9 	bl	800b12c <__multiply>
 8009bda:	9009      	str	r0, [sp, #36]	; 0x24
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	f43f aea6 	beq.w	800992e <_strtod_l+0x47e>
 8009be2:	4650      	mov	r0, sl
 8009be4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009be6:	f001 f98b 	bl	800af00 <_Bfree>
 8009bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bec:	931a      	str	r3, [sp, #104]	; 0x68
 8009bee:	2f00      	cmp	r7, #0
 8009bf0:	f300 808e 	bgt.w	8009d10 <_strtod_l+0x860>
 8009bf4:	9b07      	ldr	r3, [sp, #28]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	dd08      	ble.n	8009c0c <_strtod_l+0x75c>
 8009bfa:	4650      	mov	r0, sl
 8009bfc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009bfe:	9906      	ldr	r1, [sp, #24]
 8009c00:	f001 fb3c 	bl	800b27c <__pow5mult>
 8009c04:	9006      	str	r0, [sp, #24]
 8009c06:	2800      	cmp	r0, #0
 8009c08:	f43f ae91 	beq.w	800992e <_strtod_l+0x47e>
 8009c0c:	2c00      	cmp	r4, #0
 8009c0e:	dd08      	ble.n	8009c22 <_strtod_l+0x772>
 8009c10:	4622      	mov	r2, r4
 8009c12:	4650      	mov	r0, sl
 8009c14:	9906      	ldr	r1, [sp, #24]
 8009c16:	f001 fb8b 	bl	800b330 <__lshift>
 8009c1a:	9006      	str	r0, [sp, #24]
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	f43f ae86 	beq.w	800992e <_strtod_l+0x47e>
 8009c22:	2e00      	cmp	r6, #0
 8009c24:	dd08      	ble.n	8009c38 <_strtod_l+0x788>
 8009c26:	4632      	mov	r2, r6
 8009c28:	4650      	mov	r0, sl
 8009c2a:	9904      	ldr	r1, [sp, #16]
 8009c2c:	f001 fb80 	bl	800b330 <__lshift>
 8009c30:	9004      	str	r0, [sp, #16]
 8009c32:	2800      	cmp	r0, #0
 8009c34:	f43f ae7b 	beq.w	800992e <_strtod_l+0x47e>
 8009c38:	4650      	mov	r0, sl
 8009c3a:	9a06      	ldr	r2, [sp, #24]
 8009c3c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009c3e:	f001 fc03 	bl	800b448 <__mdiff>
 8009c42:	4683      	mov	fp, r0
 8009c44:	2800      	cmp	r0, #0
 8009c46:	f43f ae72 	beq.w	800992e <_strtod_l+0x47e>
 8009c4a:	2400      	movs	r4, #0
 8009c4c:	68c3      	ldr	r3, [r0, #12]
 8009c4e:	9904      	ldr	r1, [sp, #16]
 8009c50:	60c4      	str	r4, [r0, #12]
 8009c52:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c54:	f001 fbdc 	bl	800b410 <__mcmp>
 8009c58:	42a0      	cmp	r0, r4
 8009c5a:	da6b      	bge.n	8009d34 <_strtod_l+0x884>
 8009c5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c5e:	ea53 0308 	orrs.w	r3, r3, r8
 8009c62:	f040 8091 	bne.w	8009d88 <_strtod_l+0x8d8>
 8009c66:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	f040 808c 	bne.w	8009d88 <_strtod_l+0x8d8>
 8009c70:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009c74:	0d1b      	lsrs	r3, r3, #20
 8009c76:	051b      	lsls	r3, r3, #20
 8009c78:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009c7c:	f240 8084 	bls.w	8009d88 <_strtod_l+0x8d8>
 8009c80:	f8db 3014 	ldr.w	r3, [fp, #20]
 8009c84:	b91b      	cbnz	r3, 8009c8e <_strtod_l+0x7de>
 8009c86:	f8db 3010 	ldr.w	r3, [fp, #16]
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	dd7c      	ble.n	8009d88 <_strtod_l+0x8d8>
 8009c8e:	4659      	mov	r1, fp
 8009c90:	2201      	movs	r2, #1
 8009c92:	4650      	mov	r0, sl
 8009c94:	f001 fb4c 	bl	800b330 <__lshift>
 8009c98:	9904      	ldr	r1, [sp, #16]
 8009c9a:	4683      	mov	fp, r0
 8009c9c:	f001 fbb8 	bl	800b410 <__mcmp>
 8009ca0:	2800      	cmp	r0, #0
 8009ca2:	dd71      	ble.n	8009d88 <_strtod_l+0x8d8>
 8009ca4:	9905      	ldr	r1, [sp, #20]
 8009ca6:	464b      	mov	r3, r9
 8009ca8:	4a20      	ldr	r2, [pc, #128]	; (8009d2c <_strtod_l+0x87c>)
 8009caa:	2900      	cmp	r1, #0
 8009cac:	f000 808c 	beq.w	8009dc8 <_strtod_l+0x918>
 8009cb0:	ea02 0109 	and.w	r1, r2, r9
 8009cb4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009cb8:	f300 8086 	bgt.w	8009dc8 <_strtod_l+0x918>
 8009cbc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009cc0:	f77f aeaa 	ble.w	8009a18 <_strtod_l+0x568>
 8009cc4:	4640      	mov	r0, r8
 8009cc6:	4649      	mov	r1, r9
 8009cc8:	4b19      	ldr	r3, [pc, #100]	; (8009d30 <_strtod_l+0x880>)
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f7f6 fc04 	bl	80004d8 <__aeabi_dmul>
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	4303      	orrs	r3, r0
 8009cd4:	bf08      	it	eq
 8009cd6:	2322      	moveq	r3, #34	; 0x22
 8009cd8:	4680      	mov	r8, r0
 8009cda:	4689      	mov	r9, r1
 8009cdc:	bf08      	it	eq
 8009cde:	f8ca 3000 	streq.w	r3, [sl]
 8009ce2:	e62f      	b.n	8009944 <_strtod_l+0x494>
 8009ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8009cec:	ea03 0808 	and.w	r8, r3, r8
 8009cf0:	e6e0      	b.n	8009ab4 <_strtod_l+0x604>
 8009cf2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8009cf6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8009cfa:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8009cfe:	35e2      	adds	r5, #226	; 0xe2
 8009d00:	fa07 f505 	lsl.w	r5, r7, r5
 8009d04:	970f      	str	r7, [sp, #60]	; 0x3c
 8009d06:	e747      	b.n	8009b98 <_strtod_l+0x6e8>
 8009d08:	2301      	movs	r3, #1
 8009d0a:	2500      	movs	r5, #0
 8009d0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d0e:	e743      	b.n	8009b98 <_strtod_l+0x6e8>
 8009d10:	463a      	mov	r2, r7
 8009d12:	4650      	mov	r0, sl
 8009d14:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009d16:	f001 fb0b 	bl	800b330 <__lshift>
 8009d1a:	901a      	str	r0, [sp, #104]	; 0x68
 8009d1c:	2800      	cmp	r0, #0
 8009d1e:	f47f af69 	bne.w	8009bf4 <_strtod_l+0x744>
 8009d22:	e604      	b.n	800992e <_strtod_l+0x47e>
 8009d24:	0800c138 	.word	0x0800c138
 8009d28:	fffffc02 	.word	0xfffffc02
 8009d2c:	7ff00000 	.word	0x7ff00000
 8009d30:	39500000 	.word	0x39500000
 8009d34:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009d38:	d165      	bne.n	8009e06 <_strtod_l+0x956>
 8009d3a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009d40:	b35a      	cbz	r2, 8009d9a <_strtod_l+0x8ea>
 8009d42:	4a99      	ldr	r2, [pc, #612]	; (8009fa8 <_strtod_l+0xaf8>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d12b      	bne.n	8009da0 <_strtod_l+0x8f0>
 8009d48:	9b05      	ldr	r3, [sp, #20]
 8009d4a:	4641      	mov	r1, r8
 8009d4c:	b303      	cbz	r3, 8009d90 <_strtod_l+0x8e0>
 8009d4e:	464a      	mov	r2, r9
 8009d50:	4b96      	ldr	r3, [pc, #600]	; (8009fac <_strtod_l+0xafc>)
 8009d52:	4013      	ands	r3, r2
 8009d54:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009d58:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5c:	d81b      	bhi.n	8009d96 <_strtod_l+0x8e6>
 8009d5e:	0d1b      	lsrs	r3, r3, #20
 8009d60:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009d64:	fa02 f303 	lsl.w	r3, r2, r3
 8009d68:	4299      	cmp	r1, r3
 8009d6a:	d119      	bne.n	8009da0 <_strtod_l+0x8f0>
 8009d6c:	4b90      	ldr	r3, [pc, #576]	; (8009fb0 <_strtod_l+0xb00>)
 8009d6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d70:	429a      	cmp	r2, r3
 8009d72:	d102      	bne.n	8009d7a <_strtod_l+0x8ca>
 8009d74:	3101      	adds	r1, #1
 8009d76:	f43f adda 	beq.w	800992e <_strtod_l+0x47e>
 8009d7a:	f04f 0800 	mov.w	r8, #0
 8009d7e:	4b8b      	ldr	r3, [pc, #556]	; (8009fac <_strtod_l+0xafc>)
 8009d80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d82:	401a      	ands	r2, r3
 8009d84:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8009d88:	9b05      	ldr	r3, [sp, #20]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d19a      	bne.n	8009cc4 <_strtod_l+0x814>
 8009d8e:	e5d9      	b.n	8009944 <_strtod_l+0x494>
 8009d90:	f04f 33ff 	mov.w	r3, #4294967295
 8009d94:	e7e8      	b.n	8009d68 <_strtod_l+0x8b8>
 8009d96:	4613      	mov	r3, r2
 8009d98:	e7e6      	b.n	8009d68 <_strtod_l+0x8b8>
 8009d9a:	ea53 0308 	orrs.w	r3, r3, r8
 8009d9e:	d081      	beq.n	8009ca4 <_strtod_l+0x7f4>
 8009da0:	b1e5      	cbz	r5, 8009ddc <_strtod_l+0x92c>
 8009da2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009da4:	421d      	tst	r5, r3
 8009da6:	d0ef      	beq.n	8009d88 <_strtod_l+0x8d8>
 8009da8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009daa:	4640      	mov	r0, r8
 8009dac:	4649      	mov	r1, r9
 8009dae:	9a05      	ldr	r2, [sp, #20]
 8009db0:	b1c3      	cbz	r3, 8009de4 <_strtod_l+0x934>
 8009db2:	f7ff fb5b 	bl	800946c <sulp>
 8009db6:	4602      	mov	r2, r0
 8009db8:	460b      	mov	r3, r1
 8009dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009dbe:	f7f6 f9d5 	bl	800016c <__adddf3>
 8009dc2:	4680      	mov	r8, r0
 8009dc4:	4689      	mov	r9, r1
 8009dc6:	e7df      	b.n	8009d88 <_strtod_l+0x8d8>
 8009dc8:	4013      	ands	r3, r2
 8009dca:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009dce:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009dd2:	f04f 38ff 	mov.w	r8, #4294967295
 8009dd6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009dda:	e7d5      	b.n	8009d88 <_strtod_l+0x8d8>
 8009ddc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009dde:	ea13 0f08 	tst.w	r3, r8
 8009de2:	e7e0      	b.n	8009da6 <_strtod_l+0x8f6>
 8009de4:	f7ff fb42 	bl	800946c <sulp>
 8009de8:	4602      	mov	r2, r0
 8009dea:	460b      	mov	r3, r1
 8009dec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009df0:	f7f6 f9ba 	bl	8000168 <__aeabi_dsub>
 8009df4:	2200      	movs	r2, #0
 8009df6:	2300      	movs	r3, #0
 8009df8:	4680      	mov	r8, r0
 8009dfa:	4689      	mov	r9, r1
 8009dfc:	f7f6 fdd4 	bl	80009a8 <__aeabi_dcmpeq>
 8009e00:	2800      	cmp	r0, #0
 8009e02:	d0c1      	beq.n	8009d88 <_strtod_l+0x8d8>
 8009e04:	e608      	b.n	8009a18 <_strtod_l+0x568>
 8009e06:	4658      	mov	r0, fp
 8009e08:	9904      	ldr	r1, [sp, #16]
 8009e0a:	f001 fc7f 	bl	800b70c <__ratio>
 8009e0e:	2200      	movs	r2, #0
 8009e10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009e14:	4606      	mov	r6, r0
 8009e16:	460f      	mov	r7, r1
 8009e18:	f7f6 fdda 	bl	80009d0 <__aeabi_dcmple>
 8009e1c:	2800      	cmp	r0, #0
 8009e1e:	d070      	beq.n	8009f02 <_strtod_l+0xa52>
 8009e20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d042      	beq.n	8009eac <_strtod_l+0x9fc>
 8009e26:	2600      	movs	r6, #0
 8009e28:	4f62      	ldr	r7, [pc, #392]	; (8009fb4 <_strtod_l+0xb04>)
 8009e2a:	4d62      	ldr	r5, [pc, #392]	; (8009fb4 <_strtod_l+0xb04>)
 8009e2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e32:	0d1b      	lsrs	r3, r3, #20
 8009e34:	051b      	lsls	r3, r3, #20
 8009e36:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e3a:	4b5f      	ldr	r3, [pc, #380]	; (8009fb8 <_strtod_l+0xb08>)
 8009e3c:	429a      	cmp	r2, r3
 8009e3e:	f040 80c3 	bne.w	8009fc8 <_strtod_l+0xb18>
 8009e42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e44:	4640      	mov	r0, r8
 8009e46:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8009e4a:	4649      	mov	r1, r9
 8009e4c:	f001 fb88 	bl	800b560 <__ulp>
 8009e50:	4602      	mov	r2, r0
 8009e52:	460b      	mov	r3, r1
 8009e54:	4630      	mov	r0, r6
 8009e56:	4639      	mov	r1, r7
 8009e58:	f7f6 fb3e 	bl	80004d8 <__aeabi_dmul>
 8009e5c:	4642      	mov	r2, r8
 8009e5e:	464b      	mov	r3, r9
 8009e60:	f7f6 f984 	bl	800016c <__adddf3>
 8009e64:	460b      	mov	r3, r1
 8009e66:	4951      	ldr	r1, [pc, #324]	; (8009fac <_strtod_l+0xafc>)
 8009e68:	4a54      	ldr	r2, [pc, #336]	; (8009fbc <_strtod_l+0xb0c>)
 8009e6a:	4019      	ands	r1, r3
 8009e6c:	4291      	cmp	r1, r2
 8009e6e:	4680      	mov	r8, r0
 8009e70:	d95d      	bls.n	8009f2e <_strtod_l+0xa7e>
 8009e72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e74:	4b4e      	ldr	r3, [pc, #312]	; (8009fb0 <_strtod_l+0xb00>)
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d103      	bne.n	8009e82 <_strtod_l+0x9d2>
 8009e7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	f43f ad56 	beq.w	800992e <_strtod_l+0x47e>
 8009e82:	f04f 38ff 	mov.w	r8, #4294967295
 8009e86:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8009fb0 <_strtod_l+0xb00>
 8009e8a:	4650      	mov	r0, sl
 8009e8c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009e8e:	f001 f837 	bl	800af00 <_Bfree>
 8009e92:	4650      	mov	r0, sl
 8009e94:	9906      	ldr	r1, [sp, #24]
 8009e96:	f001 f833 	bl	800af00 <_Bfree>
 8009e9a:	4650      	mov	r0, sl
 8009e9c:	9904      	ldr	r1, [sp, #16]
 8009e9e:	f001 f82f 	bl	800af00 <_Bfree>
 8009ea2:	4659      	mov	r1, fp
 8009ea4:	4650      	mov	r0, sl
 8009ea6:	f001 f82b 	bl	800af00 <_Bfree>
 8009eaa:	e627      	b.n	8009afc <_strtod_l+0x64c>
 8009eac:	f1b8 0f00 	cmp.w	r8, #0
 8009eb0:	d119      	bne.n	8009ee6 <_strtod_l+0xa36>
 8009eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009eb8:	b9e3      	cbnz	r3, 8009ef4 <_strtod_l+0xa44>
 8009eba:	2200      	movs	r2, #0
 8009ebc:	4630      	mov	r0, r6
 8009ebe:	4639      	mov	r1, r7
 8009ec0:	4b3c      	ldr	r3, [pc, #240]	; (8009fb4 <_strtod_l+0xb04>)
 8009ec2:	f7f6 fd7b 	bl	80009bc <__aeabi_dcmplt>
 8009ec6:	b9c8      	cbnz	r0, 8009efc <_strtod_l+0xa4c>
 8009ec8:	2200      	movs	r2, #0
 8009eca:	4630      	mov	r0, r6
 8009ecc:	4639      	mov	r1, r7
 8009ece:	4b3c      	ldr	r3, [pc, #240]	; (8009fc0 <_strtod_l+0xb10>)
 8009ed0:	f7f6 fb02 	bl	80004d8 <__aeabi_dmul>
 8009ed4:	4604      	mov	r4, r0
 8009ed6:	460d      	mov	r5, r1
 8009ed8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009edc:	9416      	str	r4, [sp, #88]	; 0x58
 8009ede:	9317      	str	r3, [sp, #92]	; 0x5c
 8009ee0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8009ee4:	e7a2      	b.n	8009e2c <_strtod_l+0x97c>
 8009ee6:	f1b8 0f01 	cmp.w	r8, #1
 8009eea:	d103      	bne.n	8009ef4 <_strtod_l+0xa44>
 8009eec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	f43f ad92 	beq.w	8009a18 <_strtod_l+0x568>
 8009ef4:	2600      	movs	r6, #0
 8009ef6:	2400      	movs	r4, #0
 8009ef8:	4f32      	ldr	r7, [pc, #200]	; (8009fc4 <_strtod_l+0xb14>)
 8009efa:	e796      	b.n	8009e2a <_strtod_l+0x97a>
 8009efc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009efe:	4d30      	ldr	r5, [pc, #192]	; (8009fc0 <_strtod_l+0xb10>)
 8009f00:	e7ea      	b.n	8009ed8 <_strtod_l+0xa28>
 8009f02:	4b2f      	ldr	r3, [pc, #188]	; (8009fc0 <_strtod_l+0xb10>)
 8009f04:	2200      	movs	r2, #0
 8009f06:	4630      	mov	r0, r6
 8009f08:	4639      	mov	r1, r7
 8009f0a:	f7f6 fae5 	bl	80004d8 <__aeabi_dmul>
 8009f0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f10:	4604      	mov	r4, r0
 8009f12:	460d      	mov	r5, r1
 8009f14:	b933      	cbnz	r3, 8009f24 <_strtod_l+0xa74>
 8009f16:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009f1a:	9010      	str	r0, [sp, #64]	; 0x40
 8009f1c:	9311      	str	r3, [sp, #68]	; 0x44
 8009f1e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009f22:	e783      	b.n	8009e2c <_strtod_l+0x97c>
 8009f24:	4602      	mov	r2, r0
 8009f26:	460b      	mov	r3, r1
 8009f28:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009f2c:	e7f7      	b.n	8009f1e <_strtod_l+0xa6e>
 8009f2e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009f32:	9b05      	ldr	r3, [sp, #20]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d1a8      	bne.n	8009e8a <_strtod_l+0x9da>
 8009f38:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009f3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009f3e:	0d1b      	lsrs	r3, r3, #20
 8009f40:	051b      	lsls	r3, r3, #20
 8009f42:	429a      	cmp	r2, r3
 8009f44:	d1a1      	bne.n	8009e8a <_strtod_l+0x9da>
 8009f46:	4620      	mov	r0, r4
 8009f48:	4629      	mov	r1, r5
 8009f4a:	f7f7 f89b 	bl	8001084 <__aeabi_d2lz>
 8009f4e:	f7f6 fa95 	bl	800047c <__aeabi_l2d>
 8009f52:	4602      	mov	r2, r0
 8009f54:	460b      	mov	r3, r1
 8009f56:	4620      	mov	r0, r4
 8009f58:	4629      	mov	r1, r5
 8009f5a:	f7f6 f905 	bl	8000168 <__aeabi_dsub>
 8009f5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009f60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009f64:	ea43 0308 	orr.w	r3, r3, r8
 8009f68:	4313      	orrs	r3, r2
 8009f6a:	4604      	mov	r4, r0
 8009f6c:	460d      	mov	r5, r1
 8009f6e:	d066      	beq.n	800a03e <_strtod_l+0xb8e>
 8009f70:	a309      	add	r3, pc, #36	; (adr r3, 8009f98 <_strtod_l+0xae8>)
 8009f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f76:	f7f6 fd21 	bl	80009bc <__aeabi_dcmplt>
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	f47f ace2 	bne.w	8009944 <_strtod_l+0x494>
 8009f80:	a307      	add	r3, pc, #28	; (adr r3, 8009fa0 <_strtod_l+0xaf0>)
 8009f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f86:	4620      	mov	r0, r4
 8009f88:	4629      	mov	r1, r5
 8009f8a:	f7f6 fd35 	bl	80009f8 <__aeabi_dcmpgt>
 8009f8e:	2800      	cmp	r0, #0
 8009f90:	f43f af7b 	beq.w	8009e8a <_strtod_l+0x9da>
 8009f94:	e4d6      	b.n	8009944 <_strtod_l+0x494>
 8009f96:	bf00      	nop
 8009f98:	94a03595 	.word	0x94a03595
 8009f9c:	3fdfffff 	.word	0x3fdfffff
 8009fa0:	35afe535 	.word	0x35afe535
 8009fa4:	3fe00000 	.word	0x3fe00000
 8009fa8:	000fffff 	.word	0x000fffff
 8009fac:	7ff00000 	.word	0x7ff00000
 8009fb0:	7fefffff 	.word	0x7fefffff
 8009fb4:	3ff00000 	.word	0x3ff00000
 8009fb8:	7fe00000 	.word	0x7fe00000
 8009fbc:	7c9fffff 	.word	0x7c9fffff
 8009fc0:	3fe00000 	.word	0x3fe00000
 8009fc4:	bff00000 	.word	0xbff00000
 8009fc8:	9b05      	ldr	r3, [sp, #20]
 8009fca:	b313      	cbz	r3, 800a012 <_strtod_l+0xb62>
 8009fcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009fce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009fd2:	d81e      	bhi.n	800a012 <_strtod_l+0xb62>
 8009fd4:	a326      	add	r3, pc, #152	; (adr r3, 800a070 <_strtod_l+0xbc0>)
 8009fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fda:	4620      	mov	r0, r4
 8009fdc:	4629      	mov	r1, r5
 8009fde:	f7f6 fcf7 	bl	80009d0 <__aeabi_dcmple>
 8009fe2:	b190      	cbz	r0, 800a00a <_strtod_l+0xb5a>
 8009fe4:	4629      	mov	r1, r5
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	f7f6 fd38 	bl	8000a5c <__aeabi_d2uiz>
 8009fec:	2801      	cmp	r0, #1
 8009fee:	bf38      	it	cc
 8009ff0:	2001      	movcc	r0, #1
 8009ff2:	f7f6 f9f7 	bl	80003e4 <__aeabi_ui2d>
 8009ff6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ff8:	4604      	mov	r4, r0
 8009ffa:	460d      	mov	r5, r1
 8009ffc:	b9d3      	cbnz	r3, 800a034 <_strtod_l+0xb84>
 8009ffe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a002:	9012      	str	r0, [sp, #72]	; 0x48
 800a004:	9313      	str	r3, [sp, #76]	; 0x4c
 800a006:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800a00a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a00c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800a010:	1a9f      	subs	r7, r3, r2
 800a012:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a016:	f001 faa3 	bl	800b560 <__ulp>
 800a01a:	4602      	mov	r2, r0
 800a01c:	460b      	mov	r3, r1
 800a01e:	4630      	mov	r0, r6
 800a020:	4639      	mov	r1, r7
 800a022:	f7f6 fa59 	bl	80004d8 <__aeabi_dmul>
 800a026:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a02a:	f7f6 f89f 	bl	800016c <__adddf3>
 800a02e:	4680      	mov	r8, r0
 800a030:	4689      	mov	r9, r1
 800a032:	e77e      	b.n	8009f32 <_strtod_l+0xa82>
 800a034:	4602      	mov	r2, r0
 800a036:	460b      	mov	r3, r1
 800a038:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800a03c:	e7e3      	b.n	800a006 <_strtod_l+0xb56>
 800a03e:	a30e      	add	r3, pc, #56	; (adr r3, 800a078 <_strtod_l+0xbc8>)
 800a040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a044:	f7f6 fcba 	bl	80009bc <__aeabi_dcmplt>
 800a048:	e7a1      	b.n	8009f8e <_strtod_l+0xade>
 800a04a:	2300      	movs	r3, #0
 800a04c:	930a      	str	r3, [sp, #40]	; 0x28
 800a04e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a050:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a052:	6013      	str	r3, [r2, #0]
 800a054:	f7ff ba71 	b.w	800953a <_strtod_l+0x8a>
 800a058:	2a65      	cmp	r2, #101	; 0x65
 800a05a:	f43f ab63 	beq.w	8009724 <_strtod_l+0x274>
 800a05e:	2a45      	cmp	r2, #69	; 0x45
 800a060:	f43f ab60 	beq.w	8009724 <_strtod_l+0x274>
 800a064:	2301      	movs	r3, #1
 800a066:	f7ff bb95 	b.w	8009794 <_strtod_l+0x2e4>
 800a06a:	bf00      	nop
 800a06c:	f3af 8000 	nop.w
 800a070:	ffc00000 	.word	0xffc00000
 800a074:	41dfffff 	.word	0x41dfffff
 800a078:	94a03595 	.word	0x94a03595
 800a07c:	3fcfffff 	.word	0x3fcfffff

0800a080 <strtod>:
 800a080:	460a      	mov	r2, r1
 800a082:	4601      	mov	r1, r0
 800a084:	4802      	ldr	r0, [pc, #8]	; (800a090 <strtod+0x10>)
 800a086:	4b03      	ldr	r3, [pc, #12]	; (800a094 <strtod+0x14>)
 800a088:	6800      	ldr	r0, [r0, #0]
 800a08a:	f7ff ba11 	b.w	80094b0 <_strtod_l>
 800a08e:	bf00      	nop
 800a090:	20000040 	.word	0x20000040
 800a094:	200000a8 	.word	0x200000a8

0800a098 <_strtol_l.constprop.0>:
 800a098:	2b01      	cmp	r3, #1
 800a09a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a09e:	4680      	mov	r8, r0
 800a0a0:	d001      	beq.n	800a0a6 <_strtol_l.constprop.0+0xe>
 800a0a2:	2b24      	cmp	r3, #36	; 0x24
 800a0a4:	d906      	bls.n	800a0b4 <_strtol_l.constprop.0+0x1c>
 800a0a6:	f7ff f8bb 	bl	8009220 <__errno>
 800a0aa:	2316      	movs	r3, #22
 800a0ac:	6003      	str	r3, [r0, #0]
 800a0ae:	2000      	movs	r0, #0
 800a0b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0b4:	460d      	mov	r5, r1
 800a0b6:	4f35      	ldr	r7, [pc, #212]	; (800a18c <_strtol_l.constprop.0+0xf4>)
 800a0b8:	4628      	mov	r0, r5
 800a0ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0be:	5de6      	ldrb	r6, [r4, r7]
 800a0c0:	f016 0608 	ands.w	r6, r6, #8
 800a0c4:	d1f8      	bne.n	800a0b8 <_strtol_l.constprop.0+0x20>
 800a0c6:	2c2d      	cmp	r4, #45	; 0x2d
 800a0c8:	d12f      	bne.n	800a12a <_strtol_l.constprop.0+0x92>
 800a0ca:	2601      	movs	r6, #1
 800a0cc:	782c      	ldrb	r4, [r5, #0]
 800a0ce:	1c85      	adds	r5, r0, #2
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d057      	beq.n	800a184 <_strtol_l.constprop.0+0xec>
 800a0d4:	2b10      	cmp	r3, #16
 800a0d6:	d109      	bne.n	800a0ec <_strtol_l.constprop.0+0x54>
 800a0d8:	2c30      	cmp	r4, #48	; 0x30
 800a0da:	d107      	bne.n	800a0ec <_strtol_l.constprop.0+0x54>
 800a0dc:	7828      	ldrb	r0, [r5, #0]
 800a0de:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a0e2:	2858      	cmp	r0, #88	; 0x58
 800a0e4:	d149      	bne.n	800a17a <_strtol_l.constprop.0+0xe2>
 800a0e6:	2310      	movs	r3, #16
 800a0e8:	786c      	ldrb	r4, [r5, #1]
 800a0ea:	3502      	adds	r5, #2
 800a0ec:	2700      	movs	r7, #0
 800a0ee:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800a0f2:	f10e 3eff 	add.w	lr, lr, #4294967295
 800a0f6:	fbbe f9f3 	udiv	r9, lr, r3
 800a0fa:	4638      	mov	r0, r7
 800a0fc:	fb03 ea19 	mls	sl, r3, r9, lr
 800a100:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a104:	f1bc 0f09 	cmp.w	ip, #9
 800a108:	d814      	bhi.n	800a134 <_strtol_l.constprop.0+0x9c>
 800a10a:	4664      	mov	r4, ip
 800a10c:	42a3      	cmp	r3, r4
 800a10e:	dd22      	ble.n	800a156 <_strtol_l.constprop.0+0xbe>
 800a110:	2f00      	cmp	r7, #0
 800a112:	db1d      	blt.n	800a150 <_strtol_l.constprop.0+0xb8>
 800a114:	4581      	cmp	r9, r0
 800a116:	d31b      	bcc.n	800a150 <_strtol_l.constprop.0+0xb8>
 800a118:	d101      	bne.n	800a11e <_strtol_l.constprop.0+0x86>
 800a11a:	45a2      	cmp	sl, r4
 800a11c:	db18      	blt.n	800a150 <_strtol_l.constprop.0+0xb8>
 800a11e:	2701      	movs	r7, #1
 800a120:	fb00 4003 	mla	r0, r0, r3, r4
 800a124:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a128:	e7ea      	b.n	800a100 <_strtol_l.constprop.0+0x68>
 800a12a:	2c2b      	cmp	r4, #43	; 0x2b
 800a12c:	bf04      	itt	eq
 800a12e:	782c      	ldrbeq	r4, [r5, #0]
 800a130:	1c85      	addeq	r5, r0, #2
 800a132:	e7cd      	b.n	800a0d0 <_strtol_l.constprop.0+0x38>
 800a134:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a138:	f1bc 0f19 	cmp.w	ip, #25
 800a13c:	d801      	bhi.n	800a142 <_strtol_l.constprop.0+0xaa>
 800a13e:	3c37      	subs	r4, #55	; 0x37
 800a140:	e7e4      	b.n	800a10c <_strtol_l.constprop.0+0x74>
 800a142:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a146:	f1bc 0f19 	cmp.w	ip, #25
 800a14a:	d804      	bhi.n	800a156 <_strtol_l.constprop.0+0xbe>
 800a14c:	3c57      	subs	r4, #87	; 0x57
 800a14e:	e7dd      	b.n	800a10c <_strtol_l.constprop.0+0x74>
 800a150:	f04f 37ff 	mov.w	r7, #4294967295
 800a154:	e7e6      	b.n	800a124 <_strtol_l.constprop.0+0x8c>
 800a156:	2f00      	cmp	r7, #0
 800a158:	da07      	bge.n	800a16a <_strtol_l.constprop.0+0xd2>
 800a15a:	2322      	movs	r3, #34	; 0x22
 800a15c:	4670      	mov	r0, lr
 800a15e:	f8c8 3000 	str.w	r3, [r8]
 800a162:	2a00      	cmp	r2, #0
 800a164:	d0a4      	beq.n	800a0b0 <_strtol_l.constprop.0+0x18>
 800a166:	1e69      	subs	r1, r5, #1
 800a168:	e005      	b.n	800a176 <_strtol_l.constprop.0+0xde>
 800a16a:	b106      	cbz	r6, 800a16e <_strtol_l.constprop.0+0xd6>
 800a16c:	4240      	negs	r0, r0
 800a16e:	2a00      	cmp	r2, #0
 800a170:	d09e      	beq.n	800a0b0 <_strtol_l.constprop.0+0x18>
 800a172:	2f00      	cmp	r7, #0
 800a174:	d1f7      	bne.n	800a166 <_strtol_l.constprop.0+0xce>
 800a176:	6011      	str	r1, [r2, #0]
 800a178:	e79a      	b.n	800a0b0 <_strtol_l.constprop.0+0x18>
 800a17a:	2430      	movs	r4, #48	; 0x30
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d1b5      	bne.n	800a0ec <_strtol_l.constprop.0+0x54>
 800a180:	2308      	movs	r3, #8
 800a182:	e7b3      	b.n	800a0ec <_strtol_l.constprop.0+0x54>
 800a184:	2c30      	cmp	r4, #48	; 0x30
 800a186:	d0a9      	beq.n	800a0dc <_strtol_l.constprop.0+0x44>
 800a188:	230a      	movs	r3, #10
 800a18a:	e7af      	b.n	800a0ec <_strtol_l.constprop.0+0x54>
 800a18c:	0800c161 	.word	0x0800c161

0800a190 <strtol>:
 800a190:	4613      	mov	r3, r2
 800a192:	460a      	mov	r2, r1
 800a194:	4601      	mov	r1, r0
 800a196:	4802      	ldr	r0, [pc, #8]	; (800a1a0 <strtol+0x10>)
 800a198:	6800      	ldr	r0, [r0, #0]
 800a19a:	f7ff bf7d 	b.w	800a098 <_strtol_l.constprop.0>
 800a19e:	bf00      	nop
 800a1a0:	20000040 	.word	0x20000040

0800a1a4 <__swbuf_r>:
 800a1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1a6:	460e      	mov	r6, r1
 800a1a8:	4614      	mov	r4, r2
 800a1aa:	4605      	mov	r5, r0
 800a1ac:	b118      	cbz	r0, 800a1b6 <__swbuf_r+0x12>
 800a1ae:	6983      	ldr	r3, [r0, #24]
 800a1b0:	b90b      	cbnz	r3, 800a1b6 <__swbuf_r+0x12>
 800a1b2:	f000 f9cd 	bl	800a550 <__sinit>
 800a1b6:	4b21      	ldr	r3, [pc, #132]	; (800a23c <__swbuf_r+0x98>)
 800a1b8:	429c      	cmp	r4, r3
 800a1ba:	d12b      	bne.n	800a214 <__swbuf_r+0x70>
 800a1bc:	686c      	ldr	r4, [r5, #4]
 800a1be:	69a3      	ldr	r3, [r4, #24]
 800a1c0:	60a3      	str	r3, [r4, #8]
 800a1c2:	89a3      	ldrh	r3, [r4, #12]
 800a1c4:	071a      	lsls	r2, r3, #28
 800a1c6:	d52f      	bpl.n	800a228 <__swbuf_r+0x84>
 800a1c8:	6923      	ldr	r3, [r4, #16]
 800a1ca:	b36b      	cbz	r3, 800a228 <__swbuf_r+0x84>
 800a1cc:	6923      	ldr	r3, [r4, #16]
 800a1ce:	6820      	ldr	r0, [r4, #0]
 800a1d0:	b2f6      	uxtb	r6, r6
 800a1d2:	1ac0      	subs	r0, r0, r3
 800a1d4:	6963      	ldr	r3, [r4, #20]
 800a1d6:	4637      	mov	r7, r6
 800a1d8:	4283      	cmp	r3, r0
 800a1da:	dc04      	bgt.n	800a1e6 <__swbuf_r+0x42>
 800a1dc:	4621      	mov	r1, r4
 800a1de:	4628      	mov	r0, r5
 800a1e0:	f000 f922 	bl	800a428 <_fflush_r>
 800a1e4:	bb30      	cbnz	r0, 800a234 <__swbuf_r+0x90>
 800a1e6:	68a3      	ldr	r3, [r4, #8]
 800a1e8:	3001      	adds	r0, #1
 800a1ea:	3b01      	subs	r3, #1
 800a1ec:	60a3      	str	r3, [r4, #8]
 800a1ee:	6823      	ldr	r3, [r4, #0]
 800a1f0:	1c5a      	adds	r2, r3, #1
 800a1f2:	6022      	str	r2, [r4, #0]
 800a1f4:	701e      	strb	r6, [r3, #0]
 800a1f6:	6963      	ldr	r3, [r4, #20]
 800a1f8:	4283      	cmp	r3, r0
 800a1fa:	d004      	beq.n	800a206 <__swbuf_r+0x62>
 800a1fc:	89a3      	ldrh	r3, [r4, #12]
 800a1fe:	07db      	lsls	r3, r3, #31
 800a200:	d506      	bpl.n	800a210 <__swbuf_r+0x6c>
 800a202:	2e0a      	cmp	r6, #10
 800a204:	d104      	bne.n	800a210 <__swbuf_r+0x6c>
 800a206:	4621      	mov	r1, r4
 800a208:	4628      	mov	r0, r5
 800a20a:	f000 f90d 	bl	800a428 <_fflush_r>
 800a20e:	b988      	cbnz	r0, 800a234 <__swbuf_r+0x90>
 800a210:	4638      	mov	r0, r7
 800a212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a214:	4b0a      	ldr	r3, [pc, #40]	; (800a240 <__swbuf_r+0x9c>)
 800a216:	429c      	cmp	r4, r3
 800a218:	d101      	bne.n	800a21e <__swbuf_r+0x7a>
 800a21a:	68ac      	ldr	r4, [r5, #8]
 800a21c:	e7cf      	b.n	800a1be <__swbuf_r+0x1a>
 800a21e:	4b09      	ldr	r3, [pc, #36]	; (800a244 <__swbuf_r+0xa0>)
 800a220:	429c      	cmp	r4, r3
 800a222:	bf08      	it	eq
 800a224:	68ec      	ldreq	r4, [r5, #12]
 800a226:	e7ca      	b.n	800a1be <__swbuf_r+0x1a>
 800a228:	4621      	mov	r1, r4
 800a22a:	4628      	mov	r0, r5
 800a22c:	f000 f80c 	bl	800a248 <__swsetup_r>
 800a230:	2800      	cmp	r0, #0
 800a232:	d0cb      	beq.n	800a1cc <__swbuf_r+0x28>
 800a234:	f04f 37ff 	mov.w	r7, #4294967295
 800a238:	e7ea      	b.n	800a210 <__swbuf_r+0x6c>
 800a23a:	bf00      	nop
 800a23c:	0800c284 	.word	0x0800c284
 800a240:	0800c2a4 	.word	0x0800c2a4
 800a244:	0800c264 	.word	0x0800c264

0800a248 <__swsetup_r>:
 800a248:	4b32      	ldr	r3, [pc, #200]	; (800a314 <__swsetup_r+0xcc>)
 800a24a:	b570      	push	{r4, r5, r6, lr}
 800a24c:	681d      	ldr	r5, [r3, #0]
 800a24e:	4606      	mov	r6, r0
 800a250:	460c      	mov	r4, r1
 800a252:	b125      	cbz	r5, 800a25e <__swsetup_r+0x16>
 800a254:	69ab      	ldr	r3, [r5, #24]
 800a256:	b913      	cbnz	r3, 800a25e <__swsetup_r+0x16>
 800a258:	4628      	mov	r0, r5
 800a25a:	f000 f979 	bl	800a550 <__sinit>
 800a25e:	4b2e      	ldr	r3, [pc, #184]	; (800a318 <__swsetup_r+0xd0>)
 800a260:	429c      	cmp	r4, r3
 800a262:	d10f      	bne.n	800a284 <__swsetup_r+0x3c>
 800a264:	686c      	ldr	r4, [r5, #4]
 800a266:	89a3      	ldrh	r3, [r4, #12]
 800a268:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a26c:	0719      	lsls	r1, r3, #28
 800a26e:	d42c      	bmi.n	800a2ca <__swsetup_r+0x82>
 800a270:	06dd      	lsls	r5, r3, #27
 800a272:	d411      	bmi.n	800a298 <__swsetup_r+0x50>
 800a274:	2309      	movs	r3, #9
 800a276:	6033      	str	r3, [r6, #0]
 800a278:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a27c:	f04f 30ff 	mov.w	r0, #4294967295
 800a280:	81a3      	strh	r3, [r4, #12]
 800a282:	e03e      	b.n	800a302 <__swsetup_r+0xba>
 800a284:	4b25      	ldr	r3, [pc, #148]	; (800a31c <__swsetup_r+0xd4>)
 800a286:	429c      	cmp	r4, r3
 800a288:	d101      	bne.n	800a28e <__swsetup_r+0x46>
 800a28a:	68ac      	ldr	r4, [r5, #8]
 800a28c:	e7eb      	b.n	800a266 <__swsetup_r+0x1e>
 800a28e:	4b24      	ldr	r3, [pc, #144]	; (800a320 <__swsetup_r+0xd8>)
 800a290:	429c      	cmp	r4, r3
 800a292:	bf08      	it	eq
 800a294:	68ec      	ldreq	r4, [r5, #12]
 800a296:	e7e6      	b.n	800a266 <__swsetup_r+0x1e>
 800a298:	0758      	lsls	r0, r3, #29
 800a29a:	d512      	bpl.n	800a2c2 <__swsetup_r+0x7a>
 800a29c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a29e:	b141      	cbz	r1, 800a2b2 <__swsetup_r+0x6a>
 800a2a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2a4:	4299      	cmp	r1, r3
 800a2a6:	d002      	beq.n	800a2ae <__swsetup_r+0x66>
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	f7fe fff3 	bl	8009294 <_free_r>
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	6363      	str	r3, [r4, #52]	; 0x34
 800a2b2:	89a3      	ldrh	r3, [r4, #12]
 800a2b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a2b8:	81a3      	strh	r3, [r4, #12]
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	6063      	str	r3, [r4, #4]
 800a2be:	6923      	ldr	r3, [r4, #16]
 800a2c0:	6023      	str	r3, [r4, #0]
 800a2c2:	89a3      	ldrh	r3, [r4, #12]
 800a2c4:	f043 0308 	orr.w	r3, r3, #8
 800a2c8:	81a3      	strh	r3, [r4, #12]
 800a2ca:	6923      	ldr	r3, [r4, #16]
 800a2cc:	b94b      	cbnz	r3, 800a2e2 <__swsetup_r+0x9a>
 800a2ce:	89a3      	ldrh	r3, [r4, #12]
 800a2d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a2d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2d8:	d003      	beq.n	800a2e2 <__swsetup_r+0x9a>
 800a2da:	4621      	mov	r1, r4
 800a2dc:	4630      	mov	r0, r6
 800a2de:	f000 fd63 	bl	800ada8 <__smakebuf_r>
 800a2e2:	89a0      	ldrh	r0, [r4, #12]
 800a2e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a2e8:	f010 0301 	ands.w	r3, r0, #1
 800a2ec:	d00a      	beq.n	800a304 <__swsetup_r+0xbc>
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	60a3      	str	r3, [r4, #8]
 800a2f2:	6963      	ldr	r3, [r4, #20]
 800a2f4:	425b      	negs	r3, r3
 800a2f6:	61a3      	str	r3, [r4, #24]
 800a2f8:	6923      	ldr	r3, [r4, #16]
 800a2fa:	b943      	cbnz	r3, 800a30e <__swsetup_r+0xc6>
 800a2fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a300:	d1ba      	bne.n	800a278 <__swsetup_r+0x30>
 800a302:	bd70      	pop	{r4, r5, r6, pc}
 800a304:	0781      	lsls	r1, r0, #30
 800a306:	bf58      	it	pl
 800a308:	6963      	ldrpl	r3, [r4, #20]
 800a30a:	60a3      	str	r3, [r4, #8]
 800a30c:	e7f4      	b.n	800a2f8 <__swsetup_r+0xb0>
 800a30e:	2000      	movs	r0, #0
 800a310:	e7f7      	b.n	800a302 <__swsetup_r+0xba>
 800a312:	bf00      	nop
 800a314:	20000040 	.word	0x20000040
 800a318:	0800c284 	.word	0x0800c284
 800a31c:	0800c2a4 	.word	0x0800c2a4
 800a320:	0800c264 	.word	0x0800c264

0800a324 <__sflush_r>:
 800a324:	898a      	ldrh	r2, [r1, #12]
 800a326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a328:	4605      	mov	r5, r0
 800a32a:	0710      	lsls	r0, r2, #28
 800a32c:	460c      	mov	r4, r1
 800a32e:	d457      	bmi.n	800a3e0 <__sflush_r+0xbc>
 800a330:	684b      	ldr	r3, [r1, #4]
 800a332:	2b00      	cmp	r3, #0
 800a334:	dc04      	bgt.n	800a340 <__sflush_r+0x1c>
 800a336:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a338:	2b00      	cmp	r3, #0
 800a33a:	dc01      	bgt.n	800a340 <__sflush_r+0x1c>
 800a33c:	2000      	movs	r0, #0
 800a33e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a340:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a342:	2e00      	cmp	r6, #0
 800a344:	d0fa      	beq.n	800a33c <__sflush_r+0x18>
 800a346:	2300      	movs	r3, #0
 800a348:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a34c:	682f      	ldr	r7, [r5, #0]
 800a34e:	602b      	str	r3, [r5, #0]
 800a350:	d032      	beq.n	800a3b8 <__sflush_r+0x94>
 800a352:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a354:	89a3      	ldrh	r3, [r4, #12]
 800a356:	075a      	lsls	r2, r3, #29
 800a358:	d505      	bpl.n	800a366 <__sflush_r+0x42>
 800a35a:	6863      	ldr	r3, [r4, #4]
 800a35c:	1ac0      	subs	r0, r0, r3
 800a35e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a360:	b10b      	cbz	r3, 800a366 <__sflush_r+0x42>
 800a362:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a364:	1ac0      	subs	r0, r0, r3
 800a366:	2300      	movs	r3, #0
 800a368:	4602      	mov	r2, r0
 800a36a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a36c:	4628      	mov	r0, r5
 800a36e:	6a21      	ldr	r1, [r4, #32]
 800a370:	47b0      	blx	r6
 800a372:	1c43      	adds	r3, r0, #1
 800a374:	89a3      	ldrh	r3, [r4, #12]
 800a376:	d106      	bne.n	800a386 <__sflush_r+0x62>
 800a378:	6829      	ldr	r1, [r5, #0]
 800a37a:	291d      	cmp	r1, #29
 800a37c:	d82c      	bhi.n	800a3d8 <__sflush_r+0xb4>
 800a37e:	4a29      	ldr	r2, [pc, #164]	; (800a424 <__sflush_r+0x100>)
 800a380:	40ca      	lsrs	r2, r1
 800a382:	07d6      	lsls	r6, r2, #31
 800a384:	d528      	bpl.n	800a3d8 <__sflush_r+0xb4>
 800a386:	2200      	movs	r2, #0
 800a388:	6062      	str	r2, [r4, #4]
 800a38a:	6922      	ldr	r2, [r4, #16]
 800a38c:	04d9      	lsls	r1, r3, #19
 800a38e:	6022      	str	r2, [r4, #0]
 800a390:	d504      	bpl.n	800a39c <__sflush_r+0x78>
 800a392:	1c42      	adds	r2, r0, #1
 800a394:	d101      	bne.n	800a39a <__sflush_r+0x76>
 800a396:	682b      	ldr	r3, [r5, #0]
 800a398:	b903      	cbnz	r3, 800a39c <__sflush_r+0x78>
 800a39a:	6560      	str	r0, [r4, #84]	; 0x54
 800a39c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a39e:	602f      	str	r7, [r5, #0]
 800a3a0:	2900      	cmp	r1, #0
 800a3a2:	d0cb      	beq.n	800a33c <__sflush_r+0x18>
 800a3a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a3a8:	4299      	cmp	r1, r3
 800a3aa:	d002      	beq.n	800a3b2 <__sflush_r+0x8e>
 800a3ac:	4628      	mov	r0, r5
 800a3ae:	f7fe ff71 	bl	8009294 <_free_r>
 800a3b2:	2000      	movs	r0, #0
 800a3b4:	6360      	str	r0, [r4, #52]	; 0x34
 800a3b6:	e7c2      	b.n	800a33e <__sflush_r+0x1a>
 800a3b8:	6a21      	ldr	r1, [r4, #32]
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	4628      	mov	r0, r5
 800a3be:	47b0      	blx	r6
 800a3c0:	1c41      	adds	r1, r0, #1
 800a3c2:	d1c7      	bne.n	800a354 <__sflush_r+0x30>
 800a3c4:	682b      	ldr	r3, [r5, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d0c4      	beq.n	800a354 <__sflush_r+0x30>
 800a3ca:	2b1d      	cmp	r3, #29
 800a3cc:	d001      	beq.n	800a3d2 <__sflush_r+0xae>
 800a3ce:	2b16      	cmp	r3, #22
 800a3d0:	d101      	bne.n	800a3d6 <__sflush_r+0xb2>
 800a3d2:	602f      	str	r7, [r5, #0]
 800a3d4:	e7b2      	b.n	800a33c <__sflush_r+0x18>
 800a3d6:	89a3      	ldrh	r3, [r4, #12]
 800a3d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3dc:	81a3      	strh	r3, [r4, #12]
 800a3de:	e7ae      	b.n	800a33e <__sflush_r+0x1a>
 800a3e0:	690f      	ldr	r7, [r1, #16]
 800a3e2:	2f00      	cmp	r7, #0
 800a3e4:	d0aa      	beq.n	800a33c <__sflush_r+0x18>
 800a3e6:	0793      	lsls	r3, r2, #30
 800a3e8:	bf18      	it	ne
 800a3ea:	2300      	movne	r3, #0
 800a3ec:	680e      	ldr	r6, [r1, #0]
 800a3ee:	bf08      	it	eq
 800a3f0:	694b      	ldreq	r3, [r1, #20]
 800a3f2:	1bf6      	subs	r6, r6, r7
 800a3f4:	600f      	str	r7, [r1, #0]
 800a3f6:	608b      	str	r3, [r1, #8]
 800a3f8:	2e00      	cmp	r6, #0
 800a3fa:	dd9f      	ble.n	800a33c <__sflush_r+0x18>
 800a3fc:	4633      	mov	r3, r6
 800a3fe:	463a      	mov	r2, r7
 800a400:	4628      	mov	r0, r5
 800a402:	6a21      	ldr	r1, [r4, #32]
 800a404:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a408:	47e0      	blx	ip
 800a40a:	2800      	cmp	r0, #0
 800a40c:	dc06      	bgt.n	800a41c <__sflush_r+0xf8>
 800a40e:	89a3      	ldrh	r3, [r4, #12]
 800a410:	f04f 30ff 	mov.w	r0, #4294967295
 800a414:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a418:	81a3      	strh	r3, [r4, #12]
 800a41a:	e790      	b.n	800a33e <__sflush_r+0x1a>
 800a41c:	4407      	add	r7, r0
 800a41e:	1a36      	subs	r6, r6, r0
 800a420:	e7ea      	b.n	800a3f8 <__sflush_r+0xd4>
 800a422:	bf00      	nop
 800a424:	20400001 	.word	0x20400001

0800a428 <_fflush_r>:
 800a428:	b538      	push	{r3, r4, r5, lr}
 800a42a:	690b      	ldr	r3, [r1, #16]
 800a42c:	4605      	mov	r5, r0
 800a42e:	460c      	mov	r4, r1
 800a430:	b913      	cbnz	r3, 800a438 <_fflush_r+0x10>
 800a432:	2500      	movs	r5, #0
 800a434:	4628      	mov	r0, r5
 800a436:	bd38      	pop	{r3, r4, r5, pc}
 800a438:	b118      	cbz	r0, 800a442 <_fflush_r+0x1a>
 800a43a:	6983      	ldr	r3, [r0, #24]
 800a43c:	b90b      	cbnz	r3, 800a442 <_fflush_r+0x1a>
 800a43e:	f000 f887 	bl	800a550 <__sinit>
 800a442:	4b14      	ldr	r3, [pc, #80]	; (800a494 <_fflush_r+0x6c>)
 800a444:	429c      	cmp	r4, r3
 800a446:	d11b      	bne.n	800a480 <_fflush_r+0x58>
 800a448:	686c      	ldr	r4, [r5, #4]
 800a44a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d0ef      	beq.n	800a432 <_fflush_r+0xa>
 800a452:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a454:	07d0      	lsls	r0, r2, #31
 800a456:	d404      	bmi.n	800a462 <_fflush_r+0x3a>
 800a458:	0599      	lsls	r1, r3, #22
 800a45a:	d402      	bmi.n	800a462 <_fflush_r+0x3a>
 800a45c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a45e:	f000 fc7c 	bl	800ad5a <__retarget_lock_acquire_recursive>
 800a462:	4628      	mov	r0, r5
 800a464:	4621      	mov	r1, r4
 800a466:	f7ff ff5d 	bl	800a324 <__sflush_r>
 800a46a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a46c:	4605      	mov	r5, r0
 800a46e:	07da      	lsls	r2, r3, #31
 800a470:	d4e0      	bmi.n	800a434 <_fflush_r+0xc>
 800a472:	89a3      	ldrh	r3, [r4, #12]
 800a474:	059b      	lsls	r3, r3, #22
 800a476:	d4dd      	bmi.n	800a434 <_fflush_r+0xc>
 800a478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a47a:	f000 fc6f 	bl	800ad5c <__retarget_lock_release_recursive>
 800a47e:	e7d9      	b.n	800a434 <_fflush_r+0xc>
 800a480:	4b05      	ldr	r3, [pc, #20]	; (800a498 <_fflush_r+0x70>)
 800a482:	429c      	cmp	r4, r3
 800a484:	d101      	bne.n	800a48a <_fflush_r+0x62>
 800a486:	68ac      	ldr	r4, [r5, #8]
 800a488:	e7df      	b.n	800a44a <_fflush_r+0x22>
 800a48a:	4b04      	ldr	r3, [pc, #16]	; (800a49c <_fflush_r+0x74>)
 800a48c:	429c      	cmp	r4, r3
 800a48e:	bf08      	it	eq
 800a490:	68ec      	ldreq	r4, [r5, #12]
 800a492:	e7da      	b.n	800a44a <_fflush_r+0x22>
 800a494:	0800c284 	.word	0x0800c284
 800a498:	0800c2a4 	.word	0x0800c2a4
 800a49c:	0800c264 	.word	0x0800c264

0800a4a0 <std>:
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	b510      	push	{r4, lr}
 800a4a4:	4604      	mov	r4, r0
 800a4a6:	e9c0 3300 	strd	r3, r3, [r0]
 800a4aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4ae:	6083      	str	r3, [r0, #8]
 800a4b0:	8181      	strh	r1, [r0, #12]
 800a4b2:	6643      	str	r3, [r0, #100]	; 0x64
 800a4b4:	81c2      	strh	r2, [r0, #14]
 800a4b6:	6183      	str	r3, [r0, #24]
 800a4b8:	4619      	mov	r1, r3
 800a4ba:	2208      	movs	r2, #8
 800a4bc:	305c      	adds	r0, #92	; 0x5c
 800a4be:	f7fe fee1 	bl	8009284 <memset>
 800a4c2:	4b05      	ldr	r3, [pc, #20]	; (800a4d8 <std+0x38>)
 800a4c4:	6224      	str	r4, [r4, #32]
 800a4c6:	6263      	str	r3, [r4, #36]	; 0x24
 800a4c8:	4b04      	ldr	r3, [pc, #16]	; (800a4dc <std+0x3c>)
 800a4ca:	62a3      	str	r3, [r4, #40]	; 0x28
 800a4cc:	4b04      	ldr	r3, [pc, #16]	; (800a4e0 <std+0x40>)
 800a4ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a4d0:	4b04      	ldr	r3, [pc, #16]	; (800a4e4 <std+0x44>)
 800a4d2:	6323      	str	r3, [r4, #48]	; 0x30
 800a4d4:	bd10      	pop	{r4, pc}
 800a4d6:	bf00      	nop
 800a4d8:	0800be01 	.word	0x0800be01
 800a4dc:	0800be23 	.word	0x0800be23
 800a4e0:	0800be5b 	.word	0x0800be5b
 800a4e4:	0800be7f 	.word	0x0800be7f

0800a4e8 <_cleanup_r>:
 800a4e8:	4901      	ldr	r1, [pc, #4]	; (800a4f0 <_cleanup_r+0x8>)
 800a4ea:	f000 b8af 	b.w	800a64c <_fwalk_reent>
 800a4ee:	bf00      	nop
 800a4f0:	0800a429 	.word	0x0800a429

0800a4f4 <__sfmoreglue>:
 800a4f4:	2268      	movs	r2, #104	; 0x68
 800a4f6:	b570      	push	{r4, r5, r6, lr}
 800a4f8:	1e4d      	subs	r5, r1, #1
 800a4fa:	4355      	muls	r5, r2
 800a4fc:	460e      	mov	r6, r1
 800a4fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a502:	f7fe ff2f 	bl	8009364 <_malloc_r>
 800a506:	4604      	mov	r4, r0
 800a508:	b140      	cbz	r0, 800a51c <__sfmoreglue+0x28>
 800a50a:	2100      	movs	r1, #0
 800a50c:	e9c0 1600 	strd	r1, r6, [r0]
 800a510:	300c      	adds	r0, #12
 800a512:	60a0      	str	r0, [r4, #8]
 800a514:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a518:	f7fe feb4 	bl	8009284 <memset>
 800a51c:	4620      	mov	r0, r4
 800a51e:	bd70      	pop	{r4, r5, r6, pc}

0800a520 <__sfp_lock_acquire>:
 800a520:	4801      	ldr	r0, [pc, #4]	; (800a528 <__sfp_lock_acquire+0x8>)
 800a522:	f000 bc1a 	b.w	800ad5a <__retarget_lock_acquire_recursive>
 800a526:	bf00      	nop
 800a528:	20000a51 	.word	0x20000a51

0800a52c <__sfp_lock_release>:
 800a52c:	4801      	ldr	r0, [pc, #4]	; (800a534 <__sfp_lock_release+0x8>)
 800a52e:	f000 bc15 	b.w	800ad5c <__retarget_lock_release_recursive>
 800a532:	bf00      	nop
 800a534:	20000a51 	.word	0x20000a51

0800a538 <__sinit_lock_acquire>:
 800a538:	4801      	ldr	r0, [pc, #4]	; (800a540 <__sinit_lock_acquire+0x8>)
 800a53a:	f000 bc0e 	b.w	800ad5a <__retarget_lock_acquire_recursive>
 800a53e:	bf00      	nop
 800a540:	20000a52 	.word	0x20000a52

0800a544 <__sinit_lock_release>:
 800a544:	4801      	ldr	r0, [pc, #4]	; (800a54c <__sinit_lock_release+0x8>)
 800a546:	f000 bc09 	b.w	800ad5c <__retarget_lock_release_recursive>
 800a54a:	bf00      	nop
 800a54c:	20000a52 	.word	0x20000a52

0800a550 <__sinit>:
 800a550:	b510      	push	{r4, lr}
 800a552:	4604      	mov	r4, r0
 800a554:	f7ff fff0 	bl	800a538 <__sinit_lock_acquire>
 800a558:	69a3      	ldr	r3, [r4, #24]
 800a55a:	b11b      	cbz	r3, 800a564 <__sinit+0x14>
 800a55c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a560:	f7ff bff0 	b.w	800a544 <__sinit_lock_release>
 800a564:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a568:	6523      	str	r3, [r4, #80]	; 0x50
 800a56a:	4b13      	ldr	r3, [pc, #76]	; (800a5b8 <__sinit+0x68>)
 800a56c:	4a13      	ldr	r2, [pc, #76]	; (800a5bc <__sinit+0x6c>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	62a2      	str	r2, [r4, #40]	; 0x28
 800a572:	42a3      	cmp	r3, r4
 800a574:	bf08      	it	eq
 800a576:	2301      	moveq	r3, #1
 800a578:	4620      	mov	r0, r4
 800a57a:	bf08      	it	eq
 800a57c:	61a3      	streq	r3, [r4, #24]
 800a57e:	f000 f81f 	bl	800a5c0 <__sfp>
 800a582:	6060      	str	r0, [r4, #4]
 800a584:	4620      	mov	r0, r4
 800a586:	f000 f81b 	bl	800a5c0 <__sfp>
 800a58a:	60a0      	str	r0, [r4, #8]
 800a58c:	4620      	mov	r0, r4
 800a58e:	f000 f817 	bl	800a5c0 <__sfp>
 800a592:	2200      	movs	r2, #0
 800a594:	2104      	movs	r1, #4
 800a596:	60e0      	str	r0, [r4, #12]
 800a598:	6860      	ldr	r0, [r4, #4]
 800a59a:	f7ff ff81 	bl	800a4a0 <std>
 800a59e:	2201      	movs	r2, #1
 800a5a0:	2109      	movs	r1, #9
 800a5a2:	68a0      	ldr	r0, [r4, #8]
 800a5a4:	f7ff ff7c 	bl	800a4a0 <std>
 800a5a8:	2202      	movs	r2, #2
 800a5aa:	2112      	movs	r1, #18
 800a5ac:	68e0      	ldr	r0, [r4, #12]
 800a5ae:	f7ff ff77 	bl	800a4a0 <std>
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	61a3      	str	r3, [r4, #24]
 800a5b6:	e7d1      	b.n	800a55c <__sinit+0xc>
 800a5b8:	0800c0fc 	.word	0x0800c0fc
 800a5bc:	0800a4e9 	.word	0x0800a4e9

0800a5c0 <__sfp>:
 800a5c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5c2:	4607      	mov	r7, r0
 800a5c4:	f7ff ffac 	bl	800a520 <__sfp_lock_acquire>
 800a5c8:	4b1e      	ldr	r3, [pc, #120]	; (800a644 <__sfp+0x84>)
 800a5ca:	681e      	ldr	r6, [r3, #0]
 800a5cc:	69b3      	ldr	r3, [r6, #24]
 800a5ce:	b913      	cbnz	r3, 800a5d6 <__sfp+0x16>
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	f7ff ffbd 	bl	800a550 <__sinit>
 800a5d6:	3648      	adds	r6, #72	; 0x48
 800a5d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a5dc:	3b01      	subs	r3, #1
 800a5de:	d503      	bpl.n	800a5e8 <__sfp+0x28>
 800a5e0:	6833      	ldr	r3, [r6, #0]
 800a5e2:	b30b      	cbz	r3, 800a628 <__sfp+0x68>
 800a5e4:	6836      	ldr	r6, [r6, #0]
 800a5e6:	e7f7      	b.n	800a5d8 <__sfp+0x18>
 800a5e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a5ec:	b9d5      	cbnz	r5, 800a624 <__sfp+0x64>
 800a5ee:	4b16      	ldr	r3, [pc, #88]	; (800a648 <__sfp+0x88>)
 800a5f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a5f4:	60e3      	str	r3, [r4, #12]
 800a5f6:	6665      	str	r5, [r4, #100]	; 0x64
 800a5f8:	f000 fbae 	bl	800ad58 <__retarget_lock_init_recursive>
 800a5fc:	f7ff ff96 	bl	800a52c <__sfp_lock_release>
 800a600:	2208      	movs	r2, #8
 800a602:	4629      	mov	r1, r5
 800a604:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a608:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a60c:	6025      	str	r5, [r4, #0]
 800a60e:	61a5      	str	r5, [r4, #24]
 800a610:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a614:	f7fe fe36 	bl	8009284 <memset>
 800a618:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a61c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a620:	4620      	mov	r0, r4
 800a622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a624:	3468      	adds	r4, #104	; 0x68
 800a626:	e7d9      	b.n	800a5dc <__sfp+0x1c>
 800a628:	2104      	movs	r1, #4
 800a62a:	4638      	mov	r0, r7
 800a62c:	f7ff ff62 	bl	800a4f4 <__sfmoreglue>
 800a630:	4604      	mov	r4, r0
 800a632:	6030      	str	r0, [r6, #0]
 800a634:	2800      	cmp	r0, #0
 800a636:	d1d5      	bne.n	800a5e4 <__sfp+0x24>
 800a638:	f7ff ff78 	bl	800a52c <__sfp_lock_release>
 800a63c:	230c      	movs	r3, #12
 800a63e:	603b      	str	r3, [r7, #0]
 800a640:	e7ee      	b.n	800a620 <__sfp+0x60>
 800a642:	bf00      	nop
 800a644:	0800c0fc 	.word	0x0800c0fc
 800a648:	ffff0001 	.word	0xffff0001

0800a64c <_fwalk_reent>:
 800a64c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a650:	4606      	mov	r6, r0
 800a652:	4688      	mov	r8, r1
 800a654:	2700      	movs	r7, #0
 800a656:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a65a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a65e:	f1b9 0901 	subs.w	r9, r9, #1
 800a662:	d505      	bpl.n	800a670 <_fwalk_reent+0x24>
 800a664:	6824      	ldr	r4, [r4, #0]
 800a666:	2c00      	cmp	r4, #0
 800a668:	d1f7      	bne.n	800a65a <_fwalk_reent+0xe>
 800a66a:	4638      	mov	r0, r7
 800a66c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a670:	89ab      	ldrh	r3, [r5, #12]
 800a672:	2b01      	cmp	r3, #1
 800a674:	d907      	bls.n	800a686 <_fwalk_reent+0x3a>
 800a676:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a67a:	3301      	adds	r3, #1
 800a67c:	d003      	beq.n	800a686 <_fwalk_reent+0x3a>
 800a67e:	4629      	mov	r1, r5
 800a680:	4630      	mov	r0, r6
 800a682:	47c0      	blx	r8
 800a684:	4307      	orrs	r7, r0
 800a686:	3568      	adds	r5, #104	; 0x68
 800a688:	e7e9      	b.n	800a65e <_fwalk_reent+0x12>

0800a68a <rshift>:
 800a68a:	6903      	ldr	r3, [r0, #16]
 800a68c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a690:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a694:	f100 0414 	add.w	r4, r0, #20
 800a698:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a69c:	dd46      	ble.n	800a72c <rshift+0xa2>
 800a69e:	f011 011f 	ands.w	r1, r1, #31
 800a6a2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a6a6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a6aa:	d10c      	bne.n	800a6c6 <rshift+0x3c>
 800a6ac:	4629      	mov	r1, r5
 800a6ae:	f100 0710 	add.w	r7, r0, #16
 800a6b2:	42b1      	cmp	r1, r6
 800a6b4:	d335      	bcc.n	800a722 <rshift+0x98>
 800a6b6:	1a9b      	subs	r3, r3, r2
 800a6b8:	009b      	lsls	r3, r3, #2
 800a6ba:	1eea      	subs	r2, r5, #3
 800a6bc:	4296      	cmp	r6, r2
 800a6be:	bf38      	it	cc
 800a6c0:	2300      	movcc	r3, #0
 800a6c2:	4423      	add	r3, r4
 800a6c4:	e015      	b.n	800a6f2 <rshift+0x68>
 800a6c6:	46a1      	mov	r9, r4
 800a6c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a6cc:	f1c1 0820 	rsb	r8, r1, #32
 800a6d0:	40cf      	lsrs	r7, r1
 800a6d2:	f105 0e04 	add.w	lr, r5, #4
 800a6d6:	4576      	cmp	r6, lr
 800a6d8:	46f4      	mov	ip, lr
 800a6da:	d816      	bhi.n	800a70a <rshift+0x80>
 800a6dc:	1a9a      	subs	r2, r3, r2
 800a6de:	0092      	lsls	r2, r2, #2
 800a6e0:	3a04      	subs	r2, #4
 800a6e2:	3501      	adds	r5, #1
 800a6e4:	42ae      	cmp	r6, r5
 800a6e6:	bf38      	it	cc
 800a6e8:	2200      	movcc	r2, #0
 800a6ea:	18a3      	adds	r3, r4, r2
 800a6ec:	50a7      	str	r7, [r4, r2]
 800a6ee:	b107      	cbz	r7, 800a6f2 <rshift+0x68>
 800a6f0:	3304      	adds	r3, #4
 800a6f2:	42a3      	cmp	r3, r4
 800a6f4:	eba3 0204 	sub.w	r2, r3, r4
 800a6f8:	bf08      	it	eq
 800a6fa:	2300      	moveq	r3, #0
 800a6fc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a700:	6102      	str	r2, [r0, #16]
 800a702:	bf08      	it	eq
 800a704:	6143      	streq	r3, [r0, #20]
 800a706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a70a:	f8dc c000 	ldr.w	ip, [ip]
 800a70e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a712:	ea4c 0707 	orr.w	r7, ip, r7
 800a716:	f849 7b04 	str.w	r7, [r9], #4
 800a71a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a71e:	40cf      	lsrs	r7, r1
 800a720:	e7d9      	b.n	800a6d6 <rshift+0x4c>
 800a722:	f851 cb04 	ldr.w	ip, [r1], #4
 800a726:	f847 cf04 	str.w	ip, [r7, #4]!
 800a72a:	e7c2      	b.n	800a6b2 <rshift+0x28>
 800a72c:	4623      	mov	r3, r4
 800a72e:	e7e0      	b.n	800a6f2 <rshift+0x68>

0800a730 <__hexdig_fun>:
 800a730:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a734:	2b09      	cmp	r3, #9
 800a736:	d802      	bhi.n	800a73e <__hexdig_fun+0xe>
 800a738:	3820      	subs	r0, #32
 800a73a:	b2c0      	uxtb	r0, r0
 800a73c:	4770      	bx	lr
 800a73e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a742:	2b05      	cmp	r3, #5
 800a744:	d801      	bhi.n	800a74a <__hexdig_fun+0x1a>
 800a746:	3847      	subs	r0, #71	; 0x47
 800a748:	e7f7      	b.n	800a73a <__hexdig_fun+0xa>
 800a74a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a74e:	2b05      	cmp	r3, #5
 800a750:	d801      	bhi.n	800a756 <__hexdig_fun+0x26>
 800a752:	3827      	subs	r0, #39	; 0x27
 800a754:	e7f1      	b.n	800a73a <__hexdig_fun+0xa>
 800a756:	2000      	movs	r0, #0
 800a758:	4770      	bx	lr
	...

0800a75c <__gethex>:
 800a75c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a760:	b08b      	sub	sp, #44	; 0x2c
 800a762:	9305      	str	r3, [sp, #20]
 800a764:	4bb2      	ldr	r3, [pc, #712]	; (800aa30 <__gethex+0x2d4>)
 800a766:	9002      	str	r0, [sp, #8]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	468b      	mov	fp, r1
 800a76c:	4618      	mov	r0, r3
 800a76e:	4690      	mov	r8, r2
 800a770:	9303      	str	r3, [sp, #12]
 800a772:	f7f5 fced 	bl	8000150 <strlen>
 800a776:	4682      	mov	sl, r0
 800a778:	9b03      	ldr	r3, [sp, #12]
 800a77a:	f8db 2000 	ldr.w	r2, [fp]
 800a77e:	4403      	add	r3, r0
 800a780:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a784:	9306      	str	r3, [sp, #24]
 800a786:	1c93      	adds	r3, r2, #2
 800a788:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a78c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a790:	32fe      	adds	r2, #254	; 0xfe
 800a792:	18d1      	adds	r1, r2, r3
 800a794:	461f      	mov	r7, r3
 800a796:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a79a:	9101      	str	r1, [sp, #4]
 800a79c:	2830      	cmp	r0, #48	; 0x30
 800a79e:	d0f8      	beq.n	800a792 <__gethex+0x36>
 800a7a0:	f7ff ffc6 	bl	800a730 <__hexdig_fun>
 800a7a4:	4604      	mov	r4, r0
 800a7a6:	2800      	cmp	r0, #0
 800a7a8:	d13a      	bne.n	800a820 <__gethex+0xc4>
 800a7aa:	4652      	mov	r2, sl
 800a7ac:	4638      	mov	r0, r7
 800a7ae:	9903      	ldr	r1, [sp, #12]
 800a7b0:	f001 fb69 	bl	800be86 <strncmp>
 800a7b4:	4605      	mov	r5, r0
 800a7b6:	2800      	cmp	r0, #0
 800a7b8:	d166      	bne.n	800a888 <__gethex+0x12c>
 800a7ba:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a7be:	eb07 060a 	add.w	r6, r7, sl
 800a7c2:	f7ff ffb5 	bl	800a730 <__hexdig_fun>
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	d060      	beq.n	800a88c <__gethex+0x130>
 800a7ca:	4633      	mov	r3, r6
 800a7cc:	7818      	ldrb	r0, [r3, #0]
 800a7ce:	461f      	mov	r7, r3
 800a7d0:	2830      	cmp	r0, #48	; 0x30
 800a7d2:	f103 0301 	add.w	r3, r3, #1
 800a7d6:	d0f9      	beq.n	800a7cc <__gethex+0x70>
 800a7d8:	f7ff ffaa 	bl	800a730 <__hexdig_fun>
 800a7dc:	2301      	movs	r3, #1
 800a7de:	fab0 f480 	clz	r4, r0
 800a7e2:	4635      	mov	r5, r6
 800a7e4:	0964      	lsrs	r4, r4, #5
 800a7e6:	9301      	str	r3, [sp, #4]
 800a7e8:	463a      	mov	r2, r7
 800a7ea:	4616      	mov	r6, r2
 800a7ec:	7830      	ldrb	r0, [r6, #0]
 800a7ee:	3201      	adds	r2, #1
 800a7f0:	f7ff ff9e 	bl	800a730 <__hexdig_fun>
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	d1f8      	bne.n	800a7ea <__gethex+0x8e>
 800a7f8:	4652      	mov	r2, sl
 800a7fa:	4630      	mov	r0, r6
 800a7fc:	9903      	ldr	r1, [sp, #12]
 800a7fe:	f001 fb42 	bl	800be86 <strncmp>
 800a802:	b980      	cbnz	r0, 800a826 <__gethex+0xca>
 800a804:	b94d      	cbnz	r5, 800a81a <__gethex+0xbe>
 800a806:	eb06 050a 	add.w	r5, r6, sl
 800a80a:	462a      	mov	r2, r5
 800a80c:	4616      	mov	r6, r2
 800a80e:	7830      	ldrb	r0, [r6, #0]
 800a810:	3201      	adds	r2, #1
 800a812:	f7ff ff8d 	bl	800a730 <__hexdig_fun>
 800a816:	2800      	cmp	r0, #0
 800a818:	d1f8      	bne.n	800a80c <__gethex+0xb0>
 800a81a:	1bad      	subs	r5, r5, r6
 800a81c:	00ad      	lsls	r5, r5, #2
 800a81e:	e004      	b.n	800a82a <__gethex+0xce>
 800a820:	2400      	movs	r4, #0
 800a822:	4625      	mov	r5, r4
 800a824:	e7e0      	b.n	800a7e8 <__gethex+0x8c>
 800a826:	2d00      	cmp	r5, #0
 800a828:	d1f7      	bne.n	800a81a <__gethex+0xbe>
 800a82a:	7833      	ldrb	r3, [r6, #0]
 800a82c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a830:	2b50      	cmp	r3, #80	; 0x50
 800a832:	d139      	bne.n	800a8a8 <__gethex+0x14c>
 800a834:	7873      	ldrb	r3, [r6, #1]
 800a836:	2b2b      	cmp	r3, #43	; 0x2b
 800a838:	d02a      	beq.n	800a890 <__gethex+0x134>
 800a83a:	2b2d      	cmp	r3, #45	; 0x2d
 800a83c:	d02c      	beq.n	800a898 <__gethex+0x13c>
 800a83e:	f04f 0900 	mov.w	r9, #0
 800a842:	1c71      	adds	r1, r6, #1
 800a844:	7808      	ldrb	r0, [r1, #0]
 800a846:	f7ff ff73 	bl	800a730 <__hexdig_fun>
 800a84a:	1e43      	subs	r3, r0, #1
 800a84c:	b2db      	uxtb	r3, r3
 800a84e:	2b18      	cmp	r3, #24
 800a850:	d82a      	bhi.n	800a8a8 <__gethex+0x14c>
 800a852:	f1a0 0210 	sub.w	r2, r0, #16
 800a856:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a85a:	f7ff ff69 	bl	800a730 <__hexdig_fun>
 800a85e:	1e43      	subs	r3, r0, #1
 800a860:	b2db      	uxtb	r3, r3
 800a862:	2b18      	cmp	r3, #24
 800a864:	d91b      	bls.n	800a89e <__gethex+0x142>
 800a866:	f1b9 0f00 	cmp.w	r9, #0
 800a86a:	d000      	beq.n	800a86e <__gethex+0x112>
 800a86c:	4252      	negs	r2, r2
 800a86e:	4415      	add	r5, r2
 800a870:	f8cb 1000 	str.w	r1, [fp]
 800a874:	b1d4      	cbz	r4, 800a8ac <__gethex+0x150>
 800a876:	9b01      	ldr	r3, [sp, #4]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	bf14      	ite	ne
 800a87c:	2700      	movne	r7, #0
 800a87e:	2706      	moveq	r7, #6
 800a880:	4638      	mov	r0, r7
 800a882:	b00b      	add	sp, #44	; 0x2c
 800a884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a888:	463e      	mov	r6, r7
 800a88a:	4625      	mov	r5, r4
 800a88c:	2401      	movs	r4, #1
 800a88e:	e7cc      	b.n	800a82a <__gethex+0xce>
 800a890:	f04f 0900 	mov.w	r9, #0
 800a894:	1cb1      	adds	r1, r6, #2
 800a896:	e7d5      	b.n	800a844 <__gethex+0xe8>
 800a898:	f04f 0901 	mov.w	r9, #1
 800a89c:	e7fa      	b.n	800a894 <__gethex+0x138>
 800a89e:	230a      	movs	r3, #10
 800a8a0:	fb03 0202 	mla	r2, r3, r2, r0
 800a8a4:	3a10      	subs	r2, #16
 800a8a6:	e7d6      	b.n	800a856 <__gethex+0xfa>
 800a8a8:	4631      	mov	r1, r6
 800a8aa:	e7e1      	b.n	800a870 <__gethex+0x114>
 800a8ac:	4621      	mov	r1, r4
 800a8ae:	1bf3      	subs	r3, r6, r7
 800a8b0:	3b01      	subs	r3, #1
 800a8b2:	2b07      	cmp	r3, #7
 800a8b4:	dc0a      	bgt.n	800a8cc <__gethex+0x170>
 800a8b6:	9802      	ldr	r0, [sp, #8]
 800a8b8:	f000 fae2 	bl	800ae80 <_Balloc>
 800a8bc:	4604      	mov	r4, r0
 800a8be:	b940      	cbnz	r0, 800a8d2 <__gethex+0x176>
 800a8c0:	4602      	mov	r2, r0
 800a8c2:	21de      	movs	r1, #222	; 0xde
 800a8c4:	4b5b      	ldr	r3, [pc, #364]	; (800aa34 <__gethex+0x2d8>)
 800a8c6:	485c      	ldr	r0, [pc, #368]	; (800aa38 <__gethex+0x2dc>)
 800a8c8:	f001 fb10 	bl	800beec <__assert_func>
 800a8cc:	3101      	adds	r1, #1
 800a8ce:	105b      	asrs	r3, r3, #1
 800a8d0:	e7ef      	b.n	800a8b2 <__gethex+0x156>
 800a8d2:	f04f 0b00 	mov.w	fp, #0
 800a8d6:	f100 0914 	add.w	r9, r0, #20
 800a8da:	f1ca 0301 	rsb	r3, sl, #1
 800a8de:	f8cd 9010 	str.w	r9, [sp, #16]
 800a8e2:	f8cd b004 	str.w	fp, [sp, #4]
 800a8e6:	9308      	str	r3, [sp, #32]
 800a8e8:	42b7      	cmp	r7, r6
 800a8ea:	d33f      	bcc.n	800a96c <__gethex+0x210>
 800a8ec:	9f04      	ldr	r7, [sp, #16]
 800a8ee:	9b01      	ldr	r3, [sp, #4]
 800a8f0:	f847 3b04 	str.w	r3, [r7], #4
 800a8f4:	eba7 0709 	sub.w	r7, r7, r9
 800a8f8:	10bf      	asrs	r7, r7, #2
 800a8fa:	6127      	str	r7, [r4, #16]
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	f000 fbb1 	bl	800b064 <__hi0bits>
 800a902:	017f      	lsls	r7, r7, #5
 800a904:	f8d8 6000 	ldr.w	r6, [r8]
 800a908:	1a3f      	subs	r7, r7, r0
 800a90a:	42b7      	cmp	r7, r6
 800a90c:	dd62      	ble.n	800a9d4 <__gethex+0x278>
 800a90e:	1bbf      	subs	r7, r7, r6
 800a910:	4639      	mov	r1, r7
 800a912:	4620      	mov	r0, r4
 800a914:	f000 ff4b 	bl	800b7ae <__any_on>
 800a918:	4682      	mov	sl, r0
 800a91a:	b1a8      	cbz	r0, 800a948 <__gethex+0x1ec>
 800a91c:	f04f 0a01 	mov.w	sl, #1
 800a920:	1e7b      	subs	r3, r7, #1
 800a922:	1159      	asrs	r1, r3, #5
 800a924:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a928:	f003 021f 	and.w	r2, r3, #31
 800a92c:	fa0a f202 	lsl.w	r2, sl, r2
 800a930:	420a      	tst	r2, r1
 800a932:	d009      	beq.n	800a948 <__gethex+0x1ec>
 800a934:	4553      	cmp	r3, sl
 800a936:	dd05      	ble.n	800a944 <__gethex+0x1e8>
 800a938:	4620      	mov	r0, r4
 800a93a:	1eb9      	subs	r1, r7, #2
 800a93c:	f000 ff37 	bl	800b7ae <__any_on>
 800a940:	2800      	cmp	r0, #0
 800a942:	d144      	bne.n	800a9ce <__gethex+0x272>
 800a944:	f04f 0a02 	mov.w	sl, #2
 800a948:	4639      	mov	r1, r7
 800a94a:	4620      	mov	r0, r4
 800a94c:	f7ff fe9d 	bl	800a68a <rshift>
 800a950:	443d      	add	r5, r7
 800a952:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a956:	42ab      	cmp	r3, r5
 800a958:	da4a      	bge.n	800a9f0 <__gethex+0x294>
 800a95a:	4621      	mov	r1, r4
 800a95c:	9802      	ldr	r0, [sp, #8]
 800a95e:	f000 facf 	bl	800af00 <_Bfree>
 800a962:	2300      	movs	r3, #0
 800a964:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a966:	27a3      	movs	r7, #163	; 0xa3
 800a968:	6013      	str	r3, [r2, #0]
 800a96a:	e789      	b.n	800a880 <__gethex+0x124>
 800a96c:	1e73      	subs	r3, r6, #1
 800a96e:	9a06      	ldr	r2, [sp, #24]
 800a970:	9307      	str	r3, [sp, #28]
 800a972:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a976:	4293      	cmp	r3, r2
 800a978:	d019      	beq.n	800a9ae <__gethex+0x252>
 800a97a:	f1bb 0f20 	cmp.w	fp, #32
 800a97e:	d107      	bne.n	800a990 <__gethex+0x234>
 800a980:	9b04      	ldr	r3, [sp, #16]
 800a982:	9a01      	ldr	r2, [sp, #4]
 800a984:	f843 2b04 	str.w	r2, [r3], #4
 800a988:	9304      	str	r3, [sp, #16]
 800a98a:	2300      	movs	r3, #0
 800a98c:	469b      	mov	fp, r3
 800a98e:	9301      	str	r3, [sp, #4]
 800a990:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a994:	f7ff fecc 	bl	800a730 <__hexdig_fun>
 800a998:	9b01      	ldr	r3, [sp, #4]
 800a99a:	f000 000f 	and.w	r0, r0, #15
 800a99e:	fa00 f00b 	lsl.w	r0, r0, fp
 800a9a2:	4303      	orrs	r3, r0
 800a9a4:	9301      	str	r3, [sp, #4]
 800a9a6:	f10b 0b04 	add.w	fp, fp, #4
 800a9aa:	9b07      	ldr	r3, [sp, #28]
 800a9ac:	e00d      	b.n	800a9ca <__gethex+0x26e>
 800a9ae:	9a08      	ldr	r2, [sp, #32]
 800a9b0:	1e73      	subs	r3, r6, #1
 800a9b2:	4413      	add	r3, r2
 800a9b4:	42bb      	cmp	r3, r7
 800a9b6:	d3e0      	bcc.n	800a97a <__gethex+0x21e>
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	4652      	mov	r2, sl
 800a9bc:	9903      	ldr	r1, [sp, #12]
 800a9be:	9309      	str	r3, [sp, #36]	; 0x24
 800a9c0:	f001 fa61 	bl	800be86 <strncmp>
 800a9c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9c6:	2800      	cmp	r0, #0
 800a9c8:	d1d7      	bne.n	800a97a <__gethex+0x21e>
 800a9ca:	461e      	mov	r6, r3
 800a9cc:	e78c      	b.n	800a8e8 <__gethex+0x18c>
 800a9ce:	f04f 0a03 	mov.w	sl, #3
 800a9d2:	e7b9      	b.n	800a948 <__gethex+0x1ec>
 800a9d4:	da09      	bge.n	800a9ea <__gethex+0x28e>
 800a9d6:	1bf7      	subs	r7, r6, r7
 800a9d8:	4621      	mov	r1, r4
 800a9da:	463a      	mov	r2, r7
 800a9dc:	9802      	ldr	r0, [sp, #8]
 800a9de:	f000 fca7 	bl	800b330 <__lshift>
 800a9e2:	4604      	mov	r4, r0
 800a9e4:	1bed      	subs	r5, r5, r7
 800a9e6:	f100 0914 	add.w	r9, r0, #20
 800a9ea:	f04f 0a00 	mov.w	sl, #0
 800a9ee:	e7b0      	b.n	800a952 <__gethex+0x1f6>
 800a9f0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a9f4:	42a8      	cmp	r0, r5
 800a9f6:	dd72      	ble.n	800aade <__gethex+0x382>
 800a9f8:	1b45      	subs	r5, r0, r5
 800a9fa:	42ae      	cmp	r6, r5
 800a9fc:	dc35      	bgt.n	800aa6a <__gethex+0x30e>
 800a9fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa02:	2b02      	cmp	r3, #2
 800aa04:	d029      	beq.n	800aa5a <__gethex+0x2fe>
 800aa06:	2b03      	cmp	r3, #3
 800aa08:	d02b      	beq.n	800aa62 <__gethex+0x306>
 800aa0a:	2b01      	cmp	r3, #1
 800aa0c:	d11c      	bne.n	800aa48 <__gethex+0x2ec>
 800aa0e:	42ae      	cmp	r6, r5
 800aa10:	d11a      	bne.n	800aa48 <__gethex+0x2ec>
 800aa12:	2e01      	cmp	r6, #1
 800aa14:	d112      	bne.n	800aa3c <__gethex+0x2e0>
 800aa16:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800aa1a:	9a05      	ldr	r2, [sp, #20]
 800aa1c:	2762      	movs	r7, #98	; 0x62
 800aa1e:	6013      	str	r3, [r2, #0]
 800aa20:	2301      	movs	r3, #1
 800aa22:	6123      	str	r3, [r4, #16]
 800aa24:	f8c9 3000 	str.w	r3, [r9]
 800aa28:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa2a:	601c      	str	r4, [r3, #0]
 800aa2c:	e728      	b.n	800a880 <__gethex+0x124>
 800aa2e:	bf00      	nop
 800aa30:	0800c33c 	.word	0x0800c33c
 800aa34:	0800c2c4 	.word	0x0800c2c4
 800aa38:	0800c2d5 	.word	0x0800c2d5
 800aa3c:	4620      	mov	r0, r4
 800aa3e:	1e71      	subs	r1, r6, #1
 800aa40:	f000 feb5 	bl	800b7ae <__any_on>
 800aa44:	2800      	cmp	r0, #0
 800aa46:	d1e6      	bne.n	800aa16 <__gethex+0x2ba>
 800aa48:	4621      	mov	r1, r4
 800aa4a:	9802      	ldr	r0, [sp, #8]
 800aa4c:	f000 fa58 	bl	800af00 <_Bfree>
 800aa50:	2300      	movs	r3, #0
 800aa52:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aa54:	2750      	movs	r7, #80	; 0x50
 800aa56:	6013      	str	r3, [r2, #0]
 800aa58:	e712      	b.n	800a880 <__gethex+0x124>
 800aa5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d1f3      	bne.n	800aa48 <__gethex+0x2ec>
 800aa60:	e7d9      	b.n	800aa16 <__gethex+0x2ba>
 800aa62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d1d6      	bne.n	800aa16 <__gethex+0x2ba>
 800aa68:	e7ee      	b.n	800aa48 <__gethex+0x2ec>
 800aa6a:	1e6f      	subs	r7, r5, #1
 800aa6c:	f1ba 0f00 	cmp.w	sl, #0
 800aa70:	d132      	bne.n	800aad8 <__gethex+0x37c>
 800aa72:	b127      	cbz	r7, 800aa7e <__gethex+0x322>
 800aa74:	4639      	mov	r1, r7
 800aa76:	4620      	mov	r0, r4
 800aa78:	f000 fe99 	bl	800b7ae <__any_on>
 800aa7c:	4682      	mov	sl, r0
 800aa7e:	2101      	movs	r1, #1
 800aa80:	117b      	asrs	r3, r7, #5
 800aa82:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800aa86:	f007 071f 	and.w	r7, r7, #31
 800aa8a:	fa01 f707 	lsl.w	r7, r1, r7
 800aa8e:	421f      	tst	r7, r3
 800aa90:	f04f 0702 	mov.w	r7, #2
 800aa94:	4629      	mov	r1, r5
 800aa96:	4620      	mov	r0, r4
 800aa98:	bf18      	it	ne
 800aa9a:	f04a 0a02 	orrne.w	sl, sl, #2
 800aa9e:	1b76      	subs	r6, r6, r5
 800aaa0:	f7ff fdf3 	bl	800a68a <rshift>
 800aaa4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800aaa8:	f1ba 0f00 	cmp.w	sl, #0
 800aaac:	d048      	beq.n	800ab40 <__gethex+0x3e4>
 800aaae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aab2:	2b02      	cmp	r3, #2
 800aab4:	d015      	beq.n	800aae2 <__gethex+0x386>
 800aab6:	2b03      	cmp	r3, #3
 800aab8:	d017      	beq.n	800aaea <__gethex+0x38e>
 800aaba:	2b01      	cmp	r3, #1
 800aabc:	d109      	bne.n	800aad2 <__gethex+0x376>
 800aabe:	f01a 0f02 	tst.w	sl, #2
 800aac2:	d006      	beq.n	800aad2 <__gethex+0x376>
 800aac4:	f8d9 0000 	ldr.w	r0, [r9]
 800aac8:	ea4a 0a00 	orr.w	sl, sl, r0
 800aacc:	f01a 0f01 	tst.w	sl, #1
 800aad0:	d10e      	bne.n	800aaf0 <__gethex+0x394>
 800aad2:	f047 0710 	orr.w	r7, r7, #16
 800aad6:	e033      	b.n	800ab40 <__gethex+0x3e4>
 800aad8:	f04f 0a01 	mov.w	sl, #1
 800aadc:	e7cf      	b.n	800aa7e <__gethex+0x322>
 800aade:	2701      	movs	r7, #1
 800aae0:	e7e2      	b.n	800aaa8 <__gethex+0x34c>
 800aae2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aae4:	f1c3 0301 	rsb	r3, r3, #1
 800aae8:	9315      	str	r3, [sp, #84]	; 0x54
 800aaea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d0f0      	beq.n	800aad2 <__gethex+0x376>
 800aaf0:	f04f 0c00 	mov.w	ip, #0
 800aaf4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800aaf8:	f104 0314 	add.w	r3, r4, #20
 800aafc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ab00:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ab04:	4618      	mov	r0, r3
 800ab06:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab0a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ab0e:	d01c      	beq.n	800ab4a <__gethex+0x3ee>
 800ab10:	3201      	adds	r2, #1
 800ab12:	6002      	str	r2, [r0, #0]
 800ab14:	2f02      	cmp	r7, #2
 800ab16:	f104 0314 	add.w	r3, r4, #20
 800ab1a:	d13d      	bne.n	800ab98 <__gethex+0x43c>
 800ab1c:	f8d8 2000 	ldr.w	r2, [r8]
 800ab20:	3a01      	subs	r2, #1
 800ab22:	42b2      	cmp	r2, r6
 800ab24:	d10a      	bne.n	800ab3c <__gethex+0x3e0>
 800ab26:	2201      	movs	r2, #1
 800ab28:	1171      	asrs	r1, r6, #5
 800ab2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ab2e:	f006 061f 	and.w	r6, r6, #31
 800ab32:	fa02 f606 	lsl.w	r6, r2, r6
 800ab36:	421e      	tst	r6, r3
 800ab38:	bf18      	it	ne
 800ab3a:	4617      	movne	r7, r2
 800ab3c:	f047 0720 	orr.w	r7, r7, #32
 800ab40:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ab42:	601c      	str	r4, [r3, #0]
 800ab44:	9b05      	ldr	r3, [sp, #20]
 800ab46:	601d      	str	r5, [r3, #0]
 800ab48:	e69a      	b.n	800a880 <__gethex+0x124>
 800ab4a:	4299      	cmp	r1, r3
 800ab4c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ab50:	d8d8      	bhi.n	800ab04 <__gethex+0x3a8>
 800ab52:	68a3      	ldr	r3, [r4, #8]
 800ab54:	459b      	cmp	fp, r3
 800ab56:	db17      	blt.n	800ab88 <__gethex+0x42c>
 800ab58:	6861      	ldr	r1, [r4, #4]
 800ab5a:	9802      	ldr	r0, [sp, #8]
 800ab5c:	3101      	adds	r1, #1
 800ab5e:	f000 f98f 	bl	800ae80 <_Balloc>
 800ab62:	4681      	mov	r9, r0
 800ab64:	b918      	cbnz	r0, 800ab6e <__gethex+0x412>
 800ab66:	4602      	mov	r2, r0
 800ab68:	2184      	movs	r1, #132	; 0x84
 800ab6a:	4b19      	ldr	r3, [pc, #100]	; (800abd0 <__gethex+0x474>)
 800ab6c:	e6ab      	b.n	800a8c6 <__gethex+0x16a>
 800ab6e:	6922      	ldr	r2, [r4, #16]
 800ab70:	f104 010c 	add.w	r1, r4, #12
 800ab74:	3202      	adds	r2, #2
 800ab76:	0092      	lsls	r2, r2, #2
 800ab78:	300c      	adds	r0, #12
 800ab7a:	f000 f967 	bl	800ae4c <memcpy>
 800ab7e:	4621      	mov	r1, r4
 800ab80:	9802      	ldr	r0, [sp, #8]
 800ab82:	f000 f9bd 	bl	800af00 <_Bfree>
 800ab86:	464c      	mov	r4, r9
 800ab88:	6923      	ldr	r3, [r4, #16]
 800ab8a:	1c5a      	adds	r2, r3, #1
 800ab8c:	6122      	str	r2, [r4, #16]
 800ab8e:	2201      	movs	r2, #1
 800ab90:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab94:	615a      	str	r2, [r3, #20]
 800ab96:	e7bd      	b.n	800ab14 <__gethex+0x3b8>
 800ab98:	6922      	ldr	r2, [r4, #16]
 800ab9a:	455a      	cmp	r2, fp
 800ab9c:	dd0b      	ble.n	800abb6 <__gethex+0x45a>
 800ab9e:	2101      	movs	r1, #1
 800aba0:	4620      	mov	r0, r4
 800aba2:	f7ff fd72 	bl	800a68a <rshift>
 800aba6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800abaa:	3501      	adds	r5, #1
 800abac:	42ab      	cmp	r3, r5
 800abae:	f6ff aed4 	blt.w	800a95a <__gethex+0x1fe>
 800abb2:	2701      	movs	r7, #1
 800abb4:	e7c2      	b.n	800ab3c <__gethex+0x3e0>
 800abb6:	f016 061f 	ands.w	r6, r6, #31
 800abba:	d0fa      	beq.n	800abb2 <__gethex+0x456>
 800abbc:	4453      	add	r3, sl
 800abbe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800abc2:	f000 fa4f 	bl	800b064 <__hi0bits>
 800abc6:	f1c6 0620 	rsb	r6, r6, #32
 800abca:	42b0      	cmp	r0, r6
 800abcc:	dbe7      	blt.n	800ab9e <__gethex+0x442>
 800abce:	e7f0      	b.n	800abb2 <__gethex+0x456>
 800abd0:	0800c2c4 	.word	0x0800c2c4

0800abd4 <L_shift>:
 800abd4:	f1c2 0208 	rsb	r2, r2, #8
 800abd8:	0092      	lsls	r2, r2, #2
 800abda:	b570      	push	{r4, r5, r6, lr}
 800abdc:	f1c2 0620 	rsb	r6, r2, #32
 800abe0:	6843      	ldr	r3, [r0, #4]
 800abe2:	6804      	ldr	r4, [r0, #0]
 800abe4:	fa03 f506 	lsl.w	r5, r3, r6
 800abe8:	432c      	orrs	r4, r5
 800abea:	40d3      	lsrs	r3, r2
 800abec:	6004      	str	r4, [r0, #0]
 800abee:	f840 3f04 	str.w	r3, [r0, #4]!
 800abf2:	4288      	cmp	r0, r1
 800abf4:	d3f4      	bcc.n	800abe0 <L_shift+0xc>
 800abf6:	bd70      	pop	{r4, r5, r6, pc}

0800abf8 <__match>:
 800abf8:	b530      	push	{r4, r5, lr}
 800abfa:	6803      	ldr	r3, [r0, #0]
 800abfc:	3301      	adds	r3, #1
 800abfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac02:	b914      	cbnz	r4, 800ac0a <__match+0x12>
 800ac04:	6003      	str	r3, [r0, #0]
 800ac06:	2001      	movs	r0, #1
 800ac08:	bd30      	pop	{r4, r5, pc}
 800ac0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac0e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ac12:	2d19      	cmp	r5, #25
 800ac14:	bf98      	it	ls
 800ac16:	3220      	addls	r2, #32
 800ac18:	42a2      	cmp	r2, r4
 800ac1a:	d0f0      	beq.n	800abfe <__match+0x6>
 800ac1c:	2000      	movs	r0, #0
 800ac1e:	e7f3      	b.n	800ac08 <__match+0x10>

0800ac20 <__hexnan>:
 800ac20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac24:	2500      	movs	r5, #0
 800ac26:	680b      	ldr	r3, [r1, #0]
 800ac28:	4682      	mov	sl, r0
 800ac2a:	115e      	asrs	r6, r3, #5
 800ac2c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ac30:	f013 031f 	ands.w	r3, r3, #31
 800ac34:	bf18      	it	ne
 800ac36:	3604      	addne	r6, #4
 800ac38:	1f37      	subs	r7, r6, #4
 800ac3a:	46b9      	mov	r9, r7
 800ac3c:	463c      	mov	r4, r7
 800ac3e:	46ab      	mov	fp, r5
 800ac40:	b087      	sub	sp, #28
 800ac42:	4690      	mov	r8, r2
 800ac44:	6802      	ldr	r2, [r0, #0]
 800ac46:	9301      	str	r3, [sp, #4]
 800ac48:	f846 5c04 	str.w	r5, [r6, #-4]
 800ac4c:	9502      	str	r5, [sp, #8]
 800ac4e:	7851      	ldrb	r1, [r2, #1]
 800ac50:	1c53      	adds	r3, r2, #1
 800ac52:	9303      	str	r3, [sp, #12]
 800ac54:	b341      	cbz	r1, 800aca8 <__hexnan+0x88>
 800ac56:	4608      	mov	r0, r1
 800ac58:	9205      	str	r2, [sp, #20]
 800ac5a:	9104      	str	r1, [sp, #16]
 800ac5c:	f7ff fd68 	bl	800a730 <__hexdig_fun>
 800ac60:	2800      	cmp	r0, #0
 800ac62:	d14f      	bne.n	800ad04 <__hexnan+0xe4>
 800ac64:	9904      	ldr	r1, [sp, #16]
 800ac66:	9a05      	ldr	r2, [sp, #20]
 800ac68:	2920      	cmp	r1, #32
 800ac6a:	d818      	bhi.n	800ac9e <__hexnan+0x7e>
 800ac6c:	9b02      	ldr	r3, [sp, #8]
 800ac6e:	459b      	cmp	fp, r3
 800ac70:	dd13      	ble.n	800ac9a <__hexnan+0x7a>
 800ac72:	454c      	cmp	r4, r9
 800ac74:	d206      	bcs.n	800ac84 <__hexnan+0x64>
 800ac76:	2d07      	cmp	r5, #7
 800ac78:	dc04      	bgt.n	800ac84 <__hexnan+0x64>
 800ac7a:	462a      	mov	r2, r5
 800ac7c:	4649      	mov	r1, r9
 800ac7e:	4620      	mov	r0, r4
 800ac80:	f7ff ffa8 	bl	800abd4 <L_shift>
 800ac84:	4544      	cmp	r4, r8
 800ac86:	d950      	bls.n	800ad2a <__hexnan+0x10a>
 800ac88:	2300      	movs	r3, #0
 800ac8a:	f1a4 0904 	sub.w	r9, r4, #4
 800ac8e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac92:	461d      	mov	r5, r3
 800ac94:	464c      	mov	r4, r9
 800ac96:	f8cd b008 	str.w	fp, [sp, #8]
 800ac9a:	9a03      	ldr	r2, [sp, #12]
 800ac9c:	e7d7      	b.n	800ac4e <__hexnan+0x2e>
 800ac9e:	2929      	cmp	r1, #41	; 0x29
 800aca0:	d156      	bne.n	800ad50 <__hexnan+0x130>
 800aca2:	3202      	adds	r2, #2
 800aca4:	f8ca 2000 	str.w	r2, [sl]
 800aca8:	f1bb 0f00 	cmp.w	fp, #0
 800acac:	d050      	beq.n	800ad50 <__hexnan+0x130>
 800acae:	454c      	cmp	r4, r9
 800acb0:	d206      	bcs.n	800acc0 <__hexnan+0xa0>
 800acb2:	2d07      	cmp	r5, #7
 800acb4:	dc04      	bgt.n	800acc0 <__hexnan+0xa0>
 800acb6:	462a      	mov	r2, r5
 800acb8:	4649      	mov	r1, r9
 800acba:	4620      	mov	r0, r4
 800acbc:	f7ff ff8a 	bl	800abd4 <L_shift>
 800acc0:	4544      	cmp	r4, r8
 800acc2:	d934      	bls.n	800ad2e <__hexnan+0x10e>
 800acc4:	4623      	mov	r3, r4
 800acc6:	f1a8 0204 	sub.w	r2, r8, #4
 800acca:	f853 1b04 	ldr.w	r1, [r3], #4
 800acce:	429f      	cmp	r7, r3
 800acd0:	f842 1f04 	str.w	r1, [r2, #4]!
 800acd4:	d2f9      	bcs.n	800acca <__hexnan+0xaa>
 800acd6:	1b3b      	subs	r3, r7, r4
 800acd8:	f023 0303 	bic.w	r3, r3, #3
 800acdc:	3304      	adds	r3, #4
 800acde:	3401      	adds	r4, #1
 800ace0:	3e03      	subs	r6, #3
 800ace2:	42b4      	cmp	r4, r6
 800ace4:	bf88      	it	hi
 800ace6:	2304      	movhi	r3, #4
 800ace8:	2200      	movs	r2, #0
 800acea:	4443      	add	r3, r8
 800acec:	f843 2b04 	str.w	r2, [r3], #4
 800acf0:	429f      	cmp	r7, r3
 800acf2:	d2fb      	bcs.n	800acec <__hexnan+0xcc>
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	b91b      	cbnz	r3, 800ad00 <__hexnan+0xe0>
 800acf8:	4547      	cmp	r7, r8
 800acfa:	d127      	bne.n	800ad4c <__hexnan+0x12c>
 800acfc:	2301      	movs	r3, #1
 800acfe:	603b      	str	r3, [r7, #0]
 800ad00:	2005      	movs	r0, #5
 800ad02:	e026      	b.n	800ad52 <__hexnan+0x132>
 800ad04:	3501      	adds	r5, #1
 800ad06:	2d08      	cmp	r5, #8
 800ad08:	f10b 0b01 	add.w	fp, fp, #1
 800ad0c:	dd06      	ble.n	800ad1c <__hexnan+0xfc>
 800ad0e:	4544      	cmp	r4, r8
 800ad10:	d9c3      	bls.n	800ac9a <__hexnan+0x7a>
 800ad12:	2300      	movs	r3, #0
 800ad14:	2501      	movs	r5, #1
 800ad16:	f844 3c04 	str.w	r3, [r4, #-4]
 800ad1a:	3c04      	subs	r4, #4
 800ad1c:	6822      	ldr	r2, [r4, #0]
 800ad1e:	f000 000f 	and.w	r0, r0, #15
 800ad22:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ad26:	6022      	str	r2, [r4, #0]
 800ad28:	e7b7      	b.n	800ac9a <__hexnan+0x7a>
 800ad2a:	2508      	movs	r5, #8
 800ad2c:	e7b5      	b.n	800ac9a <__hexnan+0x7a>
 800ad2e:	9b01      	ldr	r3, [sp, #4]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d0df      	beq.n	800acf4 <__hexnan+0xd4>
 800ad34:	f04f 32ff 	mov.w	r2, #4294967295
 800ad38:	f1c3 0320 	rsb	r3, r3, #32
 800ad3c:	fa22 f303 	lsr.w	r3, r2, r3
 800ad40:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ad44:	401a      	ands	r2, r3
 800ad46:	f846 2c04 	str.w	r2, [r6, #-4]
 800ad4a:	e7d3      	b.n	800acf4 <__hexnan+0xd4>
 800ad4c:	3f04      	subs	r7, #4
 800ad4e:	e7d1      	b.n	800acf4 <__hexnan+0xd4>
 800ad50:	2004      	movs	r0, #4
 800ad52:	b007      	add	sp, #28
 800ad54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ad58 <__retarget_lock_init_recursive>:
 800ad58:	4770      	bx	lr

0800ad5a <__retarget_lock_acquire_recursive>:
 800ad5a:	4770      	bx	lr

0800ad5c <__retarget_lock_release_recursive>:
 800ad5c:	4770      	bx	lr

0800ad5e <__swhatbuf_r>:
 800ad5e:	b570      	push	{r4, r5, r6, lr}
 800ad60:	460e      	mov	r6, r1
 800ad62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad66:	4614      	mov	r4, r2
 800ad68:	2900      	cmp	r1, #0
 800ad6a:	461d      	mov	r5, r3
 800ad6c:	b096      	sub	sp, #88	; 0x58
 800ad6e:	da08      	bge.n	800ad82 <__swhatbuf_r+0x24>
 800ad70:	2200      	movs	r2, #0
 800ad72:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ad76:	602a      	str	r2, [r5, #0]
 800ad78:	061a      	lsls	r2, r3, #24
 800ad7a:	d410      	bmi.n	800ad9e <__swhatbuf_r+0x40>
 800ad7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad80:	e00e      	b.n	800ada0 <__swhatbuf_r+0x42>
 800ad82:	466a      	mov	r2, sp
 800ad84:	f001 f8f2 	bl	800bf6c <_fstat_r>
 800ad88:	2800      	cmp	r0, #0
 800ad8a:	dbf1      	blt.n	800ad70 <__swhatbuf_r+0x12>
 800ad8c:	9a01      	ldr	r2, [sp, #4]
 800ad8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ad92:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ad96:	425a      	negs	r2, r3
 800ad98:	415a      	adcs	r2, r3
 800ad9a:	602a      	str	r2, [r5, #0]
 800ad9c:	e7ee      	b.n	800ad7c <__swhatbuf_r+0x1e>
 800ad9e:	2340      	movs	r3, #64	; 0x40
 800ada0:	2000      	movs	r0, #0
 800ada2:	6023      	str	r3, [r4, #0]
 800ada4:	b016      	add	sp, #88	; 0x58
 800ada6:	bd70      	pop	{r4, r5, r6, pc}

0800ada8 <__smakebuf_r>:
 800ada8:	898b      	ldrh	r3, [r1, #12]
 800adaa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800adac:	079d      	lsls	r5, r3, #30
 800adae:	4606      	mov	r6, r0
 800adb0:	460c      	mov	r4, r1
 800adb2:	d507      	bpl.n	800adc4 <__smakebuf_r+0x1c>
 800adb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800adb8:	6023      	str	r3, [r4, #0]
 800adba:	6123      	str	r3, [r4, #16]
 800adbc:	2301      	movs	r3, #1
 800adbe:	6163      	str	r3, [r4, #20]
 800adc0:	b002      	add	sp, #8
 800adc2:	bd70      	pop	{r4, r5, r6, pc}
 800adc4:	466a      	mov	r2, sp
 800adc6:	ab01      	add	r3, sp, #4
 800adc8:	f7ff ffc9 	bl	800ad5e <__swhatbuf_r>
 800adcc:	9900      	ldr	r1, [sp, #0]
 800adce:	4605      	mov	r5, r0
 800add0:	4630      	mov	r0, r6
 800add2:	f7fe fac7 	bl	8009364 <_malloc_r>
 800add6:	b948      	cbnz	r0, 800adec <__smakebuf_r+0x44>
 800add8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800addc:	059a      	lsls	r2, r3, #22
 800adde:	d4ef      	bmi.n	800adc0 <__smakebuf_r+0x18>
 800ade0:	f023 0303 	bic.w	r3, r3, #3
 800ade4:	f043 0302 	orr.w	r3, r3, #2
 800ade8:	81a3      	strh	r3, [r4, #12]
 800adea:	e7e3      	b.n	800adb4 <__smakebuf_r+0xc>
 800adec:	4b0d      	ldr	r3, [pc, #52]	; (800ae24 <__smakebuf_r+0x7c>)
 800adee:	62b3      	str	r3, [r6, #40]	; 0x28
 800adf0:	89a3      	ldrh	r3, [r4, #12]
 800adf2:	6020      	str	r0, [r4, #0]
 800adf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adf8:	81a3      	strh	r3, [r4, #12]
 800adfa:	9b00      	ldr	r3, [sp, #0]
 800adfc:	6120      	str	r0, [r4, #16]
 800adfe:	6163      	str	r3, [r4, #20]
 800ae00:	9b01      	ldr	r3, [sp, #4]
 800ae02:	b15b      	cbz	r3, 800ae1c <__smakebuf_r+0x74>
 800ae04:	4630      	mov	r0, r6
 800ae06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae0a:	f001 f8c1 	bl	800bf90 <_isatty_r>
 800ae0e:	b128      	cbz	r0, 800ae1c <__smakebuf_r+0x74>
 800ae10:	89a3      	ldrh	r3, [r4, #12]
 800ae12:	f023 0303 	bic.w	r3, r3, #3
 800ae16:	f043 0301 	orr.w	r3, r3, #1
 800ae1a:	81a3      	strh	r3, [r4, #12]
 800ae1c:	89a0      	ldrh	r0, [r4, #12]
 800ae1e:	4305      	orrs	r5, r0
 800ae20:	81a5      	strh	r5, [r4, #12]
 800ae22:	e7cd      	b.n	800adc0 <__smakebuf_r+0x18>
 800ae24:	0800a4e9 	.word	0x0800a4e9

0800ae28 <__ascii_mbtowc>:
 800ae28:	b082      	sub	sp, #8
 800ae2a:	b901      	cbnz	r1, 800ae2e <__ascii_mbtowc+0x6>
 800ae2c:	a901      	add	r1, sp, #4
 800ae2e:	b142      	cbz	r2, 800ae42 <__ascii_mbtowc+0x1a>
 800ae30:	b14b      	cbz	r3, 800ae46 <__ascii_mbtowc+0x1e>
 800ae32:	7813      	ldrb	r3, [r2, #0]
 800ae34:	600b      	str	r3, [r1, #0]
 800ae36:	7812      	ldrb	r2, [r2, #0]
 800ae38:	1e10      	subs	r0, r2, #0
 800ae3a:	bf18      	it	ne
 800ae3c:	2001      	movne	r0, #1
 800ae3e:	b002      	add	sp, #8
 800ae40:	4770      	bx	lr
 800ae42:	4610      	mov	r0, r2
 800ae44:	e7fb      	b.n	800ae3e <__ascii_mbtowc+0x16>
 800ae46:	f06f 0001 	mvn.w	r0, #1
 800ae4a:	e7f8      	b.n	800ae3e <__ascii_mbtowc+0x16>

0800ae4c <memcpy>:
 800ae4c:	440a      	add	r2, r1
 800ae4e:	4291      	cmp	r1, r2
 800ae50:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae54:	d100      	bne.n	800ae58 <memcpy+0xc>
 800ae56:	4770      	bx	lr
 800ae58:	b510      	push	{r4, lr}
 800ae5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae5e:	4291      	cmp	r1, r2
 800ae60:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae64:	d1f9      	bne.n	800ae5a <memcpy+0xe>
 800ae66:	bd10      	pop	{r4, pc}

0800ae68 <__malloc_lock>:
 800ae68:	4801      	ldr	r0, [pc, #4]	; (800ae70 <__malloc_lock+0x8>)
 800ae6a:	f7ff bf76 	b.w	800ad5a <__retarget_lock_acquire_recursive>
 800ae6e:	bf00      	nop
 800ae70:	20000a50 	.word	0x20000a50

0800ae74 <__malloc_unlock>:
 800ae74:	4801      	ldr	r0, [pc, #4]	; (800ae7c <__malloc_unlock+0x8>)
 800ae76:	f7ff bf71 	b.w	800ad5c <__retarget_lock_release_recursive>
 800ae7a:	bf00      	nop
 800ae7c:	20000a50 	.word	0x20000a50

0800ae80 <_Balloc>:
 800ae80:	b570      	push	{r4, r5, r6, lr}
 800ae82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae84:	4604      	mov	r4, r0
 800ae86:	460d      	mov	r5, r1
 800ae88:	b976      	cbnz	r6, 800aea8 <_Balloc+0x28>
 800ae8a:	2010      	movs	r0, #16
 800ae8c:	f7fe f9f2 	bl	8009274 <malloc>
 800ae90:	4602      	mov	r2, r0
 800ae92:	6260      	str	r0, [r4, #36]	; 0x24
 800ae94:	b920      	cbnz	r0, 800aea0 <_Balloc+0x20>
 800ae96:	2166      	movs	r1, #102	; 0x66
 800ae98:	4b17      	ldr	r3, [pc, #92]	; (800aef8 <_Balloc+0x78>)
 800ae9a:	4818      	ldr	r0, [pc, #96]	; (800aefc <_Balloc+0x7c>)
 800ae9c:	f001 f826 	bl	800beec <__assert_func>
 800aea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aea4:	6006      	str	r6, [r0, #0]
 800aea6:	60c6      	str	r6, [r0, #12]
 800aea8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800aeaa:	68f3      	ldr	r3, [r6, #12]
 800aeac:	b183      	cbz	r3, 800aed0 <_Balloc+0x50>
 800aeae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aeb0:	68db      	ldr	r3, [r3, #12]
 800aeb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aeb6:	b9b8      	cbnz	r0, 800aee8 <_Balloc+0x68>
 800aeb8:	2101      	movs	r1, #1
 800aeba:	fa01 f605 	lsl.w	r6, r1, r5
 800aebe:	1d72      	adds	r2, r6, #5
 800aec0:	4620      	mov	r0, r4
 800aec2:	0092      	lsls	r2, r2, #2
 800aec4:	f000 fc94 	bl	800b7f0 <_calloc_r>
 800aec8:	b160      	cbz	r0, 800aee4 <_Balloc+0x64>
 800aeca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aece:	e00e      	b.n	800aeee <_Balloc+0x6e>
 800aed0:	2221      	movs	r2, #33	; 0x21
 800aed2:	2104      	movs	r1, #4
 800aed4:	4620      	mov	r0, r4
 800aed6:	f000 fc8b 	bl	800b7f0 <_calloc_r>
 800aeda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aedc:	60f0      	str	r0, [r6, #12]
 800aede:	68db      	ldr	r3, [r3, #12]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d1e4      	bne.n	800aeae <_Balloc+0x2e>
 800aee4:	2000      	movs	r0, #0
 800aee6:	bd70      	pop	{r4, r5, r6, pc}
 800aee8:	6802      	ldr	r2, [r0, #0]
 800aeea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aeee:	2300      	movs	r3, #0
 800aef0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aef4:	e7f7      	b.n	800aee6 <_Balloc+0x66>
 800aef6:	bf00      	nop
 800aef8:	0800c350 	.word	0x0800c350
 800aefc:	0800c367 	.word	0x0800c367

0800af00 <_Bfree>:
 800af00:	b570      	push	{r4, r5, r6, lr}
 800af02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800af04:	4605      	mov	r5, r0
 800af06:	460c      	mov	r4, r1
 800af08:	b976      	cbnz	r6, 800af28 <_Bfree+0x28>
 800af0a:	2010      	movs	r0, #16
 800af0c:	f7fe f9b2 	bl	8009274 <malloc>
 800af10:	4602      	mov	r2, r0
 800af12:	6268      	str	r0, [r5, #36]	; 0x24
 800af14:	b920      	cbnz	r0, 800af20 <_Bfree+0x20>
 800af16:	218a      	movs	r1, #138	; 0x8a
 800af18:	4b08      	ldr	r3, [pc, #32]	; (800af3c <_Bfree+0x3c>)
 800af1a:	4809      	ldr	r0, [pc, #36]	; (800af40 <_Bfree+0x40>)
 800af1c:	f000 ffe6 	bl	800beec <__assert_func>
 800af20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af24:	6006      	str	r6, [r0, #0]
 800af26:	60c6      	str	r6, [r0, #12]
 800af28:	b13c      	cbz	r4, 800af3a <_Bfree+0x3a>
 800af2a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800af2c:	6862      	ldr	r2, [r4, #4]
 800af2e:	68db      	ldr	r3, [r3, #12]
 800af30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af34:	6021      	str	r1, [r4, #0]
 800af36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800af3a:	bd70      	pop	{r4, r5, r6, pc}
 800af3c:	0800c350 	.word	0x0800c350
 800af40:	0800c367 	.word	0x0800c367

0800af44 <__multadd>:
 800af44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af48:	4607      	mov	r7, r0
 800af4a:	460c      	mov	r4, r1
 800af4c:	461e      	mov	r6, r3
 800af4e:	2000      	movs	r0, #0
 800af50:	690d      	ldr	r5, [r1, #16]
 800af52:	f101 0c14 	add.w	ip, r1, #20
 800af56:	f8dc 3000 	ldr.w	r3, [ip]
 800af5a:	3001      	adds	r0, #1
 800af5c:	b299      	uxth	r1, r3
 800af5e:	fb02 6101 	mla	r1, r2, r1, r6
 800af62:	0c1e      	lsrs	r6, r3, #16
 800af64:	0c0b      	lsrs	r3, r1, #16
 800af66:	fb02 3306 	mla	r3, r2, r6, r3
 800af6a:	b289      	uxth	r1, r1
 800af6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af70:	4285      	cmp	r5, r0
 800af72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af76:	f84c 1b04 	str.w	r1, [ip], #4
 800af7a:	dcec      	bgt.n	800af56 <__multadd+0x12>
 800af7c:	b30e      	cbz	r6, 800afc2 <__multadd+0x7e>
 800af7e:	68a3      	ldr	r3, [r4, #8]
 800af80:	42ab      	cmp	r3, r5
 800af82:	dc19      	bgt.n	800afb8 <__multadd+0x74>
 800af84:	6861      	ldr	r1, [r4, #4]
 800af86:	4638      	mov	r0, r7
 800af88:	3101      	adds	r1, #1
 800af8a:	f7ff ff79 	bl	800ae80 <_Balloc>
 800af8e:	4680      	mov	r8, r0
 800af90:	b928      	cbnz	r0, 800af9e <__multadd+0x5a>
 800af92:	4602      	mov	r2, r0
 800af94:	21b5      	movs	r1, #181	; 0xb5
 800af96:	4b0c      	ldr	r3, [pc, #48]	; (800afc8 <__multadd+0x84>)
 800af98:	480c      	ldr	r0, [pc, #48]	; (800afcc <__multadd+0x88>)
 800af9a:	f000 ffa7 	bl	800beec <__assert_func>
 800af9e:	6922      	ldr	r2, [r4, #16]
 800afa0:	f104 010c 	add.w	r1, r4, #12
 800afa4:	3202      	adds	r2, #2
 800afa6:	0092      	lsls	r2, r2, #2
 800afa8:	300c      	adds	r0, #12
 800afaa:	f7ff ff4f 	bl	800ae4c <memcpy>
 800afae:	4621      	mov	r1, r4
 800afb0:	4638      	mov	r0, r7
 800afb2:	f7ff ffa5 	bl	800af00 <_Bfree>
 800afb6:	4644      	mov	r4, r8
 800afb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800afbc:	3501      	adds	r5, #1
 800afbe:	615e      	str	r6, [r3, #20]
 800afc0:	6125      	str	r5, [r4, #16]
 800afc2:	4620      	mov	r0, r4
 800afc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afc8:	0800c2c4 	.word	0x0800c2c4
 800afcc:	0800c367 	.word	0x0800c367

0800afd0 <__s2b>:
 800afd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afd4:	4615      	mov	r5, r2
 800afd6:	2209      	movs	r2, #9
 800afd8:	461f      	mov	r7, r3
 800afda:	3308      	adds	r3, #8
 800afdc:	460c      	mov	r4, r1
 800afde:	fb93 f3f2 	sdiv	r3, r3, r2
 800afe2:	4606      	mov	r6, r0
 800afe4:	2201      	movs	r2, #1
 800afe6:	2100      	movs	r1, #0
 800afe8:	429a      	cmp	r2, r3
 800afea:	db09      	blt.n	800b000 <__s2b+0x30>
 800afec:	4630      	mov	r0, r6
 800afee:	f7ff ff47 	bl	800ae80 <_Balloc>
 800aff2:	b940      	cbnz	r0, 800b006 <__s2b+0x36>
 800aff4:	4602      	mov	r2, r0
 800aff6:	21ce      	movs	r1, #206	; 0xce
 800aff8:	4b18      	ldr	r3, [pc, #96]	; (800b05c <__s2b+0x8c>)
 800affa:	4819      	ldr	r0, [pc, #100]	; (800b060 <__s2b+0x90>)
 800affc:	f000 ff76 	bl	800beec <__assert_func>
 800b000:	0052      	lsls	r2, r2, #1
 800b002:	3101      	adds	r1, #1
 800b004:	e7f0      	b.n	800afe8 <__s2b+0x18>
 800b006:	9b08      	ldr	r3, [sp, #32]
 800b008:	2d09      	cmp	r5, #9
 800b00a:	6143      	str	r3, [r0, #20]
 800b00c:	f04f 0301 	mov.w	r3, #1
 800b010:	6103      	str	r3, [r0, #16]
 800b012:	dd16      	ble.n	800b042 <__s2b+0x72>
 800b014:	f104 0909 	add.w	r9, r4, #9
 800b018:	46c8      	mov	r8, r9
 800b01a:	442c      	add	r4, r5
 800b01c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b020:	4601      	mov	r1, r0
 800b022:	220a      	movs	r2, #10
 800b024:	4630      	mov	r0, r6
 800b026:	3b30      	subs	r3, #48	; 0x30
 800b028:	f7ff ff8c 	bl	800af44 <__multadd>
 800b02c:	45a0      	cmp	r8, r4
 800b02e:	d1f5      	bne.n	800b01c <__s2b+0x4c>
 800b030:	f1a5 0408 	sub.w	r4, r5, #8
 800b034:	444c      	add	r4, r9
 800b036:	1b2d      	subs	r5, r5, r4
 800b038:	1963      	adds	r3, r4, r5
 800b03a:	42bb      	cmp	r3, r7
 800b03c:	db04      	blt.n	800b048 <__s2b+0x78>
 800b03e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b042:	2509      	movs	r5, #9
 800b044:	340a      	adds	r4, #10
 800b046:	e7f6      	b.n	800b036 <__s2b+0x66>
 800b048:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b04c:	4601      	mov	r1, r0
 800b04e:	220a      	movs	r2, #10
 800b050:	4630      	mov	r0, r6
 800b052:	3b30      	subs	r3, #48	; 0x30
 800b054:	f7ff ff76 	bl	800af44 <__multadd>
 800b058:	e7ee      	b.n	800b038 <__s2b+0x68>
 800b05a:	bf00      	nop
 800b05c:	0800c2c4 	.word	0x0800c2c4
 800b060:	0800c367 	.word	0x0800c367

0800b064 <__hi0bits>:
 800b064:	0c02      	lsrs	r2, r0, #16
 800b066:	0412      	lsls	r2, r2, #16
 800b068:	4603      	mov	r3, r0
 800b06a:	b9ca      	cbnz	r2, 800b0a0 <__hi0bits+0x3c>
 800b06c:	0403      	lsls	r3, r0, #16
 800b06e:	2010      	movs	r0, #16
 800b070:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b074:	bf04      	itt	eq
 800b076:	021b      	lsleq	r3, r3, #8
 800b078:	3008      	addeq	r0, #8
 800b07a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b07e:	bf04      	itt	eq
 800b080:	011b      	lsleq	r3, r3, #4
 800b082:	3004      	addeq	r0, #4
 800b084:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b088:	bf04      	itt	eq
 800b08a:	009b      	lsleq	r3, r3, #2
 800b08c:	3002      	addeq	r0, #2
 800b08e:	2b00      	cmp	r3, #0
 800b090:	db05      	blt.n	800b09e <__hi0bits+0x3a>
 800b092:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b096:	f100 0001 	add.w	r0, r0, #1
 800b09a:	bf08      	it	eq
 800b09c:	2020      	moveq	r0, #32
 800b09e:	4770      	bx	lr
 800b0a0:	2000      	movs	r0, #0
 800b0a2:	e7e5      	b.n	800b070 <__hi0bits+0xc>

0800b0a4 <__lo0bits>:
 800b0a4:	6803      	ldr	r3, [r0, #0]
 800b0a6:	4602      	mov	r2, r0
 800b0a8:	f013 0007 	ands.w	r0, r3, #7
 800b0ac:	d00b      	beq.n	800b0c6 <__lo0bits+0x22>
 800b0ae:	07d9      	lsls	r1, r3, #31
 800b0b0:	d421      	bmi.n	800b0f6 <__lo0bits+0x52>
 800b0b2:	0798      	lsls	r0, r3, #30
 800b0b4:	bf49      	itett	mi
 800b0b6:	085b      	lsrmi	r3, r3, #1
 800b0b8:	089b      	lsrpl	r3, r3, #2
 800b0ba:	2001      	movmi	r0, #1
 800b0bc:	6013      	strmi	r3, [r2, #0]
 800b0be:	bf5c      	itt	pl
 800b0c0:	2002      	movpl	r0, #2
 800b0c2:	6013      	strpl	r3, [r2, #0]
 800b0c4:	4770      	bx	lr
 800b0c6:	b299      	uxth	r1, r3
 800b0c8:	b909      	cbnz	r1, 800b0ce <__lo0bits+0x2a>
 800b0ca:	2010      	movs	r0, #16
 800b0cc:	0c1b      	lsrs	r3, r3, #16
 800b0ce:	b2d9      	uxtb	r1, r3
 800b0d0:	b909      	cbnz	r1, 800b0d6 <__lo0bits+0x32>
 800b0d2:	3008      	adds	r0, #8
 800b0d4:	0a1b      	lsrs	r3, r3, #8
 800b0d6:	0719      	lsls	r1, r3, #28
 800b0d8:	bf04      	itt	eq
 800b0da:	091b      	lsreq	r3, r3, #4
 800b0dc:	3004      	addeq	r0, #4
 800b0de:	0799      	lsls	r1, r3, #30
 800b0e0:	bf04      	itt	eq
 800b0e2:	089b      	lsreq	r3, r3, #2
 800b0e4:	3002      	addeq	r0, #2
 800b0e6:	07d9      	lsls	r1, r3, #31
 800b0e8:	d403      	bmi.n	800b0f2 <__lo0bits+0x4e>
 800b0ea:	085b      	lsrs	r3, r3, #1
 800b0ec:	f100 0001 	add.w	r0, r0, #1
 800b0f0:	d003      	beq.n	800b0fa <__lo0bits+0x56>
 800b0f2:	6013      	str	r3, [r2, #0]
 800b0f4:	4770      	bx	lr
 800b0f6:	2000      	movs	r0, #0
 800b0f8:	4770      	bx	lr
 800b0fa:	2020      	movs	r0, #32
 800b0fc:	4770      	bx	lr
	...

0800b100 <__i2b>:
 800b100:	b510      	push	{r4, lr}
 800b102:	460c      	mov	r4, r1
 800b104:	2101      	movs	r1, #1
 800b106:	f7ff febb 	bl	800ae80 <_Balloc>
 800b10a:	4602      	mov	r2, r0
 800b10c:	b928      	cbnz	r0, 800b11a <__i2b+0x1a>
 800b10e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b112:	4b04      	ldr	r3, [pc, #16]	; (800b124 <__i2b+0x24>)
 800b114:	4804      	ldr	r0, [pc, #16]	; (800b128 <__i2b+0x28>)
 800b116:	f000 fee9 	bl	800beec <__assert_func>
 800b11a:	2301      	movs	r3, #1
 800b11c:	6144      	str	r4, [r0, #20]
 800b11e:	6103      	str	r3, [r0, #16]
 800b120:	bd10      	pop	{r4, pc}
 800b122:	bf00      	nop
 800b124:	0800c2c4 	.word	0x0800c2c4
 800b128:	0800c367 	.word	0x0800c367

0800b12c <__multiply>:
 800b12c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b130:	4691      	mov	r9, r2
 800b132:	690a      	ldr	r2, [r1, #16]
 800b134:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b138:	460c      	mov	r4, r1
 800b13a:	429a      	cmp	r2, r3
 800b13c:	bfbe      	ittt	lt
 800b13e:	460b      	movlt	r3, r1
 800b140:	464c      	movlt	r4, r9
 800b142:	4699      	movlt	r9, r3
 800b144:	6927      	ldr	r7, [r4, #16]
 800b146:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b14a:	68a3      	ldr	r3, [r4, #8]
 800b14c:	6861      	ldr	r1, [r4, #4]
 800b14e:	eb07 060a 	add.w	r6, r7, sl
 800b152:	42b3      	cmp	r3, r6
 800b154:	b085      	sub	sp, #20
 800b156:	bfb8      	it	lt
 800b158:	3101      	addlt	r1, #1
 800b15a:	f7ff fe91 	bl	800ae80 <_Balloc>
 800b15e:	b930      	cbnz	r0, 800b16e <__multiply+0x42>
 800b160:	4602      	mov	r2, r0
 800b162:	f240 115d 	movw	r1, #349	; 0x15d
 800b166:	4b43      	ldr	r3, [pc, #268]	; (800b274 <__multiply+0x148>)
 800b168:	4843      	ldr	r0, [pc, #268]	; (800b278 <__multiply+0x14c>)
 800b16a:	f000 febf 	bl	800beec <__assert_func>
 800b16e:	f100 0514 	add.w	r5, r0, #20
 800b172:	462b      	mov	r3, r5
 800b174:	2200      	movs	r2, #0
 800b176:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b17a:	4543      	cmp	r3, r8
 800b17c:	d321      	bcc.n	800b1c2 <__multiply+0x96>
 800b17e:	f104 0314 	add.w	r3, r4, #20
 800b182:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b186:	f109 0314 	add.w	r3, r9, #20
 800b18a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b18e:	9202      	str	r2, [sp, #8]
 800b190:	1b3a      	subs	r2, r7, r4
 800b192:	3a15      	subs	r2, #21
 800b194:	f022 0203 	bic.w	r2, r2, #3
 800b198:	3204      	adds	r2, #4
 800b19a:	f104 0115 	add.w	r1, r4, #21
 800b19e:	428f      	cmp	r7, r1
 800b1a0:	bf38      	it	cc
 800b1a2:	2204      	movcc	r2, #4
 800b1a4:	9201      	str	r2, [sp, #4]
 800b1a6:	9a02      	ldr	r2, [sp, #8]
 800b1a8:	9303      	str	r3, [sp, #12]
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	d80c      	bhi.n	800b1c8 <__multiply+0x9c>
 800b1ae:	2e00      	cmp	r6, #0
 800b1b0:	dd03      	ble.n	800b1ba <__multiply+0x8e>
 800b1b2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d059      	beq.n	800b26e <__multiply+0x142>
 800b1ba:	6106      	str	r6, [r0, #16]
 800b1bc:	b005      	add	sp, #20
 800b1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1c2:	f843 2b04 	str.w	r2, [r3], #4
 800b1c6:	e7d8      	b.n	800b17a <__multiply+0x4e>
 800b1c8:	f8b3 a000 	ldrh.w	sl, [r3]
 800b1cc:	f1ba 0f00 	cmp.w	sl, #0
 800b1d0:	d023      	beq.n	800b21a <__multiply+0xee>
 800b1d2:	46a9      	mov	r9, r5
 800b1d4:	f04f 0c00 	mov.w	ip, #0
 800b1d8:	f104 0e14 	add.w	lr, r4, #20
 800b1dc:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b1e0:	f8d9 1000 	ldr.w	r1, [r9]
 800b1e4:	fa1f fb82 	uxth.w	fp, r2
 800b1e8:	b289      	uxth	r1, r1
 800b1ea:	fb0a 110b 	mla	r1, sl, fp, r1
 800b1ee:	4461      	add	r1, ip
 800b1f0:	f8d9 c000 	ldr.w	ip, [r9]
 800b1f4:	0c12      	lsrs	r2, r2, #16
 800b1f6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b1fa:	fb0a c202 	mla	r2, sl, r2, ip
 800b1fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b202:	b289      	uxth	r1, r1
 800b204:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b208:	4577      	cmp	r7, lr
 800b20a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b20e:	f849 1b04 	str.w	r1, [r9], #4
 800b212:	d8e3      	bhi.n	800b1dc <__multiply+0xb0>
 800b214:	9a01      	ldr	r2, [sp, #4]
 800b216:	f845 c002 	str.w	ip, [r5, r2]
 800b21a:	9a03      	ldr	r2, [sp, #12]
 800b21c:	3304      	adds	r3, #4
 800b21e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b222:	f1b9 0f00 	cmp.w	r9, #0
 800b226:	d020      	beq.n	800b26a <__multiply+0x13e>
 800b228:	46ae      	mov	lr, r5
 800b22a:	f04f 0a00 	mov.w	sl, #0
 800b22e:	6829      	ldr	r1, [r5, #0]
 800b230:	f104 0c14 	add.w	ip, r4, #20
 800b234:	f8bc b000 	ldrh.w	fp, [ip]
 800b238:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b23c:	b289      	uxth	r1, r1
 800b23e:	fb09 220b 	mla	r2, r9, fp, r2
 800b242:	4492      	add	sl, r2
 800b244:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b248:	f84e 1b04 	str.w	r1, [lr], #4
 800b24c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b250:	f8be 1000 	ldrh.w	r1, [lr]
 800b254:	0c12      	lsrs	r2, r2, #16
 800b256:	fb09 1102 	mla	r1, r9, r2, r1
 800b25a:	4567      	cmp	r7, ip
 800b25c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b260:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b264:	d8e6      	bhi.n	800b234 <__multiply+0x108>
 800b266:	9a01      	ldr	r2, [sp, #4]
 800b268:	50a9      	str	r1, [r5, r2]
 800b26a:	3504      	adds	r5, #4
 800b26c:	e79b      	b.n	800b1a6 <__multiply+0x7a>
 800b26e:	3e01      	subs	r6, #1
 800b270:	e79d      	b.n	800b1ae <__multiply+0x82>
 800b272:	bf00      	nop
 800b274:	0800c2c4 	.word	0x0800c2c4
 800b278:	0800c367 	.word	0x0800c367

0800b27c <__pow5mult>:
 800b27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b280:	4615      	mov	r5, r2
 800b282:	f012 0203 	ands.w	r2, r2, #3
 800b286:	4606      	mov	r6, r0
 800b288:	460f      	mov	r7, r1
 800b28a:	d007      	beq.n	800b29c <__pow5mult+0x20>
 800b28c:	4c25      	ldr	r4, [pc, #148]	; (800b324 <__pow5mult+0xa8>)
 800b28e:	3a01      	subs	r2, #1
 800b290:	2300      	movs	r3, #0
 800b292:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b296:	f7ff fe55 	bl	800af44 <__multadd>
 800b29a:	4607      	mov	r7, r0
 800b29c:	10ad      	asrs	r5, r5, #2
 800b29e:	d03d      	beq.n	800b31c <__pow5mult+0xa0>
 800b2a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b2a2:	b97c      	cbnz	r4, 800b2c4 <__pow5mult+0x48>
 800b2a4:	2010      	movs	r0, #16
 800b2a6:	f7fd ffe5 	bl	8009274 <malloc>
 800b2aa:	4602      	mov	r2, r0
 800b2ac:	6270      	str	r0, [r6, #36]	; 0x24
 800b2ae:	b928      	cbnz	r0, 800b2bc <__pow5mult+0x40>
 800b2b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b2b4:	4b1c      	ldr	r3, [pc, #112]	; (800b328 <__pow5mult+0xac>)
 800b2b6:	481d      	ldr	r0, [pc, #116]	; (800b32c <__pow5mult+0xb0>)
 800b2b8:	f000 fe18 	bl	800beec <__assert_func>
 800b2bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b2c0:	6004      	str	r4, [r0, #0]
 800b2c2:	60c4      	str	r4, [r0, #12]
 800b2c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b2c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b2cc:	b94c      	cbnz	r4, 800b2e2 <__pow5mult+0x66>
 800b2ce:	f240 2171 	movw	r1, #625	; 0x271
 800b2d2:	4630      	mov	r0, r6
 800b2d4:	f7ff ff14 	bl	800b100 <__i2b>
 800b2d8:	2300      	movs	r3, #0
 800b2da:	4604      	mov	r4, r0
 800b2dc:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2e0:	6003      	str	r3, [r0, #0]
 800b2e2:	f04f 0900 	mov.w	r9, #0
 800b2e6:	07eb      	lsls	r3, r5, #31
 800b2e8:	d50a      	bpl.n	800b300 <__pow5mult+0x84>
 800b2ea:	4639      	mov	r1, r7
 800b2ec:	4622      	mov	r2, r4
 800b2ee:	4630      	mov	r0, r6
 800b2f0:	f7ff ff1c 	bl	800b12c <__multiply>
 800b2f4:	4680      	mov	r8, r0
 800b2f6:	4639      	mov	r1, r7
 800b2f8:	4630      	mov	r0, r6
 800b2fa:	f7ff fe01 	bl	800af00 <_Bfree>
 800b2fe:	4647      	mov	r7, r8
 800b300:	106d      	asrs	r5, r5, #1
 800b302:	d00b      	beq.n	800b31c <__pow5mult+0xa0>
 800b304:	6820      	ldr	r0, [r4, #0]
 800b306:	b938      	cbnz	r0, 800b318 <__pow5mult+0x9c>
 800b308:	4622      	mov	r2, r4
 800b30a:	4621      	mov	r1, r4
 800b30c:	4630      	mov	r0, r6
 800b30e:	f7ff ff0d 	bl	800b12c <__multiply>
 800b312:	6020      	str	r0, [r4, #0]
 800b314:	f8c0 9000 	str.w	r9, [r0]
 800b318:	4604      	mov	r4, r0
 800b31a:	e7e4      	b.n	800b2e6 <__pow5mult+0x6a>
 800b31c:	4638      	mov	r0, r7
 800b31e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b322:	bf00      	nop
 800b324:	0800c4b8 	.word	0x0800c4b8
 800b328:	0800c350 	.word	0x0800c350
 800b32c:	0800c367 	.word	0x0800c367

0800b330 <__lshift>:
 800b330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b334:	460c      	mov	r4, r1
 800b336:	4607      	mov	r7, r0
 800b338:	4691      	mov	r9, r2
 800b33a:	6923      	ldr	r3, [r4, #16]
 800b33c:	6849      	ldr	r1, [r1, #4]
 800b33e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b342:	68a3      	ldr	r3, [r4, #8]
 800b344:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b348:	f108 0601 	add.w	r6, r8, #1
 800b34c:	42b3      	cmp	r3, r6
 800b34e:	db0b      	blt.n	800b368 <__lshift+0x38>
 800b350:	4638      	mov	r0, r7
 800b352:	f7ff fd95 	bl	800ae80 <_Balloc>
 800b356:	4605      	mov	r5, r0
 800b358:	b948      	cbnz	r0, 800b36e <__lshift+0x3e>
 800b35a:	4602      	mov	r2, r0
 800b35c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b360:	4b29      	ldr	r3, [pc, #164]	; (800b408 <__lshift+0xd8>)
 800b362:	482a      	ldr	r0, [pc, #168]	; (800b40c <__lshift+0xdc>)
 800b364:	f000 fdc2 	bl	800beec <__assert_func>
 800b368:	3101      	adds	r1, #1
 800b36a:	005b      	lsls	r3, r3, #1
 800b36c:	e7ee      	b.n	800b34c <__lshift+0x1c>
 800b36e:	2300      	movs	r3, #0
 800b370:	f100 0114 	add.w	r1, r0, #20
 800b374:	f100 0210 	add.w	r2, r0, #16
 800b378:	4618      	mov	r0, r3
 800b37a:	4553      	cmp	r3, sl
 800b37c:	db37      	blt.n	800b3ee <__lshift+0xbe>
 800b37e:	6920      	ldr	r0, [r4, #16]
 800b380:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b384:	f104 0314 	add.w	r3, r4, #20
 800b388:	f019 091f 	ands.w	r9, r9, #31
 800b38c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b390:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b394:	d02f      	beq.n	800b3f6 <__lshift+0xc6>
 800b396:	468a      	mov	sl, r1
 800b398:	f04f 0c00 	mov.w	ip, #0
 800b39c:	f1c9 0e20 	rsb	lr, r9, #32
 800b3a0:	681a      	ldr	r2, [r3, #0]
 800b3a2:	fa02 f209 	lsl.w	r2, r2, r9
 800b3a6:	ea42 020c 	orr.w	r2, r2, ip
 800b3aa:	f84a 2b04 	str.w	r2, [sl], #4
 800b3ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3b2:	4298      	cmp	r0, r3
 800b3b4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b3b8:	d8f2      	bhi.n	800b3a0 <__lshift+0x70>
 800b3ba:	1b03      	subs	r3, r0, r4
 800b3bc:	3b15      	subs	r3, #21
 800b3be:	f023 0303 	bic.w	r3, r3, #3
 800b3c2:	3304      	adds	r3, #4
 800b3c4:	f104 0215 	add.w	r2, r4, #21
 800b3c8:	4290      	cmp	r0, r2
 800b3ca:	bf38      	it	cc
 800b3cc:	2304      	movcc	r3, #4
 800b3ce:	f841 c003 	str.w	ip, [r1, r3]
 800b3d2:	f1bc 0f00 	cmp.w	ip, #0
 800b3d6:	d001      	beq.n	800b3dc <__lshift+0xac>
 800b3d8:	f108 0602 	add.w	r6, r8, #2
 800b3dc:	3e01      	subs	r6, #1
 800b3de:	4638      	mov	r0, r7
 800b3e0:	4621      	mov	r1, r4
 800b3e2:	612e      	str	r6, [r5, #16]
 800b3e4:	f7ff fd8c 	bl	800af00 <_Bfree>
 800b3e8:	4628      	mov	r0, r5
 800b3ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800b3f2:	3301      	adds	r3, #1
 800b3f4:	e7c1      	b.n	800b37a <__lshift+0x4a>
 800b3f6:	3904      	subs	r1, #4
 800b3f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3fc:	4298      	cmp	r0, r3
 800b3fe:	f841 2f04 	str.w	r2, [r1, #4]!
 800b402:	d8f9      	bhi.n	800b3f8 <__lshift+0xc8>
 800b404:	e7ea      	b.n	800b3dc <__lshift+0xac>
 800b406:	bf00      	nop
 800b408:	0800c2c4 	.word	0x0800c2c4
 800b40c:	0800c367 	.word	0x0800c367

0800b410 <__mcmp>:
 800b410:	4603      	mov	r3, r0
 800b412:	690a      	ldr	r2, [r1, #16]
 800b414:	6900      	ldr	r0, [r0, #16]
 800b416:	b530      	push	{r4, r5, lr}
 800b418:	1a80      	subs	r0, r0, r2
 800b41a:	d10d      	bne.n	800b438 <__mcmp+0x28>
 800b41c:	3314      	adds	r3, #20
 800b41e:	3114      	adds	r1, #20
 800b420:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b424:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b428:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b42c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b430:	4295      	cmp	r5, r2
 800b432:	d002      	beq.n	800b43a <__mcmp+0x2a>
 800b434:	d304      	bcc.n	800b440 <__mcmp+0x30>
 800b436:	2001      	movs	r0, #1
 800b438:	bd30      	pop	{r4, r5, pc}
 800b43a:	42a3      	cmp	r3, r4
 800b43c:	d3f4      	bcc.n	800b428 <__mcmp+0x18>
 800b43e:	e7fb      	b.n	800b438 <__mcmp+0x28>
 800b440:	f04f 30ff 	mov.w	r0, #4294967295
 800b444:	e7f8      	b.n	800b438 <__mcmp+0x28>
	...

0800b448 <__mdiff>:
 800b448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b44c:	460d      	mov	r5, r1
 800b44e:	4607      	mov	r7, r0
 800b450:	4611      	mov	r1, r2
 800b452:	4628      	mov	r0, r5
 800b454:	4614      	mov	r4, r2
 800b456:	f7ff ffdb 	bl	800b410 <__mcmp>
 800b45a:	1e06      	subs	r6, r0, #0
 800b45c:	d111      	bne.n	800b482 <__mdiff+0x3a>
 800b45e:	4631      	mov	r1, r6
 800b460:	4638      	mov	r0, r7
 800b462:	f7ff fd0d 	bl	800ae80 <_Balloc>
 800b466:	4602      	mov	r2, r0
 800b468:	b928      	cbnz	r0, 800b476 <__mdiff+0x2e>
 800b46a:	f240 2132 	movw	r1, #562	; 0x232
 800b46e:	4b3a      	ldr	r3, [pc, #232]	; (800b558 <__mdiff+0x110>)
 800b470:	483a      	ldr	r0, [pc, #232]	; (800b55c <__mdiff+0x114>)
 800b472:	f000 fd3b 	bl	800beec <__assert_func>
 800b476:	2301      	movs	r3, #1
 800b478:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b47c:	4610      	mov	r0, r2
 800b47e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b482:	bfa4      	itt	ge
 800b484:	4623      	movge	r3, r4
 800b486:	462c      	movge	r4, r5
 800b488:	4638      	mov	r0, r7
 800b48a:	6861      	ldr	r1, [r4, #4]
 800b48c:	bfa6      	itte	ge
 800b48e:	461d      	movge	r5, r3
 800b490:	2600      	movge	r6, #0
 800b492:	2601      	movlt	r6, #1
 800b494:	f7ff fcf4 	bl	800ae80 <_Balloc>
 800b498:	4602      	mov	r2, r0
 800b49a:	b918      	cbnz	r0, 800b4a4 <__mdiff+0x5c>
 800b49c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b4a0:	4b2d      	ldr	r3, [pc, #180]	; (800b558 <__mdiff+0x110>)
 800b4a2:	e7e5      	b.n	800b470 <__mdiff+0x28>
 800b4a4:	f102 0814 	add.w	r8, r2, #20
 800b4a8:	46c2      	mov	sl, r8
 800b4aa:	f04f 0c00 	mov.w	ip, #0
 800b4ae:	6927      	ldr	r7, [r4, #16]
 800b4b0:	60c6      	str	r6, [r0, #12]
 800b4b2:	692e      	ldr	r6, [r5, #16]
 800b4b4:	f104 0014 	add.w	r0, r4, #20
 800b4b8:	f105 0914 	add.w	r9, r5, #20
 800b4bc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800b4c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b4c4:	3410      	adds	r4, #16
 800b4c6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800b4ca:	f859 3b04 	ldr.w	r3, [r9], #4
 800b4ce:	fa1f f18b 	uxth.w	r1, fp
 800b4d2:	448c      	add	ip, r1
 800b4d4:	b299      	uxth	r1, r3
 800b4d6:	0c1b      	lsrs	r3, r3, #16
 800b4d8:	ebac 0101 	sub.w	r1, ip, r1
 800b4dc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b4e0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b4e4:	b289      	uxth	r1, r1
 800b4e6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800b4ea:	454e      	cmp	r6, r9
 800b4ec:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b4f0:	f84a 3b04 	str.w	r3, [sl], #4
 800b4f4:	d8e7      	bhi.n	800b4c6 <__mdiff+0x7e>
 800b4f6:	1b73      	subs	r3, r6, r5
 800b4f8:	3b15      	subs	r3, #21
 800b4fa:	f023 0303 	bic.w	r3, r3, #3
 800b4fe:	3515      	adds	r5, #21
 800b500:	3304      	adds	r3, #4
 800b502:	42ae      	cmp	r6, r5
 800b504:	bf38      	it	cc
 800b506:	2304      	movcc	r3, #4
 800b508:	4418      	add	r0, r3
 800b50a:	4443      	add	r3, r8
 800b50c:	461e      	mov	r6, r3
 800b50e:	4605      	mov	r5, r0
 800b510:	4575      	cmp	r5, lr
 800b512:	d30e      	bcc.n	800b532 <__mdiff+0xea>
 800b514:	f10e 0103 	add.w	r1, lr, #3
 800b518:	1a09      	subs	r1, r1, r0
 800b51a:	f021 0103 	bic.w	r1, r1, #3
 800b51e:	3803      	subs	r0, #3
 800b520:	4586      	cmp	lr, r0
 800b522:	bf38      	it	cc
 800b524:	2100      	movcc	r1, #0
 800b526:	4419      	add	r1, r3
 800b528:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800b52c:	b18b      	cbz	r3, 800b552 <__mdiff+0x10a>
 800b52e:	6117      	str	r7, [r2, #16]
 800b530:	e7a4      	b.n	800b47c <__mdiff+0x34>
 800b532:	f855 8b04 	ldr.w	r8, [r5], #4
 800b536:	fa1f f188 	uxth.w	r1, r8
 800b53a:	4461      	add	r1, ip
 800b53c:	140c      	asrs	r4, r1, #16
 800b53e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b542:	b289      	uxth	r1, r1
 800b544:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b548:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800b54c:	f846 1b04 	str.w	r1, [r6], #4
 800b550:	e7de      	b.n	800b510 <__mdiff+0xc8>
 800b552:	3f01      	subs	r7, #1
 800b554:	e7e8      	b.n	800b528 <__mdiff+0xe0>
 800b556:	bf00      	nop
 800b558:	0800c2c4 	.word	0x0800c2c4
 800b55c:	0800c367 	.word	0x0800c367

0800b560 <__ulp>:
 800b560:	4b11      	ldr	r3, [pc, #68]	; (800b5a8 <__ulp+0x48>)
 800b562:	400b      	ands	r3, r1
 800b564:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800b568:	2b00      	cmp	r3, #0
 800b56a:	dd02      	ble.n	800b572 <__ulp+0x12>
 800b56c:	2000      	movs	r0, #0
 800b56e:	4619      	mov	r1, r3
 800b570:	4770      	bx	lr
 800b572:	425b      	negs	r3, r3
 800b574:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800b578:	f04f 0000 	mov.w	r0, #0
 800b57c:	f04f 0100 	mov.w	r1, #0
 800b580:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b584:	da04      	bge.n	800b590 <__ulp+0x30>
 800b586:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b58a:	fa43 f102 	asr.w	r1, r3, r2
 800b58e:	4770      	bx	lr
 800b590:	f1a2 0314 	sub.w	r3, r2, #20
 800b594:	2b1e      	cmp	r3, #30
 800b596:	bfd6      	itet	le
 800b598:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800b59c:	2301      	movgt	r3, #1
 800b59e:	fa22 f303 	lsrle.w	r3, r2, r3
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	4770      	bx	lr
 800b5a6:	bf00      	nop
 800b5a8:	7ff00000 	.word	0x7ff00000

0800b5ac <__b2d>:
 800b5ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5b0:	6907      	ldr	r7, [r0, #16]
 800b5b2:	f100 0914 	add.w	r9, r0, #20
 800b5b6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800b5ba:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800b5be:	f1a7 0804 	sub.w	r8, r7, #4
 800b5c2:	4630      	mov	r0, r6
 800b5c4:	f7ff fd4e 	bl	800b064 <__hi0bits>
 800b5c8:	f1c0 0320 	rsb	r3, r0, #32
 800b5cc:	280a      	cmp	r0, #10
 800b5ce:	600b      	str	r3, [r1, #0]
 800b5d0:	491f      	ldr	r1, [pc, #124]	; (800b650 <__b2d+0xa4>)
 800b5d2:	dc17      	bgt.n	800b604 <__b2d+0x58>
 800b5d4:	45c1      	cmp	r9, r8
 800b5d6:	bf28      	it	cs
 800b5d8:	2200      	movcs	r2, #0
 800b5da:	f1c0 0c0b 	rsb	ip, r0, #11
 800b5de:	fa26 f30c 	lsr.w	r3, r6, ip
 800b5e2:	bf38      	it	cc
 800b5e4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800b5e8:	ea43 0501 	orr.w	r5, r3, r1
 800b5ec:	f100 0315 	add.w	r3, r0, #21
 800b5f0:	fa06 f303 	lsl.w	r3, r6, r3
 800b5f4:	fa22 f20c 	lsr.w	r2, r2, ip
 800b5f8:	ea43 0402 	orr.w	r4, r3, r2
 800b5fc:	4620      	mov	r0, r4
 800b5fe:	4629      	mov	r1, r5
 800b600:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b604:	45c1      	cmp	r9, r8
 800b606:	bf2e      	itee	cs
 800b608:	2200      	movcs	r2, #0
 800b60a:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800b60e:	f1a7 0808 	subcc.w	r8, r7, #8
 800b612:	f1b0 030b 	subs.w	r3, r0, #11
 800b616:	d016      	beq.n	800b646 <__b2d+0x9a>
 800b618:	f1c3 0720 	rsb	r7, r3, #32
 800b61c:	fa22 f107 	lsr.w	r1, r2, r7
 800b620:	45c8      	cmp	r8, r9
 800b622:	fa06 f603 	lsl.w	r6, r6, r3
 800b626:	ea46 0601 	orr.w	r6, r6, r1
 800b62a:	bf94      	ite	ls
 800b62c:	2100      	movls	r1, #0
 800b62e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800b632:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800b636:	fa02 f003 	lsl.w	r0, r2, r3
 800b63a:	40f9      	lsrs	r1, r7
 800b63c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b640:	ea40 0401 	orr.w	r4, r0, r1
 800b644:	e7da      	b.n	800b5fc <__b2d+0x50>
 800b646:	4614      	mov	r4, r2
 800b648:	ea46 0501 	orr.w	r5, r6, r1
 800b64c:	e7d6      	b.n	800b5fc <__b2d+0x50>
 800b64e:	bf00      	nop
 800b650:	3ff00000 	.word	0x3ff00000

0800b654 <__d2b>:
 800b654:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800b658:	2101      	movs	r1, #1
 800b65a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800b65e:	4690      	mov	r8, r2
 800b660:	461d      	mov	r5, r3
 800b662:	f7ff fc0d 	bl	800ae80 <_Balloc>
 800b666:	4604      	mov	r4, r0
 800b668:	b930      	cbnz	r0, 800b678 <__d2b+0x24>
 800b66a:	4602      	mov	r2, r0
 800b66c:	f240 310a 	movw	r1, #778	; 0x30a
 800b670:	4b24      	ldr	r3, [pc, #144]	; (800b704 <__d2b+0xb0>)
 800b672:	4825      	ldr	r0, [pc, #148]	; (800b708 <__d2b+0xb4>)
 800b674:	f000 fc3a 	bl	800beec <__assert_func>
 800b678:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800b67c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800b680:	bb2d      	cbnz	r5, 800b6ce <__d2b+0x7a>
 800b682:	9301      	str	r3, [sp, #4]
 800b684:	f1b8 0300 	subs.w	r3, r8, #0
 800b688:	d026      	beq.n	800b6d8 <__d2b+0x84>
 800b68a:	4668      	mov	r0, sp
 800b68c:	9300      	str	r3, [sp, #0]
 800b68e:	f7ff fd09 	bl	800b0a4 <__lo0bits>
 800b692:	9900      	ldr	r1, [sp, #0]
 800b694:	b1f0      	cbz	r0, 800b6d4 <__d2b+0x80>
 800b696:	9a01      	ldr	r2, [sp, #4]
 800b698:	f1c0 0320 	rsb	r3, r0, #32
 800b69c:	fa02 f303 	lsl.w	r3, r2, r3
 800b6a0:	430b      	orrs	r3, r1
 800b6a2:	40c2      	lsrs	r2, r0
 800b6a4:	6163      	str	r3, [r4, #20]
 800b6a6:	9201      	str	r2, [sp, #4]
 800b6a8:	9b01      	ldr	r3, [sp, #4]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	bf14      	ite	ne
 800b6ae:	2102      	movne	r1, #2
 800b6b0:	2101      	moveq	r1, #1
 800b6b2:	61a3      	str	r3, [r4, #24]
 800b6b4:	6121      	str	r1, [r4, #16]
 800b6b6:	b1c5      	cbz	r5, 800b6ea <__d2b+0x96>
 800b6b8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b6bc:	4405      	add	r5, r0
 800b6be:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b6c2:	603d      	str	r5, [r7, #0]
 800b6c4:	6030      	str	r0, [r6, #0]
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	b002      	add	sp, #8
 800b6ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6d2:	e7d6      	b.n	800b682 <__d2b+0x2e>
 800b6d4:	6161      	str	r1, [r4, #20]
 800b6d6:	e7e7      	b.n	800b6a8 <__d2b+0x54>
 800b6d8:	a801      	add	r0, sp, #4
 800b6da:	f7ff fce3 	bl	800b0a4 <__lo0bits>
 800b6de:	2101      	movs	r1, #1
 800b6e0:	9b01      	ldr	r3, [sp, #4]
 800b6e2:	6121      	str	r1, [r4, #16]
 800b6e4:	6163      	str	r3, [r4, #20]
 800b6e6:	3020      	adds	r0, #32
 800b6e8:	e7e5      	b.n	800b6b6 <__d2b+0x62>
 800b6ea:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800b6ee:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b6f2:	6038      	str	r0, [r7, #0]
 800b6f4:	6918      	ldr	r0, [r3, #16]
 800b6f6:	f7ff fcb5 	bl	800b064 <__hi0bits>
 800b6fa:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800b6fe:	6031      	str	r1, [r6, #0]
 800b700:	e7e1      	b.n	800b6c6 <__d2b+0x72>
 800b702:	bf00      	nop
 800b704:	0800c2c4 	.word	0x0800c2c4
 800b708:	0800c367 	.word	0x0800c367

0800b70c <__ratio>:
 800b70c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b710:	4688      	mov	r8, r1
 800b712:	4669      	mov	r1, sp
 800b714:	4681      	mov	r9, r0
 800b716:	f7ff ff49 	bl	800b5ac <__b2d>
 800b71a:	460f      	mov	r7, r1
 800b71c:	4604      	mov	r4, r0
 800b71e:	460d      	mov	r5, r1
 800b720:	4640      	mov	r0, r8
 800b722:	a901      	add	r1, sp, #4
 800b724:	f7ff ff42 	bl	800b5ac <__b2d>
 800b728:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b72c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b730:	468b      	mov	fp, r1
 800b732:	eba3 0c02 	sub.w	ip, r3, r2
 800b736:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b73a:	1a9b      	subs	r3, r3, r2
 800b73c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b740:	2b00      	cmp	r3, #0
 800b742:	bfd5      	itete	le
 800b744:	460a      	movle	r2, r1
 800b746:	462a      	movgt	r2, r5
 800b748:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b74c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b750:	bfd8      	it	le
 800b752:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b756:	465b      	mov	r3, fp
 800b758:	4602      	mov	r2, r0
 800b75a:	4639      	mov	r1, r7
 800b75c:	4620      	mov	r0, r4
 800b75e:	f7f4 ffe5 	bl	800072c <__aeabi_ddiv>
 800b762:	b003      	add	sp, #12
 800b764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b768 <__copybits>:
 800b768:	3901      	subs	r1, #1
 800b76a:	b570      	push	{r4, r5, r6, lr}
 800b76c:	1149      	asrs	r1, r1, #5
 800b76e:	6914      	ldr	r4, [r2, #16]
 800b770:	3101      	adds	r1, #1
 800b772:	f102 0314 	add.w	r3, r2, #20
 800b776:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b77a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b77e:	1f05      	subs	r5, r0, #4
 800b780:	42a3      	cmp	r3, r4
 800b782:	d30c      	bcc.n	800b79e <__copybits+0x36>
 800b784:	1aa3      	subs	r3, r4, r2
 800b786:	3b11      	subs	r3, #17
 800b788:	f023 0303 	bic.w	r3, r3, #3
 800b78c:	3211      	adds	r2, #17
 800b78e:	42a2      	cmp	r2, r4
 800b790:	bf88      	it	hi
 800b792:	2300      	movhi	r3, #0
 800b794:	4418      	add	r0, r3
 800b796:	2300      	movs	r3, #0
 800b798:	4288      	cmp	r0, r1
 800b79a:	d305      	bcc.n	800b7a8 <__copybits+0x40>
 800b79c:	bd70      	pop	{r4, r5, r6, pc}
 800b79e:	f853 6b04 	ldr.w	r6, [r3], #4
 800b7a2:	f845 6f04 	str.w	r6, [r5, #4]!
 800b7a6:	e7eb      	b.n	800b780 <__copybits+0x18>
 800b7a8:	f840 3b04 	str.w	r3, [r0], #4
 800b7ac:	e7f4      	b.n	800b798 <__copybits+0x30>

0800b7ae <__any_on>:
 800b7ae:	f100 0214 	add.w	r2, r0, #20
 800b7b2:	6900      	ldr	r0, [r0, #16]
 800b7b4:	114b      	asrs	r3, r1, #5
 800b7b6:	4298      	cmp	r0, r3
 800b7b8:	b510      	push	{r4, lr}
 800b7ba:	db11      	blt.n	800b7e0 <__any_on+0x32>
 800b7bc:	dd0a      	ble.n	800b7d4 <__any_on+0x26>
 800b7be:	f011 011f 	ands.w	r1, r1, #31
 800b7c2:	d007      	beq.n	800b7d4 <__any_on+0x26>
 800b7c4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b7c8:	fa24 f001 	lsr.w	r0, r4, r1
 800b7cc:	fa00 f101 	lsl.w	r1, r0, r1
 800b7d0:	428c      	cmp	r4, r1
 800b7d2:	d10b      	bne.n	800b7ec <__any_on+0x3e>
 800b7d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	d803      	bhi.n	800b7e4 <__any_on+0x36>
 800b7dc:	2000      	movs	r0, #0
 800b7de:	bd10      	pop	{r4, pc}
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	e7f7      	b.n	800b7d4 <__any_on+0x26>
 800b7e4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b7e8:	2900      	cmp	r1, #0
 800b7ea:	d0f5      	beq.n	800b7d8 <__any_on+0x2a>
 800b7ec:	2001      	movs	r0, #1
 800b7ee:	e7f6      	b.n	800b7de <__any_on+0x30>

0800b7f0 <_calloc_r>:
 800b7f0:	b570      	push	{r4, r5, r6, lr}
 800b7f2:	fba1 5402 	umull	r5, r4, r1, r2
 800b7f6:	b934      	cbnz	r4, 800b806 <_calloc_r+0x16>
 800b7f8:	4629      	mov	r1, r5
 800b7fa:	f7fd fdb3 	bl	8009364 <_malloc_r>
 800b7fe:	4606      	mov	r6, r0
 800b800:	b928      	cbnz	r0, 800b80e <_calloc_r+0x1e>
 800b802:	4630      	mov	r0, r6
 800b804:	bd70      	pop	{r4, r5, r6, pc}
 800b806:	220c      	movs	r2, #12
 800b808:	2600      	movs	r6, #0
 800b80a:	6002      	str	r2, [r0, #0]
 800b80c:	e7f9      	b.n	800b802 <_calloc_r+0x12>
 800b80e:	462a      	mov	r2, r5
 800b810:	4621      	mov	r1, r4
 800b812:	f7fd fd37 	bl	8009284 <memset>
 800b816:	e7f4      	b.n	800b802 <_calloc_r+0x12>

0800b818 <__sfputc_r>:
 800b818:	6893      	ldr	r3, [r2, #8]
 800b81a:	b410      	push	{r4}
 800b81c:	3b01      	subs	r3, #1
 800b81e:	2b00      	cmp	r3, #0
 800b820:	6093      	str	r3, [r2, #8]
 800b822:	da07      	bge.n	800b834 <__sfputc_r+0x1c>
 800b824:	6994      	ldr	r4, [r2, #24]
 800b826:	42a3      	cmp	r3, r4
 800b828:	db01      	blt.n	800b82e <__sfputc_r+0x16>
 800b82a:	290a      	cmp	r1, #10
 800b82c:	d102      	bne.n	800b834 <__sfputc_r+0x1c>
 800b82e:	bc10      	pop	{r4}
 800b830:	f7fe bcb8 	b.w	800a1a4 <__swbuf_r>
 800b834:	6813      	ldr	r3, [r2, #0]
 800b836:	1c58      	adds	r0, r3, #1
 800b838:	6010      	str	r0, [r2, #0]
 800b83a:	7019      	strb	r1, [r3, #0]
 800b83c:	4608      	mov	r0, r1
 800b83e:	bc10      	pop	{r4}
 800b840:	4770      	bx	lr

0800b842 <__sfputs_r>:
 800b842:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b844:	4606      	mov	r6, r0
 800b846:	460f      	mov	r7, r1
 800b848:	4614      	mov	r4, r2
 800b84a:	18d5      	adds	r5, r2, r3
 800b84c:	42ac      	cmp	r4, r5
 800b84e:	d101      	bne.n	800b854 <__sfputs_r+0x12>
 800b850:	2000      	movs	r0, #0
 800b852:	e007      	b.n	800b864 <__sfputs_r+0x22>
 800b854:	463a      	mov	r2, r7
 800b856:	4630      	mov	r0, r6
 800b858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b85c:	f7ff ffdc 	bl	800b818 <__sfputc_r>
 800b860:	1c43      	adds	r3, r0, #1
 800b862:	d1f3      	bne.n	800b84c <__sfputs_r+0xa>
 800b864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b868 <_vfiprintf_r>:
 800b868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b86c:	460d      	mov	r5, r1
 800b86e:	4614      	mov	r4, r2
 800b870:	4698      	mov	r8, r3
 800b872:	4606      	mov	r6, r0
 800b874:	b09d      	sub	sp, #116	; 0x74
 800b876:	b118      	cbz	r0, 800b880 <_vfiprintf_r+0x18>
 800b878:	6983      	ldr	r3, [r0, #24]
 800b87a:	b90b      	cbnz	r3, 800b880 <_vfiprintf_r+0x18>
 800b87c:	f7fe fe68 	bl	800a550 <__sinit>
 800b880:	4b89      	ldr	r3, [pc, #548]	; (800baa8 <_vfiprintf_r+0x240>)
 800b882:	429d      	cmp	r5, r3
 800b884:	d11b      	bne.n	800b8be <_vfiprintf_r+0x56>
 800b886:	6875      	ldr	r5, [r6, #4]
 800b888:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b88a:	07d9      	lsls	r1, r3, #31
 800b88c:	d405      	bmi.n	800b89a <_vfiprintf_r+0x32>
 800b88e:	89ab      	ldrh	r3, [r5, #12]
 800b890:	059a      	lsls	r2, r3, #22
 800b892:	d402      	bmi.n	800b89a <_vfiprintf_r+0x32>
 800b894:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b896:	f7ff fa60 	bl	800ad5a <__retarget_lock_acquire_recursive>
 800b89a:	89ab      	ldrh	r3, [r5, #12]
 800b89c:	071b      	lsls	r3, r3, #28
 800b89e:	d501      	bpl.n	800b8a4 <_vfiprintf_r+0x3c>
 800b8a0:	692b      	ldr	r3, [r5, #16]
 800b8a2:	b9eb      	cbnz	r3, 800b8e0 <_vfiprintf_r+0x78>
 800b8a4:	4629      	mov	r1, r5
 800b8a6:	4630      	mov	r0, r6
 800b8a8:	f7fe fcce 	bl	800a248 <__swsetup_r>
 800b8ac:	b1c0      	cbz	r0, 800b8e0 <_vfiprintf_r+0x78>
 800b8ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8b0:	07dc      	lsls	r4, r3, #31
 800b8b2:	d50e      	bpl.n	800b8d2 <_vfiprintf_r+0x6a>
 800b8b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8b8:	b01d      	add	sp, #116	; 0x74
 800b8ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8be:	4b7b      	ldr	r3, [pc, #492]	; (800baac <_vfiprintf_r+0x244>)
 800b8c0:	429d      	cmp	r5, r3
 800b8c2:	d101      	bne.n	800b8c8 <_vfiprintf_r+0x60>
 800b8c4:	68b5      	ldr	r5, [r6, #8]
 800b8c6:	e7df      	b.n	800b888 <_vfiprintf_r+0x20>
 800b8c8:	4b79      	ldr	r3, [pc, #484]	; (800bab0 <_vfiprintf_r+0x248>)
 800b8ca:	429d      	cmp	r5, r3
 800b8cc:	bf08      	it	eq
 800b8ce:	68f5      	ldreq	r5, [r6, #12]
 800b8d0:	e7da      	b.n	800b888 <_vfiprintf_r+0x20>
 800b8d2:	89ab      	ldrh	r3, [r5, #12]
 800b8d4:	0598      	lsls	r0, r3, #22
 800b8d6:	d4ed      	bmi.n	800b8b4 <_vfiprintf_r+0x4c>
 800b8d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8da:	f7ff fa3f 	bl	800ad5c <__retarget_lock_release_recursive>
 800b8de:	e7e9      	b.n	800b8b4 <_vfiprintf_r+0x4c>
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	9309      	str	r3, [sp, #36]	; 0x24
 800b8e4:	2320      	movs	r3, #32
 800b8e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b8ea:	2330      	movs	r3, #48	; 0x30
 800b8ec:	f04f 0901 	mov.w	r9, #1
 800b8f0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8f4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800bab4 <_vfiprintf_r+0x24c>
 800b8f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b8fc:	4623      	mov	r3, r4
 800b8fe:	469a      	mov	sl, r3
 800b900:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b904:	b10a      	cbz	r2, 800b90a <_vfiprintf_r+0xa2>
 800b906:	2a25      	cmp	r2, #37	; 0x25
 800b908:	d1f9      	bne.n	800b8fe <_vfiprintf_r+0x96>
 800b90a:	ebba 0b04 	subs.w	fp, sl, r4
 800b90e:	d00b      	beq.n	800b928 <_vfiprintf_r+0xc0>
 800b910:	465b      	mov	r3, fp
 800b912:	4622      	mov	r2, r4
 800b914:	4629      	mov	r1, r5
 800b916:	4630      	mov	r0, r6
 800b918:	f7ff ff93 	bl	800b842 <__sfputs_r>
 800b91c:	3001      	adds	r0, #1
 800b91e:	f000 80aa 	beq.w	800ba76 <_vfiprintf_r+0x20e>
 800b922:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b924:	445a      	add	r2, fp
 800b926:	9209      	str	r2, [sp, #36]	; 0x24
 800b928:	f89a 3000 	ldrb.w	r3, [sl]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	f000 80a2 	beq.w	800ba76 <_vfiprintf_r+0x20e>
 800b932:	2300      	movs	r3, #0
 800b934:	f04f 32ff 	mov.w	r2, #4294967295
 800b938:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b93c:	f10a 0a01 	add.w	sl, sl, #1
 800b940:	9304      	str	r3, [sp, #16]
 800b942:	9307      	str	r3, [sp, #28]
 800b944:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b948:	931a      	str	r3, [sp, #104]	; 0x68
 800b94a:	4654      	mov	r4, sl
 800b94c:	2205      	movs	r2, #5
 800b94e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b952:	4858      	ldr	r0, [pc, #352]	; (800bab4 <_vfiprintf_r+0x24c>)
 800b954:	f000 fb3e 	bl	800bfd4 <memchr>
 800b958:	9a04      	ldr	r2, [sp, #16]
 800b95a:	b9d8      	cbnz	r0, 800b994 <_vfiprintf_r+0x12c>
 800b95c:	06d1      	lsls	r1, r2, #27
 800b95e:	bf44      	itt	mi
 800b960:	2320      	movmi	r3, #32
 800b962:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b966:	0713      	lsls	r3, r2, #28
 800b968:	bf44      	itt	mi
 800b96a:	232b      	movmi	r3, #43	; 0x2b
 800b96c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b970:	f89a 3000 	ldrb.w	r3, [sl]
 800b974:	2b2a      	cmp	r3, #42	; 0x2a
 800b976:	d015      	beq.n	800b9a4 <_vfiprintf_r+0x13c>
 800b978:	4654      	mov	r4, sl
 800b97a:	2000      	movs	r0, #0
 800b97c:	f04f 0c0a 	mov.w	ip, #10
 800b980:	9a07      	ldr	r2, [sp, #28]
 800b982:	4621      	mov	r1, r4
 800b984:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b988:	3b30      	subs	r3, #48	; 0x30
 800b98a:	2b09      	cmp	r3, #9
 800b98c:	d94e      	bls.n	800ba2c <_vfiprintf_r+0x1c4>
 800b98e:	b1b0      	cbz	r0, 800b9be <_vfiprintf_r+0x156>
 800b990:	9207      	str	r2, [sp, #28]
 800b992:	e014      	b.n	800b9be <_vfiprintf_r+0x156>
 800b994:	eba0 0308 	sub.w	r3, r0, r8
 800b998:	fa09 f303 	lsl.w	r3, r9, r3
 800b99c:	4313      	orrs	r3, r2
 800b99e:	46a2      	mov	sl, r4
 800b9a0:	9304      	str	r3, [sp, #16]
 800b9a2:	e7d2      	b.n	800b94a <_vfiprintf_r+0xe2>
 800b9a4:	9b03      	ldr	r3, [sp, #12]
 800b9a6:	1d19      	adds	r1, r3, #4
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	9103      	str	r1, [sp, #12]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	bfbb      	ittet	lt
 800b9b0:	425b      	neglt	r3, r3
 800b9b2:	f042 0202 	orrlt.w	r2, r2, #2
 800b9b6:	9307      	strge	r3, [sp, #28]
 800b9b8:	9307      	strlt	r3, [sp, #28]
 800b9ba:	bfb8      	it	lt
 800b9bc:	9204      	strlt	r2, [sp, #16]
 800b9be:	7823      	ldrb	r3, [r4, #0]
 800b9c0:	2b2e      	cmp	r3, #46	; 0x2e
 800b9c2:	d10c      	bne.n	800b9de <_vfiprintf_r+0x176>
 800b9c4:	7863      	ldrb	r3, [r4, #1]
 800b9c6:	2b2a      	cmp	r3, #42	; 0x2a
 800b9c8:	d135      	bne.n	800ba36 <_vfiprintf_r+0x1ce>
 800b9ca:	9b03      	ldr	r3, [sp, #12]
 800b9cc:	3402      	adds	r4, #2
 800b9ce:	1d1a      	adds	r2, r3, #4
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	9203      	str	r2, [sp, #12]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	bfb8      	it	lt
 800b9d8:	f04f 33ff 	movlt.w	r3, #4294967295
 800b9dc:	9305      	str	r3, [sp, #20]
 800b9de:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800bab8 <_vfiprintf_r+0x250>
 800b9e2:	2203      	movs	r2, #3
 800b9e4:	4650      	mov	r0, sl
 800b9e6:	7821      	ldrb	r1, [r4, #0]
 800b9e8:	f000 faf4 	bl	800bfd4 <memchr>
 800b9ec:	b140      	cbz	r0, 800ba00 <_vfiprintf_r+0x198>
 800b9ee:	2340      	movs	r3, #64	; 0x40
 800b9f0:	eba0 000a 	sub.w	r0, r0, sl
 800b9f4:	fa03 f000 	lsl.w	r0, r3, r0
 800b9f8:	9b04      	ldr	r3, [sp, #16]
 800b9fa:	3401      	adds	r4, #1
 800b9fc:	4303      	orrs	r3, r0
 800b9fe:	9304      	str	r3, [sp, #16]
 800ba00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba04:	2206      	movs	r2, #6
 800ba06:	482d      	ldr	r0, [pc, #180]	; (800babc <_vfiprintf_r+0x254>)
 800ba08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba0c:	f000 fae2 	bl	800bfd4 <memchr>
 800ba10:	2800      	cmp	r0, #0
 800ba12:	d03f      	beq.n	800ba94 <_vfiprintf_r+0x22c>
 800ba14:	4b2a      	ldr	r3, [pc, #168]	; (800bac0 <_vfiprintf_r+0x258>)
 800ba16:	bb1b      	cbnz	r3, 800ba60 <_vfiprintf_r+0x1f8>
 800ba18:	9b03      	ldr	r3, [sp, #12]
 800ba1a:	3307      	adds	r3, #7
 800ba1c:	f023 0307 	bic.w	r3, r3, #7
 800ba20:	3308      	adds	r3, #8
 800ba22:	9303      	str	r3, [sp, #12]
 800ba24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba26:	443b      	add	r3, r7
 800ba28:	9309      	str	r3, [sp, #36]	; 0x24
 800ba2a:	e767      	b.n	800b8fc <_vfiprintf_r+0x94>
 800ba2c:	460c      	mov	r4, r1
 800ba2e:	2001      	movs	r0, #1
 800ba30:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba34:	e7a5      	b.n	800b982 <_vfiprintf_r+0x11a>
 800ba36:	2300      	movs	r3, #0
 800ba38:	f04f 0c0a 	mov.w	ip, #10
 800ba3c:	4619      	mov	r1, r3
 800ba3e:	3401      	adds	r4, #1
 800ba40:	9305      	str	r3, [sp, #20]
 800ba42:	4620      	mov	r0, r4
 800ba44:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba48:	3a30      	subs	r2, #48	; 0x30
 800ba4a:	2a09      	cmp	r2, #9
 800ba4c:	d903      	bls.n	800ba56 <_vfiprintf_r+0x1ee>
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d0c5      	beq.n	800b9de <_vfiprintf_r+0x176>
 800ba52:	9105      	str	r1, [sp, #20]
 800ba54:	e7c3      	b.n	800b9de <_vfiprintf_r+0x176>
 800ba56:	4604      	mov	r4, r0
 800ba58:	2301      	movs	r3, #1
 800ba5a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba5e:	e7f0      	b.n	800ba42 <_vfiprintf_r+0x1da>
 800ba60:	ab03      	add	r3, sp, #12
 800ba62:	9300      	str	r3, [sp, #0]
 800ba64:	462a      	mov	r2, r5
 800ba66:	4630      	mov	r0, r6
 800ba68:	4b16      	ldr	r3, [pc, #88]	; (800bac4 <_vfiprintf_r+0x25c>)
 800ba6a:	a904      	add	r1, sp, #16
 800ba6c:	f3af 8000 	nop.w
 800ba70:	4607      	mov	r7, r0
 800ba72:	1c78      	adds	r0, r7, #1
 800ba74:	d1d6      	bne.n	800ba24 <_vfiprintf_r+0x1bc>
 800ba76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba78:	07d9      	lsls	r1, r3, #31
 800ba7a:	d405      	bmi.n	800ba88 <_vfiprintf_r+0x220>
 800ba7c:	89ab      	ldrh	r3, [r5, #12]
 800ba7e:	059a      	lsls	r2, r3, #22
 800ba80:	d402      	bmi.n	800ba88 <_vfiprintf_r+0x220>
 800ba82:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba84:	f7ff f96a 	bl	800ad5c <__retarget_lock_release_recursive>
 800ba88:	89ab      	ldrh	r3, [r5, #12]
 800ba8a:	065b      	lsls	r3, r3, #25
 800ba8c:	f53f af12 	bmi.w	800b8b4 <_vfiprintf_r+0x4c>
 800ba90:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba92:	e711      	b.n	800b8b8 <_vfiprintf_r+0x50>
 800ba94:	ab03      	add	r3, sp, #12
 800ba96:	9300      	str	r3, [sp, #0]
 800ba98:	462a      	mov	r2, r5
 800ba9a:	4630      	mov	r0, r6
 800ba9c:	4b09      	ldr	r3, [pc, #36]	; (800bac4 <_vfiprintf_r+0x25c>)
 800ba9e:	a904      	add	r1, sp, #16
 800baa0:	f000 f882 	bl	800bba8 <_printf_i>
 800baa4:	e7e4      	b.n	800ba70 <_vfiprintf_r+0x208>
 800baa6:	bf00      	nop
 800baa8:	0800c284 	.word	0x0800c284
 800baac:	0800c2a4 	.word	0x0800c2a4
 800bab0:	0800c264 	.word	0x0800c264
 800bab4:	0800c4c4 	.word	0x0800c4c4
 800bab8:	0800c4ca 	.word	0x0800c4ca
 800babc:	0800c4ce 	.word	0x0800c4ce
 800bac0:	00000000 	.word	0x00000000
 800bac4:	0800b843 	.word	0x0800b843

0800bac8 <_printf_common>:
 800bac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bacc:	4616      	mov	r6, r2
 800bace:	4699      	mov	r9, r3
 800bad0:	688a      	ldr	r2, [r1, #8]
 800bad2:	690b      	ldr	r3, [r1, #16]
 800bad4:	4607      	mov	r7, r0
 800bad6:	4293      	cmp	r3, r2
 800bad8:	bfb8      	it	lt
 800bada:	4613      	movlt	r3, r2
 800badc:	6033      	str	r3, [r6, #0]
 800bade:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bae2:	460c      	mov	r4, r1
 800bae4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bae8:	b10a      	cbz	r2, 800baee <_printf_common+0x26>
 800baea:	3301      	adds	r3, #1
 800baec:	6033      	str	r3, [r6, #0]
 800baee:	6823      	ldr	r3, [r4, #0]
 800baf0:	0699      	lsls	r1, r3, #26
 800baf2:	bf42      	ittt	mi
 800baf4:	6833      	ldrmi	r3, [r6, #0]
 800baf6:	3302      	addmi	r3, #2
 800baf8:	6033      	strmi	r3, [r6, #0]
 800bafa:	6825      	ldr	r5, [r4, #0]
 800bafc:	f015 0506 	ands.w	r5, r5, #6
 800bb00:	d106      	bne.n	800bb10 <_printf_common+0x48>
 800bb02:	f104 0a19 	add.w	sl, r4, #25
 800bb06:	68e3      	ldr	r3, [r4, #12]
 800bb08:	6832      	ldr	r2, [r6, #0]
 800bb0a:	1a9b      	subs	r3, r3, r2
 800bb0c:	42ab      	cmp	r3, r5
 800bb0e:	dc28      	bgt.n	800bb62 <_printf_common+0x9a>
 800bb10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bb14:	1e13      	subs	r3, r2, #0
 800bb16:	6822      	ldr	r2, [r4, #0]
 800bb18:	bf18      	it	ne
 800bb1a:	2301      	movne	r3, #1
 800bb1c:	0692      	lsls	r2, r2, #26
 800bb1e:	d42d      	bmi.n	800bb7c <_printf_common+0xb4>
 800bb20:	4649      	mov	r1, r9
 800bb22:	4638      	mov	r0, r7
 800bb24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bb28:	47c0      	blx	r8
 800bb2a:	3001      	adds	r0, #1
 800bb2c:	d020      	beq.n	800bb70 <_printf_common+0xa8>
 800bb2e:	6823      	ldr	r3, [r4, #0]
 800bb30:	68e5      	ldr	r5, [r4, #12]
 800bb32:	f003 0306 	and.w	r3, r3, #6
 800bb36:	2b04      	cmp	r3, #4
 800bb38:	bf18      	it	ne
 800bb3a:	2500      	movne	r5, #0
 800bb3c:	6832      	ldr	r2, [r6, #0]
 800bb3e:	f04f 0600 	mov.w	r6, #0
 800bb42:	68a3      	ldr	r3, [r4, #8]
 800bb44:	bf08      	it	eq
 800bb46:	1aad      	subeq	r5, r5, r2
 800bb48:	6922      	ldr	r2, [r4, #16]
 800bb4a:	bf08      	it	eq
 800bb4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb50:	4293      	cmp	r3, r2
 800bb52:	bfc4      	itt	gt
 800bb54:	1a9b      	subgt	r3, r3, r2
 800bb56:	18ed      	addgt	r5, r5, r3
 800bb58:	341a      	adds	r4, #26
 800bb5a:	42b5      	cmp	r5, r6
 800bb5c:	d11a      	bne.n	800bb94 <_printf_common+0xcc>
 800bb5e:	2000      	movs	r0, #0
 800bb60:	e008      	b.n	800bb74 <_printf_common+0xac>
 800bb62:	2301      	movs	r3, #1
 800bb64:	4652      	mov	r2, sl
 800bb66:	4649      	mov	r1, r9
 800bb68:	4638      	mov	r0, r7
 800bb6a:	47c0      	blx	r8
 800bb6c:	3001      	adds	r0, #1
 800bb6e:	d103      	bne.n	800bb78 <_printf_common+0xb0>
 800bb70:	f04f 30ff 	mov.w	r0, #4294967295
 800bb74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb78:	3501      	adds	r5, #1
 800bb7a:	e7c4      	b.n	800bb06 <_printf_common+0x3e>
 800bb7c:	2030      	movs	r0, #48	; 0x30
 800bb7e:	18e1      	adds	r1, r4, r3
 800bb80:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bb84:	1c5a      	adds	r2, r3, #1
 800bb86:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bb8a:	4422      	add	r2, r4
 800bb8c:	3302      	adds	r3, #2
 800bb8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bb92:	e7c5      	b.n	800bb20 <_printf_common+0x58>
 800bb94:	2301      	movs	r3, #1
 800bb96:	4622      	mov	r2, r4
 800bb98:	4649      	mov	r1, r9
 800bb9a:	4638      	mov	r0, r7
 800bb9c:	47c0      	blx	r8
 800bb9e:	3001      	adds	r0, #1
 800bba0:	d0e6      	beq.n	800bb70 <_printf_common+0xa8>
 800bba2:	3601      	adds	r6, #1
 800bba4:	e7d9      	b.n	800bb5a <_printf_common+0x92>
	...

0800bba8 <_printf_i>:
 800bba8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbac:	7e0f      	ldrb	r7, [r1, #24]
 800bbae:	4691      	mov	r9, r2
 800bbb0:	2f78      	cmp	r7, #120	; 0x78
 800bbb2:	4680      	mov	r8, r0
 800bbb4:	460c      	mov	r4, r1
 800bbb6:	469a      	mov	sl, r3
 800bbb8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bbba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bbbe:	d807      	bhi.n	800bbd0 <_printf_i+0x28>
 800bbc0:	2f62      	cmp	r7, #98	; 0x62
 800bbc2:	d80a      	bhi.n	800bbda <_printf_i+0x32>
 800bbc4:	2f00      	cmp	r7, #0
 800bbc6:	f000 80d9 	beq.w	800bd7c <_printf_i+0x1d4>
 800bbca:	2f58      	cmp	r7, #88	; 0x58
 800bbcc:	f000 80a4 	beq.w	800bd18 <_printf_i+0x170>
 800bbd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bbd4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bbd8:	e03a      	b.n	800bc50 <_printf_i+0xa8>
 800bbda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bbde:	2b15      	cmp	r3, #21
 800bbe0:	d8f6      	bhi.n	800bbd0 <_printf_i+0x28>
 800bbe2:	a101      	add	r1, pc, #4	; (adr r1, 800bbe8 <_printf_i+0x40>)
 800bbe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bbe8:	0800bc41 	.word	0x0800bc41
 800bbec:	0800bc55 	.word	0x0800bc55
 800bbf0:	0800bbd1 	.word	0x0800bbd1
 800bbf4:	0800bbd1 	.word	0x0800bbd1
 800bbf8:	0800bbd1 	.word	0x0800bbd1
 800bbfc:	0800bbd1 	.word	0x0800bbd1
 800bc00:	0800bc55 	.word	0x0800bc55
 800bc04:	0800bbd1 	.word	0x0800bbd1
 800bc08:	0800bbd1 	.word	0x0800bbd1
 800bc0c:	0800bbd1 	.word	0x0800bbd1
 800bc10:	0800bbd1 	.word	0x0800bbd1
 800bc14:	0800bd63 	.word	0x0800bd63
 800bc18:	0800bc85 	.word	0x0800bc85
 800bc1c:	0800bd45 	.word	0x0800bd45
 800bc20:	0800bbd1 	.word	0x0800bbd1
 800bc24:	0800bbd1 	.word	0x0800bbd1
 800bc28:	0800bd85 	.word	0x0800bd85
 800bc2c:	0800bbd1 	.word	0x0800bbd1
 800bc30:	0800bc85 	.word	0x0800bc85
 800bc34:	0800bbd1 	.word	0x0800bbd1
 800bc38:	0800bbd1 	.word	0x0800bbd1
 800bc3c:	0800bd4d 	.word	0x0800bd4d
 800bc40:	682b      	ldr	r3, [r5, #0]
 800bc42:	1d1a      	adds	r2, r3, #4
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	602a      	str	r2, [r5, #0]
 800bc48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bc4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bc50:	2301      	movs	r3, #1
 800bc52:	e0a4      	b.n	800bd9e <_printf_i+0x1f6>
 800bc54:	6820      	ldr	r0, [r4, #0]
 800bc56:	6829      	ldr	r1, [r5, #0]
 800bc58:	0606      	lsls	r6, r0, #24
 800bc5a:	f101 0304 	add.w	r3, r1, #4
 800bc5e:	d50a      	bpl.n	800bc76 <_printf_i+0xce>
 800bc60:	680e      	ldr	r6, [r1, #0]
 800bc62:	602b      	str	r3, [r5, #0]
 800bc64:	2e00      	cmp	r6, #0
 800bc66:	da03      	bge.n	800bc70 <_printf_i+0xc8>
 800bc68:	232d      	movs	r3, #45	; 0x2d
 800bc6a:	4276      	negs	r6, r6
 800bc6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc70:	230a      	movs	r3, #10
 800bc72:	485e      	ldr	r0, [pc, #376]	; (800bdec <_printf_i+0x244>)
 800bc74:	e019      	b.n	800bcaa <_printf_i+0x102>
 800bc76:	680e      	ldr	r6, [r1, #0]
 800bc78:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bc7c:	602b      	str	r3, [r5, #0]
 800bc7e:	bf18      	it	ne
 800bc80:	b236      	sxthne	r6, r6
 800bc82:	e7ef      	b.n	800bc64 <_printf_i+0xbc>
 800bc84:	682b      	ldr	r3, [r5, #0]
 800bc86:	6820      	ldr	r0, [r4, #0]
 800bc88:	1d19      	adds	r1, r3, #4
 800bc8a:	6029      	str	r1, [r5, #0]
 800bc8c:	0601      	lsls	r1, r0, #24
 800bc8e:	d501      	bpl.n	800bc94 <_printf_i+0xec>
 800bc90:	681e      	ldr	r6, [r3, #0]
 800bc92:	e002      	b.n	800bc9a <_printf_i+0xf2>
 800bc94:	0646      	lsls	r6, r0, #25
 800bc96:	d5fb      	bpl.n	800bc90 <_printf_i+0xe8>
 800bc98:	881e      	ldrh	r6, [r3, #0]
 800bc9a:	2f6f      	cmp	r7, #111	; 0x6f
 800bc9c:	bf0c      	ite	eq
 800bc9e:	2308      	moveq	r3, #8
 800bca0:	230a      	movne	r3, #10
 800bca2:	4852      	ldr	r0, [pc, #328]	; (800bdec <_printf_i+0x244>)
 800bca4:	2100      	movs	r1, #0
 800bca6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bcaa:	6865      	ldr	r5, [r4, #4]
 800bcac:	2d00      	cmp	r5, #0
 800bcae:	bfa8      	it	ge
 800bcb0:	6821      	ldrge	r1, [r4, #0]
 800bcb2:	60a5      	str	r5, [r4, #8]
 800bcb4:	bfa4      	itt	ge
 800bcb6:	f021 0104 	bicge.w	r1, r1, #4
 800bcba:	6021      	strge	r1, [r4, #0]
 800bcbc:	b90e      	cbnz	r6, 800bcc2 <_printf_i+0x11a>
 800bcbe:	2d00      	cmp	r5, #0
 800bcc0:	d04d      	beq.n	800bd5e <_printf_i+0x1b6>
 800bcc2:	4615      	mov	r5, r2
 800bcc4:	fbb6 f1f3 	udiv	r1, r6, r3
 800bcc8:	fb03 6711 	mls	r7, r3, r1, r6
 800bccc:	5dc7      	ldrb	r7, [r0, r7]
 800bcce:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bcd2:	4637      	mov	r7, r6
 800bcd4:	42bb      	cmp	r3, r7
 800bcd6:	460e      	mov	r6, r1
 800bcd8:	d9f4      	bls.n	800bcc4 <_printf_i+0x11c>
 800bcda:	2b08      	cmp	r3, #8
 800bcdc:	d10b      	bne.n	800bcf6 <_printf_i+0x14e>
 800bcde:	6823      	ldr	r3, [r4, #0]
 800bce0:	07de      	lsls	r6, r3, #31
 800bce2:	d508      	bpl.n	800bcf6 <_printf_i+0x14e>
 800bce4:	6923      	ldr	r3, [r4, #16]
 800bce6:	6861      	ldr	r1, [r4, #4]
 800bce8:	4299      	cmp	r1, r3
 800bcea:	bfde      	ittt	le
 800bcec:	2330      	movle	r3, #48	; 0x30
 800bcee:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bcf2:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bcf6:	1b52      	subs	r2, r2, r5
 800bcf8:	6122      	str	r2, [r4, #16]
 800bcfa:	464b      	mov	r3, r9
 800bcfc:	4621      	mov	r1, r4
 800bcfe:	4640      	mov	r0, r8
 800bd00:	f8cd a000 	str.w	sl, [sp]
 800bd04:	aa03      	add	r2, sp, #12
 800bd06:	f7ff fedf 	bl	800bac8 <_printf_common>
 800bd0a:	3001      	adds	r0, #1
 800bd0c:	d14c      	bne.n	800bda8 <_printf_i+0x200>
 800bd0e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd12:	b004      	add	sp, #16
 800bd14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd18:	4834      	ldr	r0, [pc, #208]	; (800bdec <_printf_i+0x244>)
 800bd1a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bd1e:	6829      	ldr	r1, [r5, #0]
 800bd20:	6823      	ldr	r3, [r4, #0]
 800bd22:	f851 6b04 	ldr.w	r6, [r1], #4
 800bd26:	6029      	str	r1, [r5, #0]
 800bd28:	061d      	lsls	r5, r3, #24
 800bd2a:	d514      	bpl.n	800bd56 <_printf_i+0x1ae>
 800bd2c:	07df      	lsls	r7, r3, #31
 800bd2e:	bf44      	itt	mi
 800bd30:	f043 0320 	orrmi.w	r3, r3, #32
 800bd34:	6023      	strmi	r3, [r4, #0]
 800bd36:	b91e      	cbnz	r6, 800bd40 <_printf_i+0x198>
 800bd38:	6823      	ldr	r3, [r4, #0]
 800bd3a:	f023 0320 	bic.w	r3, r3, #32
 800bd3e:	6023      	str	r3, [r4, #0]
 800bd40:	2310      	movs	r3, #16
 800bd42:	e7af      	b.n	800bca4 <_printf_i+0xfc>
 800bd44:	6823      	ldr	r3, [r4, #0]
 800bd46:	f043 0320 	orr.w	r3, r3, #32
 800bd4a:	6023      	str	r3, [r4, #0]
 800bd4c:	2378      	movs	r3, #120	; 0x78
 800bd4e:	4828      	ldr	r0, [pc, #160]	; (800bdf0 <_printf_i+0x248>)
 800bd50:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bd54:	e7e3      	b.n	800bd1e <_printf_i+0x176>
 800bd56:	0659      	lsls	r1, r3, #25
 800bd58:	bf48      	it	mi
 800bd5a:	b2b6      	uxthmi	r6, r6
 800bd5c:	e7e6      	b.n	800bd2c <_printf_i+0x184>
 800bd5e:	4615      	mov	r5, r2
 800bd60:	e7bb      	b.n	800bcda <_printf_i+0x132>
 800bd62:	682b      	ldr	r3, [r5, #0]
 800bd64:	6826      	ldr	r6, [r4, #0]
 800bd66:	1d18      	adds	r0, r3, #4
 800bd68:	6961      	ldr	r1, [r4, #20]
 800bd6a:	6028      	str	r0, [r5, #0]
 800bd6c:	0635      	lsls	r5, r6, #24
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	d501      	bpl.n	800bd76 <_printf_i+0x1ce>
 800bd72:	6019      	str	r1, [r3, #0]
 800bd74:	e002      	b.n	800bd7c <_printf_i+0x1d4>
 800bd76:	0670      	lsls	r0, r6, #25
 800bd78:	d5fb      	bpl.n	800bd72 <_printf_i+0x1ca>
 800bd7a:	8019      	strh	r1, [r3, #0]
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	4615      	mov	r5, r2
 800bd80:	6123      	str	r3, [r4, #16]
 800bd82:	e7ba      	b.n	800bcfa <_printf_i+0x152>
 800bd84:	682b      	ldr	r3, [r5, #0]
 800bd86:	2100      	movs	r1, #0
 800bd88:	1d1a      	adds	r2, r3, #4
 800bd8a:	602a      	str	r2, [r5, #0]
 800bd8c:	681d      	ldr	r5, [r3, #0]
 800bd8e:	6862      	ldr	r2, [r4, #4]
 800bd90:	4628      	mov	r0, r5
 800bd92:	f000 f91f 	bl	800bfd4 <memchr>
 800bd96:	b108      	cbz	r0, 800bd9c <_printf_i+0x1f4>
 800bd98:	1b40      	subs	r0, r0, r5
 800bd9a:	6060      	str	r0, [r4, #4]
 800bd9c:	6863      	ldr	r3, [r4, #4]
 800bd9e:	6123      	str	r3, [r4, #16]
 800bda0:	2300      	movs	r3, #0
 800bda2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bda6:	e7a8      	b.n	800bcfa <_printf_i+0x152>
 800bda8:	462a      	mov	r2, r5
 800bdaa:	4649      	mov	r1, r9
 800bdac:	4640      	mov	r0, r8
 800bdae:	6923      	ldr	r3, [r4, #16]
 800bdb0:	47d0      	blx	sl
 800bdb2:	3001      	adds	r0, #1
 800bdb4:	d0ab      	beq.n	800bd0e <_printf_i+0x166>
 800bdb6:	6823      	ldr	r3, [r4, #0]
 800bdb8:	079b      	lsls	r3, r3, #30
 800bdba:	d413      	bmi.n	800bde4 <_printf_i+0x23c>
 800bdbc:	68e0      	ldr	r0, [r4, #12]
 800bdbe:	9b03      	ldr	r3, [sp, #12]
 800bdc0:	4298      	cmp	r0, r3
 800bdc2:	bfb8      	it	lt
 800bdc4:	4618      	movlt	r0, r3
 800bdc6:	e7a4      	b.n	800bd12 <_printf_i+0x16a>
 800bdc8:	2301      	movs	r3, #1
 800bdca:	4632      	mov	r2, r6
 800bdcc:	4649      	mov	r1, r9
 800bdce:	4640      	mov	r0, r8
 800bdd0:	47d0      	blx	sl
 800bdd2:	3001      	adds	r0, #1
 800bdd4:	d09b      	beq.n	800bd0e <_printf_i+0x166>
 800bdd6:	3501      	adds	r5, #1
 800bdd8:	68e3      	ldr	r3, [r4, #12]
 800bdda:	9903      	ldr	r1, [sp, #12]
 800bddc:	1a5b      	subs	r3, r3, r1
 800bdde:	42ab      	cmp	r3, r5
 800bde0:	dcf2      	bgt.n	800bdc8 <_printf_i+0x220>
 800bde2:	e7eb      	b.n	800bdbc <_printf_i+0x214>
 800bde4:	2500      	movs	r5, #0
 800bde6:	f104 0619 	add.w	r6, r4, #25
 800bdea:	e7f5      	b.n	800bdd8 <_printf_i+0x230>
 800bdec:	0800c4d5 	.word	0x0800c4d5
 800bdf0:	0800c4e6 	.word	0x0800c4e6

0800bdf4 <nan>:
 800bdf4:	2000      	movs	r0, #0
 800bdf6:	4901      	ldr	r1, [pc, #4]	; (800bdfc <nan+0x8>)
 800bdf8:	4770      	bx	lr
 800bdfa:	bf00      	nop
 800bdfc:	7ff80000 	.word	0x7ff80000

0800be00 <__sread>:
 800be00:	b510      	push	{r4, lr}
 800be02:	460c      	mov	r4, r1
 800be04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be08:	f000 f8f2 	bl	800bff0 <_read_r>
 800be0c:	2800      	cmp	r0, #0
 800be0e:	bfab      	itete	ge
 800be10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800be12:	89a3      	ldrhlt	r3, [r4, #12]
 800be14:	181b      	addge	r3, r3, r0
 800be16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800be1a:	bfac      	ite	ge
 800be1c:	6563      	strge	r3, [r4, #84]	; 0x54
 800be1e:	81a3      	strhlt	r3, [r4, #12]
 800be20:	bd10      	pop	{r4, pc}

0800be22 <__swrite>:
 800be22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be26:	461f      	mov	r7, r3
 800be28:	898b      	ldrh	r3, [r1, #12]
 800be2a:	4605      	mov	r5, r0
 800be2c:	05db      	lsls	r3, r3, #23
 800be2e:	460c      	mov	r4, r1
 800be30:	4616      	mov	r6, r2
 800be32:	d505      	bpl.n	800be40 <__swrite+0x1e>
 800be34:	2302      	movs	r3, #2
 800be36:	2200      	movs	r2, #0
 800be38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be3c:	f000 f8b8 	bl	800bfb0 <_lseek_r>
 800be40:	89a3      	ldrh	r3, [r4, #12]
 800be42:	4632      	mov	r2, r6
 800be44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800be48:	81a3      	strh	r3, [r4, #12]
 800be4a:	4628      	mov	r0, r5
 800be4c:	463b      	mov	r3, r7
 800be4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be56:	f000 b837 	b.w	800bec8 <_write_r>

0800be5a <__sseek>:
 800be5a:	b510      	push	{r4, lr}
 800be5c:	460c      	mov	r4, r1
 800be5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be62:	f000 f8a5 	bl	800bfb0 <_lseek_r>
 800be66:	1c43      	adds	r3, r0, #1
 800be68:	89a3      	ldrh	r3, [r4, #12]
 800be6a:	bf15      	itete	ne
 800be6c:	6560      	strne	r0, [r4, #84]	; 0x54
 800be6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800be72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be76:	81a3      	strheq	r3, [r4, #12]
 800be78:	bf18      	it	ne
 800be7a:	81a3      	strhne	r3, [r4, #12]
 800be7c:	bd10      	pop	{r4, pc}

0800be7e <__sclose>:
 800be7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be82:	f000 b851 	b.w	800bf28 <_close_r>

0800be86 <strncmp>:
 800be86:	4603      	mov	r3, r0
 800be88:	b510      	push	{r4, lr}
 800be8a:	b172      	cbz	r2, 800beaa <strncmp+0x24>
 800be8c:	3901      	subs	r1, #1
 800be8e:	1884      	adds	r4, r0, r2
 800be90:	f813 0b01 	ldrb.w	r0, [r3], #1
 800be94:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800be98:	4290      	cmp	r0, r2
 800be9a:	d101      	bne.n	800bea0 <strncmp+0x1a>
 800be9c:	42a3      	cmp	r3, r4
 800be9e:	d101      	bne.n	800bea4 <strncmp+0x1e>
 800bea0:	1a80      	subs	r0, r0, r2
 800bea2:	bd10      	pop	{r4, pc}
 800bea4:	2800      	cmp	r0, #0
 800bea6:	d1f3      	bne.n	800be90 <strncmp+0xa>
 800bea8:	e7fa      	b.n	800bea0 <strncmp+0x1a>
 800beaa:	4610      	mov	r0, r2
 800beac:	e7f9      	b.n	800bea2 <strncmp+0x1c>

0800beae <__ascii_wctomb>:
 800beae:	4603      	mov	r3, r0
 800beb0:	4608      	mov	r0, r1
 800beb2:	b141      	cbz	r1, 800bec6 <__ascii_wctomb+0x18>
 800beb4:	2aff      	cmp	r2, #255	; 0xff
 800beb6:	d904      	bls.n	800bec2 <__ascii_wctomb+0x14>
 800beb8:	228a      	movs	r2, #138	; 0x8a
 800beba:	f04f 30ff 	mov.w	r0, #4294967295
 800bebe:	601a      	str	r2, [r3, #0]
 800bec0:	4770      	bx	lr
 800bec2:	2001      	movs	r0, #1
 800bec4:	700a      	strb	r2, [r1, #0]
 800bec6:	4770      	bx	lr

0800bec8 <_write_r>:
 800bec8:	b538      	push	{r3, r4, r5, lr}
 800beca:	4604      	mov	r4, r0
 800becc:	4608      	mov	r0, r1
 800bece:	4611      	mov	r1, r2
 800bed0:	2200      	movs	r2, #0
 800bed2:	4d05      	ldr	r5, [pc, #20]	; (800bee8 <_write_r+0x20>)
 800bed4:	602a      	str	r2, [r5, #0]
 800bed6:	461a      	mov	r2, r3
 800bed8:	f7f5 ff3c 	bl	8001d54 <_write>
 800bedc:	1c43      	adds	r3, r0, #1
 800bede:	d102      	bne.n	800bee6 <_write_r+0x1e>
 800bee0:	682b      	ldr	r3, [r5, #0]
 800bee2:	b103      	cbz	r3, 800bee6 <_write_r+0x1e>
 800bee4:	6023      	str	r3, [r4, #0]
 800bee6:	bd38      	pop	{r3, r4, r5, pc}
 800bee8:	20000a54 	.word	0x20000a54

0800beec <__assert_func>:
 800beec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800beee:	4614      	mov	r4, r2
 800bef0:	461a      	mov	r2, r3
 800bef2:	4b09      	ldr	r3, [pc, #36]	; (800bf18 <__assert_func+0x2c>)
 800bef4:	4605      	mov	r5, r0
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	68d8      	ldr	r0, [r3, #12]
 800befa:	b14c      	cbz	r4, 800bf10 <__assert_func+0x24>
 800befc:	4b07      	ldr	r3, [pc, #28]	; (800bf1c <__assert_func+0x30>)
 800befe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf02:	9100      	str	r1, [sp, #0]
 800bf04:	462b      	mov	r3, r5
 800bf06:	4906      	ldr	r1, [pc, #24]	; (800bf20 <__assert_func+0x34>)
 800bf08:	f000 f81e 	bl	800bf48 <fiprintf>
 800bf0c:	f000 f882 	bl	800c014 <abort>
 800bf10:	4b04      	ldr	r3, [pc, #16]	; (800bf24 <__assert_func+0x38>)
 800bf12:	461c      	mov	r4, r3
 800bf14:	e7f3      	b.n	800befe <__assert_func+0x12>
 800bf16:	bf00      	nop
 800bf18:	20000040 	.word	0x20000040
 800bf1c:	0800c4f7 	.word	0x0800c4f7
 800bf20:	0800c504 	.word	0x0800c504
 800bf24:	0800c532 	.word	0x0800c532

0800bf28 <_close_r>:
 800bf28:	b538      	push	{r3, r4, r5, lr}
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	4d05      	ldr	r5, [pc, #20]	; (800bf44 <_close_r+0x1c>)
 800bf2e:	4604      	mov	r4, r0
 800bf30:	4608      	mov	r0, r1
 800bf32:	602b      	str	r3, [r5, #0]
 800bf34:	f7f5 ff2a 	bl	8001d8c <_close>
 800bf38:	1c43      	adds	r3, r0, #1
 800bf3a:	d102      	bne.n	800bf42 <_close_r+0x1a>
 800bf3c:	682b      	ldr	r3, [r5, #0]
 800bf3e:	b103      	cbz	r3, 800bf42 <_close_r+0x1a>
 800bf40:	6023      	str	r3, [r4, #0]
 800bf42:	bd38      	pop	{r3, r4, r5, pc}
 800bf44:	20000a54 	.word	0x20000a54

0800bf48 <fiprintf>:
 800bf48:	b40e      	push	{r1, r2, r3}
 800bf4a:	b503      	push	{r0, r1, lr}
 800bf4c:	4601      	mov	r1, r0
 800bf4e:	ab03      	add	r3, sp, #12
 800bf50:	4805      	ldr	r0, [pc, #20]	; (800bf68 <fiprintf+0x20>)
 800bf52:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf56:	6800      	ldr	r0, [r0, #0]
 800bf58:	9301      	str	r3, [sp, #4]
 800bf5a:	f7ff fc85 	bl	800b868 <_vfiprintf_r>
 800bf5e:	b002      	add	sp, #8
 800bf60:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf64:	b003      	add	sp, #12
 800bf66:	4770      	bx	lr
 800bf68:	20000040 	.word	0x20000040

0800bf6c <_fstat_r>:
 800bf6c:	b538      	push	{r3, r4, r5, lr}
 800bf6e:	2300      	movs	r3, #0
 800bf70:	4d06      	ldr	r5, [pc, #24]	; (800bf8c <_fstat_r+0x20>)
 800bf72:	4604      	mov	r4, r0
 800bf74:	4608      	mov	r0, r1
 800bf76:	4611      	mov	r1, r2
 800bf78:	602b      	str	r3, [r5, #0]
 800bf7a:	f7f5 ff12 	bl	8001da2 <_fstat>
 800bf7e:	1c43      	adds	r3, r0, #1
 800bf80:	d102      	bne.n	800bf88 <_fstat_r+0x1c>
 800bf82:	682b      	ldr	r3, [r5, #0]
 800bf84:	b103      	cbz	r3, 800bf88 <_fstat_r+0x1c>
 800bf86:	6023      	str	r3, [r4, #0]
 800bf88:	bd38      	pop	{r3, r4, r5, pc}
 800bf8a:	bf00      	nop
 800bf8c:	20000a54 	.word	0x20000a54

0800bf90 <_isatty_r>:
 800bf90:	b538      	push	{r3, r4, r5, lr}
 800bf92:	2300      	movs	r3, #0
 800bf94:	4d05      	ldr	r5, [pc, #20]	; (800bfac <_isatty_r+0x1c>)
 800bf96:	4604      	mov	r4, r0
 800bf98:	4608      	mov	r0, r1
 800bf9a:	602b      	str	r3, [r5, #0]
 800bf9c:	f7f5 ff10 	bl	8001dc0 <_isatty>
 800bfa0:	1c43      	adds	r3, r0, #1
 800bfa2:	d102      	bne.n	800bfaa <_isatty_r+0x1a>
 800bfa4:	682b      	ldr	r3, [r5, #0]
 800bfa6:	b103      	cbz	r3, 800bfaa <_isatty_r+0x1a>
 800bfa8:	6023      	str	r3, [r4, #0]
 800bfaa:	bd38      	pop	{r3, r4, r5, pc}
 800bfac:	20000a54 	.word	0x20000a54

0800bfb0 <_lseek_r>:
 800bfb0:	b538      	push	{r3, r4, r5, lr}
 800bfb2:	4604      	mov	r4, r0
 800bfb4:	4608      	mov	r0, r1
 800bfb6:	4611      	mov	r1, r2
 800bfb8:	2200      	movs	r2, #0
 800bfba:	4d05      	ldr	r5, [pc, #20]	; (800bfd0 <_lseek_r+0x20>)
 800bfbc:	602a      	str	r2, [r5, #0]
 800bfbe:	461a      	mov	r2, r3
 800bfc0:	f7f5 ff08 	bl	8001dd4 <_lseek>
 800bfc4:	1c43      	adds	r3, r0, #1
 800bfc6:	d102      	bne.n	800bfce <_lseek_r+0x1e>
 800bfc8:	682b      	ldr	r3, [r5, #0]
 800bfca:	b103      	cbz	r3, 800bfce <_lseek_r+0x1e>
 800bfcc:	6023      	str	r3, [r4, #0]
 800bfce:	bd38      	pop	{r3, r4, r5, pc}
 800bfd0:	20000a54 	.word	0x20000a54

0800bfd4 <memchr>:
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	b510      	push	{r4, lr}
 800bfd8:	b2c9      	uxtb	r1, r1
 800bfda:	4402      	add	r2, r0
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	4618      	mov	r0, r3
 800bfe0:	d101      	bne.n	800bfe6 <memchr+0x12>
 800bfe2:	2000      	movs	r0, #0
 800bfe4:	e003      	b.n	800bfee <memchr+0x1a>
 800bfe6:	7804      	ldrb	r4, [r0, #0]
 800bfe8:	3301      	adds	r3, #1
 800bfea:	428c      	cmp	r4, r1
 800bfec:	d1f6      	bne.n	800bfdc <memchr+0x8>
 800bfee:	bd10      	pop	{r4, pc}

0800bff0 <_read_r>:
 800bff0:	b538      	push	{r3, r4, r5, lr}
 800bff2:	4604      	mov	r4, r0
 800bff4:	4608      	mov	r0, r1
 800bff6:	4611      	mov	r1, r2
 800bff8:	2200      	movs	r2, #0
 800bffa:	4d05      	ldr	r5, [pc, #20]	; (800c010 <_read_r+0x20>)
 800bffc:	602a      	str	r2, [r5, #0]
 800bffe:	461a      	mov	r2, r3
 800c000:	f7f5 fe8b 	bl	8001d1a <_read>
 800c004:	1c43      	adds	r3, r0, #1
 800c006:	d102      	bne.n	800c00e <_read_r+0x1e>
 800c008:	682b      	ldr	r3, [r5, #0]
 800c00a:	b103      	cbz	r3, 800c00e <_read_r+0x1e>
 800c00c:	6023      	str	r3, [r4, #0]
 800c00e:	bd38      	pop	{r3, r4, r5, pc}
 800c010:	20000a54 	.word	0x20000a54

0800c014 <abort>:
 800c014:	2006      	movs	r0, #6
 800c016:	b508      	push	{r3, lr}
 800c018:	f000 f82c 	bl	800c074 <raise>
 800c01c:	2001      	movs	r0, #1
 800c01e:	f7f5 fe72 	bl	8001d06 <_exit>

0800c022 <_raise_r>:
 800c022:	291f      	cmp	r1, #31
 800c024:	b538      	push	{r3, r4, r5, lr}
 800c026:	4604      	mov	r4, r0
 800c028:	460d      	mov	r5, r1
 800c02a:	d904      	bls.n	800c036 <_raise_r+0x14>
 800c02c:	2316      	movs	r3, #22
 800c02e:	6003      	str	r3, [r0, #0]
 800c030:	f04f 30ff 	mov.w	r0, #4294967295
 800c034:	bd38      	pop	{r3, r4, r5, pc}
 800c036:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c038:	b112      	cbz	r2, 800c040 <_raise_r+0x1e>
 800c03a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c03e:	b94b      	cbnz	r3, 800c054 <_raise_r+0x32>
 800c040:	4620      	mov	r0, r4
 800c042:	f000 f831 	bl	800c0a8 <_getpid_r>
 800c046:	462a      	mov	r2, r5
 800c048:	4601      	mov	r1, r0
 800c04a:	4620      	mov	r0, r4
 800c04c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c050:	f000 b818 	b.w	800c084 <_kill_r>
 800c054:	2b01      	cmp	r3, #1
 800c056:	d00a      	beq.n	800c06e <_raise_r+0x4c>
 800c058:	1c59      	adds	r1, r3, #1
 800c05a:	d103      	bne.n	800c064 <_raise_r+0x42>
 800c05c:	2316      	movs	r3, #22
 800c05e:	6003      	str	r3, [r0, #0]
 800c060:	2001      	movs	r0, #1
 800c062:	e7e7      	b.n	800c034 <_raise_r+0x12>
 800c064:	2400      	movs	r4, #0
 800c066:	4628      	mov	r0, r5
 800c068:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c06c:	4798      	blx	r3
 800c06e:	2000      	movs	r0, #0
 800c070:	e7e0      	b.n	800c034 <_raise_r+0x12>
	...

0800c074 <raise>:
 800c074:	4b02      	ldr	r3, [pc, #8]	; (800c080 <raise+0xc>)
 800c076:	4601      	mov	r1, r0
 800c078:	6818      	ldr	r0, [r3, #0]
 800c07a:	f7ff bfd2 	b.w	800c022 <_raise_r>
 800c07e:	bf00      	nop
 800c080:	20000040 	.word	0x20000040

0800c084 <_kill_r>:
 800c084:	b538      	push	{r3, r4, r5, lr}
 800c086:	2300      	movs	r3, #0
 800c088:	4d06      	ldr	r5, [pc, #24]	; (800c0a4 <_kill_r+0x20>)
 800c08a:	4604      	mov	r4, r0
 800c08c:	4608      	mov	r0, r1
 800c08e:	4611      	mov	r1, r2
 800c090:	602b      	str	r3, [r5, #0]
 800c092:	f7f5 fe28 	bl	8001ce6 <_kill>
 800c096:	1c43      	adds	r3, r0, #1
 800c098:	d102      	bne.n	800c0a0 <_kill_r+0x1c>
 800c09a:	682b      	ldr	r3, [r5, #0]
 800c09c:	b103      	cbz	r3, 800c0a0 <_kill_r+0x1c>
 800c09e:	6023      	str	r3, [r4, #0]
 800c0a0:	bd38      	pop	{r3, r4, r5, pc}
 800c0a2:	bf00      	nop
 800c0a4:	20000a54 	.word	0x20000a54

0800c0a8 <_getpid_r>:
 800c0a8:	f7f5 be16 	b.w	8001cd8 <_getpid>

0800c0ac <_init>:
 800c0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ae:	bf00      	nop
 800c0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0b2:	bc08      	pop	{r3}
 800c0b4:	469e      	mov	lr, r3
 800c0b6:	4770      	bx	lr

0800c0b8 <_fini>:
 800c0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ba:	bf00      	nop
 800c0bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0be:	bc08      	pop	{r3}
 800c0c0:	469e      	mov	lr, r3
 800c0c2:	4770      	bx	lr
