// Seed: 1100545058
`timescale 1ps / 1ps
module module_0 #(
    parameter id_3 = 32'd28
) (
    input integer id_1,
    output id_2
);
  assign id_2 = "";
  always
    if (1'b0) SystemTFIdentifier(1, id_1);
    else id_1 = (id_1);
  logic _id_3, id_4;
  logic id_5, id_6;
  assign id_1[(id_3) : 1] = 1;
  logic id_7;
  type_16 id_8 (id_7), id_9;
  type_0 id_10 (
      1,
      id_7,
      1
  );
  logic id_11, id_12;
  assign id_2 = 1;
  assign id_1 = 1;
  assign id_1 = id_4;
endmodule
