# workflow to efficiently compress DNN classifiers for SoC/FPGA
