
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_8.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_8.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol16.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 81 in file
	'sobol16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol16 line 20 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol16 line 49 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 96 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_8.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_8.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_8.sv:109: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Loaded 10 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol16 mul_border acc pe_border ireg_inner mul_inner pe_inner array_8
set current_design array_8
array_8
link

  Linking design 'array_8'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_8                     /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_8.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (9 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_8' with
	the parameters "IWIDTH=16,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH16_OWIDTH24 line 96 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH16_OWIDTH24)
Information: Building the design 'pe_inner' instantiated from design 'array_8' with
	the parameters "IWIDTH=16,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH16_OWIDTH24 line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH16_OWIDTH24)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border_WIDTH16 line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH16)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH16 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH16)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)
Presto compilation completed successfully. (mul_border_WIDTH16)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH16 line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH16)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[7][15] ifm[7][14] ifm[7][13] ifm[7][12] ifm[7][11] ifm[7][10] ifm[7][9] ifm[7][8] ifm[7][7] ifm[7][6] ifm[7][5] ifm[7][4] ifm[7][3] ifm[7][2] ifm[7][1] ifm[7][0] ifm[6][15] ifm[6][14] ifm[6][13] ifm[6][12] ifm[6][11] ifm[6][10] ifm[6][9] ifm[6][8] ifm[6][7] ifm[6][6] ifm[6][5] ifm[6][4] ifm[6][3] ifm[6][2] ifm[6][1] ifm[6][0] ifm[5][15] ifm[5][14] ifm[5][13] ifm[5][12] ifm[5][11] ifm[5][10] ifm[5][9] ifm[5][8] ifm[5][7] ifm[5][6] ifm[5][5] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[7][15] ifm[7][14] ifm[7][13] ifm[7][12] ifm[7][11] ifm[7][10] ifm[7][9] ifm[7][8] ifm[7][7] ifm[7][6] ifm[7][5] ifm[7][4] ifm[7][3] ifm[7][2] ifm[7][1] ifm[7][0] ifm[6][15] ifm[6][14] ifm[6][13] ifm[6][12] ifm[6][11] ifm[6][10] ifm[6][9] ifm[6][8] ifm[6][7] ifm[6][6] ifm[6][5] ifm[6][4] ifm[6][3] ifm[6][2] ifm[6][1] ifm[6][0] ifm[5][15] ifm[5][14] ifm[5][13] ifm[5][12] ifm[5][11] ifm[5][10] ifm[5][9] ifm[5][8] ifm[5][7] ifm[5][6] ifm[5][5] ifm[5][4] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_8'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 526 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_8 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24_0'
  Processing 'mul_inner_WIDTH16_0'
  Processing 'wreg_WIDTH16_0'
  Processing 'ireg_inner_0'
  Processing 'pe_inner_IWIDTH16_OWIDTH24_0'
  Processing 'sobol16_0'
  Processing 'mul_border_WIDTH16_0'
  Processing 'ireg_border_WIDTH16_0'
  Processing 'pe_border_IWIDTH16_OWIDTH24_0'
  Processing 'array_8'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_1_DW01_add_0'
  Processing 'mul_inner_WIDTH16_1_DW01_cmp2_0'
  Processing 'acc_WIDTH24_2_DW01_add_0_DW01_add_1'
  Processing 'mul_inner_WIDTH16_2_DW01_cmp2_0_DW01_cmp2_1'
  Processing 'acc_WIDTH24_3_DW01_add_0_DW01_add_2'
  Processing 'mul_inner_WIDTH16_3_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'acc_WIDTH24_4_DW01_add_0_DW01_add_3'
  Processing 'mul_inner_WIDTH16_4_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'acc_WIDTH24_5_DW01_add_0_DW01_add_4'
  Processing 'mul_inner_WIDTH16_5_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'acc_WIDTH24_6_DW01_add_0_DW01_add_5'
  Processing 'mul_inner_WIDTH16_6_DW01_cmp2_0_DW01_cmp2_5'
  Processing 'acc_WIDTH24_7_DW01_add_0_DW01_add_6'
  Processing 'mul_inner_WIDTH16_7_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'acc_WIDTH24_8_DW01_add_0_DW01_add_7'
  Processing 'mul_border_WIDTH16_1_DW01_cmp2_0_DW01_cmp2_7'
  Processing 'mul_border_WIDTH16_1_DW01_cmp2_1_DW01_cmp2_8'
  Processing 'sobol16_1_DW01_add_0_DW01_add_8'
  Processing 'sobol16_2_DW01_add_0_DW01_add_9'
  Processing 'ireg_border_WIDTH16_1_DW01_sub_0'
  Processing 'acc_WIDTH24_9_DW01_add_0_DW01_add_10'
  Processing 'mul_inner_WIDTH16_8_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'acc_WIDTH24_10_DW01_add_0_DW01_add_11'
  Processing 'mul_inner_WIDTH16_9_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'acc_WIDTH24_11_DW01_add_0_DW01_add_12'
  Processing 'mul_inner_WIDTH16_10_DW01_cmp2_0_DW01_cmp2_11'
  Processing 'acc_WIDTH24_12_DW01_add_0_DW01_add_13'
  Processing 'mul_inner_WIDTH16_11_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'acc_WIDTH24_13_DW01_add_0_DW01_add_14'
  Processing 'mul_inner_WIDTH16_12_DW01_cmp2_0_DW01_cmp2_13'
  Processing 'acc_WIDTH24_14_DW01_add_0_DW01_add_15'
  Processing 'mul_inner_WIDTH16_13_DW01_cmp2_0_DW01_cmp2_14'
  Processing 'acc_WIDTH24_15_DW01_add_0_DW01_add_16'
  Processing 'mul_inner_WIDTH16_14_DW01_cmp2_0_DW01_cmp2_15'
  Processing 'acc_WIDTH24_16_DW01_add_0_DW01_add_17'
  Processing 'mul_border_WIDTH16_2_DW01_cmp2_0_DW01_cmp2_16'
  Processing 'mul_border_WIDTH16_2_DW01_cmp2_1_DW01_cmp2_17'
  Processing 'sobol16_3_DW01_add_0_DW01_add_18'
  Processing 'sobol16_4_DW01_add_0_DW01_add_19'
  Processing 'ireg_border_WIDTH16_2_DW01_sub_0_DW01_sub_1'
  Processing 'acc_WIDTH24_17_DW01_add_0_DW01_add_20'
  Processing 'mul_inner_WIDTH16_15_DW01_cmp2_0_DW01_cmp2_18'
  Processing 'acc_WIDTH24_18_DW01_add_0_DW01_add_21'
  Processing 'mul_inner_WIDTH16_16_DW01_cmp2_0_DW01_cmp2_19'
  Processing 'acc_WIDTH24_19_DW01_add_0_DW01_add_22'
  Processing 'mul_inner_WIDTH16_17_DW01_cmp2_0_DW01_cmp2_20'
  Processing 'acc_WIDTH24_20_DW01_add_0_DW01_add_23'
  Processing 'mul_inner_WIDTH16_18_DW01_cmp2_0_DW01_cmp2_21'
  Processing 'acc_WIDTH24_21_DW01_add_0_DW01_add_24'
  Processing 'mul_inner_WIDTH16_19_DW01_cmp2_0_DW01_cmp2_22'
  Processing 'acc_WIDTH24_22_DW01_add_0_DW01_add_25'
  Processing 'mul_inner_WIDTH16_20_DW01_cmp2_0_DW01_cmp2_23'
  Processing 'acc_WIDTH24_23_DW01_add_0_DW01_add_26'
  Processing 'mul_inner_WIDTH16_21_DW01_cmp2_0_DW01_cmp2_24'
  Processing 'acc_WIDTH24_24_DW01_add_0_DW01_add_27'
  Processing 'mul_border_WIDTH16_3_DW01_cmp2_0_DW01_cmp2_25'
  Processing 'mul_border_WIDTH16_3_DW01_cmp2_1_DW01_cmp2_26'
  Processing 'sobol16_5_DW01_add_0_DW01_add_28'
  Processing 'sobol16_6_DW01_add_0_DW01_add_29'
  Processing 'ireg_border_WIDTH16_3_DW01_sub_0_DW01_sub_2'
  Processing 'acc_WIDTH24_25_DW01_add_0_DW01_add_30'
  Processing 'mul_inner_WIDTH16_22_DW01_cmp2_0_DW01_cmp2_27'
  Processing 'acc_WIDTH24_26_DW01_add_0_DW01_add_31'
  Processing 'mul_inner_WIDTH16_23_DW01_cmp2_0_DW01_cmp2_28'
  Processing 'acc_WIDTH24_27_DW01_add_0_DW01_add_32'
  Processing 'mul_inner_WIDTH16_24_DW01_cmp2_0_DW01_cmp2_29'
  Processing 'acc_WIDTH24_28_DW01_add_0_DW01_add_33'
  Processing 'mul_inner_WIDTH16_25_DW01_cmp2_0_DW01_cmp2_30'
  Processing 'acc_WIDTH24_29_DW01_add_0_DW01_add_34'
  Processing 'mul_inner_WIDTH16_26_DW01_cmp2_0_DW01_cmp2_31'
  Processing 'acc_WIDTH24_30_DW01_add_0_DW01_add_35'
  Processing 'mul_inner_WIDTH16_27_DW01_cmp2_0_DW01_cmp2_32'
  Processing 'acc_WIDTH24_31_DW01_add_0_DW01_add_36'
  Processing 'mul_inner_WIDTH16_28_DW01_cmp2_0_DW01_cmp2_33'
  Processing 'acc_WIDTH24_32_DW01_add_0_DW01_add_37'
  Processing 'mul_border_WIDTH16_4_DW01_cmp2_0_DW01_cmp2_34'
  Processing 'mul_border_WIDTH16_4_DW01_cmp2_1_DW01_cmp2_35'
  Processing 'sobol16_7_DW01_add_0_DW01_add_38'
  Processing 'sobol16_8_DW01_add_0_DW01_add_39'
  Processing 'ireg_border_WIDTH16_4_DW01_sub_0_DW01_sub_3'
  Processing 'acc_WIDTH24_33_DW01_add_0_DW01_add_40'
  Processing 'mul_inner_WIDTH16_29_DW01_cmp2_0_DW01_cmp2_36'
  Processing 'acc_WIDTH24_34_DW01_add_0_DW01_add_41'
  Processing 'mul_inner_WIDTH16_30_DW01_cmp2_0_DW01_cmp2_37'
  Processing 'acc_WIDTH24_35_DW01_add_0_DW01_add_42'
  Processing 'mul_inner_WIDTH16_31_DW01_cmp2_0_DW01_cmp2_38'
  Processing 'acc_WIDTH24_36_DW01_add_0_DW01_add_43'
  Processing 'mul_inner_WIDTH16_32_DW01_cmp2_0_DW01_cmp2_39'
  Processing 'acc_WIDTH24_37_DW01_add_0_DW01_add_44'
  Processing 'mul_inner_WIDTH16_33_DW01_cmp2_0_DW01_cmp2_40'
  Processing 'acc_WIDTH24_38_DW01_add_0_DW01_add_45'
  Processing 'mul_inner_WIDTH16_34_DW01_cmp2_0_DW01_cmp2_41'
  Processing 'acc_WIDTH24_39_DW01_add_0_DW01_add_46'
  Processing 'mul_inner_WIDTH16_35_DW01_cmp2_0_DW01_cmp2_42'
  Processing 'acc_WIDTH24_40_DW01_add_0_DW01_add_47'
  Processing 'mul_border_WIDTH16_5_DW01_cmp2_0_DW01_cmp2_43'
  Processing 'mul_border_WIDTH16_5_DW01_cmp2_1_DW01_cmp2_44'
  Processing 'sobol16_9_DW01_add_0_DW01_add_48'
  Processing 'sobol16_10_DW01_add_0_DW01_add_49'
  Processing 'ireg_border_WIDTH16_5_DW01_sub_0_DW01_sub_4'
  Processing 'acc_WIDTH24_41_DW01_add_0_DW01_add_50'
  Processing 'mul_inner_WIDTH16_36_DW01_cmp2_0_DW01_cmp2_45'
  Processing 'acc_WIDTH24_42_DW01_add_0_DW01_add_51'
  Processing 'mul_inner_WIDTH16_37_DW01_cmp2_0_DW01_cmp2_46'
  Processing 'acc_WIDTH24_43_DW01_add_0_DW01_add_52'
  Processing 'mul_inner_WIDTH16_38_DW01_cmp2_0_DW01_cmp2_47'
  Processing 'acc_WIDTH24_44_DW01_add_0_DW01_add_53'
  Processing 'mul_inner_WIDTH16_39_DW01_cmp2_0_DW01_cmp2_48'
  Processing 'acc_WIDTH24_45_DW01_add_0_DW01_add_54'
  Processing 'mul_inner_WIDTH16_40_DW01_cmp2_0_DW01_cmp2_49'
  Processing 'acc_WIDTH24_46_DW01_add_0_DW01_add_55'
  Processing 'mul_inner_WIDTH16_41_DW01_cmp2_0_DW01_cmp2_50'
  Processing 'acc_WIDTH24_47_DW01_add_0_DW01_add_56'
  Processing 'mul_inner_WIDTH16_42_DW01_cmp2_0_DW01_cmp2_51'
  Processing 'acc_WIDTH24_48_DW01_add_0_DW01_add_57'
  Processing 'mul_border_WIDTH16_6_DW01_cmp2_0_DW01_cmp2_52'
  Processing 'mul_border_WIDTH16_6_DW01_cmp2_1_DW01_cmp2_53'
  Processing 'sobol16_11_DW01_add_0_DW01_add_58'
  Processing 'sobol16_12_DW01_add_0_DW01_add_59'
  Processing 'ireg_border_WIDTH16_6_DW01_sub_0_DW01_sub_5'
  Processing 'acc_WIDTH24_49_DW01_add_0_DW01_add_60'
  Processing 'mul_inner_WIDTH16_43_DW01_cmp2_0_DW01_cmp2_54'
  Processing 'acc_WIDTH24_50_DW01_add_0_DW01_add_61'
  Processing 'mul_inner_WIDTH16_44_DW01_cmp2_0_DW01_cmp2_55'
  Processing 'acc_WIDTH24_51_DW01_add_0_DW01_add_62'
  Processing 'mul_inner_WIDTH16_45_DW01_cmp2_0_DW01_cmp2_56'
  Processing 'acc_WIDTH24_52_DW01_add_0_DW01_add_63'
  Processing 'mul_inner_WIDTH16_46_DW01_cmp2_0_DW01_cmp2_57'
  Processing 'acc_WIDTH24_53_DW01_add_0_DW01_add_64'
  Processing 'mul_inner_WIDTH16_47_DW01_cmp2_0_DW01_cmp2_58'
  Processing 'acc_WIDTH24_54_DW01_add_0_DW01_add_65'
  Processing 'mul_inner_WIDTH16_48_DW01_cmp2_0_DW01_cmp2_59'
  Processing 'acc_WIDTH24_55_DW01_add_0_DW01_add_66'
  Processing 'mul_inner_WIDTH16_49_DW01_cmp2_0_DW01_cmp2_60'
  Processing 'acc_WIDTH24_56_DW01_add_0_DW01_add_67'
  Processing 'mul_border_WIDTH16_7_DW01_cmp2_0_DW01_cmp2_61'
  Processing 'mul_border_WIDTH16_7_DW01_cmp2_1_DW01_cmp2_62'
  Processing 'sobol16_13_DW01_add_0_DW01_add_68'
  Processing 'sobol16_14_DW01_add_0_DW01_add_69'
  Processing 'ireg_border_WIDTH16_7_DW01_sub_0_DW01_sub_6'
  Processing 'acc_WIDTH24_57_DW01_add_0_DW01_add_70'
  Processing 'mul_inner_WIDTH16_50_DW01_cmp2_0_DW01_cmp2_63'
  Processing 'acc_WIDTH24_58_DW01_add_0_DW01_add_71'
  Processing 'mul_inner_WIDTH16_51_DW01_cmp2_0_DW01_cmp2_64'
  Processing 'acc_WIDTH24_59_DW01_add_0_DW01_add_72'
  Processing 'mul_inner_WIDTH16_52_DW01_cmp2_0_DW01_cmp2_65'
  Processing 'acc_WIDTH24_60_DW01_add_0_DW01_add_73'
  Processing 'mul_inner_WIDTH16_53_DW01_cmp2_0_DW01_cmp2_66'
  Processing 'acc_WIDTH24_61_DW01_add_0_DW01_add_74'
  Processing 'mul_inner_WIDTH16_54_DW01_cmp2_0_DW01_cmp2_67'
  Processing 'acc_WIDTH24_62_DW01_add_0_DW01_add_75'
  Processing 'mul_inner_WIDTH16_55_DW01_cmp2_0_DW01_cmp2_68'
  Processing 'acc_WIDTH24_63_DW01_add_0_DW01_add_76'
  Processing 'mul_inner_WIDTH16_0_DW01_cmp2_0_DW01_cmp2_69'
  Processing 'acc_WIDTH24_0_DW01_add_0_DW01_add_77'
  Processing 'mul_border_WIDTH16_0_DW01_cmp2_0_DW01_cmp2_70'
  Processing 'mul_border_WIDTH16_0_DW01_cmp2_1_DW01_cmp2_71'
  Processing 'sobol16_15_DW01_add_0_DW01_add_78'
  Processing 'sobol16_0_DW01_add_0_DW01_add_79'
  Processing 'ireg_border_WIDTH16_0_DW01_sub_0_DW01_sub_7'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37   84537.4      5.28    6959.2    1490.2                          
    0:00:37   84537.4      5.28    6959.2    1490.2                          
    0:00:45   87419.4      1.00     705.4       5.9                          
    0:00:45   87248.4      1.02     642.3      27.7                          
    0:00:45   87248.4      1.02     642.3      27.7                          
    0:00:46   87248.4      1.02     642.3      27.7                          
    0:00:46   87248.4      1.02     642.3      27.7                          
    0:00:50   81195.2      0.91     506.8       3.6                          
    0:00:51   81197.2      0.88     491.6       3.6                          
    0:00:52   81290.2      0.85     475.9       3.6                          
    0:00:52   81254.4      0.79     450.2       3.6                          
    0:00:53   81246.8      0.75     440.5       2.8                          
    0:00:53   81248.8      0.74     440.3       2.8                          
    0:00:53   81251.9      0.74     440.1       2.8                          
    0:00:53   81257.7      0.74     440.1       2.8                          
    0:00:54   81259.5      0.74     440.1       2.8                          
    0:00:54   81259.5      0.74     440.1       2.8                          
    0:00:54   81259.5      0.74     440.1       2.8                          
    0:00:54   81269.2      0.72     435.6       0.4                          
    0:00:54   81269.2      0.72     435.6       0.4                          
    0:00:54   81269.2      0.72     435.6       0.4                          
    0:00:54   81269.2      0.72     435.6       0.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54   81269.2      0.72     435.6       0.4                          
    0:00:54   81286.7      0.67     433.0       0.4 genblk3[2].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:00:54   81304.5      0.63     430.3       0.4 genblk3[5].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:00:54   81326.1      0.61     425.6       0.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:54   81339.0      0.61     424.9       0.4 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   81352.0      0.61     424.2       0.4 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   81377.2      0.61     423.8       0.4 genblk3[0].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:00:55   81396.7      0.60     422.9       0.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:55   81418.3      0.60     420.9       0.4 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   81444.3      0.60     417.5       0.4 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   81469.2      0.58     415.5       0.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:55   81476.0      0.58     415.4       0.4 genblk3[1].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:00:55   81489.7      0.58     414.9       0.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   81502.7      0.58     414.1       0.4 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   81509.3      0.58     414.0       0.4 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   81514.1      0.58     413.8       0.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:56   81520.5      0.58     413.8       0.4 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:56   81528.4      0.58     413.1       0.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:56   81538.5      0.57     412.9       0.4 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:56   81545.2      0.57     412.5       0.4 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:56   81565.0      0.57     411.7       0.4 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:56   81572.3      0.57     411.4       0.4 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:56   81579.7      0.57     411.0       0.4 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:56   81586.1      0.56     410.2       0.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:56   81604.1      0.56     408.3       0.4 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81627.5      0.56     408.5       0.4 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81639.9      0.56     408.2       0.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81664.9      0.56     407.5       0.4 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81682.6      0.56     407.2       0.4 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81703.7      0.56     406.9       0.4 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81724.8      0.56     406.5       0.4 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81745.9      0.56     406.2       0.4 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81767.0      0.56     405.9       0.4 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81784.6      0.55     405.4       0.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:57   81797.5      0.55     403.2       0.4 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81817.1      0.55     399.3       0.4 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81838.2      0.55     398.5       0.4 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81843.0      0.55     397.4       0.4 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81848.6      0.55     392.9       0.4 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   81863.1      0.55     392.7       0.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:57   81878.6      0.54     392.5       0.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:58   81888.2      0.54     392.3       0.4 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:58   81927.1      0.54     391.9       0.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:58   81932.2      0.54     391.5       0.4 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:58   81937.8      0.54     391.2       0.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:58   81971.1      0.54     390.3       0.4 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:58   81984.8      0.54     390.1       0.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:58   81999.1      0.54     389.9       0.4 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:58   82013.3      0.54     389.8       0.4 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:58   82028.0      0.53     388.2       0.4 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:58   82043.8      0.53     386.9       0.4 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:58   82056.0      0.53     385.8       0.4 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:58   82073.5      0.53     385.0       0.4 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:58   82092.1      0.53     384.5       0.4 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82113.4      0.53     384.1       0.4 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82123.6      0.53     383.8       0.4 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82127.1      0.53     383.8       0.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82130.7      0.53     383.7       0.4 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82134.3      0.53     383.7       0.4 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82137.8      0.53     383.7       0.4 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82161.5      0.53     381.8       0.4 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82167.3      0.52     381.1       0.4 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82195.5      0.52     380.8       0.4 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82209.5      0.52     379.8       0.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:59   82224.2      0.52     378.8       0.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   82236.7      0.52     378.3       0.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82237.4      0.52     378.2       0.4 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82252.2      0.52     376.1       0.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:00   82269.5      0.52     375.1       0.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82277.1      0.52     375.1       0.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82297.7      0.52     374.5       0.3 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82313.7      0.52     373.9       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82347.5      0.52     373.4       0.3 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82360.7      0.51     372.5       0.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82372.6      0.51     369.1       0.3 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82396.5      0.51     366.5       0.3 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82401.9      0.51     366.0       0.3 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   82406.7      0.51     365.3       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:00   82418.1      0.51     364.7       0.3 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   82433.9      0.51     362.0       0.3 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   82436.9      0.51     361.2       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:01   82464.1      0.51     359.8       0.3 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   82471.3      0.51     359.1       0.3 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   82490.8      0.50     356.6       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:01   82504.0      0.50     356.4       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   82510.9      0.50     356.1       0.3 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   82531.2      0.50     354.1       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:01   82545.0      0.50     353.7       0.3 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   82573.2      0.50     352.3       0.3 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   82583.1      0.50     351.2       0.3 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   82588.9      0.49     350.7       0.3 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   82598.3      0.49     349.6       0.3 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82612.6      0.49     349.5       0.3 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82645.9      0.49     347.9       0.3 genblk3[6].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:01:02   82681.2      0.49     344.8       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:02   82696.2      0.49     344.0       0.3 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82695.4      0.49     344.0       0.3 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82698.5      0.49     343.8       0.3 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82711.4      0.48     343.2       0.3 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82723.4      0.48     342.8       0.3 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82766.1      0.48     342.1       0.3 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82786.9      0.48     341.8       0.3 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82803.4      0.48     341.3       0.3 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82817.7      0.48     340.3       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   82827.8      0.48     339.6       0.3 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82831.4      0.48     339.5       0.3 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82846.4      0.48     339.0       0.3 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82863.4      0.48     338.7       0.3 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82872.5      0.48     338.1       0.3 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82891.9      0.48     337.9       0.3 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82907.4      0.48     337.1       0.3 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82914.7      0.48     336.5       0.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82919.8      0.48     334.1       0.3 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82928.7      0.48     333.5       0.3 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82940.9      0.47     332.8       0.3 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82951.3      0.47     332.6       0.3 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   82985.4      0.47     331.0       0.3 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   83027.3      0.47     330.2       0.3 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   83036.2      0.47     328.9       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:03   83044.9      0.47     328.4       0.3 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   83055.8      0.47     327.6       0.3 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83063.4      0.47     327.1       0.3 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83082.2      0.47     326.1       0.3 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83090.9      0.47     325.9       0.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83120.3      0.46     324.6       0.3 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:04   83129.0      0.46     324.4       0.3 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83137.4      0.46     324.1       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83152.9      0.46     324.0       0.3 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:04   83190.0      0.46     323.1       0.3 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83222.0      0.46     321.4       0.3 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83228.9      0.46     321.3       0.3 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83241.6      0.46     320.1       0.3 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83299.8      0.46     319.0       0.3 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83299.8      0.46     318.8       0.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83308.1      0.46     318.3       0.3 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   83316.8      0.46     317.5       0.3 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83322.9      0.46     316.6       0.3 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83348.8      0.46     315.2       0.3 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83365.1      0.45     314.3       0.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83372.2      0.45     314.2       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83402.2      0.45     310.9       0.3 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:05   83405.5      0.45     310.5       0.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:05   83427.6      0.45     308.0       0.3 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83430.9      0.45     307.7       0.3 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83430.9      0.45     307.0       0.3 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83439.8      0.45     306.0       0.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83448.7      0.45     304.7       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83451.0      0.45     303.7       0.3 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83451.5      0.45     303.3       0.3 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83461.1      0.45     302.6       0.3 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83464.4      0.45     301.1       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   83481.0      0.44     299.8       0.3 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83505.4      0.44     298.7       0.3 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83589.2      0.44     297.5       0.3 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83589.2      0.44     295.3       0.3 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83600.9      0.44     292.9       0.3 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83616.9      0.44     291.4       0.3 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83648.2      0.44     288.7       0.3 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83653.8      0.44     288.0       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[7]/D
    0:01:06   83657.9      0.43     287.2       0.3 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83658.4      0.43     287.0       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:06   83673.4      0.43     286.2       0.3 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83680.0      0.43     286.0       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83722.2      0.43     284.4       0.3 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   83724.4      0.43     284.2       0.3 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:06   83749.6      0.43     283.2       0.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:06   83765.9      0.43     282.6       0.3 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83770.4      0.43     280.2       0.3 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83762.3      0.43     279.9       0.3 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83770.7      0.43     279.4       0.3 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83777.8      0.43     279.1       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:07   83793.6      0.42     278.5       0.3 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83805.0      0.42     278.1       0.3 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83814.2      0.42     277.8       0.3 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83821.3      0.42     277.8       0.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83856.8      0.42     275.7       0.3 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83867.3      0.42     275.3       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83883.5      0.42     275.1       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83885.6      0.42     275.0       0.3 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83913.3      0.42     270.5       0.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   83942.2      0.42     269.9       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   83954.7      0.42     269.7       0.2 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   83971.7      0.42     269.3       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   83986.0      0.42     268.7       0.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   83988.7      0.42     267.9       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   83996.1      0.42     267.6       0.2 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   84035.3      0.42     266.3       0.2 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   84042.1      0.42     266.1       0.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   84074.4      0.41     265.5       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   84078.0      0.41     265.2       0.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   84078.7      0.41     264.6       0.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:08   84087.9      0.41     263.8       0.2 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   84090.4      0.41     263.6       0.2 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   84091.7      0.41     263.0       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   84088.4      0.41     261.7       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:08   84146.3      0.41     261.2       0.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84176.1      0.41     260.2       0.2 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84181.6      0.41     259.6       0.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84187.2      0.41     257.0       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:09   84190.0      0.40     256.6       0.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   84206.0      0.40     255.2       0.2 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84223.1      0.40     254.4       0.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84233.2      0.40     253.4       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84218.5      0.40     252.9       0.2 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84225.9      0.40     252.8       0.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84234.5      0.40     252.3       0.2 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84248.2      0.40     252.1       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84258.9      0.40     251.8       0.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84265.0      0.40     251.5       0.2 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84290.7      0.40     251.4       0.2 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   84296.5      0.40     251.2       0.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:10   84300.3      0.40     251.1       0.2 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84294.2      0.40     251.0       0.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84301.1      0.40     250.9       0.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84327.8      0.40     250.5       0.2 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84364.1      0.40     249.5       0.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84384.7      0.40     249.5       0.2 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84416.5      0.40     248.6       0.2 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84420.5      0.40     248.5       0.2 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84430.2      0.40     248.3       0.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   84440.1      0.40     247.5       0.2 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84442.4      0.39     246.8       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84463.0      0.39     245.6       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:10   84493.0      0.39     243.2       0.2 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84528.0      0.39     242.4       0.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   84527.8      0.39     241.5       0.2 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84534.1      0.39     241.0       0.2 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84547.9      0.39     240.7       0.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84552.7      0.39     240.5       0.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:11   84556.8      0.39     239.8       0.2 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84566.9      0.39     239.1       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:11   84575.6      0.39     238.8       0.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84597.7      0.39     237.6       0.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84598.7      0.39     237.4       0.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84610.4      0.39     236.8       0.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84619.5      0.39     236.6       0.2 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84626.4      0.38     235.2       0.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84634.8      0.38     233.8       0.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84642.4      0.38     233.5       0.2 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84641.6      0.38     233.3       0.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   84650.3      0.38     231.4       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84666.5      0.38     230.5       0.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84692.7      0.38     229.3       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84723.5      0.38     228.3       0.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84722.7      0.38     227.6       0.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84778.1      0.38     226.6       0.2 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84781.9      0.37     226.0       0.2 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84810.4      0.37     225.5       0.2 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84803.5      0.37     224.7       1.8 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84815.5      0.37     223.4       1.8 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:12   84858.4      0.37     222.7       1.8 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:12   84869.4      0.37     222.1       1.8 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84871.6      0.37     221.4       1.8 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:12   84903.7      0.37     220.9       1.8 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84913.6      0.37     219.9       1.8 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84930.6      0.37     219.3       1.8 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84961.6      0.37     218.5       1.8 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   84997.4      0.36     217.6       1.8 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   85004.6      0.36     217.0       1.8 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85030.0      0.36     216.8       1.8 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85057.4      0.36     216.7       1.8 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85064.5      0.36     216.8       1.8 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85071.4      0.36     216.5       1.8 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85058.7      0.36     216.2       1.8 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85070.1      0.36     215.5       1.8 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85083.3      0.36     215.1       1.8 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85090.2      0.36     214.8       1.8 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85102.4      0.36     214.6       1.8 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85132.9      0.36     213.9       1.8 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85150.2      0.36     212.8       1.8 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   85157.8      0.36     212.6       1.8 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14   85169.8      0.36     211.1       1.8 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   85182.5      0.36     210.9       1.8 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   85183.2      0.35     210.7       1.8 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:14   85187.3      0.35     210.5       1.8 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   85187.0      0.35     209.5       1.8 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   85191.1      0.35     208.2       1.8 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   85193.9      0.35     207.3       1.7 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:14   85199.5      0.35     207.0       1.7 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   85203.0      0.35     207.0       1.7 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   85233.0      0.35     206.6       1.7 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   85256.9      0.35     206.4       1.7 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   85261.0      0.35     206.4       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:14   85264.8      0.35     206.2       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:14   85278.0      0.35     204.2       1.7 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85284.4      0.35     204.1       1.7 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85284.4      0.35     204.1       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:15   85296.1      0.35     203.7       1.7 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85316.4      0.35     202.7       1.7 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85326.1      0.35     202.2       1.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85321.0      0.35     201.9       1.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:15   85336.0      0.35     200.7       1.7 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15   85342.3      0.35     200.1       1.7 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85345.1      0.35     199.5       1.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85354.5      0.35     198.6       1.7 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85354.8      0.35     198.5       1.7 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85358.6      0.35     198.5       1.7 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85362.4      0.34     198.4       1.7 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85386.0      0.34     198.3       1.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   85393.4      0.34     198.1       1.7 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   85397.7      0.34     197.3       1.7 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   85405.9      0.34     197.0       1.7 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   85412.2      0.34     196.4       1.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   85409.2      0.34     196.3       1.7 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:16   85411.7      0.34     196.3       1.7 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   85431.5      0.34     196.1       1.7 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   85433.0      0.34     195.7       1.7 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   85442.7      0.34     195.4       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:16   85447.5      0.34     195.3       1.7 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   85450.6      0.34     194.1       1.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:16   85453.4      0.34     193.4       1.7 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   85457.7      0.34     193.0       1.7 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   85461.0      0.34     191.9       1.7 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   85480.3      0.34     191.6       1.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:17   85490.2      0.34     191.2       1.7 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   85491.8      0.34     191.1       1.7 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   85496.1      0.34     190.7       1.7 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   85496.3      0.34     190.5       1.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:17   85502.9      0.34     190.5       1.7 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   85502.9      0.34     189.6       1.7 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   85506.7      0.34     189.5       1.7 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   85509.3      0.34     189.0       1.7 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   85519.5      0.34     188.6       1.7 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:17   85521.2      0.34     188.5       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:17   85537.0      0.33     185.7       1.7 genblk3[3].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:01:17   85548.2      0.33     184.5       1.7 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   85529.6      0.33     184.1       1.7 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85558.1      0.33     183.8       1.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85567.2      0.33     183.4       1.7 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85589.3      0.33     183.0       1.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85597.7      0.33     182.8       1.7 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85621.6      0.33     182.7       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18   85634.3      0.33     182.6       1.7 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85637.6      0.33     182.3       1.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:18   85666.4      0.33     181.6       1.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85670.9      0.33     180.7       1.7 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85681.6      0.33     179.9       1.7 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85684.1      0.33     179.7       1.7 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85684.1      0.33     179.1       1.7 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85688.7      0.33     178.9       1.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85692.3      0.33     178.9       1.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85696.3      0.33     178.8       1.7 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   85715.4      0.33     178.0       1.7 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85715.4      0.33     177.8       1.7 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85744.4      0.32     177.2       1.7 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85747.9      0.32     177.1       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:19   85754.0      0.32     176.7       1.7 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85776.4      0.32     176.5       1.7 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85804.1      0.32     176.0       1.7 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85832.6      0.32     175.6       1.7 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85839.2      0.32     175.4       1.7 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85841.7      0.32     175.4       1.7 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85850.6      0.32     174.4       1.7 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85853.9      0.32     174.3       1.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85853.9      0.32     174.3       1.7 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85871.4      0.32     173.7       1.7 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   85895.8      0.32     172.6       1.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   85918.0      0.32     172.0       1.7 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   85922.3      0.32     171.7       1.7 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   85928.1      0.32     171.3       1.7 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   85930.2      0.32     171.1       1.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   85960.7      0.32     170.7       1.7 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   85979.5      0.32     170.1       1.7 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   85993.2      0.32     169.6       1.7 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   86024.9      0.32     168.5       1.7 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   86028.8      0.32     168.2       1.7 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   86062.1      0.31     167.8       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:20   86064.6      0.31     167.8       1.7 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   86068.2      0.31     167.5       1.7 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   86082.9      0.31     167.1       1.7 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   86088.0      0.31     166.7       1.7 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   86081.4      0.31     165.7       1.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   86082.9      0.31     164.9       1.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:21   86099.2      0.31     164.6       1.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   86110.3      0.31     163.6       1.7 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[21]/D
    0:01:21   86144.4      0.31     162.9       1.7 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   86143.1      0.31     162.1       1.7 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   86155.3      0.31     160.9       1.7 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   86139.1      0.31     160.4       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:21   86145.7      0.31     159.3       1.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[7]/D
    0:01:21   86172.9      0.31     158.7       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:21   86154.1      0.31     158.3       1.7 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   86183.3      0.31     158.0       1.7 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:21   86185.3      0.31     157.8       1.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   86193.4      0.30     157.3       1.7 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86228.3      0.30     156.3       1.7 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86232.8      0.30     156.0       1.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86280.4      0.30     155.1       1.7 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86292.1      0.30     155.1       1.7 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86279.6      0.30     154.6       1.7 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86325.9      0.30     153.8       1.7 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86326.4      0.30     153.8       1.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86326.4      0.30     153.5       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:22   86326.4      0.30     153.5       1.7 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86326.4      0.30     153.4       1.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86334.5      0.30     153.0       1.7 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86356.6      0.30     152.0       1.7 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86363.7      0.30     151.8       1.7 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   86363.7      0.30     151.5       1.7 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   86390.2      0.30     150.7       1.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   86399.0      0.30     150.2       1.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   86404.1      0.30     150.0       1.7 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   86417.3      0.30     149.8       1.7 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:23   86418.6      0.29     148.9       1.7 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   86420.4      0.29     148.9       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:23   86430.6      0.29     148.8       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:23   86435.4      0.29     148.6       1.7 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   86434.4      0.29     148.4       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:23   86455.7      0.29     148.0       1.7 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   86460.8      0.29     147.5       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:23   86467.2      0.29     147.5       1.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86470.7      0.29     147.3       1.7 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   86472.8      0.29     147.0       1.7 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86481.6      0.29     146.6       1.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:24   86506.3      0.29     145.7       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:24   86539.1      0.29     145.5       1.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86564.0      0.29     145.2       1.7 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86558.9      0.29     144.2       1.7 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86551.5      0.29     143.9       1.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:24   86550.8      0.29     143.7       1.7 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86553.8      0.29     143.4       1.7 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86578.5      0.29     143.2       1.7 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86583.6      0.29     143.1       1.7 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86589.4      0.29     143.0       1.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86588.6      0.29     142.6       1.7 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   86596.3      0.29     142.7       1.7 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86619.4      0.29     142.6       1.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86668.4      0.29     142.4       1.7 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86647.1      0.29     142.2       1.7 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86673.0      0.28     141.7       1.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86717.2      0.28     140.9       1.7 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86731.5      0.28     140.2       1.7 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25   86735.3      0.28     139.9       1.7 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86723.6      0.28     139.4       1.7 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:25   86749.0      0.28     138.7       1.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86748.2      0.28     138.7       1.7 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86764.0      0.28     138.4       1.7 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86774.2      0.28     138.1       1.7 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86808.2      0.28     137.5       1.7 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86816.6      0.28     137.3       1.7 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86819.7      0.28     137.0       1.7 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   86841.8      0.28     136.5       1.7 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   86862.1      0.28     136.4       1.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   86861.8      0.28     136.1       1.7 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   86897.7      0.28     135.8       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:26   86926.7      0.28     135.5       1.7 genblk3[4].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:01:26   86941.4      0.28     135.1       1.7 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   86948.8      0.28     134.8       1.7 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   86969.6      0.28     134.3       1.7 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   86984.3      0.28     133.9       1.7 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   87005.9      0.28     133.7       1.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   87009.5      0.28     132.9       1.7 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   86996.8      0.27     132.4       1.7 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   87023.5      0.27     131.7       1.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:26   87026.0      0.27     131.3       1.7 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   87030.3      0.27     131.2       1.7 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   87032.1      0.27     130.8       1.7 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87033.6      0.27     130.4       1.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87033.6      0.27     130.4       1.7 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87037.0      0.27     130.3       1.7 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87061.3      0.27     130.0       1.7 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87067.7      0.27     129.2       1.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:27   87118.8      0.27     128.4       1.7 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[21]/D
    0:01:27   87127.4      0.27     128.2       1.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87179.8      0.27     127.5       1.7 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87196.3      0.27     126.9       1.7 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87228.1      0.27     126.6       1.7 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87248.9      0.27     125.4       1.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87276.4      0.27     124.9       1.7 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:27   87274.3      0.27     124.2       1.7 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87319.8      0.26     123.9       1.7 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   87344.5      0.26     123.8       1.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   87335.3      0.26     123.3       1.7 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   87335.6      0.26     123.2       1.7 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   87342.7      0.26     123.2       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:28   87352.1      0.26     122.9       1.7 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   87356.2      0.26     122.9       1.7 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   87393.5      0.26     122.6       1.7 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28   87402.9      0.26     122.4       1.7 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   87408.5      0.26     122.0       1.7 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   87411.1      0.26     121.8       1.7 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   87411.3      0.26     121.8       1.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:28   87422.7      0.26     121.0       1.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:28   87445.4      0.26     120.8       1.7 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   87471.0      0.26     120.6       1.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   87468.5      0.26     119.0       1.7 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87451.5      0.26     118.0       1.7 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87451.7      0.26     117.8       1.7 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87491.1      0.26     117.5       1.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:29   87517.8      0.26     117.3       1.7 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87521.9      0.26     117.1       1.7 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87519.3      0.26     116.1       1.7 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87520.3      0.26     115.8       1.7 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87519.6      0.26     115.8       1.7 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87534.6      0.26     115.2       1.7 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29   87538.1      0.26     115.2       1.7 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87590.7      0.26     114.7       1.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:29   87590.7      0.26     114.5       1.7 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87595.1      0.26     114.2       1.7 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   87602.7      0.26     113.9       1.7 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:30   87602.4      0.26     113.9       1.7 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   87587.9      0.26     113.7       1.7 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   87583.1      0.26     113.1       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:30   87583.1      0.26     113.1       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:30   87603.4      0.25     112.8       1.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   87605.0      0.25     112.5       1.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:30   87614.1      0.25     112.1       1.7 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   87591.5      0.25     111.5       1.7 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   87602.2      0.25     111.2       1.7 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:30   87603.9      0.25     111.0       1.7 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   87609.0      0.25     109.9       1.7 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   87631.4      0.25     109.7       1.7 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   87641.3      0.25     109.4       1.7 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87643.1      0.25     109.3       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:31   87648.4      0.25     109.2       1.7 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87656.6      0.25     109.0       1.7 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87660.4      0.25     109.0       1.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87680.2      0.25     107.6       1.7 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87683.5      0.25     107.2       1.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87678.4      0.25     106.2       1.7 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87687.1      0.25     105.9       1.7 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87690.1      0.25     105.8       1.7 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87707.1      0.25     105.0       3.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87701.8      0.25     104.1       3.3 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   87712.5      0.25     104.0       3.3 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   87711.2      0.25     103.6       3.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32   87710.9      0.25     103.5       3.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:32   87723.4      0.24     103.4       3.3 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   87728.5      0.24     103.3       3.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   87733.8      0.24     103.2       3.3 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   87724.4      0.24     102.5       3.3 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   87723.4      0.24     102.4       3.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   87751.3      0.24     102.0       3.3 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   87773.5      0.24     101.2       3.3 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   87799.1      0.24     101.0       3.3 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   87805.2      0.24     100.9       3.3 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   87827.3      0.24     100.6       3.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32   87838.5      0.24     100.0       3.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:33   87839.8      0.24      99.8       3.3 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   87839.5      0.24      99.7       3.3 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:33   87876.4      0.24      99.5       3.3 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33   87914.3      0.24      99.3       3.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   87916.5      0.24      99.2       3.3 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:33   87918.8      0.24      99.0       3.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:33   87917.3      0.24      99.0       3.3 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   87922.9      0.24      98.7       3.3 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   87931.8      0.24      98.7       3.3 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   87932.0      0.24      98.7       3.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:33   87948.6      0.24      97.8       3.3 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   87976.0      0.24      95.6       3.3 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   88024.3      0.24      93.6       3.3 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:34   88054.5      0.24      92.9       3.3 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   88074.4      0.23      92.1       3.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   88106.9      0.23      90.1       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:34   88148.8      0.23      87.6       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:34   88165.1      0.23      86.0       3.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   88183.4      0.23      85.4       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:34   88193.6      0.23      85.0       3.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   88202.2      0.23      85.0       3.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:34   88211.9      0.23      84.2       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:34   88266.2      0.23      84.1       3.2 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34   88271.3      0.23      83.4       3.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   88277.7      0.22      82.7       3.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:35   88276.7      0.22      82.0       3.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:35   88280.7      0.22      81.2       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:35   88303.4      0.22      80.4       3.2 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:35   88326.2      0.22      79.3       3.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   88338.2      0.22      79.1       4.5 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   88377.3      0.22      79.0       4.5 genblk3[7].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:35   88388.0      0.22      78.9       4.5 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:35   88394.3      0.22      78.4       4.5 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   88408.6      0.22      78.1       4.5 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:35   88433.7      0.22      77.8       4.5 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:35   88465.7      0.21      77.5       4.5 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:35   88482.0      0.21      77.1       4.5 genblk3[6].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:36   88502.3      0.21      76.3       4.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:36   88509.2      0.21      76.3       4.4 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   88519.1      0.21      76.1       4.4 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   88554.7      0.21      75.8       4.4 genblk3[6].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:36   88565.4      0.21      75.6       4.4 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   88585.7      0.21      75.4       4.4 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:36   88599.4      0.21      75.2       4.4 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   88613.2      0.21      74.9       4.4 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36   88620.8      0.21      74.5       4.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:36   88615.7      0.21      73.9       4.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:36   88592.3      0.21      73.9       4.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   88599.4      0.20      73.7       4.4 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36   88599.9      0.20      73.6       4.4 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   88603.2      0.20      73.5       4.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:36   88619.0      0.20      73.4       4.4 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37   88621.8      0.20      73.4       4.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:37   88626.9      0.20      73.3       4.4 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37   88634.2      0.20      73.2       4.4 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   88640.1      0.20      73.1       4.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:37   88652.5      0.20      72.5       4.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:37   88668.6      0.20      71.9       4.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:37   88676.4      0.20      71.8       4.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37   88687.9      0.20      71.6       4.4 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37   88681.3      0.20      71.6       4.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:37   88686.9      0.20      71.6       4.4 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   88716.1      0.20      71.4       4.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   88741.5      0.20      71.2       4.4 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37   88741.7      0.20      71.2       4.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   88748.4      0.19      71.1       4.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   88766.1      0.19      70.8       4.4 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38   88789.5      0.19      70.8       4.4 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   88791.8      0.19      70.7       4.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:38   88803.3      0.19      70.7       4.4 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38   88815.7      0.19      70.4       4.4 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   88821.5      0.19      70.3       4.4 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   88844.7      0.19      70.2       4.4 genblk3[4].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:01:38   88851.8      0.19      69.7       4.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   88865.0      0.19      69.2       4.4 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:38   88874.7      0.19      69.2       4.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:38   88871.4      0.19      69.2       4.4 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38   88869.1      0.19      69.0       4.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   88884.1      0.19      68.9       4.4 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   88938.7      0.19      68.7       4.4 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   88945.8      0.19      68.7       4.4 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   88957.5      0.19      68.7       4.4 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38   88967.4      0.19      68.5       4.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   88985.2      0.19      68.4       4.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   88989.5      0.19      68.2       4.4 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   88998.4      0.18      68.2       4.4 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39   88989.3      0.18      68.1       4.4 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   88996.4      0.18      67.8       4.4 genblk3[4].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:01:39   89004.5      0.18      67.6       4.4 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   89010.4      0.18      67.5       4.4 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   89038.6      0.18      67.3       4.4 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   89039.6      0.18      67.2       4.4 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   89049.0      0.18      66.9       4.4 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   89078.2      0.18      66.8       4.4 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39   89089.9      0.18      66.9       4.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:39   89094.2      0.18      66.5       4.4 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39   89118.9      0.18      66.1       4.4 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39   89124.2      0.18      65.4       4.4 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   89126.8      0.18      65.3       4.4 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40   89139.5      0.18      64.9       4.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:40   89159.6      0.18      64.8       4.4 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40   89161.6      0.18      64.8       4.4 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   89166.4      0.18      64.6       4.4 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   89174.3      0.18      64.6       4.4 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   89184.2      0.18      64.5       4.4 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   89213.9      0.18      64.0       4.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:40   89221.1      0.18      64.0       4.4 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40   89230.5      0.18      63.7       4.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   89243.7      0.18      63.3       4.4 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40   89256.4      0.17      63.0       4.4 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   89264.3      0.17      62.9       4.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40   89281.0      0.17      62.9       4.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:41   89287.7      0.17      62.7       4.4 genblk3[7].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:01:41   89312.0      0.17      62.3       4.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:41   89323.2      0.17      62.1       4.4 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:41   89336.7      0.17      61.9       4.4 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:41   89339.5      0.17      61.9       4.4 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   89354.5      0.17      61.7       4.4 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   89340.0      0.17      61.4       4.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:41   89341.5      0.17      61.2       4.4 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   89343.3      0.17      61.2       4.4 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:41   89352.7      0.17      61.2       4.4 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   89362.1      0.17      61.0       4.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:41   89393.6      0.17      60.9       4.4 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   89402.0      0.17      60.9       4.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:41   89405.8      0.17      60.6       4.4 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   89406.6      0.17      60.3       4.4 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   89409.1      0.17      60.0       4.4 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:42   89428.4      0.17      59.5       4.4 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   89431.0      0.17      59.2       4.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   89445.2      0.17      58.8       4.4 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   89436.3      0.17      58.7       4.4 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:42   89446.7      0.17      58.2       4.4 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   89424.6      0.17      58.1       4.4 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   89439.9      0.16      57.7       4.5 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   89433.8      0.16      57.4       4.5 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   89437.6      0.16      57.2       4.5 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:42   89460.0      0.16      56.8       4.4 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   89474.2      0.16      56.8       4.4 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:42   89474.7      0.16      56.8       4.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:42   89479.3      0.16      56.8       4.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:43   89477.5      0.16      56.7       4.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:43   89438.6      0.16      56.4       4.4 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   89405.8      0.16      56.3       4.4                          
    0:01:44   88631.2      0.16      55.6       4.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:44   88631.2      0.16      38.0       4.4                          
    0:01:45   88624.3      0.16      37.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:45   88631.7      0.16      37.5       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   88641.9      0.16      37.3       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:45   88651.5      0.16      37.1       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:45   88658.4      0.16      37.0       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   88665.0      0.16      36.9       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:45   88675.4      0.16      36.0       0.0 genblk3[0].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:01:45   88703.1      0.16      35.8       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   88706.4      0.16      35.7       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:45   88729.5      0.15      35.6       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:45   88731.1      0.15      35.5       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:45   88735.4      0.15      35.3       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   88738.4      0.15      35.2       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   88753.2      0.15      34.9       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:45   88756.7      0.15      34.8       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   88768.9      0.15      34.3       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:46   88750.4      0.15      33.9       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   88749.6      0.15      33.9       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   88748.1      0.14      33.7       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   88747.8      0.14      33.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:46   88745.6      0.14      33.6       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D
    0:01:46   88744.3      0.14      33.3       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:46   88748.1      0.14      33.3       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:46   88751.7      0.14      33.3       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   88755.5      0.14      33.1       0.0                          
    0:01:46   88755.5      0.14      33.1       0.0                          
    0:01:46   88758.3      0.14      33.0       0.0                          
    0:01:46   88750.6      0.14      32.9       0.0                          
    0:01:46   88762.8      0.14      32.7       0.0                          
    0:01:47   88766.1      0.14      32.8       0.0                          
    0:01:47   88767.9      0.14      32.7       0.0                          
    0:01:47   88767.7      0.14      32.7       0.0                          
    0:01:47   88789.8      0.14      32.4       0.0                          
    0:01:47   88792.1      0.14      32.3       0.0                          
    0:01:47   88799.4      0.14      32.0       0.0                          
    0:01:47   88803.5      0.14      31.9       0.0                          
    0:01:47   88805.5      0.14      31.8       0.0                          
    0:01:47   88807.6      0.14      31.7       0.0                          
    0:01:47   88831.2      0.14      31.2       0.0                          
    0:01:47   88828.4      0.14      30.9       0.0                          
    0:01:47   88855.1      0.14      30.9       0.0                          
    0:01:47   88855.6      0.14      30.8       0.0                          
    0:01:47   88881.3      0.14      30.1       0.0                          
    0:01:47   88887.6      0.14      30.0       0.0                          
    0:01:47   88884.3      0.14      29.7       0.0                          
    0:01:47   88888.6      0.14      29.5       0.0                          
    0:01:48   88888.1      0.14      29.2       0.0                          
    0:01:48   88960.3      0.14      28.8       0.0                          
    0:01:48   88962.6      0.14      28.8       0.0                          
    0:01:48   88974.0      0.14      28.6       0.0                          
    0:01:48   88977.6      0.14      28.3       0.0                          
    0:01:48   89000.5      0.14      28.1       0.0                          
    0:01:48   89001.7      0.14      28.2       0.0                          
    0:01:48   89001.5      0.14      28.1       0.0                          
    0:01:48   89013.9      0.14      27.9       0.0                          
    0:01:48   89026.6      0.14      27.5       0.0                          
    0:01:48   89005.3      0.14      27.4       0.0                          
    0:01:48   89030.5      0.14      27.2       0.0                          
    0:01:48   89052.8      0.14      27.0       0.0                          
    0:01:48   89049.0      0.14      27.0       0.0                          
    0:01:48   89078.0      0.14      26.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:48   89078.0      0.14      26.9       0.0                          
    0:01:49   89078.0      0.14      26.9       0.0                          
    0:01:50   86962.2      0.15      26.7       0.0                          
    0:01:50   85988.4      0.20      27.8       0.0                          
    0:01:50   85946.7      0.20      27.8       0.0                          
    0:01:50   85940.3      0.20      27.8       0.0                          
    0:01:50   85940.3      0.20      27.8       0.0                          
    0:01:50   85940.3      0.20      27.8       0.0                          
    0:01:51   85938.0      0.17      37.2       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   85940.3      0.16      37.1       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   86024.4      0.15      34.5       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   86027.0      0.15      34.5       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:52   86032.1      0.15      34.3       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   86047.8      0.15      34.1       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   86075.0      0.15      33.8       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   86081.4      0.15      33.6       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:52   86087.5      0.15      33.5       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   86091.0      0.15      33.4       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   86096.1      0.15      33.3       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:52   86118.2      0.15      33.2       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   86120.3      0.15      33.1       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:52   86143.4      0.14      33.0       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   86151.8      0.14      32.8       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   86163.7      0.14      32.5       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   86170.1      0.14      32.4       0.0                          
    0:01:52   86172.6      0.14      32.4       0.0                          
    0:01:52   86202.6      0.14      32.2       0.0                          
    0:01:52   86205.6      0.14      32.2       0.0                          
    0:01:52   86212.3      0.14      31.9       0.0                          
    0:01:53   86212.5      0.14      31.9       0.0                          
    0:01:53   86218.4      0.14      31.7       0.0                          
    0:01:53   86211.0      0.14      31.7       0.0                          
    0:01:53   86214.3      0.14      31.5       0.0                          
    0:01:53   86214.8      0.14      31.5       0.0                          
    0:01:53   86240.5      0.14      31.4       0.0                          
    0:01:53   86298.9      0.14      30.8       0.0                          
    0:01:53   86309.1      0.14      30.7       0.0                          
    0:01:53   86364.5      0.14      30.6       0.0                          
    0:01:53   86395.2      0.14      30.5       0.0                          
    0:01:53   86420.9      0.14      30.4       0.0                          
    0:01:53   86425.7      0.14      30.2       0.0                          
    0:01:53   86431.1      0.14      30.2       0.0                          
    0:01:53   86431.1      0.14      30.2       0.0                          
    0:01:54   84941.0      0.13      29.6       0.0                          
    0:01:55   84866.8      0.13      29.5       0.0                          
    0:01:55   84866.1      0.13      29.5       0.0                          
    0:01:55   84866.1      0.13      29.5       0.0                          
    0:01:55   84866.1      0.13      29.5       0.0                          
    0:01:55   84866.1      0.13      29.5       0.0                          
    0:01:55   84866.1      0.13      29.5       0.0                          
    0:01:55   84866.1      0.13      29.5       0.0                          
    0:01:55   84867.8      0.17      35.5       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:55   84871.1      0.16      35.4       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:56   84963.6      0.13      32.6       0.0                          
    0:01:56   84965.2      0.13      32.6       0.0                          
    0:01:56   84970.8      0.13      32.4       0.0                          
    0:01:56   84980.4      0.13      32.3       0.0                          
    0:01:56   84982.2      0.13      32.3       0.0                          
    0:01:56   84991.1      0.13      32.2       0.0                          
    0:01:56   85002.8      0.13      32.0       0.0                          
    0:01:56   85003.3      0.13      32.0       0.0                          
    0:01:56   85006.6      0.13      32.0       0.0                          
    0:01:56   85006.8      0.13      32.0       0.0                          
    0:01:56   85032.0      0.13      31.8       0.0                          
    0:01:56   85047.0      0.12      31.6       0.0                          
    0:01:56   85048.3      0.12      31.5       0.0                          
    0:01:56   85049.8      0.12      31.5       0.0                          
    0:01:56   85053.9      0.12      31.3       0.0                          
    0:01:57   85061.7      0.12      31.2       0.0                          
    0:01:57   85066.1      0.12      31.2       0.0                          
    0:01:57   85067.8      0.12      31.2       0.0                          
    0:01:57   85073.2      0.12      30.8       0.0                          
    0:01:57   85080.6      0.12      30.7       0.0                          
    0:01:57   85085.1      0.12      30.5       0.0                          
    0:01:57   85090.0      0.12      30.4       0.0                          
    0:01:57   85094.0      0.12      30.1       0.0                          
    0:01:57   85120.2      0.12      29.9       0.0                          
    0:01:57   85124.0      0.12      29.9       0.0                          
    0:01:57   85128.8      0.12      29.7       0.0                          
    0:01:57   85138.7      0.12      29.6       0.0                          
    0:01:57   85140.8      0.12      29.6       0.0                          
    0:01:57   85144.1      0.12      29.5       0.0                          
    0:01:57   85160.6      0.12      29.4       0.0                          
    0:01:58   85170.0      0.12      29.1       0.0                          
    0:01:58   85179.7      0.12      28.6       0.0                          
    0:01:58   85185.8      0.12      28.6       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:58   85184.7      0.12      28.7       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:58   85184.7      0.12      28.6       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:58   85184.0      0.12      28.6       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:58   85183.2      0.12      28.6       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:58   85183.2      0.12      28.5       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:58   85189.3      0.12      28.5       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:58   85192.9      0.12      28.5       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:58   85198.7      0.12      28.4       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:58   85199.5      0.12      28.1       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:58   85202.8      0.12      28.0       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[11]/D
    0:01:58   85208.6      0.12      27.9       0.0                          
    0:01:59   85216.0      0.12      27.9       0.0                          
    0:01:59   85218.6      0.12      27.9       0.0                          
    0:01:59   85226.7      0.12      27.9       0.0                          
    0:01:59   85232.3      0.12      27.8       0.0                          
    0:01:59   85231.0      0.12      27.7       0.0                          
    0:01:59   85237.4      0.12      27.6       0.0                          
    0:01:59   85248.8      0.12      27.5       0.0                          
    0:01:59   85287.2      0.12      27.2       0.0                          
    0:01:59   85288.7      0.12      27.2       0.0                          
    0:01:59   85292.8      0.12      26.9       0.0                          
    0:01:59   85293.0      0.12      26.9       0.0                          
    0:01:59   85307.2      0.12      26.8       0.0                          
    0:01:59   85304.7      0.12      26.7       0.0                          
    0:01:59   85311.3      0.12      26.5       0.0                          
    0:01:59   85310.6      0.12      26.5       0.0                          
    0:01:59   85314.6      0.12      26.3       0.0                          
    0:01:59   85314.4      0.12      26.3       0.0                          
    0:01:59   85324.0      0.12      26.1       0.0                          
    0:02:00   85326.8      0.12      26.1       0.0                          
    0:02:00   85331.6      0.12      26.0       0.0                          
    0:02:00   85341.8      0.12      26.0       0.0                          
    0:02:00   85352.2      0.12      25.9       0.0                          
    0:02:00   85353.0      0.12      25.8       0.0                          
    0:02:00   85383.7      0.12      25.6       0.0                          
    0:02:00   85392.9      0.12      25.1       0.0                          
    0:02:00   85407.4      0.12      25.1       0.0                          
    0:02:00   85414.0      0.12      24.9       0.0                          
    0:02:00   85415.3      0.12      24.9       0.0                          
    0:02:00   85420.8      0.12      24.8       0.0                          
    0:02:00   85422.1      0.12      24.7       0.0                          
    0:02:00   85422.4      0.12      24.6       0.0                          
    0:02:00   85431.3      0.12      24.5       0.0                          
    0:02:00   85435.3      0.12      24.4       0.0                          
    0:02:00   85432.8      0.12      24.3       0.0                          
    0:02:00   85438.4      0.12      24.2       0.0                          
    0:02:00   85438.4      0.12      24.1       0.0                          
    0:02:01   85462.0      0.12      24.0       0.0                          
    0:02:01   85507.5      0.12      23.8       0.0                          
    0:02:01   85506.7      0.12      23.6       0.0                          
    0:02:01   85503.4      0.12      23.6       0.0                          
    0:02:01   85510.8      0.12      23.6       0.0                          
    0:02:01   85512.6      0.12      23.5       0.0                          
    0:02:01   85512.6      0.12      23.4       0.0                          
    0:02:01   85536.7      0.12      23.4       0.0                          
    0:02:01   85537.0      0.12      23.3       0.0                          
    0:02:01   85558.3      0.12      23.1       0.0                          
    0:02:01   85563.7      0.12      23.0       0.0                          
    0:02:01   85567.2      0.12      23.0       0.0                          
    0:02:01   85573.8      0.12      23.0       0.0                          
    0:02:01   85618.1      0.12      22.8       0.0                          
    0:02:01   85651.4      0.12      22.5       0.0                          
    0:02:01   85659.5      0.12      22.0       0.0                          
    0:02:01   85659.5      0.12      22.0       0.0                          
    0:02:01   85704.2      0.12      21.8       0.0                          
    0:02:01   85706.8      0.12      21.7       0.0                          
    0:02:02   85710.6      0.12      21.6       0.0                          
    0:02:02   85733.2      0.12      21.5       0.0                          
    0:02:02   85739.3      0.12      21.2       0.0                          
    0:02:02   85768.0      0.12      21.1       0.0                          
    0:02:02   85768.5      0.12      21.1       0.0                          
    0:02:02   85768.5      0.12      21.1       0.0                          
    0:02:02   85772.3      0.12      20.8       0.0                          
    0:02:02   85816.0      0.12      20.7       0.0                          
    0:02:02   85860.5      0.12      20.5       0.0                          
    0:02:02   85881.9      0.12      20.3       0.0                          
    0:02:02   85914.1      0.12      20.2       0.0                          
    0:02:02   85947.2      0.12      19.6       0.0                          
    0:02:02   85946.2      0.12      19.5       0.0                          
    0:02:02   85945.1      0.12      19.4       0.0                          
    0:02:02   85969.0      0.12      19.1       0.0                          
    0:02:02   85975.1      0.12      18.9       0.0                          
    0:02:02   86006.1      0.12      18.7       0.0                          
    0:02:02   86030.3      0.12      18.6       0.0                          
    0:02:02   86031.0      0.12      18.6       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:03   86034.1      0.11      18.5       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:03   86041.7      0.11      18.5       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 11:51:46 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    184
    Unconnected ports (LINT-28)                                   184

Cells                                                             272
    Connected to power or ground (LINT-32)                        264
    Nets connected to multiple pins on same cell (LINT-33)          8
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH16_0', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_3', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_5', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_6', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_7', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_9', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_10', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_11', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_12', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_13', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_14', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_15', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_16', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_17', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_18', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_19', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_20', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_21', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_22', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_23', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_24', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_25', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_26', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_27', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_28', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_29', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_30', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_31', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_32', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_33', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_34', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_35', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_36', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_37', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_38', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_39', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_40', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_41', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_42', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_43', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_44', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_45', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_46', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_47', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_48', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_49', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_50', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_51', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_52', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_53', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_54', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_55', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_63_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_63_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_62_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_62_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_61_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_61_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_60_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_60_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_59_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_59_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_58_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_58_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_57_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_57_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_55_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_55_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_54_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_54_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_53_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_53_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_52_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_52_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_51_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_51_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_50_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_50_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_49_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_49_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_47_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_47_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_46_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_46_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_45_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_45_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_44_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_44_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_43_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_43_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_42_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_42_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_41_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_41_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_39_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_39_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_38_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_38_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_37_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_37_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_36_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_36_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_35_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_35_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_34_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_34_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_33_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_33_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_31_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_31_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_30_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_30_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_29_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_29_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_28_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_28_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_27_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_27_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_26_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_26_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_25_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_25_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_23_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_23_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_22_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_22_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_21_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_21_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_20_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_20_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_19_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_19_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_18_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_18_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_17_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_17_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_56_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_56_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_48_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_48_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_40_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_40_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_32_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_32_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_24_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_24_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_16_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_16_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_0', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH24_0', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_1', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_2', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_3', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_4', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_5', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_6', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_7', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH24_1', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_2', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_3', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_4', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_5', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_6', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_7', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_8', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_9', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_10', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_11', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_12', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_13', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_14', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_15', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_16', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_17', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_18', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_19', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_20', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_21', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_22', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_23', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_24', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_25', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_26', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_27', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_28', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_29', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_30', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_31', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_32', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_33', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_34', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_35', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_36', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_37', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_38', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_39', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_40', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_41', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_42', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_43', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_44', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_45', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_46', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_47', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_48', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_49', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_50', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_51', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_52', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_53', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_54', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_55', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_56', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_57', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_58', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_59', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_60', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_61', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_62', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_63', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[4].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[5].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[6].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[7].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 225 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_8 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_8'
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[6].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[6].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[5].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[5].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[4].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[4].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[6].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[6].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[5].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[5].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[4].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[4].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:50   91942.2      6.40    8489.6      20.5                                0.00  
    0:02:51   91687.3      6.40    8475.4      20.6                                0.00  
    0:02:51   91687.3      6.40    8475.4      20.6                                0.00  
    0:02:51   91687.3      6.40    8474.2      20.6                                0.00  
    0:02:51   91687.3      6.40    8474.2      20.6                                0.00  
    0:02:57   84131.1      6.19    7293.2      10.2                                0.00  
    0:02:58   83833.5      5.97    7260.7      10.6                                0.00  
    0:02:59   83838.0      5.96    7244.4      10.6                                0.00  
    0:02:59   83849.7      5.96    7231.2      10.6                                0.00  
    0:02:59   83844.9      5.96    7218.4      10.5                                0.00  
    0:03:00   83846.2      5.96    7210.0      10.5                                0.00  
    0:03:00   83845.4      5.96    7207.0      10.5                                0.00  
    0:03:00   83841.6      5.96    7199.7      10.5                                0.00  
    0:03:01   83844.9      5.96    7185.7      10.5                                0.00  
    0:03:01   83844.9      5.96    7185.7      10.5                                0.00  
    0:03:01   83844.9      5.96    7185.7      10.5                                0.00  
    0:03:01   83942.7      5.96    7152.1       3.7                                0.00  
    0:03:02   83961.0      5.96    7150.7       2.8                                0.00  
    0:03:02   83974.3      5.96    7149.7       2.4                                0.00  
    0:03:02   83978.3      5.96    7149.6       2.3                                0.00  
    0:03:02   83978.3      5.96    7149.6       2.3                                0.00  
    0:03:02   83978.3      5.96    7149.6       2.3                                0.00  
    0:03:02   83978.3      5.96    7149.6       2.3                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:02   83978.3      5.96    7149.6       2.3                                0.00  
    0:03:02   84017.7      5.86    7147.8       2.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:02   84060.4      5.73    7139.9       2.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:02   84093.7      5.68    7128.4       2.3 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:02   84155.7      5.65    7104.4       2.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:02   84211.4      5.64    7098.4       2.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03   84269.8      5.61    7092.0       2.3 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:03   84302.9      5.60    7083.1       2.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:03   84311.5      5.59    7078.5       2.3 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:03   84348.1      5.58    7075.1       2.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:03   84371.2      5.57    7065.8       2.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:03   84427.1      5.56    7057.7       2.2 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:03   84443.7      5.55    7049.8       2.3 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:03   84465.0      5.53    7038.3       2.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:03   84502.1      5.52    7043.2       2.2 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:03   84537.7      5.51    7035.6       2.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:03   84542.8      5.50    7034.3       2.3 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:04   84626.1      5.45    7024.4       2.2 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:04   84754.2      5.42    7002.9       2.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:04   84785.2      5.41    6998.2       2.2 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:04   84802.3      5.41    6991.1       2.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:04   84816.7      5.40    6985.2       2.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:04   84812.9      5.40    6983.0       2.2 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:04   84827.2      5.39    6970.1       2.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:04   84832.3      5.38    6966.1       2.2 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:04   84835.8      5.37    6964.6       2.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:04   84837.8      5.36    6957.9       2.2 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:04   84866.8      5.35    6954.8       2.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:04   84884.9      5.35    6948.9       2.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:04   84914.8      5.34    6948.7       2.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:05   84915.1      5.34    6942.3       2.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:05   84916.4      5.34    6940.1       2.2 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:05   84928.1      5.33    6937.3       2.2 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:05   84993.6      5.32    6930.7       2.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:05   84995.2      5.32    6929.3       2.1 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:05   85032.0      5.31    6927.4       2.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:05   85043.7      5.31    6921.4       2.1 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:05   85052.3      5.30    6920.4       2.1 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:05   85105.5      5.30    6917.6       2.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:05   85107.0      5.29    6915.2       2.3 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:05   85158.6      5.29    6903.0       2.3 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:05   85200.3      5.28    6898.9       2.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:06   85232.8      5.27    6891.9       2.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:06   85240.2      5.27    6891.0       2.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:06   85281.6      5.27    6884.8       2.2 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:06   85354.5      5.26    6876.2       2.1 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:06   85390.9      5.25    6870.1       2.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:06   85410.2      5.25    6858.0       2.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:06   85437.6      5.24    6843.3       2.1 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:06   85455.4      5.23    6836.0       2.1 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:06   85469.9      5.23    6833.2       2.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:06   85486.2      5.22    6828.7       2.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:06   85498.6      5.22    6823.5       2.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:07   85511.1      5.21    6820.8       2.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:07   85514.4      5.21    6818.5       2.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:07   85529.1      5.20    6811.4       2.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07   85559.4      5.20    6807.9       2.1 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:07   85565.7      5.19    6797.6       2.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:07   85623.4      5.19    6793.9       2.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:07   85644.7      5.18    6789.3       2.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:07   85660.5      5.18    6783.9       2.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:07   85670.9      5.18    6779.2       2.1 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:07   85715.7      5.17    6774.1       2.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:07   85722.5      5.17    6761.9       2.1 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:07   85726.1      5.17    6761.8       2.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:07   85742.6      5.16    6743.3       2.1 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:08   85775.4      5.15    6736.7       2.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:08   85784.3      5.15    6736.0       2.1 genblk3[6].U_pe_border/U_acc/sum_o_reg[19]/D      0.00  
    0:03:08   85828.2      5.14    6728.2       2.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:08   85841.7      5.14    6725.3       2.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:08   85863.8      5.13    6722.8       2.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:08   85877.3      5.13    6724.7       2.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:08   85885.4      5.12    6721.3       2.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:08   85884.7      5.12    6721.6       2.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08   85908.8      5.12    6719.4       2.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:08   85915.9      5.11    6718.2       2.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:08   85934.2      5.11    6714.7       2.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:08   85965.5      5.11    6709.2       2.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:08   85967.3      5.10    6703.5       2.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:09   85973.1      5.10    6700.7       2.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:09   86013.0      5.09    6691.1       2.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:09   86045.8      5.09    6680.0       2.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:09   86054.9      5.09    6677.2       2.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:09   86078.3      5.08    6672.9       2.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:09   86122.8      5.07    6664.7       2.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:09   86121.5      5.06    6662.5       2.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:09   86124.1      5.06    6662.5       2.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:09   86124.6      5.06    6662.1       2.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:09   86158.9      5.06    6652.4       2.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:10   86176.2      5.06    6649.5       2.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:10   86179.7      5.05    6647.8       2.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:10   86215.3      5.05    6644.7       2.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:10   86216.3      5.05    6643.5       2.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:10   86218.6      5.05    6643.0       2.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:10   86229.0      5.05    6635.7       1.9 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:10   86238.2      5.04    6626.4       1.9 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:10   86251.9      5.04    6625.6       1.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:10   86264.4      5.04    6623.9       1.9 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:10   86275.5      5.03    6618.6       1.9 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:10   86289.8      5.03    6614.6       1.8 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:11   86312.1      5.02    6611.9       1.8 genblk3[3].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:11   86326.4      5.00    6609.5       1.8 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:11   86362.5      5.00    6600.3       1.8 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:11   86367.3      4.99    6586.5       1.8 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:11   86418.9      4.98    6583.2       1.8 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:11   86444.8      4.98    6577.6       1.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:11   86446.1      4.97    6577.1       1.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:11   86454.2      4.97    6568.4       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:11   86468.2      4.97    6563.3       1.7 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:11   86484.9      4.96    6557.7       1.7 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:12   86511.9      4.96    6531.7       1.7 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:12   86512.4      4.95    6525.5       1.7 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:12   86521.0      4.95    6522.6       1.7 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:12   86561.7      4.94    6513.4       1.7 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:12   86565.3      4.93    6512.3       1.7 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:12   86599.1      4.93    6511.1       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:12   86615.3      4.92    6510.1       1.6 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:12   86620.2      4.91    6509.5       1.6 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:12   86631.3      4.90    6506.0       1.6 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:12   86637.9      4.90    6504.9       1.6 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:12   86639.5      4.89    6496.7       1.6 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:13   86648.1      4.89    6486.9       1.6 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:13   86666.2      4.89    6482.3       1.6 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:13   86671.7      4.88    6479.6       1.6 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:13   86694.9      4.88    6468.8       1.6 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:13   86724.6      4.88    6466.9       1.6 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:13   86729.4      4.87    6466.1       1.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:13   86741.1      4.87    6460.3       1.6 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:13   86768.8      4.87    6460.2       1.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:13   86776.7      4.86    6453.2       1.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13   86788.4      4.86    6454.3       1.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:13   86812.8      4.86    6443.9       1.6 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:13   86825.5      4.85    6438.8       1.5 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:14   86842.3      4.85    6436.0       1.6 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:14   86867.7      4.85    6424.7       1.6 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   86882.7      4.84    6413.8       1.5 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14   86912.4      4.84    6407.2       1.5 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   86912.2      4.84    6398.4       1.5 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14   86916.2      4.84    6395.0       1.5 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14   86947.2      4.83    6392.1       1.5 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   86954.6      4.83    6390.2       1.5 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   86959.4      4.83    6388.1       1.5 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   86993.0      4.82    6385.1       1.5 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   87003.9      4.82    6384.2       1.5 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   87010.3      4.82    6383.2       1.5 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87013.6      4.81    6382.2       1.5 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87024.2      4.81    6381.1       1.5 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87047.4      4.81    6382.0       1.5 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87071.0      4.80    6374.7       1.5 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87117.3      4.80    6375.8       1.5 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15   87125.4      4.79    6375.0       1.5 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87136.1      4.79    6374.1       1.5 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87136.6      4.79    6372.4       1.5 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:15   87150.3      4.79    6372.6       1.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87161.0      4.79    6362.6       1.4 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87190.5      4.78    6354.1       1.4 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87190.5      4.78    6353.4       1.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   87228.6      4.78    6352.5       1.4 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:15   87267.2      4.77    6353.0       1.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   87274.8      4.77    6351.2       1.4 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   87327.2      4.77    6347.6       1.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   87329.7      4.76    6347.2       1.4 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:16   87330.5      4.76    6346.5       1.4 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   87331.8      4.75    6345.0       1.4 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   87339.9      4.75    6340.3       1.4 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:16   87346.2      4.75    6338.0       1.4 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:16   87347.0      4.75    6335.0       1.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   87356.9      4.75    6329.9       1.4 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:16   87367.3      4.75    6329.6       1.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   87371.4      4.74    6329.9       1.4 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:16   87385.6      4.74    6326.4       1.4 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:16   87394.0      4.74    6322.6       1.4 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   87408.5      4.74    6322.0       1.4 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:17   87410.0      4.73    6319.2       1.4 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[20]/D      0.00  
    0:03:17   87433.7      4.73    6302.1       1.3 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   87429.3      4.73    6301.8       1.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   87443.3      4.72    6296.4       1.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   87460.1      4.72    6290.0       1.3 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   87465.7      4.71    6289.0       1.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   87468.7      4.71    6289.0       1.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17   87479.7      4.71    6288.5       1.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   87485.0      4.71    6286.7       1.3 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   87480.9      4.71    6286.1       1.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   87487.3      4.71    6282.4       1.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:18   87487.3      4.70    6281.8       1.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   87494.4      4.70    6280.4       1.3 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   87488.1      4.70    6280.2       1.3 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   87492.6      4.70    6277.3       1.3 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:18   87499.5      4.69    6268.7       1.3 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   87526.7      4.69    6261.7       1.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   87540.4      4.69    6260.6       1.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   87547.3      4.68    6259.6       1.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   87577.8      4.68    6256.6       1.2 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   87577.5      4.67    6255.8       1.2 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   87579.0      4.67    6255.8       1.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   87578.8      4.67    6255.7       1.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   87607.0      4.67    6254.7       1.2                                0.00  
    0:03:19   87618.9      4.67    6253.7       1.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   87617.7      4.67    6252.8       1.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   87632.4      4.66    6250.7       1.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   87641.3      4.66    6250.1       1.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   87672.1      4.66    6248.9       1.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   87698.2      4.65    6243.4       1.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   87701.8      4.65    6242.3       1.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   87729.7      4.64    6241.0       1.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   87737.4      4.64    6238.7       1.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   87752.4      4.64    6237.5       1.1 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   87765.3      4.64    6237.0       1.1 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   87778.0      4.64    6232.5       1.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:20   87778.5      4.64    6232.5       1.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   87788.7      4.63    6230.4       1.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   87795.6      4.63    6230.0       1.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:20   87816.7      4.63    6229.2       1.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   87861.9      4.62    6227.1       1.1 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:03:20   87863.2      4.62    6224.2       1.2 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   87860.4      4.62    6219.8       1.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   87876.4      4.61    6216.3       1.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   87871.8      4.61    6214.8       1.2 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:21   87900.8      4.61    6209.7       1.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   87903.3      4.61    6205.0       1.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   87931.5      4.60    6202.8       1.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   87931.3      4.60    6197.6       1.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:21   87953.1      4.59    6193.7       1.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:21   87943.0      4.59    6192.7       1.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   87947.8      4.59    6192.5       1.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:21   87968.4      4.58    6184.8       1.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   87974.7      4.58    6184.8       1.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   87987.2      4.58    6183.4       1.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   87983.4      4.58    6180.8       1.2 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   87990.8      4.58    6179.4       1.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   87999.1      4.58    6176.0       1.3 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   88000.9      4.57    6175.7       1.3 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   88016.4      4.57    6174.9       1.3 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   88023.3      4.57    6174.7       1.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:22   88025.8      4.57    6174.6       1.3 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   88023.8      4.57    6174.0       1.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   88021.0      4.57    6173.9       1.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   88026.6      4.57    6173.8       1.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   88029.1      4.57    6173.7       1.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   88027.6      4.57    6170.9       1.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:23   88027.6      4.57    6170.4       1.3 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   88025.8      4.57    6170.0       1.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   88026.1      4.56    6169.6       1.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   88028.9      4.56    6168.2       1.3 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   88043.1      4.56    6165.8       1.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   88055.1      4.56    6163.3       1.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   88065.0      4.56    6163.2       1.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   88075.4      4.56    6164.1       1.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   88091.1      4.55    6162.6       1.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   88112.7      4.55    6159.1       1.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:24   88145.0      4.55    6158.5       1.2 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:24   88153.2      4.55    6155.0       1.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   88168.1      4.55    6152.9       1.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   88169.2      4.55    6152.9       1.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   88168.9      4.55    6152.9       1.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   88172.0      4.55    6152.9       1.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   88177.3      4.55    6153.9       1.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   88188.2      4.54    6152.2       1.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   88193.1      4.54    6153.2       1.2 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   88210.1      4.54    6154.7       1.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   88214.1      4.54    6152.1       1.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   88217.2      4.54    6150.8       1.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   88223.5      4.54    6150.9       1.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:25   88226.9      4.53    6150.3       1.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   88232.4      4.53    6150.0       1.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   88237.3      4.53    6149.7       1.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   88249.7      4.53    6151.5       1.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:25   88250.7      4.53    6147.7       1.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   88250.2      4.53    6147.5       1.2 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   88266.8      4.53    6145.3       1.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   88271.6      4.53    6145.0       1.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   88273.6      4.52    6144.6       1.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:26   88288.6      4.52    6144.2       1.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   88286.1      4.52    6143.4       1.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   88294.7      4.52    6138.6       1.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:26   88298.0      4.52    6142.1       1.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:26   88306.1      4.52    6141.1       1.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   88316.8      4.52    6140.6       1.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   88318.9      4.52    6139.3       1.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   88312.2      4.52    6139.3       1.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   88318.1      4.52    6139.1       1.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   88324.7      4.52    6137.7       1.2 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   88328.8      4.51    6136.9       1.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:27   88333.3      4.51    6132.5       1.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:27   88331.3      4.51    6130.2       1.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:27   88353.9      4.51    6129.4       1.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27   88351.6      4.51    6129.1       1.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:27   88369.7      4.51    6120.2       1.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:27   88374.0      4.51    6119.4       1.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:28   88417.2      4.50    6112.5       1.2                                0.00  
    0:03:28   88435.8      4.50    6109.7       1.2 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:28   88452.3      4.50    6108.5       1.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:28   88455.8      4.50    6108.3       1.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:28   88461.9      4.50    6107.7       1.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:28   88465.5      4.50    6107.2       1.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:28   88467.0      4.50    6107.0       1.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:28   88473.6      4.50    6104.9       1.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:28   88486.6      4.50    6100.3       1.2 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:28   88487.1      4.50    6100.2       1.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:28   88480.2      4.50    6099.4       1.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:29   88479.7      4.49    6099.3       1.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:29   88484.3      4.49    6098.7       1.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29   88485.6      4.49    6098.5       1.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:29   88512.0      4.49    6097.5       1.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:29   88514.8      4.49    6097.4       1.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:29   88518.9      4.49    6095.6       1.1 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:29   88518.9      4.49    6095.2       1.1 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:29   88519.9      4.49    6095.2       1.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29   88521.9      4.49    6095.2       1.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:29   88533.4      4.49    6095.1       1.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30   88531.3      4.49    6094.5       1.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:30   88547.1      4.49    6094.1       1.1 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:30   88552.2      4.49    6095.2       1.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:30   88556.0      4.48    6094.7       1.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:30   88549.9      4.48    6094.5       1.1 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:30   88571.0      4.48    6091.5       1.3 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:30   88612.4      4.48    6093.8       1.3                                0.00  
    0:03:30   88611.1      4.48    6093.2       1.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30   88610.1      4.48    6093.2       1.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:31   88628.1      4.48    6087.6       1.3 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:31   88627.1      4.48    6086.2       1.3 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   88627.4      4.48    6086.1       1.3 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:31   88627.9      4.48    6085.7       1.3 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   88632.0      4.48    6084.0       1.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31   88626.1      4.47    6081.5       1.3 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:31   88627.1      4.47    6081.3       1.3 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   88645.9      4.47    6080.7       1.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   88657.1      4.47    6079.1       1.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:31   88661.9      4.47    6078.0       1.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32   88667.0      4.47    6075.0       1.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32   88669.8      4.47    6075.0       1.3 genblk3[6].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:03:32   88668.6      4.47    6074.7       1.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   88683.8      4.47    6072.5       1.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   88683.8      4.47    6072.2       1.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   88699.8      4.47    6069.6       1.3 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   88698.5      4.46    6068.8       1.3 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   88705.2      4.46    6065.7       1.3 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   88710.5      4.46    6065.1       1.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   88711.8      4.46    6065.0       1.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   88711.8      4.46    6065.0       1.3 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   88711.8      4.46    6064.9       1.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:33   88716.8      4.46    6063.9       1.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:33   88728.0      4.46    6062.1       1.3 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:33   88757.5      4.46    6060.7       3.2                                0.00  
    0:03:34   88749.9      4.46    6057.6       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34   88751.7      4.45    6056.4       3.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:03:34   88764.6      4.45    6055.2       3.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:03:34   88764.4      4.45    6053.8       3.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   88762.8      4.45    6053.5       3.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   88767.9      4.45    6052.3       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:34   88787.5      4.45    6048.8       3.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88812.1      4.45    6048.4       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88825.1      4.44    6048.3       3.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88824.1      4.44    6048.0       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88839.8      4.44    6048.2       3.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88838.6      4.44    6048.2       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88839.8      4.44    6048.0       3.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88844.4      4.44    6047.7       3.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:35   88851.0      4.44    6042.7       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88854.8      4.44    6042.5       3.2 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88854.8      4.44    6042.4       3.2 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88854.3      4.44    6042.1       3.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   88862.2      4.44    6043.2       3.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:36   88861.5      4.44    6042.8       3.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:36   88863.7      4.43    6042.2       3.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:36   88867.8      4.43    6042.2       3.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:36   88868.1      4.43    6031.7       3.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:36   88869.6      4.43    6031.1       3.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:36   88871.4      4.43    6031.0       3.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:36   88873.4      4.43    6031.0       3.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:03:36   88903.1      4.43    6031.2       3.2                                0.00  
    0:03:37   88938.5      4.43    6030.0       3.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:37   88942.8      4.43    6029.2       3.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:37   88948.6      4.43    6029.4       3.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:37   88949.4      4.43    6027.9       3.2 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:37   88950.7      4.43    6027.8       3.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:37   88959.0      4.43    6025.7       3.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:37   88991.1      4.43    6024.7       3.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:37   88991.8      4.42    6022.6       3.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:37   89000.7      4.42    6021.8       3.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:37   89023.6      4.42    6013.4       3.1 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:37   89032.2      4.42    6012.7       3.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:37   89047.0      4.42    6011.6       3.1 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   89046.5      4.42    6011.6       3.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:03:38   89084.3      4.41    6006.8       3.3 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   89109.0      4.41    6005.6       3.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   89108.7      4.41    6005.2       3.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   89127.5      4.41    6003.5       3.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   89141.0      4.41    6003.4       3.3 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   89149.9      4.40    6004.2       3.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   89152.2      4.40    6003.8       3.3 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   89152.2      4.40    6003.7       3.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   89155.5      4.40    6003.6       3.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   89155.5      4.40    6003.6       3.3 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:03:38   89170.7      4.40    6003.3       3.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   89191.6      4.40    6001.7       3.3 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:39   89193.9      4.40    6000.6       3.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:39   89192.1      4.40    6000.7       3.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   89215.0      4.40    5998.5       3.3 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   89216.2      4.40    5997.0       3.3 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   89219.8      4.40    5997.8       3.3 genblk3[6].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:39   89226.1      4.39    5997.5       3.3 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   89258.9      4.39    5995.9       3.3 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   89263.3      4.39    5995.9       3.3 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   89261.2      4.39    5995.4       3.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:40   89276.2      4.39    5988.2       3.3 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:40   89267.3      4.39    5988.1       3.3 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:40   89268.6      4.39    5987.6       3.3 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:40   89278.2      4.39    5986.2       3.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:40   89271.9      4.39    5985.6       3.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:40   89273.7      4.39    5985.1       3.3 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:41   89277.2      4.39    5984.8       3.3                                0.00  
    0:03:41   89294.0      4.38    5985.7       3.3 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:41   89293.2      4.38    5984.9       3.3 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   89294.0      4.38    5984.1       3.3 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   89292.7      4.38    5982.7       3.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   89309.5      4.38    5981.6       3.3 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   89309.5      4.38    5981.5       3.3 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   89308.5      4.38    5981.0       3.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   89311.3      4.38    5980.1       3.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   89316.6      4.37    5979.5       3.3 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   89329.1      4.37    5976.6       3.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   89329.3      4.37    5975.3       3.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:42   89340.8      4.37    5973.0       3.3 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:42   89354.0      4.37    5970.3       3.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:42   89363.1      4.37    5969.0       3.3 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:42   89379.9      4.37    5967.4       3.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:42   89378.6      4.37    5967.3       3.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:42   89378.6      4.37    5967.3       3.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:42   89402.8      4.37    5969.4       3.2                                0.00  
    0:03:43   89414.7      4.36    5969.0       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   89418.3      4.36    5968.1       3.2 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   89418.3      4.36    5966.2       3.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:43   89419.6      4.36    5965.9       3.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   89421.8      4.36    5964.3       3.1 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   89423.1      4.36    5964.2       3.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   89427.9      4.36    5955.1       3.2 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   89435.6      4.36    5953.7       3.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   89447.0      4.35    5952.6       3.2 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:44   89481.8      4.35    5951.9       3.2 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:44   89491.5      4.35    5948.6       3.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:44   89539.8      4.35    5948.1       3.2                                0.00  
    0:03:44   89541.3      4.35    5948.1       3.2 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:44   89539.8      4.35    5948.0       3.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:44   89539.8      4.35    5947.8       3.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:44   89564.4      4.35    5947.9       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:44   89567.2      4.35    5947.7       3.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:44   89571.3      4.35    5947.4       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   89590.6      4.34    5947.0       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:45   89604.3      4.34    5946.3       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   89604.3      4.34    5946.5       3.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   89602.3      4.34    5945.2       3.2 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   89619.6      4.34    5942.8       3.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:45   89635.1      4.34    5942.2       3.2 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:45   89635.1      4.34    5942.1       3.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   89659.2      4.34    5938.6       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:45   89668.6      4.34    5935.2       3.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   89674.5      4.34    5933.7       3.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   89675.5      4.33    5933.6       3.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:45   89681.3      4.33    5932.5       3.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   89679.8      4.33    5932.5       3.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   89676.5      4.33    5928.3       3.1 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   89677.8      4.33    5928.3       3.1 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   89686.9      4.33    5926.9       3.1 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   89701.9      4.33    5916.8       3.1 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:46   89705.0      4.33    5916.5       3.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   89705.0      4.33    5916.1       3.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   89705.0      4.33    5915.5       3.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   89721.5      4.33    5910.9       3.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   89727.1      4.33    5910.4       3.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:46   89745.9      4.32    5909.6       3.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   89741.3      4.32    5908.5       3.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   89752.5      4.32    5905.6       3.3 genblk3[6].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:47   89752.2      4.32    5905.6       3.3 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   89751.0      4.32    5903.1       3.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   89755.3      4.32    5902.6       3.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:47   89754.8      4.32    5901.0       3.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   89754.8      4.32    5900.9       3.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   89753.5      4.32    5899.9       3.3 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   89755.0      4.32    5899.8       3.3 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   89755.0      4.32    5899.8       3.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   89763.4      4.32    5900.1       3.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:48   89753.5      4.31    5898.0       3.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:49   89763.7      4.31    5896.8       3.3                                0.00  
    0:03:49   89766.2      4.31    5896.6       3.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:49   89765.9      4.31    5896.5       3.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:49   89767.2      4.31    5896.4       3.3 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:49   89765.4      4.31    5894.2       3.3 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:49   89770.5      4.31    5893.2       3.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:50   89781.5      4.30    5891.8       3.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:50   89782.5      4.30    5891.6       3.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:50   89787.0      4.30    5891.3       3.2 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:50   89787.0      4.30    5891.3       3.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:50   89795.2      4.30    5890.8       3.2 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:50   89787.3      4.30    5885.8       3.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:50   89799.2      4.30    5881.8       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:50   89810.9      4.30    5882.4       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:50   89823.4      4.29    5880.1       3.2 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89823.1      4.29    5878.5       3.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89829.5      4.29    5875.1       3.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89834.1      4.29    5874.5       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:51   89850.1      4.29    5875.1       3.2 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:51   89849.1      4.29    5872.0       3.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89860.0      4.29    5867.1       3.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89860.0      4.29    5866.9       3.2 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89863.3      4.28    5865.5       3.2 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89877.0      4.28    5863.3       3.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89889.0      4.28    5862.7       3.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89883.4      4.28    5862.5       3.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89887.7      4.28    5861.5       3.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:51   89901.2      4.28    5860.9       3.2 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:52   89901.2      4.28    5860.8       3.2                                0.00  
    0:03:52   89902.4      4.28    5860.4       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:52   89906.0      4.28    5860.0       3.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:53   89907.3      4.28    5859.1       3.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:03:53   89908.8      4.28    5858.8       3.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:53   89911.3      4.28    5858.6       3.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:53   89914.4      4.28    5858.4       3.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:53   89922.0      4.27    5857.0       3.2 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   89940.0      4.27    5857.0       5.1                                0.00  
    0:03:54   89956.3      4.27    5858.4       5.1 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   89975.1      4.27    5855.6       5.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:03:54   89977.7      4.27    5855.3       5.1 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   89988.8      4.27    5854.8       5.1 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   89996.5      4.27    5853.1       5.1 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   89997.2      4.27    5852.7       5.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   89999.3      4.27    5851.3       5.1 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:54   89963.2      4.27    5849.3       5.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   89961.9      4.27    5847.3       5.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   89978.7      4.27    5846.5       5.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:54   89979.7      4.27    5844.4       5.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:03:55   89985.3      4.26    5844.4       5.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   89985.8      4.26    5844.3       5.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:55   89985.8      4.26    5844.3       5.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   89986.0      4.26    5843.3       5.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   89993.7      4.26    5842.6       5.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   90021.6      4.26    5844.0       5.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   90025.4      4.25    5843.7       5.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   90028.0      4.25    5843.4       5.1 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:56   90027.5      4.25    5843.1       5.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:56   90029.2      4.25    5842.8       5.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:03:56   90032.0      4.25    5842.6       5.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:56   90025.7      4.25    5842.5       5.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:56   90024.9      4.25    5841.4       5.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:56   90029.5      4.25    5840.2       5.1 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:56   90032.0      4.25    5840.2       5.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:56   90038.4      4.25    5837.0       5.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:56   90039.9      4.25    5836.8       5.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:56   90077.8      4.25    5836.8       5.1                                0.00  
    0:03:57   90094.3      4.25    5833.6       5.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   90093.0      4.25    5833.6       5.1 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   90080.6      4.25    5833.2       5.1 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   90080.6      4.25    5832.7       5.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:03:57   90082.1      4.25    5832.5       5.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   90098.6      4.24    5829.2       5.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   90098.1      4.24    5829.0       5.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   90097.4      4.24    5829.1       5.1 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   90096.6      4.24    5828.0       5.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   90095.3      4.24    5827.8       5.1 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   90122.3      4.24    5827.2       5.1 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   90122.5      4.24    5827.2       5.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:58   90123.8      4.24    5827.1       5.1 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:58   90125.1      4.24    5827.1       5.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:58   90127.8      4.24    5827.0       5.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:58   90127.8      4.24    5825.6       5.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:58   90139.8      4.24    5824.7       5.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:58   90142.6      4.24    5824.6       5.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:58   90173.3      4.24    5824.0       5.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:59   90165.2      4.24    5823.2       5.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:59   90162.4      4.24    5822.7       5.5 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:59   90168.0      4.24    5822.6       5.5 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:59   90169.8      4.24    5821.9       5.5 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:59   90169.8      4.24    5821.8       5.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:59   90175.4      4.24    5822.2       5.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:59   90177.9      4.24    5822.2       5.5 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:59   90211.5      4.23    5822.9       9.1                                0.00  
    0:04:00   90215.8      4.23    5821.2       9.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:04:00   90219.3      4.23    5820.9       9.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:00   90217.8      4.23    5816.8       9.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:04:00   90220.9      4.23    5814.9       9.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:00   90213.5      4.23    5813.7       9.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:00   90219.1      4.23    5813.4       9.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:00   90218.8      4.23    5813.4       9.1 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:00   90218.1      4.23    5812.7       9.1 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:00   90224.4      4.23    5812.1       9.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:00   90245.3      4.23    5810.5       9.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:00   90247.6      4.23    5810.5       9.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:00   90263.3      4.23    5810.1       9.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:00   90263.6      4.22    5810.2       9.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:01   90268.1      4.22    5808.9       9.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:04:01   90271.4      4.22    5808.6       9.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:01   90270.7      4.22    5807.9       9.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:01   90291.3      4.22    5803.8       9.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:01   90284.4      4.22    5802.7       9.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:01   90286.9      4.22    5802.4       9.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:01   90290.2      4.22    5801.7       9.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:01   90292.3      4.22    5801.4       9.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:01   90284.9      4.22    5799.8       9.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:01   90301.4      4.21    5799.4       8.9 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:01   90302.2      4.21    5799.4       8.9 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:02   90292.5      4.21    5798.9       8.9 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:02   90298.6      4.21    5796.0       8.9 genblk3[3].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:02   90296.1      4.21    5795.9       8.9 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:02   90292.3      4.21    5794.5       8.9 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[19]/D      0.00  
    0:04:02   90292.3      4.21    5794.3       8.9 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:02   90289.0      4.21    5794.1       8.9 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:04:02   90291.3      4.21    5793.8       8.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:04   90304.7      4.21    5793.8       7.0                                0.00  
    0:04:04   90303.0      4.21    5793.7       7.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:05   90310.8      4.21    5791.7       7.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:05   90298.9      4.21    5791.5       7.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:05   90299.9      4.21    5791.2       7.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:05   90314.9      4.20    5789.9       7.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:05   90314.9      4.20    5789.7       7.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:05   90318.2      4.20    5789.7       7.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:06   90362.2      4.20    5790.9       7.0                                0.00  
    0:04:06   90373.1      4.20    5788.7       7.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:06   90373.6      4.20    5788.5       7.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:06   90370.6      4.20    5784.8       7.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:06   90375.6      4.20    5784.4       7.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:06   90380.5      4.20    5782.4       7.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:04:06   90388.9      4.20    5781.7       7.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:06   90393.2      4.20    5781.4       7.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:06   90408.2      4.20    5779.2       7.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:04:06   90408.9      4.20    5776.0       7.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:06   90413.5      4.19    5772.6       7.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:07   90427.0      4.19    5771.6       7.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:07   90439.2      4.19    5770.1       7.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:07   90451.9      4.19    5769.4       7.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:07   90453.4      4.19    5769.1       7.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:07   90457.5      4.19    5768.6       7.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:07   90469.4      4.19    5767.2       7.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:07   90478.8      4.19    5767.1       7.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:07   90476.5      4.19    5765.6       7.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:07   90474.8      4.18    5765.2       7.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:07   90476.0      4.18    5765.1       7.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:04:07   90493.8      4.18    5765.2       7.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:08   90505.3      4.18    5764.6       7.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:08   90504.2      4.18    5764.5       7.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:04:08   90507.8      4.18    5764.4       7.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:08   90511.9      4.18    5764.1       7.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:08   90511.6      4.18    5763.5       7.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:08   90512.9      4.18    5762.9       7.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:08   90535.2      4.18    5762.8       7.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:08   90542.9      4.17    5760.7       7.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:08   90550.0      4.17    5759.1       7.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:08   90569.0      4.17    5758.7       7.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:08   90589.9      4.17    5756.9       7.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:09   90591.2      4.17    5752.5       7.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:09   90592.4      4.17    5752.2       6.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:04:09   90590.4      4.17    5748.6       6.7 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:09   90593.2      4.17    5748.5       6.7 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:09   90596.2      4.17    5748.3       6.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:09   90613.3      4.17    5750.0       9.4                                0.00  
    0:04:10   90618.6      4.17    5749.0       9.4 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:10   90626.7      4.17    5748.5       9.4 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:10   90630.3      4.17    5748.5       9.4 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:10   90634.6      4.17    5748.0       9.4 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:10   90630.5      4.17    5745.1       9.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:10   90629.5      4.16    5744.8       9.4 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:10   90630.3      4.16    5747.9       9.4 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:10   90631.6      4.16    5747.2       9.4 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:04:10   90634.9      4.16    5747.1       9.4 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:12   90684.7      4.16    5744.0      10.4                                0.00  
    0:04:12   90691.3      4.16    5744.0      10.4 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:12   90689.8      4.16    5744.0      10.4 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:12   90694.8      4.16    5743.9      10.4 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:12   90698.9      4.16    5743.4      10.4 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:13   90698.4      4.16    5743.4      10.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:13   90701.2      4.16    5743.3      10.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:13   90696.9      4.16    5742.4      10.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:13   90695.6      4.16    5740.6      10.4 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:15   90705.0      4.16    5740.6      11.5                                0.00  
    0:04:15   90705.0      4.16    5740.6      11.5 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:15   90703.7      4.16    5740.2      11.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:15   90703.7      4.16    5738.2      11.5 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:15   90703.5      4.16    5738.2      11.5 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:16   90705.0      4.16    5738.0      11.5 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:16   90702.7      4.16    5737.3      11.5 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:16   90707.3      4.16    5731.1      11.5 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:16   90704.0      4.16    5725.7      11.5 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:17   90705.0      4.15    5725.4      11.5                                0.00  
    0:04:17   90703.0      4.15    5725.0      11.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:17   90709.8      4.15    5722.9      11.5 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:04:17   90710.9      4.15    5722.8      11.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:17   90712.9      4.15    5722.8      11.5 genblk3[7].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:17   90712.4      4.15    5722.6      11.5 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:17   90713.7      4.15    5722.1      11.5 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:17   90714.9      4.15    5722.1      11.5 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:18   90723.6      4.15    5721.6      11.5 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:04:18   90724.8      4.15    5721.3      11.5 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:18   90725.3      4.15    5721.2      11.5 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:04:18   90742.9      4.15    5721.9      11.5 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:18   90743.1      4.15    5721.9      11.5 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:18   90760.9      4.15    5722.1      11.5 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:18   90756.1      4.15    5721.8      11.5 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:18   90759.1      4.15    5721.7      11.5 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:04:18   90760.7      4.15    5721.7      11.5 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:18   90765.0      4.15    5719.4      11.5 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:19   90787.6      4.14    5718.0      11.5 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:19   90789.1      4.14    5718.0      11.5 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:19   90811.5      4.14    5716.6      11.5                                0.00  
    0:04:19   90814.8      4.14    5716.0      11.5 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:20   90814.0      4.14    5715.3      11.5 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:20   90814.0      4.14    5715.3      11.5 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:20   90814.0      4.14    5715.3      11.5 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:20   90838.7      4.14    5714.3      11.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:20   90898.7      4.14    5713.5      11.5 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:20   90903.5      4.14    5713.3      11.5 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:20   90901.0      4.14    5713.1      11.5 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:20   90900.2      4.14    5713.0      11.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:20   90898.2      4.13    5712.6      11.5 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:20   90932.7      4.13    5711.4      11.5 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:21   90938.1      4.13    5706.7      11.5 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:21   90965.5      4.13    5705.6      11.5 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:04:21   90971.9      4.13    5705.1      11.5 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:21   90993.2      4.13    5704.9      11.5 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:21   90999.3      4.13    5704.8      11.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:21   91015.6      4.13    5703.7      11.5                                0.00  
    0:04:21   91025.0      4.13    5703.4      11.5 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:21   91034.6      4.13    5704.8      11.5 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:21   91039.2      4.13    5704.1      11.5 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:21   91047.9      4.13    5703.0      11.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:22   91061.8      4.13    5702.8      11.3 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:22   91061.8      4.13    5702.8      11.3 genblk3[7].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:22   91063.9      4.13    5702.5      11.3 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:22   91063.9      4.13    5702.1      11.3 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:22   91055.7      4.13    5701.7      11.3 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:22   91056.0      4.13    5700.9      11.3 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:22   91061.1      4.13    5700.5      11.3 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:22   91070.0      4.12    5694.1      11.2 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:04:22   91072.2      4.12    5693.5      11.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:22   91086.0      4.12    5693.1      11.6 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:23   91085.2      4.12    5692.8      11.6 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:04:23   91104.0      4.12    5688.7      11.6 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:23   91106.3      4.12    5686.6      11.6 genblk3[7].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:23   91105.0      4.12    5686.5      11.6 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:23   91103.8      4.12    5686.5      11.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[19]/D      0.00  
    0:04:23   91104.8      4.12    5686.2      11.6 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:23   91094.6      4.12    5685.4      11.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:04:23   91099.4      4.12    5685.1      11.6 genblk3[7].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:23   91097.9      4.12    5684.6      11.6 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:23   91111.4      4.12    5685.4      11.6 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:25   91130.2      4.12    5686.0      11.6                                0.00  
    0:04:25   91132.5      4.11    5685.4      11.6 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:25   91137.6      4.11    5684.1      11.6 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:28   91142.4      4.11    5684.2      11.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:04:28   91129.7      4.11    5678.5      11.6 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:29   91143.9      4.10    5666.3      11.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:29   91141.6      4.10    5658.7      11.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:29   91143.2      4.09    5648.9      11.6 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:30   91136.0      4.09    5645.9       8.9 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:30   91120.3      4.08    5638.5       9.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:30   91111.1      4.07    5628.6       9.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:31   91112.1      4.07    5621.1       9.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:31   91121.0      4.06    5616.0       9.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:04:31   91122.6      4.06    5616.0       9.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:31   91134.8      4.06    5615.5       9.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:31   91133.5      4.06    5615.0       9.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:31   91134.5      4.06    5615.0       9.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:32   91137.1      4.06    5614.7       9.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:32   91142.4      4.06    5614.2       9.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:32   91145.2      4.06    5613.9       9.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:32   91150.8      4.05    5611.7       9.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:32   91152.3      4.05    5611.3       8.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:32   91155.4      4.05    5611.2       8.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:32   91154.6      4.05    5611.1       8.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:32   91156.9      4.05    5611.1       8.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:32   91158.9      4.05    5610.8       8.9 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:32   91149.8      4.05    5610.8       8.9 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:33   91159.4      4.05    5608.9       8.9 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:33   91159.7      4.05    5608.9       8.9 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:33   91163.7      4.05    5608.7       8.9 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:04:33   91194.0      4.05    5606.6       8.9 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:33   91197.0      4.05    5606.9       8.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:34   91201.6      4.05    5606.6       8.9 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:34   91205.7      4.05    5606.6       8.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:35   91210.0      4.05    5606.6       8.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:35   91211.0      4.05    5606.6       8.9 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:35   91216.1      4.05    5606.5       8.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:35   91222.4      4.05    5606.1       8.9 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:35   91229.1      4.05    5604.8       8.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:35   91230.6      4.05    5604.7       8.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:36   91235.7      4.04    5604.5       8.9 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:36   91239.2      4.04    5604.0       8.9 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:36   91242.0      4.04    5603.9       8.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:36   91243.5      4.04    5603.9       8.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:36   91245.1      4.04    5603.4       8.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:36   91245.6      4.04    5602.9       8.9 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:37   91247.1      4.04    5602.9       8.9 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:37   91248.9      4.04    5602.9       8.9 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:37   91248.4      4.04    5601.4       8.9 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:38   91254.0      4.04    5601.3       8.9 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:38   91256.0      4.04    5601.3       8.9 genblk3[7].U_pe_border/U_acc/sum_o_reg[18]/D      0.00  
    0:04:38   91257.5      4.04    5601.2       8.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:04:38   91259.3      4.04    5601.2       8.9 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:38   91257.8      4.03    5601.0       8.9 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:38   91260.8      4.03    5600.5       8.9 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:38   91260.8      4.03    5600.5       8.9                                0.00  
    0:04:43   89350.9      4.03    5836.7      17.8                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:43   89350.9      4.03    5836.7      17.8                                0.00  
    0:04:44   89438.9      4.03    5835.8       0.7 net230808                      0.00  
    0:04:44   89436.1      4.03    5834.3       0.6 net254168                      0.00  
    0:04:44   89442.9      4.03    5831.7       0.4 net270167                      0.00  
    0:04:44   89456.1      4.03    5831.6       0.3 net254428                      0.00  
    0:04:44   89432.0      4.03    5831.2       0.2 net232337                      0.00  
    0:04:44   89411.7      4.03    5830.7       0.2 net295011                      0.00  
    0:04:44   89415.5      4.03    5830.5       0.2 net238047                      0.00  
    0:04:44   89417.0      4.03    5830.4       0.2 net305334                      0.00  
    0:04:45   89414.5      4.03    5830.3       0.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:45   89416.0      4.03    5830.4       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:45   89418.0      4.03    5829.9       0.1 net232895                      0.00  
    0:04:45   89420.3      4.03    5830.3       0.1 net239313                      0.00  
    0:04:45   89421.3      4.03    5830.1       0.1 net280766                      0.00  
    0:04:45   89421.8      4.03    5827.5       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:45   89417.8      4.02    5825.8       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:45   89419.3      4.02    5825.6       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:45   89419.3      4.02    5825.6       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:04:46   89428.4      4.02    5825.8       0.0                                0.00  
    0:04:46   89422.6      4.02    5824.6       0.0                                0.00  
    0:04:46   89410.7      4.02    5823.5       0.0                                0.00  
    0:04:46   89410.9      4.02    5821.8       0.0                                0.00  
    0:04:46   89416.5      4.02    5821.2       0.0                                0.00  
    0:04:46   89415.7      4.02    5819.7       0.0                                0.00  
    0:04:46   89415.7      4.02    5819.6       0.0                                0.00  
    0:04:46   89419.3      4.02    5817.4       0.0                                0.00  
    0:04:47   89416.2      4.02    5816.7       0.0                                0.00  
    0:04:47   89426.9      4.02    5813.8       0.0                                0.00  
    0:04:47   89434.5      4.02    5811.8       0.0                                0.00  
    0:04:47   89435.8      4.02    5811.9       0.0                                0.00  
    0:04:47   89434.0      4.02    5811.5       0.0                                0.00  
    0:04:47   89431.7      4.02    5809.6       0.0                                0.00  
    0:04:47   89427.4      4.02    5808.7       0.0                                0.00  
    0:04:47   89438.1      4.02    5808.7       0.0                                0.00  
    0:04:47   89439.4      4.02    5808.5       0.0                                0.00  
    0:04:47   89439.9      4.02    5807.7       0.0                                0.00  
    0:04:47   89442.7      4.02    5807.0       0.0                                0.00  
    0:04:47   89442.7      4.02    5806.7       0.0                                0.00  
    0:04:48   89457.2      4.02    5805.8       0.0                                0.00  
    0:04:48   89446.5      4.02    5804.6       0.0                                0.00  
    0:04:48   89450.6      4.02    5802.0       0.0                                0.00  
    0:04:48   89447.3      4.02    5801.7       0.0                                0.00  
    0:04:48   89450.0      4.02    5798.8       0.0                                0.00  
    0:04:48   89436.1      4.02    5797.2       0.0                                0.00  
    0:04:48   89436.1      4.02    5797.0       0.0                                0.00  
    0:04:48   89433.8      4.02    5797.0       0.0                                0.00  
    0:04:48   89427.9      4.02    5794.5       0.0                                0.00  
    0:04:48   89427.9      4.02    5794.4       0.0                                0.00  
    0:04:48   89432.8      4.02    5792.6       0.0                                0.00  
    0:04:48   89431.5      4.02    5792.5       0.0                                0.00  
    0:04:58   89431.2      4.02    5789.9       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:58   89431.2      4.02    5789.9       0.0                                0.00  
    0:04:58   89431.2      4.02    5789.9       0.0                                0.00  
    0:05:00   87183.1      4.02    5727.5       0.0                                0.00  
    0:05:01   86671.0      4.02    5713.0       0.1                                0.00  
    0:05:01   86451.9      4.02    5689.0       0.2                                0.00  
    0:05:01   86382.5      4.05    5687.8       0.2                                0.00  
    0:05:01   86340.6      4.02    5688.1       0.2                                0.00  
    0:05:01   86321.0      4.02    5687.1       0.2                                0.00  
    0:05:01   86321.0      4.02    5687.1       0.2                                0.00  
    0:05:02   86348.0      4.02    5685.3       0.0 net294937                      0.00  
    0:05:03   86348.0      4.02    5685.3       0.0                                0.00  
    0:05:04   85016.0      4.04    5682.8       0.1                                0.00  
    0:05:04   84735.2      4.06    5683.0       0.1                                0.00  
    0:05:04   84709.8      4.06    5684.3       0.1                                0.00  
    0:05:05   84707.7      4.06    5684.3       0.1                                0.00  
    0:05:05   84707.7      4.06    5684.3       0.1                                0.00  
    0:05:05   84707.7      4.06    5684.3       0.1                                0.00  
    0:05:05   84707.7      4.06    5684.3       0.1                                0.00  
    0:05:05   84707.7      4.06    5684.3       0.1                                0.00  
    0:05:06   84724.7      4.06    5682.4       0.1 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:05:06   84740.5      4.04    5682.2       0.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:05:06   84741.8      4.03    5682.0       0.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:05:06   84741.3      4.03    5682.0       0.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:05:06   84746.1      4.03    5681.8       0.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:05:06   84747.9      4.02    5681.7       0.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:05:06   84740.0      4.02    5680.3       0.1                                0.00  
    0:05:06   84741.0      4.01    5680.2       0.1                                0.00  
    0:05:06   84747.1      4.01    5680.0       0.1                                0.00  
    0:05:07   84758.8      4.01    5679.6       0.1                                0.00  
    0:05:07   84760.6      4.01    5679.0       0.1                                0.00  
    0:05:07   84761.6      4.01    5678.8       0.1                                0.00  
    0:05:07   84764.1      4.01    5678.0       0.1                                0.00  
    0:05:07   84771.5      4.01    5677.6       0.1                                0.00  
    0:05:07   84766.4      4.01    5677.3       0.1                                0.00  
    0:05:07   84765.2      4.01    5675.8       0.1                                0.00  
    0:05:07   84765.2      4.01    5675.6       0.1                                0.00  
    0:05:07   84769.0      4.01    5673.7       0.0                                0.00  
    0:05:07   84762.6      4.01    5672.8       0.0                                0.00  
    0:05:08   84759.3      4.01    5672.1       0.0                                0.00  
    0:05:08   84760.1      4.01    5671.1       0.0                                0.00  
    0:05:08   84771.8      4.01    5670.5       0.0                                0.00  
    0:05:08   84777.9      4.01    5670.2       0.0                                0.00  
    0:05:08   84786.8      4.01    5667.5       0.0                                0.00  
    0:05:08   84794.4      4.01    5665.6       0.0                                0.00  
    0:05:19   84819.0      4.01    5665.5       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_8_area.txt
report_power > array_8_power.txt
report_timing -delay min > array_8_min_delay.txt
report_timing -delay max > array_8_max_delay.txt
#### write out final netlist ######
write -format verilog array_8 -output array_8.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_8.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit
Memory usage for this session 372 Mbytes.
Memory usage for this session including child processes 372 Mbytes.
CPU usage for this session 321 seconds ( 0.09 hours ).
Elapsed time for this session 325 seconds ( 0.09 hours ).

Thank you...
