# vsim -coverage -l test_a1_b1_c0.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit test_a1_b1_c0.ucdb; log -r /*;run -all" 
# Start time: 00:37:08 on Oct 01,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.test_bench(fast)
# coverage save -onexit test_a1_b1_c0.ucdb
#  log -r /*
# run -all
# ======================================
# ====== Pat name: a1_b1_c0 ============
# ======================================
# ======================================
# ============= TEST PASSED ============
# ======================================
# a=1, b=1, c=0, z=1
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(43)
#    Time: 201 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 00:37:08 on Oct 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
