#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Jun 23 13:08:33 2015
# Process ID: 6216
# Log file: D:/xilinx/lab2/vivado.log
# Journal file: D:/xilinx/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:\xilinx\lab2\lab2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/xup/embedded/labs/lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2014.2/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 846.273 ; gain = 40.961
update_compile_order -fileset sim_1
open_bd_design {D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - sw_4bit
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_4bit
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1044.902 ; gain = 185.125
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_axi_gpio_0_0 system_processing_system7_0_0 system_axi_gpio_0_1 system_rst_processing_system7_0_100M_0 system_processing_system7_0_axi_periph_0}]
Upgrading 'D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 3 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded system_processing_system7_0_0 from ZYNQ7 Processing System 5.3 to ZYNQ7 Processing System 5.4
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'system_processing_system7_0_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_1 (AXI GPIO 2.0) from revision 3 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_100M_0 (Processor System Reset 5.0) from revision 3 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 1 to revision 3
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log'.
Wrote  : <D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
upgrade_ip: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 1137.016 ; gain = 48.527
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {2} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells sw_4bit]
endgroup
save_bd_design
Wrote  : <D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.vhd" into library xil_defaultlib [D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/hdl/system.vhd" into library work [D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/hdl/system.vhd:1]
Exporting to file D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system.hwh
VHDL Output written to : system.vhd
VHDL Output written to : system_wrapper.vhd
Wrote  : <D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Tue Jun 23 13:12:47 2015] Launched synth_1...
Run output will be captured here: D:/xilinx/lab2/lab2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 1180.457 ; gain = 27.707
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from E:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from E:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from E:/Vivado/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from E:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from E:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from E:/Vivado/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[0]'. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[0]'. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[1]'. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[1]'. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[2]'. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[2]'. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[3]'. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[3]'. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:12]
Finished Parsing XDC File [D:/xilinx/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 1495.129 ; gain = 314.672
set_property iostandard LVCMOS33 [get_ports [list {sw_4bit_tri_o[1]} {sw_4bit_tri_o[0]}]]
set_property package_pin "" [get_ports [list  {sw_4bit_tri_o[1]}]]
startgroup
set_property package_pin T20 [get_ports {sw_4bit_tri_o[0]}]
endgroup
save_constraints
startgroup
set_property package_pin U20 [get_ports {sw_4bit_tri_o[1]}]
endgroup
generate_target all [get_files  D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/system.bd]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.4-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_1'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1952.758 ; gain = 44.832
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1952.758 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
[Tue Jun 23 13:20:09 2015] Launched impl_1...
Run output will be captured here: D:/xilinx/lab2/lab2.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Parsing XDC File [d:/xilinx/lab2/.Xil/Vivado-6216-LSM-PC/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [d:/xilinx/lab2/.Xil/Vivado-6216-LSM-PC/dcp/system_wrapper_board.xdc]
Parsing XDC File [d:/xilinx/lab2/.Xil/Vivado-6216-LSM-PC/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [d:/xilinx/lab2/.Xil/Vivado-6216-LSM-PC/dcp/system_wrapper_early.xdc]
Parsing XDC File [d:/xilinx/lab2/.Xil/Vivado-6216-LSM-PC/dcp/system_wrapper.xdc]
Finished Parsing XDC File [d:/xilinx/lab2/.Xil/Vivado-6216-LSM-PC/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1952.758 ; gain = 0.000
Restoring placement.
Restored 406 out of 406 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1952.758 ; gain = 0.000
file copy -force D:/xilinx/lab2/lab2.runs/impl_1/system_wrapper.sysdef D:/xilinx/lab2/lab2.sdk/system_wrapper.hdf

launch_sdk -workspace D:/xilinx/lab2/lab2.sdk -hwspec D:/xilinx/lab2/lab2.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx/lab2/lab2.sdk -hwspec D:/xilinx/lab2/lab2.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 16:05:58 2015...
