
****** PlanAhead v13.2 (64-bit)
  **** Build 131561 by hdbuild on Thu Jun 16 17:14:12 PDT 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [ArchReader-0] Loading parts and site information from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\arch.xml
Parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source Z:/coding/fpga/TEST04/pa.fromNetlist.tcl
# create_project -name TEST04 -dir "Z:/coding/fpga/TEST04/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
create_project: Time (s): 5.656w.  Memory (MB): 188.418p 30.223g
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Z:/coding/fpga/TEST04/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Z:/coding/fpga/TEST04} }
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "main.ucf"
# add_files "main.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to active srcset 'sources_1'
INFO: Design is defaulting to active constrset 'constrs_1'
INFO: Design is defaulting to constrset part: xc6slx16csg324-3
Release 13.2 - ngc2edif O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus COUNTER<10 : 0> on block main is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GND_4_o_GND_4_o_div_13/n0779<14 : 6> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GND_4_o_GND_4_o_div_18/n0819<15 : 3> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mmux_GND_4_o_GND_4_o_mux_8_OUT_rs_lut<13
   : 0> on block main is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_18/Madd_a[15]_GND_11_o_add_19_OUT_cy<13 : 10> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_13/Madd_a[14]_b[7]_add_21_OUT_cy<12 : 9> on block main is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_18/Madd_a[15]_GND_11_o_add_21_OUT_cy<13 : 9> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_13/Madd_a[14]_GND_7_o_add_23_OUT_cy<12 : 8> on block main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_18/Madd_a[15]_GND_11_o_add_23_OUT_cy<12 : 8> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_13/Madd_a[14]_GND_7_o_add_25_OUT_cy<11 : 7> on block main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_18/Madd_a[15]_GND_11_o_add_25_OUT_cy<12 : 7> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_13/Madd_a[14]_GND_7_o_add_27_OUT_cy<11 : 6> on block main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_18/Madd_a[15]_GND_11_o_add_27_OUT_cy<12 : 6> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_13/Madd_a[14]_GND_7_o_add_29_OUT[14:0]_cy<11 : 5> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_18/Madd_a[15]_GND_11_o_add_29_OUT_cy<12 : 5> on block
   main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_13/Madd_a[14]_GND_7_o_add_31_OUT[14:0]_cy<11 : 4> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_18/Madd_a[15]_GND_11_o_add_31_OUT[15:0]_lut<15 : 4> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_13/Madd_a[14]_GND_7_o_add_33_OUT[14:0]_lut<14 : 3> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_18/Madd_a[15]_GND_11_o_add_33_OUT[15:0]_lut<15 : 3> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   GND_4_o_GND_4_o_div_18/Madd_a[15]_GND_11_o_add_35_OUT[15:0]_lut<15 : 2> on
   block main is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 70640 kilobytes

Parsing EDIF File [.\.Xil-PlanAhead-1520-FABIANFSSLEB88A\ngc2edif\main.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-1520-FABIANFSSLEB88A\ngc2edif\main.edif]
INFO: [Netlist-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist-3] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' defined in file 'main.ngc' contains large number of primitives. Please consider enabling hierarchy in synthesis before floorplan. You can enable hierarchy in XST by setting '-keep_hierarchy=yes' or '-netlist_hierarchy=rebuilt' flags.
INFO: [ArchReader-7] Loading clock regions from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
INFO: [ArchReader-8] Loading clock buffers from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
INFO: [ArchReader-13] Loading package pin functions from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\spartan6/PinFunctions.xml...
INFO: [ArchReader-3] Loading package from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
INFO: [ArchReader-4] Loading io standards from C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan6/IOStandards.xml
INFO: [ArchReader-12] Loading device configuration modes from 
INFO: [GDRC-0] Loading list of drcs for the architecture : C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [Z:\coding\fpga\TEST04\main.ucf]
Finished Parsing UCF File [Z:\coding\fpga\TEST04\main.ucf]
INFO: [Project-5] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances

open_netlist_design: Time (s): 34.621w.  Memory (MB): 356.527p 161.148g
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
