--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/david/apps/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml vga_top.twx vga_top.ncd -o vga_top.twr vga_top.pcf -ucf
nexys3.ucf

Design file:              vga_top.ncd
Physical constraint file: vga_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 276 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.967ns.
--------------------------------------------------------------------------------

Paths for end point DIV_CLK_21 (SLICE_X18Y26.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X18Y21.A5      net (fanout=1)        0.390   DIV_CLK<0>
    SLICE_X18Y21.COUT    Topcya                0.379   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CLK     Tcinck                0.304   DIV_CLK<22>
                                                       Mcount_DIV_CLK_xor<22>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (1.434ns logic, 0.484ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.237 - 0.248)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X18Y22.A5      net (fanout=1)        0.390   DIV_CLK<4>
    SLICE_X18Y22.COUT    Topcya                0.379   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CLK     Tcinck                0.304   DIV_CLK<22>
                                                       Mcount_DIV_CLK_xor<22>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (1.358ns logic, 0.481ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X18Y21.D5      net (fanout=1)        0.363   DIV_CLK<3>
    SLICE_X18Y21.COUT    Topcyd                0.261   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CLK     Tcinck                0.304   DIV_CLK<22>
                                                       Mcount_DIV_CLK_xor<22>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (1.316ns logic, 0.457ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_22 (SLICE_X18Y26.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.887ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X18Y21.A5      net (fanout=1)        0.390   DIV_CLK<0>
    SLICE_X18Y21.COUT    Topcya                0.379   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CLK     Tcinck                0.273   DIV_CLK<22>
                                                       Mcount_DIV_CLK_xor<22>
                                                       DIV_CLK_22
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (1.403ns logic, 0.484ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.808ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.237 - 0.248)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X18Y22.A5      net (fanout=1)        0.390   DIV_CLK<4>
    SLICE_X18Y22.COUT    Topcya                0.379   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CLK     Tcinck                0.273   DIV_CLK<22>
                                                       Mcount_DIV_CLK_xor<22>
                                                       DIV_CLK_22
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (1.327ns logic, 0.481ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.742ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X18Y21.D5      net (fanout=1)        0.363   DIV_CLK<3>
    SLICE_X18Y21.COUT    Topcyd                0.261   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X18Y26.CLK     Tcinck                0.273   DIV_CLK<22>
                                                       Mcount_DIV_CLK_xor<22>
                                                       DIV_CLK_22
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (1.285ns logic, 0.457ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_19 (SLICE_X18Y25.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.234 - 0.251)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X18Y21.A5      net (fanout=1)        0.390   DIV_CLK<0>
    SLICE_X18Y21.COUT    Topcya                0.379   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CLK     Tcinck                0.314   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
                                                       DIV_CLK_19
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (1.368ns logic, 0.481ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.234 - 0.248)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X18Y22.A5      net (fanout=1)        0.390   DIV_CLK<4>
    SLICE_X18Y22.COUT    Topcya                0.379   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CLK     Tcinck                0.314   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
                                                       DIV_CLK_19
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (1.292ns logic, 0.478ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.234 - 0.251)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X18Y21.D5      net (fanout=1)        0.363   DIV_CLK<3>
    SLICE_X18Y21.COUT    Topcyd                0.261   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X18Y22.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X18Y23.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   Mcount_DIV_CLK_cy<11>
    SLICE_X18Y24.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X18Y25.CLK     Tcinck                0.314   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
                                                       DIV_CLK_19
    -------------------------------------------------  ---------------------------
    Total                                      1.704ns (1.250ns logic, 0.454ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DIV_CLK_5 (SLICE_X18Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_5 (FF)
  Destination:          DIV_CLK_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_5 to DIV_CLK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.234   DIV_CLK<7>
                                                       DIV_CLK_5
    SLICE_X18Y22.B5      net (fanout=1)        0.058   DIV_CLK<5>
    SLICE_X18Y22.CLK     Tah         (-Th)    -0.237   DIV_CLK<7>
                                                       DIV_CLK<5>_rt
                                                       Mcount_DIV_CLK_cy<7>
                                                       DIV_CLK_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_9 (SLICE_X18Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_9 (FF)
  Destination:          DIV_CLK_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_9 to DIV_CLK_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.BQ      Tcko                  0.234   DIV_CLK<11>
                                                       DIV_CLK_9
    SLICE_X18Y23.B5      net (fanout=1)        0.058   DIV_CLK<9>
    SLICE_X18Y23.CLK     Tah         (-Th)    -0.237   DIV_CLK<11>
                                                       DIV_CLK<9>_rt
                                                       Mcount_DIV_CLK_cy<11>
                                                       DIV_CLK_9
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_13 (SLICE_X18Y24.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_13 (FF)
  Destination:          DIV_CLK_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_13 to DIV_CLK_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.234   DIV_CLK<15>
                                                       DIV_CLK_13
    SLICE_X18Y24.B5      net (fanout=1)        0.058   DIV_CLK<13>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.237   DIV_CLK<15>
                                                       DIV_CLK<13>_rt
                                                       Mcount_DIV_CLK_cy<15>
                                                       DIV_CLK_13
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ClkPort_BUFGP/BUFG/I0
  Logical resource: ClkPort_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ClkPort_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: vga_b_0/CLK0
  Logical resource: vga_b_0/CK0
  Location pin: OLOGIC_X13Y0.CLK0
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: vga_b_0_3/CLK0
  Logical resource: vga_b_0_3/CK0
  Location pin: OLOGIC_X13Y3.CLK0
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    1.967|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 276 paths, 0 nets, and 35 connections

Design statistics:
   Minimum period:   1.967ns{1}   (Maximum frequency: 508.388MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May  1 17:12:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



