;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x01
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x02
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x02

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x00
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x01
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x01

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* Led_1 */
Led_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Led_1__0__MASK EQU 0x08
Led_1__0__PC EQU CYREG_PRT2_PC3
Led_1__0__PORT EQU 2
Led_1__0__SHIFT EQU 3
Led_1__1__INTTYPE EQU CYREG_PICU2_INTTYPE4
Led_1__1__MASK EQU 0x10
Led_1__1__PC EQU CYREG_PRT2_PC4
Led_1__1__PORT EQU 2
Led_1__1__SHIFT EQU 4
Led_1__2__INTTYPE EQU CYREG_PICU2_INTTYPE5
Led_1__2__MASK EQU 0x20
Led_1__2__PC EQU CYREG_PRT2_PC5
Led_1__2__PORT EQU 2
Led_1__2__SHIFT EQU 5
Led_1__3__INTTYPE EQU CYREG_PICU2_INTTYPE6
Led_1__3__MASK EQU 0x40
Led_1__3__PC EQU CYREG_PRT2_PC6
Led_1__3__PORT EQU 2
Led_1__3__SHIFT EQU 6
Led_1__AG EQU CYREG_PRT2_AG
Led_1__AMUX EQU CYREG_PRT2_AMUX
Led_1__BIE EQU CYREG_PRT2_BIE
Led_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Led_1__BYP EQU CYREG_PRT2_BYP
Led_1__CTL EQU CYREG_PRT2_CTL
Led_1__DM0 EQU CYREG_PRT2_DM0
Led_1__DM1 EQU CYREG_PRT2_DM1
Led_1__DM2 EQU CYREG_PRT2_DM2
Led_1__DR EQU CYREG_PRT2_DR
Led_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Led_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Led_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Led_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Led_1__MASK EQU 0x78
Led_1__PORT EQU 2
Led_1__PRT EQU CYREG_PRT2_PRT
Led_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Led_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Led_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Led_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Led_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Led_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Led_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Led_1__PS EQU CYREG_PRT2_PS
Led_1__SHIFT EQU 3
Led_1__SLW EQU CYREG_PRT2_SLW

/* M1 */
M1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
M1__0__MASK EQU 0x40
M1__0__PC EQU CYREG_PRT1_PC6
M1__0__PORT EQU 1
M1__0__SHIFT EQU 6
M1__1__INTTYPE EQU CYREG_PICU1_INTTYPE7
M1__1__MASK EQU 0x80
M1__1__PC EQU CYREG_PRT1_PC7
M1__1__PORT EQU 1
M1__1__SHIFT EQU 7
M1__AG EQU CYREG_PRT1_AG
M1__AMUX EQU CYREG_PRT1_AMUX
M1__BIE EQU CYREG_PRT1_BIE
M1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
M1__BYP EQU CYREG_PRT1_BYP
M1__CTL EQU CYREG_PRT1_CTL
M1__DM0 EQU CYREG_PRT1_DM0
M1__DM1 EQU CYREG_PRT1_DM1
M1__DM2 EQU CYREG_PRT1_DM2
M1__DR EQU CYREG_PRT1_DR
M1__INP_DIS EQU CYREG_PRT1_INP_DIS
M1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
M1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
M1__LCD_EN EQU CYREG_PRT1_LCD_EN
M1__MASK EQU 0xC0
M1__PORT EQU 1
M1__PRT EQU CYREG_PRT1_PRT
M1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
M1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
M1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
M1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
M1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
M1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
M1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
M1__PS EQU CYREG_PRT1_PS
M1__SHIFT EQU 6
M1__SLW EQU CYREG_PRT1_SLW

/* M2 */
M2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
M2__0__MASK EQU 0x10
M2__0__PC EQU CYREG_PRT1_PC4
M2__0__PORT EQU 1
M2__0__SHIFT EQU 4
M2__1__INTTYPE EQU CYREG_PICU1_INTTYPE5
M2__1__MASK EQU 0x20
M2__1__PC EQU CYREG_PRT1_PC5
M2__1__PORT EQU 1
M2__1__SHIFT EQU 5
M2__AG EQU CYREG_PRT1_AG
M2__AMUX EQU CYREG_PRT1_AMUX
M2__BIE EQU CYREG_PRT1_BIE
M2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
M2__BYP EQU CYREG_PRT1_BYP
M2__CTL EQU CYREG_PRT1_CTL
M2__DM0 EQU CYREG_PRT1_DM0
M2__DM1 EQU CYREG_PRT1_DM1
M2__DM2 EQU CYREG_PRT1_DM2
M2__DR EQU CYREG_PRT1_DR
M2__INP_DIS EQU CYREG_PRT1_INP_DIS
M2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
M2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
M2__LCD_EN EQU CYREG_PRT1_LCD_EN
M2__MASK EQU 0x30
M2__PORT EQU 1
M2__PRT EQU CYREG_PRT1_PRT
M2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
M2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
M2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
M2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
M2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
M2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
M2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
M2__PS EQU CYREG_PRT1_PS
M2__SHIFT EQU 4
M2__SLW EQU CYREG_PRT1_SLW

/* Motor1 */
Motor1__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Motor1__0__MASK EQU 0x08
Motor1__0__PC EQU CYREG_PRT3_PC3
Motor1__0__PORT EQU 3
Motor1__0__SHIFT EQU 3
Motor1__1__INTTYPE EQU CYREG_PICU3_INTTYPE4
Motor1__1__MASK EQU 0x10
Motor1__1__PC EQU CYREG_PRT3_PC4
Motor1__1__PORT EQU 3
Motor1__1__SHIFT EQU 4
Motor1__AG EQU CYREG_PRT3_AG
Motor1__AMUX EQU CYREG_PRT3_AMUX
Motor1__BIE EQU CYREG_PRT3_BIE
Motor1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor1__BYP EQU CYREG_PRT3_BYP
Motor1__CTL EQU CYREG_PRT3_CTL
Motor1__DM0 EQU CYREG_PRT3_DM0
Motor1__DM1 EQU CYREG_PRT3_DM1
Motor1__DM2 EQU CYREG_PRT3_DM2
Motor1__DR EQU CYREG_PRT3_DR
Motor1__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor1__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor1__MASK EQU 0x18
Motor1__PORT EQU 3
Motor1__PRT EQU CYREG_PRT3_PRT
Motor1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor1__PS EQU CYREG_PRT3_PS
Motor1__SHIFT EQU 3
Motor1__SLW EQU CYREG_PRT3_SLW

/* Motor2 */
Motor2__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Motor2__0__MASK EQU 0x20
Motor2__0__PC EQU CYREG_PRT3_PC5
Motor2__0__PORT EQU 3
Motor2__0__SHIFT EQU 5
Motor2__1__INTTYPE EQU CYREG_PICU3_INTTYPE6
Motor2__1__MASK EQU 0x40
Motor2__1__PC EQU CYREG_PRT3_PC6
Motor2__1__PORT EQU 3
Motor2__1__SHIFT EQU 6
Motor2__AG EQU CYREG_PRT3_AG
Motor2__AMUX EQU CYREG_PRT3_AMUX
Motor2__BIE EQU CYREG_PRT3_BIE
Motor2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Motor2__BYP EQU CYREG_PRT3_BYP
Motor2__CTL EQU CYREG_PRT3_CTL
Motor2__DM0 EQU CYREG_PRT3_DM0
Motor2__DM1 EQU CYREG_PRT3_DM1
Motor2__DM2 EQU CYREG_PRT3_DM2
Motor2__DR EQU CYREG_PRT3_DR
Motor2__INP_DIS EQU CYREG_PRT3_INP_DIS
Motor2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Motor2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Motor2__LCD_EN EQU CYREG_PRT3_LCD_EN
Motor2__MASK EQU 0x60
Motor2__PORT EQU 3
Motor2__PRT EQU CYREG_PRT3_PRT
Motor2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Motor2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Motor2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Motor2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Motor2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Motor2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Motor2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Motor2__PS EQU CYREG_PRT3_PS
Motor2__SHIFT EQU 5
Motor2__SLW EQU CYREG_PRT3_SLW

/* PWM1 */
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PWM1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* PWM2 */
PWM2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
PWM2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
PWM2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
PWM2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
PWM2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
PWM2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
PWM2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

/* TECLADO_IN */
TECLADO_IN__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
TECLADO_IN__0__MASK EQU 0x10
TECLADO_IN__0__PC EQU CYREG_PRT0_PC4
TECLADO_IN__0__PORT EQU 0
TECLADO_IN__0__SHIFT EQU 4
TECLADO_IN__1__INTTYPE EQU CYREG_PICU0_INTTYPE5
TECLADO_IN__1__MASK EQU 0x20
TECLADO_IN__1__PC EQU CYREG_PRT0_PC5
TECLADO_IN__1__PORT EQU 0
TECLADO_IN__1__SHIFT EQU 5
TECLADO_IN__2__INTTYPE EQU CYREG_PICU0_INTTYPE6
TECLADO_IN__2__MASK EQU 0x40
TECLADO_IN__2__PC EQU CYREG_PRT0_PC6
TECLADO_IN__2__PORT EQU 0
TECLADO_IN__2__SHIFT EQU 6
TECLADO_IN__3__INTTYPE EQU CYREG_PICU0_INTTYPE7
TECLADO_IN__3__MASK EQU 0x80
TECLADO_IN__3__PC EQU CYREG_PRT0_PC7
TECLADO_IN__3__PORT EQU 0
TECLADO_IN__3__SHIFT EQU 7
TECLADO_IN__AG EQU CYREG_PRT0_AG
TECLADO_IN__AMUX EQU CYREG_PRT0_AMUX
TECLADO_IN__BIE EQU CYREG_PRT0_BIE
TECLADO_IN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TECLADO_IN__BYP EQU CYREG_PRT0_BYP
TECLADO_IN__CTL EQU CYREG_PRT0_CTL
TECLADO_IN__DM0 EQU CYREG_PRT0_DM0
TECLADO_IN__DM1 EQU CYREG_PRT0_DM1
TECLADO_IN__DM2 EQU CYREG_PRT0_DM2
TECLADO_IN__DR EQU CYREG_PRT0_DR
TECLADO_IN__INP_DIS EQU CYREG_PRT0_INP_DIS
TECLADO_IN__INTSTAT EQU CYREG_PICU0_INTSTAT
TECLADO_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TECLADO_IN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TECLADO_IN__LCD_EN EQU CYREG_PRT0_LCD_EN
TECLADO_IN__MASK EQU 0xF0
TECLADO_IN__PORT EQU 0
TECLADO_IN__PRT EQU CYREG_PRT0_PRT
TECLADO_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TECLADO_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TECLADO_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TECLADO_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TECLADO_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TECLADO_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TECLADO_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TECLADO_IN__PS EQU CYREG_PRT0_PS
TECLADO_IN__SHIFT EQU 4
TECLADO_IN__SLW EQU CYREG_PRT0_SLW
TECLADO_IN__SNAP EQU CYREG_PICU0_SNAP

/* TECLADO_OUT */
TECLADO_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
TECLADO_OUT__0__MASK EQU 0x01
TECLADO_OUT__0__PC EQU CYREG_PRT0_PC0
TECLADO_OUT__0__PORT EQU 0
TECLADO_OUT__0__SHIFT EQU 0
TECLADO_OUT__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
TECLADO_OUT__1__MASK EQU 0x02
TECLADO_OUT__1__PC EQU CYREG_PRT0_PC1
TECLADO_OUT__1__PORT EQU 0
TECLADO_OUT__1__SHIFT EQU 1
TECLADO_OUT__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
TECLADO_OUT__2__MASK EQU 0x04
TECLADO_OUT__2__PC EQU CYREG_PRT0_PC2
TECLADO_OUT__2__PORT EQU 0
TECLADO_OUT__2__SHIFT EQU 2
TECLADO_OUT__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
TECLADO_OUT__3__MASK EQU 0x08
TECLADO_OUT__3__PC EQU CYREG_PRT0_PC3
TECLADO_OUT__3__PORT EQU 0
TECLADO_OUT__3__SHIFT EQU 3
TECLADO_OUT__AG EQU CYREG_PRT0_AG
TECLADO_OUT__AMUX EQU CYREG_PRT0_AMUX
TECLADO_OUT__BIE EQU CYREG_PRT0_BIE
TECLADO_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TECLADO_OUT__BYP EQU CYREG_PRT0_BYP
TECLADO_OUT__CTL EQU CYREG_PRT0_CTL
TECLADO_OUT__DM0 EQU CYREG_PRT0_DM0
TECLADO_OUT__DM1 EQU CYREG_PRT0_DM1
TECLADO_OUT__DM2 EQU CYREG_PRT0_DM2
TECLADO_OUT__DR EQU CYREG_PRT0_DR
TECLADO_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
TECLADO_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TECLADO_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TECLADO_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
TECLADO_OUT__MASK EQU 0x0F
TECLADO_OUT__PORT EQU 0
TECLADO_OUT__PRT EQU CYREG_PRT0_PRT
TECLADO_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TECLADO_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TECLADO_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TECLADO_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TECLADO_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TECLADO_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TECLADO_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TECLADO_OUT__PS EQU CYREG_PRT0_PS
TECLADO_OUT__SHIFT EQU 0
TECLADO_OUT__SLW EQU CYREG_PRT0_SLW

/* detectorFaseM1 */
detectorFaseM1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
detectorFaseM1__0__MASK EQU 0x01
detectorFaseM1__0__PC EQU CYREG_PRT3_PC0
detectorFaseM1__0__PORT EQU 3
detectorFaseM1__0__SHIFT EQU 0
detectorFaseM1__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
detectorFaseM1__1__MASK EQU 0x02
detectorFaseM1__1__PC EQU CYREG_PRT3_PC1
detectorFaseM1__1__PORT EQU 3
detectorFaseM1__1__SHIFT EQU 1
detectorFaseM1__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
detectorFaseM1__2__MASK EQU 0x04
detectorFaseM1__2__PC EQU CYREG_PRT3_PC2
detectorFaseM1__2__PORT EQU 3
detectorFaseM1__2__SHIFT EQU 2
detectorFaseM1__AG EQU CYREG_PRT3_AG
detectorFaseM1__AMUX EQU CYREG_PRT3_AMUX
detectorFaseM1__BIE EQU CYREG_PRT3_BIE
detectorFaseM1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
detectorFaseM1__BYP EQU CYREG_PRT3_BYP
detectorFaseM1__CTL EQU CYREG_PRT3_CTL
detectorFaseM1__DM0 EQU CYREG_PRT3_DM0
detectorFaseM1__DM1 EQU CYREG_PRT3_DM1
detectorFaseM1__DM2 EQU CYREG_PRT3_DM2
detectorFaseM1__DR EQU CYREG_PRT3_DR
detectorFaseM1__INP_DIS EQU CYREG_PRT3_INP_DIS
detectorFaseM1__INTSTAT EQU CYREG_PICU3_INTSTAT
detectorFaseM1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
detectorFaseM1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
detectorFaseM1__LCD_EN EQU CYREG_PRT3_LCD_EN
detectorFaseM1__MASK EQU 0x07
detectorFaseM1__PORT EQU 3
detectorFaseM1__PRT EQU CYREG_PRT3_PRT
detectorFaseM1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
detectorFaseM1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
detectorFaseM1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
detectorFaseM1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
detectorFaseM1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
detectorFaseM1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
detectorFaseM1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
detectorFaseM1__PS EQU CYREG_PRT3_PS
detectorFaseM1__SHIFT EQU 0
detectorFaseM1__SLW EQU CYREG_PRT3_SLW
detectorFaseM1__SNAP EQU CYREG_PICU3_SNAP

/* detectorFaseM2 */
detectorFaseM2__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
detectorFaseM2__0__MASK EQU 0x01
detectorFaseM2__0__PC EQU CYREG_IO_PC_PRT15_PC0
detectorFaseM2__0__PORT EQU 15
detectorFaseM2__0__SHIFT EQU 0
detectorFaseM2__1__INTTYPE EQU CYREG_PICU15_INTTYPE1
detectorFaseM2__1__MASK EQU 0x02
detectorFaseM2__1__PC EQU CYREG_IO_PC_PRT15_PC1
detectorFaseM2__1__PORT EQU 15
detectorFaseM2__1__SHIFT EQU 1
detectorFaseM2__2__INTTYPE EQU CYREG_PICU15_INTTYPE2
detectorFaseM2__2__MASK EQU 0x04
detectorFaseM2__2__PC EQU CYREG_IO_PC_PRT15_PC2
detectorFaseM2__2__PORT EQU 15
detectorFaseM2__2__SHIFT EQU 2
detectorFaseM2__AG EQU CYREG_PRT15_AG
detectorFaseM2__AMUX EQU CYREG_PRT15_AMUX
detectorFaseM2__BIE EQU CYREG_PRT15_BIE
detectorFaseM2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
detectorFaseM2__BYP EQU CYREG_PRT15_BYP
detectorFaseM2__CTL EQU CYREG_PRT15_CTL
detectorFaseM2__DM0 EQU CYREG_PRT15_DM0
detectorFaseM2__DM1 EQU CYREG_PRT15_DM1
detectorFaseM2__DM2 EQU CYREG_PRT15_DM2
detectorFaseM2__DR EQU CYREG_PRT15_DR
detectorFaseM2__INP_DIS EQU CYREG_PRT15_INP_DIS
detectorFaseM2__INTSTAT EQU CYREG_PICU15_INTSTAT
detectorFaseM2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
detectorFaseM2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
detectorFaseM2__LCD_EN EQU CYREG_PRT15_LCD_EN
detectorFaseM2__MASK EQU 0x07
detectorFaseM2__PORT EQU 15
detectorFaseM2__PRT EQU CYREG_PRT15_PRT
detectorFaseM2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
detectorFaseM2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
detectorFaseM2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
detectorFaseM2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
detectorFaseM2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
detectorFaseM2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
detectorFaseM2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
detectorFaseM2__PS EQU CYREG_PRT15_PS
detectorFaseM2__SHIFT EQU 0
detectorFaseM2__SLW EQU CYREG_PRT15_SLW
detectorFaseM2__SNAP EQU CYREG_PICU_15_SNAP_15

/* faseM1 */
faseM1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
faseM1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
faseM1__INTC_MASK EQU 0x80
faseM1__INTC_NUMBER EQU 7
faseM1__INTC_PRIOR_NUM EQU 7
faseM1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
faseM1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
faseM1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* faseM2 */
faseM2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
faseM2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
faseM2__INTC_MASK EQU 0x1000
faseM2__INTC_NUMBER EQU 12
faseM2__INTC_PRIOR_NUM EQU 7
faseM2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
faseM2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
faseM2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* sentidodegiroM1 */
sentidodegiroM1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
sentidodegiroM1__0__MASK EQU 0x01
sentidodegiroM1__0__PC EQU CYREG_PRT12_PC0
sentidodegiroM1__0__PORT EQU 12
sentidodegiroM1__0__SHIFT EQU 0
sentidodegiroM1__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
sentidodegiroM1__1__MASK EQU 0x02
sentidodegiroM1__1__PC EQU CYREG_PRT12_PC1
sentidodegiroM1__1__PORT EQU 12
sentidodegiroM1__1__SHIFT EQU 1
sentidodegiroM1__AG EQU CYREG_PRT12_AG
sentidodegiroM1__BIE EQU CYREG_PRT12_BIE
sentidodegiroM1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
sentidodegiroM1__BYP EQU CYREG_PRT12_BYP
sentidodegiroM1__DM0 EQU CYREG_PRT12_DM0
sentidodegiroM1__DM1 EQU CYREG_PRT12_DM1
sentidodegiroM1__DM2 EQU CYREG_PRT12_DM2
sentidodegiroM1__DR EQU CYREG_PRT12_DR
sentidodegiroM1__INP_DIS EQU CYREG_PRT12_INP_DIS
sentidodegiroM1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
sentidodegiroM1__MASK EQU 0x03
sentidodegiroM1__PORT EQU 12
sentidodegiroM1__PRT EQU CYREG_PRT12_PRT
sentidodegiroM1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
sentidodegiroM1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
sentidodegiroM1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
sentidodegiroM1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
sentidodegiroM1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
sentidodegiroM1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
sentidodegiroM1__PS EQU CYREG_PRT12_PS
sentidodegiroM1__SHIFT EQU 0
sentidodegiroM1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
sentidodegiroM1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
sentidodegiroM1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
sentidodegiroM1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
sentidodegiroM1__SLW EQU CYREG_PRT12_SLW

/* sentidodegiroM2 */
sentidodegiroM2__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
sentidodegiroM2__0__MASK EQU 0x04
sentidodegiroM2__0__PC EQU CYREG_PRT12_PC2
sentidodegiroM2__0__PORT EQU 12
sentidodegiroM2__0__SHIFT EQU 2
sentidodegiroM2__1__INTTYPE EQU CYREG_PICU12_INTTYPE3
sentidodegiroM2__1__MASK EQU 0x08
sentidodegiroM2__1__PC EQU CYREG_PRT12_PC3
sentidodegiroM2__1__PORT EQU 12
sentidodegiroM2__1__SHIFT EQU 3
sentidodegiroM2__AG EQU CYREG_PRT12_AG
sentidodegiroM2__BIE EQU CYREG_PRT12_BIE
sentidodegiroM2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
sentidodegiroM2__BYP EQU CYREG_PRT12_BYP
sentidodegiroM2__DM0 EQU CYREG_PRT12_DM0
sentidodegiroM2__DM1 EQU CYREG_PRT12_DM1
sentidodegiroM2__DM2 EQU CYREG_PRT12_DM2
sentidodegiroM2__DR EQU CYREG_PRT12_DR
sentidodegiroM2__INP_DIS EQU CYREG_PRT12_INP_DIS
sentidodegiroM2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
sentidodegiroM2__MASK EQU 0x0C
sentidodegiroM2__PORT EQU 12
sentidodegiroM2__PRT EQU CYREG_PRT12_PRT
sentidodegiroM2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
sentidodegiroM2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
sentidodegiroM2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
sentidodegiroM2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
sentidodegiroM2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
sentidodegiroM2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
sentidodegiroM2__PS EQU CYREG_PRT12_PS
sentidodegiroM2__SHIFT EQU 2
sentidodegiroM2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
sentidodegiroM2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
sentidodegiroM2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
sentidodegiroM2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
sentidodegiroM2__SLW EQU CYREG_PRT12_SLW

/* up */
up__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
up__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
up__INTC_MASK EQU 0x01
up__INTC_NUMBER EQU 0
up__INTC_PRIOR_NUM EQU 7
up__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
up__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
up__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
teclado_sts_sts_reg__0__MASK EQU 0x01
teclado_sts_sts_reg__0__POS EQU 0
teclado_sts_sts_reg__1__MASK EQU 0x02
teclado_sts_sts_reg__1__POS EQU 1
teclado_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
teclado_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
teclado_sts_sts_reg__2__MASK EQU 0x04
teclado_sts_sts_reg__2__POS EQU 2
teclado_sts_sts_reg__3__MASK EQU 0x08
teclado_sts_sts_reg__3__POS EQU 3
teclado_sts_sts_reg__MASK EQU 0x0F
teclado_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB03_MSK
teclado_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
teclado_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB03_ST
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
