\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+sopt4\+:\+:\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a8c8d321a135ab65c62a94c6c6fe895d2}{F\+T\+M0\+F\+L\+T0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ab28daba01418363b4f0477ca042ab185}{F\+T\+M0\+F\+L\+T1}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ac89cdaa3211ee1224fd0a083569d51b9}{F\+T\+M0\+F\+L\+T2}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a4c98342aeb664ed28613c5d66144d3b4}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a4216d609e1687a9b19fdc4c73ec41e93}{F\+T\+M1\+F\+L\+T0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a38291aa8785de58094f3b09570b00fc9}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a7bd771c9c7e8ed9dc7b104e52359b8e0}{F\+T\+M2\+F\+L\+T0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a5ebfb44ffb8cc458c7249ce4775f407b}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a6703a84008918d81604ebe28a8568f80}{F\+T\+M3\+F\+L\+T0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ad9bc3eb2cbee2d04135d1d50d05652b6}{R\+E\+S\+E\+R\+V\+E\+D3}\+: 5
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_aeee6126f7b82e3a50bcd2ff0a0d21c24}{F\+T\+M1\+C\+H0\+S\+RC}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a150756ef05e7e68b590c23b01fd55ca6}{F\+T\+M2\+C\+H0\+S\+RC}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a546a8064994bc2770915b77a74824a34}{R\+E\+S\+E\+R\+V\+E\+D4}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a50b0390acefe3639e4d83137640d93b8}{F\+T\+M0\+C\+L\+K\+S\+EL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ada3cfe7a39773b93e283f8dfe183d557}{F\+T\+M1\+C\+L\+K\+S\+EL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a143120ee0d80ecb07ab64b28038bd0bb}{F\+T\+M2\+C\+L\+K\+S\+EL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ac487f3f7c9deb161265d421b771e5870}{F\+T\+M3\+C\+L\+K\+S\+EL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a25e854c19bd69210462791a2b5b11619}{F\+T\+M0\+T\+R\+G0\+S\+RC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_accd5797361cc0f5df32c601db4586f63}{F\+T\+M0\+T\+R\+G1\+S\+RC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a2de6d828fc65c0d445ff50214eaf1a9b}{F\+T\+M3\+T\+R\+G0\+S\+RC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ad938f2086d69b523bb11c212da02bce1}{F\+T\+M3\+T\+R\+G1\+S\+RC}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M0\+C\+L\+K\+S\+EL@{F\+T\+M0\+C\+L\+K\+S\+EL}}
\index{F\+T\+M0\+C\+L\+K\+S\+EL@{F\+T\+M0\+C\+L\+K\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M0\+C\+L\+K\+S\+EL}{FTM0CLKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M0\+C\+L\+K\+S\+EL}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a50b0390acefe3639e4d83137640d93b8}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a50b0390acefe3639e4d83137640d93b8}
\mbox{[}24\mbox{]} Flex\+Timer 0 External Clock Pin Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M0\+F\+L\+T0@{F\+T\+M0\+F\+L\+T0}}
\index{F\+T\+M0\+F\+L\+T0@{F\+T\+M0\+F\+L\+T0}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M0\+F\+L\+T0}{FTM0FLT0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M0\+F\+L\+T0}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a8c8d321a135ab65c62a94c6c6fe895d2}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a8c8d321a135ab65c62a94c6c6fe895d2}
\mbox{[}0\mbox{]} F\+T\+M0 Fault 0 Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M0\+F\+L\+T1@{F\+T\+M0\+F\+L\+T1}}
\index{F\+T\+M0\+F\+L\+T1@{F\+T\+M0\+F\+L\+T1}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M0\+F\+L\+T1}{FTM0FLT1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M0\+F\+L\+T1}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ab28daba01418363b4f0477ca042ab185}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ab28daba01418363b4f0477ca042ab185}
\mbox{[}1\mbox{]} F\+T\+M0 Fault 1 Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M0\+F\+L\+T2@{F\+T\+M0\+F\+L\+T2}}
\index{F\+T\+M0\+F\+L\+T2@{F\+T\+M0\+F\+L\+T2}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M0\+F\+L\+T2}{FTM0FLT2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M0\+F\+L\+T2}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ac89cdaa3211ee1224fd0a083569d51b9}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ac89cdaa3211ee1224fd0a083569d51b9}
\mbox{[}2\mbox{]} F\+T\+M0 Fault 2 Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M0\+T\+R\+G0\+S\+RC@{F\+T\+M0\+T\+R\+G0\+S\+RC}}
\index{F\+T\+M0\+T\+R\+G0\+S\+RC@{F\+T\+M0\+T\+R\+G0\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M0\+T\+R\+G0\+S\+RC}{FTM0TRG0SRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M0\+T\+R\+G0\+S\+RC}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a25e854c19bd69210462791a2b5b11619}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a25e854c19bd69210462791a2b5b11619}
\mbox{[}28\mbox{]} Flex\+Timer 0 Hardware Trigger 0 Source Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M0\+T\+R\+G1\+S\+RC@{F\+T\+M0\+T\+R\+G1\+S\+RC}}
\index{F\+T\+M0\+T\+R\+G1\+S\+RC@{F\+T\+M0\+T\+R\+G1\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M0\+T\+R\+G1\+S\+RC}{FTM0TRG1SRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M0\+T\+R\+G1\+S\+RC}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_accd5797361cc0f5df32c601db4586f63}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_accd5797361cc0f5df32c601db4586f63}
\mbox{[}29\mbox{]} Flex\+Timer 0 Hardware Trigger 1 Source Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M1\+C\+H0\+S\+RC@{F\+T\+M1\+C\+H0\+S\+RC}}
\index{F\+T\+M1\+C\+H0\+S\+RC@{F\+T\+M1\+C\+H0\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M1\+C\+H0\+S\+RC}{FTM1CH0SRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M1\+C\+H0\+S\+RC}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_aeee6126f7b82e3a50bcd2ff0a0d21c24}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_aeee6126f7b82e3a50bcd2ff0a0d21c24}
\mbox{[}19\+:18\mbox{]} F\+T\+M1 channel 0 input capture source select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M1\+C\+L\+K\+S\+EL@{F\+T\+M1\+C\+L\+K\+S\+EL}}
\index{F\+T\+M1\+C\+L\+K\+S\+EL@{F\+T\+M1\+C\+L\+K\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M1\+C\+L\+K\+S\+EL}{FTM1CLKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M1\+C\+L\+K\+S\+EL}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ada3cfe7a39773b93e283f8dfe183d557}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ada3cfe7a39773b93e283f8dfe183d557}
\mbox{[}25\mbox{]} F\+T\+M1 External Clock Pin Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M1\+F\+L\+T0@{F\+T\+M1\+F\+L\+T0}}
\index{F\+T\+M1\+F\+L\+T0@{F\+T\+M1\+F\+L\+T0}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M1\+F\+L\+T0}{FTM1FLT0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M1\+F\+L\+T0}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a4216d609e1687a9b19fdc4c73ec41e93}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a4216d609e1687a9b19fdc4c73ec41e93}
\mbox{[}4\mbox{]} F\+T\+M1 Fault 0 Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M2\+C\+H0\+S\+RC@{F\+T\+M2\+C\+H0\+S\+RC}}
\index{F\+T\+M2\+C\+H0\+S\+RC@{F\+T\+M2\+C\+H0\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M2\+C\+H0\+S\+RC}{FTM2CH0SRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M2\+C\+H0\+S\+RC}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a150756ef05e7e68b590c23b01fd55ca6}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a150756ef05e7e68b590c23b01fd55ca6}
\mbox{[}21\+:20\mbox{]} F\+T\+M2 channel 0 input capture source select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M2\+C\+L\+K\+S\+EL@{F\+T\+M2\+C\+L\+K\+S\+EL}}
\index{F\+T\+M2\+C\+L\+K\+S\+EL@{F\+T\+M2\+C\+L\+K\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M2\+C\+L\+K\+S\+EL}{FTM2CLKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M2\+C\+L\+K\+S\+EL}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a143120ee0d80ecb07ab64b28038bd0bb}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a143120ee0d80ecb07ab64b28038bd0bb}
\mbox{[}26\mbox{]} Flex\+Timer 2 External Clock Pin Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M2\+F\+L\+T0@{F\+T\+M2\+F\+L\+T0}}
\index{F\+T\+M2\+F\+L\+T0@{F\+T\+M2\+F\+L\+T0}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M2\+F\+L\+T0}{FTM2FLT0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M2\+F\+L\+T0}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a7bd771c9c7e8ed9dc7b104e52359b8e0}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a7bd771c9c7e8ed9dc7b104e52359b8e0}
\mbox{[}8\mbox{]} F\+T\+M2 Fault 0 Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M3\+C\+L\+K\+S\+EL@{F\+T\+M3\+C\+L\+K\+S\+EL}}
\index{F\+T\+M3\+C\+L\+K\+S\+EL@{F\+T\+M3\+C\+L\+K\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M3\+C\+L\+K\+S\+EL}{FTM3CLKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M3\+C\+L\+K\+S\+EL}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ac487f3f7c9deb161265d421b771e5870}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ac487f3f7c9deb161265d421b771e5870}
\mbox{[}27\mbox{]} Flex\+Timer 3 External Clock Pin Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M3\+F\+L\+T0@{F\+T\+M3\+F\+L\+T0}}
\index{F\+T\+M3\+F\+L\+T0@{F\+T\+M3\+F\+L\+T0}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M3\+F\+L\+T0}{FTM3FLT0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M3\+F\+L\+T0}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a6703a84008918d81604ebe28a8568f80}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a6703a84008918d81604ebe28a8568f80}
\mbox{[}12\mbox{]} F\+T\+M3 Fault 0 Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M3\+T\+R\+G0\+S\+RC@{F\+T\+M3\+T\+R\+G0\+S\+RC}}
\index{F\+T\+M3\+T\+R\+G0\+S\+RC@{F\+T\+M3\+T\+R\+G0\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M3\+T\+R\+G0\+S\+RC}{FTM3TRG0SRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M3\+T\+R\+G0\+S\+RC}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a2de6d828fc65c0d445ff50214eaf1a9b}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a2de6d828fc65c0d445ff50214eaf1a9b}
\mbox{[}30\mbox{]} Flex\+Timer 3 Hardware Trigger 0 Source Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!F\+T\+M3\+T\+R\+G1\+S\+RC@{F\+T\+M3\+T\+R\+G1\+S\+RC}}
\index{F\+T\+M3\+T\+R\+G1\+S\+RC@{F\+T\+M3\+T\+R\+G1\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M3\+T\+R\+G1\+S\+RC}{FTM3TRG1SRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+F\+T\+M3\+T\+R\+G1\+S\+RC}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ad938f2086d69b523bb11c212da02bce1}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ad938f2086d69b523bb11c212da02bce1}
\mbox{[}31\mbox{]} Flex\+Timer 3 Hardware Trigger 1 Source Select \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a4c98342aeb664ed28613c5d66144d3b4}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a4c98342aeb664ed28613c5d66144d3b4}
\mbox{[}3\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a38291aa8785de58094f3b09570b00fc9}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a38291aa8785de58094f3b09570b00fc9}
\mbox{[}7\+:5\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a5ebfb44ffb8cc458c7249ce4775f407b}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a5ebfb44ffb8cc458c7249ce4775f407b}
\mbox{[}11\+:9\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ad9bc3eb2cbee2d04135d1d50d05652b6}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_ad9bc3eb2cbee2d04135d1d50d05652b6}
\mbox{[}17\+:13\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt4\+::\+\_\+hw\+\_\+sim\+\_\+sopt4\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a546a8064994bc2770915b77a74824a34}{}\label{struct__hw__sim__sopt4_1_1__hw__sim__sopt4__bitfields_a546a8064994bc2770915b77a74824a34}
\mbox{[}23\+:22\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
