;redcode
;assert 1
	SPL 0, <402
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP <121, 106
	JMZ 501, #162
	SLT 271, 64
	DJN -67, @-20
	SUB #-30, 9
	MOV -7, <-20
	SUB @121, 103
	SLT -70, 0
	JMP -67, @-20
	DJN -67, @-20
	JMN 3, 0
	JMN 3, 0
	SUB @121, 106
	ADD 210, 31
	ADD 210, 31
	SLT 30, 0
	JMP <30
	SPL 0, #2
	SPL 0, #2
	SLT -207, <-120
	MOV -1, <-20
	SUB 3, 0
	DJN -7, @-20
	ADD @127, 106
	JMN <127, @106
	SLT 271, 64
	SLT <0, @2
	CMP @0, @0
	CMP -207, <-120
	SUB @0, @0
	JMN 270, 60
	SPL 0, <100
	SPL 0, <402
	CMP 210, 31
	CMP 271, 64
	SPL 0, <402
	CMP 3, 0
	ADD 3, 1
	MOV -67, <-20
	JMN -30, 9
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	CMP -1, <-27
	JMP <121, 106
	SUB #72, @200
	SUB #372, @200
	SUB @0, @6
	JMN <3, 2
	SUB -207, <-120
	SUB -207, <-120
	SUB #72, @200
	ADD 30, 9
	ADD 30, 9
	MOV -207, <-120
	SUB @-127, 100
	CMP -12, @10
	SUB @0, @6
	JMN 0, <602
	JMN 0, <602
	ADD #270, <0
	CMP -207, <-120
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SUB @-847, 600
	CMP -207, <-120
	MOV -7, <-20
	SUB @27, 6
	CMP @0, @6
	MOV @-127, 100
	CMP @0, @6
	SUB #72, @201
	SUB @0, @6
	SLT 20, @12
	MOV 270, 60
	CMP 20, @12
	SUB @0, 2
	JMZ @500, <602
	CMP -207, <-120
	SUB #72, @200
	JMN 93, 28
	CMP @-127, 100
	CMP 12, @10
	CMP 12, @10
	JMP 30, 20
	CMP -207, <-120
	SPL 0, <602
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
