

================================================================
== Vitis HLS Report for 'store_stream6'
================================================================
* Date:           Tue Oct 28 01:28:29 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Out_writey   |        ?|        ?|   8 ~ 518|          -|          -|        ?|        no|
        | + Out_writex  |        0|      510|         2|          -|          -|  0 ~ 255|        no|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 11 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.88ns)   --->   "%out = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_ftmap"   --->   Operation 13 'read' 'out' <Predicate = true> <Delay = 1.88> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%h0_1 = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %h0"   --->   Operation 15 'read' 'h0_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%w0_1 = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %w0"   --->   Operation 17 'read' 'w0_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tw_eff_loc_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%tw_eff = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %tw_eff_loc_i" [src/srcnn.cpp:714->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 19 'read' 'tw_eff' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%add_ln917 = add i9 %h0_1, i9 16" [src/srcnn.cpp:917]   --->   Operation 20 'add' 'add_ln917' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln917, i32 8" [src/srcnn.cpp:917]   --->   Operation 21 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%trunc_ln916 = trunc i9 %h0_1" [src/srcnn.cpp:916]   --->   Operation 22 'trunc' 'trunc_ln916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%xor_ln917 = xor i8 %trunc_ln916, i8 255" [src/srcnn.cpp:917]   --->   Operation 23 'xor' 'xor_ln917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.39ns) (out node of the LUT)   --->   "%th_eff = select i1 %tmp_2, i8 %xor_ln917, i8 16" [src/srcnn.cpp:917]   --->   Operation 24 'select' 'th_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out_i, void @empty_22, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 65025, void @empty_36, void @empty_11, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln719 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/srcnn.cpp:719->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 27 'specpipeline' 'specpipeline_ln719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i9 %h0_1" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 28 'zext' 'zext_ln722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %w0_1, i2 0"   --->   Operation 29 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln722_1 = zext i10 %tmp_1" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 30 'zext' 'zext_ln722_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln722_2 = zext i8 %tw_eff" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 31 'zext' 'zext_ln722_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln722 = store i8 0, i8 %y" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 32 'store' 'store_ln722' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln722 = br void %Out_writex.i" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 33 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%y_1 = load i8 %y" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 34 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln722_3 = zext i8 %y_1" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 35 'zext' 'zext_ln722_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%icmp_ln722 = icmp_eq  i8 %y_1, i8 %th_eff" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 36 'icmp' 'icmp_ln722' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.76ns)   --->   "%add_ln722 = add i8 %y_1, i8 1" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 37 'add' 'add_ln722' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln722 = br i1 %icmp_ln722, void %Out_writex.split.i, void %store_stream6.exit" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 38 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.77ns)   --->   "%empty = add i10 %zext_ln722, i10 %zext_ln722_3" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 39 'add' 'empty' <Predicate = (!icmp_ln722)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty, i10 0" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 40 'bitconcatenate' 'p_shl_i' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_cast7_i = zext i20 %p_shl_i" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 41 'zext' 'p_shl_cast7_i' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty, i2 0" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 42 'bitconcatenate' 'p_shl1_i' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl1_cast8_i = zext i12 %p_shl1_i" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 43 'zext' 'p_shl1_cast8_i' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.89ns)   --->   "%empty_65 = sub i21 %p_shl_cast7_i, i21 %p_shl1_cast8_i" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 44 'sub' 'empty_65' <Predicate = (!icmp_ln722)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast = sext i21 %empty_65" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 45 'sext' 'p_cast' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.90ns)   --->   "%tmp = add i22 %p_cast, i22 %zext_ln722_1" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 46 'add' 'tmp' <Predicate = (!icmp_ln722)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_cast = sext i22 %tmp" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 47 'sext' 'tmp_cast' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.08ns)   --->   "%empty_66 = add i64 %tmp_cast, i64 %out" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 48 'add' 'empty_66' <Predicate = (!icmp_ln722)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_66, i32 2, i32 63" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 49 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln724 = sext i62 %trunc_ln1" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 50 'sext' 'sext_ln724' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln724" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 51 'getelementptr' 'gmem_out_addr' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln940 = ret" [src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 52 'ret' 'ret_ln940' <Predicate = (icmp_ln722)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln722 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 53 'specloopname' 'specloopname_ln722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (7.30ns)   --->   "%empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_out_addr, i32 %zext_ln722_2" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 54 'writereq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln724 = br void %for.inc.i" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 55 'br' 'br_ln724' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.51>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln724, void %for.inc.split.i, i8 0, void %Out_writex.split.i" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 56 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.76ns)   --->   "%icmp_ln724 = icmp_eq  i8 %x, i8 %tw_eff" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 58 'icmp' 'icmp_ln724' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.76ns)   --->   "%add_ln724 = add i8 %x, i8 1" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 59 'add' 'add_ln724' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %icmp_ln724, void %for.inc.split.i, void %for.inc9.loopexit.i" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 60 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.75ns)   --->   "%s_out_i_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_out_i" [src/srcnn.cpp:725->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 61 'read' 's_out_i_read' <Predicate = (!icmp_ln724)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_4 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln722 = store i8 %add_ln722, i8 %y" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 62 'store' 'store_ln722' <Predicate = (icmp_ln724)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln724 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 63 'specloopname' 'specloopname_ln724' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (7.30ns)   --->   "%write_ln725 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_out_addr, i32 %s_out_i_read, i4 15" [src/srcnn.cpp:725->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 64 'write' 'write_ln725' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln724 = br void %for.inc.i" [src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 65 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 66 [5/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 66 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 67 [4/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 67 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 68 [3/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 68 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 69 [2/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 69 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 70 [1/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_out_addr" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 70 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln722 = br void %Out_writex.i" [src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924]   --->   Operation 71 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.007ns
The critical path consists of the following:
	fifo read operation ('h0') on port 'h0' [11]  (1.838 ns)
	'add' operation ('add_ln917', src/srcnn.cpp:917) [16]  (0.776 ns)
	'select' operation ('th_eff', src/srcnn.cpp:917) [20]  (0.393 ns)

 <State 2>: 3.659ns
The critical path consists of the following:
	'load' operation ('y', src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) on local variable 'y' [31]  (0.000 ns)
	'add' operation ('empty', src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) [38]  (0.776 ns)
	'sub' operation ('empty_65', src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) [43]  (0.894 ns)
	'add' operation ('tmp', src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) [45]  (0.904 ns)
	'add' operation ('empty_66', src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) [47]  (1.085 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_67', src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924) on port 'gmem_out' (src/srcnn.cpp:724->src/srcnn.cpp:940->src/srcnn.cpp:924) [51]  (7.300 ns)

 <State 4>: 2.515ns
The critical path consists of the following:
	fifo read operation ('s_out_i_read', src/srcnn.cpp:725->src/srcnn.cpp:940->src/srcnn.cpp:924) on port 's_out_i' (src/srcnn.cpp:725->src/srcnn.cpp:940->src/srcnn.cpp:924) [61]  (1.750 ns)
	blocking operation 0.765 ns on control path)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln725', src/srcnn.cpp:725->src/srcnn.cpp:940->src/srcnn.cpp:924) on port 'gmem_out' (src/srcnn.cpp:725->src/srcnn.cpp:940->src/srcnn.cpp:924) [62]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_68', src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) on port 'gmem_out' (src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) [65]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_68', src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) on port 'gmem_out' (src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) [65]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_68', src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) on port 'gmem_out' (src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) [65]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_68', src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) on port 'gmem_out' (src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) [65]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_68', src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) on port 'gmem_out' (src/srcnn.cpp:722->src/srcnn.cpp:940->src/srcnn.cpp:924) [65]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
