{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1594030993326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594030993326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 06 03:23:12 2020 " "Processing started: Mon Jul 06 03:23:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594030993326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1594030993326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSXPi2_ROM -c MSXPI2_ROM_rev1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSXPi2_ROM -c MSXPI2_ROM_rev1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1594030993326 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1594030995611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxpi2_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msxpi2_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSXPi2_ROM-ppl_type " "Found design unit 1: MSXPi2_ROM-ppl_type" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594030998691 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSXPi2_ROM " "Found entity 1: MSXPi2_ROM" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594030998691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594030998691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSXPi2_ROM " "Elaborating entity \"MSXPi2_ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1594030999367 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_D\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_D\[0\]\" and its non-tri-state driver." {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594031000162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_D\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_D\[1\]\" and its non-tri-state driver." {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594031000162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_D\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_D\[2\]\" and its non-tri-state driver." {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594031000162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_D\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_D\[3\]\" and its non-tri-state driver." {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594031000162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_D\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_D\[4\]\" and its non-tri-state driver." {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594031000162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_D\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_D\[5\]\" and its non-tri-state driver." {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594031000162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_D\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_D\[6\]\" and its non-tri-state driver." {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594031000162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_D\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_D\[7\]\" and its non-tri-state driver." {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594031000162 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1594031000162 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_D\[0\]~synth " "Node \"GPIO_D\[0\]~synth\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031000421 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_D\[1\]~synth " "Node \"GPIO_D\[1\]~synth\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031000421 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_D\[2\]~synth " "Node \"GPIO_D\[2\]~synth\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031000421 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_D\[3\]~synth " "Node \"GPIO_D\[3\]~synth\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031000421 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_D\[4\]~synth " "Node \"GPIO_D\[4\]~synth\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031000421 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_D\[5\]~synth " "Node \"GPIO_D\[5\]~synth\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031000421 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_D\[6\]~synth " "Node \"GPIO_D\[6\]~synth\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031000421 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_D\[7\]~synth " "Node \"GPIO_D\[7\]~synth\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031000421 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1594031000421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IORQ_n " "No output dependent on input pin \"IORQ_n\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031001315 "|MSXPi2_ROM|IORQ_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M1 " "No output dependent on input pin \"M1\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031001315 "|MSXPi2_ROM|M1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rpi_rdy " "No output dependent on input pin \"rpi_rdy\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031001315 "|MSXPi2_ROM|rpi_rdy"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0 " "No output dependent on input pin \"GPIO_0\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 64 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031001315 "|MSXPi2_ROM|GPIO_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1 " "No output dependent on input pin \"GPIO_1\"" {  } { { "MSXPi2_ROM.vhd" "" { Text "F:/github/MSXPi2/hardware/CPLD Project/MSXPi2_ROM.vhd" 65 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594031001315 "|MSXPi2_ROM|GPIO_1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1594031001315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1594031001335 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1594031001335 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1594031001335 ""} { "Info" "ICUT_CUT_TM_MCELLS" "45 " "Implemented 45 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1594031001335 ""} { "Info" "ICUT_CUT_TM_SEXPS" "14 " "Implemented 14 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1594031001335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1594031001335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594031002030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 06 03:23:21 2020 " "Processing ended: Mon Jul 06 03:23:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594031002030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594031002030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594031002030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594031002030 ""}
