
---------- Begin Simulation Statistics ----------
final_tick                               164628671373500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34936                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829088                       # Number of bytes of host memory used
host_op_rate                                    60230                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   286.24                       # Real time elapsed on the host
host_tick_rate                               84002791                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024045                       # Number of seconds simulated
sim_ticks                                 24044729750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       492791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        993838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6463392                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       558767                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6945702                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2708120                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6463392                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3755272                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7099459                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           83164                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       382099                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17524602                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11347640                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       558789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1025570                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19163851                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240038                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     45086482                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.382377                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.411582                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     40303972     89.39%     89.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1661327      3.68%     93.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       364589      0.81%     93.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       926035      2.05%     95.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       404470      0.90%     96.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       226391      0.50%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       101863      0.23%     97.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        72265      0.16%     97.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1025570      2.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     45086482                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177966                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454882                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454882     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240038                       # Class of committed instruction
system.switch_cpus.commit.refs                4088995                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.808942                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.808942                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      38932867                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       43977718                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2381408                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4786390                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         559544                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1425411                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5291353                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                787004                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              969562                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25426                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7099459                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2461827                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44774815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        121336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29224227                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1119088                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.147630                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2751110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2791284                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.607706                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     48085626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.052281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.492335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39730716     82.62%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           385396      0.80%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           569709      1.18%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           537591      1.12%     85.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           855099      1.78%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           964111      2.00%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           372798      0.78%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           377391      0.78%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4292815      8.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     48085626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       733608                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3723576                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.721366                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11399053                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             969421                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        20542263                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6638321                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        72002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1451636                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36387900                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10429632                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1273315                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34690070                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         230492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2714603                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         559544                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3095535                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       577439                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       114871                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1274                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3183434                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       817521                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1274                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       583373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       150235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30359533                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28538106                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684785                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20789763                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.593438                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28686438                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         47327147                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23621769                       # number of integer regfile writes
system.switch_cpus.ipc                       0.207946                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.207946                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       336440      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      23906679     66.48%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1060      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10682332     29.70%     97.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1036875      2.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       35963386                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1339018                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037233                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          288923     21.58%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1007193     75.22%     96.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         42902      3.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       36965964                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    121756160                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28538106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55536656                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36387900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          35963386                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19147821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       404745                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26233311                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     48085626                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.747903                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.680171                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     37069670     77.09%     77.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3114415      6.48%     83.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1643950      3.42%     86.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1508316      3.14%     90.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1704913      3.55%     93.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1224551      2.55%     96.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       993919      2.07%     98.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       476934      0.99%     99.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       348958      0.73%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     48085626                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.747844                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2461850                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       462378                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       519653                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6638321                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1451636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20136192                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 48089438                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        29281277                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4004954                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3048854                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7217058                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        208683                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     105855705                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41216471                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50178694                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5254454                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         104385                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         559544                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9937209                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28766741                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     56850544                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4282                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6765                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7284670                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6743                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             80464801                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            75841346                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3022                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913568                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3022                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             495060                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        76626                       # Transaction distribution
system.membus.trans_dist::CleanEvict           416165                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5987                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5987                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        495060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1494885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1494885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1494885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36971072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36971072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36971072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            501047                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  501047    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              501047                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1405219500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2779541000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24044729750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       304108                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1146190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20838                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936427                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     75823808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               75827776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          494057                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4904064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1451384                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002082                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045583                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1448362     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3022      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1451384                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1184263000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435890000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       456280                       # number of demand (read+write) hits
system.l2.demand_hits::total                   456280                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       456280                       # number of overall hits
system.l2.overall_hits::total                  456280                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       500980                       # number of demand (read+write) misses
system.l2.demand_misses::total                 501047                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       500980                       # number of overall misses
system.l2.overall_misses::total                501047                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  50477667500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50482864500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5197000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  50477667500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50482864500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957327                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957327                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.523348                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.523381                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.523348                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.523381                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85196.721311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100757.849615                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100754.748557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85196.721311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100757.849615                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100754.748557                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               76626                       # number of writebacks
system.l2.writebacks::total                     76626                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       500980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            501041                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       500980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           501041                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4587000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  45467867500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45472454500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4587000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  45467867500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45472454500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.523348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.523375                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.523348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.523375                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75196.721311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90757.849615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90755.955101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75196.721311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90757.849615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90755.955101                       # average overall mshr miss latency
system.l2.replacements                         494057                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       227482                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           227482                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       227482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       227482                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1756                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1756                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14851                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14851                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         5987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5987                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    509802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     509802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.287312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.287312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85151.494906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85151.494906                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    449932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    449932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.287312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.287312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75151.494906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75151.494906                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5197000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5197000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85196.721311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83822.580645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4587000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4587000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75196.721311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75196.721311                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       441429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            441429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       494993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          494998                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  49967865500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  49967865500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.528600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.528603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100946.610356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100945.590689                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       494993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       494993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  45017935500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  45017935500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.528600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.528598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90946.610356                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90946.610356                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8132.774114                       # Cycle average of tags in use
system.l2.tags.total_refs                     1830349                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    494057                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.704732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.066108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.294144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.796839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8085.610424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.987013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992770                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          759                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8156521                       # Number of tag accesses
system.l2.tags.data_accesses                  8156521                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     32062720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32067008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4904064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4904064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       500980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              501047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        76626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              76626                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             13309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       162364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1333461442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1333639776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       162364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           165026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      203955879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            203955879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      203955879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            13309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       162364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1333461442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1537595655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     76626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    499811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289619750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4770                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4770                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              983433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              71965                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      501041                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      76626                       # Number of write requests accepted
system.mem_ctrls.readBursts                    501041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    76626                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            30248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4892                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15356805000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2499360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24729405000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30721.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49471.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    76652                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21284                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                501041                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                76626                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  170284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  184596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  113503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   31486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       478531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.098219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.278678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.120467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       422680     88.33%     88.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46073      9.63%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6726      1.41%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1856      0.39%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          666      0.14%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          299      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          131      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           53      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       478531                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.739413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.526074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    165.829308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4207     88.20%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          484     10.15%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           75      1.57%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4770                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.057652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.054165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.349683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4630     97.06%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.65%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               84      1.76%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      0.50%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4770                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31991808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   74816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4902080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32066624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4904064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1330.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1333.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    203.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24043293000                       # Total gap between requests
system.mem_ctrls.avgGap                      41621.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     31987904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4902080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 162364.062336778821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1330349907.550946712494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203873366.470255285501                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       500980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        76626                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2079500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  24727325500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 584698838000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34090.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49357.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7630554.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    16.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1701740460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            904496505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1776260640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          199628460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1898008320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10545638970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        352578720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17378352075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        722.750984                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    829334750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    802880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22412504250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1714970880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            911528640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1792825440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          200197440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1898008320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10536351960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        360433440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17414316120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        724.246698                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    849462250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    802880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22392376750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    24044719000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2461711                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2461721                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2461711                       # number of overall hits
system.cpu.icache.overall_hits::total         2461721                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8624000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8624000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8624000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8624000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2461827                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2461838                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2461827                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2461838                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74344.827586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73709.401709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74344.827586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73709.401709                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5289500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5289500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5289500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5289500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86713.114754                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86713.114754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86713.114754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86713.114754                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2461711                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2461721                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2461827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2461838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74344.827586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73709.401709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5289500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5289500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86713.114754                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86713.114754                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009038                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000146                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4923738                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4923738                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3472906                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3472908                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3472906                       # number of overall hits
system.cpu.dcache.overall_hits::total         3472908                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2055317                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2055322                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2055317                       # number of overall misses
system.cpu.dcache.overall_misses::total       2055322                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 124138742912                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 124138742912                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 124138742912                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 124138742912                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5528223                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5528230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5528223                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5528230                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.371786                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.371787                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.371786                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.371787                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60398.830405                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60398.683472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60398.830405                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60398.683472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     17857774                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          638                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            593671                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.080253                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.888889                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       227482                       # number of writebacks
system.cpu.dcache.writebacks::total            227482                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1098057                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1098057                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1098057                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1098057                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957260                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957260                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957260                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957260                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  56845969975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56845969975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  56845969975                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56845969975                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.173159                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.173158                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.173159                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.173158                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59384.044016                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59384.044016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59384.044016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59384.044016                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2859731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2859731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2034379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2034384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 123415551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 123415551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4894110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4894115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.415679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.415680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60664.975159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60664.826060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1097620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1097620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  56149481000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56149481000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.191405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.191405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59940.156433                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59940.156433                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613177                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    723191412                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    723191412                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 34539.660522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34539.660522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    696488975                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    696488975                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 33973.414711                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33973.414711                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164628671373500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.149431                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4424370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956241                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.626836                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.149429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12013725                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12013725                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164701053555500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46389                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829224                       # Number of bytes of host memory used
host_op_rate                                    80093                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   862.27                       # Real time elapsed on the host
host_tick_rate                               83944061                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072382                       # Number of seconds simulated
sim_ticks                                 72382182000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1471601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2943201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19798749                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1692837                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21249712                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8301666                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19798749                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11497083                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21720037                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          253248                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1137723                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53179112                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34512502                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1692837                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3027439                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     59479596                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    135468695                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.382534                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.409007                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    121060707     89.36%     89.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5008013      3.70%     93.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1078598      0.80%     93.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2806118      2.07%     95.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1212282      0.89%     96.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       705962      0.52%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       347599      0.26%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       221977      0.16%     97.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3027439      2.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    135468695                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631823                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399635                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399635     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821446                       # Class of committed instruction
system.switch_cpus.commit.refs               12331795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.825479                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.825479                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     116924681                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      134131651                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7196221                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14680914                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1694899                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4267649                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16199831                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2327384                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2973384                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 71282                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21720037                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7516857                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             134689450                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        361704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               89207527                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3389798                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.150037                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8380015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8554914                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.616226                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    144764364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.067841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.507478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        119240648     82.37%     82.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1163804      0.80%     83.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1799033      1.24%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1616702      1.12%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2557105      1.77%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2919261      2.02%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1217126      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1159678      0.80%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13091007      9.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    144764364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2215384                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11308269                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.720666                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33314099                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2971327                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        63500550                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20326759                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       204865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4448291                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    111247742                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      30342772                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3817790                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104326766                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         674017                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7665409                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1694899                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8779396                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1617558                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       353205                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2251                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3756                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9927107                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2516129                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3756                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1743915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       471469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93019541                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              86981675                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682977                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63530181                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.600850                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               87435402                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        141323894                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72031340                       # number of integer regfile writes
system.switch_cpus.ipc                       0.207233                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.207233                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1023640      0.95%      0.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72841462     67.36%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3320      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     31098686     28.76%     97.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3177448      2.94%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      108144556                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3776198                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034918                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          880315     23.31%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2785043     73.75%     97.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        110840      2.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      110897114                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    366119319                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     86981675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    170676578                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          111247742                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         108144556                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59426236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1289645                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81448577                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    144764364                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.747039                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.685952                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    111845444     77.26%     77.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9212886      6.36%     83.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4932407      3.41%     87.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4527502      3.13%     90.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5009884      3.46%     93.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3664065      2.53%     96.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2998017      2.07%     98.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1456885      1.01%     99.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1117274      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    144764364                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.747039                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7516857                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1363950                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1493695                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20326759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4448291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        59947975                       # number of misc regfile reads
system.switch_cpus.numCycles                144764364                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        89519197                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       11473870                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9201470                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       20195864                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        677294                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     323175637                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      125778059                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    153183169                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16064212                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         321535                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1694899                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      28270995                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         88913570                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    173581443                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        13591                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20506                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          21735355                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20431                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            243742298                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           232003785                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9220                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605152                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9220                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  72382182000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1453792                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       238582                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1233019                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17808                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1453792                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4414801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4414801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4414801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    109451648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    109451648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               109451648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1471600                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1471600    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1471600                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4213702500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8155387750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  72382182000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  72382182000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  72382182000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  72382182000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       935724                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3342509                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69333                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733243                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    223981952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              223981952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1475657                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15269248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4278233                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002155                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046373                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4269013     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9220      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4278233                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3499718000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203864000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  72382182000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1330976                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1330976                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1330976                       # number of overall hits
system.l2.overall_hits::total                 1330976                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1471600                       # number of demand (read+write) misses
system.l2.demand_misses::total                1471600                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1471600                       # number of overall misses
system.l2.overall_misses::total               1471600                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 147878808000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     147878808000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 147878808000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    147878808000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802576                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802576                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802576                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802576                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.525088                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.525088                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.525088                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.525088                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100488.453384                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100488.453384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100488.453384                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100488.453384                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              238582                       # number of writebacks
system.l2.writebacks::total                    238582                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1471600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1471600                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1471600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1471600                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 133162808000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 133162808000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 133162808000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 133162808000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.525088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.525088                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.525088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.525088                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90488.453384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90488.453384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90488.453384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90488.453384                       # average overall mshr miss latency
system.l2.replacements                        1475657                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       697142                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           697142                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       697142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       697142                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5164                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5164                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        51525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51525                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        17808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1505144500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1505144500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.256847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.256847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84520.692947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84520.692947                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        17808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1327064500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1327064500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.256847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.256847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74520.692947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74520.692947                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1279451                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1279451                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1453792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1453792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 146373663500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 146373663500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.531893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.531893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100684.047993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100684.047993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1453792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1453792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 131835743500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 131835743500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.531893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.531893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90684.047993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90684.047993                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  72382182000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     5681451                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1483849                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.828861                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.447478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8138.552522                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23896265                       # Number of tag accesses
system.l2.tags.data_accesses                 23896265                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  72382182000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data     94182400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           94182400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15269248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15269248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1471600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1471600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       238582                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             238582                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1301182106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1301182106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      210953132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            210953132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      210953132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1301182106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1512135238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    238545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1468235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000332106250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14862                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14862                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2902778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             224068                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1471600                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     238582                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1471600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   238582                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3365                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    37                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             91572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             91135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             90921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             92019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             90095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             91463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             90669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             91212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             90508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            89369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            90544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            90100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            96427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            94109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14572                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  44694398000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7341175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             72223804250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30440.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49190.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   239694                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62940                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1471600                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               238582                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  518230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  536199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  322469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   91337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1404145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.793812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.642377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.011206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1232851     87.80%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       140885     10.03%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20695      1.47%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5745      0.41%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2227      0.16%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          899      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          437      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          209      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          197      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1404145                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.808370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.587225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.178413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1977     13.30%     13.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          8191     55.11%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1243      8.36%     76.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          564      3.79%     80.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          395      2.66%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          351      2.36%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          269      1.81%     87.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          264      1.78%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          217      1.46%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          220      1.48%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          201      1.35%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          174      1.17%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          133      0.89%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          152      1.02%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          123      0.83%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           86      0.58%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           71      0.48%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           71      0.48%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           40      0.27%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           35      0.24%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           29      0.20%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           18      0.12%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           10      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           10      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            5      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            4      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            4      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14862                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.051204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.047969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.338025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14483     97.45%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      0.57%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              223      1.50%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               60      0.40%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14862                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               93967040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  215360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15267392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                94182400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15269248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1298.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       210.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1301.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    210.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   72383550000                       # Total gap between requests
system.mem_ctrls.avgGap                      42325.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data     93967040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15267392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1298206787.963369131088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 210927490.414699018002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1471600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       238582                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  72223804250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1782165715500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49078.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7469824.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5026959840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2671877340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5256575100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          619180740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5713693440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31695954660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1103427840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        52087668960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        719.620044                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2606522250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2416960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  67358699750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4998699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2656852935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5226622800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          626065920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5713693440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31610662710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1175252640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52007850165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        718.517303                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2792994500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2416960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67172227500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    96426901000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164701053555500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9978568                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9978578                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9978568                       # number of overall hits
system.cpu.icache.overall_hits::total         9978578                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8624000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8624000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8624000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8624000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9978684                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9978695                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9978684                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9978695                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74344.827586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73709.401709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74344.827586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73709.401709                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5289500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5289500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5289500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5289500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86713.114754                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86713.114754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86713.114754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86713.114754                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9978568                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9978578                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9978684                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9978695                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74344.827586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73709.401709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5289500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5289500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86713.114754                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86713.114754                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164701053555500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.036281                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9978640                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160945.806452                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000585                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.035696                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19957452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19957452                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164701053555500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164701053555500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164701053555500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164701053555500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164701053555500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164701053555500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164701053555500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14224239                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14224241                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14224239                       # number of overall hits
system.cpu.dcache.overall_hits::total        14224241                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8170206                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8170211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8170206                       # number of overall misses
system.cpu.dcache.overall_misses::total       8170211                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 490783610091                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 490783610091                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 490783610091                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 490783610091                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22394445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22394452                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22394445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22394452                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.364832                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.364832                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.364832                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.364832                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60069.918689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60069.881927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60069.918689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60069.881927                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     68386311                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1899                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2258022                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              42                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.285937                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.214286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       924624                       # number of writebacks
system.cpu.dcache.writebacks::total            924624                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4410370                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4410370                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4410370                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4410370                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759836                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759836                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 223348564302                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 223348564302                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 223348564302                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 223348564302                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167891                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167891                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167891                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167891                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59403.804927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59403.804927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59403.804927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59403.804927                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758817                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11748502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11748502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8079670                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8079675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 487821902000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 487821902000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19828172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19828177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.407484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.407485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60376.463643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60376.426280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4408633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4408633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3671037                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3671037                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 220500643500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 220500643500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.185142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.185142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60064.947180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60064.947180                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2961708091                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2961708091                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035279                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035279                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32713.043331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32713.043331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1737                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1737                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88799                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88799                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2847920802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2847920802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 32071.541369                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32071.541369                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164701053555500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.599389                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17984082                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.783203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.599387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          769                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48548745                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48548745                       # Number of data accesses

---------- End Simulation Statistics   ----------
