|Game_Control
CLOCK2_50 => pll:pll_inst.refclk
KEY[0] => player:U_Player.key0
KEY[0] => prev_key0.DATAIN
KEY[0] => Finite_State_machine.IN1
KEY[1] => ~NO_FANOUT~
SW[0] => Selector0.IN1
SW[1] => prev_sw1.DATAIN
SW[1] => Finite_State_machine.IN1
VGA_HS <= VGA_SYNC:vga_inst.horiz_sync_out
VGA_VS <= VGA_SYNC:vga_inst.vert_sync_out
VGA_R[0] <= Display_Control:Display.VGA_R[0]
VGA_R[1] <= Display_Control:Display.VGA_R[1]
VGA_R[2] <= Display_Control:Display.VGA_R[2]
VGA_R[3] <= Display_Control:Display.VGA_R[3]
VGA_G[0] <= Display_Control:Display.VGA_G[0]
VGA_G[1] <= Display_Control:Display.VGA_G[1]
VGA_G[2] <= Display_Control:Display.VGA_G[2]
VGA_G[3] <= Display_Control:Display.VGA_G[3]
VGA_B[0] <= Display_Control:Display.VGA_B[0]
VGA_B[1] <= Display_Control:Display.VGA_B[1]
VGA_B[2] <= Display_Control:Display.VGA_B[2]
VGA_B[3] <= Display_Control:Display.VGA_B[3]
PS2_CLK <> MOUSE:Mouse_Control.mouse_clk
PS2_DAT <> MOUSE:Mouse_Control.mouse_data


|Game_Control|VGA_SYNC:vga_inst
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out~reg0.CLK
clock_25Mhz => green_out~reg0.CLK
clock_25Mhz => red_out~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red => red_out.IN1
green => green_out.IN1
blue => blue_out.IN1
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display
clock_25Mhz => char_rom:Character_ROM.clock
clock_25Mhz => current_pixel[0].CLK
clock_25Mhz => current_pixel[1].CLK
clock_25Mhz => current_pixel[2].CLK
clock_25Mhz => current_pixel[3].CLK
clock_25Mhz => current_pixel[4].CLK
clock_25Mhz => current_pixel[5].CLK
clock_25Mhz => current_pixel[6].CLK
clock_25Mhz => current_pixel[7].CLK
clock_25Mhz => current_pixel[8].CLK
clock_25Mhz => current_pixel[9].CLK
clock_25Mhz => current_pixel[10].CLK
clock_25Mhz => current_pixel[11].CLK
clock_25Mhz => blue_en.CLK
clock_25Mhz => green_en.CLK
clock_25Mhz => red_en.CLK
clock_25Mhz => mode_sel_temp.CLK
clock_25Mhz => Background_Gen:Background_genrator.clock_25Mhz
clock_25Mhz => char_rom2:Character_ROM2.clock
clock_25Mhz => char_rom3:Character_ROM3.clock
clock_25Mhz => char_rom4:Character_ROM4.clock
clock_25Mhz => char_rom5:Character_ROM5.clock
clock_60hz => Pipe_Gen:pipe_display_inst.clock_60hz
clock_60hz => Player:Player_beh.clock_60hz
clock_60hz => Gift_Gen:Gift_Generator.clock_60hz
rand_num[0] => Pipe_Gen:pipe_display_inst.rand_num[0]
rand_num[0] => Gift_Gen:Gift_Generator.rand_num[0]
rand_num[1] => Pipe_Gen:pipe_display_inst.rand_num[1]
rand_num[1] => Gift_Gen:Gift_Generator.rand_num[1]
rand_num[2] => Pipe_Gen:pipe_display_inst.rand_num[2]
rand_num[2] => Gift_Gen:Gift_Generator.rand_num[2]
rand_num[3] => Pipe_Gen:pipe_display_inst.rand_num[3]
rand_num[3] => Gift_Gen:Gift_Generator.rand_num[3]
rand_num[4] => Pipe_Gen:pipe_display_inst.rand_num[4]
rand_num[4] => Gift_Gen:Gift_Generator.rand_num[4]
rand_num[5] => Pipe_Gen:pipe_display_inst.rand_num[5]
rand_num[5] => Gift_Gen:Gift_Generator.rand_num[5]
rand_num[6] => Pipe_Gen:pipe_display_inst.rand_num[6]
rand_num[6] => Gift_Gen:Gift_Generator.rand_num[6]
rand_num[7] => Pipe_Gen:pipe_display_inst.rand_num[7]
rand_num[7] => Gift_Gen:Gift_Generator.rand_num[7]
state.title => red_en.OUTPUTSELECT
state.title => green_en.OUTPUTSELECT
state.title => blue_en.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => current_pixel.OUTPUTSELECT
state.title => Pipe_Gen:pipe_display_inst.state.title
state.title => Gift_Gen:Gift_Generator.state.title
state.game => red_en.OUTPUTSELECT
state.game => green_en.OUTPUTSELECT
state.game => blue_en.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => current_pixel.OUTPUTSELECT
state.game => Pipe_Gen:pipe_display_inst.state.game
state.game => Gift_Gen:Gift_Generator.state.game
state.gameover => red_en.OUTPUTSELECT
state.gameover => green_en.OUTPUTSELECT
state.gameover => blue_en.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => current_pixel.OUTPUTSELECT
state.gameover => Pipe_Gen:pipe_display_inst.state.gameover
state.gameover => Gift_Gen:Gift_Generator.state.gameover
pixel_row[0] => Pipe_Gen:pipe_display_inst.pixel_row[0]
pixel_row[0] => Text_Gen:Title_Char_Gen.pixel_row[0]
pixel_row[0] => Background_Gen:Background_genrator.pixel_row[0]
pixel_row[0] => Score_Gen:Score_Generator.pixel_row[0]
pixel_row[0] => Player:Player_beh.pixel_row[0]
pixel_row[0] => Life_Gen:Lift_Generator.pixel_row[0]
pixel_row[0] => Gift_Gen:Gift_Generator.pixel_row[0]
pixel_row[0] => Gameover_Gen:Gameover_Text.pixel_row[0]
pixel_row[0] => Life_Text_Gen:LifeText.pixel_row[0]
pixel_row[1] => Pipe_Gen:pipe_display_inst.pixel_row[1]
pixel_row[1] => Text_Gen:Title_Char_Gen.pixel_row[1]
pixel_row[1] => Background_Gen:Background_genrator.pixel_row[1]
pixel_row[1] => Score_Gen:Score_Generator.pixel_row[1]
pixel_row[1] => Player:Player_beh.pixel_row[1]
pixel_row[1] => Life_Gen:Lift_Generator.pixel_row[1]
pixel_row[1] => Gift_Gen:Gift_Generator.pixel_row[1]
pixel_row[1] => Gameover_Gen:Gameover_Text.pixel_row[1]
pixel_row[1] => Life_Text_Gen:LifeText.pixel_row[1]
pixel_row[2] => Pipe_Gen:pipe_display_inst.pixel_row[2]
pixel_row[2] => Text_Gen:Title_Char_Gen.pixel_row[2]
pixel_row[2] => Background_Gen:Background_genrator.pixel_row[2]
pixel_row[2] => Score_Gen:Score_Generator.pixel_row[2]
pixel_row[2] => Player:Player_beh.pixel_row[2]
pixel_row[2] => Life_Gen:Lift_Generator.pixel_row[2]
pixel_row[2] => Gift_Gen:Gift_Generator.pixel_row[2]
pixel_row[2] => Gameover_Gen:Gameover_Text.pixel_row[2]
pixel_row[2] => Life_Text_Gen:LifeText.pixel_row[2]
pixel_row[3] => Pipe_Gen:pipe_display_inst.pixel_row[3]
pixel_row[3] => Text_Gen:Title_Char_Gen.pixel_row[3]
pixel_row[3] => Background_Gen:Background_genrator.pixel_row[3]
pixel_row[3] => Score_Gen:Score_Generator.pixel_row[3]
pixel_row[3] => Player:Player_beh.pixel_row[3]
pixel_row[3] => Life_Gen:Lift_Generator.pixel_row[3]
pixel_row[3] => Gift_Gen:Gift_Generator.pixel_row[3]
pixel_row[3] => Gameover_Gen:Gameover_Text.pixel_row[3]
pixel_row[3] => Life_Text_Gen:LifeText.pixel_row[3]
pixel_row[4] => Pipe_Gen:pipe_display_inst.pixel_row[4]
pixel_row[4] => Text_Gen:Title_Char_Gen.pixel_row[4]
pixel_row[4] => Background_Gen:Background_genrator.pixel_row[4]
pixel_row[4] => Score_Gen:Score_Generator.pixel_row[4]
pixel_row[4] => Player:Player_beh.pixel_row[4]
pixel_row[4] => Life_Gen:Lift_Generator.pixel_row[4]
pixel_row[4] => Gift_Gen:Gift_Generator.pixel_row[4]
pixel_row[4] => Gameover_Gen:Gameover_Text.pixel_row[4]
pixel_row[4] => Life_Text_Gen:LifeText.pixel_row[4]
pixel_row[5] => Pipe_Gen:pipe_display_inst.pixel_row[5]
pixel_row[5] => Text_Gen:Title_Char_Gen.pixel_row[5]
pixel_row[5] => Background_Gen:Background_genrator.pixel_row[5]
pixel_row[5] => Score_Gen:Score_Generator.pixel_row[5]
pixel_row[5] => Player:Player_beh.pixel_row[5]
pixel_row[5] => Life_Gen:Lift_Generator.pixel_row[5]
pixel_row[5] => Gift_Gen:Gift_Generator.pixel_row[5]
pixel_row[5] => Gameover_Gen:Gameover_Text.pixel_row[5]
pixel_row[5] => Life_Text_Gen:LifeText.pixel_row[5]
pixel_row[6] => Pipe_Gen:pipe_display_inst.pixel_row[6]
pixel_row[6] => Text_Gen:Title_Char_Gen.pixel_row[6]
pixel_row[6] => Background_Gen:Background_genrator.pixel_row[6]
pixel_row[6] => Score_Gen:Score_Generator.pixel_row[6]
pixel_row[6] => Player:Player_beh.pixel_row[6]
pixel_row[6] => Life_Gen:Lift_Generator.pixel_row[6]
pixel_row[6] => Gift_Gen:Gift_Generator.pixel_row[6]
pixel_row[6] => Gameover_Gen:Gameover_Text.pixel_row[6]
pixel_row[6] => Life_Text_Gen:LifeText.pixel_row[6]
pixel_row[7] => Pipe_Gen:pipe_display_inst.pixel_row[7]
pixel_row[7] => Text_Gen:Title_Char_Gen.pixel_row[7]
pixel_row[7] => Background_Gen:Background_genrator.pixel_row[7]
pixel_row[7] => Score_Gen:Score_Generator.pixel_row[7]
pixel_row[7] => Player:Player_beh.pixel_row[7]
pixel_row[7] => Life_Gen:Lift_Generator.pixel_row[7]
pixel_row[7] => Gift_Gen:Gift_Generator.pixel_row[7]
pixel_row[7] => Gameover_Gen:Gameover_Text.pixel_row[7]
pixel_row[7] => Life_Text_Gen:LifeText.pixel_row[7]
pixel_row[8] => Pipe_Gen:pipe_display_inst.pixel_row[8]
pixel_row[8] => Text_Gen:Title_Char_Gen.pixel_row[8]
pixel_row[8] => Background_Gen:Background_genrator.pixel_row[8]
pixel_row[8] => Score_Gen:Score_Generator.pixel_row[8]
pixel_row[8] => Player:Player_beh.pixel_row[8]
pixel_row[8] => Life_Gen:Lift_Generator.pixel_row[8]
pixel_row[8] => Gift_Gen:Gift_Generator.pixel_row[8]
pixel_row[8] => Gameover_Gen:Gameover_Text.pixel_row[8]
pixel_row[8] => Life_Text_Gen:LifeText.pixel_row[8]
pixel_row[9] => Pipe_Gen:pipe_display_inst.pixel_row[9]
pixel_row[9] => Text_Gen:Title_Char_Gen.pixel_row[9]
pixel_row[9] => Background_Gen:Background_genrator.pixel_row[9]
pixel_row[9] => Score_Gen:Score_Generator.pixel_row[9]
pixel_row[9] => Player:Player_beh.pixel_row[9]
pixel_row[9] => Life_Gen:Lift_Generator.pixel_row[9]
pixel_row[9] => Gift_Gen:Gift_Generator.pixel_row[9]
pixel_row[9] => Gameover_Gen:Gameover_Text.pixel_row[9]
pixel_row[9] => Life_Text_Gen:LifeText.pixel_row[9]
pixel_column[0] => Pipe_Gen:pipe_display_inst.pixel_column[0]
pixel_column[0] => Text_Gen:Title_Char_Gen.pixel_column[0]
pixel_column[0] => Background_Gen:Background_genrator.pixel_column[0]
pixel_column[0] => Score_Gen:Score_Generator.pixel_column[0]
pixel_column[0] => Player:Player_beh.pixel_column[0]
pixel_column[0] => Life_Gen:Lift_Generator.pixel_column[0]
pixel_column[0] => Gift_Gen:Gift_Generator.pixel_column[0]
pixel_column[0] => Gameover_Gen:Gameover_Text.pixel_column[0]
pixel_column[0] => Life_Text_Gen:LifeText.pixel_column[0]
pixel_column[1] => Pipe_Gen:pipe_display_inst.pixel_column[1]
pixel_column[1] => Text_Gen:Title_Char_Gen.pixel_column[1]
pixel_column[1] => Background_Gen:Background_genrator.pixel_column[1]
pixel_column[1] => Score_Gen:Score_Generator.pixel_column[1]
pixel_column[1] => Player:Player_beh.pixel_column[1]
pixel_column[1] => Life_Gen:Lift_Generator.pixel_column[1]
pixel_column[1] => Gift_Gen:Gift_Generator.pixel_column[1]
pixel_column[1] => Gameover_Gen:Gameover_Text.pixel_column[1]
pixel_column[1] => Life_Text_Gen:LifeText.pixel_column[1]
pixel_column[2] => Pipe_Gen:pipe_display_inst.pixel_column[2]
pixel_column[2] => Text_Gen:Title_Char_Gen.pixel_column[2]
pixel_column[2] => Background_Gen:Background_genrator.pixel_column[2]
pixel_column[2] => Score_Gen:Score_Generator.pixel_column[2]
pixel_column[2] => Player:Player_beh.pixel_column[2]
pixel_column[2] => Life_Gen:Lift_Generator.pixel_column[2]
pixel_column[2] => Gift_Gen:Gift_Generator.pixel_column[2]
pixel_column[2] => Gameover_Gen:Gameover_Text.pixel_column[2]
pixel_column[2] => Life_Text_Gen:LifeText.pixel_column[2]
pixel_column[3] => Pipe_Gen:pipe_display_inst.pixel_column[3]
pixel_column[3] => Text_Gen:Title_Char_Gen.pixel_column[3]
pixel_column[3] => Background_Gen:Background_genrator.pixel_column[3]
pixel_column[3] => Score_Gen:Score_Generator.pixel_column[3]
pixel_column[3] => Player:Player_beh.pixel_column[3]
pixel_column[3] => Life_Gen:Lift_Generator.pixel_column[3]
pixel_column[3] => Gift_Gen:Gift_Generator.pixel_column[3]
pixel_column[3] => Gameover_Gen:Gameover_Text.pixel_column[3]
pixel_column[3] => Life_Text_Gen:LifeText.pixel_column[3]
pixel_column[4] => Pipe_Gen:pipe_display_inst.pixel_column[4]
pixel_column[4] => Text_Gen:Title_Char_Gen.pixel_column[4]
pixel_column[4] => Background_Gen:Background_genrator.pixel_column[4]
pixel_column[4] => Score_Gen:Score_Generator.pixel_column[4]
pixel_column[4] => Player:Player_beh.pixel_column[4]
pixel_column[4] => Life_Gen:Lift_Generator.pixel_column[4]
pixel_column[4] => Gift_Gen:Gift_Generator.pixel_column[4]
pixel_column[4] => Gameover_Gen:Gameover_Text.pixel_column[4]
pixel_column[4] => Life_Text_Gen:LifeText.pixel_column[4]
pixel_column[5] => Pipe_Gen:pipe_display_inst.pixel_column[5]
pixel_column[5] => Text_Gen:Title_Char_Gen.pixel_column[5]
pixel_column[5] => Background_Gen:Background_genrator.pixel_column[5]
pixel_column[5] => Score_Gen:Score_Generator.pixel_column[5]
pixel_column[5] => Player:Player_beh.pixel_column[5]
pixel_column[5] => Life_Gen:Lift_Generator.pixel_column[5]
pixel_column[5] => Gift_Gen:Gift_Generator.pixel_column[5]
pixel_column[5] => Gameover_Gen:Gameover_Text.pixel_column[5]
pixel_column[5] => Life_Text_Gen:LifeText.pixel_column[5]
pixel_column[6] => Pipe_Gen:pipe_display_inst.pixel_column[6]
pixel_column[6] => Text_Gen:Title_Char_Gen.pixel_column[6]
pixel_column[6] => Background_Gen:Background_genrator.pixel_column[6]
pixel_column[6] => Score_Gen:Score_Generator.pixel_column[6]
pixel_column[6] => Player:Player_beh.pixel_column[6]
pixel_column[6] => Life_Gen:Lift_Generator.pixel_column[6]
pixel_column[6] => Gift_Gen:Gift_Generator.pixel_column[6]
pixel_column[6] => Gameover_Gen:Gameover_Text.pixel_column[6]
pixel_column[6] => Life_Text_Gen:LifeText.pixel_column[6]
pixel_column[7] => Pipe_Gen:pipe_display_inst.pixel_column[7]
pixel_column[7] => Text_Gen:Title_Char_Gen.pixel_column[7]
pixel_column[7] => Background_Gen:Background_genrator.pixel_column[7]
pixel_column[7] => Score_Gen:Score_Generator.pixel_column[7]
pixel_column[7] => Player:Player_beh.pixel_column[7]
pixel_column[7] => Life_Gen:Lift_Generator.pixel_column[7]
pixel_column[7] => Gift_Gen:Gift_Generator.pixel_column[7]
pixel_column[7] => Gameover_Gen:Gameover_Text.pixel_column[7]
pixel_column[7] => Life_Text_Gen:LifeText.pixel_column[7]
pixel_column[8] => Pipe_Gen:pipe_display_inst.pixel_column[8]
pixel_column[8] => Text_Gen:Title_Char_Gen.pixel_column[8]
pixel_column[8] => Background_Gen:Background_genrator.pixel_column[8]
pixel_column[8] => Score_Gen:Score_Generator.pixel_column[8]
pixel_column[8] => Player:Player_beh.pixel_column[8]
pixel_column[8] => Life_Gen:Lift_Generator.pixel_column[8]
pixel_column[8] => Gift_Gen:Gift_Generator.pixel_column[8]
pixel_column[8] => Gameover_Gen:Gameover_Text.pixel_column[8]
pixel_column[8] => Life_Text_Gen:LifeText.pixel_column[8]
pixel_column[9] => Pipe_Gen:pipe_display_inst.pixel_column[9]
pixel_column[9] => Text_Gen:Title_Char_Gen.pixel_column[9]
pixel_column[9] => Background_Gen:Background_genrator.pixel_column[9]
pixel_column[9] => Score_Gen:Score_Generator.pixel_column[9]
pixel_column[9] => Player:Player_beh.pixel_column[9]
pixel_column[9] => Life_Gen:Lift_Generator.pixel_column[9]
pixel_column[9] => Gift_Gen:Gift_Generator.pixel_column[9]
pixel_column[9] => Gameover_Gen:Gameover_Text.pixel_column[9]
pixel_column[9] => Life_Text_Gen:LifeText.pixel_column[9]
mode_sel => mode_sel_temp.DATAIN
score[0] => Score_Gen:Score_Generator.score[0]
score[1] => Score_Gen:Score_Generator.score[1]
score[2] => Score_Gen:Score_Generator.score[2]
score[3] => Score_Gen:Score_Generator.score[3]
score[4] => Score_Gen:Score_Generator.score[4]
score[5] => Score_Gen:Score_Generator.score[5]
score[6] => Score_Gen:Score_Generator.score[6]
score[7] => Score_Gen:Score_Generator.score[7]
score[8] => Score_Gen:Score_Generator.score[8]
score[9] => Score_Gen:Score_Generator.score[9]
score[10] => Score_Gen:Score_Generator.score[10]
score[11] => Score_Gen:Score_Generator.score[11]
score[12] => Score_Gen:Score_Generator.score[12]
score[13] => Score_Gen:Score_Generator.score[13]
score[14] => Score_Gen:Score_Generator.score[14]
score[15] => Score_Gen:Score_Generator.score[15]
score[16] => Score_Gen:Score_Generator.score[16]
score[17] => Score_Gen:Score_Generator.score[17]
score[18] => Score_Gen:Score_Generator.score[18]
score[19] => Score_Gen:Score_Generator.score[19]
score[20] => Score_Gen:Score_Generator.score[20]
score[21] => Score_Gen:Score_Generator.score[21]
score[22] => Score_Gen:Score_Generator.score[22]
score[23] => Score_Gen:Score_Generator.score[23]
score[24] => Score_Gen:Score_Generator.score[24]
score[25] => Score_Gen:Score_Generator.score[25]
score[26] => Score_Gen:Score_Generator.score[26]
score[27] => Score_Gen:Score_Generator.score[27]
score[28] => Score_Gen:Score_Generator.score[28]
score[29] => Score_Gen:Score_Generator.score[29]
score[30] => Score_Gen:Score_Generator.score[30]
score[31] => Score_Gen:Score_Generator.score[31]
left_button => Player:Player_beh.left_button
life_count[0] => Life_Gen:Lift_Generator.life_count[0]
life_count[1] => Life_Gen:Lift_Generator.life_count[1]
life_count[2] => ~NO_FANOUT~
life_count[3] => ~NO_FANOUT~
life_count[4] => ~NO_FANOUT~
life_count[5] => ~NO_FANOUT~
life_count[6] => ~NO_FANOUT~
life_count[7] => ~NO_FANOUT~
life_count[8] => ~NO_FANOUT~
life_count[9] => ~NO_FANOUT~
life_count[10] => ~NO_FANOUT~
life_count[11] => ~NO_FANOUT~
life_count[12] => ~NO_FANOUT~
life_count[13] => ~NO_FANOUT~
life_count[14] => ~NO_FANOUT~
life_count[15] => ~NO_FANOUT~
life_count[16] => ~NO_FANOUT~
life_count[17] => ~NO_FANOUT~
life_count[18] => ~NO_FANOUT~
life_count[19] => ~NO_FANOUT~
life_count[20] => ~NO_FANOUT~
life_count[21] => ~NO_FANOUT~
life_count[22] => ~NO_FANOUT~
life_count[23] => ~NO_FANOUT~
life_count[24] => ~NO_FANOUT~
life_count[25] => ~NO_FANOUT~
life_count[26] => ~NO_FANOUT~
life_count[27] => ~NO_FANOUT~
life_count[28] => ~NO_FANOUT~
life_count[29] => ~NO_FANOUT~
life_count[30] => ~NO_FANOUT~
life_count[31] => ~NO_FANOUT~
move_speed_in[0] => Pipe_Gen:pipe_display_inst.move_pixel[0]
move_speed_in[0] => Gift_Gen:Gift_Generator.move_pixel[0]
move_speed_in[1] => Pipe_Gen:pipe_display_inst.move_pixel[1]
move_speed_in[1] => Gift_Gen:Gift_Generator.move_pixel[1]
move_speed_in[2] => Pipe_Gen:pipe_display_inst.move_pixel[2]
move_speed_in[2] => Gift_Gen:Gift_Generator.move_pixel[2]
move_speed_in[3] => Pipe_Gen:pipe_display_inst.move_pixel[3]
move_speed_in[3] => Gift_Gen:Gift_Generator.move_pixel[3]
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
pipe_passed[0] <= Pipe_Gen:pipe_display_inst.pipe_pass[0]
pipe_passed[1] <= Pipe_Gen:pipe_display_inst.pipe_pass[1]
pipe_passed[2] <= Pipe_Gen:pipe_display_inst.pipe_pass[2]
pipe_passed[3] <= Pipe_Gen:pipe_display_inst.pipe_pass[3]
pipe_passed[4] <= Pipe_Gen:pipe_display_inst.pipe_pass[4]
pipe_passed[5] <= Pipe_Gen:pipe_display_inst.pipe_pass[5]
pipe_passed[6] <= Pipe_Gen:pipe_display_inst.pipe_pass[6]
pipe_passed[7] <= Pipe_Gen:pipe_display_inst.pipe_pass[7]
pipe_passed[8] <= Pipe_Gen:pipe_display_inst.pipe_pass[8]
pipe_passed[9] <= Pipe_Gen:pipe_display_inst.pipe_pass[9]
pipe_passed[10] <= Pipe_Gen:pipe_display_inst.pipe_pass[10]
pipe_passed[11] <= Pipe_Gen:pipe_display_inst.pipe_pass[11]
pipe_passed[12] <= Pipe_Gen:pipe_display_inst.pipe_pass[12]
pipe_passed[13] <= Pipe_Gen:pipe_display_inst.pipe_pass[13]
pipe_passed[14] <= Pipe_Gen:pipe_display_inst.pipe_pass[14]
pipe_passed[15] <= Pipe_Gen:pipe_display_inst.pipe_pass[15]
pipe_passed[16] <= Pipe_Gen:pipe_display_inst.pipe_pass[16]
pipe_passed[17] <= Pipe_Gen:pipe_display_inst.pipe_pass[17]
pipe_passed[18] <= Pipe_Gen:pipe_display_inst.pipe_pass[18]
pipe_passed[19] <= Pipe_Gen:pipe_display_inst.pipe_pass[19]
pipe_passed[20] <= Pipe_Gen:pipe_display_inst.pipe_pass[20]
pipe_passed[21] <= Pipe_Gen:pipe_display_inst.pipe_pass[21]
pipe_passed[22] <= Pipe_Gen:pipe_display_inst.pipe_pass[22]
pipe_passed[23] <= Pipe_Gen:pipe_display_inst.pipe_pass[23]
pipe_passed[24] <= Pipe_Gen:pipe_display_inst.pipe_pass[24]
pipe_passed[25] <= Pipe_Gen:pipe_display_inst.pipe_pass[25]
pipe_passed[26] <= Pipe_Gen:pipe_display_inst.pipe_pass[26]
pipe_passed[27] <= Pipe_Gen:pipe_display_inst.pipe_pass[27]
pipe_passed[28] <= Pipe_Gen:pipe_display_inst.pipe_pass[28]
pipe_passed[29] <= Pipe_Gen:pipe_display_inst.pipe_pass[29]
pipe_passed[30] <= Pipe_Gen:pipe_display_inst.pipe_pass[30]
pipe_passed[31] <= Pipe_Gen:pipe_display_inst.pipe_pass[31]
pipe_pos[2].y[0] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].y[0]
pipe_pos[2].y[1] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].y[1]
pipe_pos[2].y[2] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].y[2]
pipe_pos[2].y[3] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].y[3]
pipe_pos[2].y[4] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].y[4]
pipe_pos[2].y[5] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].y[5]
pipe_pos[2].y[6] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].y[6]
pipe_pos[2].y[7] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].y[7]
pipe_pos[2].y[8] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].y[8]
pipe_pos[2].x[0] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[0]
pipe_pos[2].x[1] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[1]
pipe_pos[2].x[2] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[2]
pipe_pos[2].x[3] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[3]
pipe_pos[2].x[4] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[4]
pipe_pos[2].x[5] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[5]
pipe_pos[2].x[6] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[6]
pipe_pos[2].x[7] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[7]
pipe_pos[2].x[8] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[8]
pipe_pos[2].x[9] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[9]
pipe_pos[2].x[10] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[10]
pipe_pos[2].x[11] <= Pipe_Gen:pipe_display_inst.pipe_pos[2].x[11]
pipe_pos[1].y[0] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].y[0]
pipe_pos[1].y[1] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].y[1]
pipe_pos[1].y[2] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].y[2]
pipe_pos[1].y[3] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].y[3]
pipe_pos[1].y[4] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].y[4]
pipe_pos[1].y[5] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].y[5]
pipe_pos[1].y[6] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].y[6]
pipe_pos[1].y[7] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].y[7]
pipe_pos[1].y[8] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].y[8]
pipe_pos[1].x[0] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[0]
pipe_pos[1].x[1] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[1]
pipe_pos[1].x[2] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[2]
pipe_pos[1].x[3] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[3]
pipe_pos[1].x[4] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[4]
pipe_pos[1].x[5] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[5]
pipe_pos[1].x[6] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[6]
pipe_pos[1].x[7] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[7]
pipe_pos[1].x[8] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[8]
pipe_pos[1].x[9] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[9]
pipe_pos[1].x[10] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[10]
pipe_pos[1].x[11] <= Pipe_Gen:pipe_display_inst.pipe_pos[1].x[11]
pipe_pos[0].y[0] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].y[0]
pipe_pos[0].y[1] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].y[1]
pipe_pos[0].y[2] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].y[2]
pipe_pos[0].y[3] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].y[3]
pipe_pos[0].y[4] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].y[4]
pipe_pos[0].y[5] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].y[5]
pipe_pos[0].y[6] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].y[6]
pipe_pos[0].y[7] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].y[7]
pipe_pos[0].y[8] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].y[8]
pipe_pos[0].x[0] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[0]
pipe_pos[0].x[1] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[1]
pipe_pos[0].x[2] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[2]
pipe_pos[0].x[3] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[3]
pipe_pos[0].x[4] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[4]
pipe_pos[0].x[5] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[5]
pipe_pos[0].x[6] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[6]
pipe_pos[0].x[7] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[7]
pipe_pos[0].x[8] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[8]
pipe_pos[0].x[9] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[9]
pipe_pos[0].x[10] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[10]
pipe_pos[0].x[11] <= Pipe_Gen:pipe_display_inst.pipe_pos[0].x[11]


|Game_Control|Display_Control:Display|Pipe_Gen:pipe_display_inst
state.title => process_0.IN1
state.game => init_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => current_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => next_y_pipe.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => new_pipe_num.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.game => pipe_pass.OUTPUTSELECT
state.gameover => ~NO_FANOUT~
clock_60hz => pipe_pos[2].x[0]~reg0.CLK
clock_60hz => pipe_pos[2].x[1]~reg0.CLK
clock_60hz => pipe_pos[2].x[2]~reg0.CLK
clock_60hz => pipe_pos[2].x[3]~reg0.CLK
clock_60hz => pipe_pos[2].x[4]~reg0.CLK
clock_60hz => pipe_pos[2].x[5]~reg0.CLK
clock_60hz => pipe_pos[2].x[6]~reg0.CLK
clock_60hz => pipe_pos[2].x[7]~reg0.CLK
clock_60hz => pipe_pos[2].x[8]~reg0.CLK
clock_60hz => pipe_pos[2].x[9]~reg0.CLK
clock_60hz => pipe_pos[2].x[10]~reg0.CLK
clock_60hz => pipe_pos[2].x[11]~reg0.CLK
clock_60hz => pipe_pos[1].x[0]~reg0.CLK
clock_60hz => pipe_pos[1].x[1]~reg0.CLK
clock_60hz => pipe_pos[1].x[2]~reg0.CLK
clock_60hz => pipe_pos[1].x[3]~reg0.CLK
clock_60hz => pipe_pos[1].x[4]~reg0.CLK
clock_60hz => pipe_pos[1].x[5]~reg0.CLK
clock_60hz => pipe_pos[1].x[6]~reg0.CLK
clock_60hz => pipe_pos[1].x[7]~reg0.CLK
clock_60hz => pipe_pos[1].x[8]~reg0.CLK
clock_60hz => pipe_pos[1].x[9]~reg0.CLK
clock_60hz => pipe_pos[1].x[10]~reg0.CLK
clock_60hz => pipe_pos[1].x[11]~reg0.CLK
clock_60hz => pipe_pos[0].x[0]~reg0.CLK
clock_60hz => pipe_pos[0].x[1]~reg0.CLK
clock_60hz => pipe_pos[0].x[2]~reg0.CLK
clock_60hz => pipe_pos[0].x[3]~reg0.CLK
clock_60hz => pipe_pos[0].x[4]~reg0.CLK
clock_60hz => pipe_pos[0].x[5]~reg0.CLK
clock_60hz => pipe_pos[0].x[6]~reg0.CLK
clock_60hz => pipe_pos[0].x[7]~reg0.CLK
clock_60hz => pipe_pos[0].x[8]~reg0.CLK
clock_60hz => pipe_pos[0].x[9]~reg0.CLK
clock_60hz => pipe_pos[0].x[10]~reg0.CLK
clock_60hz => pipe_pos[0].x[11]~reg0.CLK
clock_60hz => pipe_pass[0]~reg0.CLK
clock_60hz => pipe_pass[1]~reg0.CLK
clock_60hz => pipe_pass[2]~reg0.CLK
clock_60hz => pipe_pass[3]~reg0.CLK
clock_60hz => pipe_pass[4]~reg0.CLK
clock_60hz => pipe_pass[5]~reg0.CLK
clock_60hz => pipe_pass[6]~reg0.CLK
clock_60hz => pipe_pass[7]~reg0.CLK
clock_60hz => pipe_pass[8]~reg0.CLK
clock_60hz => pipe_pass[9]~reg0.CLK
clock_60hz => pipe_pass[10]~reg0.CLK
clock_60hz => pipe_pass[11]~reg0.CLK
clock_60hz => pipe_pass[12]~reg0.CLK
clock_60hz => pipe_pass[13]~reg0.CLK
clock_60hz => pipe_pass[14]~reg0.CLK
clock_60hz => pipe_pass[15]~reg0.CLK
clock_60hz => pipe_pass[16]~reg0.CLK
clock_60hz => pipe_pass[17]~reg0.CLK
clock_60hz => pipe_pass[18]~reg0.CLK
clock_60hz => pipe_pass[19]~reg0.CLK
clock_60hz => pipe_pass[20]~reg0.CLK
clock_60hz => pipe_pass[21]~reg0.CLK
clock_60hz => pipe_pass[22]~reg0.CLK
clock_60hz => pipe_pass[23]~reg0.CLK
clock_60hz => pipe_pass[24]~reg0.CLK
clock_60hz => pipe_pass[25]~reg0.CLK
clock_60hz => pipe_pass[26]~reg0.CLK
clock_60hz => pipe_pass[27]~reg0.CLK
clock_60hz => pipe_pass[28]~reg0.CLK
clock_60hz => pipe_pass[29]~reg0.CLK
clock_60hz => pipe_pass[30]~reg0.CLK
clock_60hz => pipe_pass[31]~reg0.CLK
clock_60hz => new_pipe_num[0].CLK
clock_60hz => new_pipe_num[1].CLK
clock_60hz => new_pipe_num[2].CLK
clock_60hz => new_pipe_num[3].CLK
clock_60hz => new_pipe_num[4].CLK
clock_60hz => new_pipe_num[5].CLK
clock_60hz => new_pipe_num[6].CLK
clock_60hz => new_pipe_num[7].CLK
clock_60hz => new_pipe_num[8].CLK
clock_60hz => new_pipe_num[9].CLK
clock_60hz => new_pipe_num[10].CLK
clock_60hz => new_pipe_num[11].CLK
clock_60hz => new_pipe_num[12].CLK
clock_60hz => new_pipe_num[13].CLK
clock_60hz => new_pipe_num[14].CLK
clock_60hz => new_pipe_num[15].CLK
clock_60hz => new_pipe_num[16].CLK
clock_60hz => new_pipe_num[17].CLK
clock_60hz => new_pipe_num[18].CLK
clock_60hz => new_pipe_num[19].CLK
clock_60hz => new_pipe_num[20].CLK
clock_60hz => new_pipe_num[21].CLK
clock_60hz => new_pipe_num[22].CLK
clock_60hz => new_pipe_num[23].CLK
clock_60hz => new_pipe_num[24].CLK
clock_60hz => new_pipe_num[25].CLK
clock_60hz => new_pipe_num[26].CLK
clock_60hz => new_pipe_num[27].CLK
clock_60hz => new_pipe_num[28].CLK
clock_60hz => new_pipe_num[29].CLK
clock_60hz => new_pipe_num[30].CLK
clock_60hz => new_pipe_num[31].CLK
clock_60hz => next_y_pipe[2].y[0].CLK
clock_60hz => next_y_pipe[2].y[1].CLK
clock_60hz => next_y_pipe[2].y[2].CLK
clock_60hz => next_y_pipe[2].y[3].CLK
clock_60hz => next_y_pipe[2].y[4].CLK
clock_60hz => next_y_pipe[2].y[5].CLK
clock_60hz => next_y_pipe[2].y[6].CLK
clock_60hz => next_y_pipe[2].y[7].CLK
clock_60hz => next_y_pipe[2].y[8].CLK
clock_60hz => next_y_pipe[1].y[0].CLK
clock_60hz => next_y_pipe[1].y[1].CLK
clock_60hz => next_y_pipe[1].y[2].CLK
clock_60hz => next_y_pipe[1].y[3].CLK
clock_60hz => next_y_pipe[1].y[4].CLK
clock_60hz => next_y_pipe[1].y[5].CLK
clock_60hz => next_y_pipe[1].y[6].CLK
clock_60hz => next_y_pipe[1].y[7].CLK
clock_60hz => next_y_pipe[1].y[8].CLK
clock_60hz => next_y_pipe[0].y[0].CLK
clock_60hz => next_y_pipe[0].y[1].CLK
clock_60hz => next_y_pipe[0].y[2].CLK
clock_60hz => next_y_pipe[0].y[3].CLK
clock_60hz => next_y_pipe[0].y[4].CLK
clock_60hz => next_y_pipe[0].y[5].CLK
clock_60hz => next_y_pipe[0].y[6].CLK
clock_60hz => next_y_pipe[0].y[7].CLK
clock_60hz => next_y_pipe[0].y[8].CLK
clock_60hz => current_pipe[2].y[0].CLK
clock_60hz => current_pipe[2].y[1].CLK
clock_60hz => current_pipe[2].y[2].CLK
clock_60hz => current_pipe[2].y[3].CLK
clock_60hz => current_pipe[2].y[4].CLK
clock_60hz => current_pipe[2].y[5].CLK
clock_60hz => current_pipe[2].y[6].CLK
clock_60hz => current_pipe[2].y[7].CLK
clock_60hz => current_pipe[2].y[8].CLK
clock_60hz => current_pipe[2].x[0].CLK
clock_60hz => current_pipe[2].x[1].CLK
clock_60hz => current_pipe[2].x[2].CLK
clock_60hz => current_pipe[2].x[3].CLK
clock_60hz => current_pipe[2].x[4].CLK
clock_60hz => current_pipe[2].x[5].CLK
clock_60hz => current_pipe[2].x[6].CLK
clock_60hz => current_pipe[2].x[7].CLK
clock_60hz => current_pipe[2].x[8].CLK
clock_60hz => current_pipe[2].x[9].CLK
clock_60hz => current_pipe[2].x[10].CLK
clock_60hz => current_pipe[2].x[11].CLK
clock_60hz => current_pipe[1].y[0].CLK
clock_60hz => current_pipe[1].y[1].CLK
clock_60hz => current_pipe[1].y[2].CLK
clock_60hz => current_pipe[1].y[3].CLK
clock_60hz => current_pipe[1].y[4].CLK
clock_60hz => current_pipe[1].y[5].CLK
clock_60hz => current_pipe[1].y[6].CLK
clock_60hz => current_pipe[1].y[7].CLK
clock_60hz => current_pipe[1].y[8].CLK
clock_60hz => current_pipe[1].x[0].CLK
clock_60hz => current_pipe[1].x[1].CLK
clock_60hz => current_pipe[1].x[2].CLK
clock_60hz => current_pipe[1].x[3].CLK
clock_60hz => current_pipe[1].x[4].CLK
clock_60hz => current_pipe[1].x[5].CLK
clock_60hz => current_pipe[1].x[6].CLK
clock_60hz => current_pipe[1].x[7].CLK
clock_60hz => current_pipe[1].x[8].CLK
clock_60hz => current_pipe[1].x[9].CLK
clock_60hz => current_pipe[1].x[10].CLK
clock_60hz => current_pipe[1].x[11].CLK
clock_60hz => current_pipe[0].y[0].CLK
clock_60hz => current_pipe[0].y[1].CLK
clock_60hz => current_pipe[0].y[2].CLK
clock_60hz => current_pipe[0].y[3].CLK
clock_60hz => current_pipe[0].y[4].CLK
clock_60hz => current_pipe[0].y[5].CLK
clock_60hz => current_pipe[0].y[6].CLK
clock_60hz => current_pipe[0].y[7].CLK
clock_60hz => current_pipe[0].y[8].CLK
clock_60hz => current_pipe[0].x[0].CLK
clock_60hz => current_pipe[0].x[1].CLK
clock_60hz => current_pipe[0].x[2].CLK
clock_60hz => current_pipe[0].x[3].CLK
clock_60hz => current_pipe[0].x[4].CLK
clock_60hz => current_pipe[0].x[5].CLK
clock_60hz => current_pipe[0].x[6].CLK
clock_60hz => current_pipe[0].x[7].CLK
clock_60hz => current_pipe[0].x[8].CLK
clock_60hz => current_pipe[0].x[9].CLK
clock_60hz => current_pipe[0].x[10].CLK
clock_60hz => current_pipe[0].x[11].CLK
clock_60hz => init_pipe.CLK
rand_num[0] => next_y_pipe.DATAB
rand_num[0] => next_y_pipe.DATAB
rand_num[0] => next_y_pipe.DATAB
rand_num[0] => current_pipe.DATAB
rand_num[0] => current_pipe.DATAB
rand_num[0] => current_pipe.DATAB
rand_num[0] => next_y_pipe.DATAB
rand_num[0] => next_y_pipe.DATAB
rand_num[0] => next_y_pipe.DATAB
rand_num[1] => Add0.IN14
rand_num[1] => next_y_pipe.DATAB
rand_num[1] => Add8.IN14
rand_num[1] => next_y_pipe.DATAB
rand_num[1] => current_pipe.DATAB
rand_num[1] => current_pipe.DATAB
rand_num[1] => next_y_pipe.DATAB
rand_num[1] => next_y_pipe.DATAB
rand_num[2] => Add0.IN13
rand_num[2] => Add2.IN12
rand_num[2] => next_y_pipe.DATAB
rand_num[2] => Add8.IN13
rand_num[2] => Add11.IN12
rand_num[2] => current_pipe.DATAB
rand_num[2] => next_y_pipe.DATAB
rand_num[3] => Add0.IN12
rand_num[3] => Add2.IN11
rand_num[3] => next_y_pipe.DATAB
rand_num[3] => Add8.IN12
rand_num[3] => Add11.IN11
rand_num[3] => current_pipe.DATAB
rand_num[3] => next_y_pipe.DATAB
rand_num[4] => Add0.IN11
rand_num[4] => Add2.IN10
rand_num[4] => Add6.IN8
rand_num[4] => Add8.IN11
rand_num[4] => Add11.IN10
rand_num[5] => Add0.IN10
rand_num[5] => Add2.IN9
rand_num[5] => Add6.IN7
rand_num[5] => Add8.IN10
rand_num[5] => Add11.IN9
rand_num[6] => Add0.IN9
rand_num[6] => Add2.IN8
rand_num[6] => Add6.IN6
rand_num[6] => Add8.IN9
rand_num[6] => Add11.IN8
rand_num[7] => Add0.IN8
rand_num[7] => Add2.IN7
rand_num[7] => Add6.IN5
rand_num[7] => Add8.IN8
rand_num[7] => Add11.IN7
pixel_row[0] => LessThan5.IN22
pixel_row[0] => LessThan6.IN20
pixel_row[0] => LessThan9.IN22
pixel_row[0] => LessThan10.IN20
pixel_row[0] => LessThan13.IN22
pixel_row[0] => LessThan14.IN20
pixel_row[1] => LessThan5.IN21
pixel_row[1] => LessThan6.IN19
pixel_row[1] => LessThan9.IN21
pixel_row[1] => LessThan10.IN19
pixel_row[1] => LessThan13.IN21
pixel_row[1] => LessThan14.IN19
pixel_row[2] => LessThan5.IN20
pixel_row[2] => LessThan6.IN18
pixel_row[2] => LessThan9.IN20
pixel_row[2] => LessThan10.IN18
pixel_row[2] => LessThan13.IN20
pixel_row[2] => LessThan14.IN18
pixel_row[3] => LessThan5.IN19
pixel_row[3] => LessThan6.IN17
pixel_row[3] => LessThan9.IN19
pixel_row[3] => LessThan10.IN17
pixel_row[3] => LessThan13.IN19
pixel_row[3] => LessThan14.IN17
pixel_row[4] => LessThan5.IN18
pixel_row[4] => LessThan6.IN16
pixel_row[4] => LessThan9.IN18
pixel_row[4] => LessThan10.IN16
pixel_row[4] => LessThan13.IN18
pixel_row[4] => LessThan14.IN16
pixel_row[5] => LessThan5.IN17
pixel_row[5] => LessThan6.IN15
pixel_row[5] => LessThan9.IN17
pixel_row[5] => LessThan10.IN15
pixel_row[5] => LessThan13.IN17
pixel_row[5] => LessThan14.IN15
pixel_row[6] => LessThan5.IN16
pixel_row[6] => LessThan6.IN14
pixel_row[6] => LessThan9.IN16
pixel_row[6] => LessThan10.IN14
pixel_row[6] => LessThan13.IN16
pixel_row[6] => LessThan14.IN14
pixel_row[7] => LessThan5.IN15
pixel_row[7] => LessThan6.IN13
pixel_row[7] => LessThan9.IN15
pixel_row[7] => LessThan10.IN13
pixel_row[7] => LessThan13.IN15
pixel_row[7] => LessThan14.IN13
pixel_row[8] => LessThan5.IN14
pixel_row[8] => LessThan6.IN12
pixel_row[8] => LessThan9.IN14
pixel_row[8] => LessThan10.IN12
pixel_row[8] => LessThan13.IN14
pixel_row[8] => LessThan14.IN12
pixel_row[9] => LessThan5.IN13
pixel_row[9] => LessThan6.IN11
pixel_row[9] => LessThan9.IN13
pixel_row[9] => LessThan10.IN11
pixel_row[9] => LessThan13.IN13
pixel_row[9] => LessThan14.IN11
pixel_column[0] => LessThan3.IN25
pixel_column[0] => LessThan4.IN25
pixel_column[0] => LessThan7.IN25
pixel_column[0] => LessThan8.IN25
pixel_column[0] => LessThan11.IN25
pixel_column[0] => LessThan12.IN25
pixel_column[1] => LessThan3.IN24
pixel_column[1] => LessThan4.IN24
pixel_column[1] => LessThan7.IN24
pixel_column[1] => LessThan8.IN24
pixel_column[1] => LessThan11.IN24
pixel_column[1] => LessThan12.IN24
pixel_column[2] => LessThan3.IN23
pixel_column[2] => LessThan4.IN23
pixel_column[2] => LessThan7.IN23
pixel_column[2] => LessThan8.IN23
pixel_column[2] => LessThan11.IN23
pixel_column[2] => LessThan12.IN23
pixel_column[3] => LessThan3.IN22
pixel_column[3] => LessThan4.IN22
pixel_column[3] => LessThan7.IN22
pixel_column[3] => LessThan8.IN22
pixel_column[3] => LessThan11.IN22
pixel_column[3] => LessThan12.IN22
pixel_column[4] => LessThan3.IN21
pixel_column[4] => LessThan4.IN21
pixel_column[4] => LessThan7.IN21
pixel_column[4] => LessThan8.IN21
pixel_column[4] => LessThan11.IN21
pixel_column[4] => LessThan12.IN21
pixel_column[5] => LessThan3.IN20
pixel_column[5] => LessThan4.IN20
pixel_column[5] => LessThan7.IN20
pixel_column[5] => LessThan8.IN20
pixel_column[5] => LessThan11.IN20
pixel_column[5] => LessThan12.IN20
pixel_column[6] => LessThan3.IN19
pixel_column[6] => LessThan4.IN19
pixel_column[6] => LessThan7.IN19
pixel_column[6] => LessThan8.IN19
pixel_column[6] => LessThan11.IN19
pixel_column[6] => LessThan12.IN19
pixel_column[7] => LessThan3.IN18
pixel_column[7] => LessThan4.IN18
pixel_column[7] => LessThan7.IN18
pixel_column[7] => LessThan8.IN18
pixel_column[7] => LessThan11.IN18
pixel_column[7] => LessThan12.IN18
pixel_column[8] => LessThan3.IN17
pixel_column[8] => LessThan4.IN17
pixel_column[8] => LessThan7.IN17
pixel_column[8] => LessThan8.IN17
pixel_column[8] => LessThan11.IN17
pixel_column[8] => LessThan12.IN17
pixel_column[9] => LessThan3.IN16
pixel_column[9] => LessThan4.IN16
pixel_column[9] => LessThan7.IN16
pixel_column[9] => LessThan8.IN16
pixel_column[9] => LessThan11.IN16
pixel_column[9] => LessThan12.IN16
move_pixel[0] => Add4.IN32
move_pixel[0] => Add7.IN32
move_pixel[0] => Add10.IN32
move_pixel[1] => Add4.IN31
move_pixel[1] => Add7.IN31
move_pixel[1] => Add10.IN31
move_pixel[2] => Add4.IN30
move_pixel[2] => Add7.IN30
move_pixel[2] => Add10.IN30
move_pixel[3] => Add4.IN29
move_pixel[3] => Add7.IN29
move_pixel[3] => Add10.IN29
move_pixel[4] => Add4.IN28
move_pixel[4] => Add7.IN28
move_pixel[4] => Add10.IN28
move_pixel[5] => Add4.IN27
move_pixel[5] => Add7.IN27
move_pixel[5] => Add10.IN27
move_pixel[6] => Add4.IN26
move_pixel[6] => Add7.IN26
move_pixel[6] => Add10.IN26
move_pixel[7] => Add4.IN25
move_pixel[7] => Add7.IN25
move_pixel[7] => Add10.IN25
move_pixel[8] => Add4.IN24
move_pixel[8] => Add7.IN24
move_pixel[8] => Add10.IN24
move_pixel[9] => Add4.IN23
move_pixel[9] => Add7.IN23
move_pixel[9] => Add10.IN23
move_pixel[10] => Add4.IN22
move_pixel[10] => Add7.IN22
move_pixel[10] => Add10.IN22
move_pixel[11] => Add4.IN21
move_pixel[11] => Add7.IN21
move_pixel[11] => Add10.IN21
move_pixel[12] => Add4.IN20
move_pixel[12] => Add7.IN20
move_pixel[12] => Add10.IN20
move_pixel[13] => Add4.IN19
move_pixel[13] => Add7.IN19
move_pixel[13] => Add10.IN19
move_pixel[14] => Add4.IN18
move_pixel[14] => Add7.IN18
move_pixel[14] => Add10.IN18
move_pixel[15] => Add4.IN17
move_pixel[15] => Add7.IN17
move_pixel[15] => Add10.IN17
move_pixel[16] => Add4.IN16
move_pixel[16] => Add7.IN16
move_pixel[16] => Add10.IN16
move_pixel[17] => Add4.IN15
move_pixel[17] => Add7.IN15
move_pixel[17] => Add10.IN15
move_pixel[18] => Add4.IN14
move_pixel[18] => Add7.IN14
move_pixel[18] => Add10.IN14
move_pixel[19] => Add4.IN13
move_pixel[19] => Add7.IN13
move_pixel[19] => Add10.IN13
move_pixel[20] => Add4.IN12
move_pixel[20] => Add7.IN12
move_pixel[20] => Add10.IN12
move_pixel[21] => Add4.IN11
move_pixel[21] => Add7.IN11
move_pixel[21] => Add10.IN11
move_pixel[22] => Add4.IN10
move_pixel[22] => Add7.IN10
move_pixel[22] => Add10.IN10
move_pixel[23] => Add4.IN9
move_pixel[23] => Add7.IN9
move_pixel[23] => Add10.IN9
move_pixel[24] => Add4.IN8
move_pixel[24] => Add7.IN8
move_pixel[24] => Add10.IN8
move_pixel[25] => Add4.IN7
move_pixel[25] => Add7.IN7
move_pixel[25] => Add10.IN7
move_pixel[26] => Add4.IN6
move_pixel[26] => Add7.IN6
move_pixel[26] => Add10.IN6
move_pixel[27] => Add4.IN5
move_pixel[27] => Add7.IN5
move_pixel[27] => Add10.IN5
move_pixel[28] => Add4.IN4
move_pixel[28] => Add7.IN4
move_pixel[28] => Add10.IN4
move_pixel[29] => Add4.IN3
move_pixel[29] => Add7.IN3
move_pixel[29] => Add10.IN3
move_pixel[30] => Add4.IN2
move_pixel[30] => Add7.IN2
move_pixel[30] => Add10.IN2
move_pixel[31] => Add4.IN1
move_pixel[31] => Add7.IN1
move_pixel[31] => Add10.IN1
pipe_on <= process_1.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[0] <= pipe_pass[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[1] <= pipe_pass[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[2] <= pipe_pass[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[3] <= pipe_pass[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[4] <= pipe_pass[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[5] <= pipe_pass[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[6] <= pipe_pass[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[7] <= pipe_pass[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[8] <= pipe_pass[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[9] <= pipe_pass[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[10] <= pipe_pass[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[11] <= pipe_pass[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[12] <= pipe_pass[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[13] <= pipe_pass[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[14] <= pipe_pass[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[15] <= pipe_pass[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[16] <= pipe_pass[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[17] <= pipe_pass[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[18] <= pipe_pass[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[19] <= pipe_pass[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[20] <= pipe_pass[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[21] <= pipe_pass[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[22] <= pipe_pass[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[23] <= pipe_pass[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[24] <= pipe_pass[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[25] <= pipe_pass[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[26] <= pipe_pass[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[27] <= pipe_pass[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[28] <= pipe_pass[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[29] <= pipe_pass[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[30] <= pipe_pass[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pass[31] <= pipe_pass[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].y[0] <= <GND>
pipe_pos[2].y[1] <= <GND>
pipe_pos[2].y[2] <= <GND>
pipe_pos[2].y[3] <= <GND>
pipe_pos[2].y[4] <= <VCC>
pipe_pos[2].y[5] <= <VCC>
pipe_pos[2].y[6] <= <VCC>
pipe_pos[2].y[7] <= <GND>
pipe_pos[2].y[8] <= <GND>
pipe_pos[2].x[0] <= pipe_pos[2].x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[1] <= pipe_pos[2].x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[2] <= pipe_pos[2].x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[3] <= pipe_pos[2].x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[4] <= pipe_pos[2].x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[5] <= pipe_pos[2].x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[6] <= pipe_pos[2].x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[7] <= pipe_pos[2].x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[8] <= pipe_pos[2].x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[9] <= pipe_pos[2].x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[10] <= pipe_pos[2].x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[2].x[11] <= pipe_pos[2].x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].y[0] <= <GND>
pipe_pos[1].y[1] <= <GND>
pipe_pos[1].y[2] <= <GND>
pipe_pos[1].y[3] <= <GND>
pipe_pos[1].y[4] <= <VCC>
pipe_pos[1].y[5] <= <VCC>
pipe_pos[1].y[6] <= <VCC>
pipe_pos[1].y[7] <= <GND>
pipe_pos[1].y[8] <= <GND>
pipe_pos[1].x[0] <= pipe_pos[1].x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[1] <= pipe_pos[1].x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[2] <= pipe_pos[1].x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[3] <= pipe_pos[1].x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[4] <= pipe_pos[1].x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[5] <= pipe_pos[1].x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[6] <= pipe_pos[1].x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[7] <= pipe_pos[1].x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[8] <= pipe_pos[1].x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[9] <= pipe_pos[1].x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[10] <= pipe_pos[1].x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[1].x[11] <= pipe_pos[1].x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].y[0] <= <GND>
pipe_pos[0].y[1] <= <GND>
pipe_pos[0].y[2] <= <GND>
pipe_pos[0].y[3] <= <GND>
pipe_pos[0].y[4] <= <VCC>
pipe_pos[0].y[5] <= <VCC>
pipe_pos[0].y[6] <= <VCC>
pipe_pos[0].y[7] <= <GND>
pipe_pos[0].y[8] <= <GND>
pipe_pos[0].x[0] <= pipe_pos[0].x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[1] <= pipe_pos[0].x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[2] <= pipe_pos[0].x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[3] <= pipe_pos[0].x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[4] <= pipe_pos[0].x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[5] <= pipe_pos[0].x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[6] <= pipe_pos[0].x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[7] <= pipe_pos[0].x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[8] <= pipe_pos[0].x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[9] <= pipe_pos[0].x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[10] <= pipe_pos[0].x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_pos[0].x[11] <= pipe_pos[0].x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|Text_Gen:Title_Char_Gen
mode_sel => Add68.IN7
mode_sel => Add68.IN8
mode_sel => Add68.IN9
mode_sel => Add68.IN10
mode_sel => LessThan44.IN17
mode_sel => Add67.IN17
mode_sel => LessThan44.IN18
mode_sel => Add67.IN18
mode_sel => LessThan44.IN19
mode_sel => Add67.IN19
mode_sel => LessThan44.IN20
mode_sel => Add67.IN20
pixel_row[0] => Add2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Add4.IN20
pixel_row[0] => Add37.IN20
pixel_row[0] => LessThan25.IN20
pixel_row[0] => Add39.IN20
pixel_row[0] => LessThan35.IN20
pixel_row[0] => Add54.IN20
pixel_row[0] => LessThan45.IN20
pixel_row[0] => Add68.IN20
pixel_row[1] => Add2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Add4.IN19
pixel_row[1] => Add37.IN19
pixel_row[1] => LessThan25.IN19
pixel_row[1] => Add39.IN19
pixel_row[1] => LessThan35.IN19
pixel_row[1] => Add54.IN19
pixel_row[1] => LessThan45.IN19
pixel_row[1] => Add68.IN19
pixel_row[2] => Add2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Add4.IN18
pixel_row[2] => Add37.IN18
pixel_row[2] => LessThan25.IN18
pixel_row[2] => Add39.IN18
pixel_row[2] => LessThan35.IN18
pixel_row[2] => Add54.IN18
pixel_row[2] => LessThan45.IN18
pixel_row[2] => Add68.IN18
pixel_row[3] => Add2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Add4.IN17
pixel_row[3] => Add37.IN17
pixel_row[3] => LessThan25.IN17
pixel_row[3] => Add39.IN17
pixel_row[3] => LessThan35.IN17
pixel_row[3] => Add54.IN17
pixel_row[3] => LessThan45.IN17
pixel_row[3] => Add68.IN17
pixel_row[4] => Add2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Add4.IN16
pixel_row[4] => Add37.IN16
pixel_row[4] => LessThan25.IN16
pixel_row[4] => Add39.IN16
pixel_row[4] => LessThan35.IN16
pixel_row[4] => Add54.IN16
pixel_row[4] => LessThan45.IN16
pixel_row[4] => Add68.IN16
pixel_row[5] => Add2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Add4.IN15
pixel_row[5] => Add37.IN15
pixel_row[5] => LessThan25.IN15
pixel_row[5] => Add39.IN15
pixel_row[5] => LessThan35.IN15
pixel_row[5] => Add54.IN15
pixel_row[5] => LessThan45.IN15
pixel_row[5] => Add68.IN15
pixel_row[6] => Add2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Add4.IN14
pixel_row[6] => Add37.IN14
pixel_row[6] => LessThan25.IN14
pixel_row[6] => Add39.IN14
pixel_row[6] => LessThan35.IN14
pixel_row[6] => Add54.IN14
pixel_row[6] => LessThan45.IN14
pixel_row[6] => Add68.IN14
pixel_row[7] => Add2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Add4.IN13
pixel_row[7] => Add37.IN13
pixel_row[7] => LessThan25.IN13
pixel_row[7] => Add39.IN13
pixel_row[7] => LessThan35.IN13
pixel_row[7] => Add54.IN13
pixel_row[7] => LessThan45.IN13
pixel_row[7] => Add68.IN13
pixel_row[8] => Add2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Add4.IN12
pixel_row[8] => Add37.IN12
pixel_row[8] => LessThan25.IN12
pixel_row[8] => Add39.IN12
pixel_row[8] => LessThan35.IN12
pixel_row[8] => Add54.IN12
pixel_row[8] => LessThan45.IN12
pixel_row[8] => Add68.IN12
pixel_row[9] => Add2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Add4.IN11
pixel_row[9] => Add37.IN11
pixel_row[9] => LessThan25.IN11
pixel_row[9] => Add39.IN11
pixel_row[9] => LessThan35.IN11
pixel_row[9] => Add54.IN11
pixel_row[9] => LessThan45.IN11
pixel_row[9] => Add68.IN11
pixel_column[0] => Add0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => Add6.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => Add9.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => Add12.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => Add15.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => Add18.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => Add21.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => Add24.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => Add27.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => Add30.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => Add33.IN20
pixel_column[0] => Add35.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => Add41.IN20
pixel_column[0] => LessThan27.IN20
pixel_column[0] => Add44.IN20
pixel_column[0] => LessThan29.IN20
pixel_column[0] => Add47.IN20
pixel_column[0] => LessThan31.IN20
pixel_column[0] => Add50.IN20
pixel_column[0] => LessThan33.IN20
pixel_column[0] => Add56.IN20
pixel_column[0] => LessThan37.IN20
pixel_column[0] => LessThan39.IN20
pixel_column[0] => Add61.IN20
pixel_column[0] => LessThan41.IN20
pixel_column[0] => Add64.IN20
pixel_column[0] => LessThan43.IN20
pixel_column[0] => Add70.IN20
pixel_column[1] => Add0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => Add6.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => Add9.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => Add12.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => Add15.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => Add18.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => Add21.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => Add24.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => Add27.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => Add30.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => Add33.IN19
pixel_column[1] => Add35.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => Add41.IN19
pixel_column[1] => LessThan27.IN19
pixel_column[1] => Add44.IN19
pixel_column[1] => LessThan29.IN19
pixel_column[1] => Add47.IN19
pixel_column[1] => LessThan31.IN19
pixel_column[1] => Add50.IN19
pixel_column[1] => LessThan33.IN19
pixel_column[1] => Add56.IN19
pixel_column[1] => LessThan37.IN19
pixel_column[1] => LessThan39.IN19
pixel_column[1] => Add61.IN19
pixel_column[1] => LessThan41.IN19
pixel_column[1] => Add64.IN19
pixel_column[1] => LessThan43.IN19
pixel_column[1] => Add70.IN19
pixel_column[2] => Add0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => Add6.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => Add9.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => Add12.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => Add15.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => Add18.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => Add21.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => Add24.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => Add27.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => Add30.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => Add33.IN18
pixel_column[2] => Add35.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => Add41.IN18
pixel_column[2] => LessThan27.IN18
pixel_column[2] => Add44.IN18
pixel_column[2] => LessThan29.IN18
pixel_column[2] => Add47.IN18
pixel_column[2] => LessThan31.IN18
pixel_column[2] => Add50.IN18
pixel_column[2] => LessThan33.IN18
pixel_column[2] => Add56.IN18
pixel_column[2] => LessThan37.IN18
pixel_column[2] => LessThan39.IN18
pixel_column[2] => Add61.IN18
pixel_column[2] => LessThan41.IN18
pixel_column[2] => Add64.IN18
pixel_column[2] => LessThan43.IN18
pixel_column[2] => Add70.IN18
pixel_column[3] => Add0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => Add6.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => Add9.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => Add12.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => Add15.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => Add18.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => Add21.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => Add24.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => Add27.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => Add30.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => Add33.IN17
pixel_column[3] => Add35.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => Add41.IN17
pixel_column[3] => LessThan27.IN17
pixel_column[3] => Add44.IN17
pixel_column[3] => LessThan29.IN17
pixel_column[3] => Add47.IN17
pixel_column[3] => LessThan31.IN17
pixel_column[3] => Add50.IN17
pixel_column[3] => LessThan33.IN17
pixel_column[3] => Add56.IN17
pixel_column[3] => LessThan37.IN17
pixel_column[3] => LessThan39.IN17
pixel_column[3] => Add61.IN17
pixel_column[3] => LessThan41.IN17
pixel_column[3] => Add64.IN17
pixel_column[3] => LessThan43.IN17
pixel_column[3] => Add70.IN17
pixel_column[4] => Add0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Add6.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => Add9.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => Add12.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => Add15.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => Add18.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => Add21.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => Add24.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => Add27.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => Add30.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => Add33.IN16
pixel_column[4] => Add35.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => Add41.IN16
pixel_column[4] => LessThan27.IN16
pixel_column[4] => Add44.IN16
pixel_column[4] => LessThan29.IN16
pixel_column[4] => Add47.IN16
pixel_column[4] => LessThan31.IN16
pixel_column[4] => Add50.IN16
pixel_column[4] => LessThan33.IN16
pixel_column[4] => Add56.IN16
pixel_column[4] => LessThan37.IN16
pixel_column[4] => LessThan39.IN16
pixel_column[4] => Add61.IN16
pixel_column[4] => LessThan41.IN16
pixel_column[4] => Add64.IN16
pixel_column[4] => LessThan43.IN16
pixel_column[4] => Add70.IN16
pixel_column[5] => Add0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Add6.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => Add9.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => Add12.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => Add15.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => Add18.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => Add21.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => Add24.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => Add27.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => Add30.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => Add33.IN15
pixel_column[5] => Add35.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => Add41.IN15
pixel_column[5] => LessThan27.IN15
pixel_column[5] => Add44.IN15
pixel_column[5] => LessThan29.IN15
pixel_column[5] => Add47.IN15
pixel_column[5] => LessThan31.IN15
pixel_column[5] => Add50.IN15
pixel_column[5] => LessThan33.IN15
pixel_column[5] => Add56.IN15
pixel_column[5] => LessThan37.IN15
pixel_column[5] => LessThan39.IN15
pixel_column[5] => Add61.IN15
pixel_column[5] => LessThan41.IN15
pixel_column[5] => Add64.IN15
pixel_column[5] => LessThan43.IN15
pixel_column[5] => Add70.IN15
pixel_column[6] => Add0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Add6.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => Add9.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => Add12.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => Add15.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => Add18.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => Add21.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => Add24.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => Add27.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => Add30.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => Add33.IN14
pixel_column[6] => Add35.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => Add41.IN14
pixel_column[6] => LessThan27.IN14
pixel_column[6] => Add44.IN14
pixel_column[6] => LessThan29.IN14
pixel_column[6] => Add47.IN14
pixel_column[6] => LessThan31.IN14
pixel_column[6] => Add50.IN14
pixel_column[6] => LessThan33.IN14
pixel_column[6] => Add56.IN14
pixel_column[6] => LessThan37.IN14
pixel_column[6] => LessThan39.IN14
pixel_column[6] => Add61.IN14
pixel_column[6] => LessThan41.IN14
pixel_column[6] => Add64.IN14
pixel_column[6] => LessThan43.IN14
pixel_column[6] => Add70.IN14
pixel_column[7] => Add0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Add6.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => Add9.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => Add12.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => Add15.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => Add18.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => Add21.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => Add24.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => Add27.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => Add30.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => Add33.IN13
pixel_column[7] => Add35.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => Add41.IN13
pixel_column[7] => LessThan27.IN13
pixel_column[7] => Add44.IN13
pixel_column[7] => LessThan29.IN13
pixel_column[7] => Add47.IN13
pixel_column[7] => LessThan31.IN13
pixel_column[7] => Add50.IN13
pixel_column[7] => LessThan33.IN13
pixel_column[7] => Add56.IN13
pixel_column[7] => LessThan37.IN13
pixel_column[7] => LessThan39.IN13
pixel_column[7] => Add61.IN13
pixel_column[7] => LessThan41.IN13
pixel_column[7] => Add64.IN13
pixel_column[7] => LessThan43.IN13
pixel_column[7] => Add70.IN13
pixel_column[8] => Add0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Add6.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => Add9.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => Add12.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => Add15.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => Add18.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => Add21.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => Add24.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => Add27.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => Add30.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => Add33.IN12
pixel_column[8] => Add35.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => Add41.IN12
pixel_column[8] => LessThan27.IN12
pixel_column[8] => Add44.IN12
pixel_column[8] => LessThan29.IN12
pixel_column[8] => Add47.IN12
pixel_column[8] => LessThan31.IN12
pixel_column[8] => Add50.IN12
pixel_column[8] => LessThan33.IN12
pixel_column[8] => Add56.IN12
pixel_column[8] => LessThan37.IN12
pixel_column[8] => LessThan39.IN12
pixel_column[8] => Add61.IN12
pixel_column[8] => LessThan41.IN12
pixel_column[8] => Add64.IN12
pixel_column[8] => LessThan43.IN12
pixel_column[8] => Add70.IN12
pixel_column[9] => Add0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Add6.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => Add9.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => Add12.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => Add15.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => Add18.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => Add21.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => Add24.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => Add27.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => Add30.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => Add33.IN11
pixel_column[9] => Add35.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => Add41.IN11
pixel_column[9] => LessThan27.IN11
pixel_column[9] => Add44.IN11
pixel_column[9] => LessThan29.IN11
pixel_column[9] => Add47.IN11
pixel_column[9] => LessThan31.IN11
pixel_column[9] => Add50.IN11
pixel_column[9] => LessThan33.IN11
pixel_column[9] => Add56.IN11
pixel_column[9] => LessThan37.IN11
pixel_column[9] => LessThan39.IN11
pixel_column[9] => Add61.IN11
pixel_column[9] => LessThan41.IN11
pixel_column[9] => Add64.IN11
pixel_column[9] => LessThan43.IN11
pixel_column[9] => Add70.IN11
character_address[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[3] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[4] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[5] <= <GND>
font_row[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_row[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_row[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|char_rom:Character_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|char_rom:Character_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Game_Control|Display_Control:Display|char_rom:Character_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Game_Control|Display_Control:Display|Background_Gen:Background_genrator
clock_25Mhz => altsyncram:rom.clock0
clock_25Mhz => rom_addr[0].CLK
clock_25Mhz => rom_addr[1].CLK
clock_25Mhz => rom_addr[2].CLK
clock_25Mhz => rom_addr[3].CLK
clock_25Mhz => rom_addr[4].CLK
clock_25Mhz => rom_addr[5].CLK
clock_25Mhz => rom_addr[6].CLK
clock_25Mhz => rom_addr[7].CLK
clock_25Mhz => rom_addr[8].CLK
clock_25Mhz => rom_addr[9].CLK
clock_25Mhz => rom_addr[10].CLK
clock_25Mhz => rom_addr[11].CLK
clock_25Mhz => rom_addr[12].CLK
clock_25Mhz => rom_addr[13].CLK
clock_25Mhz => rom_addr[14].CLK
pixel_row[0] => LessThan1.IN20
pixel_row[1] => LessThan1.IN19
pixel_row[2] => LessThan1.IN18
pixel_row[2] => Add0.IN16
pixel_row[2] => Add1.IN19
pixel_row[3] => LessThan1.IN17
pixel_row[3] => Add0.IN15
pixel_row[3] => Add1.IN18
pixel_row[4] => LessThan1.IN16
pixel_row[4] => Add0.IN13
pixel_row[4] => Add0.IN14
pixel_row[5] => LessThan1.IN15
pixel_row[5] => Add0.IN11
pixel_row[5] => Add0.IN12
pixel_row[6] => LessThan1.IN14
pixel_row[6] => Add0.IN9
pixel_row[6] => Add0.IN10
pixel_row[7] => LessThan1.IN13
pixel_row[7] => Add0.IN7
pixel_row[7] => Add0.IN8
pixel_row[8] => LessThan1.IN12
pixel_row[8] => Add0.IN5
pixel_row[8] => Add0.IN6
pixel_row[9] => LessThan1.IN11
pixel_row[9] => Add0.IN3
pixel_row[9] => Add0.IN4
pixel_column[0] => LessThan0.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[2] => LessThan0.IN18
pixel_column[2] => rom_addr.DATAB
pixel_column[3] => LessThan0.IN17
pixel_column[3] => rom_addr.DATAB
pixel_column[4] => LessThan0.IN16
pixel_column[4] => rom_addr.DATAB
pixel_column[5] => LessThan0.IN15
pixel_column[5] => rom_addr.DATAB
pixel_column[6] => LessThan0.IN14
pixel_column[6] => rom_addr.DATAB
pixel_column[7] => LessThan0.IN13
pixel_column[7] => Add1.IN22
pixel_column[8] => LessThan0.IN12
pixel_column[8] => Add1.IN21
pixel_column[9] => LessThan0.IN11
pixel_column[9] => Add1.IN20
red_o[0] <= altsyncram:rom.q_a[8]
red_o[1] <= altsyncram:rom.q_a[9]
red_o[2] <= altsyncram:rom.q_a[10]
red_o[3] <= altsyncram:rom.q_a[11]
green_o[0] <= altsyncram:rom.q_a[4]
green_o[1] <= altsyncram:rom.q_a[5]
green_o[2] <= altsyncram:rom.q_a[6]
green_o[3] <= altsyncram:rom.q_a[7]
blue_o[0] <= altsyncram:rom.q_a[0]
blue_o[1] <= altsyncram:rom.q_a[1]
blue_o[2] <= altsyncram:rom.q_a[2]
blue_o[3] <= altsyncram:rom.q_a[3]


|Game_Control|Display_Control:Display|Background_Gen:Background_genrator|altsyncram:rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j101:auto_generated.address_a[0]
address_a[1] => altsyncram_j101:auto_generated.address_a[1]
address_a[2] => altsyncram_j101:auto_generated.address_a[2]
address_a[3] => altsyncram_j101:auto_generated.address_a[3]
address_a[4] => altsyncram_j101:auto_generated.address_a[4]
address_a[5] => altsyncram_j101:auto_generated.address_a[5]
address_a[6] => altsyncram_j101:auto_generated.address_a[6]
address_a[7] => altsyncram_j101:auto_generated.address_a[7]
address_a[8] => altsyncram_j101:auto_generated.address_a[8]
address_a[9] => altsyncram_j101:auto_generated.address_a[9]
address_a[10] => altsyncram_j101:auto_generated.address_a[10]
address_a[11] => altsyncram_j101:auto_generated.address_a[11]
address_a[12] => altsyncram_j101:auto_generated.address_a[12]
address_a[13] => altsyncram_j101:auto_generated.address_a[13]
address_a[14] => altsyncram_j101:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j101:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j101:auto_generated.q_a[0]
q_a[1] <= altsyncram_j101:auto_generated.q_a[1]
q_a[2] <= altsyncram_j101:auto_generated.q_a[2]
q_a[3] <= altsyncram_j101:auto_generated.q_a[3]
q_a[4] <= altsyncram_j101:auto_generated.q_a[4]
q_a[5] <= altsyncram_j101:auto_generated.q_a[5]
q_a[6] <= altsyncram_j101:auto_generated.q_a[6]
q_a[7] <= altsyncram_j101:auto_generated.q_a[7]
q_a[8] <= altsyncram_j101:auto_generated.q_a[8]
q_a[9] <= altsyncram_j101:auto_generated.q_a[9]
q_a[10] <= altsyncram_j101:auto_generated.q_a[10]
q_a[11] <= altsyncram_j101:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Game_Control|Display_Control:Display|Background_Gen:Background_genrator|altsyncram:rom|altsyncram_j101:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_3hb:mux2.result[0]
q_a[1] <= mux_3hb:mux2.result[1]
q_a[2] <= mux_3hb:mux2.result[2]
q_a[3] <= mux_3hb:mux2.result[3]
q_a[4] <= mux_3hb:mux2.result[4]
q_a[5] <= mux_3hb:mux2.result[5]
q_a[6] <= mux_3hb:mux2.result[6]
q_a[7] <= mux_3hb:mux2.result[7]
q_a[8] <= mux_3hb:mux2.result[8]
q_a[9] <= mux_3hb:mux2.result[9]
q_a[10] <= mux_3hb:mux2.result[10]
q_a[11] <= mux_3hb:mux2.result[11]


|Game_Control|Display_Control:Display|Background_Gen:Background_genrator|altsyncram:rom|altsyncram_j101:auto_generated|decode_11a:rden_decode
data[0] => w_anode206w[1].IN0
data[0] => w_anode220w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode238w[1].IN1
data[1] => w_anode206w[2].IN0
data[1] => w_anode220w[2].IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode238w[2].IN1
eq[0] <= w_anode206w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode220w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode229w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode238w[2].DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|Background_Gen:Background_genrator|altsyncram:rom|altsyncram_j101:auto_generated|mux_3hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w8_n1_mux_dataout.IN1
data[33] => l1_w9_n1_mux_dataout.IN1
data[34] => l1_w10_n1_mux_dataout.IN1
data[35] => l1_w11_n1_mux_dataout.IN1
data[36] => l1_w0_n1_mux_dataout.IN1
data[37] => l1_w1_n1_mux_dataout.IN1
data[38] => l1_w2_n1_mux_dataout.IN1
data[39] => l1_w3_n1_mux_dataout.IN1
data[40] => l1_w4_n1_mux_dataout.IN1
data[41] => l1_w5_n1_mux_dataout.IN1
data[42] => l1_w6_n1_mux_dataout.IN1
data[43] => l1_w7_n1_mux_dataout.IN1
data[44] => l1_w8_n1_mux_dataout.IN1
data[45] => l1_w9_n1_mux_dataout.IN1
data[46] => l1_w10_n1_mux_dataout.IN1
data[47] => l1_w11_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|Game_Control|Display_Control:Display|char_rom2:Character_ROM2
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|char_rom2:Character_ROM2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Game_Control|Display_Control:Display|char_rom2:Character_ROM2|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Game_Control|Display_Control:Display|char_rom3:Character_ROM3
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|char_rom3:Character_ROM3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Game_Control|Display_Control:Display|char_rom3:Character_ROM3|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Game_Control|Display_Control:Display|char_rom4:Character_ROM4
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|char_rom4:Character_ROM4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Game_Control|Display_Control:Display|char_rom4:Character_ROM4|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Game_Control|Display_Control:Display|char_rom5:Character_ROM5
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|char_rom5:Character_ROM5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Game_Control|Display_Control:Display|char_rom5:Character_ROM5|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Game_Control|Display_Control:Display|Score_Gen:Score_Generator
score[0] => Div0.IN36
score[0] => current_digit.IN0
score[0] => Mod1.IN63
score[1] => Div0.IN35
score[1] => current_digit.IN0
score[1] => Mod1.IN62
score[2] => Div0.IN34
score[2] => current_digit.IN0
score[2] => Mod1.IN61
score[3] => Div0.IN33
score[3] => current_digit.IN0
score[3] => Mod1.IN60
score[4] => Div0.IN32
score[4] => current_digit.IN0
score[4] => Mod1.IN59
score[5] => Div0.IN31
score[5] => current_digit.IN0
score[5] => Mod1.IN58
score[6] => Div0.IN30
score[6] => current_digit.IN0
score[6] => Mod1.IN57
score[7] => Div0.IN29
score[7] => current_digit.IN0
score[7] => Mod1.IN56
score[8] => Div0.IN28
score[8] => current_digit.IN0
score[8] => Mod1.IN55
score[9] => Div0.IN27
score[9] => current_digit.IN0
score[9] => Mod1.IN54
score[10] => Div0.IN26
score[10] => current_digit.IN0
score[10] => Mod1.IN53
score[11] => Div0.IN25
score[11] => current_digit.IN0
score[11] => Mod1.IN52
score[12] => Div0.IN24
score[12] => current_digit.IN0
score[12] => Mod1.IN51
score[13] => Div0.IN23
score[13] => current_digit.IN0
score[13] => Mod1.IN50
score[14] => Div0.IN22
score[14] => current_digit.IN0
score[14] => Mod1.IN49
score[15] => Div0.IN21
score[15] => current_digit.IN0
score[15] => Mod1.IN48
score[16] => Div0.IN20
score[16] => current_digit.IN0
score[16] => Mod1.IN47
score[17] => Div0.IN19
score[17] => current_digit.IN0
score[17] => Mod1.IN46
score[18] => Div0.IN18
score[18] => current_digit.IN0
score[18] => Mod1.IN45
score[19] => Div0.IN17
score[19] => current_digit.IN0
score[19] => Mod1.IN44
score[20] => Div0.IN16
score[20] => current_digit.IN0
score[20] => Mod1.IN43
score[21] => Div0.IN15
score[21] => current_digit.IN0
score[21] => Mod1.IN42
score[22] => Div0.IN14
score[22] => current_digit.IN0
score[22] => Mod1.IN41
score[23] => Div0.IN13
score[23] => current_digit.IN0
score[23] => Mod1.IN40
score[24] => Div0.IN12
score[24] => current_digit.IN0
score[24] => Mod1.IN39
score[25] => Div0.IN11
score[25] => current_digit.IN0
score[25] => Mod1.IN38
score[26] => Div0.IN10
score[26] => current_digit.IN0
score[26] => Mod1.IN37
score[27] => Div0.IN9
score[27] => current_digit.IN0
score[27] => Mod1.IN36
score[28] => Div0.IN8
score[28] => current_digit.IN0
score[28] => Mod1.IN35
score[29] => Div0.IN7
score[29] => current_digit.IN0
score[29] => Mod1.IN34
score[30] => Div0.IN6
score[30] => current_digit.IN0
score[30] => Mod1.IN33
score[31] => Div0.IN5
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => current_digit.IN1
score[31] => Mod1.IN32
score[31] => current_digit.IN1
score[31] => Add3.IN63
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Add5.IN16
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Add5.IN15
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Add5.IN14
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Add5.IN13
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Add5.IN12
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Add5.IN11
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Add5.IN10
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Add5.IN9
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => Add2.IN18
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => Add2.IN17
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => process_0.DATAA
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => Add2.IN16
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => process_0.DATAA
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Add2.IN15
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => process_0.DATAA
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Add2.IN14
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Add2.IN13
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Add2.IN12
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Add2.IN11
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Add2.IN10
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
character_address[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[3] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[4] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[5] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_row[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_row[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_row[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|Player:Player_beh
clock_60hz => current_ball_x_pos[0].CLK
clock_60hz => current_ball_x_pos[1].CLK
clock_60hz => current_ball_x_pos[2].CLK
clock_60hz => current_ball_x_pos[3].CLK
clock_60hz => current_ball_x_pos[4].CLK
clock_60hz => current_ball_x_pos[5].CLK
clock_60hz => current_ball_x_pos[6].CLK
clock_60hz => current_ball_x_pos[7].CLK
clock_60hz => current_ball_x_pos[8].CLK
clock_60hz => current_ball_x_pos[9].CLK
clock_60hz => prev_button_state.CLK
clock_60hz => ball_y_velocity_slv[0].CLK
clock_60hz => ball_y_velocity_slv[1].CLK
clock_60hz => ball_y_velocity_slv[2].CLK
clock_60hz => ball_y_velocity_slv[3].CLK
clock_60hz => ball_y_velocity_slv[4].CLK
clock_60hz => ball_y_velocity_slv[5].CLK
clock_60hz => ball_y_velocity_slv[6].CLK
clock_60hz => ball_y_velocity_slv[7].CLK
clock_60hz => ball_y_velocity_slv[8].CLK
clock_60hz => ball_y_velocity_slv[9].CLK
clock_60hz => current_ball_y_pos[0].CLK
clock_60hz => current_ball_y_pos[1].CLK
clock_60hz => current_ball_y_pos[2].CLK
clock_60hz => current_ball_y_pos[3].CLK
clock_60hz => current_ball_y_pos[4].CLK
clock_60hz => current_ball_y_pos[5].CLK
clock_60hz => current_ball_y_pos[6].CLK
clock_60hz => current_ball_y_pos[7].CLK
clock_60hz => current_ball_y_pos[8].CLK
clock_60hz => current_ball_y_pos[9].CLK
left_button => Move_Player_Physics.IN1
left_button => prev_button_state.DATAIN
key0 => ~NO_FANOUT~
pixel_row[0] => LessThan2.IN10
pixel_row[0] => LessThan3.IN16
pixel_row[1] => LessThan2.IN9
pixel_row[1] => LessThan3.IN15
pixel_row[2] => LessThan2.IN8
pixel_row[2] => LessThan3.IN14
pixel_row[3] => LessThan2.IN7
pixel_row[3] => LessThan3.IN13
pixel_row[4] => LessThan2.IN6
pixel_row[4] => LessThan3.IN12
pixel_row[5] => LessThan2.IN5
pixel_row[5] => LessThan3.IN11
pixel_row[6] => LessThan2.IN4
pixel_row[6] => LessThan3.IN10
pixel_row[7] => LessThan2.IN3
pixel_row[7] => LessThan3.IN9
pixel_row[8] => LessThan2.IN2
pixel_row[8] => LessThan3.IN8
pixel_row[9] => LessThan2.IN1
pixel_row[9] => LessThan3.IN7
pixel_column[0] => LessThan0.IN10
pixel_column[0] => LessThan1.IN16
pixel_column[1] => LessThan0.IN9
pixel_column[1] => LessThan1.IN15
pixel_column[2] => LessThan0.IN8
pixel_column[2] => LessThan1.IN14
pixel_column[3] => LessThan0.IN7
pixel_column[3] => LessThan1.IN13
pixel_column[4] => LessThan0.IN6
pixel_column[4] => LessThan1.IN12
pixel_column[5] => LessThan0.IN5
pixel_column[5] => LessThan1.IN11
pixel_column[6] => LessThan0.IN4
pixel_column[6] => LessThan1.IN10
pixel_column[7] => LessThan0.IN3
pixel_column[7] => LessThan1.IN9
pixel_column[8] => LessThan0.IN2
pixel_column[8] => LessThan1.IN8
pixel_column[9] => LessThan0.IN1
pixel_column[9] => LessThan1.IN7
player_pos.y[0] <= current_ball_y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[1] <= current_ball_y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[2] <= current_ball_y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[3] <= current_ball_y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[4] <= current_ball_y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[5] <= current_ball_y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[6] <= current_ball_y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[7] <= current_ball_y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[8] <= current_ball_y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[0] <= current_ball_x_pos[0].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[1] <= current_ball_x_pos[1].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[2] <= current_ball_x_pos[2].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[3] <= current_ball_x_pos[3].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[4] <= current_ball_x_pos[4].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[5] <= current_ball_x_pos[5].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[6] <= current_ball_x_pos[6].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[7] <= current_ball_x_pos[7].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[8] <= current_ball_x_pos[8].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[9] <= current_ball_x_pos[9].DB_MAX_OUTPUT_PORT_TYPE
Player_on <= Player_on.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|Life_Gen:Lift_Generator
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Add0.IN16
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Add0.IN15
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Add0.IN14
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Add0.IN13
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Add0.IN12
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Add0.IN11
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Add0.IN10
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Add0.IN9
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => Add1.IN16
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => Add1.IN15
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Add1.IN14
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Add1.IN13
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Add1.IN12
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Add1.IN11
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Add1.IN10
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Add1.IN9
life_count[0] => character_address.DATAB
life_count[1] => character_address.DATAB
character_address[0] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[1] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[2] <= <GND>
character_address[3] <= <GND>
character_address[4] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[5] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_row[0] <= font_row.DB_MAX_OUTPUT_PORT_TYPE
font_row[1] <= font_row.DB_MAX_OUTPUT_PORT_TYPE
font_row[2] <= font_row.DB_MAX_OUTPUT_PORT_TYPE
font_column[0] <= font_column.DB_MAX_OUTPUT_PORT_TYPE
font_column[1] <= font_column.DB_MAX_OUTPUT_PORT_TYPE
font_column[2] <= font_column.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|Gift_Gen:Gift_Generator
clock_60hz => y_pos[0].CLK
clock_60hz => y_pos[1].CLK
clock_60hz => y_pos[2].CLK
clock_60hz => y_pos[3].CLK
clock_60hz => y_pos[4].CLK
clock_60hz => y_pos[5].CLK
clock_60hz => y_pos[6].CLK
clock_60hz => y_pos[7].CLK
clock_60hz => y_pos[8].CLK
clock_60hz => y_pos[9].CLK
clock_60hz => y_pos[10].CLK
clock_60hz => y_pos[11].CLK
clock_60hz => y_pos[12].CLK
clock_60hz => y_pos[13].CLK
clock_60hz => y_pos[14].CLK
clock_60hz => y_pos[15].CLK
clock_60hz => y_pos[16].CLK
clock_60hz => y_pos[17].CLK
clock_60hz => y_pos[18].CLK
clock_60hz => y_pos[19].CLK
clock_60hz => y_pos[20].CLK
clock_60hz => y_pos[21].CLK
clock_60hz => y_pos[22].CLK
clock_60hz => y_pos[23].CLK
clock_60hz => y_pos[24].CLK
clock_60hz => y_pos[25].CLK
clock_60hz => y_pos[26].CLK
clock_60hz => y_pos[27].CLK
clock_60hz => y_pos[28].CLK
clock_60hz => y_pos[29].CLK
clock_60hz => y_pos[30].CLK
clock_60hz => y_pos[31].CLK
clock_60hz => x_pos[0].CLK
clock_60hz => x_pos[1].CLK
clock_60hz => x_pos[2].CLK
clock_60hz => x_pos[3].CLK
clock_60hz => x_pos[4].CLK
clock_60hz => x_pos[5].CLK
clock_60hz => x_pos[6].CLK
clock_60hz => x_pos[7].CLK
clock_60hz => x_pos[8].CLK
clock_60hz => x_pos[9].CLK
clock_60hz => x_pos[10].CLK
clock_60hz => x_pos[11].CLK
clock_60hz => x_pos[12].CLK
clock_60hz => x_pos[13].CLK
clock_60hz => x_pos[14].CLK
clock_60hz => x_pos[15].CLK
clock_60hz => x_pos[16].CLK
clock_60hz => x_pos[17].CLK
clock_60hz => x_pos[18].CLK
clock_60hz => x_pos[19].CLK
clock_60hz => x_pos[20].CLK
clock_60hz => x_pos[21].CLK
clock_60hz => x_pos[22].CLK
clock_60hz => x_pos[23].CLK
clock_60hz => x_pos[24].CLK
clock_60hz => x_pos[25].CLK
clock_60hz => x_pos[26].CLK
clock_60hz => x_pos[27].CLK
clock_60hz => x_pos[28].CLK
clock_60hz => x_pos[29].CLK
clock_60hz => x_pos[30].CLK
clock_60hz => x_pos[31].CLK
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.gameover => ~NO_FANOUT~
rand_num[0] => Mod0.IN16
rand_num[1] => Mod0.IN15
rand_num[2] => Mod0.IN14
rand_num[3] => Mod0.IN13
rand_num[4] => Mod0.IN12
rand_num[5] => Mod0.IN11
rand_num[6] => Mod0.IN10
rand_num[7] => Mod0.IN9
pixel_row[0] => LessThan3.IN32
pixel_row[0] => LessThan4.IN63
pixel_row[1] => LessThan3.IN31
pixel_row[1] => LessThan4.IN62
pixel_row[2] => LessThan3.IN30
pixel_row[2] => LessThan4.IN61
pixel_row[3] => LessThan3.IN29
pixel_row[3] => LessThan4.IN60
pixel_row[4] => LessThan3.IN28
pixel_row[4] => LessThan4.IN59
pixel_row[5] => LessThan3.IN27
pixel_row[5] => LessThan4.IN58
pixel_row[6] => LessThan3.IN26
pixel_row[6] => LessThan4.IN57
pixel_row[7] => LessThan3.IN25
pixel_row[7] => LessThan4.IN56
pixel_row[8] => LessThan3.IN24
pixel_row[8] => LessThan4.IN55
pixel_row[9] => LessThan3.IN23
pixel_row[9] => LessThan4.IN54
pixel_column[0] => LessThan1.IN32
pixel_column[0] => LessThan2.IN63
pixel_column[1] => LessThan1.IN31
pixel_column[1] => LessThan2.IN62
pixel_column[2] => LessThan1.IN30
pixel_column[2] => LessThan2.IN61
pixel_column[3] => LessThan1.IN29
pixel_column[3] => LessThan2.IN60
pixel_column[4] => LessThan1.IN28
pixel_column[4] => LessThan2.IN59
pixel_column[5] => LessThan1.IN27
pixel_column[5] => LessThan2.IN58
pixel_column[6] => LessThan1.IN26
pixel_column[6] => LessThan2.IN57
pixel_column[7] => LessThan1.IN25
pixel_column[7] => LessThan2.IN56
pixel_column[8] => LessThan1.IN24
pixel_column[8] => LessThan2.IN55
pixel_column[9] => LessThan1.IN23
pixel_column[9] => LessThan2.IN54
move_pixel[0] => Add0.IN32
move_pixel[1] => Add0.IN31
move_pixel[2] => Add0.IN30
move_pixel[3] => Add0.IN29
move_pixel[4] => Add0.IN28
move_pixel[5] => Add0.IN27
move_pixel[6] => Add0.IN26
move_pixel[7] => Add0.IN25
move_pixel[8] => Add0.IN24
move_pixel[9] => Add0.IN23
move_pixel[10] => Add0.IN22
move_pixel[11] => Add0.IN21
move_pixel[12] => Add0.IN20
move_pixel[13] => Add0.IN19
move_pixel[14] => Add0.IN18
move_pixel[15] => Add0.IN17
move_pixel[16] => Add0.IN16
move_pixel[17] => Add0.IN15
move_pixel[18] => Add0.IN14
move_pixel[19] => Add0.IN13
move_pixel[20] => Add0.IN12
move_pixel[21] => Add0.IN11
move_pixel[22] => Add0.IN10
move_pixel[23] => Add0.IN9
move_pixel[24] => Add0.IN8
move_pixel[25] => Add0.IN7
move_pixel[26] => Add0.IN6
move_pixel[27] => Add0.IN5
move_pixel[28] => Add0.IN4
move_pixel[29] => Add0.IN3
move_pixel[30] => Add0.IN2
move_pixel[31] => Add0.IN1
gift_on <= gift_on.DB_MAX_OUTPUT_PORT_TYPE
gift_x[0] <= x_pos[0].DB_MAX_OUTPUT_PORT_TYPE
gift_x[1] <= x_pos[1].DB_MAX_OUTPUT_PORT_TYPE
gift_x[2] <= x_pos[2].DB_MAX_OUTPUT_PORT_TYPE
gift_x[3] <= x_pos[3].DB_MAX_OUTPUT_PORT_TYPE
gift_x[4] <= x_pos[4].DB_MAX_OUTPUT_PORT_TYPE
gift_x[5] <= x_pos[5].DB_MAX_OUTPUT_PORT_TYPE
gift_x[6] <= x_pos[6].DB_MAX_OUTPUT_PORT_TYPE
gift_x[7] <= x_pos[7].DB_MAX_OUTPUT_PORT_TYPE
gift_x[8] <= x_pos[8].DB_MAX_OUTPUT_PORT_TYPE
gift_x[9] <= x_pos[9].DB_MAX_OUTPUT_PORT_TYPE
gift_x[10] <= x_pos[10].DB_MAX_OUTPUT_PORT_TYPE
gift_x[11] <= x_pos[11].DB_MAX_OUTPUT_PORT_TYPE
gift_x[12] <= x_pos[12].DB_MAX_OUTPUT_PORT_TYPE
gift_x[13] <= x_pos[13].DB_MAX_OUTPUT_PORT_TYPE
gift_x[14] <= x_pos[14].DB_MAX_OUTPUT_PORT_TYPE
gift_x[15] <= x_pos[15].DB_MAX_OUTPUT_PORT_TYPE
gift_x[16] <= x_pos[16].DB_MAX_OUTPUT_PORT_TYPE
gift_x[17] <= x_pos[17].DB_MAX_OUTPUT_PORT_TYPE
gift_x[18] <= x_pos[18].DB_MAX_OUTPUT_PORT_TYPE
gift_x[19] <= x_pos[19].DB_MAX_OUTPUT_PORT_TYPE
gift_x[20] <= x_pos[20].DB_MAX_OUTPUT_PORT_TYPE
gift_x[21] <= x_pos[21].DB_MAX_OUTPUT_PORT_TYPE
gift_x[22] <= x_pos[22].DB_MAX_OUTPUT_PORT_TYPE
gift_x[23] <= x_pos[23].DB_MAX_OUTPUT_PORT_TYPE
gift_x[24] <= x_pos[24].DB_MAX_OUTPUT_PORT_TYPE
gift_x[25] <= x_pos[25].DB_MAX_OUTPUT_PORT_TYPE
gift_x[26] <= x_pos[26].DB_MAX_OUTPUT_PORT_TYPE
gift_x[27] <= x_pos[27].DB_MAX_OUTPUT_PORT_TYPE
gift_x[28] <= x_pos[28].DB_MAX_OUTPUT_PORT_TYPE
gift_x[29] <= x_pos[29].DB_MAX_OUTPUT_PORT_TYPE
gift_x[30] <= x_pos[30].DB_MAX_OUTPUT_PORT_TYPE
gift_x[31] <= x_pos[31].DB_MAX_OUTPUT_PORT_TYPE
gift_y[0] <= y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
gift_y[1] <= y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
gift_y[2] <= y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
gift_y[3] <= y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
gift_y[4] <= y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
gift_y[5] <= y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
gift_y[6] <= y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
gift_y[7] <= y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
gift_y[8] <= y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
gift_y[9] <= y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
gift_y[10] <= y_pos[10].DB_MAX_OUTPUT_PORT_TYPE
gift_y[11] <= y_pos[11].DB_MAX_OUTPUT_PORT_TYPE
gift_y[12] <= y_pos[12].DB_MAX_OUTPUT_PORT_TYPE
gift_y[13] <= y_pos[13].DB_MAX_OUTPUT_PORT_TYPE
gift_y[14] <= y_pos[14].DB_MAX_OUTPUT_PORT_TYPE
gift_y[15] <= y_pos[15].DB_MAX_OUTPUT_PORT_TYPE
gift_y[16] <= y_pos[16].DB_MAX_OUTPUT_PORT_TYPE
gift_y[17] <= y_pos[17].DB_MAX_OUTPUT_PORT_TYPE
gift_y[18] <= y_pos[18].DB_MAX_OUTPUT_PORT_TYPE
gift_y[19] <= y_pos[19].DB_MAX_OUTPUT_PORT_TYPE
gift_y[20] <= y_pos[20].DB_MAX_OUTPUT_PORT_TYPE
gift_y[21] <= y_pos[21].DB_MAX_OUTPUT_PORT_TYPE
gift_y[22] <= y_pos[22].DB_MAX_OUTPUT_PORT_TYPE
gift_y[23] <= y_pos[23].DB_MAX_OUTPUT_PORT_TYPE
gift_y[24] <= y_pos[24].DB_MAX_OUTPUT_PORT_TYPE
gift_y[25] <= y_pos[25].DB_MAX_OUTPUT_PORT_TYPE
gift_y[26] <= y_pos[26].DB_MAX_OUTPUT_PORT_TYPE
gift_y[27] <= y_pos[27].DB_MAX_OUTPUT_PORT_TYPE
gift_y[28] <= y_pos[28].DB_MAX_OUTPUT_PORT_TYPE
gift_y[29] <= y_pos[29].DB_MAX_OUTPUT_PORT_TYPE
gift_y[30] <= y_pos[30].DB_MAX_OUTPUT_PORT_TYPE
gift_y[31] <= y_pos[31].DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|Gameover_Gen:Gameover_Text
pixel_row[0] => Add2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Add4.IN20
pixel_row[1] => Add2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Add4.IN19
pixel_row[2] => Add2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Add4.IN18
pixel_row[3] => Add2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Add4.IN17
pixel_row[4] => Add2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Add4.IN16
pixel_row[5] => Add2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Add4.IN15
pixel_row[6] => Add2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Add4.IN14
pixel_row[7] => Add2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Add4.IN13
pixel_row[8] => Add2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Add4.IN12
pixel_row[9] => Add2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Add4.IN11
pixel_column[0] => Add0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => Add6.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => Add9.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => Add12.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => Add15.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => Add18.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => Add21.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => Add24.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => Add27.IN20
pixel_column[1] => Add0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => Add6.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => Add9.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => Add12.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => Add15.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => Add18.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => Add21.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => Add24.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => Add27.IN19
pixel_column[2] => Add0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => Add6.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => Add9.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => Add12.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => Add15.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => Add18.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => Add21.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => Add24.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => Add27.IN18
pixel_column[3] => Add0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => Add6.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => Add9.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => Add12.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => Add15.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => Add18.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => Add21.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => Add24.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => Add27.IN17
pixel_column[4] => Add0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Add6.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => Add9.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => Add12.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => Add15.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => Add18.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => Add21.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => Add24.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => Add27.IN16
pixel_column[5] => Add0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Add6.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => Add9.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => Add12.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => Add15.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => Add18.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => Add21.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => Add24.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => Add27.IN15
pixel_column[6] => Add0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Add6.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => Add9.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => Add12.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => Add15.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => Add18.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => Add21.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => Add24.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => Add27.IN14
pixel_column[7] => Add0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Add6.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => Add9.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => Add12.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => Add15.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => Add18.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => Add21.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => Add24.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => Add27.IN13
pixel_column[8] => Add0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Add6.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => Add9.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => Add12.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => Add15.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => Add18.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => Add21.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => Add24.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => Add27.IN12
pixel_column[9] => Add0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Add6.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => Add9.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => Add12.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => Add15.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => Add18.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => Add21.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => Add24.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => Add27.IN11
character_address[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[3] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[4] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[5] <= <GND>
font_row[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_row[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_row[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Display_Control:Display|Life_Text_Gen:LifeText
pixel_row[0] => Add2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Add4.IN20
pixel_row[1] => Add2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Add4.IN19
pixel_row[2] => Add2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Add4.IN18
pixel_row[3] => Add2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Add4.IN17
pixel_row[4] => Add2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Add4.IN16
pixel_row[5] => Add2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Add4.IN15
pixel_row[6] => Add2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Add4.IN14
pixel_row[7] => Add2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Add4.IN13
pixel_row[8] => Add2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Add4.IN12
pixel_row[9] => Add2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Add4.IN11
pixel_column[0] => Add0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => Add6.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => Add9.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => Add12.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => Add15.IN20
pixel_column[1] => Add0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => Add6.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => Add9.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => Add12.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => Add15.IN19
pixel_column[2] => Add0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => Add6.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => Add9.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => Add12.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => Add15.IN18
pixel_column[3] => Add0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => Add6.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => Add9.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => Add12.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => Add15.IN17
pixel_column[4] => Add0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => Add6.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => Add9.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => Add12.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => Add15.IN16
pixel_column[5] => Add0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => Add6.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => Add9.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => Add12.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => Add15.IN15
pixel_column[6] => Add0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => Add6.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => Add9.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => Add12.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => Add15.IN14
pixel_column[7] => Add0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => Add6.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => Add9.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => Add12.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => Add15.IN13
pixel_column[8] => Add0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => Add6.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => Add9.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => Add12.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => Add15.IN12
pixel_column[9] => Add0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => Add6.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => Add9.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => Add12.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => Add15.IN11
character_address[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[3] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
character_address[4] <= <GND>
character_address[5] <= <GND>
font_row[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_row[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_row[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[0] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
font_column[2] <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Rand_num:rand_inst
clock_60hz => seed[0].CLK
clock_60hz => seed[1].CLK
clock_60hz => seed[2].CLK
clock_60hz => seed[3].CLK
clock_60hz => seed[4].CLK
clock_60hz => seed[5].CLK
clock_60hz => seed[6].CLK
clock_60hz => seed[7].CLK
enable => seed[7].ENA
enable => seed[6].ENA
enable => seed[5].ENA
enable => seed[4].ENA
enable => seed[3].ENA
enable => seed[2].ENA
enable => seed[1].ENA
enable => seed[0].ENA
reset => seed[0].ACLR
reset => seed[1].PRESET
reset => seed[2].ACLR
reset => seed[3].PRESET
reset => seed[4].ACLR
reset => seed[5].PRESET
reset => seed[6].ACLR
reset => seed[7].PRESET
rand_num[0] <= seed[0].DB_MAX_OUTPUT_PORT_TYPE
rand_num[1] <= seed[1].DB_MAX_OUTPUT_PORT_TYPE
rand_num[2] <= seed[2].DB_MAX_OUTPUT_PORT_TYPE
rand_num[3] <= seed[3].DB_MAX_OUTPUT_PORT_TYPE
rand_num[4] <= seed[4].DB_MAX_OUTPUT_PORT_TYPE
rand_num[5] <= seed[5].DB_MAX_OUTPUT_PORT_TYPE
rand_num[6] <= seed[6].DB_MAX_OUTPUT_PORT_TYPE
rand_num[7] <= seed[7].DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|pll:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_0002:pll_inst.outclk_0
locked <= pll_0002:pll_inst.locked


|Game_Control|pll:pll_inst|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Game_Control|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|Game_Control|MOUSE:Mouse_Control
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Gift_Gen:U_GiftGen
clock_60hz => y_pos[0].CLK
clock_60hz => y_pos[1].CLK
clock_60hz => y_pos[2].CLK
clock_60hz => y_pos[3].CLK
clock_60hz => y_pos[4].CLK
clock_60hz => y_pos[5].CLK
clock_60hz => y_pos[6].CLK
clock_60hz => y_pos[7].CLK
clock_60hz => y_pos[8].CLK
clock_60hz => y_pos[9].CLK
clock_60hz => y_pos[10].CLK
clock_60hz => y_pos[11].CLK
clock_60hz => y_pos[12].CLK
clock_60hz => y_pos[13].CLK
clock_60hz => y_pos[14].CLK
clock_60hz => y_pos[15].CLK
clock_60hz => y_pos[16].CLK
clock_60hz => y_pos[17].CLK
clock_60hz => y_pos[18].CLK
clock_60hz => y_pos[19].CLK
clock_60hz => y_pos[20].CLK
clock_60hz => y_pos[21].CLK
clock_60hz => y_pos[22].CLK
clock_60hz => y_pos[23].CLK
clock_60hz => y_pos[24].CLK
clock_60hz => y_pos[25].CLK
clock_60hz => y_pos[26].CLK
clock_60hz => y_pos[27].CLK
clock_60hz => y_pos[28].CLK
clock_60hz => y_pos[29].CLK
clock_60hz => y_pos[30].CLK
clock_60hz => y_pos[31].CLK
clock_60hz => x_pos[0].CLK
clock_60hz => x_pos[1].CLK
clock_60hz => x_pos[2].CLK
clock_60hz => x_pos[3].CLK
clock_60hz => x_pos[4].CLK
clock_60hz => x_pos[5].CLK
clock_60hz => x_pos[6].CLK
clock_60hz => x_pos[7].CLK
clock_60hz => x_pos[8].CLK
clock_60hz => x_pos[9].CLK
clock_60hz => x_pos[10].CLK
clock_60hz => x_pos[11].CLK
clock_60hz => x_pos[12].CLK
clock_60hz => x_pos[13].CLK
clock_60hz => x_pos[14].CLK
clock_60hz => x_pos[15].CLK
clock_60hz => x_pos[16].CLK
clock_60hz => x_pos[17].CLK
clock_60hz => x_pos[18].CLK
clock_60hz => x_pos[19].CLK
clock_60hz => x_pos[20].CLK
clock_60hz => x_pos[21].CLK
clock_60hz => x_pos[22].CLK
clock_60hz => x_pos[23].CLK
clock_60hz => x_pos[24].CLK
clock_60hz => x_pos[25].CLK
clock_60hz => x_pos[26].CLK
clock_60hz => x_pos[27].CLK
clock_60hz => x_pos[28].CLK
clock_60hz => x_pos[29].CLK
clock_60hz => x_pos[30].CLK
clock_60hz => x_pos[31].CLK
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => x_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.title => y_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => x_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.game => y_pos.OUTPUTSELECT
state.gameover => ~NO_FANOUT~
rand_num[0] => Mod0.IN16
rand_num[1] => Mod0.IN15
rand_num[2] => Mod0.IN14
rand_num[3] => Mod0.IN13
rand_num[4] => Mod0.IN12
rand_num[5] => Mod0.IN11
rand_num[6] => Mod0.IN10
rand_num[7] => Mod0.IN9
pixel_row[0] => LessThan3.IN32
pixel_row[0] => LessThan4.IN63
pixel_row[1] => LessThan3.IN31
pixel_row[1] => LessThan4.IN62
pixel_row[2] => LessThan3.IN30
pixel_row[2] => LessThan4.IN61
pixel_row[3] => LessThan3.IN29
pixel_row[3] => LessThan4.IN60
pixel_row[4] => LessThan3.IN28
pixel_row[4] => LessThan4.IN59
pixel_row[5] => LessThan3.IN27
pixel_row[5] => LessThan4.IN58
pixel_row[6] => LessThan3.IN26
pixel_row[6] => LessThan4.IN57
pixel_row[7] => LessThan3.IN25
pixel_row[7] => LessThan4.IN56
pixel_row[8] => LessThan3.IN24
pixel_row[8] => LessThan4.IN55
pixel_row[9] => LessThan3.IN23
pixel_row[9] => LessThan4.IN54
pixel_column[0] => LessThan1.IN32
pixel_column[0] => LessThan2.IN63
pixel_column[1] => LessThan1.IN31
pixel_column[1] => LessThan2.IN62
pixel_column[2] => LessThan1.IN30
pixel_column[2] => LessThan2.IN61
pixel_column[3] => LessThan1.IN29
pixel_column[3] => LessThan2.IN60
pixel_column[4] => LessThan1.IN28
pixel_column[4] => LessThan2.IN59
pixel_column[5] => LessThan1.IN27
pixel_column[5] => LessThan2.IN58
pixel_column[6] => LessThan1.IN26
pixel_column[6] => LessThan2.IN57
pixel_column[7] => LessThan1.IN25
pixel_column[7] => LessThan2.IN56
pixel_column[8] => LessThan1.IN24
pixel_column[8] => LessThan2.IN55
pixel_column[9] => LessThan1.IN23
pixel_column[9] => LessThan2.IN54
move_pixel[0] => Add0.IN32
move_pixel[1] => Add0.IN31
move_pixel[2] => Add0.IN30
move_pixel[3] => Add0.IN29
move_pixel[4] => Add0.IN28
move_pixel[5] => Add0.IN27
move_pixel[6] => Add0.IN26
move_pixel[7] => Add0.IN25
move_pixel[8] => Add0.IN24
move_pixel[9] => Add0.IN23
move_pixel[10] => Add0.IN22
move_pixel[11] => Add0.IN21
move_pixel[12] => Add0.IN20
move_pixel[13] => Add0.IN19
move_pixel[14] => Add0.IN18
move_pixel[15] => Add0.IN17
move_pixel[16] => Add0.IN16
move_pixel[17] => Add0.IN15
move_pixel[18] => Add0.IN14
move_pixel[19] => Add0.IN13
move_pixel[20] => Add0.IN12
move_pixel[21] => Add0.IN11
move_pixel[22] => Add0.IN10
move_pixel[23] => Add0.IN9
move_pixel[24] => Add0.IN8
move_pixel[25] => Add0.IN7
move_pixel[26] => Add0.IN6
move_pixel[27] => Add0.IN5
move_pixel[28] => Add0.IN4
move_pixel[29] => Add0.IN3
move_pixel[30] => Add0.IN2
move_pixel[31] => Add0.IN1
gift_on <= gift_on.DB_MAX_OUTPUT_PORT_TYPE
gift_x[0] <= x_pos[0].DB_MAX_OUTPUT_PORT_TYPE
gift_x[1] <= x_pos[1].DB_MAX_OUTPUT_PORT_TYPE
gift_x[2] <= x_pos[2].DB_MAX_OUTPUT_PORT_TYPE
gift_x[3] <= x_pos[3].DB_MAX_OUTPUT_PORT_TYPE
gift_x[4] <= x_pos[4].DB_MAX_OUTPUT_PORT_TYPE
gift_x[5] <= x_pos[5].DB_MAX_OUTPUT_PORT_TYPE
gift_x[6] <= x_pos[6].DB_MAX_OUTPUT_PORT_TYPE
gift_x[7] <= x_pos[7].DB_MAX_OUTPUT_PORT_TYPE
gift_x[8] <= x_pos[8].DB_MAX_OUTPUT_PORT_TYPE
gift_x[9] <= x_pos[9].DB_MAX_OUTPUT_PORT_TYPE
gift_x[10] <= x_pos[10].DB_MAX_OUTPUT_PORT_TYPE
gift_x[11] <= x_pos[11].DB_MAX_OUTPUT_PORT_TYPE
gift_x[12] <= x_pos[12].DB_MAX_OUTPUT_PORT_TYPE
gift_x[13] <= x_pos[13].DB_MAX_OUTPUT_PORT_TYPE
gift_x[14] <= x_pos[14].DB_MAX_OUTPUT_PORT_TYPE
gift_x[15] <= x_pos[15].DB_MAX_OUTPUT_PORT_TYPE
gift_x[16] <= x_pos[16].DB_MAX_OUTPUT_PORT_TYPE
gift_x[17] <= x_pos[17].DB_MAX_OUTPUT_PORT_TYPE
gift_x[18] <= x_pos[18].DB_MAX_OUTPUT_PORT_TYPE
gift_x[19] <= x_pos[19].DB_MAX_OUTPUT_PORT_TYPE
gift_x[20] <= x_pos[20].DB_MAX_OUTPUT_PORT_TYPE
gift_x[21] <= x_pos[21].DB_MAX_OUTPUT_PORT_TYPE
gift_x[22] <= x_pos[22].DB_MAX_OUTPUT_PORT_TYPE
gift_x[23] <= x_pos[23].DB_MAX_OUTPUT_PORT_TYPE
gift_x[24] <= x_pos[24].DB_MAX_OUTPUT_PORT_TYPE
gift_x[25] <= x_pos[25].DB_MAX_OUTPUT_PORT_TYPE
gift_x[26] <= x_pos[26].DB_MAX_OUTPUT_PORT_TYPE
gift_x[27] <= x_pos[27].DB_MAX_OUTPUT_PORT_TYPE
gift_x[28] <= x_pos[28].DB_MAX_OUTPUT_PORT_TYPE
gift_x[29] <= x_pos[29].DB_MAX_OUTPUT_PORT_TYPE
gift_x[30] <= x_pos[30].DB_MAX_OUTPUT_PORT_TYPE
gift_x[31] <= x_pos[31].DB_MAX_OUTPUT_PORT_TYPE
gift_y[0] <= y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
gift_y[1] <= y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
gift_y[2] <= y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
gift_y[3] <= y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
gift_y[4] <= y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
gift_y[5] <= y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
gift_y[6] <= y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
gift_y[7] <= y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
gift_y[8] <= y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
gift_y[9] <= y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
gift_y[10] <= y_pos[10].DB_MAX_OUTPUT_PORT_TYPE
gift_y[11] <= y_pos[11].DB_MAX_OUTPUT_PORT_TYPE
gift_y[12] <= y_pos[12].DB_MAX_OUTPUT_PORT_TYPE
gift_y[13] <= y_pos[13].DB_MAX_OUTPUT_PORT_TYPE
gift_y[14] <= y_pos[14].DB_MAX_OUTPUT_PORT_TYPE
gift_y[15] <= y_pos[15].DB_MAX_OUTPUT_PORT_TYPE
gift_y[16] <= y_pos[16].DB_MAX_OUTPUT_PORT_TYPE
gift_y[17] <= y_pos[17].DB_MAX_OUTPUT_PORT_TYPE
gift_y[18] <= y_pos[18].DB_MAX_OUTPUT_PORT_TYPE
gift_y[19] <= y_pos[19].DB_MAX_OUTPUT_PORT_TYPE
gift_y[20] <= y_pos[20].DB_MAX_OUTPUT_PORT_TYPE
gift_y[21] <= y_pos[21].DB_MAX_OUTPUT_PORT_TYPE
gift_y[22] <= y_pos[22].DB_MAX_OUTPUT_PORT_TYPE
gift_y[23] <= y_pos[23].DB_MAX_OUTPUT_PORT_TYPE
gift_y[24] <= y_pos[24].DB_MAX_OUTPUT_PORT_TYPE
gift_y[25] <= y_pos[25].DB_MAX_OUTPUT_PORT_TYPE
gift_y[26] <= y_pos[26].DB_MAX_OUTPUT_PORT_TYPE
gift_y[27] <= y_pos[27].DB_MAX_OUTPUT_PORT_TYPE
gift_y[28] <= y_pos[28].DB_MAX_OUTPUT_PORT_TYPE
gift_y[29] <= y_pos[29].DB_MAX_OUTPUT_PORT_TYPE
gift_y[30] <= y_pos[30].DB_MAX_OUTPUT_PORT_TYPE
gift_y[31] <= y_pos[31].DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Player:U_Player
clock_60hz => current_ball_x_pos[0].CLK
clock_60hz => current_ball_x_pos[1].CLK
clock_60hz => current_ball_x_pos[2].CLK
clock_60hz => current_ball_x_pos[3].CLK
clock_60hz => current_ball_x_pos[4].CLK
clock_60hz => current_ball_x_pos[5].CLK
clock_60hz => current_ball_x_pos[6].CLK
clock_60hz => current_ball_x_pos[7].CLK
clock_60hz => current_ball_x_pos[8].CLK
clock_60hz => current_ball_x_pos[9].CLK
clock_60hz => prev_button_state.CLK
clock_60hz => ball_y_velocity_slv[0].CLK
clock_60hz => ball_y_velocity_slv[1].CLK
clock_60hz => ball_y_velocity_slv[2].CLK
clock_60hz => ball_y_velocity_slv[3].CLK
clock_60hz => ball_y_velocity_slv[4].CLK
clock_60hz => ball_y_velocity_slv[5].CLK
clock_60hz => ball_y_velocity_slv[6].CLK
clock_60hz => ball_y_velocity_slv[7].CLK
clock_60hz => ball_y_velocity_slv[8].CLK
clock_60hz => ball_y_velocity_slv[9].CLK
clock_60hz => current_ball_y_pos[0].CLK
clock_60hz => current_ball_y_pos[1].CLK
clock_60hz => current_ball_y_pos[2].CLK
clock_60hz => current_ball_y_pos[3].CLK
clock_60hz => current_ball_y_pos[4].CLK
clock_60hz => current_ball_y_pos[5].CLK
clock_60hz => current_ball_y_pos[6].CLK
clock_60hz => current_ball_y_pos[7].CLK
clock_60hz => current_ball_y_pos[8].CLK
clock_60hz => current_ball_y_pos[9].CLK
left_button => Move_Player_Physics.IN1
left_button => prev_button_state.DATAIN
key0 => ~NO_FANOUT~
pixel_row[0] => LessThan2.IN10
pixel_row[0] => LessThan3.IN16
pixel_row[1] => LessThan2.IN9
pixel_row[1] => LessThan3.IN15
pixel_row[2] => LessThan2.IN8
pixel_row[2] => LessThan3.IN14
pixel_row[3] => LessThan2.IN7
pixel_row[3] => LessThan3.IN13
pixel_row[4] => LessThan2.IN6
pixel_row[4] => LessThan3.IN12
pixel_row[5] => LessThan2.IN5
pixel_row[5] => LessThan3.IN11
pixel_row[6] => LessThan2.IN4
pixel_row[6] => LessThan3.IN10
pixel_row[7] => LessThan2.IN3
pixel_row[7] => LessThan3.IN9
pixel_row[8] => LessThan2.IN2
pixel_row[8] => LessThan3.IN8
pixel_row[9] => LessThan2.IN1
pixel_row[9] => LessThan3.IN7
pixel_column[0] => LessThan0.IN10
pixel_column[0] => LessThan1.IN16
pixel_column[1] => LessThan0.IN9
pixel_column[1] => LessThan1.IN15
pixel_column[2] => LessThan0.IN8
pixel_column[2] => LessThan1.IN14
pixel_column[3] => LessThan0.IN7
pixel_column[3] => LessThan1.IN13
pixel_column[4] => LessThan0.IN6
pixel_column[4] => LessThan1.IN12
pixel_column[5] => LessThan0.IN5
pixel_column[5] => LessThan1.IN11
pixel_column[6] => LessThan0.IN4
pixel_column[6] => LessThan1.IN10
pixel_column[7] => LessThan0.IN3
pixel_column[7] => LessThan1.IN9
pixel_column[8] => LessThan0.IN2
pixel_column[8] => LessThan1.IN8
pixel_column[9] => LessThan0.IN1
pixel_column[9] => LessThan1.IN7
player_pos.y[0] <= current_ball_y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[1] <= current_ball_y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[2] <= current_ball_y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[3] <= current_ball_y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[4] <= current_ball_y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[5] <= current_ball_y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[6] <= current_ball_y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[7] <= current_ball_y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
player_pos.y[8] <= current_ball_y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[0] <= current_ball_x_pos[0].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[1] <= current_ball_x_pos[1].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[2] <= current_ball_x_pos[2].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[3] <= current_ball_x_pos[3].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[4] <= current_ball_x_pos[4].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[5] <= current_ball_x_pos[5].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[6] <= current_ball_x_pos[6].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[7] <= current_ball_x_pos[7].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[8] <= current_ball_x_pos[8].DB_MAX_OUTPUT_PORT_TYPE
player_pos.x[9] <= current_ball_x_pos[9].DB_MAX_OUTPUT_PORT_TYPE
Player_on <= Player_on.DB_MAX_OUTPUT_PORT_TYPE


|Game_Control|Collision_detect:U_CollisionDetect
clock_60hz => gain_collision~reg0.CLK
clock_60hz => gift_hit.CLK
clock_60hz => collision~1.DATAIN
clock_60hz => collision_result_var~1.DATAIN
bird_pos.y[0] => LessThan2.IN19
bird_pos.y[0] => LessThan3.IN21
bird_pos.y[0] => LessThan6.IN19
bird_pos.y[0] => LessThan7.IN21
bird_pos.y[0] => LessThan10.IN19
bird_pos.y[0] => LessThan11.IN21
bird_pos.y[0] => Add16.IN18
bird_pos.y[1] => LessThan2.IN18
bird_pos.y[1] => LessThan3.IN20
bird_pos.y[1] => LessThan6.IN18
bird_pos.y[1] => LessThan7.IN20
bird_pos.y[1] => LessThan10.IN18
bird_pos.y[1] => LessThan11.IN20
bird_pos.y[1] => Add16.IN17
bird_pos.y[2] => LessThan2.IN17
bird_pos.y[2] => LessThan3.IN19
bird_pos.y[2] => LessThan6.IN17
bird_pos.y[2] => LessThan7.IN19
bird_pos.y[2] => LessThan10.IN17
bird_pos.y[2] => LessThan11.IN19
bird_pos.y[2] => Add16.IN16
bird_pos.y[3] => LessThan2.IN16
bird_pos.y[3] => LessThan3.IN18
bird_pos.y[3] => LessThan6.IN16
bird_pos.y[3] => LessThan7.IN18
bird_pos.y[3] => LessThan10.IN16
bird_pos.y[3] => LessThan11.IN18
bird_pos.y[3] => Add16.IN15
bird_pos.y[4] => Add3.IN10
bird_pos.y[4] => LessThan3.IN17
bird_pos.y[4] => LessThan7.IN17
bird_pos.y[4] => LessThan11.IN17
bird_pos.y[4] => Add16.IN14
bird_pos.y[5] => Add3.IN9
bird_pos.y[5] => LessThan3.IN16
bird_pos.y[5] => LessThan7.IN16
bird_pos.y[5] => LessThan11.IN16
bird_pos.y[5] => Add16.IN13
bird_pos.y[6] => Add3.IN8
bird_pos.y[6] => LessThan3.IN15
bird_pos.y[6] => LessThan7.IN15
bird_pos.y[6] => LessThan11.IN15
bird_pos.y[6] => Add16.IN12
bird_pos.y[7] => Add3.IN7
bird_pos.y[7] => LessThan3.IN14
bird_pos.y[7] => LessThan7.IN14
bird_pos.y[7] => LessThan11.IN14
bird_pos.y[7] => Add16.IN11
bird_pos.y[8] => Add3.IN6
bird_pos.y[8] => LessThan3.IN13
bird_pos.y[8] => LessThan7.IN13
bird_pos.y[8] => LessThan11.IN13
bird_pos.y[8] => Add16.IN10
bird_pos.x[0] => LessThan0.IN25
bird_pos.x[0] => LessThan1.IN25
bird_pos.x[0] => LessThan4.IN25
bird_pos.x[0] => LessThan5.IN25
bird_pos.x[0] => LessThan8.IN25
bird_pos.x[0] => LessThan9.IN25
bird_pos.x[0] => Add14.IN20
bird_pos.x[1] => LessThan0.IN24
bird_pos.x[1] => LessThan1.IN24
bird_pos.x[1] => LessThan4.IN24
bird_pos.x[1] => LessThan5.IN24
bird_pos.x[1] => LessThan8.IN24
bird_pos.x[1] => LessThan9.IN24
bird_pos.x[1] => Add14.IN19
bird_pos.x[2] => LessThan0.IN23
bird_pos.x[2] => LessThan1.IN23
bird_pos.x[2] => LessThan4.IN23
bird_pos.x[2] => LessThan5.IN23
bird_pos.x[2] => LessThan8.IN23
bird_pos.x[2] => LessThan9.IN23
bird_pos.x[2] => Add14.IN18
bird_pos.x[3] => LessThan0.IN22
bird_pos.x[3] => LessThan1.IN22
bird_pos.x[3] => LessThan4.IN22
bird_pos.x[3] => LessThan5.IN22
bird_pos.x[3] => LessThan8.IN22
bird_pos.x[3] => LessThan9.IN22
bird_pos.x[3] => Add14.IN17
bird_pos.x[4] => Add0.IN12
bird_pos.x[4] => LessThan1.IN21
bird_pos.x[4] => LessThan5.IN21
bird_pos.x[4] => LessThan9.IN21
bird_pos.x[4] => Add14.IN16
bird_pos.x[5] => Add0.IN11
bird_pos.x[5] => LessThan1.IN20
bird_pos.x[5] => LessThan5.IN20
bird_pos.x[5] => LessThan9.IN20
bird_pos.x[5] => Add14.IN15
bird_pos.x[6] => Add0.IN10
bird_pos.x[6] => LessThan1.IN19
bird_pos.x[6] => LessThan5.IN19
bird_pos.x[6] => LessThan9.IN19
bird_pos.x[6] => Add14.IN14
bird_pos.x[7] => Add0.IN9
bird_pos.x[7] => LessThan1.IN18
bird_pos.x[7] => LessThan5.IN18
bird_pos.x[7] => LessThan9.IN18
bird_pos.x[7] => Add14.IN13
bird_pos.x[8] => Add0.IN8
bird_pos.x[8] => LessThan1.IN17
bird_pos.x[8] => LessThan5.IN17
bird_pos.x[8] => LessThan9.IN17
bird_pos.x[8] => Add14.IN12
bird_pos.x[9] => Add0.IN7
bird_pos.x[9] => LessThan1.IN16
bird_pos.x[9] => LessThan5.IN16
bird_pos.x[9] => LessThan9.IN16
bird_pos.x[9] => Add14.IN11
pipe_posns[2].y[0] => LessThan10.IN20
pipe_posns[2].y[0] => LessThan11.IN22
pipe_posns[2].y[1] => Add12.IN16
pipe_posns[2].y[1] => Add13.IN16
pipe_posns[2].y[2] => Add12.IN15
pipe_posns[2].y[2] => Add13.IN15
pipe_posns[2].y[3] => Add12.IN14
pipe_posns[2].y[3] => Add13.IN14
pipe_posns[2].y[4] => Add12.IN13
pipe_posns[2].y[4] => Add13.IN13
pipe_posns[2].y[5] => Add12.IN12
pipe_posns[2].y[5] => Add13.IN12
pipe_posns[2].y[6] => Add12.IN11
pipe_posns[2].y[6] => Add13.IN11
pipe_posns[2].y[7] => Add12.IN10
pipe_posns[2].y[7] => Add13.IN10
pipe_posns[2].y[8] => Add12.IN9
pipe_posns[2].y[8] => Add13.IN9
pipe_posns[2].x[0] => LessThan8.IN26
pipe_posns[2].x[0] => LessThan9.IN26
pipe_posns[2].x[1] => Add10.IN22
pipe_posns[2].x[1] => Add11.IN22
pipe_posns[2].x[2] => Add10.IN21
pipe_posns[2].x[2] => Add11.IN21
pipe_posns[2].x[3] => Add10.IN20
pipe_posns[2].x[3] => Add11.IN20
pipe_posns[2].x[4] => Add10.IN19
pipe_posns[2].x[4] => Add11.IN19
pipe_posns[2].x[5] => Add10.IN18
pipe_posns[2].x[5] => Add11.IN18
pipe_posns[2].x[6] => Add10.IN17
pipe_posns[2].x[6] => Add11.IN17
pipe_posns[2].x[7] => Add10.IN16
pipe_posns[2].x[7] => Add11.IN16
pipe_posns[2].x[8] => Add10.IN15
pipe_posns[2].x[8] => Add11.IN15
pipe_posns[2].x[9] => Add10.IN14
pipe_posns[2].x[9] => Add11.IN14
pipe_posns[2].x[10] => Add10.IN13
pipe_posns[2].x[10] => Add11.IN13
pipe_posns[2].x[11] => Add10.IN12
pipe_posns[2].x[11] => Add11.IN12
pipe_posns[2].x[11] => Add11.IN23
pipe_posns[2].x[11] => Add10.IN25
pipe_posns[1].y[0] => LessThan6.IN20
pipe_posns[1].y[0] => LessThan7.IN22
pipe_posns[1].y[1] => Add8.IN16
pipe_posns[1].y[1] => Add9.IN16
pipe_posns[1].y[2] => Add8.IN15
pipe_posns[1].y[2] => Add9.IN15
pipe_posns[1].y[3] => Add8.IN14
pipe_posns[1].y[3] => Add9.IN14
pipe_posns[1].y[4] => Add8.IN13
pipe_posns[1].y[4] => Add9.IN13
pipe_posns[1].y[5] => Add8.IN12
pipe_posns[1].y[5] => Add9.IN12
pipe_posns[1].y[6] => Add8.IN11
pipe_posns[1].y[6] => Add9.IN11
pipe_posns[1].y[7] => Add8.IN10
pipe_posns[1].y[7] => Add9.IN10
pipe_posns[1].y[8] => Add8.IN9
pipe_posns[1].y[8] => Add9.IN9
pipe_posns[1].x[0] => LessThan4.IN26
pipe_posns[1].x[0] => LessThan5.IN26
pipe_posns[1].x[1] => Add6.IN22
pipe_posns[1].x[1] => Add7.IN22
pipe_posns[1].x[2] => Add6.IN21
pipe_posns[1].x[2] => Add7.IN21
pipe_posns[1].x[3] => Add6.IN20
pipe_posns[1].x[3] => Add7.IN20
pipe_posns[1].x[4] => Add6.IN19
pipe_posns[1].x[4] => Add7.IN19
pipe_posns[1].x[5] => Add6.IN18
pipe_posns[1].x[5] => Add7.IN18
pipe_posns[1].x[6] => Add6.IN17
pipe_posns[1].x[6] => Add7.IN17
pipe_posns[1].x[7] => Add6.IN16
pipe_posns[1].x[7] => Add7.IN16
pipe_posns[1].x[8] => Add6.IN15
pipe_posns[1].x[8] => Add7.IN15
pipe_posns[1].x[9] => Add6.IN14
pipe_posns[1].x[9] => Add7.IN14
pipe_posns[1].x[10] => Add6.IN13
pipe_posns[1].x[10] => Add7.IN13
pipe_posns[1].x[11] => Add6.IN12
pipe_posns[1].x[11] => Add7.IN12
pipe_posns[1].x[11] => Add7.IN23
pipe_posns[1].x[11] => Add6.IN25
pipe_posns[0].y[0] => LessThan2.IN20
pipe_posns[0].y[0] => LessThan3.IN22
pipe_posns[0].y[1] => Add4.IN16
pipe_posns[0].y[1] => Add5.IN16
pipe_posns[0].y[2] => Add4.IN15
pipe_posns[0].y[2] => Add5.IN15
pipe_posns[0].y[3] => Add4.IN14
pipe_posns[0].y[3] => Add5.IN14
pipe_posns[0].y[4] => Add4.IN13
pipe_posns[0].y[4] => Add5.IN13
pipe_posns[0].y[5] => Add4.IN12
pipe_posns[0].y[5] => Add5.IN12
pipe_posns[0].y[6] => Add4.IN11
pipe_posns[0].y[6] => Add5.IN11
pipe_posns[0].y[7] => Add4.IN10
pipe_posns[0].y[7] => Add5.IN10
pipe_posns[0].y[8] => Add4.IN9
pipe_posns[0].y[8] => Add5.IN9
pipe_posns[0].x[0] => LessThan0.IN26
pipe_posns[0].x[0] => LessThan1.IN26
pipe_posns[0].x[1] => Add1.IN22
pipe_posns[0].x[1] => Add2.IN22
pipe_posns[0].x[2] => Add1.IN21
pipe_posns[0].x[2] => Add2.IN21
pipe_posns[0].x[3] => Add1.IN20
pipe_posns[0].x[3] => Add2.IN20
pipe_posns[0].x[4] => Add1.IN19
pipe_posns[0].x[4] => Add2.IN19
pipe_posns[0].x[5] => Add1.IN18
pipe_posns[0].x[5] => Add2.IN18
pipe_posns[0].x[6] => Add1.IN17
pipe_posns[0].x[6] => Add2.IN17
pipe_posns[0].x[7] => Add1.IN16
pipe_posns[0].x[7] => Add2.IN16
pipe_posns[0].x[8] => Add1.IN15
pipe_posns[0].x[8] => Add2.IN15
pipe_posns[0].x[9] => Add1.IN14
pipe_posns[0].x[9] => Add2.IN14
pipe_posns[0].x[10] => Add1.IN13
pipe_posns[0].x[10] => Add2.IN13
pipe_posns[0].x[11] => Add1.IN12
pipe_posns[0].x[11] => Add2.IN12
pipe_posns[0].x[11] => Add2.IN23
pipe_posns[0].x[11] => Add1.IN25
gift_pos.y[0] => Add16.IN9
gift_pos.y[1] => Add16.IN8
gift_pos.y[2] => Add16.IN7
gift_pos.y[3] => Add16.IN6
gift_pos.y[4] => Add16.IN5
gift_pos.y[5] => Add16.IN4
gift_pos.y[6] => Add16.IN3
gift_pos.y[7] => Add16.IN2
gift_pos.y[8] => Add16.IN1
gift_pos.x[0] => Add14.IN10
gift_pos.x[1] => Add14.IN9
gift_pos.x[2] => Add14.IN8
gift_pos.x[3] => Add14.IN7
gift_pos.x[4] => Add14.IN6
gift_pos.x[5] => Add14.IN5
gift_pos.x[6] => Add14.IN4
gift_pos.x[7] => Add14.IN3
gift_pos.x[8] => Add14.IN2
gift_pos.x[9] => Add14.IN1
collision.none <= collision.none.DB_MAX_OUTPUT_PORT_TYPE
collision.pipe <= collision.pipe.DB_MAX_OUTPUT_PORT_TYPE
collision.gift <= collision.gift.DB_MAX_OUTPUT_PORT_TYPE
gain_collision <= gain_collision~reg0.DB_MAX_OUTPUT_PORT_TYPE


