/*-----------------------------------------------------------------------------
Name Lamin Jammeh
CLass: EE417 Summer 2024
Lesson 03 HW Question 1=2
Group: Ron Kalin/ Lamin Jammeh
Project Description: This is the main module for a Mealy FSM that receives a 
set of bits and checks if they are equa to Z1=010 or Z2=100 and takes adecision
on whether to reset the machine of keeps look receiving data and comparing them 
-------------------------------------------------------------------------------*/
 module Sequence_100_Detector_Mealy (z2, z1, clk, reset, x_in);
 
 //define the inputs and outputs of the system 
 output reg z2, z1;
 input		clk, reset;
 input		x_in;
 
 //define the states
 reg [2:0] present_state, next_state;
 
 //define the possible parameter
 parameter	s0	= 3'b000;		//Reset 
 parameter	s1	= 3'b000;
 parameter	s2	= 3'b001;
 parameter	s3	= 3'b010;		//z1
 parameter	s4	= 3'b011;
 parameter	s5	= 3'b100;		//z2
 parameter	s6	= 3'b101;
 parameter	s7	= 3'b110;
 parameter	s8	= 3'b111;
 
 //sequenctial logic updating the state register (flip flop)
 always @(posedge clk)
		if (reset) present_state <= s0;
		else		  present_state <= next_state;
		
//combination logic determining the next_state and the output state
always @ *							//trigger the block when there is any change in the signals used in the block
