Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 20 03:07:14 2021
| Host         : LAPTOP-2GK32TES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (173)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1578)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (173)
--------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: OV_PCLK (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: clk_divider_25_i/o_2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1578)
---------------------------------------------------
 There are 1578 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.591        0.000                      0                  177        0.164        0.000                      0                  177        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
CLK100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100              4.591        0.000                      0                  142        0.164        0.000                      0                  142        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK100             CLK100                   5.523        0.000                      0                   35        0.419        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :            0  Failing Endpoints,  Worst Slack        4.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.952ns (20.036%)  route 3.799ns (79.964%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.828     8.588    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.712 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.829     9.541    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.514    10.179    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X58Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X58Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[16]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.524    14.769    ov_controller_i/ov_sccb_i/d_2_reg[16]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.952ns (20.036%)  route 3.799ns (79.964%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.828     8.588    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.712 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.829     9.541    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.514    10.179    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X58Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X58Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[23]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.524    14.769    ov_controller_i/ov_sccb_i/d_2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.952ns (20.036%)  route 3.799ns (79.964%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.828     8.588    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.712 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.829     9.541    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.514    10.179    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X59Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[18]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.429    14.864    ov_controller_i/ov_sccb_i/d_2_reg[18]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.952ns (20.036%)  route 3.799ns (79.964%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.828     8.588    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.712 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.829     9.541    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.514    10.179    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X59Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[19]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.429    14.864    ov_controller_i/ov_sccb_i/d_2_reg[19]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.952ns (20.036%)  route 3.799ns (79.964%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.828     8.588    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.712 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.829     9.541    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.514    10.179    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X59Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[20]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.429    14.864    ov_controller_i/ov_sccb_i/d_2_reg[20]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.952ns (20.036%)  route 3.799ns (79.964%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.828     8.588    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.712 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.829     9.541    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.514    10.179    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X59Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X59Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[21]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X59Y47         FDRE (Setup_fdre_C_R)       -0.429    14.864    ov_controller_i/ov_sccb_i/d_2_reg[21]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.828ns (17.629%)  route 3.869ns (82.371%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.636     9.396    ov_controller_i/ov_sccb_i/reset
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.520 r  ov_controller_i/ov_sccb_i/d_2[15]_i_1/O
                         net (fo=22, routed)          0.604    10.124    ov_controller_i/ov_sccb_i/d_2[15]_i_1_n_0
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.550    15.033    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[12]/C
                         clock pessimism              0.294    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.205    15.086    ov_controller_i/ov_sccb_i/d_2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.828ns (17.629%)  route 3.869ns (82.371%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.636     9.396    ov_controller_i/ov_sccb_i/reset
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.520 r  ov_controller_i/ov_sccb_i/d_2[15]_i_1/O
                         net (fo=22, routed)          0.604    10.124    ov_controller_i/ov_sccb_i/d_2[15]_i_1_n_0
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.550    15.033    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[13]/C
                         clock pessimism              0.294    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.205    15.086    ov_controller_i/ov_sccb_i/d_2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.828ns (17.629%)  route 3.869ns (82.371%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.636     9.396    ov_controller_i/ov_sccb_i/reset
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.520 r  ov_controller_i/ov_sccb_i/d_2[15]_i_1/O
                         net (fo=22, routed)          0.604    10.124    ov_controller_i/ov_sccb_i/d_2[15]_i_1_n_0
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.550    15.033    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[14]/C
                         clock pessimism              0.294    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.205    15.086    ov_controller_i/ov_sccb_i/d_2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.828ns (17.629%)  route 3.869ns (82.371%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.636     9.396    ov_controller_i/ov_sccb_i/reset
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.520 r  ov_controller_i/ov_sccb_i/d_2[15]_i_1/O
                         net (fo=22, routed)          0.604    10.124    ov_controller_i/ov_sccb_i/d_2[15]_i_1_n_0
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.550    15.033    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[6]/C
                         clock pessimism              0.294    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.205    15.086    ov_controller_i/ov_sccb_i/d_2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.300%)  route 0.243ns (59.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.580     1.527    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y45         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.691 r  ov_controller_i/ov_config_i/cnt_reg[1]/Q
                         net (fo=7, routed)           0.243     1.934    ov_controller_i/ov_config_i/cnt_reg[1]
    RAMB18_X3Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.891     2.086    ov_controller_i/ov_config_i/CLK100
    RAMB18_X3Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.499     1.586    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.769    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.103%)  route 0.245ns (59.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.580     1.527    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y44         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDCE (Prop_fdce_C_Q)         0.164     1.691 r  ov_controller_i/ov_config_i/cnt_reg[5]/Q
                         net (fo=4, routed)           0.245     1.936    ov_controller_i/ov_config_i/cnt_reg[5]
    RAMB18_X3Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.891     2.086    ov_controller_i/ov_config_i/CLK100
    RAMB18_X3Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.499     1.586    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.769    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_sccb_i/d_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.580     1.527    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X54Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  ov_controller_i/ov_sccb_i/d_2_reg[5]/Q
                         net (fo=1, routed)           0.082     1.773    ov_controller_i/ov_sccb_i/d_2_reg_n_0_[5]
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  ov_controller_i/ov_sccb_i/d_2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.818    ov_controller_i/ov_sccb_i/d_2[6]_i_1_n_0
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[6]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X55Y46         FDRE (Hold_fdre_C_D)         0.092     1.632    ov_controller_i/ov_sccb_i/d_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_sccb_i/d_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.580     1.527    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y45         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  ov_controller_i/ov_sccb_i/d_2_reg[0]/Q
                         net (fo=1, routed)           0.053     1.708    ov_controller_i/ov_sccb_i/d_2_reg_n_0_[0]
    SLICE_X55Y45         LUT6 (Prop_lut6_I5_O)        0.099     1.807 r  ov_controller_i/ov_sccb_i/d_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    ov_controller_i/ov_sccb_i/d_2[1]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y45         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[1]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X55Y45         FDRE (Hold_fdre_C_D)         0.092     1.619    ov_controller_i/ov_sccb_i/d_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_sccb_i/d_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.580     1.527    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y45         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  ov_controller_i/ov_sccb_i/d_2_reg[1]/Q
                         net (fo=1, routed)           0.141     1.809    ov_controller_i/ov_sccb_i/d_2_reg_n_0_[1]
    SLICE_X54Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  ov_controller_i/ov_sccb_i/d_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    ov_controller_i/ov_sccb_i/d_2[2]_i_1_n_0
    SLICE_X54Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X54Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[2]/C
                         clock pessimism             -0.499     1.543    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.120     1.663    ov_controller_i/ov_sccb_i/d_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.232%)  route 0.276ns (62.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.580     1.527    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y44         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDCE (Prop_fdce_C_Q)         0.164     1.691 r  ov_controller_i/ov_config_i/cnt_reg[6]/Q
                         net (fo=4, routed)           0.276     1.967    ov_controller_i/ov_config_i/cnt_reg[6]
    RAMB18_X3Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.891     2.086    ov_controller_i/ov_config_i/CLK100
    RAMB18_X3Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.499     1.586    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.769    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_sccb_i/d_2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.699%)  route 0.161ns (53.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.581     1.528    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  ov_controller_i/ov_sccb_i/d_2_reg[15]/Q
                         net (fo=1, routed)           0.161     1.830    ov_controller_i/ov_sccb_i/d_2_reg_n_0_[15]
    SLICE_X58Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.851     2.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X58Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[16]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.059     1.624    ov_controller_i/ov_sccb_i/d_2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clk_divider_1400ns_i/o_2_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.529    clk_divider_1400ns_i/i
    SLICE_X56Y47         FDCE                                         r  clk_divider_1400ns_i/o_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.128     1.657 r  clk_divider_1400ns_i/o_2_reg/Q
                         net (fo=8, routed)           0.078     1.734    ov_controller_i/ov_sccb_i/clk1400ns
    SLICE_X56Y47         LUT6 (Prop_lut6_I3_O)        0.099     1.833 r  ov_controller_i/ov_sccb_i/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    ov_controller_i/ov_sccb_i/clk_cnt[1]_i_1_n_0
    SLICE_X56Y47         FDCE                                         r  ov_controller_i/ov_sccb_i/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.851     2.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X56Y47         FDCE                                         r  ov_controller_i/ov_sccb_i/clk_cnt_reg[1]/C
                         clock pessimism             -0.516     1.529    
    SLICE_X56Y47         FDCE (Hold_fdce_C_D)         0.091     1.620    ov_controller_i/ov_sccb_i/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_sccb_i/d_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.580     1.527    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y46         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  ov_controller_i/ov_sccb_i/d_2_reg[14]/Q
                         net (fo=1, routed)           0.136     1.804    ov_controller_i/ov_sccb_i/d_2_reg_n_0_[14]
    SLICE_X55Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  ov_controller_i/ov_sccb_i/d_2[15]_i_2/O
                         net (fo=1, routed)           0.000     1.849    ov_controller_i/ov_sccb_i/d_2[15]_i_2_n_0
    SLICE_X55Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.849     2.043    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X55Y47         FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[15]/C
                         clock pessimism             -0.499     1.544    
    SLICE_X55Y47         FDRE (Hold_fdre_C_D)         0.091     1.635    ov_controller_i/ov_sccb_i/d_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.318%)  route 0.300ns (64.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.580     1.527    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y45         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.691 r  ov_controller_i/ov_config_i/cnt_reg[3]/Q
                         net (fo=6, routed)           0.300     1.991    ov_controller_i/ov_config_i/cnt_reg[3]
    RAMB18_X3Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.891     2.086    ov_controller_i/ov_config_i/CLK100
    RAMB18_X3Y18         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.499     1.586    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.769    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y18   ov_controller_i/ov_config_i/config_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y49   clk_divider_1400ns_i/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y47   clk_divider_1400ns_i/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y47   clk_divider_1400ns_i/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y49   clk_divider_1400ns_i/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y49   clk_divider_1400ns_i/cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y49   clk_divider_1400ns_i/cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y49   clk_divider_1400ns_i/cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y47   clk_divider_1400ns_i/o_2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46   clk_divider_25_i/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46   clk_divider_25_i/o_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45   debouncer_i/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45   debouncer_i/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45   debouncer_i/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45   debouncer_i/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46   debouncer_i/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46   debouncer_i/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46   debouncer_i/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46   debouncer_i/cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y47   clk_divider_1400ns_i/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y47   clk_divider_1400ns_i/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47   debouncer_i/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47   debouncer_i/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y48   debouncer_i/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y48   debouncer_i/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y48   debouncer_i/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y48   debouncer_i/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47   debouncer_i/cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47   debouncer_i/cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK100
  To Clock:  CLK100

Setup :            0  Failing Endpoints,  Worst Slack        5.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_1400ns_i/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.704ns (17.868%)  route 3.236ns (82.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.608     9.367    clk_divider_1400ns_i/reset
    SLICE_X60Y47         FDCE                                         f  clk_divider_1400ns_i/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.554    15.037    clk_divider_1400ns_i/i
    SLICE_X60Y47         FDCE                                         r  clk_divider_1400ns_i/cnt_reg[1]/C
                         clock pessimism              0.294    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X60Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.890    clk_divider_1400ns_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_1400ns_i/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.704ns (17.868%)  route 3.236ns (82.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.608     9.367    clk_divider_1400ns_i/reset
    SLICE_X60Y47         FDCE                                         f  clk_divider_1400ns_i/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.554    15.037    clk_divider_1400ns_i/i
    SLICE_X60Y47         FDCE                                         r  clk_divider_1400ns_i/cnt_reg[2]/C
                         clock pessimism              0.294    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X60Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.890    clk_divider_1400ns_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.704ns (18.322%)  route 3.138ns (81.678%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.510     9.270    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y48         FDCE                                         f  ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X59Y48         FDCE                                         r  ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X59Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    ov_controller_i/ov_sccb_i/byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.704ns (18.322%)  route 3.138ns (81.678%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.510     9.270    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y48         FDCE                                         f  ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X59Y48         FDCE                                         r  ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X59Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    ov_controller_i/ov_sccb_i/byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/sda_2_reg/PRE
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.704ns (18.411%)  route 3.120ns (81.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.492     9.251    ov_controller_i/ov_sccb_i/reset
    SLICE_X57Y48         FDPE                                         f  ov_controller_i/ov_sccb_i/sda_2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X57Y48         FDPE                                         r  ov_controller_i/ov_sccb_i/sda_2_reg/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X57Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    14.934    ov_controller_i/ov_sccb_i/sda_2_reg
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.704ns (18.322%)  route 3.138ns (81.678%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.510     9.270    ov_controller_i/ov_sccb_i/reset
    SLICE_X58Y48         FDCE                                         f  ov_controller_i/ov_sccb_i/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X58Y48         FDCE                                         r  ov_controller_i/ov_sccb_i/clk_cnt_reg[0]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X58Y48         FDCE (Recov_fdce_C_CLR)     -0.319    14.974    ov_controller_i/ov_sccb_i/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.812%)  route 3.038ns (81.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.410     9.170    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y49         FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X59Y49         FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[0]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X59Y49         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    ov_controller_i/ov_sccb_i/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.812%)  route 3.038ns (81.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.410     9.170    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y49         FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X59Y49         FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[1]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X59Y49         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    ov_controller_i/ov_sccb_i/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.812%)  route 3.038ns (81.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.410     9.170    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y49         FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X59Y49         FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[2]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X59Y49         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    ov_controller_i/ov_sccb_i/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.812%)  route 3.038ns (81.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.665     5.427    debouncer_i/CLK100
    SLICE_X48Y48         FDRE                                         r  debouncer_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  debouncer_i/cnt_reg[15]/Q
                         net (fo=3, routed)           0.829     6.712    debouncer_i/cnt_reg[15]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.836 f  debouncer_i/o_INST_0_i_1/O
                         net (fo=1, routed)           0.799     7.636    debouncer_i/o_INST_0_i_1_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          1.410     9.170    ov_controller_i/ov_sccb_i/reset
    SLICE_X59Y49         FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.552    15.035    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X59Y49         FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[3]/C
                         clock pessimism              0.294    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X59Y49         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    ov_controller_i/ov_sccb_i/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.244%)  route 0.450ns (70.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.506    debouncer_i/CLK100
    SLICE_X48Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     1.756    debouncer_i/cnt_reg[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.801 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.341     2.142    ov_controller_i/ov_config_i/reset
    SLICE_X54Y45         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y45         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[1]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X54Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.723    ov_controller_i/ov_config_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.244%)  route 0.450ns (70.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.506    debouncer_i/CLK100
    SLICE_X48Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     1.756    debouncer_i/cnt_reg[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.801 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.341     2.142    ov_controller_i/ov_config_i/reset
    SLICE_X54Y45         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y45         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[2]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X54Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.723    ov_controller_i/ov_config_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[3]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.244%)  route 0.450ns (70.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.506    debouncer_i/CLK100
    SLICE_X48Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     1.756    debouncer_i/cnt_reg[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.801 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.341     2.142    ov_controller_i/ov_config_i/reset
    SLICE_X54Y45         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y45         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[3]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X54Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.723    ov_controller_i/ov_config_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[4]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.244%)  route 0.450ns (70.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.506    debouncer_i/CLK100
    SLICE_X48Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     1.756    debouncer_i/cnt_reg[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.801 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.341     2.142    ov_controller_i/ov_config_i/reset
    SLICE_X54Y45         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y45         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[4]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X54Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.723    ov_controller_i/ov_config_i/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.958%)  route 0.504ns (73.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.506    debouncer_i/CLK100
    SLICE_X48Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     1.756    debouncer_i/cnt_reg[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.801 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.395     2.196    ov_controller_i/ov_config_i/reset
    SLICE_X54Y44         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y44         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[0]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.723    ov_controller_i/ov_config_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[5]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.958%)  route 0.504ns (73.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.506    debouncer_i/CLK100
    SLICE_X48Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     1.756    debouncer_i/cnt_reg[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.801 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.395     2.196    ov_controller_i/ov_config_i/reset
    SLICE_X54Y44         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y44         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[5]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.723    ov_controller_i/ov_config_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[6]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.958%)  route 0.504ns (73.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.506    debouncer_i/CLK100
    SLICE_X48Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     1.756    debouncer_i/cnt_reg[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.801 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.395     2.196    ov_controller_i/ov_config_i/reset
    SLICE_X54Y44         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y44         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[6]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.723    ov_controller_i/ov_config_i/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[7]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.958%)  route 0.504ns (73.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.506    debouncer_i/CLK100
    SLICE_X48Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     1.756    debouncer_i/cnt_reg[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.801 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.395     2.196    ov_controller_i/ov_config_i/reset
    SLICE_X54Y44         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_config_i/CLK100
    SLICE_X54Y44         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[7]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.723    ov_controller_i/ov_config_i/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_25_i/cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.590%)  route 0.284ns (60.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.506    debouncer_i/CLK100
    SLICE_X48Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     1.756    debouncer_i/cnt_reg[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.801 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.175     1.976    clk_divider_25_i/reset
    SLICE_X49Y46         FDCE                                         f  clk_divider_25_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     2.021    clk_divider_25_i/i
    SLICE_X49Y46         FDCE                                         r  clk_divider_25_i/cnt_reg[0]/C
                         clock pessimism             -0.499     1.522    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    clk_divider_25_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_25_i/o_2_reg/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.590%)  route 0.284ns (60.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.506    debouncer_i/CLK100
    SLICE_X48Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     1.756    debouncer_i/cnt_reg[0]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.801 f  debouncer_i/o_INST_0/O
                         net (fo=87, routed)          0.175     1.976    clk_divider_25_i/reset
    SLICE_X49Y46         FDCE                                         f  clk_divider_25_i/o_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     2.021    clk_divider_25_i/i
    SLICE_X49Y46         FDCE                                         r  clk_divider_25_i/o_2_reg/C
                         clock pessimism             -0.499     1.522    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    clk_divider_25_i/o_2_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.546    





