<stg><name>cnn</name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="40" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="39" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="38" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="37" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="36" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="48" st_id="7" stage="35" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="34" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="50" st_id="9" stage="33" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="51" st_id="10" stage="32" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="52" st_id="11" stage="31" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="53" st_id="12" stage="30" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="54" st_id="13" stage="29" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="55" st_id="14" stage="28" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="56" st_id="15" stage="27" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="57" st_id="16" stage="26" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="58" st_id="17" stage="25" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="59" st_id="18" stage="24" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="60" st_id="19" stage="23" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="61" st_id="20" stage="22" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="62" st_id="21" stage="21" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="63" st_id="22" stage="20" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="64" st_id="23" stage="19" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="65" st_id="24" stage="18" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="66" st_id="25" stage="17" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="67" st_id="26" stage="16" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="68" st_id="27" stage="15" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="69" st_id="28" stage="14" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="70" st_id="29" stage="13" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="71" st_id="30" stage="12" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="72" st_id="31" stage="11" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="73" st_id="32" stage="10" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="74" st_id="33" stage="9" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="75" st_id="34" stage="8" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="76" st_id="35" stage="7" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="77" st_id="36" stage="6" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="78" st_id="37" stage="5" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="79" st_id="38" stage="4" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="80" st_id="39" stage="3" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="81" st_id="40" stage="2" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="82" st_id="41" stage="1" lat="40">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="64" op_12_bw="1" op_13_bw="32" op_14_bw="16" op_15_bw="8" op_16_bw="8" op_17_bw="16" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="16" op_41_bw="32" op_42_bw="8" op_43_bw="16" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="1" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="8" op_86_bw="8" op_87_bw="32" op_88_bw="32">
<![CDATA[
:27  call fastcc void @kernel(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, i128* %weights_V_data_V, i16* %weights_V_keep_V, i16* %weights_V_strb_V, i1* %weights_V_last_V, i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="83" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i1* %weights_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %weights_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %weights_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i128* %weights_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_V_data_V), !map !46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_keep_V), !map !52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_strb_V), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !60

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i128* %weights_V_data_V), !map !64

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %weights_V_keep_V), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %weights_V_strb_V), !map !72

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %weights_V_last_V), !map !76

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i512* %out_V_data_V), !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_V_keep_V), !map !84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_V_strb_V), !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="100" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln241"/></StgValue>
</operation>

<operation id="101" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, i64* %out_V_keep_V, i64* %out_V_strb_V, i1* %out_V_last_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln242"/></StgValue>
</operation>

<operation id="102" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln243"/></StgValue>
</operation>

<operation id="103" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l1_stripes_0_0, [258 x i8]* @l1_stripes_0_1, [258 x i8]* @l1_stripes_0_2, [258 x i8]* @l1_stripes_0_3, [258 x i8]* @l1_stripes_0_4, [258 x i8]* @l1_stripes_0_5, [258 x i8]* @l1_stripes_1_0, [258 x i8]* @l1_stripes_1_1, [258 x i8]* @l1_stripes_1_2, [258 x i8]* @l1_stripes_1_3, [258 x i8]* @l1_stripes_1_4, [258 x i8]* @l1_stripes_1_5, [258 x i8]* @l1_stripes_2_0, [258 x i8]* @l1_stripes_2_1, [258 x i8]* @l1_stripes_2_2, [258 x i8]* @l1_stripes_2_3, [258 x i8]* @l1_stripes_2_4, [258 x i8]* @l1_stripes_2_5, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln253"/></StgValue>
</operation>

<operation id="104" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="32" op_20_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecReset([258 x i8]* @l1_stripes_0_0, [258 x i8]* @l1_stripes_0_1, [258 x i8]* @l1_stripes_0_2, [258 x i8]* @l1_stripes_0_3, [258 x i8]* @l1_stripes_0_4, [258 x i8]* @l1_stripes_0_5, [258 x i8]* @l1_stripes_1_0, [258 x i8]* @l1_stripes_1_1, [258 x i8]* @l1_stripes_1_2, [258 x i8]* @l1_stripes_1_3, [258 x i8]* @l1_stripes_1_4, [258 x i8]* @l1_stripes_1_5, [258 x i8]* @l1_stripes_2_0, [258 x i8]* @l1_stripes_2_1, [258 x i8]* @l1_stripes_2_2, [258 x i8]* @l1_stripes_2_3, [258 x i8]* @l1_stripes_2_4, [258 x i8]* @l1_stripes_2_5, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln256"/></StgValue>
</operation>

<operation id="105" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecMemCore([130 x i8]* @l2_stripes_0_0, [130 x i8]* @l2_stripes_0_1, [130 x i8]* @l2_stripes_0_2, [130 x i8]* @l2_stripes_0_3, [130 x i8]* @l2_stripes_0_4, [130 x i8]* @l2_stripes_0_5, [130 x i8]* @l2_stripes_1_0, [130 x i8]* @l2_stripes_1_1, [130 x i8]* @l2_stripes_1_2, [130 x i8]* @l2_stripes_1_3, [130 x i8]* @l2_stripes_1_4, [130 x i8]* @l2_stripes_1_5, [130 x i8]* @l2_stripes_2_0, [130 x i8]* @l2_stripes_2_1, [130 x i8]* @l2_stripes_2_2, [130 x i8]* @l2_stripes_2_3, [130 x i8]* @l2_stripes_2_4, [130 x i8]* @l2_stripes_2_5, [130 x i8]* @l2_stripes_3_0, [130 x i8]* @l2_stripes_3_1, [130 x i8]* @l2_stripes_3_2, [130 x i8]* @l2_stripes_3_3, [130 x i8]* @l2_stripes_3_4, [130 x i8]* @l2_stripes_3_5, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln257"/></StgValue>
</operation>

<operation id="106" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="32" op_26_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecReset([130 x i8]* @l2_stripes_0_0, [130 x i8]* @l2_stripes_0_1, [130 x i8]* @l2_stripes_0_2, [130 x i8]* @l2_stripes_0_3, [130 x i8]* @l2_stripes_0_4, [130 x i8]* @l2_stripes_0_5, [130 x i8]* @l2_stripes_1_0, [130 x i8]* @l2_stripes_1_1, [130 x i8]* @l2_stripes_1_2, [130 x i8]* @l2_stripes_1_3, [130 x i8]* @l2_stripes_1_4, [130 x i8]* @l2_stripes_1_5, [130 x i8]* @l2_stripes_2_0, [130 x i8]* @l2_stripes_2_1, [130 x i8]* @l2_stripes_2_2, [130 x i8]* @l2_stripes_2_3, [130 x i8]* @l2_stripes_2_4, [130 x i8]* @l2_stripes_2_5, [130 x i8]* @l2_stripes_3_0, [130 x i8]* @l2_stripes_3_1, [130 x i8]* @l2_stripes_3_2, [130 x i8]* @l2_stripes_3_3, [130 x i8]* @l2_stripes_3_4, [130 x i8]* @l2_stripes_3_5, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln260"/></StgValue>
</operation>

<operation id="107" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecMemCore([16 x i32]* @l3_outputs, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln261"/></StgValue>
</operation>

<operation id="108" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecReset([16 x i32]* @l3_outputs, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln263"/></StgValue>
</operation>

<operation id="109" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecPipeline(i32 36, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln266"/></StgValue>
</operation>

<operation id="110" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0">
<![CDATA[
:28  ret void

]]></Node>
<StgValue><ssdm name="ret_ln268"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
