Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: mem_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mem_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mem_controller"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : mem_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Desktop/CS_224/Lab10/sync_sram.v" into library work
Parsing module <sync_sram>.
Analyzing Verilog file "/home/ise/Desktop/CS_224/Lab10/reg_file.v" into library work
Parsing module <reg_file>.
Analyzing Verilog file "/home/ise/Desktop/CS_224/Lab10/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/ise/Desktop/CS_224/Lab10/mem_module.v" into library work
Parsing module <mem_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mem_controller>.
WARNING:HDLCompiler:872 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 41: Using initial value of ss_data_in since it is never assigned

Elaborating module <sync_sram>.

Elaborating module <reg_file>.

Elaborating module <ALU>.
WARNING:HDLCompiler:1127 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 60: Assignment to alu_cout ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 60: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 77: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 91: Signal <count_alu> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 117: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 117: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 125: Signal <ss_data_out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 136: Signal <ss_address> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 136: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 137: Signal <rf_reg_id> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 137: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 138: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 138: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 144: Signal <rf_reg_id> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 144: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 149: Signal <tmp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 154: Signal <rf_reg_id> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 154: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 158: Signal <tmp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 163: Signal <rf_reg_id> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 163: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 167: Signal <tmp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 180: Signal <count_alu> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 180: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 184: Signal <rf_data_out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 189: Signal <rf_data_out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 190: Signal <tmp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 194: Signal <rf_data_out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 195: Signal <tmp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 200: Signal <alu_out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 201: Signal <tmp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 211: Signal <count_alu> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 211: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 212: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 215: Signal <ss_data_in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
"/home/ise/Desktop/CS_224/Lab10/mem_module.v" Line 215. $display  $time,  curr=0,  ss_add=0,  ss_in=0,  ss_out=0,  rf_id=0,  rf_in=0,  rf_out=0,  alu_out=0, tmp=0, op=0
WARNING:Xst:2972 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" line 58. All outputs of instance <SS> of block <sync_sram> are unconnected in block <mem_controller>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" line 59. All outputs of instance <RF> of block <reg_file> are unconnected in block <mem_controller>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" line 60. All outputs of instance <alu> of block <ALU> are unconnected in block <mem_controller>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mem_controller>.
    Related source file is "/home/ise/Desktop/CS_224/Lab10/mem_module.v".
        T0 = 5'b00000
        T1 = 5'b00001
        T2 = 5'b00010
        T3 = 5'b00011
        T4 = 5'b00100
        T5 = 5'b00101
        T6 = 5'b00110
        T7 = 5'b00111
        T8 = 5'b01000
        T9 = 5'b01001
        T10 = 5'b01010
        T11 = 5'b01011
        T12 = 5'b01100
        T13 = 5'b01101
        T14 = 5'b01110
        T15 = 5'b01111
        T16 = 5'b10000
        T17 = 5'b10001
        T18 = 5'b10010
        T19 = 5'b10011
        T20 = 5'b10100
        T21 = 5'b10101
        T22 = 5'b10110
        T23 = 5'b10111
        T24 = 5'b11000
        T25 = 5'b11001
        T26 = 5'b11010
        T27 = 5'b11011
        T28 = 5'b11100
        T29 = 5'b11101
        T30 = 5'b11110
        T31 = 5'b11111
INFO:Xst:3210 - "/home/ise/Desktop/CS_224/Lab10/mem_module.v" line 60: Output port <cout> of the instance <alu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mem_controller> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mem_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mem_controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mem_controller.ngc

Primitive and Black Box Usage:
------------------------------

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   0  out of    210     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.18 secs
 
--> 


Total memory usage is 593248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :    1 (   0 filtered)

