{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1566462559051 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIR_audio_lcd EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FIR_audio_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566462559199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566462559257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566462559258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566462559258 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5529 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1566462559331 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5530 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1566462559331 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5531 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1566462559331 ""}  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5529 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1566462559331 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1566462559986 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566462560307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566462560307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566462560307 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1566462560307 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31095 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566462560332 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31097 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566462560332 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31099 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566462560332 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31101 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566462560332 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31103 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566462560332 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1566462560332 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1566462560337 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566462560417 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_46k1 " "Entity dcfifo_46k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562391 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562391 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1566462562391 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_l0l1 " "Entity dcfifo_l0l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562391 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562391 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1566462562391 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1566462562391 ""}
{ "Info" "ISTA_SDC_FOUND" "FIR_audio_lcd.out.sdc " "Reading SDC File: 'FIR_audio_lcd.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1566462562512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FIR_audio_lcd.out.sdc 41 altera_reserved_tck port " "Ignored filter at FIR_audio_lcd.out.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566462562514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FIR_audio_lcd.out.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at FIR_audio_lcd.out.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562518 ""}  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566462562518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FIR_audio_lcd.out.sdc 79 altera_reserved_tck clock " "Ignored filter at FIR_audio_lcd.out.sdc(79): altera_reserved_tck could not be matched with a clock" {  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566462562518 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk " "Node: wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566462562557 "|FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562677 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562677 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562677 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1566462562677 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1566462562680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) sys_clk (Rise) setup and hold " "From bclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1566462562680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) bclk (Rise) setup and hold " "From sys_clk (Rise) to bclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1566462562680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) bclk (Rise) setup and hold " "From bclk (Rise) to bclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1566462562680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) bclk (Fall) setup and hold " "From bclk (Rise) to bclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1566462562680 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1566462562680 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1566462562681 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562682 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562682 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  82.000         bclk " "  82.000         bclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562682 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1566462562682 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1566462562682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""}  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 77 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5529 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566462563333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""}  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 77 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5529 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566462563333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""}  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 77 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5529 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566462563333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk  " "Automatically promoted node wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk~0 " "Destination node wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk~0" {  } { { "../rtl/WM8978/i2c_dri.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_dri.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 13395 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566462563333 ""}  } { { "../rtl/WM8978/i2c_dri.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_dri.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5506 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566462563333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|rdy_to_ld " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|rdy_to_ld" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4808 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_top:LCD_u\|comb~0 " "Destination node LCD_top:LCD_u\|comb~0" {  } { { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_top:LCD_u|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 13260 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done~0 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done~0" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14058 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done_early~0 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done_early~0" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 39 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done_early~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14059 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done_early~1 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done_early~1" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 39 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done_early~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14201 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[3\]~1 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[3\]~1" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14324 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[3\]~2 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[3\]~2" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14326 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[1\]~3 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[1\]~3" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14327 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[2\]~4 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[2\]~4" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[0\]~5 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[0\]~5" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14637 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563333 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1566462563333 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566462563333 ""}  } { { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 24 0 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31085 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566462563333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FFT_top:FFT_u\|fft_ctrl:u_fft_ctrl\|fft_rst_n  " "Automatically promoted node FFT_top:FFT_u\|fft_ctrl:u_fft_ctrl\|fft_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[0\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[0\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4468 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[1\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[1\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4469 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[2\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[2\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4470 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[3\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[3\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4471 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[4\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[4\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4472 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[5\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[5\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4473 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[6\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[6\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4474 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|str_count_en " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|str_count_en" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 98 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 3712 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|data_rdy_int " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|data_rdy_int" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 147 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 3710 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\|en_i " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\|en_i" {  } { { "asj_fft_lpprdadr2gen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd" 58 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|en_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 1094 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566462563335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1566462563335 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566462563335 ""}  } { { "../rtl/FFT/fft_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/fft_ctrl.v" 30 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4662 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566462563335 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1566462565019 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566462565042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566462565044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566462565070 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566462565103 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1566462565127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1566462566916 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1566462566940 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1566462566940 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/pll.v" 98 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 76 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1566462567033 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] aud_mclk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"aud_mclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/pll.v" 98 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 76 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1566462567034 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] lcd_pclk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"lcd_pclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/pll.v" 98 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 76 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 41 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1566462567035 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566462567731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1566462569535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566462572885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1566462572976 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1566462586579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566462586580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1566462588829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1566462598460 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1566462598460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566462601499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1566462601506 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1566462601506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1566462601506 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "16.47 " "Total time spent on timing analysis during the Fitter is 16.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1566462601910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566462601990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566462602905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566462602971 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566462604198 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566462606410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/output_files/FIR_audio_lcd.fit.smsg " "Generated suppressed messages file D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/output_files/FIR_audio_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1566462608586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5551 " "Peak virtual memory: 5551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566462610941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 16:30:10 2019 " "Processing ended: Thu Aug 22 16:30:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566462610941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566462610941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566462610941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566462610941 ""}
