{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511694246797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511694246805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 19:04:06 2017 " "Processing started: Sun Nov 26 19:04:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511694246805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694246805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sd -c sd " "Command: quartus_map --read_settings_files=on --write_settings_files=off sd -c sd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694246805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511694247472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511694247472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arb.v 1 1 " "Found 1 design units, including 1 entities, in source file arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 arb " "Found entity 1: arb" {  } { { "arb.v" "" { Text "D:/FPGA/sdram/arb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694263253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_200US cnt_200us init.v(15) " "Verilog HDL Declaration information at init.v(15): object \"CNT_200US\" differs only in case from object \"cnt_200us\" in the same scope" {  } { { "init.v" "" { Text "D:/FPGA/sdram/init.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511694263253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init.v 1 1 " "Found 1 design units, including 1 entities, in source file init.v" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "init.v" "" { Text "D:/FPGA/sdram/init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694263253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr.v 1 1 " "Found 1 design units, including 1 entities, in source file wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr " "Found entity 1: wr" {  } { { "wr.v" "" { Text "D:/FPGA/sdram/wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694263253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rd.v 1 1 " "Found 1 design units, including 1 entities, in source file rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd " "Found entity 1: rd" {  } { { "rd.v" "" { Text "D:/FPGA/sdram/rd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694263263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263263 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref ref.v(1) " "Verilog HDL Declaration warning at ref.v(1): \"ref\" is SystemVerilog-2005 keyword" {  } { { "ref.v" "" { Text "D:/FPGA/sdram/ref.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1511694263263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 ref.v(14) " "Verilog HDL Expression warning at ref.v(14): truncated literal to match 12 bits" {  } { { "ref.v" "" { Text "D:/FPGA/sdram/ref.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ref.v 1 1 " "Found 1 design units, including 1 entities, in source file ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref " "Found entity 1: ref" {  } { { "ref.v" "" { Text "D:/FPGA/sdram/ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694263263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694263263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad4.v 1 1 " "Found 1 design units, including 1 entities, in source file ad4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad4 " "Found entity 1: ad4" {  } { { "ad4.v" "" { Text "D:/FPGA/sdram/ad4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694263263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad4_11.v 1 1 " "Found 1 design units, including 1 entities, in source file ad4_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad4_11 " "Found entity 1: ad4_11" {  } { { "ad4_11.v" "" { Text "D:/FPGA/sdram/ad4_11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694263263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ad4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad4_2 " "Found entity 1: ad4_2" {  } { { "ad4_2.v" "" { Text "D:/FPGA/sdram/ad4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694263263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(14) " "Verilog HDL information at display.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511694263263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(42) " "Verilog HDL Expression warning at display.v(42): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(44) " "Verilog HDL Expression warning at display.v(44): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(46) " "Verilog HDL Expression warning at display.v(46): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(59) " "Verilog HDL Expression warning at display.v(59): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(61) " "Verilog HDL Expression warning at display.v(61): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(63) " "Verilog HDL Expression warning at display.v(63): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(76) " "Verilog HDL Expression warning at display.v(76): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(78) " "Verilog HDL Expression warning at display.v(78): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(80) " "Verilog HDL Expression warning at display.v(80): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(93) " "Verilog HDL Expression warning at display.v(93): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(95) " "Verilog HDL Expression warning at display.v(95): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 display.v(97) " "Verilog HDL Expression warning at display.v(97): truncated literal to match 2 bits" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(23) " "Verilog HDL information at display.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispaly " "Found entity 1: dispaly" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511694263273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511694263303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init init:inst21 " "Elaborating entity \"init\" for hierarchy \"init:inst21\"" {  } { { "top.bdf" "inst21" { Schematic "D:/FPGA/sdram/top.bdf" { { -88 136 312 120 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sdram_bank init.v(100) " "Verilog HDL Always Construct warning at init.v(100): inferring latch(es) for variable \"sdram_bank\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/FPGA/sdram/init.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|init:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[0\] init.v(100) " "Inferred latch for \"sdram_bank\[0\]\" at init.v(100)" {  } { { "init.v" "" { Text "D:/FPGA/sdram/init.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|init:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[1\] init.v(100) " "Inferred latch for \"sdram_bank\[1\]\" at init.v(100)" {  } { { "init.v" "" { Text "D:/FPGA/sdram/init.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|init:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad4_11 ad4_11:inst18 " "Elaborating entity \"ad4_11\" for hierarchy \"ad4_11:inst18\"" {  } { { "top.bdf" "inst18" { Schematic "D:/FPGA/sdram/top.bdf" { { 680 -232 -64 792 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 ad4_11.v(17) " "Verilog HDL assignment warning at ad4_11.v(17): truncated value with size 12 to match size of target (1)" {  } { { "ad4_11.v" "" { Text "D:/FPGA/sdram/ad4_11.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|ad4_11:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 ad4_11.v(18) " "Verilog HDL assignment warning at ad4_11.v(18): truncated value with size 12 to match size of target (1)" {  } { { "ad4_11.v" "" { Text "D:/FPGA/sdram/ad4_11.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|ad4_11:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 ad4_11.v(21) " "Verilog HDL assignment warning at ad4_11.v(21): truncated value with size 12 to match size of target (1)" {  } { { "ad4_11.v" "" { Text "D:/FPGA/sdram/ad4_11.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|ad4_11:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a ad4_11.v(16) " "Verilog HDL Always Construct warning at ad4_11.v(16): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "ad4_11.v" "" { Text "D:/FPGA/sdram/ad4_11.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|ad4_11:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a ad4_11.v(18) " "Inferred latch for \"a\" at ad4_11.v(18)" {  } { { "ad4_11.v" "" { Text "D:/FPGA/sdram/ad4_11.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|ad4_11:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd rd:inst " "Elaborating entity \"rd\" for hierarchy \"rd:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/FPGA/sdram/top.bdf" { { 368 944 1120 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sdram_bank rd.v(112) " "Verilog HDL Always Construct warning at rd.v(112): inferring latch(es) for variable \"sdram_bank\", which holds its previous value in one or more paths through the always construct" {  } { { "rd.v" "" { Text "D:/FPGA/sdram/rd.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|rd:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 3 rd.v(120) " "Verilog HDL assignment warning at rd.v(120): truncated value with size 12 to match size of target (3)" {  } { { "rd.v" "" { Text "D:/FPGA/sdram/rd.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|rd:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 3 rd.v(122) " "Verilog HDL assignment warning at rd.v(122): truncated value with size 12 to match size of target (3)" {  } { { "rd.v" "" { Text "D:/FPGA/sdram/rd.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|rd:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[0\] rd.v(112) " "Inferred latch for \"sdram_bank\[0\]\" at rd.v(112)" {  } { { "rd.v" "" { Text "D:/FPGA/sdram/rd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|rd:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[1\] rd.v(112) " "Inferred latch for \"sdram_bank\[1\]\" at rd.v(112)" {  } { { "rd.v" "" { Text "D:/FPGA/sdram/rd.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263322 "|top|rd:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arb arb:inst2 " "Elaborating entity \"arb\" for hierarchy \"arb:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "D:/FPGA/sdram/top.bdf" { { -56 440 648 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511694263332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ref ref:inst3 " "Elaborating entity \"ref\" for hierarchy \"ref:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "D:/FPGA/sdram/top.bdf" { { 352 504 648 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sdram_bank ref.v(92) " "Verilog HDL Always Construct warning at ref.v(92): inferring latch(es) for variable \"sdram_bank\", which holds its previous value in one or more paths through the always construct" {  } { { "ref.v" "" { Text "D:/FPGA/sdram/ref.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|ref:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[0\] ref.v(92) " "Inferred latch for \"sdram_bank\[0\]\" at ref.v(92)" {  } { { "ref.v" "" { Text "D:/FPGA/sdram/ref.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|ref:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[1\] ref.v(92) " "Inferred latch for \"sdram_bank\[1\]\" at ref.v(92)" {  } { { "ref.v" "" { Text "D:/FPGA/sdram/ref.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|ref:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr wr:inst20 " "Elaborating entity \"wr\" for hierarchy \"wr:inst20\"" {  } { { "top.bdf" "inst20" { Schematic "D:/FPGA/sdram/top.bdf" { { 368 104 248 584 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sdram_bank wr.v(158) " "Verilog HDL Always Construct warning at wr.v(158): inferring latch(es) for variable \"sdram_bank\", which holds its previous value in one or more paths through the always construct" {  } { { "wr.v" "" { Text "D:/FPGA/sdram/wr.v" 158 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|wr:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[0\] wr.v(158) " "Inferred latch for \"sdram_bank\[0\]\" at wr.v(158)" {  } { { "wr.v" "" { Text "D:/FPGA/sdram/wr.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|wr:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[1\] wr.v(158) " "Inferred latch for \"sdram_bank\[1\]\" at wr.v(158)" {  } { { "wr.v" "" { Text "D:/FPGA/sdram/wr.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|wr:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad4_2 ad4_2:inst9 " "Elaborating entity \"ad4_2\" for hierarchy \"ad4_2:inst9\"" {  } { { "top.bdf" "inst9" { Schematic "D:/FPGA/sdram/top.bdf" { { 560 -224 -64 672 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ad4_2.v(17) " "Verilog HDL assignment warning at ad4_2.v(17): truncated value with size 2 to match size of target (1)" {  } { { "ad4_2.v" "" { Text "D:/FPGA/sdram/ad4_2.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|ad4_2:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ad4_2.v(18) " "Verilog HDL assignment warning at ad4_2.v(18): truncated value with size 2 to match size of target (1)" {  } { { "ad4_2.v" "" { Text "D:/FPGA/sdram/ad4_2.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|ad4_2:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ad4_2.v(21) " "Verilog HDL assignment warning at ad4_2.v(21): truncated value with size 2 to match size of target (1)" {  } { { "ad4_2.v" "" { Text "D:/FPGA/sdram/ad4_2.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|ad4_2:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a ad4_2.v(16) " "Verilog HDL Always Construct warning at ad4_2.v(16): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "ad4_2.v" "" { Text "D:/FPGA/sdram/ad4_2.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|ad4_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a ad4_2.v(18) " "Inferred latch for \"a\" at ad4_2.v(18)" {  } { { "ad4_2.v" "" { Text "D:/FPGA/sdram/ad4_2.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|ad4_2:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispaly dispaly:inst10 " "Elaborating entity \"dispaly\" for hierarchy \"dispaly:inst10\"" {  } { { "top.bdf" "inst10" { Schematic "D:/FPGA/sdram/top.bdf" { { 512 1264 1424 624 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(42) " "Verilog HDL Case Statement warning at display.v(42): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 42 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(44) " "Verilog HDL Case Statement warning at display.v(44): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 44 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(46) " "Verilog HDL Case Statement warning at display.v(46): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 46 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(59) " "Verilog HDL Case Statement warning at display.v(59): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 59 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(61) " "Verilog HDL Case Statement warning at display.v(61): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 61 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(63) " "Verilog HDL Case Statement warning at display.v(63): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 63 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(76) " "Verilog HDL Case Statement warning at display.v(76): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 76 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(78) " "Verilog HDL Case Statement warning at display.v(78): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 78 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(80) " "Verilog HDL Case Statement warning at display.v(80): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 80 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(93) " "Verilog HDL Case Statement warning at display.v(93): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 93 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(95) " "Verilog HDL Case Statement warning at display.v(95): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 95 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "display.v(97) " "Verilog HDL Case Statement warning at display.v(97): case item expression covers a value already covered by a previous case item" {  } { { "display.v" "" { Text "D:/FPGA/sdram/display.v" 97 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1511694263342 "|top|dispaly:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad4 ad4:inst8 " "Elaborating entity \"ad4\" for hierarchy \"ad4:inst8\"" {  } { { "top.bdf" "inst8" { Schematic "D:/FPGA/sdram/top.bdf" { { 784 112 224 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511694263362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ad4.v(17) " "Verilog HDL assignment warning at ad4.v(17): truncated value with size 4 to match size of target (1)" {  } { { "ad4.v" "" { Text "D:/FPGA/sdram/ad4.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263362 "|top|ad4:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ad4.v(18) " "Verilog HDL assignment warning at ad4.v(18): truncated value with size 4 to match size of target (1)" {  } { { "ad4.v" "" { Text "D:/FPGA/sdram/ad4.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263362 "|top|ad4:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ad4.v(21) " "Verilog HDL assignment warning at ad4.v(21): truncated value with size 4 to match size of target (1)" {  } { { "ad4.v" "" { Text "D:/FPGA/sdram/ad4.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511694263362 "|top|ad4:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a ad4.v(16) " "Verilog HDL Always Construct warning at ad4.v(16): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "ad4.v" "" { Text "D:/FPGA/sdram/ad4.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511694263362 "|top|ad4:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a ad4.v(18) " "Inferred latch for \"a\" at ad4.v(18)" {  } { { "ad4.v" "" { Text "D:/FPGA/sdram/ad4.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694263362 "|top|ad4:inst11"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[2\] " "Inserted always-enabled tri-state buffer between \"DQ\[2\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[1\] " "Inserted always-enabled tri-state buffer between \"DQ\[1\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DQ\[0\] " "Inserted always-enabled tri-state buffer between \"DQ\[0\]\" and its non-tri-state driver." {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511694264073 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1511694264073 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[15\] GND pin " "The pin \"DQ\[15\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[14\] GND pin " "The pin \"DQ\[14\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[13\] GND pin " "The pin \"DQ\[13\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[12\] GND pin " "The pin \"DQ\[12\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[11\] GND pin " "The pin \"DQ\[11\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[10\] GND pin " "The pin \"DQ\[10\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[9\] GND pin " "The pin \"DQ\[9\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[8\] GND pin " "The pin \"DQ\[8\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[7\] GND pin " "The pin \"DQ\[7\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[6\] GND pin " "The pin \"DQ\[6\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[5\] GND pin " "The pin \"DQ\[5\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[4\] GND pin " "The pin \"DQ\[4\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DQ\[3\] GND pin " "The pin \"DQ\[3\]\" is fed by GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1511694264073 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1511694264073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad4_11:inst18\|a " "Latch ad4_11:inst18\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rd:inst\|sdram_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal rd:inst\|sdram_addr\[0\]" {  } { { "rd.v" "" { Text "D:/FPGA/sdram/rd.v" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511694264073 ""}  } { { "ad4_11.v" "" { Text "D:/FPGA/sdram/ad4_11.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511694264073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ad4:inst8\|a " "Latch ad4:inst8\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rd:inst\|sdram_cmd\[0\] " "Ports D and ENA on the latch are fed by the same signal rd:inst\|sdram_cmd\[0\]" {  } { { "rd.v" "" { Text "D:/FPGA/sdram/rd.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511694264073 ""}  } { { "ad4.v" "" { Text "D:/FPGA/sdram/ad4.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511694264073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ad4_11:inst18\|a " "LATCH primitive \"ad4_11:inst18\|a\" is permanently enabled" {  } { { "ad4_11.v" "" { Text "D:/FPGA/sdram/ad4_11.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511694264083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ad4:inst8\|a " "LATCH primitive \"ad4:inst8\|a\" is permanently enabled" {  } { { "ad4.v" "" { Text "D:/FPGA/sdram/ad4.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511694264133 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DQ~synth " "Node \"DQ~synth\"" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511694264173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ~synth " "Node \"DQ~synth\"" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511694264173 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DQ~synth " "Node \"DQ~synth\"" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 944 656 672 1120 "DQ\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511694264173 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511694264173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[11\] GND " "Pin \"addr\[11\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 752 -408 -232 768 "addr\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511694264183 "|top|addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[9\] GND " "Pin \"addr\[9\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 752 -408 -232 768 "addr\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511694264183 "|top|addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[8\] GND " "Pin \"addr\[8\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 752 -408 -232 768 "addr\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511694264183 "|top|addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[7\] GND " "Pin \"addr\[7\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 752 -408 -232 768 "addr\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511694264183 "|top|addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[6\] GND " "Pin \"addr\[6\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 752 -408 -232 768 "addr\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511694264183 "|top|addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[3\] GND " "Pin \"addr\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 752 -408 -232 768 "addr\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511694264183 "|top|addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[2\] GND " "Pin \"addr\[2\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 752 -408 -232 768 "addr\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511694264183 "|top|addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bank\[1\] GND " "Pin \"bank\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 632 -480 -304 648 "bank\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511694264183 "|top|bank[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bank\[0\] GND " "Pin \"bank\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 632 -480 -304 648 "bank\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511694264183 "|top|bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg\[3\] GND " "Pin \"reg\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/FPGA/sdram/top.bdf" { { 1032 184 200 1208 "reg\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511694264183 "|top|reg[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511694264183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511694264313 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511694264604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/sdram/output_files/sd.map.smsg " "Generated suppressed messages file D:/FPGA/sdram/output_files/sd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694264643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511694264813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511694264813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511694264873 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511694264873 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1511694264873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511694264873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511694264873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511694264903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 19:04:24 2017 " "Processing ended: Sun Nov 26 19:04:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511694264903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511694264903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511694264903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511694264903 ""}
