INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/201211/async_dual_port_ram/async_dual_port_ram.srcs/sources_1/new/async_dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/201211/async_dual_port_ram/async_dual_port_ram.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/201211/async_dual_port_ram/async_dual_port_ram.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
