`timescale 1ns / 1ps

module uart_fsm (
    input reset,
    input clk,
    output tx,
    inout tx_done,
    output [7:0] w_o_data,
    input rx
);  
    wire w_tick, w_btn_start;
    wire w_tx_done,w_rx_done;
    wire [7:0] w_o_data2,w_o_data3,w_o_data4;
    uart_tx u_uart_tx (
        .clk(clk),
        .reset(reset),
        .tick(w_tick),
        .data_in(w_o_data4),
        .start_trigger(~w_empty2 & ~tx_done),
        .o_tx(tx),
        .tx_done(tx_done)
    );

    uart_rx urx (
    .clk(clk),
    .reset(reset),
    .tick(w_tick),  
    .rx(rx),
    .rx_done(w_rx_done),
    .o_data(w_o_data)
);

    tick_9600hz utick9600hz (
        .clk  (clk),
        .reset(reset),
        .tick (w_tick)
    );

    fifo urxa(
    .clk(clk),
    .reset(reset),
    .wdata(w_o_data),
    .wr(w_rx_done),
    .rd(~w_full),
    .rdata(w_o_data2),
    .empty(w_empty),
    .full()
);
    fifo utx(
    .clk(clk),
    .reset(reset),
    .wdata(w_o_data2),
    .wr(~w_empty),
    .rd(~w_empty2 & ~tx_done),
    .rdata(w_o_data3),
    .empty(w_empty2),
    .full(w_full)
);
data_save d_save( 
    .clk(clk),
    .reset(reset),
    .rd(~w_empty2),
  .data_in(w_o_data3),
  .data_out(w_o_data4)
);

endmodule





module uart_rx (
    input  clk,
    input  reset,
    input  tick,
    input  rx,
    output rx_done,
    output [7:0] o_data
);

    
    reg [7:0] data,data_next;
    reg [4:0] tick_count, tick_count_next;
    reg [1:0] state, next;
    reg r_rx_done, r_rx_done_next;
    reg [3:0] data_count, data_count_next;
    parameter R_IDLE = 4'h0, START = 4'h1, DATA_STATE = 4'h2, STOP = 4'h3;
    assign o_data = data;
    assign rx_done = r_rx_done;
    assign o_data = data;


    always @(posedge clk, posedge reset) begin
        if (reset) begin
            state <= 0;
            data <= 0;
            data_count <= 0;
            tick_count <= 0;
            r_rx_done <= 0;
        end else begin
            state <= next;
            r_rx_done <= r_rx_done_next;
            data_count <= data_count_next;
            tick_count <= tick_count_next;
            data <= data_next;
            
        end
    end


    always @(*) begin
        next = state;
        r_rx_done_next = 0;
        data_count_next = data_count;
        tick_count_next = tick_count;
        data_next = data;
        case (state)
            R_IDLE: begin
                if (rx == 0) begin
                    next = START;
                end
            end
            START: begin
                if (tick == 1) begin
                    tick_count_next = tick_count + 1;
                    if (tick_count_next == 8) begin
                        next = DATA_STATE;
                        tick_count_next = 0;
                    end
                end
            end
            DATA_STATE: begin
                if (tick == 1) begin
                    tick_count_next = tick_count + 1;
                    if (tick_count_next == 16) begin
                        data_next[data_count] = rx;
                        tick_count_next = 0;
                        data_count_next  = data_count + 1;
                        if (data_count_next == 8) begin
                            data_count_next = 0;
                            tick_count_next = 0;
                            next = STOP;
                        end
                    end
                end
            end

            STOP: begin
                if (tick == 1) begin
                    tick_count_next = tick_count + 1;
                    if (tick_count_next == 24) begin
                        next = R_IDLE;
                        tick_count_next = 0;
                        r_rx_done_next =1;
                    end
                end
            end


        endcase

    end
endmodule

module data_save(
input clk,
input reset,
input rd,
input [7:0] data_in,
output [7:0] data_out
);
reg [7:0] data_reg,data_next;
assign data_out = data_reg;
always @(posedge clk) begin
    if (reset) begin
        data_reg <=0;
    end
    else begin
        data_reg <= data_next;
    end
end
always@(*) begin
    data_next = data_reg;
    if(rd) begin
        data_next = data_in;
    end

    
end
 
endmodule


module uart_tx (
    input clk,
    input reset,
    input tick,
    input [7:0] data_in,
    input start_trigger,
    
    output o_tx,
    output tx_done
);
    parameter R_IDLE = 4'h0, START = 4'h1, DATA_STATE = 4'h2, STOP = 4'h3;

    reg [3:0] data_count, data_count_next;
    reg [3:0] state, next;
    reg [3:0] tick_count, tick_count_next;
    reg [7:0] temp_data_reg, temp_data_next;

    reg tx, tx_next;
    reg r_tx_done, r_tx_done_next;
    assign tx_done = r_tx_done;
    assign o_tx = tx;
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            state <= 0;
            tx <= 1;
            r_tx_done <= 0;
            data_count <= 0;
            tick_count <= 0;
        end else begin
            state <= next;
            tx <= tx_next;
            r_tx_done <= r_tx_done_next;
            data_count <= data_count_next;
            tick_count <= tick_count_next;
        end
    end


    always @(*) begin
        next = state;
        tx_next = tx;
        r_tx_done_next = r_tx_done;
        data_count_next = data_count;
        tick_count_next = tick_count;
        case (state)
            R_IDLE: begin
                tx_next = 1'b1;
                r_tx_done_next = 0;
                tick_count_next = 0;
                if (start_trigger == 1) begin
                    next = START;
                    r_tx_done_next = 1;
                end
            end
            START: begin
                if (tick == 1) begin
                    if (tick_count == 15) begin
                        tx_next = 1'b0;
                        data_count_next = 0;
                        tick_count_next = 0;
                        next = DATA_STATE;
                    end else begin
                        tick_count_next = tick_count + 1;
                    end
                end
            end

            DATA_STATE: begin
                if (tick == 1) begin
                    if (tick_count == 15) begin
                        begin
                            tx_next = data_in[data_count];
                            data_count_next = data_count + 1;
                            tick_count_next = 0;
                            if (data_count_next == 8) begin
                                next = STOP;
                            end
                        end
                    end else begin
                        tick_count_next = tick_count + 1;
                    end
                end
            end
            STOP: begin
                if (tick == 1) begin
                    if (tick_count == 15) begin
                        data_count_next = 0;
                        tx_next = 1'b1;
                        tick_count_next = 0;
                        next = R_IDLE;
                    end else begin
                        tick_count_next = tick_count + 1;
                    end
                end
            end
        endcase
    end
endmodule


module tick_9600hz (
    input  clk,
    input  reset,
    output tick
);

    parameter BAUD_RATE = 9600;
    localparam BAUD_COUNT = (100_000_000 / BAUD_RATE) / 16;
    reg [$clog2(BAUD_COUNT)-1:0] count_reg, count_next;

    reg tick_reg, tick_next;
    assign tick = tick_reg;

    always @(posedge clk, posedge reset) begin
        if (reset == 1) begin
            count_reg <= 0;
            tick_reg  <= 0;
        end else begin
            count_reg <= count_next;
            tick_reg  <= tick_next;
        end
    end


    always @(*) begin
        count_next = count_reg;
        tick_next  = tick_reg;
        if (count_reg == BAUD_COUNT - 1) begin
            count_next = 0;
            tick_next  = 1'b1;
        end else begin
            count_next = count_reg + 1;
            tick_next  = 1'b0;
        end
    end

endmodule





module fifo (
    input clk,
    input reset,
    // write
    input [7:0] wdata,
    input wr,
    // read
    input rd,
    output [7:0] rdata,
    output empty,
    output full
);

wire [3:0]w_waddr, w_raddr;


register_file uregister (
    .clk(clk),
     .waddr(w_waddr),
    .wdata(wdata),
    .raddr(w_raddr),
    .wr({~full&wr}),
    .rdata(rdata)
);


fifo_cu ufifo_cu (
    .clk(clk),
    .reset(reset),
    .wr(wr),
    .rd(rd),
     .waddr(w_waddr),
     .raddr(w_raddr),
     .full(full),
     .empty(empty)
);

endmodule


module register_file (
    input clk,
    input [3:0] waddr,
    input [7:0] wdata,
    input [3:0] raddr,
    input wr,
    output [7:0] rdata
);

    reg [7:0] ram[0:2**4-1];

    assign rdata = ram[raddr];  // 0 0 일떄 우선순위?

    always @(posedge clk) begin
        if (wr) begin
            ram[waddr] = wdata;
        end
    end

endmodule


module fifo_cu (
    input clk,
    input reset,
    input wr,
    input rd,
    output [3:0] waddr,
    output [3:0] raddr,
    output full,
    output empty
);

    reg full_reg, full_next, empty_reg, empty_next;
    reg [3:0] w_ptr, w_ptr_next, r_ptr, r_ptr_next;
    assign empty = empty_reg;
    assign full = full_reg;
    assign waddr = w_ptr;
    assign raddr = r_ptr;

    always @(posedge clk, posedge reset) begin
        if (reset) begin
            w_ptr <= 0;
            r_ptr <= 0;
            full_reg <= 0;
            empty_reg <= 1;
        end else begin
            full_reg <= full_next;
            empty_reg <= empty_next;
            w_ptr <= w_ptr_next;
            r_ptr <= r_ptr_next;
        end
    end

    always @(*) begin
        full_next  = full_reg;
        empty_next = empty_reg;
        w_ptr_next = w_ptr;
        r_ptr_next = r_ptr;
        case ({
            wr, rd
        })  // state 입력은 외부에서서
            2'b01: begin
                if (empty_reg == 0) begin
                    r_ptr_next = r_ptr + 1;
                    full_next  = 1'b0;
                    if (w_ptr_next == r_ptr_next) begin
                        empty_next = 1'b1;
                    end
                end
            end
            2'b10: begin
                if (full_reg == 0) begin
                    w_ptr_next = w_ptr + 1;
                    empty_next = 1'b0;
                    if (w_ptr_next == r_ptr_next) begin
                        full_next = 1'b1;
                    end
                end
            end

            2'b11: begin
                if(empty_reg == 1'b1) begin // 동시에 들어올때 empty면 read는 무시
                    w_ptr_next = w_ptr +1;
                    empty_next = 1'b0;
                end
                else if(full_reg == 1'b1) begin
                    r_ptr_next = r_ptr +1;
                    full_next = 1'b0;
                end
                else begin
                     r_ptr_next = r_ptr +1;
                     w_ptr_next = w_ptr +1;
                end
             end
            
        endcase
    end

endmodule