
*** Running vivado
    with args -log ov7670_blk_design_ov7670_capture_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov7670_blk_design_ov7670_capture_0_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ov7670_blk_design_ov7670_capture_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joelg/Github/ECE_520/e520_Project/project_hw/VHDL_file/ip_repo_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joelg/Github/ECE_520/e520_Project/project_hw/VHDL_file/ip_repo_ov7670_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joelg/Github/ECE_520/e520_Project/project_hw/VHDL_file/ip_repo_ov7670_vga'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/joelg/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top ov7670_blk_design_ov7670_capture_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20148
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2536.395 ; gain = 0.000 ; free physical = 2048 ; free virtual = 6905
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ov7670_blk_design_ov7670_capture_0_0' [/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ip/ov7670_blk_design_ov7670_capture_0_0/synth/ov7670_blk_design_ov7670_capture_0_0.vhd:68]
INFO: [Synth 8-3491] module 'ov7670_capture' declared at '/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ipshared/7134/src/ov7670_capture.vhd:36' bound to instance 'U0' of component 'ov7670_capture' [/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ip/ov7670_blk_design_ov7670_capture_0_0/synth/ov7670_blk_design_ov7670_capture_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ipshared/7134/src/ov7670_capture.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (1#1) [/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ipshared/7134/src/ov7670_capture.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ov7670_blk_design_ov7670_capture_0_0' (2#1) [/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.gen/sources_1/bd/ov7670_blk_design/ip/ov7670_blk_design_ov7670_capture_0_0/synth/ov7670_blk_design_ov7670_capture_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2536.395 ; gain = 0.000 ; free physical = 2420 ; free virtual = 7277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2536.395 ; gain = 0.000 ; free physical = 1989 ; free virtual = 6847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2536.395 ; gain = 0.000 ; free physical = 1989 ; free virtual = 6847
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.395 ; gain = 0.000 ; free physical = 1978 ; free virtual = 6837
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.320 ; gain = 0.000 ; free physical = 2898 ; free virtual = 7756
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2568.320 ; gain = 0.000 ; free physical = 2895 ; free virtual = 7754
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 2954 ; free virtual = 7807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 2954 ; free virtual = 7807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 2956 ; free virtual = 7809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3130 ; free virtual = 7984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3878 ; free virtual = 8736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3681 ; free virtual = 8543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3681 ; free virtual = 8543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3679 ; free virtual = 8541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3625 ; free virtual = 8486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3625 ; free virtual = 8486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3625 ; free virtual = 8486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3624 ; free virtual = 8486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3624 ; free virtual = 8486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3624 ; free virtual = 8486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |FDRE   |    67|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2568.320 ; gain = 31.926 ; free physical = 3624 ; free virtual = 8486
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2568.320 ; gain = 0.000 ; free physical = 3682 ; free virtual = 8543
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 2568.328 ; gain = 31.926 ; free physical = 3682 ; free virtual = 8543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.328 ; gain = 0.000 ; free physical = 3674 ; free virtual = 8536
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.328 ; gain = 0.000 ; free physical = 3702 ; free virtual = 8564
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d694328b
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2568.328 ; gain = 32.023 ; free physical = 3852 ; free virtual = 8714
INFO: [Common 17-1381] The checkpoint '/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.runs/ov7670_blk_design_ov7670_capture_0_0_synth_1/ov7670_blk_design_ov7670_capture_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ov7670_blk_design_ov7670_capture_0_0, cache-ID = f76382a2aa33e201
INFO: [Common 17-1381] The checkpoint '/home/joelg/Github/ECE_520/e520_Project/project_hw/ov7670_camera/ov7670_camera.runs/ov7670_blk_design_ov7670_capture_0_0_synth_1/ov7670_blk_design_ov7670_capture_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov7670_blk_design_ov7670_capture_0_0_utilization_synth.rpt -pb ov7670_blk_design_ov7670_capture_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 11 12:09:05 2022...
