
TouchScreenController_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b54  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000034  20002b54  20002b54  0000ab54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000128  20002b88  20002b88  0000ab88  2**2
                  ALLOC
  3 .stack        00003000  20002cb0  20002cb0  0000ab88  2**0
                  ALLOC
  4 .comment      000001ae  00000000  00000000  0000ab88  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000006b8  00000000  00000000  0000ad36  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000128b  00000000  00000000  0000b3ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000949e  00000000  00000000  0000c679  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000f1c  00000000  00000000  00015b17  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000351b  00000000  00000000  00016a33  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000179c  00000000  00000000  00019f50  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00003e66  00000000  00000000  0001b6ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002626  00000000  00000000  0001f552  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0003a161  00000000  00000000  00021b78  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0005bcd9  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000670  00000000  00000000  0005bcfe  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000032f 	.word	0x2000032f
2000006c:	20000331 	.word	0x20000331
20000070:	200018fd 	.word	0x200018fd
20000074:	20001929 	.word	0x20001929
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20001d6d 	.word	0x20001d6d
2000021c:	20001d95 	.word	0x20001d95
20000220:	20001dbd 	.word	0x20001dbd
20000224:	20001de5 	.word	0x20001de5
20000228:	20001e0d 	.word	0x20001e0d
2000022c:	20001e35 	.word	0x20001e35
20000230:	20001e5d 	.word	0x20001e5d
20000234:	20001e85 	.word	0x20001e85
20000238:	20001ead 	.word	0x20001ead
2000023c:	20001ed5 	.word	0x20001ed5
20000240:	20001efd 	.word	0x20001efd
20000244:	20001f25 	.word	0x20001f25
20000248:	20001f4d 	.word	0x20001f4d
2000024c:	20001f75 	.word	0x20001f75
20000250:	20001f9d 	.word	0x20001f9d
20000254:	20001fc5 	.word	0x20001fc5
20000258:	20001fed 	.word	0x20001fed
2000025c:	20002015 	.word	0x20002015
20000260:	2000203d 	.word	0x2000203d
20000264:	20002065 	.word	0x20002065
20000268:	2000208d 	.word	0x2000208d
2000026c:	200020b5 	.word	0x200020b5
20000270:	200020dd 	.word	0x200020dd
20000274:	20002105 	.word	0x20002105
20000278:	2000212d 	.word	0x2000212d
2000027c:	20002155 	.word	0x20002155
20000280:	2000217d 	.word	0x2000217d
20000284:	200021a5 	.word	0x200021a5
20000288:	200021cd 	.word	0x200021cd
2000028c:	200021f5 	.word	0x200021f5
20000290:	2000221d 	.word	0x2000221d
20000294:	20002245 	.word	0x20002245

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>

2000032e <UART0_IRQHandler>:
2000032e:	e7fe      	b.n	2000032e <UART0_IRQHandler>

20000330 <UART1_IRQHandler>:
20000330:	e7fe      	b.n	20000330 <UART1_IRQHandler>
20000332:	e7fe      	b.n	20000332 <UART1_IRQHandler+0x2>
20000334:	e7fe      	b.n	20000334 <UART1_IRQHandler+0x4>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20001b51 	.word	0x20001b51
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20002b54 	.word	0x20002b54
20000450:	20002b54 	.word	0x20002b54
20000454:	20002b54 	.word	0x20002b54
20000458:	20002b88 	.word	0x20002b88
2000045c:	00000000 	.word	0x00000000
20000460:	20002b88 	.word	0x20002b88
20000464:	20002cb0 	.word	0x20002cb0
20000468:	20002775 	.word	0x20002775
2000046c:	200004a1 	.word	0x200004a1

20000470 <__do_global_dtors_aux>:
20000470:	f642 3388 	movw	r3, #11144	; 0x2b88
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f642 3054 	movw	r0, #11092	; 0x2b54
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <main>:
#include "touchscreen.h"

int main()
{
200004a0:	b580      	push	{r7, lr}
200004a2:	b086      	sub	sp, #24
200004a4:	af02      	add	r7, sp, #8
	touchscreen_begin();
200004a6:	f000 f8e3 	bl	20000670 <touchscreen_begin>

	drawFillScreen(ILI9341_BLUE);
200004aa:	f04f 001f 	mov.w	r0, #31
200004ae:	f000 fac1 	bl	20000a34 <drawFillScreen>
	drawRectanglePixel(5, 5, ILI9341_TFTWIDTH-10, ILI9341_TFTHEIGHT-10, ILI9341_WHITE);
200004b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
200004b6:	9300      	str	r3, [sp, #0]
200004b8:	f04f 0005 	mov.w	r0, #5
200004bc:	f04f 0105 	mov.w	r1, #5
200004c0:	f04f 02e6 	mov.w	r2, #230	; 0xe6
200004c4:	f44f 739b 	mov.w	r3, #310	; 0x136
200004c8:	f000 fa86 	bl	200009d8 <drawRectanglePixel>
200004cc:	e000      	b.n	200004d0 <main+0x30>
		int z = getZ();

		if(z > 10){
			drawPixel(x, y, ILI9341_YELLOW);
		}
	}
200004ce:	bf00      	nop
	drawRectanglePixel(5, 5, ILI9341_TFTWIDTH-10, ILI9341_TFTHEIGHT-10, ILI9341_WHITE);


	while( 1 )
	{
		int x = getX();
200004d0:	f000 f942 	bl	20000758 <getX>
200004d4:	4603      	mov	r3, r0
200004d6:	607b      	str	r3, [r7, #4]
		int y = getY();
200004d8:	f000 f980 	bl	200007dc <getY>
200004dc:	4603      	mov	r3, r0
200004de:	60bb      	str	r3, [r7, #8]
		int z = getZ();
200004e0:	f000 f9be 	bl	20000860 <getZ>
200004e4:	4603      	mov	r3, r0
200004e6:	60fb      	str	r3, [r7, #12]

		if(z > 10){
200004e8:	68fb      	ldr	r3, [r7, #12]
200004ea:	2b0a      	cmp	r3, #10
200004ec:	ddef      	ble.n	200004ce <main+0x2e>
			drawPixel(x, y, ILI9341_YELLOW);
200004ee:	687b      	ldr	r3, [r7, #4]
200004f0:	b29a      	uxth	r2, r3
200004f2:	68bb      	ldr	r3, [r7, #8]
200004f4:	b29b      	uxth	r3, r3
200004f6:	4610      	mov	r0, r2
200004f8:	4619      	mov	r1, r3
200004fa:	f64f 72e0 	movw	r2, #65504	; 0xffe0
200004fe:	f000 fa47 	bl	20000990 <drawPixel>
		}
	}
20000502:	e7e5      	b.n	200004d0 <main+0x30>

20000504 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000504:	b480      	push	{r7}
20000506:	b083      	sub	sp, #12
20000508:	af00      	add	r7, sp, #0
2000050a:	4603      	mov	r3, r0
2000050c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000050e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000512:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000516:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000051a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000051e:	88f9      	ldrh	r1, [r7, #6]
20000520:	f001 011f 	and.w	r1, r1, #31
20000524:	f04f 0001 	mov.w	r0, #1
20000528:	fa00 f101 	lsl.w	r1, r0, r1
2000052c:	f102 0220 	add.w	r2, r2, #32
20000530:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000534:	f107 070c 	add.w	r7, r7, #12
20000538:	46bd      	mov	sp, r7
2000053a:	bc80      	pop	{r7}
2000053c:	4770      	bx	lr
2000053e:	bf00      	nop

20000540 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000540:	b480      	push	{r7}
20000542:	b083      	sub	sp, #12
20000544:	af00      	add	r7, sp, #0
20000546:	4603      	mov	r3, r0
20000548:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000054a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000054e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000552:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000556:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000055a:	88f9      	ldrh	r1, [r7, #6]
2000055c:	f001 011f 	and.w	r1, r1, #31
20000560:	f04f 0001 	mov.w	r0, #1
20000564:	fa00 f101 	lsl.w	r1, r0, r1
20000568:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000056c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000570:	f107 070c 	add.w	r7, r7, #12
20000574:	46bd      	mov	sp, r7
20000576:	bc80      	pop	{r7}
20000578:	4770      	bx	lr
2000057a:	bf00      	nop

2000057c <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
2000057c:	b580      	push	{r7, lr}
2000057e:	b082      	sub	sp, #8
20000580:	af00      	add	r7, sp, #0
20000582:	4603      	mov	r3, r0
20000584:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
20000586:	f04f 0014 	mov.w	r0, #20
2000058a:	f7ff ffbb 	bl	20000504 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
2000058e:	f242 0300 	movw	r3, #8192	; 0x2000
20000592:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000596:	f242 0200 	movw	r2, #8192	; 0x2000
2000059a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000059e:	6b12      	ldr	r2, [r2, #48]	; 0x30
200005a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200005a4:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200005a6:	f245 0300 	movw	r3, #20480	; 0x5000
200005aa:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005ae:	f04f 0200 	mov.w	r2, #0
200005b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
200005b4:	f240 0300 	movw	r3, #0
200005b8:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005bc:	f04f 0200 	mov.w	r2, #0
200005c0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
200005c4:	f240 0300 	movw	r3, #0
200005c8:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005cc:	f04f 0200 	mov.w	r2, #0
200005d0:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005d4:	f240 0300 	movw	r3, #0
200005d8:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005dc:	79fa      	ldrb	r2, [r7, #7]
200005de:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005e2:	f245 0300 	movw	r3, #20480	; 0x5000
200005e6:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005ea:	f04f 0201 	mov.w	r2, #1
200005ee:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005f0:	f04f 0014 	mov.w	r0, #20
200005f4:	f7ff ffa4 	bl	20000540 <NVIC_ClearPendingIRQ>
}
200005f8:	f107 0708 	add.w	r7, r7, #8
200005fc:	46bd      	mov	sp, r7
200005fe:	bd80      	pop	{r7, pc}

20000600 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20000600:	b480      	push	{r7}
20000602:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20000604:	f240 0300 	movw	r3, #0
20000608:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000060c:	f04f 0201 	mov.w	r2, #1
20000610:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000614:	46bd      	mov	sp, r7
20000616:	bc80      	pop	{r7}
20000618:	4770      	bx	lr
2000061a:	bf00      	nop

2000061c <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
2000061c:	b480      	push	{r7}
2000061e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
20000620:	f240 0300 	movw	r3, #0
20000624:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000628:	f04f 0200 	mov.w	r2, #0
2000062c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000630:	46bd      	mov	sp, r7
20000632:	bc80      	pop	{r7}
20000634:	4770      	bx	lr
20000636:	bf00      	nop

20000638 <MSS_TIM1_get_current_value>:
  
  @return
    This function returns the 32-bits current value of the Timer 1 down-counter.
 */
static __INLINE uint32_t MSS_TIM1_get_current_value( void )
{
20000638:	b480      	push	{r7}
2000063a:	af00      	add	r7, sp, #0
    return TIMER->TIM1_VAL;
2000063c:	f245 0300 	movw	r3, #20480	; 0x5000
20000640:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000644:	681b      	ldr	r3, [r3, #0]
}
20000646:	4618      	mov	r0, r3
20000648:	46bd      	mov	sp, r7
2000064a:	bc80      	pop	{r7}
2000064c:	4770      	bx	lr
2000064e:	bf00      	nop

20000650 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
20000650:	b480      	push	{r7}
20000652:	b083      	sub	sp, #12
20000654:	af00      	add	r7, sp, #0
20000656:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20000658:	f245 0300 	movw	r3, #20480	; 0x5000
2000065c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000660:	687a      	ldr	r2, [r7, #4]
20000662:	605a      	str	r2, [r3, #4]
}
20000664:	f107 070c 	add.w	r7, r7, #12
20000668:	46bd      	mov	sp, r7
2000066a:	bc80      	pop	{r7}
2000066c:	4770      	bx	lr
2000066e:	bf00      	nop

20000670 <touchscreen_begin>:
    0x31, 0xC1, 0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F,
  ILI9341_SLPOUT  , 0x80,                // Exit Sleep
  ILI9341_DISPON  , 0x80,                // Display on
  0x00                                   // End of list
};
void touchscreen_begin(){
20000670:	b580      	push	{r7, lr}
20000672:	b082      	sub	sp, #8
20000674:	af00      	add	r7, sp, #0

	uint8_t cmd, x, numArgs;
	const uint8_t *addr = initcmd;
20000676:	f642 1340 	movw	r3, #10560	; 0x2940
2000067a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000067e:	607b      	str	r3, [r7, #4]

	MSS_SPI_init(&g_mss_spi1);
20000680:	f642 30a4 	movw	r0, #11172	; 0x2ba4
20000684:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000688:	f000 fbfe 	bl	20000e88 <MSS_SPI_init>
	MSS_GPIO_init();
2000068c:	f001 f980 	bl	20001990 <MSS_GPIO_init>
	ACE_init();
20000690:	f001 f9f2 	bl	20001a78 <ACE_init>
	MSS_GPIO_config(DC, MSS_GPIO_OUTPUT_MODE);
20000694:	f04f 0000 	mov.w	r0, #0
20000698:	f04f 0105 	mov.w	r1, #5
2000069c:	f001 f9ae 	bl	200019fc <MSS_GPIO_config>
	ace_y = ACE_get_channel_handle((const uint8_t*)"ADCDirectInput_0");
200006a0:	f642 10b0 	movw	r0, #10672	; 0x29b0
200006a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006a8:	f001 f9ee 	bl	20001a88 <ACE_get_channel_handle>
200006ac:	4603      	mov	r3, r0
200006ae:	461a      	mov	r2, r3
200006b0:	f642 33a1 	movw	r3, #11169	; 0x2ba1
200006b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b8:	701a      	strb	r2, [r3, #0]
	ace_x = ACE_get_channel_handle((const uint8_t*)"ADCDirectInput_1");
200006ba:	f642 10c4 	movw	r0, #10692	; 0x29c4
200006be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006c2:	f001 f9e1 	bl	20001a88 <ACE_get_channel_handle>
200006c6:	4603      	mov	r3, r0
200006c8:	461a      	mov	r2, r3
200006ca:	f642 33a0 	movw	r3, #11168	; 0x2ba0
200006ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006d2:	701a      	strb	r2, [r3, #0]
	
	configureSPI(8);
200006d4:	f04f 0008 	mov.w	r0, #8
200006d8:	f000 fb0c 	bl	20000cf4 <configureSPI>
	set_SPI_CS();
200006dc:	f000 fb50 	bl	20000d80 <set_SPI_CS>
	sendCommandOnly(ILI9341_SWRESET);
200006e0:	f04f 0001 	mov.w	r0, #1
200006e4:	f000 fa52 	bl	20000b8c <sendCommandOnly>
	delay(150);
200006e8:	f04f 0096 	mov.w	r0, #150	; 0x96
200006ec:	f000 fa10 	bl	20000b10 <delay>

	while((cmd = pgm_read_byte(addr++)) > 0) {
200006f0:	e01d      	b.n	2000072e <touchscreen_begin+0xbe>
	        x = pgm_read_byte(addr++);
200006f2:	687b      	ldr	r3, [r7, #4]
200006f4:	781b      	ldrb	r3, [r3, #0]
200006f6:	70bb      	strb	r3, [r7, #2]
200006f8:	687b      	ldr	r3, [r7, #4]
200006fa:	f103 0301 	add.w	r3, r3, #1
200006fe:	607b      	str	r3, [r7, #4]
	        numArgs = x & 0x7F;
20000700:	78bb      	ldrb	r3, [r7, #2]
20000702:	f003 037f 	and.w	r3, r3, #127	; 0x7f
20000706:	70fb      	strb	r3, [r7, #3]
	        sendCommand(cmd, addr, numArgs);
20000708:	787a      	ldrb	r2, [r7, #1]
2000070a:	78fb      	ldrb	r3, [r7, #3]
2000070c:	4610      	mov	r0, r2
2000070e:	6879      	ldr	r1, [r7, #4]
20000710:	461a      	mov	r2, r3
20000712:	f000 f9cd 	bl	20000ab0 <sendCommand>
	        addr += numArgs;
20000716:	78fb      	ldrb	r3, [r7, #3]
20000718:	687a      	ldr	r2, [r7, #4]
2000071a:	4413      	add	r3, r2
2000071c:	607b      	str	r3, [r7, #4]
	        if(x & 0x80) delay(150);
2000071e:	78bb      	ldrb	r3, [r7, #2]
20000720:	b25b      	sxtb	r3, r3
20000722:	2b00      	cmp	r3, #0
20000724:	da03      	bge.n	2000072e <touchscreen_begin+0xbe>
20000726:	f04f 0096 	mov.w	r0, #150	; 0x96
2000072a:	f000 f9f1 	bl	20000b10 <delay>
	configureSPI(8);
	set_SPI_CS();
	sendCommandOnly(ILI9341_SWRESET);
	delay(150);

	while((cmd = pgm_read_byte(addr++)) > 0) {
2000072e:	687b      	ldr	r3, [r7, #4]
20000730:	781b      	ldrb	r3, [r3, #0]
20000732:	707b      	strb	r3, [r7, #1]
20000734:	787b      	ldrb	r3, [r7, #1]
20000736:	2b00      	cmp	r3, #0
20000738:	bf0c      	ite	eq
2000073a:	2300      	moveq	r3, #0
2000073c:	2301      	movne	r3, #1
2000073e:	b2db      	uxtb	r3, r3
20000740:	687a      	ldr	r2, [r7, #4]
20000742:	f102 0201 	add.w	r2, r2, #1
20000746:	607a      	str	r2, [r7, #4]
20000748:	2b00      	cmp	r3, #0
2000074a:	d1d2      	bne.n	200006f2 <touchscreen_begin+0x82>
	        numArgs = x & 0x7F;
	        sendCommand(cmd, addr, numArgs);
	        addr += numArgs;
	        if(x & 0x80) delay(150);
	    }
	clear_SPI_CS();
2000074c:	f000 fb24 	bl	20000d98 <clear_SPI_CS>

}
20000750:	f107 0708 	add.w	r7, r7, #8
20000754:	46bd      	mov	sp, r7
20000756:	bd80      	pop	{r7, pc}

20000758 <getX>:
int16_t getX(){
20000758:	b580      	push	{r7, lr}
2000075a:	b082      	sub	sp, #8
2000075c:	af00      	add	r7, sp, #0
	int sample;

	MSS_GPIO_config(yp, MSS_GPIO_INPUT_MODE);
2000075e:	f04f 0001 	mov.w	r0, #1
20000762:	f04f 0102 	mov.w	r1, #2
20000766:	f001 f949 	bl	200019fc <MSS_GPIO_config>
	MSS_GPIO_config(yn, MSS_GPIO_INPUT_MODE);
2000076a:	f04f 0003 	mov.w	r0, #3
2000076e:	f04f 0102 	mov.w	r1, #2
20000772:	f001 f943 	bl	200019fc <MSS_GPIO_config>
	MSS_GPIO_config(xp, MSS_GPIO_OUTPUT_MODE);
20000776:	f04f 0002 	mov.w	r0, #2
2000077a:	f04f 0105 	mov.w	r1, #5
2000077e:	f001 f93d 	bl	200019fc <MSS_GPIO_config>
	MSS_GPIO_config(xn, MSS_GPIO_OUTPUT_MODE);
20000782:	f04f 0004 	mov.w	r0, #4
20000786:	f04f 0105 	mov.w	r1, #5
2000078a:	f001 f937 	bl	200019fc <MSS_GPIO_config>

	MSS_GPIO_set_output(xp, 1);
2000078e:	f04f 0002 	mov.w	r0, #2
20000792:	f04f 0101 	mov.w	r1, #1
20000796:	f001 f94f 	bl	20001a38 <MSS_GPIO_set_output>
	MSS_GPIO_set_output(xn, 0);
2000079a:	f04f 0004 	mov.w	r0, #4
2000079e:	f04f 0100 	mov.w	r1, #0
200007a2:	f001 f949 	bl	20001a38 <MSS_GPIO_set_output>
	delayMicro(20);
200007a6:	f04f 0014 	mov.w	r0, #20
200007aa:	f000 f9d1 	bl	20000b50 <delayMicro>

	sample = ACE_get_ppe_sample(ace_y);
200007ae:	f642 33a1 	movw	r3, #11169	; 0x2ba1
200007b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007b6:	781b      	ldrb	r3, [r3, #0]
200007b8:	4618      	mov	r0, r3
200007ba:	f001 f99f 	bl	20001afc <ACE_get_ppe_sample>
200007be:	4603      	mov	r3, r0
200007c0:	607b      	str	r3, [r7, #4]

	return (1023-sample);
200007c2:	687b      	ldr	r3, [r7, #4]
200007c4:	b29b      	uxth	r3, r3
200007c6:	f5c3 737e 	rsb	r3, r3, #1016	; 0x3f8
200007ca:	f103 0307 	add.w	r3, r3, #7
200007ce:	b29b      	uxth	r3, r3
200007d0:	b21b      	sxth	r3, r3
}
200007d2:	4618      	mov	r0, r3
200007d4:	f107 0708 	add.w	r7, r7, #8
200007d8:	46bd      	mov	sp, r7
200007da:	bd80      	pop	{r7, pc}

200007dc <getY>:

int16_t getY(){
200007dc:	b580      	push	{r7, lr}
200007de:	b082      	sub	sp, #8
200007e0:	af00      	add	r7, sp, #0
	int sample;

	MSS_GPIO_config(yp, MSS_GPIO_OUTPUT_MODE);
200007e2:	f04f 0001 	mov.w	r0, #1
200007e6:	f04f 0105 	mov.w	r1, #5
200007ea:	f001 f907 	bl	200019fc <MSS_GPIO_config>
	MSS_GPIO_config(yn, MSS_GPIO_OUTPUT_MODE);
200007ee:	f04f 0003 	mov.w	r0, #3
200007f2:	f04f 0105 	mov.w	r1, #5
200007f6:	f001 f901 	bl	200019fc <MSS_GPIO_config>
	MSS_GPIO_config(xp, MSS_GPIO_INPUT_MODE);
200007fa:	f04f 0002 	mov.w	r0, #2
200007fe:	f04f 0102 	mov.w	r1, #2
20000802:	f001 f8fb 	bl	200019fc <MSS_GPIO_config>
	MSS_GPIO_config(xn, MSS_GPIO_INPUT_MODE);
20000806:	f04f 0004 	mov.w	r0, #4
2000080a:	f04f 0102 	mov.w	r1, #2
2000080e:	f001 f8f5 	bl	200019fc <MSS_GPIO_config>

	MSS_GPIO_set_output(yp, 1);
20000812:	f04f 0001 	mov.w	r0, #1
20000816:	f04f 0101 	mov.w	r1, #1
2000081a:	f001 f90d 	bl	20001a38 <MSS_GPIO_set_output>
	MSS_GPIO_set_output(yn, 0);
2000081e:	f04f 0003 	mov.w	r0, #3
20000822:	f04f 0100 	mov.w	r1, #0
20000826:	f001 f907 	bl	20001a38 <MSS_GPIO_set_output>

	delayMicro(20);
2000082a:	f04f 0014 	mov.w	r0, #20
2000082e:	f000 f98f 	bl	20000b50 <delayMicro>

	sample = ACE_get_ppe_sample(ace_x);
20000832:	f642 33a0 	movw	r3, #11168	; 0x2ba0
20000836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083a:	781b      	ldrb	r3, [r3, #0]
2000083c:	4618      	mov	r0, r3
2000083e:	f001 f95d 	bl	20001afc <ACE_get_ppe_sample>
20000842:	4603      	mov	r3, r0
20000844:	607b      	str	r3, [r7, #4]


	return (1023-sample);
20000846:	687b      	ldr	r3, [r7, #4]
20000848:	b29b      	uxth	r3, r3
2000084a:	f5c3 737e 	rsb	r3, r3, #1016	; 0x3f8
2000084e:	f103 0307 	add.w	r3, r3, #7
20000852:	b29b      	uxth	r3, r3
20000854:	b21b      	sxth	r3, r3
}
20000856:	4618      	mov	r0, r3
20000858:	f107 0708 	add.w	r7, r7, #8
2000085c:	46bd      	mov	sp, r7
2000085e:	bd80      	pop	{r7, pc}

20000860 <getZ>:

int16_t getZ(int16_t x){
20000860:	b580      	push	{r7, lr}
20000862:	b086      	sub	sp, #24
20000864:	af00      	add	r7, sp, #0
20000866:	4603      	mov	r3, r0
20000868:	80fb      	strh	r3, [r7, #6]
	int16_t z;

	MSS_GPIO_config(yp, MSS_GPIO_INPUT_MODE);
2000086a:	f04f 0001 	mov.w	r0, #1
2000086e:	f04f 0102 	mov.w	r1, #2
20000872:	f001 f8c3 	bl	200019fc <MSS_GPIO_config>
	MSS_GPIO_config(yn, MSS_GPIO_OUTPUT_MODE);
20000876:	f04f 0003 	mov.w	r0, #3
2000087a:	f04f 0105 	mov.w	r1, #5
2000087e:	f001 f8bd 	bl	200019fc <MSS_GPIO_config>
	MSS_GPIO_config(xp, MSS_GPIO_OUTPUT_MODE);
20000882:	f04f 0002 	mov.w	r0, #2
20000886:	f04f 0105 	mov.w	r1, #5
2000088a:	f001 f8b7 	bl	200019fc <MSS_GPIO_config>
	MSS_GPIO_config(xn, MSS_GPIO_INPUT_MODE);
2000088e:	f04f 0004 	mov.w	r0, #4
20000892:	f04f 0102 	mov.w	r1, #2
20000896:	f001 f8b1 	bl	200019fc <MSS_GPIO_config>

	MSS_GPIO_set_output(xp, 0);
2000089a:	f04f 0002 	mov.w	r0, #2
2000089e:	f04f 0100 	mov.w	r1, #0
200008a2:	f001 f8c9 	bl	20001a38 <MSS_GPIO_set_output>
	MSS_GPIO_set_output(yn, 1);
200008a6:	f04f 0003 	mov.w	r0, #3
200008aa:	f04f 0101 	mov.w	r1, #1
200008ae:	f001 f8c3 	bl	20001a38 <MSS_GPIO_set_output>

	int z1 = ACE_get_ppe_sample(ace_x);
200008b2:	f642 33a0 	movw	r3, #11168	; 0x2ba0
200008b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008ba:	781b      	ldrb	r3, [r3, #0]
200008bc:	4618      	mov	r0, r3
200008be:	f001 f91d 	bl	20001afc <ACE_get_ppe_sample>
200008c2:	4603      	mov	r3, r0
200008c4:	60fb      	str	r3, [r7, #12]
	int z2 = ACE_get_ppe_sample(ace_y);
200008c6:	f642 33a1 	movw	r3, #11169	; 0x2ba1
200008ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008ce:	781b      	ldrb	r3, [r3, #0]
200008d0:	4618      	mov	r0, r3
200008d2:	f001 f913 	bl	20001afc <ACE_get_ppe_sample>
200008d6:	4603      	mov	r3, r0
200008d8:	613b      	str	r3, [r7, #16]

	if (rxplate != 0) {
200008da:	f642 339c 	movw	r3, #11164	; 0x2b9c
200008de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e2:	681b      	ldr	r3, [r3, #0]
200008e4:	2b00      	cmp	r3, #0
200008e6:	d03b      	beq.n	20000960 <getZ+0x100>
	 // now read the x
	 float rtouch;
	 rtouch = z2;
200008e8:	6938      	ldr	r0, [r7, #16]
200008ea:	f001 fd79 	bl	200023e0 <__aeabi_i2f>
200008ee:	4603      	mov	r3, r0
200008f0:	617b      	str	r3, [r7, #20]
	 rtouch /= z1;
200008f2:	68f8      	ldr	r0, [r7, #12]
200008f4:	f001 fd74 	bl	200023e0 <__aeabi_i2f>
200008f8:	4603      	mov	r3, r0
200008fa:	6978      	ldr	r0, [r7, #20]
200008fc:	4619      	mov	r1, r3
200008fe:	f001 fe77 	bl	200025f0 <__aeabi_fdiv>
20000902:	4603      	mov	r3, r0
20000904:	617b      	str	r3, [r7, #20]
	 rtouch -= 1;
20000906:	6978      	ldr	r0, [r7, #20]
20000908:	491f      	ldr	r1, [pc, #124]	; (20000988 <getZ+0x128>)
2000090a:	f001 fcb3 	bl	20002274 <__aeabi_fsub>
2000090e:	4603      	mov	r3, r0
20000910:	617b      	str	r3, [r7, #20]
	 rtouch *= x;
20000912:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000916:	4618      	mov	r0, r3
20000918:	f001 fd62 	bl	200023e0 <__aeabi_i2f>
2000091c:	4603      	mov	r3, r0
2000091e:	6978      	ldr	r0, [r7, #20]
20000920:	4619      	mov	r1, r3
20000922:	f001 fdb1 	bl	20002488 <__aeabi_fmul>
20000926:	4603      	mov	r3, r0
20000928:	617b      	str	r3, [r7, #20]
	 rtouch *= rxplate;
2000092a:	f642 339c 	movw	r3, #11164	; 0x2b9c
2000092e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000932:	681b      	ldr	r3, [r3, #0]
20000934:	4618      	mov	r0, r3
20000936:	f001 fd53 	bl	200023e0 <__aeabi_i2f>
2000093a:	4603      	mov	r3, r0
2000093c:	6978      	ldr	r0, [r7, #20]
2000093e:	4619      	mov	r1, r3
20000940:	f001 fda2 	bl	20002488 <__aeabi_fmul>
20000944:	4603      	mov	r3, r0
20000946:	617b      	str	r3, [r7, #20]
	 rtouch /= 1024;
20000948:	6978      	ldr	r0, [r7, #20]
2000094a:	4910      	ldr	r1, [pc, #64]	; (2000098c <getZ+0x12c>)
2000094c:	f001 fe50 	bl	200025f0 <__aeabi_fdiv>
20000950:	4603      	mov	r3, r0
20000952:	617b      	str	r3, [r7, #20]

	 z = rtouch;
20000954:	6978      	ldr	r0, [r7, #20]
20000956:	f001 fee7 	bl	20002728 <__aeabi_f2iz>
2000095a:	4603      	mov	r3, r0
2000095c:	817b      	strh	r3, [r7, #10]
2000095e:	e00c      	b.n	2000097a <getZ+0x11a>
   } else {
	 z = (1023-(z2-z1));
20000960:	68fb      	ldr	r3, [r7, #12]
20000962:	b29a      	uxth	r2, r3
20000964:	693b      	ldr	r3, [r7, #16]
20000966:	b29b      	uxth	r3, r3
20000968:	ebc3 0302 	rsb	r3, r3, r2
2000096c:	b29b      	uxth	r3, r3
2000096e:	f503 737e 	add.w	r3, r3, #1016	; 0x3f8
20000972:	f103 0307 	add.w	r3, r3, #7
20000976:	b29b      	uxth	r3, r3
20000978:	817b      	strh	r3, [r7, #10]
   }

   return z;
2000097a:	897b      	ldrh	r3, [r7, #10]
2000097c:	b21b      	sxth	r3, r3
}
2000097e:	4618      	mov	r0, r3
20000980:	f107 0718 	add.w	r7, r7, #24
20000984:	46bd      	mov	sp, r7
20000986:	bd80      	pop	{r7, pc}
20000988:	3f800000 	.word	0x3f800000
2000098c:	44800000 	.word	0x44800000

20000990 <drawPixel>:

void drawPixel(uint16_t x, uint16_t y, uint16_t color){
20000990:	b580      	push	{r7, lr}
20000992:	b082      	sub	sp, #8
20000994:	af00      	add	r7, sp, #0
20000996:	4613      	mov	r3, r2
20000998:	4602      	mov	r2, r0
2000099a:	80fa      	strh	r2, [r7, #6]
2000099c:	460a      	mov	r2, r1
2000099e:	80ba      	strh	r2, [r7, #4]
200009a0:	807b      	strh	r3, [r7, #2]

	set_SPI_CS();
200009a2:	f000 f9ed 	bl	20000d80 <set_SPI_CS>
	setAddr(x, y, x+1, y+1);
200009a6:	88fb      	ldrh	r3, [r7, #6]
200009a8:	f103 0301 	add.w	r3, r3, #1
200009ac:	b29a      	uxth	r2, r3
200009ae:	88bb      	ldrh	r3, [r7, #4]
200009b0:	f103 0301 	add.w	r3, r3, #1
200009b4:	b29b      	uxth	r3, r3
200009b6:	88f8      	ldrh	r0, [r7, #6]
200009b8:	88b9      	ldrh	r1, [r7, #4]
200009ba:	f000 f851 	bl	20000a60 <setAddr>
	set_DC_HIGH();
200009be:	f000 f9f7 	bl	20000db0 <set_DC_HIGH>
	sendSPI16(color);
200009c2:	887b      	ldrh	r3, [r7, #2]
200009c4:	4618      	mov	r0, r3
200009c6:	f000 f9bf 	bl	20000d48 <sendSPI16>
	clear_SPI_CS();
200009ca:	f000 f9e5 	bl	20000d98 <clear_SPI_CS>
}
200009ce:	f107 0708 	add.w	r7, r7, #8
200009d2:	46bd      	mov	sp, r7
200009d4:	bd80      	pop	{r7, pc}
200009d6:	bf00      	nop

200009d8 <drawRectanglePixel>:
			sendData(&color, 16);
		}
		sendData(&color, 16);
	}
}
void drawRectanglePixel(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color){
200009d8:	b580      	push	{r7, lr}
200009da:	b086      	sub	sp, #24
200009dc:	af02      	add	r7, sp, #8
200009de:	80f8      	strh	r0, [r7, #6]
200009e0:	80b9      	strh	r1, [r7, #4]
200009e2:	807a      	strh	r2, [r7, #2]
200009e4:	803b      	strh	r3, [r7, #0]
	uint16_t i;

	 for (i=x; i<x+w; i++) {
200009e6:	88fb      	ldrh	r3, [r7, #6]
200009e8:	81fb      	strh	r3, [r7, #14]
200009ea:	e018      	b.n	20000a1e <drawRectanglePixel+0x46>
	        writeLine(i, y, i, y+h-1, color);
200009ec:	89f8      	ldrh	r0, [r7, #14]
200009ee:	88b9      	ldrh	r1, [r7, #4]
200009f0:	89fa      	ldrh	r2, [r7, #14]
200009f2:	f8b7 c004 	ldrh.w	ip, [r7, #4]
200009f6:	883b      	ldrh	r3, [r7, #0]
200009f8:	4463      	add	r3, ip
200009fa:	b29b      	uxth	r3, r3
200009fc:	f103 33ff 	add.w	r3, r3, #4294967295
20000a00:	b29b      	uxth	r3, r3
20000a02:	b200      	sxth	r0, r0
20000a04:	b209      	sxth	r1, r1
20000a06:	b212      	sxth	r2, r2
20000a08:	b21b      	sxth	r3, r3
20000a0a:	f8b7 c018 	ldrh.w	ip, [r7, #24]
20000a0e:	f8cd c000 	str.w	ip, [sp]
20000a12:	f000 f8d1 	bl	20000bb8 <writeLine>
	}
}
void drawRectanglePixel(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color){
	uint16_t i;

	 for (i=x; i<x+w; i++) {
20000a16:	89fb      	ldrh	r3, [r7, #14]
20000a18:	f103 0301 	add.w	r3, r3, #1
20000a1c:	81fb      	strh	r3, [r7, #14]
20000a1e:	89fa      	ldrh	r2, [r7, #14]
20000a20:	88f9      	ldrh	r1, [r7, #6]
20000a22:	887b      	ldrh	r3, [r7, #2]
20000a24:	440b      	add	r3, r1
20000a26:	429a      	cmp	r2, r3
20000a28:	dbe0      	blt.n	200009ec <drawRectanglePixel+0x14>
	        writeLine(i, y, i, y+h-1, color);
	    }
}		
20000a2a:	f107 0710 	add.w	r7, r7, #16
20000a2e:	46bd      	mov	sp, r7
20000a30:	bd80      	pop	{r7, pc}
20000a32:	bf00      	nop

20000a34 <drawFillScreen>:

void drawFillScreen(uint16_t color){
20000a34:	b580      	push	{r7, lr}
20000a36:	b084      	sub	sp, #16
20000a38:	af02      	add	r7, sp, #8
20000a3a:	4603      	mov	r3, r0
20000a3c:	80fb      	strh	r3, [r7, #6]
	drawRectanglePixel(0, 0, ILI9341_TFTWIDTH, ILI9341_TFTHEIGHT, color);
20000a3e:	88fb      	ldrh	r3, [r7, #6]
20000a40:	9300      	str	r3, [sp, #0]
20000a42:	f04f 0000 	mov.w	r0, #0
20000a46:	f04f 0100 	mov.w	r1, #0
20000a4a:	f04f 02f0 	mov.w	r2, #240	; 0xf0
20000a4e:	f44f 73a0 	mov.w	r3, #320	; 0x140
20000a52:	f7ff ffc1 	bl	200009d8 <drawRectanglePixel>
}
20000a56:	f107 0708 	add.w	r7, r7, #8
20000a5a:	46bd      	mov	sp, r7
20000a5c:	bd80      	pop	{r7, pc}
20000a5e:	bf00      	nop

20000a60 <setAddr>:

void setAddr(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1){
20000a60:	b580      	push	{r7, lr}
20000a62:	b082      	sub	sp, #8
20000a64:	af00      	add	r7, sp, #0
20000a66:	80f8      	strh	r0, [r7, #6]
20000a68:	80b9      	strh	r1, [r7, #4]
20000a6a:	807a      	strh	r2, [r7, #2]
20000a6c:	803b      	strh	r3, [r7, #0]
	
	sendCommandOnly(ILI9341_CASET);
20000a6e:	f04f 002a 	mov.w	r0, #42	; 0x2a
20000a72:	f000 f88b 	bl	20000b8c <sendCommandOnly>
	sendSPI16(x0);
20000a76:	88fb      	ldrh	r3, [r7, #6]
20000a78:	4618      	mov	r0, r3
20000a7a:	f000 f965 	bl	20000d48 <sendSPI16>
	sendSPI16(x1);
20000a7e:	887b      	ldrh	r3, [r7, #2]
20000a80:	4618      	mov	r0, r3
20000a82:	f000 f961 	bl	20000d48 <sendSPI16>
	sendCommandOnly(ILI9341_PASET);
20000a86:	f04f 002b 	mov.w	r0, #43	; 0x2b
20000a8a:	f000 f87f 	bl	20000b8c <sendCommandOnly>
	sendSPI16(y0);
20000a8e:	88bb      	ldrh	r3, [r7, #4]
20000a90:	4618      	mov	r0, r3
20000a92:	f000 f959 	bl	20000d48 <sendSPI16>
	sendSPI16(y1);
20000a96:	883b      	ldrh	r3, [r7, #0]
20000a98:	4618      	mov	r0, r3
20000a9a:	f000 f955 	bl	20000d48 <sendSPI16>
	sendCommandOnly(ILI9341_RAMWR);
20000a9e:	f04f 002c 	mov.w	r0, #44	; 0x2c
20000aa2:	f000 f873 	bl	20000b8c <sendCommandOnly>
}
20000aa6:	f107 0708 	add.w	r7, r7, #8
20000aaa:	46bd      	mov	sp, r7
20000aac:	bd80      	pop	{r7, pc}
20000aae:	bf00      	nop

20000ab0 <sendCommand>:

void sendCommand(uint8_t commandByte, uint8_t *dataBytes, uint8_t numDataBytes){
20000ab0:	b580      	push	{r7, lr}
20000ab2:	b086      	sub	sp, #24
20000ab4:	af00      	add	r7, sp, #0
20000ab6:	60b9      	str	r1, [r7, #8]
20000ab8:	4613      	mov	r3, r2
20000aba:	4602      	mov	r2, r0
20000abc:	73fa      	strb	r2, [r7, #15]
20000abe:	71fb      	strb	r3, [r7, #7]
		int i=0;
20000ac0:	f04f 0300 	mov.w	r3, #0
20000ac4:	617b      	str	r3, [r7, #20]
		configureSPI(8);
20000ac6:	f04f 0008 	mov.w	r0, #8
20000aca:	f000 f913 	bl	20000cf4 <configureSPI>

	    set_DC_LOW(); // Command mode
20000ace:	f000 f979 	bl	20000dc4 <set_DC_LOW>
	    sendSPI(commandByte); // Send the command byte
20000ad2:	7bfb      	ldrb	r3, [r7, #15]
20000ad4:	4618      	mov	r0, r3
20000ad6:	f000 f925 	bl	20000d24 <sendSPI>

	    set_DC_HIGH();
20000ada:	f000 f969 	bl	20000db0 <set_DC_HIGH>
	    for (i=0; i<numDataBytes; i++) {
20000ade:	f04f 0300 	mov.w	r3, #0
20000ae2:	617b      	str	r3, [r7, #20]
20000ae4:	e00c      	b.n	20000b00 <sendCommand+0x50>
	      sendSPI(*dataBytes); // Send the data bytes
20000ae6:	68bb      	ldr	r3, [r7, #8]
20000ae8:	781b      	ldrb	r3, [r3, #0]
20000aea:	4618      	mov	r0, r3
20000aec:	f000 f91a 	bl	20000d24 <sendSPI>
	      dataBytes++;
20000af0:	68bb      	ldr	r3, [r7, #8]
20000af2:	f103 0301 	add.w	r3, r3, #1
20000af6:	60bb      	str	r3, [r7, #8]

	    set_DC_LOW(); // Command mode
	    sendSPI(commandByte); // Send the command byte

	    set_DC_HIGH();
	    for (i=0; i<numDataBytes; i++) {
20000af8:	697b      	ldr	r3, [r7, #20]
20000afa:	f103 0301 	add.w	r3, r3, #1
20000afe:	617b      	str	r3, [r7, #20]
20000b00:	79fa      	ldrb	r2, [r7, #7]
20000b02:	697b      	ldr	r3, [r7, #20]
20000b04:	429a      	cmp	r2, r3
20000b06:	dcee      	bgt.n	20000ae6 <sendCommand+0x36>
	      sendSPI(*dataBytes); // Send the data bytes
	      dataBytes++;
	    }
}
20000b08:	f107 0718 	add.w	r7, r7, #24
20000b0c:	46bd      	mov	sp, r7
20000b0e:	bd80      	pop	{r7, pc}

20000b10 <delay>:
		dataBytes++;
	}
	clear_SPI_CS();
}

void delay(uint32_t time){
20000b10:	b580      	push	{r7, lr}
20000b12:	b082      	sub	sp, #8
20000b14:	af00      	add	r7, sp, #0
20000b16:	6078      	str	r0, [r7, #4]

	MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
20000b18:	f04f 0001 	mov.w	r0, #1
20000b1c:	f7ff fd2e 	bl	2000057c <MSS_TIM1_init>
	MSS_TIM1_load_immediate(time*100000);
20000b20:	687a      	ldr	r2, [r7, #4]
20000b22:	f248 63a0 	movw	r3, #34464	; 0x86a0
20000b26:	f2c0 0301 	movt	r3, #1
20000b2a:	fb03 f302 	mul.w	r3, r3, r2
20000b2e:	4618      	mov	r0, r3
20000b30:	f7ff fd8e 	bl	20000650 <MSS_TIM1_load_immediate>
	MSS_TIM1_start();
20000b34:	f7ff fd64 	bl	20000600 <MSS_TIM1_start>

	while(MSS_TIM1_get_current_value()>0){
20000b38:	f7ff fd7e 	bl	20000638 <MSS_TIM1_get_current_value>
20000b3c:	4603      	mov	r3, r0
20000b3e:	2b00      	cmp	r3, #0
20000b40:	d1fa      	bne.n	20000b38 <delay+0x28>
		//do nothing

	}
	MSS_TIM1_stop();
20000b42:	f7ff fd6b 	bl	2000061c <MSS_TIM1_stop>
}
20000b46:	f107 0708 	add.w	r7, r7, #8
20000b4a:	46bd      	mov	sp, r7
20000b4c:	bd80      	pop	{r7, pc}
20000b4e:	bf00      	nop

20000b50 <delayMicro>:

void delayMicro(uint32_t time){
20000b50:	b580      	push	{r7, lr}
20000b52:	b082      	sub	sp, #8
20000b54:	af00      	add	r7, sp, #0
20000b56:	6078      	str	r0, [r7, #4]

	MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
20000b58:	f04f 0001 	mov.w	r0, #1
20000b5c:	f7ff fd0e 	bl	2000057c <MSS_TIM1_init>
	MSS_TIM1_load_immediate(time*100);
20000b60:	687b      	ldr	r3, [r7, #4]
20000b62:	f04f 0264 	mov.w	r2, #100	; 0x64
20000b66:	fb02 f303 	mul.w	r3, r2, r3
20000b6a:	4618      	mov	r0, r3
20000b6c:	f7ff fd70 	bl	20000650 <MSS_TIM1_load_immediate>
	MSS_TIM1_start();
20000b70:	f7ff fd46 	bl	20000600 <MSS_TIM1_start>

	while(MSS_TIM1_get_current_value()>0){
20000b74:	f7ff fd60 	bl	20000638 <MSS_TIM1_get_current_value>
20000b78:	4603      	mov	r3, r0
20000b7a:	2b00      	cmp	r3, #0
20000b7c:	d1fa      	bne.n	20000b74 <delayMicro+0x24>
		//do nothing

	}
	MSS_TIM1_stop();
20000b7e:	f7ff fd4d 	bl	2000061c <MSS_TIM1_stop>
}
20000b82:	f107 0708 	add.w	r7, r7, #8
20000b86:	46bd      	mov	sp, r7
20000b88:	bd80      	pop	{r7, pc}
20000b8a:	bf00      	nop

20000b8c <sendCommandOnly>:


void sendCommandOnly(uint8_t commandByte){
20000b8c:	b580      	push	{r7, lr}
20000b8e:	b082      	sub	sp, #8
20000b90:	af00      	add	r7, sp, #0
20000b92:	4603      	mov	r3, r0
20000b94:	71fb      	strb	r3, [r7, #7]

	set_DC_LOW();
20000b96:	f000 f915 	bl	20000dc4 <set_DC_LOW>
	configureSPI(8);
20000b9a:	f04f 0008 	mov.w	r0, #8
20000b9e:	f000 f8a9 	bl	20000cf4 <configureSPI>
	sendSPI(commandByte);
20000ba2:	79fb      	ldrb	r3, [r7, #7]
20000ba4:	4618      	mov	r0, r3
20000ba6:	f000 f8bd 	bl	20000d24 <sendSPI>
	set_DC_HIGH();
20000baa:	f000 f901 	bl	20000db0 <set_DC_HIGH>
}
20000bae:	f107 0708 	add.w	r7, r7, #8
20000bb2:	46bd      	mov	sp, r7
20000bb4:	bd80      	pop	{r7, pc}
20000bb6:	bf00      	nop

20000bb8 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color){
20000bb8:	b580      	push	{r7, lr}
20000bba:	b088      	sub	sp, #32
20000bbc:	af00      	add	r7, sp, #0
20000bbe:	80f8      	strh	r0, [r7, #6]
20000bc0:	80b9      	strh	r1, [r7, #4]
20000bc2:	807a      	strh	r2, [r7, #2]
20000bc4:	803b      	strh	r3, [r7, #0]

    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
20000bc6:	f9b7 2000 	ldrsh.w	r2, [r7]
20000bca:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
20000bce:	ebc3 0302 	rsb	r3, r3, r2
20000bd2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
20000bd6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
20000bda:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
20000bde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20000be2:	ebc3 0301 	rsb	r3, r3, r1
20000be6:	2b00      	cmp	r3, #0
20000be8:	bfb8      	it	lt
20000bea:	425b      	neglt	r3, r3
20000bec:	429a      	cmp	r2, r3
20000bee:	bfd4      	ite	le
20000bf0:	2300      	movle	r3, #0
20000bf2:	2301      	movgt	r3, #1
20000bf4:	81fb      	strh	r3, [r7, #14]
    if (steep) {
20000bf6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
20000bfa:	2b00      	cmp	r3, #0
20000bfc:	d00b      	beq.n	20000c16 <writeLine+0x5e>
        _swap_int16_t(x0, y0);
20000bfe:	88fb      	ldrh	r3, [r7, #6]
20000c00:	833b      	strh	r3, [r7, #24]
20000c02:	88bb      	ldrh	r3, [r7, #4]
20000c04:	80fb      	strh	r3, [r7, #6]
20000c06:	8b3b      	ldrh	r3, [r7, #24]
20000c08:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
20000c0a:	887b      	ldrh	r3, [r7, #2]
20000c0c:	837b      	strh	r3, [r7, #26]
20000c0e:	883b      	ldrh	r3, [r7, #0]
20000c10:	807b      	strh	r3, [r7, #2]
20000c12:	8b7b      	ldrh	r3, [r7, #26]
20000c14:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
20000c16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000c1a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
20000c1e:	429a      	cmp	r2, r3
20000c20:	dd0b      	ble.n	20000c3a <writeLine+0x82>
        _swap_int16_t(x0, x1);
20000c22:	88fb      	ldrh	r3, [r7, #6]
20000c24:	83bb      	strh	r3, [r7, #28]
20000c26:	887b      	ldrh	r3, [r7, #2]
20000c28:	80fb      	strh	r3, [r7, #6]
20000c2a:	8bbb      	ldrh	r3, [r7, #28]
20000c2c:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
20000c2e:	88bb      	ldrh	r3, [r7, #4]
20000c30:	83fb      	strh	r3, [r7, #30]
20000c32:	883b      	ldrh	r3, [r7, #0]
20000c34:	80bb      	strh	r3, [r7, #4]
20000c36:	8bfb      	ldrh	r3, [r7, #30]
20000c38:	803b      	strh	r3, [r7, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
20000c3a:	887a      	ldrh	r2, [r7, #2]
20000c3c:	88fb      	ldrh	r3, [r7, #6]
20000c3e:	ebc3 0302 	rsb	r3, r3, r2
20000c42:	b29b      	uxth	r3, r3
20000c44:	823b      	strh	r3, [r7, #16]
    dy = abs(y1 - y0);
20000c46:	f9b7 2000 	ldrsh.w	r2, [r7]
20000c4a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
20000c4e:	ebc3 0302 	rsb	r3, r3, r2
20000c52:	2b00      	cmp	r3, #0
20000c54:	bfb8      	it	lt
20000c56:	425b      	neglt	r3, r3
20000c58:	827b      	strh	r3, [r7, #18]

    int16_t err = dx / 2;
20000c5a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
20000c5e:	ea4f 72d3 	mov.w	r2, r3, lsr #31
20000c62:	4413      	add	r3, r2
20000c64:	ea4f 0363 	mov.w	r3, r3, asr #1
20000c68:	82bb      	strh	r3, [r7, #20]
    int16_t ystep;

    if (y0 < y1) {
20000c6a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
20000c6e:	f9b7 3000 	ldrsh.w	r3, [r7]
20000c72:	429a      	cmp	r2, r3
20000c74:	da03      	bge.n	20000c7e <writeLine+0xc6>
        ystep = 1;
20000c76:	f04f 0301 	mov.w	r3, #1
20000c7a:	82fb      	strh	r3, [r7, #22]
    } else {
        ystep = -1;
    }

    for (; x0<=x1; x0++) {
20000c7c:	e030      	b.n	20000ce0 <writeLine+0x128>
    int16_t ystep;

    if (y0 < y1) {
        ystep = 1;
    } else {
        ystep = -1;
20000c7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000c82:	82fb      	strh	r3, [r7, #22]
    }

    for (; x0<=x1; x0++) {
20000c84:	e02c      	b.n	20000ce0 <writeLine+0x128>
        if (steep) {
20000c86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
20000c8a:	2b00      	cmp	r3, #0
20000c8c:	d008      	beq.n	20000ca0 <writeLine+0xe8>
            drawPixel(y0, x0, color);
20000c8e:	88b9      	ldrh	r1, [r7, #4]
20000c90:	88fa      	ldrh	r2, [r7, #6]
20000c92:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
20000c94:	4608      	mov	r0, r1
20000c96:	4611      	mov	r1, r2
20000c98:	461a      	mov	r2, r3
20000c9a:	f7ff fe79 	bl	20000990 <drawPixel>
20000c9e:	e007      	b.n	20000cb0 <writeLine+0xf8>
        } else {
            drawPixel(x0, y0, color);
20000ca0:	88f9      	ldrh	r1, [r7, #6]
20000ca2:	88ba      	ldrh	r2, [r7, #4]
20000ca4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
20000ca6:	4608      	mov	r0, r1
20000ca8:	4611      	mov	r1, r2
20000caa:	461a      	mov	r2, r3
20000cac:	f7ff fe70 	bl	20000990 <drawPixel>
        }
        err -= dy;
20000cb0:	8aba      	ldrh	r2, [r7, #20]
20000cb2:	8a7b      	ldrh	r3, [r7, #18]
20000cb4:	ebc3 0302 	rsb	r3, r3, r2
20000cb8:	b29b      	uxth	r3, r3
20000cba:	82bb      	strh	r3, [r7, #20]
        if (err < 0) {
20000cbc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
20000cc0:	2b00      	cmp	r3, #0
20000cc2:	da09      	bge.n	20000cd8 <writeLine+0x120>
            y0 += ystep;
20000cc4:	88ba      	ldrh	r2, [r7, #4]
20000cc6:	8afb      	ldrh	r3, [r7, #22]
20000cc8:	4413      	add	r3, r2
20000cca:	b29b      	uxth	r3, r3
20000ccc:	80bb      	strh	r3, [r7, #4]
            err += dx;
20000cce:	8aba      	ldrh	r2, [r7, #20]
20000cd0:	8a3b      	ldrh	r3, [r7, #16]
20000cd2:	4413      	add	r3, r2
20000cd4:	b29b      	uxth	r3, r3
20000cd6:	82bb      	strh	r3, [r7, #20]
        ystep = 1;
    } else {
        ystep = -1;
    }

    for (; x0<=x1; x0++) {
20000cd8:	88fb      	ldrh	r3, [r7, #6]
20000cda:	f103 0301 	add.w	r3, r3, #1
20000cde:	80fb      	strh	r3, [r7, #6]
20000ce0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000ce4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
20000ce8:	429a      	cmp	r2, r3
20000cea:	ddcc      	ble.n	20000c86 <writeLine+0xce>
        if (err < 0) {
            y0 += ystep;
            err += dx;
        }
    }
}
20000cec:	f107 0720 	add.w	r7, r7, #32
20000cf0:	46bd      	mov	sp, r7
20000cf2:	bd80      	pop	{r7, pc}

20000cf4 <configureSPI>:


void configureSPI(uint8_t frameSize){
20000cf4:	b580      	push	{r7, lr}
20000cf6:	b084      	sub	sp, #16
20000cf8:	af02      	add	r7, sp, #8
20000cfa:	4603      	mov	r3, r0
20000cfc:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_configure_master_mode(
20000cfe:	79fb      	ldrb	r3, [r7, #7]
20000d00:	9300      	str	r3, [sp, #0]
20000d02:	f642 30a4 	movw	r0, #11172	; 0x2ba4
20000d06:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d0a:	f04f 0100 	mov.w	r1, #0
20000d0e:	f04f 0200 	mov.w	r2, #0
20000d12:	f04f 0302 	mov.w	r3, #2
20000d16:	f000 fa01 	bl	2000111c <MSS_SPI_configure_master_mode>
		MSS_SPI_SLAVE_0,
		MSS_SPI_MODE0,
		MSS_SPI_PCLK_DIV_8,
		frameSize
	);
}
20000d1a:	f107 0708 	add.w	r7, r7, #8
20000d1e:	46bd      	mov	sp, r7
20000d20:	bd80      	pop	{r7, pc}
20000d22:	bf00      	nop

20000d24 <sendSPI>:

void sendSPI(uint8_t data){
20000d24:	b580      	push	{r7, lr}
20000d26:	b082      	sub	sp, #8
20000d28:	af00      	add	r7, sp, #0
20000d2a:	4603      	mov	r3, r0
20000d2c:	71fb      	strb	r3, [r7, #7]
	
	MSS_SPI_transfer_frame( &g_mss_spi1, data);
20000d2e:	79fb      	ldrb	r3, [r7, #7]
20000d30:	f642 30a4 	movw	r0, #11172	; 0x2ba4
20000d34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d38:	4619      	mov	r1, r3
20000d3a:	f000 fb4b 	bl	200013d4 <MSS_SPI_transfer_frame>
	
}
20000d3e:	f107 0708 	add.w	r7, r7, #8
20000d42:	46bd      	mov	sp, r7
20000d44:	bd80      	pop	{r7, pc}
20000d46:	bf00      	nop

20000d48 <sendSPI16>:

void sendSPI16(uint16_t data){
20000d48:	b580      	push	{r7, lr}
20000d4a:	b082      	sub	sp, #8
20000d4c:	af00      	add	r7, sp, #0
20000d4e:	4603      	mov	r3, r0
20000d50:	80fb      	strh	r3, [r7, #6]
	MSS_SPI_transfer_frame(&g_mss_spi1, data>>8);
20000d52:	88fb      	ldrh	r3, [r7, #6]
20000d54:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000d58:	b29b      	uxth	r3, r3
20000d5a:	f642 30a4 	movw	r0, #11172	; 0x2ba4
20000d5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d62:	4619      	mov	r1, r3
20000d64:	f000 fb36 	bl	200013d4 <MSS_SPI_transfer_frame>
	MSS_SPI_transfer_frame(&g_mss_spi1, data);
20000d68:	88fb      	ldrh	r3, [r7, #6]
20000d6a:	f642 30a4 	movw	r0, #11172	; 0x2ba4
20000d6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d72:	4619      	mov	r1, r3
20000d74:	f000 fb2e 	bl	200013d4 <MSS_SPI_transfer_frame>
}
20000d78:	f107 0708 	add.w	r7, r7, #8
20000d7c:	46bd      	mov	sp, r7
20000d7e:	bd80      	pop	{r7, pc}

20000d80 <set_SPI_CS>:

void set_SPI_CS(){
20000d80:	b580      	push	{r7, lr}
20000d82:	af00      	add	r7, sp, #0
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000d84:	f642 30a4 	movw	r0, #11172	; 0x2ba4
20000d88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d8c:	f04f 0100 	mov.w	r1, #0
20000d90:	f000 fa54 	bl	2000123c <MSS_SPI_set_slave_select>
}
20000d94:	bd80      	pop	{r7, pc}
20000d96:	bf00      	nop

20000d98 <clear_SPI_CS>:

void clear_SPI_CS(){
20000d98:	b580      	push	{r7, lr}
20000d9a:	af00      	add	r7, sp, #0
	MSS_SPI_clear_slave_select( &g_mss_spi1, MSS_SPI_SLAVE_0 );
20000d9c:	f642 30a4 	movw	r0, #11172	; 0x2ba4
20000da0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000da4:	f04f 0100 	mov.w	r1, #0
20000da8:	f000 facc 	bl	20001344 <MSS_SPI_clear_slave_select>
}
20000dac:	bd80      	pop	{r7, pc}
20000dae:	bf00      	nop

20000db0 <set_DC_HIGH>:

void set_DC_HIGH(){
20000db0:	b580      	push	{r7, lr}
20000db2:	af00      	add	r7, sp, #0
	MSS_GPIO_set_output(DC, 1);
20000db4:	f04f 0000 	mov.w	r0, #0
20000db8:	f04f 0101 	mov.w	r1, #1
20000dbc:	f000 fe3c 	bl	20001a38 <MSS_GPIO_set_output>
}
20000dc0:	bd80      	pop	{r7, pc}
20000dc2:	bf00      	nop

20000dc4 <set_DC_LOW>:

void set_DC_LOW(){
20000dc4:	b580      	push	{r7, lr}
20000dc6:	af00      	add	r7, sp, #0
	MSS_GPIO_set_output(DC, 0);
20000dc8:	f04f 0000 	mov.w	r0, #0
20000dcc:	f04f 0100 	mov.w	r1, #0
20000dd0:	f000 fe32 	bl	20001a38 <MSS_GPIO_set_output>
}
20000dd4:	bd80      	pop	{r7, pc}
20000dd6:	bf00      	nop

20000dd8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000dd8:	b480      	push	{r7}
20000dda:	b083      	sub	sp, #12
20000ddc:	af00      	add	r7, sp, #0
20000dde:	4603      	mov	r3, r0
20000de0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000de2:	f24e 1300 	movw	r3, #57600	; 0xe100
20000de6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000dea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000dee:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000df2:	88f9      	ldrh	r1, [r7, #6]
20000df4:	f001 011f 	and.w	r1, r1, #31
20000df8:	f04f 0001 	mov.w	r0, #1
20000dfc:	fa00 f101 	lsl.w	r1, r0, r1
20000e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000e04:	f107 070c 	add.w	r7, r7, #12
20000e08:	46bd      	mov	sp, r7
20000e0a:	bc80      	pop	{r7}
20000e0c:	4770      	bx	lr
20000e0e:	bf00      	nop

20000e10 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000e10:	b480      	push	{r7}
20000e12:	b083      	sub	sp, #12
20000e14:	af00      	add	r7, sp, #0
20000e16:	4603      	mov	r3, r0
20000e18:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000e1a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000e1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000e22:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000e26:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000e2a:	88f9      	ldrh	r1, [r7, #6]
20000e2c:	f001 011f 	and.w	r1, r1, #31
20000e30:	f04f 0001 	mov.w	r0, #1
20000e34:	fa00 f101 	lsl.w	r1, r0, r1
20000e38:	f102 0220 	add.w	r2, r2, #32
20000e3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000e40:	f107 070c 	add.w	r7, r7, #12
20000e44:	46bd      	mov	sp, r7
20000e46:	bc80      	pop	{r7}
20000e48:	4770      	bx	lr
20000e4a:	bf00      	nop

20000e4c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000e4c:	b480      	push	{r7}
20000e4e:	b083      	sub	sp, #12
20000e50:	af00      	add	r7, sp, #0
20000e52:	4603      	mov	r3, r0
20000e54:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000e56:	f24e 1300 	movw	r3, #57600	; 0xe100
20000e5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000e5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000e62:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000e66:	88f9      	ldrh	r1, [r7, #6]
20000e68:	f001 011f 	and.w	r1, r1, #31
20000e6c:	f04f 0001 	mov.w	r0, #1
20000e70:	fa00 f101 	lsl.w	r1, r0, r1
20000e74:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000e78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000e7c:	f107 070c 	add.w	r7, r7, #12
20000e80:	46bd      	mov	sp, r7
20000e82:	bc80      	pop	{r7}
20000e84:	4770      	bx	lr
20000e86:	bf00      	nop

20000e88 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20000e88:	b580      	push	{r7, lr}
20000e8a:	b084      	sub	sp, #16
20000e8c:	af00      	add	r7, sp, #0
20000e8e:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20000e90:	687a      	ldr	r2, [r7, #4]
20000e92:	f642 4328 	movw	r3, #11304	; 0x2c28
20000e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e9a:	429a      	cmp	r2, r3
20000e9c:	d007      	beq.n	20000eae <MSS_SPI_init+0x26>
20000e9e:	687a      	ldr	r2, [r7, #4]
20000ea0:	f642 33a4 	movw	r3, #11172	; 0x2ba4
20000ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ea8:	429a      	cmp	r2, r3
20000eaa:	d000      	beq.n	20000eae <MSS_SPI_init+0x26>
20000eac:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20000eae:	687b      	ldr	r3, [r7, #4]
20000eb0:	889b      	ldrh	r3, [r3, #4]
20000eb2:	b21b      	sxth	r3, r3
20000eb4:	4618      	mov	r0, r3
20000eb6:	f7ff ffab 	bl	20000e10 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20000eba:	6878      	ldr	r0, [r7, #4]
20000ebc:	f04f 0100 	mov.w	r1, #0
20000ec0:	f04f 0284 	mov.w	r2, #132	; 0x84
20000ec4:	f001 fc7e 	bl	200027c4 <memset>
    
    this_spi->cmd_done = 1u;
20000ec8:	687b      	ldr	r3, [r7, #4]
20000eca:	f04f 0201 	mov.w	r2, #1
20000ece:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20000ed0:	f04f 0300 	mov.w	r3, #0
20000ed4:	81fb      	strh	r3, [r7, #14]
20000ed6:	e00d      	b.n	20000ef4 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20000ed8:	89fb      	ldrh	r3, [r7, #14]
20000eda:	687a      	ldr	r2, [r7, #4]
20000edc:	f103 0306 	add.w	r3, r3, #6
20000ee0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20000ee4:	4413      	add	r3, r2
20000ee6:	f04f 32ff 	mov.w	r2, #4294967295
20000eea:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20000eec:	89fb      	ldrh	r3, [r7, #14]
20000eee:	f103 0301 	add.w	r3, r3, #1
20000ef2:	81fb      	strh	r3, [r7, #14]
20000ef4:	89fb      	ldrh	r3, [r7, #14]
20000ef6:	2b07      	cmp	r3, #7
20000ef8:	d9ee      	bls.n	20000ed8 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20000efa:	687a      	ldr	r2, [r7, #4]
20000efc:	f642 4328 	movw	r3, #11304	; 0x2c28
20000f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f04:	429a      	cmp	r2, r3
20000f06:	d126      	bne.n	20000f56 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20000f08:	687a      	ldr	r2, [r7, #4]
20000f0a:	f241 0300 	movw	r3, #4096	; 0x1000
20000f0e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000f12:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20000f14:	687b      	ldr	r3, [r7, #4]
20000f16:	f04f 020c 	mov.w	r2, #12
20000f1a:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20000f1c:	f242 0300 	movw	r3, #8192	; 0x2000
20000f20:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000f24:	f242 0200 	movw	r2, #8192	; 0x2000
20000f28:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000f2c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000f2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20000f32:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20000f34:	f04f 000c 	mov.w	r0, #12
20000f38:	f7ff ff88 	bl	20000e4c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20000f3c:	f242 0300 	movw	r3, #8192	; 0x2000
20000f40:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000f44:	f242 0200 	movw	r2, #8192	; 0x2000
20000f48:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000f4c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000f4e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20000f52:	631a      	str	r2, [r3, #48]	; 0x30
20000f54:	e025      	b.n	20000fa2 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20000f56:	687a      	ldr	r2, [r7, #4]
20000f58:	f241 0300 	movw	r3, #4096	; 0x1000
20000f5c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000f60:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20000f62:	687b      	ldr	r3, [r7, #4]
20000f64:	f04f 020d 	mov.w	r2, #13
20000f68:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20000f6a:	f242 0300 	movw	r3, #8192	; 0x2000
20000f6e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000f72:	f242 0200 	movw	r2, #8192	; 0x2000
20000f76:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000f7a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000f7c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20000f80:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20000f82:	f04f 000d 	mov.w	r0, #13
20000f86:	f7ff ff61 	bl	20000e4c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20000f8a:	f242 0300 	movw	r3, #8192	; 0x2000
20000f8e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000f92:	f242 0200 	movw	r2, #8192	; 0x2000
20000f96:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000f9a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000f9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20000fa0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20000fa2:	687b      	ldr	r3, [r7, #4]
20000fa4:	681b      	ldr	r3, [r3, #0]
20000fa6:	687a      	ldr	r2, [r7, #4]
20000fa8:	6812      	ldr	r2, [r2, #0]
20000faa:	6812      	ldr	r2, [r2, #0]
20000fac:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20000fb0:	601a      	str	r2, [r3, #0]
}
20000fb2:	f107 0710 	add.w	r7, r7, #16
20000fb6:	46bd      	mov	sp, r7
20000fb8:	bd80      	pop	{r7, pc}
20000fba:	bf00      	nop

20000fbc <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20000fbc:	b580      	push	{r7, lr}
20000fbe:	b08a      	sub	sp, #40	; 0x28
20000fc0:	af00      	add	r7, sp, #0
20000fc2:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20000fc4:	687b      	ldr	r3, [r7, #4]
20000fc6:	681b      	ldr	r3, [r3, #0]
20000fc8:	681b      	ldr	r3, [r3, #0]
20000fca:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20000fcc:	687b      	ldr	r3, [r7, #4]
20000fce:	681b      	ldr	r3, [r3, #0]
20000fd0:	699b      	ldr	r3, [r3, #24]
20000fd2:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20000fd4:	687b      	ldr	r3, [r7, #4]
20000fd6:	681b      	ldr	r3, [r3, #0]
20000fd8:	685b      	ldr	r3, [r3, #4]
20000fda:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20000fdc:	687b      	ldr	r3, [r7, #4]
20000fde:	681b      	ldr	r3, [r3, #0]
20000fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20000fe2:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20000fe4:	687b      	ldr	r3, [r7, #4]
20000fe6:	681b      	ldr	r3, [r3, #0]
20000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20000fea:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20000fec:	687b      	ldr	r3, [r7, #4]
20000fee:	681b      	ldr	r3, [r3, #0]
20000ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20000ff2:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20000ff4:	687b      	ldr	r3, [r7, #4]
20000ff6:	681b      	ldr	r3, [r3, #0]
20000ff8:	69db      	ldr	r3, [r3, #28]
20000ffa:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20000ffc:	687a      	ldr	r2, [r7, #4]
20000ffe:	f642 4328 	movw	r3, #11304	; 0x2c28
20001002:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001006:	429a      	cmp	r2, r3
20001008:	d12e      	bne.n	20001068 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000100a:	687a      	ldr	r2, [r7, #4]
2000100c:	f241 0300 	movw	r3, #4096	; 0x1000
20001010:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001014:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20001016:	687b      	ldr	r3, [r7, #4]
20001018:	f04f 020c 	mov.w	r2, #12
2000101c:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000101e:	f242 0300 	movw	r3, #8192	; 0x2000
20001022:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001026:	f242 0200 	movw	r2, #8192	; 0x2000
2000102a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000102e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001030:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001034:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20001036:	f04f 000c 	mov.w	r0, #12
2000103a:	f7ff ff07 	bl	20000e4c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000103e:	f242 0300 	movw	r3, #8192	; 0x2000
20001042:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001046:	f242 0200 	movw	r2, #8192	; 0x2000
2000104a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000104e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001050:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001054:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001056:	687b      	ldr	r3, [r7, #4]
20001058:	681b      	ldr	r3, [r3, #0]
2000105a:	687a      	ldr	r2, [r7, #4]
2000105c:	6812      	ldr	r2, [r2, #0]
2000105e:	6812      	ldr	r2, [r2, #0]
20001060:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001064:	601a      	str	r2, [r3, #0]
20001066:	e02d      	b.n	200010c4 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001068:	687a      	ldr	r2, [r7, #4]
2000106a:	f241 0300 	movw	r3, #4096	; 0x1000
2000106e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001072:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001074:	687b      	ldr	r3, [r7, #4]
20001076:	f04f 020d 	mov.w	r2, #13
2000107a:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000107c:	f242 0300 	movw	r3, #8192	; 0x2000
20001080:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001084:	f242 0200 	movw	r2, #8192	; 0x2000
20001088:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000108c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000108e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001092:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001094:	f04f 000d 	mov.w	r0, #13
20001098:	f7ff fed8 	bl	20000e4c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000109c:	f242 0300 	movw	r3, #8192	; 0x2000
200010a0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200010a4:	f242 0200 	movw	r2, #8192	; 0x2000
200010a8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200010ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
200010ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200010b2:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200010b4:	687b      	ldr	r3, [r7, #4]
200010b6:	681b      	ldr	r3, [r3, #0]
200010b8:	687a      	ldr	r2, [r7, #4]
200010ba:	6812      	ldr	r2, [r2, #0]
200010bc:	6812      	ldr	r2, [r2, #0]
200010be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200010c2:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
200010c4:	68fb      	ldr	r3, [r7, #12]
200010c6:	f023 0301 	bic.w	r3, r3, #1
200010ca:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
200010cc:	687b      	ldr	r3, [r7, #4]
200010ce:	681b      	ldr	r3, [r3, #0]
200010d0:	68fa      	ldr	r2, [r7, #12]
200010d2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
200010d4:	687b      	ldr	r3, [r7, #4]
200010d6:	681b      	ldr	r3, [r3, #0]
200010d8:	693a      	ldr	r2, [r7, #16]
200010da:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
200010dc:	687b      	ldr	r3, [r7, #4]
200010de:	681b      	ldr	r3, [r3, #0]
200010e0:	697a      	ldr	r2, [r7, #20]
200010e2:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200010e4:	687b      	ldr	r3, [r7, #4]
200010e6:	681b      	ldr	r3, [r3, #0]
200010e8:	687a      	ldr	r2, [r7, #4]
200010ea:	6812      	ldr	r2, [r2, #0]
200010ec:	6812      	ldr	r2, [r2, #0]
200010ee:	f042 0201 	orr.w	r2, r2, #1
200010f2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
200010f4:	687b      	ldr	r3, [r7, #4]
200010f6:	681b      	ldr	r3, [r3, #0]
200010f8:	69ba      	ldr	r2, [r7, #24]
200010fa:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
200010fc:	687b      	ldr	r3, [r7, #4]
200010fe:	681b      	ldr	r3, [r3, #0]
20001100:	69fa      	ldr	r2, [r7, #28]
20001102:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20001104:	687b      	ldr	r3, [r7, #4]
20001106:	681b      	ldr	r3, [r3, #0]
20001108:	6a3a      	ldr	r2, [r7, #32]
2000110a:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
2000110c:	687b      	ldr	r3, [r7, #4]
2000110e:	681b      	ldr	r3, [r3, #0]
20001110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20001112:	61da      	str	r2, [r3, #28]
}
20001114:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001118:	46bd      	mov	sp, r7
2000111a:	bd80      	pop	{r7, pc}

2000111c <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
2000111c:	b580      	push	{r7, lr}
2000111e:	b084      	sub	sp, #16
20001120:	af00      	add	r7, sp, #0
20001122:	60f8      	str	r0, [r7, #12]
20001124:	607a      	str	r2, [r7, #4]
20001126:	460a      	mov	r2, r1
20001128:	72fa      	strb	r2, [r7, #11]
2000112a:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000112c:	68fa      	ldr	r2, [r7, #12]
2000112e:	f642 4328 	movw	r3, #11304	; 0x2c28
20001132:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001136:	429a      	cmp	r2, r3
20001138:	d007      	beq.n	2000114a <MSS_SPI_configure_master_mode+0x2e>
2000113a:	68fa      	ldr	r2, [r7, #12]
2000113c:	f642 33a4 	movw	r3, #11172	; 0x2ba4
20001140:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001144:	429a      	cmp	r2, r3
20001146:	d000      	beq.n	2000114a <MSS_SPI_configure_master_mode+0x2e>
20001148:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
2000114a:	7afb      	ldrb	r3, [r7, #11]
2000114c:	2b07      	cmp	r3, #7
2000114e:	d900      	bls.n	20001152 <MSS_SPI_configure_master_mode+0x36>
20001150:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20001152:	7e3b      	ldrb	r3, [r7, #24]
20001154:	2b20      	cmp	r3, #32
20001156:	d900      	bls.n	2000115a <MSS_SPI_configure_master_mode+0x3e>
20001158:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000115a:	68fb      	ldr	r3, [r7, #12]
2000115c:	889b      	ldrh	r3, [r3, #4]
2000115e:	b21b      	sxth	r3, r3
20001160:	4618      	mov	r0, r3
20001162:	f7ff fe55 	bl	20000e10 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20001166:	68fb      	ldr	r3, [r7, #12]
20001168:	f04f 0200 	mov.w	r2, #0
2000116c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001170:	68fb      	ldr	r3, [r7, #12]
20001172:	681b      	ldr	r3, [r3, #0]
20001174:	68fa      	ldr	r2, [r7, #12]
20001176:	6812      	ldr	r2, [r2, #0]
20001178:	6812      	ldr	r2, [r2, #0]
2000117a:	f022 0201 	bic.w	r2, r2, #1
2000117e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001180:	68fb      	ldr	r3, [r7, #12]
20001182:	681b      	ldr	r3, [r3, #0]
20001184:	68fa      	ldr	r2, [r7, #12]
20001186:	6812      	ldr	r2, [r2, #0]
20001188:	6812      	ldr	r2, [r2, #0]
2000118a:	f042 0202 	orr.w	r2, r2, #2
2000118e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001190:	68fb      	ldr	r3, [r7, #12]
20001192:	681b      	ldr	r3, [r3, #0]
20001194:	68fa      	ldr	r2, [r7, #12]
20001196:	6812      	ldr	r2, [r2, #0]
20001198:	6812      	ldr	r2, [r2, #0]
2000119a:	f042 0201 	orr.w	r2, r2, #1
2000119e:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
200011a0:	7afb      	ldrb	r3, [r7, #11]
200011a2:	2b07      	cmp	r3, #7
200011a4:	d83f      	bhi.n	20001226 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200011a6:	687b      	ldr	r3, [r7, #4]
200011a8:	2b00      	cmp	r3, #0
200011aa:	d00b      	beq.n	200011c4 <MSS_SPI_configure_master_mode+0xa8>
200011ac:	687b      	ldr	r3, [r7, #4]
200011ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
200011b2:	d007      	beq.n	200011c4 <MSS_SPI_configure_master_mode+0xa8>
200011b4:	687b      	ldr	r3, [r7, #4]
200011b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
200011ba:	d003      	beq.n	200011c4 <MSS_SPI_configure_master_mode+0xa8>
200011bc:	687b      	ldr	r3, [r7, #4]
200011be:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
200011c2:	d10f      	bne.n	200011e4 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
200011c4:	7afa      	ldrb	r2, [r7, #11]
200011c6:	6879      	ldr	r1, [r7, #4]
200011c8:	f240 1302 	movw	r3, #258	; 0x102
200011cc:	f2c2 4300 	movt	r3, #9216	; 0x2400
200011d0:	ea41 0303 	orr.w	r3, r1, r3
200011d4:	68f9      	ldr	r1, [r7, #12]
200011d6:	f102 0206 	add.w	r2, r2, #6
200011da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200011de:	440a      	add	r2, r1
200011e0:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200011e2:	e00e      	b.n	20001202 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
200011e4:	7afa      	ldrb	r2, [r7, #11]
200011e6:	6879      	ldr	r1, [r7, #4]
200011e8:	f240 1302 	movw	r3, #258	; 0x102
200011ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f0:	ea41 0303 	orr.w	r3, r1, r3
200011f4:	68f9      	ldr	r1, [r7, #12]
200011f6:	f102 0206 	add.w	r2, r2, #6
200011fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200011fe:	440a      	add	r2, r1
20001200:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20001202:	7afb      	ldrb	r3, [r7, #11]
20001204:	68fa      	ldr	r2, [r7, #12]
20001206:	f103 0306 	add.w	r3, r3, #6
2000120a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000120e:	4413      	add	r3, r2
20001210:	7e3a      	ldrb	r2, [r7, #24]
20001212:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20001214:	7afb      	ldrb	r3, [r7, #11]
20001216:	68fa      	ldr	r2, [r7, #12]
20001218:	f103 0306 	add.w	r3, r3, #6
2000121c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001220:	4413      	add	r3, r2
20001222:	78fa      	ldrb	r2, [r7, #3]
20001224:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001226:	68fb      	ldr	r3, [r7, #12]
20001228:	889b      	ldrh	r3, [r3, #4]
2000122a:	b21b      	sxth	r3, r3
2000122c:	4618      	mov	r0, r3
2000122e:	f7ff fdd3 	bl	20000dd8 <NVIC_EnableIRQ>
}
20001232:	f107 0710 	add.w	r7, r7, #16
20001236:	46bd      	mov	sp, r7
20001238:	bd80      	pop	{r7, pc}
2000123a:	bf00      	nop

2000123c <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
2000123c:	b580      	push	{r7, lr}
2000123e:	b084      	sub	sp, #16
20001240:	af00      	add	r7, sp, #0
20001242:	6078      	str	r0, [r7, #4]
20001244:	460b      	mov	r3, r1
20001246:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001248:	687a      	ldr	r2, [r7, #4]
2000124a:	f642 4328 	movw	r3, #11304	; 0x2c28
2000124e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001252:	429a      	cmp	r2, r3
20001254:	d007      	beq.n	20001266 <MSS_SPI_set_slave_select+0x2a>
20001256:	687a      	ldr	r2, [r7, #4]
20001258:	f642 33a4 	movw	r3, #11172	; 0x2ba4
2000125c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001260:	429a      	cmp	r2, r3
20001262:	d000      	beq.n	20001266 <MSS_SPI_set_slave_select+0x2a>
20001264:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001266:	687b      	ldr	r3, [r7, #4]
20001268:	681b      	ldr	r3, [r3, #0]
2000126a:	681b      	ldr	r3, [r3, #0]
2000126c:	f003 0302 	and.w	r3, r3, #2
20001270:	2b00      	cmp	r3, #0
20001272:	d100      	bne.n	20001276 <MSS_SPI_set_slave_select+0x3a>
20001274:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20001276:	78fb      	ldrb	r3, [r7, #3]
20001278:	687a      	ldr	r2, [r7, #4]
2000127a:	f103 0306 	add.w	r3, r3, #6
2000127e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001282:	4413      	add	r3, r2
20001284:	685b      	ldr	r3, [r3, #4]
20001286:	f1b3 3fff 	cmp.w	r3, #4294967295
2000128a:	d100      	bne.n	2000128e <MSS_SPI_set_slave_select+0x52>
2000128c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000128e:	687b      	ldr	r3, [r7, #4]
20001290:	889b      	ldrh	r3, [r3, #4]
20001292:	b21b      	sxth	r3, r3
20001294:	4618      	mov	r0, r3
20001296:	f7ff fdbb 	bl	20000e10 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000129a:	687b      	ldr	r3, [r7, #4]
2000129c:	681b      	ldr	r3, [r3, #0]
2000129e:	689b      	ldr	r3, [r3, #8]
200012a0:	f003 0304 	and.w	r3, r3, #4
200012a4:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200012a6:	68fb      	ldr	r3, [r7, #12]
200012a8:	2b00      	cmp	r3, #0
200012aa:	d002      	beq.n	200012b2 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
200012ac:	6878      	ldr	r0, [r7, #4]
200012ae:	f7ff fe85 	bl	20000fbc <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200012b2:	687b      	ldr	r3, [r7, #4]
200012b4:	681b      	ldr	r3, [r3, #0]
200012b6:	687a      	ldr	r2, [r7, #4]
200012b8:	6812      	ldr	r2, [r2, #0]
200012ba:	6812      	ldr	r2, [r2, #0]
200012bc:	f022 0201 	bic.w	r2, r2, #1
200012c0:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
200012c2:	687b      	ldr	r3, [r7, #4]
200012c4:	681a      	ldr	r2, [r3, #0]
200012c6:	78fb      	ldrb	r3, [r7, #3]
200012c8:	6879      	ldr	r1, [r7, #4]
200012ca:	f103 0306 	add.w	r3, r3, #6
200012ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200012d2:	440b      	add	r3, r1
200012d4:	685b      	ldr	r3, [r3, #4]
200012d6:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
200012d8:	687b      	ldr	r3, [r7, #4]
200012da:	681a      	ldr	r2, [r3, #0]
200012dc:	78fb      	ldrb	r3, [r7, #3]
200012de:	6879      	ldr	r1, [r7, #4]
200012e0:	f103 0306 	add.w	r3, r3, #6
200012e4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200012e8:	440b      	add	r3, r1
200012ea:	7a5b      	ldrb	r3, [r3, #9]
200012ec:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
200012ee:	687b      	ldr	r3, [r7, #4]
200012f0:	681a      	ldr	r2, [r3, #0]
200012f2:	78fb      	ldrb	r3, [r7, #3]
200012f4:	6879      	ldr	r1, [r7, #4]
200012f6:	f103 0306 	add.w	r3, r3, #6
200012fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200012fe:	440b      	add	r3, r1
20001300:	7a1b      	ldrb	r3, [r3, #8]
20001302:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001304:	687b      	ldr	r3, [r7, #4]
20001306:	681b      	ldr	r3, [r3, #0]
20001308:	687a      	ldr	r2, [r7, #4]
2000130a:	6812      	ldr	r2, [r2, #0]
2000130c:	6812      	ldr	r2, [r2, #0]
2000130e:	f042 0201 	orr.w	r2, r2, #1
20001312:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20001314:	687b      	ldr	r3, [r7, #4]
20001316:	681b      	ldr	r3, [r3, #0]
20001318:	687a      	ldr	r2, [r7, #4]
2000131a:	6812      	ldr	r2, [r2, #0]
2000131c:	69d1      	ldr	r1, [r2, #28]
2000131e:	78fa      	ldrb	r2, [r7, #3]
20001320:	f04f 0001 	mov.w	r0, #1
20001324:	fa00 f202 	lsl.w	r2, r0, r2
20001328:	ea41 0202 	orr.w	r2, r1, r2
2000132c:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000132e:	687b      	ldr	r3, [r7, #4]
20001330:	889b      	ldrh	r3, [r3, #4]
20001332:	b21b      	sxth	r3, r3
20001334:	4618      	mov	r0, r3
20001336:	f7ff fd4f 	bl	20000dd8 <NVIC_EnableIRQ>
}
2000133a:	f107 0710 	add.w	r7, r7, #16
2000133e:	46bd      	mov	sp, r7
20001340:	bd80      	pop	{r7, pc}
20001342:	bf00      	nop

20001344 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001344:	b580      	push	{r7, lr}
20001346:	b084      	sub	sp, #16
20001348:	af00      	add	r7, sp, #0
2000134a:	6078      	str	r0, [r7, #4]
2000134c:	460b      	mov	r3, r1
2000134e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001350:	687a      	ldr	r2, [r7, #4]
20001352:	f642 4328 	movw	r3, #11304	; 0x2c28
20001356:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000135a:	429a      	cmp	r2, r3
2000135c:	d007      	beq.n	2000136e <MSS_SPI_clear_slave_select+0x2a>
2000135e:	687a      	ldr	r2, [r7, #4]
20001360:	f642 33a4 	movw	r3, #11172	; 0x2ba4
20001364:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001368:	429a      	cmp	r2, r3
2000136a:	d000      	beq.n	2000136e <MSS_SPI_clear_slave_select+0x2a>
2000136c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000136e:	687b      	ldr	r3, [r7, #4]
20001370:	681b      	ldr	r3, [r3, #0]
20001372:	681b      	ldr	r3, [r3, #0]
20001374:	f003 0302 	and.w	r3, r3, #2
20001378:	2b00      	cmp	r3, #0
2000137a:	d100      	bne.n	2000137e <MSS_SPI_clear_slave_select+0x3a>
2000137c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000137e:	687b      	ldr	r3, [r7, #4]
20001380:	889b      	ldrh	r3, [r3, #4]
20001382:	b21b      	sxth	r3, r3
20001384:	4618      	mov	r0, r3
20001386:	f7ff fd43 	bl	20000e10 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000138a:	687b      	ldr	r3, [r7, #4]
2000138c:	681b      	ldr	r3, [r3, #0]
2000138e:	689b      	ldr	r3, [r3, #8]
20001390:	f003 0304 	and.w	r3, r3, #4
20001394:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001396:	68fb      	ldr	r3, [r7, #12]
20001398:	2b00      	cmp	r3, #0
2000139a:	d002      	beq.n	200013a2 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
2000139c:	6878      	ldr	r0, [r7, #4]
2000139e:	f7ff fe0d 	bl	20000fbc <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
200013a2:	687b      	ldr	r3, [r7, #4]
200013a4:	681b      	ldr	r3, [r3, #0]
200013a6:	687a      	ldr	r2, [r7, #4]
200013a8:	6812      	ldr	r2, [r2, #0]
200013aa:	69d1      	ldr	r1, [r2, #28]
200013ac:	78fa      	ldrb	r2, [r7, #3]
200013ae:	f04f 0001 	mov.w	r0, #1
200013b2:	fa00 f202 	lsl.w	r2, r0, r2
200013b6:	ea6f 0202 	mvn.w	r2, r2
200013ba:	ea01 0202 	and.w	r2, r1, r2
200013be:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200013c0:	687b      	ldr	r3, [r7, #4]
200013c2:	889b      	ldrh	r3, [r3, #4]
200013c4:	b21b      	sxth	r3, r3
200013c6:	4618      	mov	r0, r3
200013c8:	f7ff fd06 	bl	20000dd8 <NVIC_EnableIRQ>
}
200013cc:	f107 0710 	add.w	r7, r7, #16
200013d0:	46bd      	mov	sp, r7
200013d2:	bd80      	pop	{r7, pc}

200013d4 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
200013d4:	b480      	push	{r7}
200013d6:	b087      	sub	sp, #28
200013d8:	af00      	add	r7, sp, #0
200013da:	6078      	str	r0, [r7, #4]
200013dc:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200013de:	687a      	ldr	r2, [r7, #4]
200013e0:	f642 4328 	movw	r3, #11304	; 0x2c28
200013e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013e8:	429a      	cmp	r2, r3
200013ea:	d007      	beq.n	200013fc <MSS_SPI_transfer_frame+0x28>
200013ec:	687a      	ldr	r2, [r7, #4]
200013ee:	f642 33a4 	movw	r3, #11172	; 0x2ba4
200013f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013f6:	429a      	cmp	r2, r3
200013f8:	d000      	beq.n	200013fc <MSS_SPI_transfer_frame+0x28>
200013fa:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200013fc:	687b      	ldr	r3, [r7, #4]
200013fe:	681b      	ldr	r3, [r3, #0]
20001400:	681b      	ldr	r3, [r3, #0]
20001402:	f003 0302 	and.w	r3, r3, #2
20001406:	2b00      	cmp	r3, #0
20001408:	d100      	bne.n	2000140c <MSS_SPI_transfer_frame+0x38>
2000140a:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
2000140c:	687b      	ldr	r3, [r7, #4]
2000140e:	681a      	ldr	r2, [r3, #0]
20001410:	687b      	ldr	r3, [r7, #4]
20001412:	681b      	ldr	r3, [r3, #0]
20001414:	6819      	ldr	r1, [r3, #0]
20001416:	f240 03ff 	movw	r3, #255	; 0xff
2000141a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000141e:	ea01 0303 	and.w	r3, r1, r3
20001422:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001426:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001428:	687b      	ldr	r3, [r7, #4]
2000142a:	681b      	ldr	r3, [r3, #0]
2000142c:	687a      	ldr	r2, [r7, #4]
2000142e:	6812      	ldr	r2, [r2, #0]
20001430:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001432:	f042 020c 	orr.w	r2, r2, #12
20001436:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001438:	687b      	ldr	r3, [r7, #4]
2000143a:	681b      	ldr	r3, [r3, #0]
2000143c:	689b      	ldr	r3, [r3, #8]
2000143e:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001442:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20001444:	e00b      	b.n	2000145e <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20001446:	687b      	ldr	r3, [r7, #4]
20001448:	681b      	ldr	r3, [r3, #0]
2000144a:	691b      	ldr	r3, [r3, #16]
2000144c:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
2000144e:	68bb      	ldr	r3, [r7, #8]
20001450:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001452:	687b      	ldr	r3, [r7, #4]
20001454:	681b      	ldr	r3, [r3, #0]
20001456:	689b      	ldr	r3, [r3, #8]
20001458:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000145c:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
2000145e:	68fb      	ldr	r3, [r7, #12]
20001460:	2b00      	cmp	r3, #0
20001462:	d0f0      	beq.n	20001446 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20001464:	687b      	ldr	r3, [r7, #4]
20001466:	681b      	ldr	r3, [r3, #0]
20001468:	683a      	ldr	r2, [r7, #0]
2000146a:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
2000146c:	687b      	ldr	r3, [r7, #4]
2000146e:	681b      	ldr	r3, [r3, #0]
20001470:	689b      	ldr	r3, [r3, #8]
20001472:	f003 0301 	and.w	r3, r3, #1
20001476:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20001478:	e005      	b.n	20001486 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
2000147a:	687b      	ldr	r3, [r7, #4]
2000147c:	681b      	ldr	r3, [r3, #0]
2000147e:	689b      	ldr	r3, [r3, #8]
20001480:	f003 0301 	and.w	r3, r3, #1
20001484:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20001486:	697b      	ldr	r3, [r7, #20]
20001488:	2b00      	cmp	r3, #0
2000148a:	d0f6      	beq.n	2000147a <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
2000148c:	687b      	ldr	r3, [r7, #4]
2000148e:	681b      	ldr	r3, [r3, #0]
20001490:	689b      	ldr	r3, [r3, #8]
20001492:	f003 0302 	and.w	r3, r3, #2
20001496:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20001498:	e005      	b.n	200014a6 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
2000149a:	687b      	ldr	r3, [r7, #4]
2000149c:	681b      	ldr	r3, [r3, #0]
2000149e:	689b      	ldr	r3, [r3, #8]
200014a0:	f003 0302 	and.w	r3, r3, #2
200014a4:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
200014a6:	693b      	ldr	r3, [r7, #16]
200014a8:	2b00      	cmp	r3, #0
200014aa:	d0f6      	beq.n	2000149a <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
200014ac:	687b      	ldr	r3, [r7, #4]
200014ae:	681b      	ldr	r3, [r3, #0]
200014b0:	691b      	ldr	r3, [r3, #16]
}
200014b2:	4618      	mov	r0, r3
200014b4:	f107 071c 	add.w	r7, r7, #28
200014b8:	46bd      	mov	sp, r7
200014ba:	bc80      	pop	{r7}
200014bc:	4770      	bx	lr
200014be:	bf00      	nop

200014c0 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200014c0:	b480      	push	{r7}
200014c2:	b085      	sub	sp, #20
200014c4:	af00      	add	r7, sp, #0
200014c6:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
200014c8:	f04f 0300 	mov.w	r3, #0
200014cc:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200014ce:	e00e      	b.n	200014ee <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
200014d0:	687b      	ldr	r3, [r7, #4]
200014d2:	681b      	ldr	r3, [r3, #0]
200014d4:	687a      	ldr	r2, [r7, #4]
200014d6:	6891      	ldr	r1, [r2, #8]
200014d8:	687a      	ldr	r2, [r7, #4]
200014da:	6912      	ldr	r2, [r2, #16]
200014dc:	440a      	add	r2, r1
200014de:	7812      	ldrb	r2, [r2, #0]
200014e0:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
200014e2:	687b      	ldr	r3, [r7, #4]
200014e4:	691b      	ldr	r3, [r3, #16]
200014e6:	f103 0201 	add.w	r2, r3, #1
200014ea:	687b      	ldr	r3, [r7, #4]
200014ec:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200014ee:	687b      	ldr	r3, [r7, #4]
200014f0:	681b      	ldr	r3, [r3, #0]
200014f2:	689b      	ldr	r3, [r3, #8]
200014f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
200014f8:	2b00      	cmp	r3, #0
200014fa:	d105      	bne.n	20001508 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
200014fc:	687b      	ldr	r3, [r7, #4]
200014fe:	691a      	ldr	r2, [r3, #16]
20001500:	687b      	ldr	r3, [r7, #4]
20001502:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001504:	429a      	cmp	r2, r3
20001506:	d3e3      	bcc.n	200014d0 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20001508:	687b      	ldr	r3, [r7, #4]
2000150a:	691a      	ldr	r2, [r3, #16]
2000150c:	687b      	ldr	r3, [r7, #4]
2000150e:	68db      	ldr	r3, [r3, #12]
20001510:	429a      	cmp	r2, r3
20001512:	d31c      	bcc.n	2000154e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001514:	e00e      	b.n	20001534 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20001516:	687b      	ldr	r3, [r7, #4]
20001518:	681b      	ldr	r3, [r3, #0]
2000151a:	687a      	ldr	r2, [r7, #4]
2000151c:	6951      	ldr	r1, [r2, #20]
2000151e:	687a      	ldr	r2, [r7, #4]
20001520:	69d2      	ldr	r2, [r2, #28]
20001522:	440a      	add	r2, r1
20001524:	7812      	ldrb	r2, [r2, #0]
20001526:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20001528:	687b      	ldr	r3, [r7, #4]
2000152a:	69db      	ldr	r3, [r3, #28]
2000152c:	f103 0201 	add.w	r2, r3, #1
20001530:	687b      	ldr	r3, [r7, #4]
20001532:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001534:	687b      	ldr	r3, [r7, #4]
20001536:	681b      	ldr	r3, [r3, #0]
20001538:	689b      	ldr	r3, [r3, #8]
2000153a:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000153e:	2b00      	cmp	r3, #0
20001540:	d105      	bne.n	2000154e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001542:	687b      	ldr	r3, [r7, #4]
20001544:	69da      	ldr	r2, [r3, #28]
20001546:	687b      	ldr	r3, [r7, #4]
20001548:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000154a:	429a      	cmp	r2, r3
2000154c:	d3e3      	bcc.n	20001516 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000154e:	687b      	ldr	r3, [r7, #4]
20001550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001552:	2b00      	cmp	r3, #0
20001554:	d01f      	beq.n	20001596 <fill_slave_tx_fifo+0xd6>
20001556:	687b      	ldr	r3, [r7, #4]
20001558:	691a      	ldr	r2, [r3, #16]
2000155a:	687b      	ldr	r3, [r7, #4]
2000155c:	68db      	ldr	r3, [r3, #12]
2000155e:	429a      	cmp	r2, r3
20001560:	d319      	bcc.n	20001596 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20001562:	687b      	ldr	r3, [r7, #4]
20001564:	69da      	ldr	r2, [r3, #28]
20001566:	687b      	ldr	r3, [r7, #4]
20001568:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000156a:	429a      	cmp	r2, r3
2000156c:	d313      	bcc.n	20001596 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000156e:	e008      	b.n	20001582 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20001570:	687b      	ldr	r3, [r7, #4]
20001572:	681b      	ldr	r3, [r3, #0]
20001574:	f04f 0200 	mov.w	r2, #0
20001578:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
2000157a:	68fb      	ldr	r3, [r7, #12]
2000157c:	f103 0301 	add.w	r3, r3, #1
20001580:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001582:	687b      	ldr	r3, [r7, #4]
20001584:	681b      	ldr	r3, [r3, #0]
20001586:	689b      	ldr	r3, [r3, #8]
20001588:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000158c:	2b00      	cmp	r3, #0
2000158e:	d102      	bne.n	20001596 <fill_slave_tx_fifo+0xd6>
20001590:	68fb      	ldr	r3, [r7, #12]
20001592:	2b1f      	cmp	r3, #31
20001594:	d9ec      	bls.n	20001570 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20001596:	f107 0714 	add.w	r7, r7, #20
2000159a:	46bd      	mov	sp, r7
2000159c:	bc80      	pop	{r7}
2000159e:	4770      	bx	lr

200015a0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200015a0:	b580      	push	{r7, lr}
200015a2:	b084      	sub	sp, #16
200015a4:	af00      	add	r7, sp, #0
200015a6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200015a8:	687b      	ldr	r3, [r7, #4]
200015aa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200015ae:	2b02      	cmp	r3, #2
200015b0:	d115      	bne.n	200015de <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200015b2:	e00c      	b.n	200015ce <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
200015b4:	687b      	ldr	r3, [r7, #4]
200015b6:	681b      	ldr	r3, [r3, #0]
200015b8:	691b      	ldr	r3, [r3, #16]
200015ba:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
200015bc:	687b      	ldr	r3, [r7, #4]
200015be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200015c0:	2b00      	cmp	r3, #0
200015c2:	d004      	beq.n	200015ce <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
200015c4:	687b      	ldr	r3, [r7, #4]
200015c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200015c8:	68fa      	ldr	r2, [r7, #12]
200015ca:	4610      	mov	r0, r2
200015cc:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200015ce:	687b      	ldr	r3, [r7, #4]
200015d0:	681b      	ldr	r3, [r3, #0]
200015d2:	689b      	ldr	r3, [r3, #8]
200015d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200015d8:	2b00      	cmp	r3, #0
200015da:	d0eb      	beq.n	200015b4 <read_slave_rx_fifo+0x14>
200015dc:	e032      	b.n	20001644 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200015de:	687b      	ldr	r3, [r7, #4]
200015e0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200015e4:	2b01      	cmp	r3, #1
200015e6:	d125      	bne.n	20001634 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200015e8:	e017      	b.n	2000161a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200015ea:	687b      	ldr	r3, [r7, #4]
200015ec:	681b      	ldr	r3, [r3, #0]
200015ee:	691b      	ldr	r3, [r3, #16]
200015f0:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
200015f2:	687b      	ldr	r3, [r7, #4]
200015f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200015f6:	687b      	ldr	r3, [r7, #4]
200015f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200015fa:	429a      	cmp	r2, r3
200015fc:	d207      	bcs.n	2000160e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200015fe:	687b      	ldr	r3, [r7, #4]
20001600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001602:	687b      	ldr	r3, [r7, #4]
20001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001606:	4413      	add	r3, r2
20001608:	68fa      	ldr	r2, [r7, #12]
2000160a:	b2d2      	uxtb	r2, r2
2000160c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
2000160e:	687b      	ldr	r3, [r7, #4]
20001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001612:	f103 0201 	add.w	r2, r3, #1
20001616:	687b      	ldr	r3, [r7, #4]
20001618:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000161a:	687b      	ldr	r3, [r7, #4]
2000161c:	681b      	ldr	r3, [r3, #0]
2000161e:	689b      	ldr	r3, [r3, #8]
20001620:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001624:	2b00      	cmp	r3, #0
20001626:	d0e0      	beq.n	200015ea <read_slave_rx_fifo+0x4a>
20001628:	e00c      	b.n	20001644 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000162a:	687b      	ldr	r3, [r7, #4]
2000162c:	681b      	ldr	r3, [r3, #0]
2000162e:	691b      	ldr	r3, [r3, #16]
20001630:	60fb      	str	r3, [r7, #12]
20001632:	e000      	b.n	20001636 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001634:	bf00      	nop
20001636:	687b      	ldr	r3, [r7, #4]
20001638:	681b      	ldr	r3, [r3, #0]
2000163a:	689b      	ldr	r3, [r3, #8]
2000163c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001640:	2b00      	cmp	r3, #0
20001642:	d0f2      	beq.n	2000162a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20001644:	f107 0710 	add.w	r7, r7, #16
20001648:	46bd      	mov	sp, r7
2000164a:	bd80      	pop	{r7, pc}

2000164c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
2000164c:	b580      	push	{r7, lr}
2000164e:	b086      	sub	sp, #24
20001650:	af00      	add	r7, sp, #0
20001652:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20001654:	687b      	ldr	r3, [r7, #4]
20001656:	681b      	ldr	r3, [r3, #0]
20001658:	f103 0320 	add.w	r3, r3, #32
2000165c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000165e:	687a      	ldr	r2, [r7, #4]
20001660:	f642 4328 	movw	r3, #11304	; 0x2c28
20001664:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001668:	429a      	cmp	r2, r3
2000166a:	d007      	beq.n	2000167c <mss_spi_isr+0x30>
2000166c:	687a      	ldr	r2, [r7, #4]
2000166e:	f642 33a4 	movw	r3, #11172	; 0x2ba4
20001672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001676:	429a      	cmp	r2, r3
20001678:	d000      	beq.n	2000167c <mss_spi_isr+0x30>
2000167a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
2000167c:	693b      	ldr	r3, [r7, #16]
2000167e:	681b      	ldr	r3, [r3, #0]
20001680:	f003 0302 	and.w	r3, r3, #2
20001684:	2b00      	cmp	r3, #0
20001686:	d052      	beq.n	2000172e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001688:	687b      	ldr	r3, [r7, #4]
2000168a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000168e:	2b02      	cmp	r3, #2
20001690:	d115      	bne.n	200016be <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001692:	e00c      	b.n	200016ae <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20001694:	687b      	ldr	r3, [r7, #4]
20001696:	681b      	ldr	r3, [r3, #0]
20001698:	691b      	ldr	r3, [r3, #16]
2000169a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
2000169c:	687b      	ldr	r3, [r7, #4]
2000169e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200016a0:	2b00      	cmp	r3, #0
200016a2:	d004      	beq.n	200016ae <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200016a4:	687b      	ldr	r3, [r7, #4]
200016a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200016a8:	68fa      	ldr	r2, [r7, #12]
200016aa:	4610      	mov	r0, r2
200016ac:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200016ae:	687b      	ldr	r3, [r7, #4]
200016b0:	681b      	ldr	r3, [r3, #0]
200016b2:	689b      	ldr	r3, [r3, #8]
200016b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200016b8:	2b00      	cmp	r3, #0
200016ba:	d0eb      	beq.n	20001694 <mss_spi_isr+0x48>
200016bc:	e032      	b.n	20001724 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200016be:	687b      	ldr	r3, [r7, #4]
200016c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200016c4:	2b01      	cmp	r3, #1
200016c6:	d125      	bne.n	20001714 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200016c8:	e017      	b.n	200016fa <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
200016ca:	687b      	ldr	r3, [r7, #4]
200016cc:	681b      	ldr	r3, [r3, #0]
200016ce:	691b      	ldr	r3, [r3, #16]
200016d0:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
200016d2:	687b      	ldr	r3, [r7, #4]
200016d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200016d6:	687b      	ldr	r3, [r7, #4]
200016d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200016da:	429a      	cmp	r2, r3
200016dc:	d207      	bcs.n	200016ee <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200016de:	687b      	ldr	r3, [r7, #4]
200016e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200016e2:	687b      	ldr	r3, [r7, #4]
200016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200016e6:	4413      	add	r3, r2
200016e8:	68fa      	ldr	r2, [r7, #12]
200016ea:	b2d2      	uxtb	r2, r2
200016ec:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
200016ee:	687b      	ldr	r3, [r7, #4]
200016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200016f2:	f103 0201 	add.w	r2, r3, #1
200016f6:	687b      	ldr	r3, [r7, #4]
200016f8:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200016fa:	687b      	ldr	r3, [r7, #4]
200016fc:	681b      	ldr	r3, [r3, #0]
200016fe:	689b      	ldr	r3, [r3, #8]
20001700:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001704:	2b00      	cmp	r3, #0
20001706:	d0e0      	beq.n	200016ca <mss_spi_isr+0x7e>
20001708:	e00c      	b.n	20001724 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000170a:	687b      	ldr	r3, [r7, #4]
2000170c:	681b      	ldr	r3, [r3, #0]
2000170e:	691b      	ldr	r3, [r3, #16]
20001710:	60fb      	str	r3, [r7, #12]
20001712:	e000      	b.n	20001716 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001714:	bf00      	nop
20001716:	687b      	ldr	r3, [r7, #4]
20001718:	681b      	ldr	r3, [r3, #0]
2000171a:	689b      	ldr	r3, [r3, #8]
2000171c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001720:	2b00      	cmp	r3, #0
20001722:	d0f2      	beq.n	2000170a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20001724:	687b      	ldr	r3, [r7, #4]
20001726:	681b      	ldr	r3, [r3, #0]
20001728:	f04f 0202 	mov.w	r2, #2
2000172c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
2000172e:	693b      	ldr	r3, [r7, #16]
20001730:	681b      	ldr	r3, [r3, #0]
20001732:	f003 0301 	and.w	r3, r3, #1
20001736:	b2db      	uxtb	r3, r3
20001738:	2b00      	cmp	r3, #0
2000173a:	d012      	beq.n	20001762 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000173c:	687b      	ldr	r3, [r7, #4]
2000173e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001742:	2b02      	cmp	r3, #2
20001744:	d105      	bne.n	20001752 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001746:	687b      	ldr	r3, [r7, #4]
20001748:	681b      	ldr	r3, [r3, #0]
2000174a:	687a      	ldr	r2, [r7, #4]
2000174c:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000174e:	615a      	str	r2, [r3, #20]
20001750:	e002      	b.n	20001758 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20001752:	6878      	ldr	r0, [r7, #4]
20001754:	f7ff feb4 	bl	200014c0 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20001758:	687b      	ldr	r3, [r7, #4]
2000175a:	681b      	ldr	r3, [r3, #0]
2000175c:	f04f 0201 	mov.w	r2, #1
20001760:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20001762:	693b      	ldr	r3, [r7, #16]
20001764:	681b      	ldr	r3, [r3, #0]
20001766:	f003 0310 	and.w	r3, r3, #16
2000176a:	2b00      	cmp	r3, #0
2000176c:	d023      	beq.n	200017b6 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
2000176e:	6878      	ldr	r0, [r7, #4]
20001770:	f7ff ff16 	bl	200015a0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20001774:	687b      	ldr	r3, [r7, #4]
20001776:	6a1b      	ldr	r3, [r3, #32]
20001778:	2b00      	cmp	r3, #0
2000177a:	d00b      	beq.n	20001794 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
2000177c:	687b      	ldr	r3, [r7, #4]
2000177e:	6a1b      	ldr	r3, [r3, #32]
20001780:	687a      	ldr	r2, [r7, #4]
20001782:	6a91      	ldr	r1, [r2, #40]	; 0x28
20001784:	687a      	ldr	r2, [r7, #4]
20001786:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001788:	4608      	mov	r0, r1
2000178a:	4611      	mov	r1, r2
2000178c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
2000178e:	6878      	ldr	r0, [r7, #4]
20001790:	f7ff fe96 	bl	200014c0 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20001794:	687b      	ldr	r3, [r7, #4]
20001796:	f04f 0201 	mov.w	r2, #1
2000179a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
2000179c:	687b      	ldr	r3, [r7, #4]
2000179e:	681b      	ldr	r3, [r3, #0]
200017a0:	687a      	ldr	r2, [r7, #4]
200017a2:	6812      	ldr	r2, [r2, #0]
200017a4:	6a92      	ldr	r2, [r2, #40]	; 0x28
200017a6:	f022 0210 	bic.w	r2, r2, #16
200017aa:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200017ac:	687b      	ldr	r3, [r7, #4]
200017ae:	681b      	ldr	r3, [r3, #0]
200017b0:	f04f 0210 	mov.w	r2, #16
200017b4:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200017b6:	693b      	ldr	r3, [r7, #16]
200017b8:	681b      	ldr	r3, [r3, #0]
200017ba:	f003 0304 	and.w	r3, r3, #4
200017be:	2b00      	cmp	r3, #0
200017c0:	d00f      	beq.n	200017e2 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
200017c2:	687b      	ldr	r3, [r7, #4]
200017c4:	681b      	ldr	r3, [r3, #0]
200017c6:	687a      	ldr	r2, [r7, #4]
200017c8:	6812      	ldr	r2, [r2, #0]
200017ca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200017cc:	f042 0204 	orr.w	r2, r2, #4
200017d0:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
200017d2:	6878      	ldr	r0, [r7, #4]
200017d4:	f7ff fbf2 	bl	20000fbc <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
200017d8:	687b      	ldr	r3, [r7, #4]
200017da:	681b      	ldr	r3, [r3, #0]
200017dc:	f04f 0204 	mov.w	r2, #4
200017e0:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
200017e2:	693b      	ldr	r3, [r7, #16]
200017e4:	681b      	ldr	r3, [r3, #0]
200017e6:	f003 0308 	and.w	r3, r3, #8
200017ea:	2b00      	cmp	r3, #0
200017ec:	d031      	beq.n	20001852 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
200017ee:	687b      	ldr	r3, [r7, #4]
200017f0:	681b      	ldr	r3, [r3, #0]
200017f2:	687a      	ldr	r2, [r7, #4]
200017f4:	6812      	ldr	r2, [r2, #0]
200017f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200017f8:	f042 0208 	orr.w	r2, r2, #8
200017fc:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200017fe:	687b      	ldr	r3, [r7, #4]
20001800:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001804:	2b02      	cmp	r3, #2
20001806:	d113      	bne.n	20001830 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001808:	687b      	ldr	r3, [r7, #4]
2000180a:	681a      	ldr	r2, [r3, #0]
2000180c:	687b      	ldr	r3, [r7, #4]
2000180e:	681b      	ldr	r3, [r3, #0]
20001810:	6819      	ldr	r1, [r3, #0]
20001812:	f240 03ff 	movw	r3, #255	; 0xff
20001816:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000181a:	ea01 0303 	and.w	r3, r1, r3
2000181e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001822:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001824:	687b      	ldr	r3, [r7, #4]
20001826:	681b      	ldr	r3, [r3, #0]
20001828:	687a      	ldr	r2, [r7, #4]
2000182a:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000182c:	615a      	str	r2, [r3, #20]
2000182e:	e00b      	b.n	20001848 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20001830:	687b      	ldr	r3, [r7, #4]
20001832:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001836:	2b01      	cmp	r3, #1
20001838:	d106      	bne.n	20001848 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
2000183a:	687b      	ldr	r3, [r7, #4]
2000183c:	f04f 0200 	mov.w	r2, #0
20001840:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20001842:	6878      	ldr	r0, [r7, #4]
20001844:	f7ff fe3c 	bl	200014c0 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20001848:	687b      	ldr	r3, [r7, #4]
2000184a:	681b      	ldr	r3, [r3, #0]
2000184c:	f04f 0208 	mov.w	r2, #8
20001850:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20001852:	693b      	ldr	r3, [r7, #16]
20001854:	681b      	ldr	r3, [r3, #0]
20001856:	f003 0320 	and.w	r3, r3, #32
2000185a:	2b00      	cmp	r3, #0
2000185c:	d049      	beq.n	200018f2 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
2000185e:	6878      	ldr	r0, [r7, #4]
20001860:	f7ff fe9e 	bl	200015a0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20001864:	687b      	ldr	r3, [r7, #4]
20001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001868:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
2000186a:	687b      	ldr	r3, [r7, #4]
2000186c:	6a1b      	ldr	r3, [r3, #32]
2000186e:	2b00      	cmp	r3, #0
20001870:	d01c      	beq.n	200018ac <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20001872:	687b      	ldr	r3, [r7, #4]
20001874:	f04f 0200 	mov.w	r2, #0
20001878:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
2000187a:	687b      	ldr	r3, [r7, #4]
2000187c:	f04f 0200 	mov.w	r2, #0
20001880:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20001882:	687b      	ldr	r3, [r7, #4]
20001884:	f04f 0200 	mov.w	r2, #0
20001888:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
2000188a:	687b      	ldr	r3, [r7, #4]
2000188c:	f04f 0200 	mov.w	r2, #0
20001890:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20001892:	687b      	ldr	r3, [r7, #4]
20001894:	681b      	ldr	r3, [r3, #0]
20001896:	f04f 0210 	mov.w	r2, #16
2000189a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
2000189c:	687b      	ldr	r3, [r7, #4]
2000189e:	681b      	ldr	r3, [r3, #0]
200018a0:	687a      	ldr	r2, [r7, #4]
200018a2:	6812      	ldr	r2, [r2, #0]
200018a4:	6a92      	ldr	r2, [r2, #40]	; 0x28
200018a6:	f042 0210 	orr.w	r2, r2, #16
200018aa:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
200018ac:	687b      	ldr	r3, [r7, #4]
200018ae:	f04f 0200 	mov.w	r2, #0
200018b2:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200018b4:	687b      	ldr	r3, [r7, #4]
200018b6:	681b      	ldr	r3, [r3, #0]
200018b8:	687a      	ldr	r2, [r7, #4]
200018ba:	6812      	ldr	r2, [r2, #0]
200018bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200018be:	f042 020c 	orr.w	r2, r2, #12
200018c2:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
200018c4:	6878      	ldr	r0, [r7, #4]
200018c6:	f7ff fdfb 	bl	200014c0 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
200018ca:	687b      	ldr	r3, [r7, #4]
200018cc:	f04f 0200 	mov.w	r2, #0
200018d0:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
200018d2:	687b      	ldr	r3, [r7, #4]
200018d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200018d6:	2b00      	cmp	r3, #0
200018d8:	d006      	beq.n	200018e8 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
200018da:	687b      	ldr	r3, [r7, #4]
200018dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200018de:	687a      	ldr	r2, [r7, #4]
200018e0:	6a92      	ldr	r2, [r2, #40]	; 0x28
200018e2:	4610      	mov	r0, r2
200018e4:	6979      	ldr	r1, [r7, #20]
200018e6:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
200018e8:	687b      	ldr	r3, [r7, #4]
200018ea:	681b      	ldr	r3, [r3, #0]
200018ec:	f04f 0220 	mov.w	r2, #32
200018f0:	60da      	str	r2, [r3, #12]
    }
}
200018f2:	f107 0718 	add.w	r7, r7, #24
200018f6:	46bd      	mov	sp, r7
200018f8:	bd80      	pop	{r7, pc}
200018fa:	bf00      	nop

200018fc <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
200018fc:	4668      	mov	r0, sp
200018fe:	f020 0107 	bic.w	r1, r0, #7
20001902:	468d      	mov	sp, r1
20001904:	b589      	push	{r0, r3, r7, lr}
20001906:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20001908:	f642 4028 	movw	r0, #11304	; 0x2c28
2000190c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001910:	f7ff fe9c 	bl	2000164c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20001914:	f04f 000c 	mov.w	r0, #12
20001918:	f7ff fa98 	bl	20000e4c <NVIC_ClearPendingIRQ>
}
2000191c:	46bd      	mov	sp, r7
2000191e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001922:	4685      	mov	sp, r0
20001924:	4770      	bx	lr
20001926:	bf00      	nop

20001928 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20001928:	4668      	mov	r0, sp
2000192a:	f020 0107 	bic.w	r1, r0, #7
2000192e:	468d      	mov	sp, r1
20001930:	b589      	push	{r0, r3, r7, lr}
20001932:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20001934:	f642 30a4 	movw	r0, #11172	; 0x2ba4
20001938:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000193c:	f7ff fe86 	bl	2000164c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20001940:	f04f 000d 	mov.w	r0, #13
20001944:	f7ff fa82 	bl	20000e4c <NVIC_ClearPendingIRQ>
}
20001948:	46bd      	mov	sp, r7
2000194a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000194e:	4685      	mov	sp, r0
20001950:	4770      	bx	lr
20001952:	bf00      	nop

20001954 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001954:	b480      	push	{r7}
20001956:	b083      	sub	sp, #12
20001958:	af00      	add	r7, sp, #0
2000195a:	4603      	mov	r3, r0
2000195c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000195e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001962:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001966:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000196a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000196e:	88f9      	ldrh	r1, [r7, #6]
20001970:	f001 011f 	and.w	r1, r1, #31
20001974:	f04f 0001 	mov.w	r0, #1
20001978:	fa00 f101 	lsl.w	r1, r0, r1
2000197c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001984:	f107 070c 	add.w	r7, r7, #12
20001988:	46bd      	mov	sp, r7
2000198a:	bc80      	pop	{r7}
2000198c:	4770      	bx	lr
2000198e:	bf00      	nop

20001990 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20001990:	b580      	push	{r7, lr}
20001992:	b082      	sub	sp, #8
20001994:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20001996:	f242 0300 	movw	r3, #8192	; 0x2000
2000199a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000199e:	f242 0200 	movw	r2, #8192	; 0x2000
200019a2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
200019ac:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200019ae:	f04f 0300 	mov.w	r3, #0
200019b2:	607b      	str	r3, [r7, #4]
200019b4:	e00e      	b.n	200019d4 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200019b6:	687a      	ldr	r2, [r7, #4]
200019b8:	f642 2358 	movw	r3, #10840	; 0x2a58
200019bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019c0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200019c4:	b21b      	sxth	r3, r3
200019c6:	4618      	mov	r0, r3
200019c8:	f7ff ffc4 	bl	20001954 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200019cc:	687b      	ldr	r3, [r7, #4]
200019ce:	f103 0301 	add.w	r3, r3, #1
200019d2:	607b      	str	r3, [r7, #4]
200019d4:	687b      	ldr	r3, [r7, #4]
200019d6:	2b1f      	cmp	r3, #31
200019d8:	d9ed      	bls.n	200019b6 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
200019da:	f242 0300 	movw	r3, #8192	; 0x2000
200019de:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019e2:	f242 0200 	movw	r2, #8192	; 0x2000
200019e6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019ec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
200019f0:	631a      	str	r2, [r3, #48]	; 0x30
}
200019f2:	f107 0708 	add.w	r7, r7, #8
200019f6:	46bd      	mov	sp, r7
200019f8:	bd80      	pop	{r7, pc}
200019fa:	bf00      	nop

200019fc <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
200019fc:	b480      	push	{r7}
200019fe:	b085      	sub	sp, #20
20001a00:	af00      	add	r7, sp, #0
20001a02:	4603      	mov	r3, r0
20001a04:	6039      	str	r1, [r7, #0]
20001a06:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20001a08:	79fb      	ldrb	r3, [r7, #7]
20001a0a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001a0c:	68fb      	ldr	r3, [r7, #12]
20001a0e:	2b1f      	cmp	r3, #31
20001a10:	d900      	bls.n	20001a14 <MSS_GPIO_config+0x18>
20001a12:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20001a14:	68fb      	ldr	r3, [r7, #12]
20001a16:	2b1f      	cmp	r3, #31
20001a18:	d808      	bhi.n	20001a2c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20001a1a:	68fa      	ldr	r2, [r7, #12]
20001a1c:	f642 13d8 	movw	r3, #10712	; 0x29d8
20001a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20001a28:	683a      	ldr	r2, [r7, #0]
20001a2a:	601a      	str	r2, [r3, #0]
    }
}
20001a2c:	f107 0714 	add.w	r7, r7, #20
20001a30:	46bd      	mov	sp, r7
20001a32:	bc80      	pop	{r7}
20001a34:	4770      	bx	lr
20001a36:	bf00      	nop

20001a38 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20001a38:	b480      	push	{r7}
20001a3a:	b085      	sub	sp, #20
20001a3c:	af00      	add	r7, sp, #0
20001a3e:	4602      	mov	r2, r0
20001a40:	460b      	mov	r3, r1
20001a42:	71fa      	strb	r2, [r7, #7]
20001a44:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20001a46:	79fb      	ldrb	r3, [r7, #7]
20001a48:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001a4a:	68fb      	ldr	r3, [r7, #12]
20001a4c:	2b1f      	cmp	r3, #31
20001a4e:	d900      	bls.n	20001a52 <MSS_GPIO_set_output+0x1a>
20001a50:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20001a52:	68fb      	ldr	r3, [r7, #12]
20001a54:	2b1f      	cmp	r3, #31
20001a56:	d809      	bhi.n	20001a6c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20001a58:	f240 0300 	movw	r3, #0
20001a5c:	f2c4 2326 	movt	r3, #16934	; 0x4226
20001a60:	68fa      	ldr	r2, [r7, #12]
20001a62:	79b9      	ldrb	r1, [r7, #6]
20001a64:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20001a68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20001a6c:	f107 0714 	add.w	r7, r7, #20
20001a70:	46bd      	mov	sp, r7
20001a72:	bc80      	pop	{r7}
20001a74:	4770      	bx	lr
20001a76:	bf00      	nop

20001a78 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
20001a78:	b580      	push	{r7, lr}
20001a7a:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
20001a7c:	f000 f966 	bl	20001d4c <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
20001a80:	f000 f86c 	bl	20001b5c <ace_init_convert>
}
20001a84:	bd80      	pop	{r7, pc}
20001a86:	bf00      	nop

20001a88 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
20001a88:	b580      	push	{r7, lr}
20001a8a:	b084      	sub	sp, #16
20001a8c:	af00      	add	r7, sp, #0
20001a8e:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
20001a90:	f04f 0303 	mov.w	r3, #3
20001a94:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
20001a96:	f04f 0300 	mov.w	r3, #0
20001a9a:	813b      	strh	r3, [r7, #8]
20001a9c:	e025      	b.n	20001aea <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
20001a9e:	893a      	ldrh	r2, [r7, #8]
20001aa0:	f642 3358 	movw	r3, #11096	; 0x2b58
20001aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aa8:	ea4f 1202 	mov.w	r2, r2, lsl #4
20001aac:	4413      	add	r3, r2
20001aae:	681b      	ldr	r3, [r3, #0]
20001ab0:	2b00      	cmp	r3, #0
20001ab2:	d016      	beq.n	20001ae2 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
20001ab4:	893a      	ldrh	r2, [r7, #8]
20001ab6:	f642 3358 	movw	r3, #11096	; 0x2b58
20001aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001abe:	ea4f 1202 	mov.w	r2, r2, lsl #4
20001ac2:	4413      	add	r3, r2
20001ac4:	681b      	ldr	r3, [r3, #0]
20001ac6:	6878      	ldr	r0, [r7, #4]
20001ac8:	4619      	mov	r1, r3
20001aca:	f04f 0210 	mov.w	r2, #16
20001ace:	f000 fee3 	bl	20002898 <strncmp>
20001ad2:	4603      	mov	r3, r0
20001ad4:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
20001ad6:	68fb      	ldr	r3, [r7, #12]
20001ad8:	2b00      	cmp	r3, #0
20001ada:	d102      	bne.n	20001ae2 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
20001adc:	893b      	ldrh	r3, [r7, #8]
20001ade:	72fb      	strb	r3, [r7, #11]
                break;
20001ae0:	e006      	b.n	20001af0 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
20001ae2:	893b      	ldrh	r3, [r7, #8]
20001ae4:	f103 0301 	add.w	r3, r3, #1
20001ae8:	813b      	strh	r3, [r7, #8]
20001aea:	893b      	ldrh	r3, [r7, #8]
20001aec:	2b02      	cmp	r3, #2
20001aee:	d9d6      	bls.n	20001a9e <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
20001af0:	7afb      	ldrb	r3, [r7, #11]
}
20001af2:	4618      	mov	r0, r3
20001af4:	f107 0710 	add.w	r7, r7, #16
20001af8:	46bd      	mov	sp, r7
20001afa:	bd80      	pop	{r7, pc}

20001afc <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
20001afc:	b480      	push	{r7}
20001afe:	b085      	sub	sp, #20
20001b00:	af00      	add	r7, sp, #0
20001b02:	4603      	mov	r3, r0
20001b04:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
20001b06:	79fa      	ldrb	r2, [r7, #7]
20001b08:	f642 3358 	movw	r3, #11096	; 0x2b58
20001b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b10:	ea4f 1202 	mov.w	r2, r2, lsl #4
20001b14:	4413      	add	r3, r2
20001b16:	88db      	ldrh	r3, [r3, #6]
20001b18:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
20001b1a:	f240 0300 	movw	r3, #0
20001b1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
20001b22:	89fa      	ldrh	r2, [r7, #14]
20001b24:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
20001b28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20001b2c:	ea4f 4313 	mov.w	r3, r3, lsr #16
20001b30:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
20001b32:	89bb      	ldrh	r3, [r7, #12]
20001b34:	b21b      	sxth	r3, r3
20001b36:	2b00      	cmp	r3, #0
20001b38:	da02      	bge.n	20001b40 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
20001b3a:	f04f 0300 	mov.w	r3, #0
20001b3e:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
20001b40:	89bb      	ldrh	r3, [r7, #12]
}
20001b42:	4618      	mov	r0, r3
20001b44:	f107 0714 	add.w	r7, r7, #20
20001b48:	46bd      	mov	sp, r7
20001b4a:	bc80      	pop	{r7}
20001b4c:	4770      	bx	lr
20001b4e:	bf00      	nop

20001b50 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20001b50:	b480      	push	{r7}
20001b52:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001b54:	46bd      	mov	sp, r7
20001b56:	bc80      	pop	{r7}
20001b58:	4770      	bx	lr
20001b5a:	bf00      	nop

20001b5c <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
20001b5c:	b480      	push	{r7}
20001b5e:	b087      	sub	sp, #28
20001b60:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
20001b62:	f240 0300 	movw	r3, #0
20001b66:	f2c4 0302 	movt	r3, #16386	; 0x4002
20001b6a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
20001b6e:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
20001b70:	f240 0300 	movw	r3, #0
20001b74:	f2c4 0302 	movt	r3, #16386	; 0x4002
20001b78:	f04f 0200 	mov.w	r2, #0
20001b7c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
20001b80:	f04f 0300 	mov.w	r3, #0
20001b84:	71fb      	strb	r3, [r7, #7]
20001b86:	e039      	b.n	20001bfc <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
20001b88:	79fb      	ldrb	r3, [r7, #7]
20001b8a:	ea4f 0353 	mov.w	r3, r3, lsr #1
20001b8e:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
20001b90:	f240 0200 	movw	r2, #0
20001b94:	f2c4 0202 	movt	r2, #16386	; 0x4002
20001b98:	7c79      	ldrb	r1, [r7, #17]
20001b9a:	460b      	mov	r3, r1
20001b9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001ba0:	440b      	add	r3, r1
20001ba2:	ea4f 1303 	mov.w	r3, r3, lsl #4
20001ba6:	4413      	add	r3, r2
20001ba8:	f503 7308 	add.w	r3, r3, #544	; 0x220
20001bac:	791b      	ldrb	r3, [r3, #4]
20001bae:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
20001bb0:	79fb      	ldrb	r3, [r7, #7]
20001bb2:	f003 0301 	and.w	r3, r3, #1
20001bb6:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
20001bb8:	7cfb      	ldrb	r3, [r7, #19]
20001bba:	2b00      	cmp	r3, #0
20001bbc:	d00d      	beq.n	20001bda <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
20001bbe:	79f9      	ldrb	r1, [r7, #7]
20001bc0:	7cbb      	ldrb	r3, [r7, #18]
20001bc2:	ea4f 1353 	mov.w	r3, r3, lsr #5
20001bc6:	b2db      	uxtb	r3, r3
20001bc8:	461a      	mov	r2, r3
20001bca:	f002 0203 	and.w	r2, r2, #3
20001bce:	f642 338c 	movw	r3, #11148	; 0x2b8c
20001bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bd6:	545a      	strb	r2, [r3, r1]
20001bd8:	e00c      	b.n	20001bf4 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
20001bda:	79f9      	ldrb	r1, [r7, #7]
20001bdc:	7cbb      	ldrb	r3, [r7, #18]
20001bde:	ea4f 0353 	mov.w	r3, r3, lsr #1
20001be2:	b2db      	uxtb	r3, r3
20001be4:	461a      	mov	r2, r3
20001be6:	f002 0203 	and.w	r2, r2, #3
20001bea:	f642 338c 	movw	r3, #11148	; 0x2b8c
20001bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bf2:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
20001bf4:	79fb      	ldrb	r3, [r7, #7]
20001bf6:	f103 0301 	add.w	r3, r3, #1
20001bfa:	71fb      	strb	r3, [r7, #7]
20001bfc:	79fb      	ldrb	r3, [r7, #7]
20001bfe:	2b09      	cmp	r3, #9
20001c00:	d9c2      	bls.n	20001b88 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
20001c02:	f04f 0300 	mov.w	r3, #0
20001c06:	60bb      	str	r3, [r7, #8]
20001c08:	e073      	b.n	20001cf2 <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
20001c0a:	68ba      	ldr	r2, [r7, #8]
20001c0c:	f642 3358 	movw	r3, #11096	; 0x2b58
20001c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c14:	ea4f 1202 	mov.w	r2, r2, lsl #4
20001c18:	4413      	add	r3, r2
20001c1a:	791b      	ldrb	r3, [r3, #4]
20001c1c:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
20001c1e:	7dba      	ldrb	r2, [r7, #22]
20001c20:	f642 3304 	movw	r3, #11012	; 0x2b04
20001c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c28:	5c9b      	ldrb	r3, [r3, r2]
20001c2a:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
20001c2c:	7dba      	ldrb	r2, [r7, #22]
20001c2e:	f642 23d4 	movw	r3, #10964	; 0x2ad4
20001c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c36:	5c9b      	ldrb	r3, [r3, r2]
20001c38:	2b01      	cmp	r3, #1
20001c3a:	d007      	beq.n	20001c4c <ace_init_convert+0xf0>
20001c3c:	2b02      	cmp	r3, #2
20001c3e:	d027      	beq.n	20001c90 <ace_init_convert+0x134>
20001c40:	2b00      	cmp	r3, #0
20001c42:	d147      	bne.n	20001cd4 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
20001c44:	f04f 0300 	mov.w	r3, #0
20001c48:	75fb      	strb	r3, [r7, #23]
                break;
20001c4a:	e047      	b.n	20001cdc <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
20001c4c:	7d3b      	ldrb	r3, [r7, #20]
20001c4e:	2bff      	cmp	r3, #255	; 0xff
20001c50:	d100      	bne.n	20001c54 <ace_init_convert+0xf8>
20001c52:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
20001c54:	f240 0200 	movw	r2, #0
20001c58:	f2c4 0202 	movt	r2, #16386	; 0x4002
20001c5c:	7d39      	ldrb	r1, [r7, #20]
20001c5e:	460b      	mov	r3, r1
20001c60:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001c64:	440b      	add	r3, r1
20001c66:	ea4f 1303 	mov.w	r3, r3, lsl #4
20001c6a:	4413      	add	r3, r2
20001c6c:	f503 7308 	add.w	r3, r3, #544	; 0x220
20001c70:	7a1b      	ldrb	r3, [r3, #8]
20001c72:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
20001c74:	7d7b      	ldrb	r3, [r7, #21]
20001c76:	f003 0301 	and.w	r3, r3, #1
20001c7a:	b2db      	uxtb	r3, r3
20001c7c:	2b00      	cmp	r3, #0
20001c7e:	d003      	beq.n	20001c88 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
20001c80:	f04f 0300 	mov.w	r3, #0
20001c84:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
20001c86:	e029      	b.n	20001cdc <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
20001c88:	f04f 0301 	mov.w	r3, #1
20001c8c:	75fb      	strb	r3, [r7, #23]
                }
                break;
20001c8e:	e025      	b.n	20001cdc <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
20001c90:	7d3b      	ldrb	r3, [r7, #20]
20001c92:	2bff      	cmp	r3, #255	; 0xff
20001c94:	d100      	bne.n	20001c98 <ace_init_convert+0x13c>
20001c96:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
20001c98:	f240 0200 	movw	r2, #0
20001c9c:	f2c4 0202 	movt	r2, #16386	; 0x4002
20001ca0:	7d39      	ldrb	r1, [r7, #20]
20001ca2:	460b      	mov	r3, r1
20001ca4:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001ca8:	440b      	add	r3, r1
20001caa:	ea4f 1303 	mov.w	r3, r3, lsl #4
20001cae:	4413      	add	r3, r2
20001cb0:	f503 730a 	add.w	r3, r3, #552	; 0x228
20001cb4:	791b      	ldrb	r3, [r3, #4]
20001cb6:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
20001cb8:	7d7b      	ldrb	r3, [r7, #21]
20001cba:	f003 0301 	and.w	r3, r3, #1
20001cbe:	b2db      	uxtb	r3, r3
20001cc0:	2b00      	cmp	r3, #0
20001cc2:	d003      	beq.n	20001ccc <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
20001cc4:	f04f 0300 	mov.w	r3, #0
20001cc8:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
20001cca:	e007      	b.n	20001cdc <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
20001ccc:	f04f 0302 	mov.w	r3, #2
20001cd0:	75fb      	strb	r3, [r7, #23]
                }
                break;
20001cd2:	e003      	b.n	20001cdc <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
20001cd4:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
20001cd6:	f04f 0300 	mov.w	r3, #0
20001cda:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
20001cdc:	68ba      	ldr	r2, [r7, #8]
20001cde:	f642 3398 	movw	r3, #11160	; 0x2b98
20001ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ce6:	7df9      	ldrb	r1, [r7, #23]
20001ce8:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
20001cea:	68bb      	ldr	r3, [r7, #8]
20001cec:	f103 0301 	add.w	r3, r3, #1
20001cf0:	60bb      	str	r3, [r7, #8]
20001cf2:	68bb      	ldr	r3, [r7, #8]
20001cf4:	2b02      	cmp	r3, #2
20001cf6:	dd88      	ble.n	20001c0a <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
20001cf8:	f240 0300 	movw	r3, #0
20001cfc:	f2c4 0302 	movt	r3, #16386	; 0x4002
20001d00:	68fa      	ldr	r2, [r7, #12]
20001d02:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
20001d06:	f107 071c 	add.w	r7, r7, #28
20001d0a:	46bd      	mov	sp, r7
20001d0c:	bc80      	pop	{r7}
20001d0e:	4770      	bx	lr

20001d10 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001d10:	b480      	push	{r7}
20001d12:	b083      	sub	sp, #12
20001d14:	af00      	add	r7, sp, #0
20001d16:	4603      	mov	r3, r0
20001d18:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001d1a:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d22:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001d26:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001d2a:	88f9      	ldrh	r1, [r7, #6]
20001d2c:	f001 011f 	and.w	r1, r1, #31
20001d30:	f04f 0001 	mov.w	r0, #1
20001d34:	fa00 f101 	lsl.w	r1, r0, r1
20001d38:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001d3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001d40:	f107 070c 	add.w	r7, r7, #12
20001d44:	46bd      	mov	sp, r7
20001d46:	bc80      	pop	{r7}
20001d48:	4770      	bx	lr
20001d4a:	bf00      	nop

20001d4c <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
20001d4c:	b480      	push	{r7}
20001d4e:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
20001d50:	46bd      	mov	sp, r7
20001d52:	bc80      	pop	{r7}
20001d54:	4770      	bx	lr
20001d56:	bf00      	nop

20001d58 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
20001d58:	b480      	push	{r7}
20001d5a:	b083      	sub	sp, #12
20001d5c:	af00      	add	r7, sp, #0
20001d5e:	4603      	mov	r3, r0
20001d60:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20001d62:	f107 070c 	add.w	r7, r7, #12
20001d66:	46bd      	mov	sp, r7
20001d68:	bc80      	pop	{r7}
20001d6a:	4770      	bx	lr

20001d6c <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20001d6c:	4668      	mov	r0, sp
20001d6e:	f020 0107 	bic.w	r1, r0, #7
20001d72:	468d      	mov	sp, r1
20001d74:	b589      	push	{r0, r3, r7, lr}
20001d76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20001d78:	f04f 0000 	mov.w	r0, #0
20001d7c:	f7ff ffec 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20001d80:	f04f 0076 	mov.w	r0, #118	; 0x76
20001d84:	f7ff ffc4 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001d88:	46bd      	mov	sp, r7
20001d8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001d8e:	4685      	mov	sp, r0
20001d90:	4770      	bx	lr
20001d92:	bf00      	nop

20001d94 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20001d94:	4668      	mov	r0, sp
20001d96:	f020 0107 	bic.w	r1, r0, #7
20001d9a:	468d      	mov	sp, r1
20001d9c:	b589      	push	{r0, r3, r7, lr}
20001d9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20001da0:	f04f 0001 	mov.w	r0, #1
20001da4:	f7ff ffd8 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20001da8:	f04f 0077 	mov.w	r0, #119	; 0x77
20001dac:	f7ff ffb0 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001db0:	46bd      	mov	sp, r7
20001db2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001db6:	4685      	mov	sp, r0
20001db8:	4770      	bx	lr
20001dba:	bf00      	nop

20001dbc <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20001dbc:	4668      	mov	r0, sp
20001dbe:	f020 0107 	bic.w	r1, r0, #7
20001dc2:	468d      	mov	sp, r1
20001dc4:	b589      	push	{r0, r3, r7, lr}
20001dc6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20001dc8:	f04f 0002 	mov.w	r0, #2
20001dcc:	f7ff ffc4 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20001dd0:	f04f 0078 	mov.w	r0, #120	; 0x78
20001dd4:	f7ff ff9c 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001dd8:	46bd      	mov	sp, r7
20001dda:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001dde:	4685      	mov	sp, r0
20001de0:	4770      	bx	lr
20001de2:	bf00      	nop

20001de4 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20001de4:	4668      	mov	r0, sp
20001de6:	f020 0107 	bic.w	r1, r0, #7
20001dea:	468d      	mov	sp, r1
20001dec:	b589      	push	{r0, r3, r7, lr}
20001dee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20001df0:	f04f 0003 	mov.w	r0, #3
20001df4:	f7ff ffb0 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20001df8:	f04f 0079 	mov.w	r0, #121	; 0x79
20001dfc:	f7ff ff88 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001e00:	46bd      	mov	sp, r7
20001e02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001e06:	4685      	mov	sp, r0
20001e08:	4770      	bx	lr
20001e0a:	bf00      	nop

20001e0c <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20001e0c:	4668      	mov	r0, sp
20001e0e:	f020 0107 	bic.w	r1, r0, #7
20001e12:	468d      	mov	sp, r1
20001e14:	b589      	push	{r0, r3, r7, lr}
20001e16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
20001e18:	f04f 0004 	mov.w	r0, #4
20001e1c:	f7ff ff9c 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
20001e20:	f04f 007a 	mov.w	r0, #122	; 0x7a
20001e24:	f7ff ff74 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001e28:	46bd      	mov	sp, r7
20001e2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001e2e:	4685      	mov	sp, r0
20001e30:	4770      	bx	lr
20001e32:	bf00      	nop

20001e34 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20001e34:	4668      	mov	r0, sp
20001e36:	f020 0107 	bic.w	r1, r0, #7
20001e3a:	468d      	mov	sp, r1
20001e3c:	b589      	push	{r0, r3, r7, lr}
20001e3e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
20001e40:	f04f 0005 	mov.w	r0, #5
20001e44:	f7ff ff88 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
20001e48:	f04f 007b 	mov.w	r0, #123	; 0x7b
20001e4c:	f7ff ff60 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001e50:	46bd      	mov	sp, r7
20001e52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001e56:	4685      	mov	sp, r0
20001e58:	4770      	bx	lr
20001e5a:	bf00      	nop

20001e5c <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20001e5c:	4668      	mov	r0, sp
20001e5e:	f020 0107 	bic.w	r1, r0, #7
20001e62:	468d      	mov	sp, r1
20001e64:	b589      	push	{r0, r3, r7, lr}
20001e66:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
20001e68:	f04f 0006 	mov.w	r0, #6
20001e6c:	f7ff ff74 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20001e70:	f04f 007c 	mov.w	r0, #124	; 0x7c
20001e74:	f7ff ff4c 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001e78:	46bd      	mov	sp, r7
20001e7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001e7e:	4685      	mov	sp, r0
20001e80:	4770      	bx	lr
20001e82:	bf00      	nop

20001e84 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20001e84:	4668      	mov	r0, sp
20001e86:	f020 0107 	bic.w	r1, r0, #7
20001e8a:	468d      	mov	sp, r1
20001e8c:	b589      	push	{r0, r3, r7, lr}
20001e8e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20001e90:	f04f 0007 	mov.w	r0, #7
20001e94:	f7ff ff60 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20001e98:	f04f 007d 	mov.w	r0, #125	; 0x7d
20001e9c:	f7ff ff38 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001ea0:	46bd      	mov	sp, r7
20001ea2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001ea6:	4685      	mov	sp, r0
20001ea8:	4770      	bx	lr
20001eaa:	bf00      	nop

20001eac <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20001eac:	4668      	mov	r0, sp
20001eae:	f020 0107 	bic.w	r1, r0, #7
20001eb2:	468d      	mov	sp, r1
20001eb4:	b589      	push	{r0, r3, r7, lr}
20001eb6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20001eb8:	f04f 0008 	mov.w	r0, #8
20001ebc:	f7ff ff4c 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20001ec0:	f04f 007e 	mov.w	r0, #126	; 0x7e
20001ec4:	f7ff ff24 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001ec8:	46bd      	mov	sp, r7
20001eca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001ece:	4685      	mov	sp, r0
20001ed0:	4770      	bx	lr
20001ed2:	bf00      	nop

20001ed4 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20001ed4:	4668      	mov	r0, sp
20001ed6:	f020 0107 	bic.w	r1, r0, #7
20001eda:	468d      	mov	sp, r1
20001edc:	b589      	push	{r0, r3, r7, lr}
20001ede:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20001ee0:	f04f 0009 	mov.w	r0, #9
20001ee4:	f7ff ff38 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20001ee8:	f04f 007f 	mov.w	r0, #127	; 0x7f
20001eec:	f7ff ff10 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001ef0:	46bd      	mov	sp, r7
20001ef2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001ef6:	4685      	mov	sp, r0
20001ef8:	4770      	bx	lr
20001efa:	bf00      	nop

20001efc <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20001efc:	4668      	mov	r0, sp
20001efe:	f020 0107 	bic.w	r1, r0, #7
20001f02:	468d      	mov	sp, r1
20001f04:	b589      	push	{r0, r3, r7, lr}
20001f06:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20001f08:	f04f 000a 	mov.w	r0, #10
20001f0c:	f7ff ff24 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
20001f10:	f04f 0080 	mov.w	r0, #128	; 0x80
20001f14:	f7ff fefc 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001f18:	46bd      	mov	sp, r7
20001f1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001f1e:	4685      	mov	sp, r0
20001f20:	4770      	bx	lr
20001f22:	bf00      	nop

20001f24 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20001f24:	4668      	mov	r0, sp
20001f26:	f020 0107 	bic.w	r1, r0, #7
20001f2a:	468d      	mov	sp, r1
20001f2c:	b589      	push	{r0, r3, r7, lr}
20001f2e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
20001f30:	f04f 000b 	mov.w	r0, #11
20001f34:	f7ff ff10 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
20001f38:	f04f 0081 	mov.w	r0, #129	; 0x81
20001f3c:	f7ff fee8 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001f40:	46bd      	mov	sp, r7
20001f42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001f46:	4685      	mov	sp, r0
20001f48:	4770      	bx	lr
20001f4a:	bf00      	nop

20001f4c <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20001f4c:	4668      	mov	r0, sp
20001f4e:	f020 0107 	bic.w	r1, r0, #7
20001f52:	468d      	mov	sp, r1
20001f54:	b589      	push	{r0, r3, r7, lr}
20001f56:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
20001f58:	f04f 000c 	mov.w	r0, #12
20001f5c:	f7ff fefc 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20001f60:	f04f 0082 	mov.w	r0, #130	; 0x82
20001f64:	f7ff fed4 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001f68:	46bd      	mov	sp, r7
20001f6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001f6e:	4685      	mov	sp, r0
20001f70:	4770      	bx	lr
20001f72:	bf00      	nop

20001f74 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20001f74:	4668      	mov	r0, sp
20001f76:	f020 0107 	bic.w	r1, r0, #7
20001f7a:	468d      	mov	sp, r1
20001f7c:	b589      	push	{r0, r3, r7, lr}
20001f7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20001f80:	f04f 000d 	mov.w	r0, #13
20001f84:	f7ff fee8 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20001f88:	f04f 0083 	mov.w	r0, #131	; 0x83
20001f8c:	f7ff fec0 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001f90:	46bd      	mov	sp, r7
20001f92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001f96:	4685      	mov	sp, r0
20001f98:	4770      	bx	lr
20001f9a:	bf00      	nop

20001f9c <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20001f9c:	4668      	mov	r0, sp
20001f9e:	f020 0107 	bic.w	r1, r0, #7
20001fa2:	468d      	mov	sp, r1
20001fa4:	b589      	push	{r0, r3, r7, lr}
20001fa6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20001fa8:	f04f 000e 	mov.w	r0, #14
20001fac:	f7ff fed4 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20001fb0:	f04f 0084 	mov.w	r0, #132	; 0x84
20001fb4:	f7ff feac 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001fb8:	46bd      	mov	sp, r7
20001fba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001fbe:	4685      	mov	sp, r0
20001fc0:	4770      	bx	lr
20001fc2:	bf00      	nop

20001fc4 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20001fc4:	4668      	mov	r0, sp
20001fc6:	f020 0107 	bic.w	r1, r0, #7
20001fca:	468d      	mov	sp, r1
20001fcc:	b589      	push	{r0, r3, r7, lr}
20001fce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20001fd0:	f04f 000f 	mov.w	r0, #15
20001fd4:	f7ff fec0 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20001fd8:	f04f 0085 	mov.w	r0, #133	; 0x85
20001fdc:	f7ff fe98 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20001fe0:	46bd      	mov	sp, r7
20001fe2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001fe6:	4685      	mov	sp, r0
20001fe8:	4770      	bx	lr
20001fea:	bf00      	nop

20001fec <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20001fec:	4668      	mov	r0, sp
20001fee:	f020 0107 	bic.w	r1, r0, #7
20001ff2:	468d      	mov	sp, r1
20001ff4:	b589      	push	{r0, r3, r7, lr}
20001ff6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20001ff8:	f04f 0010 	mov.w	r0, #16
20001ffc:	f7ff feac 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20002000:	f04f 0086 	mov.w	r0, #134	; 0x86
20002004:	f7ff fe84 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002008:	46bd      	mov	sp, r7
2000200a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000200e:	4685      	mov	sp, r0
20002010:	4770      	bx	lr
20002012:	bf00      	nop

20002014 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20002014:	4668      	mov	r0, sp
20002016:	f020 0107 	bic.w	r1, r0, #7
2000201a:	468d      	mov	sp, r1
2000201c:	b589      	push	{r0, r3, r7, lr}
2000201e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20002020:	f04f 0011 	mov.w	r0, #17
20002024:	f7ff fe98 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20002028:	f04f 0087 	mov.w	r0, #135	; 0x87
2000202c:	f7ff fe70 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002030:	46bd      	mov	sp, r7
20002032:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002036:	4685      	mov	sp, r0
20002038:	4770      	bx	lr
2000203a:	bf00      	nop

2000203c <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
2000203c:	4668      	mov	r0, sp
2000203e:	f020 0107 	bic.w	r1, r0, #7
20002042:	468d      	mov	sp, r1
20002044:	b589      	push	{r0, r3, r7, lr}
20002046:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20002048:	f04f 0012 	mov.w	r0, #18
2000204c:	f7ff fe84 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20002050:	f04f 0088 	mov.w	r0, #136	; 0x88
20002054:	f7ff fe5c 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002058:	46bd      	mov	sp, r7
2000205a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000205e:	4685      	mov	sp, r0
20002060:	4770      	bx	lr
20002062:	bf00      	nop

20002064 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20002064:	4668      	mov	r0, sp
20002066:	f020 0107 	bic.w	r1, r0, #7
2000206a:	468d      	mov	sp, r1
2000206c:	b589      	push	{r0, r3, r7, lr}
2000206e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20002070:	f04f 0013 	mov.w	r0, #19
20002074:	f7ff fe70 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20002078:	f04f 0089 	mov.w	r0, #137	; 0x89
2000207c:	f7ff fe48 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002080:	46bd      	mov	sp, r7
20002082:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002086:	4685      	mov	sp, r0
20002088:	4770      	bx	lr
2000208a:	bf00      	nop

2000208c <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
2000208c:	4668      	mov	r0, sp
2000208e:	f020 0107 	bic.w	r1, r0, #7
20002092:	468d      	mov	sp, r1
20002094:	b589      	push	{r0, r3, r7, lr}
20002096:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20002098:	f04f 0014 	mov.w	r0, #20
2000209c:	f7ff fe5c 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
200020a0:	f04f 008a 	mov.w	r0, #138	; 0x8a
200020a4:	f7ff fe34 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
200020a8:	46bd      	mov	sp, r7
200020aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200020ae:	4685      	mov	sp, r0
200020b0:	4770      	bx	lr
200020b2:	bf00      	nop

200020b4 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
200020b4:	4668      	mov	r0, sp
200020b6:	f020 0107 	bic.w	r1, r0, #7
200020ba:	468d      	mov	sp, r1
200020bc:	b589      	push	{r0, r3, r7, lr}
200020be:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
200020c0:	f04f 0015 	mov.w	r0, #21
200020c4:	f7ff fe48 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
200020c8:	f04f 008b 	mov.w	r0, #139	; 0x8b
200020cc:	f7ff fe20 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
200020d0:	46bd      	mov	sp, r7
200020d2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200020d6:	4685      	mov	sp, r0
200020d8:	4770      	bx	lr
200020da:	bf00      	nop

200020dc <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
200020dc:	4668      	mov	r0, sp
200020de:	f020 0107 	bic.w	r1, r0, #7
200020e2:	468d      	mov	sp, r1
200020e4:	b589      	push	{r0, r3, r7, lr}
200020e6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
200020e8:	f04f 0016 	mov.w	r0, #22
200020ec:	f7ff fe34 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
200020f0:	f04f 008c 	mov.w	r0, #140	; 0x8c
200020f4:	f7ff fe0c 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
200020f8:	46bd      	mov	sp, r7
200020fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200020fe:	4685      	mov	sp, r0
20002100:	4770      	bx	lr
20002102:	bf00      	nop

20002104 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20002104:	4668      	mov	r0, sp
20002106:	f020 0107 	bic.w	r1, r0, #7
2000210a:	468d      	mov	sp, r1
2000210c:	b589      	push	{r0, r3, r7, lr}
2000210e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20002110:	f04f 0017 	mov.w	r0, #23
20002114:	f7ff fe20 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20002118:	f04f 008d 	mov.w	r0, #141	; 0x8d
2000211c:	f7ff fdf8 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002120:	46bd      	mov	sp, r7
20002122:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002126:	4685      	mov	sp, r0
20002128:	4770      	bx	lr
2000212a:	bf00      	nop

2000212c <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
2000212c:	4668      	mov	r0, sp
2000212e:	f020 0107 	bic.w	r1, r0, #7
20002132:	468d      	mov	sp, r1
20002134:	b589      	push	{r0, r3, r7, lr}
20002136:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20002138:	f04f 0018 	mov.w	r0, #24
2000213c:	f7ff fe0c 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20002140:	f04f 008e 	mov.w	r0, #142	; 0x8e
20002144:	f7ff fde4 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002148:	46bd      	mov	sp, r7
2000214a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000214e:	4685      	mov	sp, r0
20002150:	4770      	bx	lr
20002152:	bf00      	nop

20002154 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20002154:	4668      	mov	r0, sp
20002156:	f020 0107 	bic.w	r1, r0, #7
2000215a:	468d      	mov	sp, r1
2000215c:	b589      	push	{r0, r3, r7, lr}
2000215e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20002160:	f04f 0019 	mov.w	r0, #25
20002164:	f7ff fdf8 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20002168:	f04f 008f 	mov.w	r0, #143	; 0x8f
2000216c:	f7ff fdd0 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002170:	46bd      	mov	sp, r7
20002172:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002176:	4685      	mov	sp, r0
20002178:	4770      	bx	lr
2000217a:	bf00      	nop

2000217c <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
2000217c:	4668      	mov	r0, sp
2000217e:	f020 0107 	bic.w	r1, r0, #7
20002182:	468d      	mov	sp, r1
20002184:	b589      	push	{r0, r3, r7, lr}
20002186:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20002188:	f04f 001a 	mov.w	r0, #26
2000218c:	f7ff fde4 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20002190:	f04f 0090 	mov.w	r0, #144	; 0x90
20002194:	f7ff fdbc 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002198:	46bd      	mov	sp, r7
2000219a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000219e:	4685      	mov	sp, r0
200021a0:	4770      	bx	lr
200021a2:	bf00      	nop

200021a4 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
200021a4:	4668      	mov	r0, sp
200021a6:	f020 0107 	bic.w	r1, r0, #7
200021aa:	468d      	mov	sp, r1
200021ac:	b589      	push	{r0, r3, r7, lr}
200021ae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
200021b0:	f04f 001b 	mov.w	r0, #27
200021b4:	f7ff fdd0 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
200021b8:	f04f 0091 	mov.w	r0, #145	; 0x91
200021bc:	f7ff fda8 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
200021c0:	46bd      	mov	sp, r7
200021c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200021c6:	4685      	mov	sp, r0
200021c8:	4770      	bx	lr
200021ca:	bf00      	nop

200021cc <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
200021cc:	4668      	mov	r0, sp
200021ce:	f020 0107 	bic.w	r1, r0, #7
200021d2:	468d      	mov	sp, r1
200021d4:	b589      	push	{r0, r3, r7, lr}
200021d6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
200021d8:	f04f 001c 	mov.w	r0, #28
200021dc:	f7ff fdbc 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
200021e0:	f04f 0092 	mov.w	r0, #146	; 0x92
200021e4:	f7ff fd94 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
200021e8:	46bd      	mov	sp, r7
200021ea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200021ee:	4685      	mov	sp, r0
200021f0:	4770      	bx	lr
200021f2:	bf00      	nop

200021f4 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
200021f4:	4668      	mov	r0, sp
200021f6:	f020 0107 	bic.w	r1, r0, #7
200021fa:	468d      	mov	sp, r1
200021fc:	b589      	push	{r0, r3, r7, lr}
200021fe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20002200:	f04f 001d 	mov.w	r0, #29
20002204:	f7ff fda8 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20002208:	f04f 0093 	mov.w	r0, #147	; 0x93
2000220c:	f7ff fd80 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002210:	46bd      	mov	sp, r7
20002212:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002216:	4685      	mov	sp, r0
20002218:	4770      	bx	lr
2000221a:	bf00      	nop

2000221c <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
2000221c:	4668      	mov	r0, sp
2000221e:	f020 0107 	bic.w	r1, r0, #7
20002222:	468d      	mov	sp, r1
20002224:	b589      	push	{r0, r3, r7, lr}
20002226:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20002228:	f04f 001e 	mov.w	r0, #30
2000222c:	f7ff fd94 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20002230:	f04f 0094 	mov.w	r0, #148	; 0x94
20002234:	f7ff fd6c 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002238:	46bd      	mov	sp, r7
2000223a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000223e:	4685      	mov	sp, r0
20002240:	4770      	bx	lr
20002242:	bf00      	nop

20002244 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20002244:	4668      	mov	r0, sp
20002246:	f020 0107 	bic.w	r1, r0, #7
2000224a:	468d      	mov	sp, r1
2000224c:	b589      	push	{r0, r3, r7, lr}
2000224e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20002250:	f04f 001f 	mov.w	r0, #31
20002254:	f7ff fd80 	bl	20001d58 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20002258:	f04f 0095 	mov.w	r0, #149	; 0x95
2000225c:	f7ff fd58 	bl	20001d10 <NVIC_ClearPendingIRQ>
}
20002260:	46bd      	mov	sp, r7
20002262:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002266:	4685      	mov	sp, r0
20002268:	4770      	bx	lr
2000226a:	bf00      	nop

2000226c <__aeabi_frsub>:
2000226c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
20002270:	e002      	b.n	20002278 <__addsf3>
20002272:	bf00      	nop

20002274 <__aeabi_fsub>:
20002274:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

20002278 <__addsf3>:
20002278:	0042      	lsls	r2, r0, #1
2000227a:	bf1f      	itttt	ne
2000227c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
20002280:	ea92 0f03 	teqne	r2, r3
20002284:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
20002288:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
2000228c:	d06a      	beq.n	20002364 <__addsf3+0xec>
2000228e:	ea4f 6212 	mov.w	r2, r2, lsr #24
20002292:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
20002296:	bfc1      	itttt	gt
20002298:	18d2      	addgt	r2, r2, r3
2000229a:	4041      	eorgt	r1, r0
2000229c:	4048      	eorgt	r0, r1
2000229e:	4041      	eorgt	r1, r0
200022a0:	bfb8      	it	lt
200022a2:	425b      	neglt	r3, r3
200022a4:	2b19      	cmp	r3, #25
200022a6:	bf88      	it	hi
200022a8:	4770      	bxhi	lr
200022aa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
200022ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200022b2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
200022b6:	bf18      	it	ne
200022b8:	4240      	negne	r0, r0
200022ba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200022be:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
200022c2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
200022c6:	bf18      	it	ne
200022c8:	4249      	negne	r1, r1
200022ca:	ea92 0f03 	teq	r2, r3
200022ce:	d03f      	beq.n	20002350 <__addsf3+0xd8>
200022d0:	f1a2 0201 	sub.w	r2, r2, #1
200022d4:	fa41 fc03 	asr.w	ip, r1, r3
200022d8:	eb10 000c 	adds.w	r0, r0, ip
200022dc:	f1c3 0320 	rsb	r3, r3, #32
200022e0:	fa01 f103 	lsl.w	r1, r1, r3
200022e4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
200022e8:	d502      	bpl.n	200022f0 <__addsf3+0x78>
200022ea:	4249      	negs	r1, r1
200022ec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
200022f0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
200022f4:	d313      	bcc.n	2000231e <__addsf3+0xa6>
200022f6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
200022fa:	d306      	bcc.n	2000230a <__addsf3+0x92>
200022fc:	0840      	lsrs	r0, r0, #1
200022fe:	ea4f 0131 	mov.w	r1, r1, rrx
20002302:	f102 0201 	add.w	r2, r2, #1
20002306:	2afe      	cmp	r2, #254	; 0xfe
20002308:	d251      	bcs.n	200023ae <__addsf3+0x136>
2000230a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
2000230e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20002312:	bf08      	it	eq
20002314:	f020 0001 	biceq.w	r0, r0, #1
20002318:	ea40 0003 	orr.w	r0, r0, r3
2000231c:	4770      	bx	lr
2000231e:	0049      	lsls	r1, r1, #1
20002320:	eb40 0000 	adc.w	r0, r0, r0
20002324:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
20002328:	f1a2 0201 	sub.w	r2, r2, #1
2000232c:	d1ed      	bne.n	2000230a <__addsf3+0x92>
2000232e:	fab0 fc80 	clz	ip, r0
20002332:	f1ac 0c08 	sub.w	ip, ip, #8
20002336:	ebb2 020c 	subs.w	r2, r2, ip
2000233a:	fa00 f00c 	lsl.w	r0, r0, ip
2000233e:	bfaa      	itet	ge
20002340:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
20002344:	4252      	neglt	r2, r2
20002346:	4318      	orrge	r0, r3
20002348:	bfbc      	itt	lt
2000234a:	40d0      	lsrlt	r0, r2
2000234c:	4318      	orrlt	r0, r3
2000234e:	4770      	bx	lr
20002350:	f092 0f00 	teq	r2, #0
20002354:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
20002358:	bf06      	itte	eq
2000235a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
2000235e:	3201      	addeq	r2, #1
20002360:	3b01      	subne	r3, #1
20002362:	e7b5      	b.n	200022d0 <__addsf3+0x58>
20002364:	ea4f 0341 	mov.w	r3, r1, lsl #1
20002368:	ea7f 6c22 	mvns.w	ip, r2, asr #24
2000236c:	bf18      	it	ne
2000236e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20002372:	d021      	beq.n	200023b8 <__addsf3+0x140>
20002374:	ea92 0f03 	teq	r2, r3
20002378:	d004      	beq.n	20002384 <__addsf3+0x10c>
2000237a:	f092 0f00 	teq	r2, #0
2000237e:	bf08      	it	eq
20002380:	4608      	moveq	r0, r1
20002382:	4770      	bx	lr
20002384:	ea90 0f01 	teq	r0, r1
20002388:	bf1c      	itt	ne
2000238a:	2000      	movne	r0, #0
2000238c:	4770      	bxne	lr
2000238e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
20002392:	d104      	bne.n	2000239e <__addsf3+0x126>
20002394:	0040      	lsls	r0, r0, #1
20002396:	bf28      	it	cs
20002398:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
2000239c:	4770      	bx	lr
2000239e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
200023a2:	bf3c      	itt	cc
200023a4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
200023a8:	4770      	bxcc	lr
200023aa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
200023ae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
200023b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200023b6:	4770      	bx	lr
200023b8:	ea7f 6222 	mvns.w	r2, r2, asr #24
200023bc:	bf16      	itet	ne
200023be:	4608      	movne	r0, r1
200023c0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
200023c4:	4601      	movne	r1, r0
200023c6:	0242      	lsls	r2, r0, #9
200023c8:	bf06      	itte	eq
200023ca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
200023ce:	ea90 0f01 	teqeq	r0, r1
200023d2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
200023d6:	4770      	bx	lr

200023d8 <__aeabi_ui2f>:
200023d8:	f04f 0300 	mov.w	r3, #0
200023dc:	e004      	b.n	200023e8 <__aeabi_i2f+0x8>
200023de:	bf00      	nop

200023e0 <__aeabi_i2f>:
200023e0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
200023e4:	bf48      	it	mi
200023e6:	4240      	negmi	r0, r0
200023e8:	ea5f 0c00 	movs.w	ip, r0
200023ec:	bf08      	it	eq
200023ee:	4770      	bxeq	lr
200023f0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
200023f4:	4601      	mov	r1, r0
200023f6:	f04f 0000 	mov.w	r0, #0
200023fa:	e01c      	b.n	20002436 <__aeabi_l2f+0x2a>

200023fc <__aeabi_ul2f>:
200023fc:	ea50 0201 	orrs.w	r2, r0, r1
20002400:	bf08      	it	eq
20002402:	4770      	bxeq	lr
20002404:	f04f 0300 	mov.w	r3, #0
20002408:	e00a      	b.n	20002420 <__aeabi_l2f+0x14>
2000240a:	bf00      	nop

2000240c <__aeabi_l2f>:
2000240c:	ea50 0201 	orrs.w	r2, r0, r1
20002410:	bf08      	it	eq
20002412:	4770      	bxeq	lr
20002414:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
20002418:	d502      	bpl.n	20002420 <__aeabi_l2f+0x14>
2000241a:	4240      	negs	r0, r0
2000241c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002420:	ea5f 0c01 	movs.w	ip, r1
20002424:	bf02      	ittt	eq
20002426:	4684      	moveq	ip, r0
20002428:	4601      	moveq	r1, r0
2000242a:	2000      	moveq	r0, #0
2000242c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
20002430:	bf08      	it	eq
20002432:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
20002436:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
2000243a:	fabc f28c 	clz	r2, ip
2000243e:	3a08      	subs	r2, #8
20002440:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
20002444:	db10      	blt.n	20002468 <__aeabi_l2f+0x5c>
20002446:	fa01 fc02 	lsl.w	ip, r1, r2
2000244a:	4463      	add	r3, ip
2000244c:	fa00 fc02 	lsl.w	ip, r0, r2
20002450:	f1c2 0220 	rsb	r2, r2, #32
20002454:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20002458:	fa20 f202 	lsr.w	r2, r0, r2
2000245c:	eb43 0002 	adc.w	r0, r3, r2
20002460:	bf08      	it	eq
20002462:	f020 0001 	biceq.w	r0, r0, #1
20002466:	4770      	bx	lr
20002468:	f102 0220 	add.w	r2, r2, #32
2000246c:	fa01 fc02 	lsl.w	ip, r1, r2
20002470:	f1c2 0220 	rsb	r2, r2, #32
20002474:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
20002478:	fa21 f202 	lsr.w	r2, r1, r2
2000247c:	eb43 0002 	adc.w	r0, r3, r2
20002480:	bf08      	it	eq
20002482:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20002486:	4770      	bx	lr

20002488 <__aeabi_fmul>:
20002488:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000248c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
20002490:	bf1e      	ittt	ne
20002492:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
20002496:	ea92 0f0c 	teqne	r2, ip
2000249a:	ea93 0f0c 	teqne	r3, ip
2000249e:	d06f      	beq.n	20002580 <__aeabi_fmul+0xf8>
200024a0:	441a      	add	r2, r3
200024a2:	ea80 0c01 	eor.w	ip, r0, r1
200024a6:	0240      	lsls	r0, r0, #9
200024a8:	bf18      	it	ne
200024aa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
200024ae:	d01e      	beq.n	200024ee <__aeabi_fmul+0x66>
200024b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
200024b4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
200024b8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
200024bc:	fba0 3101 	umull	r3, r1, r0, r1
200024c0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
200024c4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
200024c8:	bf3e      	ittt	cc
200024ca:	0049      	lslcc	r1, r1, #1
200024cc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
200024d0:	005b      	lslcc	r3, r3, #1
200024d2:	ea40 0001 	orr.w	r0, r0, r1
200024d6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
200024da:	2afd      	cmp	r2, #253	; 0xfd
200024dc:	d81d      	bhi.n	2000251a <__aeabi_fmul+0x92>
200024de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
200024e2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200024e6:	bf08      	it	eq
200024e8:	f020 0001 	biceq.w	r0, r0, #1
200024ec:	4770      	bx	lr
200024ee:	f090 0f00 	teq	r0, #0
200024f2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
200024f6:	bf08      	it	eq
200024f8:	0249      	lsleq	r1, r1, #9
200024fa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
200024fe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
20002502:	3a7f      	subs	r2, #127	; 0x7f
20002504:	bfc2      	ittt	gt
20002506:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
2000250a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
2000250e:	4770      	bxgt	lr
20002510:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20002514:	f04f 0300 	mov.w	r3, #0
20002518:	3a01      	subs	r2, #1
2000251a:	dc5d      	bgt.n	200025d8 <__aeabi_fmul+0x150>
2000251c:	f112 0f19 	cmn.w	r2, #25
20002520:	bfdc      	itt	le
20002522:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
20002526:	4770      	bxle	lr
20002528:	f1c2 0200 	rsb	r2, r2, #0
2000252c:	0041      	lsls	r1, r0, #1
2000252e:	fa21 f102 	lsr.w	r1, r1, r2
20002532:	f1c2 0220 	rsb	r2, r2, #32
20002536:	fa00 fc02 	lsl.w	ip, r0, r2
2000253a:	ea5f 0031 	movs.w	r0, r1, rrx
2000253e:	f140 0000 	adc.w	r0, r0, #0
20002542:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
20002546:	bf08      	it	eq
20002548:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
2000254c:	4770      	bx	lr
2000254e:	f092 0f00 	teq	r2, #0
20002552:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
20002556:	bf02      	ittt	eq
20002558:	0040      	lsleq	r0, r0, #1
2000255a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
2000255e:	3a01      	subeq	r2, #1
20002560:	d0f9      	beq.n	20002556 <__aeabi_fmul+0xce>
20002562:	ea40 000c 	orr.w	r0, r0, ip
20002566:	f093 0f00 	teq	r3, #0
2000256a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
2000256e:	bf02      	ittt	eq
20002570:	0049      	lsleq	r1, r1, #1
20002572:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
20002576:	3b01      	subeq	r3, #1
20002578:	d0f9      	beq.n	2000256e <__aeabi_fmul+0xe6>
2000257a:	ea41 010c 	orr.w	r1, r1, ip
2000257e:	e78f      	b.n	200024a0 <__aeabi_fmul+0x18>
20002580:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20002584:	ea92 0f0c 	teq	r2, ip
20002588:	bf18      	it	ne
2000258a:	ea93 0f0c 	teqne	r3, ip
2000258e:	d00a      	beq.n	200025a6 <__aeabi_fmul+0x11e>
20002590:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20002594:	bf18      	it	ne
20002596:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
2000259a:	d1d8      	bne.n	2000254e <__aeabi_fmul+0xc6>
2000259c:	ea80 0001 	eor.w	r0, r0, r1
200025a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
200025a4:	4770      	bx	lr
200025a6:	f090 0f00 	teq	r0, #0
200025aa:	bf17      	itett	ne
200025ac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
200025b0:	4608      	moveq	r0, r1
200025b2:	f091 0f00 	teqne	r1, #0
200025b6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
200025ba:	d014      	beq.n	200025e6 <__aeabi_fmul+0x15e>
200025bc:	ea92 0f0c 	teq	r2, ip
200025c0:	d101      	bne.n	200025c6 <__aeabi_fmul+0x13e>
200025c2:	0242      	lsls	r2, r0, #9
200025c4:	d10f      	bne.n	200025e6 <__aeabi_fmul+0x15e>
200025c6:	ea93 0f0c 	teq	r3, ip
200025ca:	d103      	bne.n	200025d4 <__aeabi_fmul+0x14c>
200025cc:	024b      	lsls	r3, r1, #9
200025ce:	bf18      	it	ne
200025d0:	4608      	movne	r0, r1
200025d2:	d108      	bne.n	200025e6 <__aeabi_fmul+0x15e>
200025d4:	ea80 0001 	eor.w	r0, r0, r1
200025d8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
200025dc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
200025e0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200025e4:	4770      	bx	lr
200025e6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
200025ea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
200025ee:	4770      	bx	lr

200025f0 <__aeabi_fdiv>:
200025f0:	f04f 0cff 	mov.w	ip, #255	; 0xff
200025f4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
200025f8:	bf1e      	ittt	ne
200025fa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
200025fe:	ea92 0f0c 	teqne	r2, ip
20002602:	ea93 0f0c 	teqne	r3, ip
20002606:	d069      	beq.n	200026dc <__aeabi_fdiv+0xec>
20002608:	eba2 0203 	sub.w	r2, r2, r3
2000260c:	ea80 0c01 	eor.w	ip, r0, r1
20002610:	0249      	lsls	r1, r1, #9
20002612:	ea4f 2040 	mov.w	r0, r0, lsl #9
20002616:	d037      	beq.n	20002688 <__aeabi_fdiv+0x98>
20002618:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
2000261c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
20002620:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
20002624:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20002628:	428b      	cmp	r3, r1
2000262a:	bf38      	it	cc
2000262c:	005b      	lslcc	r3, r3, #1
2000262e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
20002632:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
20002636:	428b      	cmp	r3, r1
20002638:	bf24      	itt	cs
2000263a:	1a5b      	subcs	r3, r3, r1
2000263c:	ea40 000c 	orrcs.w	r0, r0, ip
20002640:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
20002644:	bf24      	itt	cs
20002646:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
2000264a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
2000264e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
20002652:	bf24      	itt	cs
20002654:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
20002658:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
2000265c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
20002660:	bf24      	itt	cs
20002662:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
20002666:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
2000266a:	011b      	lsls	r3, r3, #4
2000266c:	bf18      	it	ne
2000266e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
20002672:	d1e0      	bne.n	20002636 <__aeabi_fdiv+0x46>
20002674:	2afd      	cmp	r2, #253	; 0xfd
20002676:	f63f af50 	bhi.w	2000251a <__aeabi_fmul+0x92>
2000267a:	428b      	cmp	r3, r1
2000267c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20002680:	bf08      	it	eq
20002682:	f020 0001 	biceq.w	r0, r0, #1
20002686:	4770      	bx	lr
20002688:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
2000268c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
20002690:	327f      	adds	r2, #127	; 0x7f
20002692:	bfc2      	ittt	gt
20002694:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20002698:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
2000269c:	4770      	bxgt	lr
2000269e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200026a2:	f04f 0300 	mov.w	r3, #0
200026a6:	3a01      	subs	r2, #1
200026a8:	e737      	b.n	2000251a <__aeabi_fmul+0x92>
200026aa:	f092 0f00 	teq	r2, #0
200026ae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
200026b2:	bf02      	ittt	eq
200026b4:	0040      	lsleq	r0, r0, #1
200026b6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
200026ba:	3a01      	subeq	r2, #1
200026bc:	d0f9      	beq.n	200026b2 <__aeabi_fdiv+0xc2>
200026be:	ea40 000c 	orr.w	r0, r0, ip
200026c2:	f093 0f00 	teq	r3, #0
200026c6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200026ca:	bf02      	ittt	eq
200026cc:	0049      	lsleq	r1, r1, #1
200026ce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
200026d2:	3b01      	subeq	r3, #1
200026d4:	d0f9      	beq.n	200026ca <__aeabi_fdiv+0xda>
200026d6:	ea41 010c 	orr.w	r1, r1, ip
200026da:	e795      	b.n	20002608 <__aeabi_fdiv+0x18>
200026dc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
200026e0:	ea92 0f0c 	teq	r2, ip
200026e4:	d108      	bne.n	200026f8 <__aeabi_fdiv+0x108>
200026e6:	0242      	lsls	r2, r0, #9
200026e8:	f47f af7d 	bne.w	200025e6 <__aeabi_fmul+0x15e>
200026ec:	ea93 0f0c 	teq	r3, ip
200026f0:	f47f af70 	bne.w	200025d4 <__aeabi_fmul+0x14c>
200026f4:	4608      	mov	r0, r1
200026f6:	e776      	b.n	200025e6 <__aeabi_fmul+0x15e>
200026f8:	ea93 0f0c 	teq	r3, ip
200026fc:	d104      	bne.n	20002708 <__aeabi_fdiv+0x118>
200026fe:	024b      	lsls	r3, r1, #9
20002700:	f43f af4c 	beq.w	2000259c <__aeabi_fmul+0x114>
20002704:	4608      	mov	r0, r1
20002706:	e76e      	b.n	200025e6 <__aeabi_fmul+0x15e>
20002708:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
2000270c:	bf18      	it	ne
2000270e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
20002712:	d1ca      	bne.n	200026aa <__aeabi_fdiv+0xba>
20002714:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
20002718:	f47f af5c 	bne.w	200025d4 <__aeabi_fmul+0x14c>
2000271c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
20002720:	f47f af3c 	bne.w	2000259c <__aeabi_fmul+0x114>
20002724:	e75f      	b.n	200025e6 <__aeabi_fmul+0x15e>
20002726:	bf00      	nop

20002728 <__aeabi_f2iz>:
20002728:	ea4f 0240 	mov.w	r2, r0, lsl #1
2000272c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
20002730:	d30f      	bcc.n	20002752 <__aeabi_f2iz+0x2a>
20002732:	f04f 039e 	mov.w	r3, #158	; 0x9e
20002736:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
2000273a:	d90d      	bls.n	20002758 <__aeabi_f2iz+0x30>
2000273c:	ea4f 2300 	mov.w	r3, r0, lsl #8
20002740:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20002744:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
20002748:	fa23 f002 	lsr.w	r0, r3, r2
2000274c:	bf18      	it	ne
2000274e:	4240      	negne	r0, r0
20002750:	4770      	bx	lr
20002752:	f04f 0000 	mov.w	r0, #0
20002756:	4770      	bx	lr
20002758:	f112 0f61 	cmn.w	r2, #97	; 0x61
2000275c:	d101      	bne.n	20002762 <__aeabi_f2iz+0x3a>
2000275e:	0242      	lsls	r2, r0, #9
20002760:	d105      	bne.n	2000276e <__aeabi_f2iz+0x46>
20002762:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
20002766:	bf08      	it	eq
20002768:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000276c:	4770      	bx	lr
2000276e:	f04f 0000 	mov.w	r0, #0
20002772:	4770      	bx	lr

20002774 <__libc_init_array>:
20002774:	b570      	push	{r4, r5, r6, lr}
20002776:	f642 364c 	movw	r6, #11084	; 0x2b4c
2000277a:	f642 354c 	movw	r5, #11084	; 0x2b4c
2000277e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002782:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002786:	1b76      	subs	r6, r6, r5
20002788:	10b6      	asrs	r6, r6, #2
2000278a:	d006      	beq.n	2000279a <__libc_init_array+0x26>
2000278c:	2400      	movs	r4, #0
2000278e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002792:	3401      	adds	r4, #1
20002794:	4798      	blx	r3
20002796:	42a6      	cmp	r6, r4
20002798:	d8f9      	bhi.n	2000278e <__libc_init_array+0x1a>
2000279a:	f642 354c 	movw	r5, #11084	; 0x2b4c
2000279e:	f642 3650 	movw	r6, #11088	; 0x2b50
200027a2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200027a6:	f2c2 0600 	movt	r6, #8192	; 0x2000
200027aa:	1b76      	subs	r6, r6, r5
200027ac:	f000 f9c2 	bl	20002b34 <_init>
200027b0:	10b6      	asrs	r6, r6, #2
200027b2:	d006      	beq.n	200027c2 <__libc_init_array+0x4e>
200027b4:	2400      	movs	r4, #0
200027b6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200027ba:	3401      	adds	r4, #1
200027bc:	4798      	blx	r3
200027be:	42a6      	cmp	r6, r4
200027c0:	d8f9      	bhi.n	200027b6 <__libc_init_array+0x42>
200027c2:	bd70      	pop	{r4, r5, r6, pc}

200027c4 <memset>:
200027c4:	2a03      	cmp	r2, #3
200027c6:	b2c9      	uxtb	r1, r1
200027c8:	b430      	push	{r4, r5}
200027ca:	d807      	bhi.n	200027dc <memset+0x18>
200027cc:	b122      	cbz	r2, 200027d8 <memset+0x14>
200027ce:	2300      	movs	r3, #0
200027d0:	54c1      	strb	r1, [r0, r3]
200027d2:	3301      	adds	r3, #1
200027d4:	4293      	cmp	r3, r2
200027d6:	d1fb      	bne.n	200027d0 <memset+0xc>
200027d8:	bc30      	pop	{r4, r5}
200027da:	4770      	bx	lr
200027dc:	eb00 0c02 	add.w	ip, r0, r2
200027e0:	4603      	mov	r3, r0
200027e2:	e001      	b.n	200027e8 <memset+0x24>
200027e4:	f803 1c01 	strb.w	r1, [r3, #-1]
200027e8:	f003 0403 	and.w	r4, r3, #3
200027ec:	461a      	mov	r2, r3
200027ee:	3301      	adds	r3, #1
200027f0:	2c00      	cmp	r4, #0
200027f2:	d1f7      	bne.n	200027e4 <memset+0x20>
200027f4:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200027f8:	ebc2 040c 	rsb	r4, r2, ip
200027fc:	fb03 f301 	mul.w	r3, r3, r1
20002800:	e01f      	b.n	20002842 <memset+0x7e>
20002802:	f842 3c40 	str.w	r3, [r2, #-64]
20002806:	f842 3c3c 	str.w	r3, [r2, #-60]
2000280a:	f842 3c38 	str.w	r3, [r2, #-56]
2000280e:	f842 3c34 	str.w	r3, [r2, #-52]
20002812:	f842 3c30 	str.w	r3, [r2, #-48]
20002816:	f842 3c2c 	str.w	r3, [r2, #-44]
2000281a:	f842 3c28 	str.w	r3, [r2, #-40]
2000281e:	f842 3c24 	str.w	r3, [r2, #-36]
20002822:	f842 3c20 	str.w	r3, [r2, #-32]
20002826:	f842 3c1c 	str.w	r3, [r2, #-28]
2000282a:	f842 3c18 	str.w	r3, [r2, #-24]
2000282e:	f842 3c14 	str.w	r3, [r2, #-20]
20002832:	f842 3c10 	str.w	r3, [r2, #-16]
20002836:	f842 3c0c 	str.w	r3, [r2, #-12]
2000283a:	f842 3c08 	str.w	r3, [r2, #-8]
2000283e:	f842 3c04 	str.w	r3, [r2, #-4]
20002842:	4615      	mov	r5, r2
20002844:	3240      	adds	r2, #64	; 0x40
20002846:	2c3f      	cmp	r4, #63	; 0x3f
20002848:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
2000284c:	dcd9      	bgt.n	20002802 <memset+0x3e>
2000284e:	462a      	mov	r2, r5
20002850:	ebc5 040c 	rsb	r4, r5, ip
20002854:	e007      	b.n	20002866 <memset+0xa2>
20002856:	f842 3c10 	str.w	r3, [r2, #-16]
2000285a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000285e:	f842 3c08 	str.w	r3, [r2, #-8]
20002862:	f842 3c04 	str.w	r3, [r2, #-4]
20002866:	4615      	mov	r5, r2
20002868:	3210      	adds	r2, #16
2000286a:	2c0f      	cmp	r4, #15
2000286c:	f1a4 0410 	sub.w	r4, r4, #16
20002870:	dcf1      	bgt.n	20002856 <memset+0x92>
20002872:	462a      	mov	r2, r5
20002874:	ebc5 050c 	rsb	r5, r5, ip
20002878:	e001      	b.n	2000287e <memset+0xba>
2000287a:	f842 3c04 	str.w	r3, [r2, #-4]
2000287e:	4614      	mov	r4, r2
20002880:	3204      	adds	r2, #4
20002882:	2d03      	cmp	r5, #3
20002884:	f1a5 0504 	sub.w	r5, r5, #4
20002888:	dcf7      	bgt.n	2000287a <memset+0xb6>
2000288a:	e001      	b.n	20002890 <memset+0xcc>
2000288c:	f804 1b01 	strb.w	r1, [r4], #1
20002890:	4564      	cmp	r4, ip
20002892:	d3fb      	bcc.n	2000288c <memset+0xc8>
20002894:	e7a0      	b.n	200027d8 <memset+0x14>
20002896:	bf00      	nop

20002898 <strncmp>:
20002898:	b430      	push	{r4, r5}
2000289a:	4613      	mov	r3, r2
2000289c:	2a00      	cmp	r2, #0
2000289e:	d043      	beq.n	20002928 <strncmp+0x90>
200028a0:	ea41 0200 	orr.w	r2, r1, r0
200028a4:	f012 0f03 	tst.w	r2, #3
200028a8:	d125      	bne.n	200028f6 <strncmp+0x5e>
200028aa:	2b03      	cmp	r3, #3
200028ac:	4604      	mov	r4, r0
200028ae:	460d      	mov	r5, r1
200028b0:	d93d      	bls.n	2000292e <strncmp+0x96>
200028b2:	6802      	ldr	r2, [r0, #0]
200028b4:	6809      	ldr	r1, [r1, #0]
200028b6:	428a      	cmp	r2, r1
200028b8:	d139      	bne.n	2000292e <strncmp+0x96>
200028ba:	3b04      	subs	r3, #4
200028bc:	d034      	beq.n	20002928 <strncmp+0x90>
200028be:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
200028c2:	ea21 0202 	bic.w	r2, r1, r2
200028c6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
200028ca:	d00d      	beq.n	200028e8 <strncmp+0x50>
200028cc:	e02c      	b.n	20002928 <strncmp+0x90>
200028ce:	6822      	ldr	r2, [r4, #0]
200028d0:	6829      	ldr	r1, [r5, #0]
200028d2:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
200028d6:	428a      	cmp	r2, r1
200028d8:	ea20 0002 	bic.w	r0, r0, r2
200028dc:	d127      	bne.n	2000292e <strncmp+0x96>
200028de:	3b04      	subs	r3, #4
200028e0:	d022      	beq.n	20002928 <strncmp+0x90>
200028e2:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
200028e6:	d11f      	bne.n	20002928 <strncmp+0x90>
200028e8:	3404      	adds	r4, #4
200028ea:	3504      	adds	r5, #4
200028ec:	2b03      	cmp	r3, #3
200028ee:	d8ee      	bhi.n	200028ce <strncmp+0x36>
200028f0:	4620      	mov	r0, r4
200028f2:	4629      	mov	r1, r5
200028f4:	b1f3      	cbz	r3, 20002934 <strncmp+0x9c>
200028f6:	7804      	ldrb	r4, [r0, #0]
200028f8:	3b01      	subs	r3, #1
200028fa:	f891 c000 	ldrb.w	ip, [r1]
200028fe:	4564      	cmp	r4, ip
20002900:	d10f      	bne.n	20002922 <strncmp+0x8a>
20002902:	b18b      	cbz	r3, 20002928 <strncmp+0x90>
20002904:	b184      	cbz	r4, 20002928 <strncmp+0x90>
20002906:	3b01      	subs	r3, #1
20002908:	2200      	movs	r2, #0
2000290a:	e002      	b.n	20002912 <strncmp+0x7a>
2000290c:	b163      	cbz	r3, 20002928 <strncmp+0x90>
2000290e:	b15c      	cbz	r4, 20002928 <strncmp+0x90>
20002910:	3b01      	subs	r3, #1
20002912:	1884      	adds	r4, r0, r2
20002914:	188d      	adds	r5, r1, r2
20002916:	3201      	adds	r2, #1
20002918:	7864      	ldrb	r4, [r4, #1]
2000291a:	f895 c001 	ldrb.w	ip, [r5, #1]
2000291e:	4564      	cmp	r4, ip
20002920:	d0f4      	beq.n	2000290c <strncmp+0x74>
20002922:	ebcc 0004 	rsb	r0, ip, r4
20002926:	e000      	b.n	2000292a <strncmp+0x92>
20002928:	2000      	movs	r0, #0
2000292a:	bc30      	pop	{r4, r5}
2000292c:	4770      	bx	lr
2000292e:	4620      	mov	r0, r4
20002930:	4629      	mov	r1, r5
20002932:	e7e0      	b.n	200028f6 <strncmp+0x5e>
20002934:	7824      	ldrb	r4, [r4, #0]
20002936:	f895 c000 	ldrb.w	ip, [r5]
2000293a:	ebcc 0004 	rsb	r0, ip, r4
2000293e:	e7f4      	b.n	2000292a <strncmp+0x92>

20002940 <initcmd>:
20002940:	03ef 8003 cf02 0003 30c1 04ed 0364 8112     .........0..d...
20002950:	03e8 0085 cb78 3905 002c 0234 01f7 ea20     ....x..9,.4... .
20002960:	0002 c000 2301 01c1 c510 3e02 c728 8601     .....#.....>(...
20002970:	0136 3748 0001 013a b155 0002 b618 0803     6.H7..:.U.......
20002980:	2782 01f2 2600 0101 0fe0 310f 0c2b 080e     .'...&.....1+...
20002990:	f14e 0737 0310 090e e100 000f 140e 1103     N.7.............
200029a0:	3107 48c1 0f08 310c 0f36 8011 8029 0000     .1.H...16...)...
200029b0:	4441 4443 7269 6365 4974 706e 7475 305f     ADCDirectInput_0
200029c0:	0000 0000 4441 4443 7269 6365 4974 706e     ....ADCDirectInp
200029d0:	7475 315f 0000 0000                         ut_1....

200029d8 <g_config_reg_lut>:
200029d8:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
200029e8:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
200029f8:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
20002a08:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
20002a18:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
20002a28:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
20002a38:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
20002a48:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

20002a58 <g_gpio_irqn_lut>:
20002a58:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
20002a68:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
20002a78:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
20002a88:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

20002a98 <g_ace_channel_0_name>:
20002a98:	4441 4443 7269 6365 4974 706e 7475 325f     ADCDirectInput_2
20002aa8:	0000 0000                                   ....

20002aac <g_ace_channel_1_name>:
20002aac:	4441 4443 7269 6365 4974 706e 7475 335f     ADCDirectInput_3
20002abc:	0000 0000                                   ....

20002ac0 <g_ace_channel_2_name>:
20002ac0:	4441 4443 7269 6365 4974 706e 7475 345f     ADCDirectInput_4
20002ad0:	0000 0000                                   ....

20002ad4 <channel_type_lut>:
20002ad4:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
20002ae4:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
20002af4:	0000 0100 ff02 ffff 00ff 0000 ff00 00ff     ................

20002b04 <channel_quad_lut>:
20002b04:	00ff 0000 0100 0101 ff01 ffff ffff ffff     ................
20002b14:	02ff 0202 0302 0303 ff03 ffff ffff ffff     ................
20002b24:	04ff 0404 ff04 ffff ffff ffff ffff ffff     ................

20002b34 <_init>:
20002b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002b36:	bf00      	nop
20002b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002b3a:	bc08      	pop	{r3}
20002b3c:	469e      	mov	lr, r3
20002b3e:	4770      	bx	lr

20002b40 <_fini>:
20002b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002b42:	bf00      	nop
20002b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002b46:	bc08      	pop	{r3}
20002b48:	469e      	mov	lr, r3
20002b4a:	4770      	bx	lr

20002b4c <__frame_dummy_init_array_entry>:
20002b4c:	0485 2000                                   ... 

20002b50 <__do_global_dtors_aux_fini_array_entry>:
20002b50:	0471 2000                                   q.. 
