
SO_I2C_RGBC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f90  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08006190  08006190  00016190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006204  08006204  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08006204  08006204  00016204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800620c  0800620c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800620c  0800620c  0001620c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006210  08006210  00016210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08006214  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  2000005c  08006270  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  08006270  00020330  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008a  2**0
                  CONTENTS, READONLY
 13 .debug_info   000129a7  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002570  00000000  00000000  00032a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010f0  00000000  00000000  00034fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d55  00000000  00000000  000360d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000283c6  00000000  00000000  00036e2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014bd2  00000000  00000000  0005f1f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fcc38  00000000  00000000  00073dc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004d74  00000000  00000000  00170a00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00175774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000005c 	.word	0x2000005c
 800021c:	00000000 	.word	0x00000000
 8000220:	08006178 	.word	0x08006178

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000060 	.word	0x20000060
 800023c:	08006178 	.word	0x08006178

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b970 	b.w	80005d8 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	460d      	mov	r5, r1
 8000318:	4604      	mov	r4, r0
 800031a:	460f      	mov	r7, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4694      	mov	ip, r2
 8000324:	d965      	bls.n	80003f2 <__udivmoddi4+0xe2>
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	b143      	cbz	r3, 800033e <__udivmoddi4+0x2e>
 800032c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000330:	f1c3 0220 	rsb	r2, r3, #32
 8000334:	409f      	lsls	r7, r3
 8000336:	fa20 f202 	lsr.w	r2, r0, r2
 800033a:	4317      	orrs	r7, r2
 800033c:	409c      	lsls	r4, r3
 800033e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000342:	fa1f f58c 	uxth.w	r5, ip
 8000346:	fbb7 f1fe 	udiv	r1, r7, lr
 800034a:	0c22      	lsrs	r2, r4, #16
 800034c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000350:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000354:	fb01 f005 	mul.w	r0, r1, r5
 8000358:	4290      	cmp	r0, r2
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x62>
 800035c:	eb1c 0202 	adds.w	r2, ip, r2
 8000360:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000364:	f080 811c 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000368:	4290      	cmp	r0, r2
 800036a:	f240 8119 	bls.w	80005a0 <__udivmoddi4+0x290>
 800036e:	3902      	subs	r1, #2
 8000370:	4462      	add	r2, ip
 8000372:	1a12      	subs	r2, r2, r0
 8000374:	b2a4      	uxth	r4, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000382:	fb00 f505 	mul.w	r5, r0, r5
 8000386:	42a5      	cmp	r5, r4
 8000388:	d90a      	bls.n	80003a0 <__udivmoddi4+0x90>
 800038a:	eb1c 0404 	adds.w	r4, ip, r4
 800038e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000392:	f080 8107 	bcs.w	80005a4 <__udivmoddi4+0x294>
 8000396:	42a5      	cmp	r5, r4
 8000398:	f240 8104 	bls.w	80005a4 <__udivmoddi4+0x294>
 800039c:	4464      	add	r4, ip
 800039e:	3802      	subs	r0, #2
 80003a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a4:	1b64      	subs	r4, r4, r5
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11e      	cbz	r6, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40dc      	lsrs	r4, r3
 80003ac:	2300      	movs	r3, #0
 80003ae:	e9c6 4300 	strd	r4, r3, [r6]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0xbc>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80ed 	beq.w	800059a <__udivmoddi4+0x28a>
 80003c0:	2100      	movs	r1, #0
 80003c2:	e9c6 0500 	strd	r0, r5, [r6]
 80003c6:	4608      	mov	r0, r1
 80003c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003cc:	fab3 f183 	clz	r1, r3
 80003d0:	2900      	cmp	r1, #0
 80003d2:	d149      	bne.n	8000468 <__udivmoddi4+0x158>
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	d302      	bcc.n	80003de <__udivmoddi4+0xce>
 80003d8:	4282      	cmp	r2, r0
 80003da:	f200 80f8 	bhi.w	80005ce <__udivmoddi4+0x2be>
 80003de:	1a84      	subs	r4, r0, r2
 80003e0:	eb65 0203 	sbc.w	r2, r5, r3
 80003e4:	2001      	movs	r0, #1
 80003e6:	4617      	mov	r7, r2
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d0e2      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	e9c6 4700 	strd	r4, r7, [r6]
 80003f0:	e7df      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003f2:	b902      	cbnz	r2, 80003f6 <__udivmoddi4+0xe6>
 80003f4:	deff      	udf	#255	; 0xff
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	f040 8090 	bne.w	8000520 <__udivmoddi4+0x210>
 8000400:	1a8a      	subs	r2, r1, r2
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2101      	movs	r1, #1
 800040c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000410:	fb07 2015 	mls	r0, r7, r5, r2
 8000414:	0c22      	lsrs	r2, r4, #16
 8000416:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800041a:	fb0e f005 	mul.w	r0, lr, r5
 800041e:	4290      	cmp	r0, r2
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x124>
 8000422:	eb1c 0202 	adds.w	r2, ip, r2
 8000426:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4290      	cmp	r0, r2
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2b8>
 8000432:	4645      	mov	r5, r8
 8000434:	1a12      	subs	r2, r2, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb2 f0f7 	udiv	r0, r2, r7
 800043c:	fb07 2210 	mls	r2, r7, r0, r2
 8000440:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x14e>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x14c>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2c2>
 800045c:	4610      	mov	r0, r2
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000466:	e79f      	b.n	80003a8 <__udivmoddi4+0x98>
 8000468:	f1c1 0720 	rsb	r7, r1, #32
 800046c:	408b      	lsls	r3, r1
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa05 f401 	lsl.w	r4, r5, r1
 800047a:	fa20 f307 	lsr.w	r3, r0, r7
 800047e:	40fd      	lsrs	r5, r7
 8000480:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000484:	4323      	orrs	r3, r4
 8000486:	fbb5 f8f9 	udiv	r8, r5, r9
 800048a:	fa1f fe8c 	uxth.w	lr, ip
 800048e:	fb09 5518 	mls	r5, r9, r8, r5
 8000492:	0c1c      	lsrs	r4, r3, #16
 8000494:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000498:	fb08 f50e 	mul.w	r5, r8, lr
 800049c:	42a5      	cmp	r5, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	fa00 f001 	lsl.w	r0, r0, r1
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2b4>
 80004b4:	42a5      	cmp	r5, r4
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2b4>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4464      	add	r4, ip
 80004c0:	1b64      	subs	r4, r4, r5
 80004c2:	b29d      	uxth	r5, r3
 80004c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c8:	fb09 4413 	mls	r4, r9, r3, r4
 80004cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004d4:	45a6      	cmp	lr, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2ac>
 80004e2:	45a6      	cmp	lr, r4
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2ac>
 80004e6:	3b02      	subs	r3, #2
 80004e8:	4464      	add	r4, ip
 80004ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ee:	fba3 9502 	umull	r9, r5, r3, r2
 80004f2:	eba4 040e 	sub.w	r4, r4, lr
 80004f6:	42ac      	cmp	r4, r5
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46ae      	mov	lr, r5
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x29c>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x298>
 8000500:	b156      	cbz	r6, 8000518 <__udivmoddi4+0x208>
 8000502:	ebb0 0208 	subs.w	r2, r0, r8
 8000506:	eb64 040e 	sbc.w	r4, r4, lr
 800050a:	fa04 f707 	lsl.w	r7, r4, r7
 800050e:	40ca      	lsrs	r2, r1
 8000510:	40cc      	lsrs	r4, r1
 8000512:	4317      	orrs	r7, r2
 8000514:	e9c6 7400 	strd	r7, r4, [r6]
 8000518:	4618      	mov	r0, r3
 800051a:	2100      	movs	r1, #0
 800051c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000520:	f1c3 0120 	rsb	r1, r3, #32
 8000524:	fa02 fc03 	lsl.w	ip, r2, r3
 8000528:	fa20 f201 	lsr.w	r2, r0, r1
 800052c:	fa25 f101 	lsr.w	r1, r5, r1
 8000530:	409d      	lsls	r5, r3
 8000532:	432a      	orrs	r2, r5
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000540:	fb07 1510 	mls	r5, r7, r0, r1
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800054a:	fb00 f50e 	mul.w	r5, r0, lr
 800054e:	428d      	cmp	r5, r1
 8000550:	fa04 f403 	lsl.w	r4, r4, r3
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x258>
 8000556:	eb1c 0101 	adds.w	r1, ip, r1
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000560:	428d      	cmp	r5, r1
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000564:	3802      	subs	r0, #2
 8000566:	4461      	add	r1, ip
 8000568:	1b49      	subs	r1, r1, r5
 800056a:	b292      	uxth	r2, r2
 800056c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000570:	fb07 1115 	mls	r1, r7, r5, r1
 8000574:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000578:	fb05 f10e 	mul.w	r1, r5, lr
 800057c:	4291      	cmp	r1, r2
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x282>
 8000580:	eb1c 0202 	adds.w	r2, ip, r2
 8000584:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 800058a:	4291      	cmp	r1, r2
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800058e:	3d02      	subs	r5, #2
 8000590:	4462      	add	r2, ip
 8000592:	1a52      	subs	r2, r2, r1
 8000594:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0xfc>
 800059a:	4631      	mov	r1, r6
 800059c:	4630      	mov	r0, r6
 800059e:	e708      	b.n	80003b2 <__udivmoddi4+0xa2>
 80005a0:	4639      	mov	r1, r7
 80005a2:	e6e6      	b.n	8000372 <__udivmoddi4+0x62>
 80005a4:	4610      	mov	r0, r2
 80005a6:	e6fb      	b.n	80003a0 <__udivmoddi4+0x90>
 80005a8:	4548      	cmp	r0, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005b4:	3b01      	subs	r3, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b8:	4645      	mov	r5, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x282>
 80005bc:	462b      	mov	r3, r5
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1da>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x258>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c8:	3d02      	subs	r5, #2
 80005ca:	4462      	add	r2, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x124>
 80005ce:	4608      	mov	r0, r1
 80005d0:	e70a      	b.n	80003e8 <__udivmoddi4+0xd8>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x14e>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <lcd_begin>:
static void lcd_sendCmd(LCD_t *lcd, char cmd);
static void delay_us(uint16_t time);

/* Exported functions --------------------------------------------------------*/
//init lcd display
void lcd_begin(LCD_t *lcd, uint8_t cols, uint8_t rows, uint8_t dotsize) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af02      	add	r7, sp, #8
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	4608      	mov	r0, r1
 80005e6:	4611      	mov	r1, r2
 80005e8:	461a      	mov	r2, r3
 80005ea:	4603      	mov	r3, r0
 80005ec:	70fb      	strb	r3, [r7, #3]
 80005ee:	460b      	mov	r3, r1
 80005f0:	70bb      	strb	r3, [r7, #2]
 80005f2:	4613      	mov	r3, r2
 80005f4:	707b      	strb	r3, [r7, #1]
	// 4 bit initialization
	lcd->displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2200      	movs	r2, #0
 80005fa:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	if (rows > 1) lcd->displayfunction |= LCD_2LINE;
 80005fe:	78bb      	ldrb	r3, [r7, #2]
 8000600:	2b01      	cmp	r3, #1
 8000602:	d908      	bls.n	8000616 <lcd_begin+0x3a>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800060a:	f043 0308 	orr.w	r3, r3, #8
 800060e:	b2da      	uxtb	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	lcd->rows = rows;
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	78ba      	ldrb	r2, [r7, #2]
 800061a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	lcd->cols = cols;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	78fa      	ldrb	r2, [r7, #3]
 8000622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	lcd_setRowOffsets(lcd, 0x00, 0x40, 0x00 + cols, 0x40 + cols);
 8000626:	78fa      	ldrb	r2, [r7, #3]
 8000628:	78fb      	ldrb	r3, [r7, #3]
 800062a:	3340      	adds	r3, #64	; 0x40
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	4613      	mov	r3, r2
 8000630:	2240      	movs	r2, #64	; 0x40
 8000632:	2100      	movs	r1, #0
 8000634:	6878      	ldr	r0, [r7, #4]
 8000636:	f000 f8c4 	bl	80007c2 <lcd_setRowOffsets>

	// for some 1 line displays you can select a 10 pixel high font
	if ((dotsize != LCD_5x8DOTS) && (rows == 1)) {
 800063a:	787b      	ldrb	r3, [r7, #1]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d00b      	beq.n	8000658 <lcd_begin+0x7c>
 8000640:	78bb      	ldrb	r3, [r7, #2]
 8000642:	2b01      	cmp	r3, #1
 8000644:	d108      	bne.n	8000658 <lcd_begin+0x7c>
		lcd->displayfunction |= LCD_5x10DOTS;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 800064c:	f043 0304 	orr.w	r3, r3, #4
 8000650:	b2da      	uxtb	r2, r3
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	}

	HAL_Delay(50);	// wait for >40ms
 8000658:	2032      	movs	r0, #50	; 0x32
 800065a:	f001 f839 	bl	80016d0 <HAL_Delay>
	lcd_sendCmd(lcd, 0x03);
 800065e:	2103      	movs	r1, #3
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f000 f948 	bl	80008f6 <lcd_sendCmd>
	HAL_Delay(5);		// wait for >4.1ms
 8000666:	2005      	movs	r0, #5
 8000668:	f001 f832 	bl	80016d0 <HAL_Delay>
	lcd_sendCmd(lcd, 0x03);
 800066c:	2103      	movs	r1, #3
 800066e:	6878      	ldr	r0, [r7, #4]
 8000670:	f000 f941 	bl	80008f6 <lcd_sendCmd>
	delay_us(150);	// wait for >100us
 8000674:	2096      	movs	r0, #150	; 0x96
 8000676:	f000 f95b 	bl	8000930 <delay_us>
	lcd_sendCmd(lcd, 0x03);
 800067a:	2103      	movs	r1, #3
 800067c:	6878      	ldr	r0, [r7, #4]
 800067e:	f000 f93a 	bl	80008f6 <lcd_sendCmd>
	lcd_sendCmd(lcd, 0x02);	//set 4 bit mode
 8000682:	2102      	movs	r1, #2
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f000 f936 	bl	80008f6 <lcd_sendCmd>
	HAL_Delay(1);
 800068a:	2001      	movs	r0, #1
 800068c:	f001 f820 	bl	80016d0 <HAL_Delay>

	// finally, set interface type, # lines and font size
	lcd_sendCmd(lcd, LCD_FUNCTIONSET | lcd->displayfunction);
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8000696:	f043 0320 	orr.w	r3, r3, #32
 800069a:	b2db      	uxtb	r3, r3
 800069c:	4619      	mov	r1, r3
 800069e:	6878      	ldr	r0, [r7, #4]
 80006a0:	f000 f929 	bl	80008f6 <lcd_sendCmd>
	//set display control D=1,C=0, B=0, display on, cursor off and cursor blink off
	lcd->displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	2204      	movs	r2, #4
 80006a8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	lcd_display(lcd);
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f000 f824 	bl	80006fa <lcd_display>
	lcd_clear(lcd);  // clear display
 80006b2:	6878      	ldr	r0, [r7, #4]
 80006b4:	f000 f815 	bl	80006e2 <lcd_clear>
	HAL_Delay(2);
 80006b8:	2002      	movs	r0, #2
 80006ba:	f001 f809 	bl	80016d0 <HAL_Delay>
	// set the entry mode --> I/D = 1 (increment cursor) & S = 0 (no shift)
	lcd->displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	2202      	movs	r2, #2
 80006c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	lcd_sendCmd(lcd, LCD_ENTRYMODESET | lcd->displaymode);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80006cc:	f043 0304 	orr.w	r3, r3, #4
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	4619      	mov	r1, r3
 80006d4:	6878      	ldr	r0, [r7, #4]
 80006d6:	f000 f90e 	bl	80008f6 <lcd_sendCmd>
}
 80006da:	bf00      	nop
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}

080006e2 <lcd_clear>:
// ----------------------------------------------------------------

//clear lcd display
void lcd_clear(LCD_t *lcd) {
 80006e2:	b580      	push	{r7, lr}
 80006e4:	b082      	sub	sp, #8
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
	lcd_sendCmd(lcd, LCD_CLEARDISPLAY);
 80006ea:	2101      	movs	r1, #1
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f000 f902 	bl	80008f6 <lcd_sendCmd>
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <lcd_display>:
	lcd_sendCmd(lcd, LCD_DISPLAYCONTROL | lcd->displaycontrol);
}
// ----------------------------------------------------------------

// Turn the display on
void lcd_display(LCD_t *lcd) {
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b082      	sub	sp, #8
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
	lcd->displaycontrol |= LCD_DISPLAYON;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8000708:	f043 0304 	orr.w	r3, r3, #4
 800070c:	b2da      	uxtb	r2, r3
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	lcd_sendCmd(lcd, LCD_DISPLAYCONTROL | lcd->displaycontrol);
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800071a:	f043 0308 	orr.w	r3, r3, #8
 800071e:	b2db      	uxtb	r3, r3
 8000720:	4619      	mov	r1, r3
 8000722:	6878      	ldr	r0, [r7, #4]
 8000724:	f000 f8e7 	bl	80008f6 <lcd_sendCmd>
}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}

08000730 <lcd_setCursor>:
	lcd_sendCmd(lcd, LCD_CURSORSHIFT | LCD_DISPLAYMOVE | LCD_MOVERIGHT);
}
// ----------------------------------------------------------------

//set cursor position
void lcd_setCursor(LCD_t *lcd, uint8_t col, uint8_t row) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
 8000738:	460b      	mov	r3, r1
 800073a:	70fb      	strb	r3, [r7, #3]
 800073c:	4613      	mov	r3, r2
 800073e:	70bb      	strb	r3, [r7, #2]
	const size_t max_rows = sizeof(lcd->row_offsets) / sizeof(*lcd->row_offsets);
 8000740:	2304      	movs	r3, #4
 8000742:	60fb      	str	r3, [r7, #12]
	if (row >= max_rows) {
 8000744:	78bb      	ldrb	r3, [r7, #2]
 8000746:	68fa      	ldr	r2, [r7, #12]
 8000748:	429a      	cmp	r2, r3
 800074a:	d803      	bhi.n	8000754 <lcd_setCursor+0x24>
		row = max_rows - 1;    // we count rows starting w/0
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	3b01      	subs	r3, #1
 8000752:	70bb      	strb	r3, [r7, #2]
	}
	if (row >= lcd->rows) {
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800075a:	78ba      	ldrb	r2, [r7, #2]
 800075c:	429a      	cmp	r2, r3
 800075e:	d304      	bcc.n	800076a <lcd_setCursor+0x3a>
		row = lcd->rows - 1;    // we count rows starting w/0
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000766:	3b01      	subs	r3, #1
 8000768:	70bb      	strb	r3, [r7, #2]
	}

	lcd_sendCmd(lcd, LCD_SETDDRAMADDR | (col + lcd->row_offsets[row]));
 800076a:	78bb      	ldrb	r3, [r7, #2]
 800076c:	687a      	ldr	r2, [r7, #4]
 800076e:	4413      	add	r3, r2
 8000770:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8000774:	78fb      	ldrb	r3, [r7, #3]
 8000776:	4413      	add	r3, r2
 8000778:	b2db      	uxtb	r3, r3
 800077a:	b25b      	sxtb	r3, r3
 800077c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000780:	b25b      	sxtb	r3, r3
 8000782:	b2db      	uxtb	r3, r3
 8000784:	4619      	mov	r1, r3
 8000786:	6878      	ldr	r0, [r7, #4]
 8000788:	f000 f8b5 	bl	80008f6 <lcd_sendCmd>
}
 800078c:	bf00      	nop
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <lcd_print>:
// ----------------------------------------------------------------

//send strings to lcd
void lcd_print(LCD_t *lcd, char *str) {
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	6039      	str	r1, [r7, #0]
	while (*str)
 800079e:	e007      	b.n	80007b0 <lcd_print+0x1c>
		lcd_sendData(lcd, *str++);
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	1c5a      	adds	r2, r3, #1
 80007a4:	603a      	str	r2, [r7, #0]
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	4619      	mov	r1, r3
 80007aa:	6878      	ldr	r0, [r7, #4]
 80007ac:	f000 f886 	bl	80008bc <lcd_sendData>
	while (*str)
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d1f3      	bne.n	80007a0 <lcd_print+0xc>
}
 80007b8:	bf00      	nop
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <lcd_setRowOffsets>:
// ----------------------------------------------------------------

/* Privated functions --------------------------------------------------------*/
//set row offset for diferent display
static void lcd_setRowOffsets(LCD_t *lcd, int row0, int row1, int row2,
    int row3) {
 80007c2:	b480      	push	{r7}
 80007c4:	b085      	sub	sp, #20
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	60f8      	str	r0, [r7, #12]
 80007ca:	60b9      	str	r1, [r7, #8]
 80007cc:	607a      	str	r2, [r7, #4]
 80007ce:	603b      	str	r3, [r7, #0]
	lcd->row_offsets[0] = row0;
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	b2da      	uxtb	r2, r3
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	lcd->row_offsets[1] = row1;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	b2da      	uxtb	r2, r3
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	lcd->row_offsets[2] = row2;
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	lcd->row_offsets[3] = row3;
 80007ee:	69bb      	ldr	r3, [r7, #24]
 80007f0:	b2da      	uxtb	r2, r3
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80007f8:	bf00      	nop
 80007fa:	3714      	adds	r7, #20
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr

08000804 <lcd_send>:
// ----------------------------------------------------------------

//send info to lcd in 4 byte mode
static void lcd_send(LCD_t *lcd, char data, uint8_t rs) {
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	460b      	mov	r3, r1
 800080e:	70fb      	strb	r3, [r7, #3]
 8000810:	4613      	mov	r3, r2
 8000812:	70bb      	strb	r3, [r7, #2]
	// rs = 1 for data, rs=0 for command
	HAL_GPIO_WritePin(lcd->RS_port, lcd->RS_pin, rs);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	6818      	ldr	r0, [r3, #0]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	889b      	ldrh	r3, [r3, #4]
 800081c:	78ba      	ldrb	r2, [r7, #2]
 800081e:	4619      	mov	r1, r3
 8000820:	f001 fae2 	bl	8001de8 <HAL_GPIO_WritePin>

	// write the data to the respective pin
	HAL_GPIO_WritePin(lcd->D7_port, lcd->D7_pin, ((data >> 3) & 0x01));
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 800082c:	78fb      	ldrb	r3, [r7, #3]
 800082e:	08db      	lsrs	r3, r3, #3
 8000830:	b2db      	uxtb	r3, r3
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	b2db      	uxtb	r3, r3
 8000838:	461a      	mov	r2, r3
 800083a:	f001 fad5 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->D6_port, lcd->D6_pin, ((data >> 2) & 0x01));
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	8d99      	ldrh	r1, [r3, #44]	; 0x2c
 8000846:	78fb      	ldrb	r3, [r7, #3]
 8000848:	089b      	lsrs	r3, r3, #2
 800084a:	b2db      	uxtb	r3, r3
 800084c:	f003 0301 	and.w	r3, r3, #1
 8000850:	b2db      	uxtb	r3, r3
 8000852:	461a      	mov	r2, r3
 8000854:	f001 fac8 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->D5_port, lcd->D5_pin, ((data >> 1) & 0x01));
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	6a18      	ldr	r0, [r3, #32]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	8c99      	ldrh	r1, [r3, #36]	; 0x24
 8000860:	78fb      	ldrb	r3, [r7, #3]
 8000862:	085b      	lsrs	r3, r3, #1
 8000864:	b2db      	uxtb	r3, r3
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	b2db      	uxtb	r3, r3
 800086c:	461a      	mov	r2, r3
 800086e:	f001 fabb 	bl	8001de8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->D4_port, lcd->D4_pin, ((data >> 0) & 0x01));
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	6998      	ldr	r0, [r3, #24]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	8b99      	ldrh	r1, [r3, #28]
 800087a:	78fb      	ldrb	r3, [r7, #3]
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	b2db      	uxtb	r3, r3
 8000882:	461a      	mov	r2, r3
 8000884:	f001 fab0 	bl	8001de8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(lcd->EN_port, lcd->EN_pin, GPIO_PIN_SET);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	6918      	ldr	r0, [r3, #16]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	8a9b      	ldrh	r3, [r3, #20]
 8000890:	2201      	movs	r2, #1
 8000892:	4619      	mov	r1, r3
 8000894:	f001 faa8 	bl	8001de8 <HAL_GPIO_WritePin>
	delay_us(1);	// enable pulse must be > 450ns
 8000898:	2001      	movs	r0, #1
 800089a:	f000 f849 	bl	8000930 <delay_us>
	HAL_GPIO_WritePin(lcd->EN_port, lcd->EN_pin, GPIO_PIN_RESET);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	6918      	ldr	r0, [r3, #16]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	8a9b      	ldrh	r3, [r3, #20]
 80008a6:	2200      	movs	r2, #0
 80008a8:	4619      	mov	r1, r3
 80008aa:	f001 fa9d 	bl	8001de8 <HAL_GPIO_WritePin>
	delay_us(50);	// commands need > 37us to settle
 80008ae:	2032      	movs	r0, #50	; 0x32
 80008b0:	f000 f83e 	bl	8000930 <delay_us>
}
 80008b4:	bf00      	nop
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <lcd_sendData>:
// ----------------------------------------------------------------

//send data to lcd
static void lcd_sendData(LCD_t *lcd, char data) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
 80008c4:	460b      	mov	r3, r1
 80008c6:	70fb      	strb	r3, [r7, #3]
	char _data;

	// send higher nibble
	_data = ((data >> 4) & 0x0f);
 80008c8:	78fb      	ldrb	r3, [r7, #3]
 80008ca:	091b      	lsrs	r3, r3, #4
 80008cc:	73fb      	strb	r3, [r7, #15]
	lcd_send(lcd, _data, 1);  // rs =1 for sending data
 80008ce:	7bfb      	ldrb	r3, [r7, #15]
 80008d0:	2201      	movs	r2, #1
 80008d2:	4619      	mov	r1, r3
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f7ff ff95 	bl	8000804 <lcd_send>

	// send Lower nibble
	_data = ((data) & 0x0f);
 80008da:	78fb      	ldrb	r3, [r7, #3]
 80008dc:	f003 030f 	and.w	r3, r3, #15
 80008e0:	73fb      	strb	r3, [r7, #15]
	lcd_send(lcd, _data, 1);
 80008e2:	7bfb      	ldrb	r3, [r7, #15]
 80008e4:	2201      	movs	r2, #1
 80008e6:	4619      	mov	r1, r3
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f7ff ff8b 	bl	8000804 <lcd_send>
}
 80008ee:	bf00      	nop
 80008f0:	3710      	adds	r7, #16
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <lcd_sendCmd>:
// ----------------------------------------------------------------

//send command to lcd
static void lcd_sendCmd(LCD_t *lcd, char cmd) {
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b084      	sub	sp, #16
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
 80008fe:	460b      	mov	r3, r1
 8000900:	70fb      	strb	r3, [r7, #3]
	char _cmd;

	// send higher nibble
	_cmd = ((cmd >> 4) & 0x0f);
 8000902:	78fb      	ldrb	r3, [r7, #3]
 8000904:	091b      	lsrs	r3, r3, #4
 8000906:	73fb      	strb	r3, [r7, #15]
	lcd_send(lcd, _cmd, 0);  // rs = 0 for sending command
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	2200      	movs	r2, #0
 800090c:	4619      	mov	r1, r3
 800090e:	6878      	ldr	r0, [r7, #4]
 8000910:	f7ff ff78 	bl	8000804 <lcd_send>

	// send Lower nibble
	_cmd = ((cmd) & 0x0f);
 8000914:	78fb      	ldrb	r3, [r7, #3]
 8000916:	f003 030f 	and.w	r3, r3, #15
 800091a:	73fb      	strb	r3, [r7, #15]
	lcd_send(lcd, _cmd, 0);
 800091c:	7bfb      	ldrb	r3, [r7, #15]
 800091e:	2200      	movs	r2, #0
 8000920:	4619      	mov	r1, r3
 8000922:	6878      	ldr	r0, [r7, #4]
 8000924:	f7ff ff6e 	bl	8000804 <lcd_send>
}
 8000928:	bf00      	nop
 800092a:	3710      	adds	r7, #16
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <delay_us>:
// ----------------------------------------------------------------

//set delay in microseconds
static void delay_us(uint16_t time) {
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	4603      	mov	r3, r0
 8000938:	80fb      	strh	r3, [r7, #6]
	uint16_t delay = time * (HAL_RCC_GetHCLKFreq() / 1000000);
 800093a:	f002 fcbf 	bl	80032bc <HAL_RCC_GetHCLKFreq>
 800093e:	4603      	mov	r3, r0
 8000940:	4a0c      	ldr	r2, [pc, #48]	; (8000974 <delay_us+0x44>)
 8000942:	fba2 2303 	umull	r2, r3, r2, r3
 8000946:	0c9b      	lsrs	r3, r3, #18
 8000948:	b29b      	uxth	r3, r3
 800094a:	88fa      	ldrh	r2, [r7, #6]
 800094c:	fb12 f303 	smulbb	r3, r2, r3
 8000950:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < delay; i += 14) {
 8000952:	2300      	movs	r3, #0
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	e003      	b.n	8000960 <delay_us+0x30>
		__ASM("NOP");
 8000958:	bf00      	nop
	for (int i = 0; i < delay; i += 14) {
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	330e      	adds	r3, #14
 800095e:	60fb      	str	r3, [r7, #12]
 8000960:	897b      	ldrh	r3, [r7, #10]
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	429a      	cmp	r2, r3
 8000966:	dbf7      	blt.n	8000958 <delay_us+0x28>
	}
}
 8000968:	bf00      	nop
 800096a:	bf00      	nop
 800096c:	3710      	adds	r7, #16
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	431bde83 	.word	0x431bde83

08000978 <display_message>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void display_message ( char *title,  char *message ) {
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	6039      	str	r1, [r7, #0]
//	lcd_clear(&lcd);
	lcd_setCursor(&lcd, 0, 0);
 8000982:	2200      	movs	r2, #0
 8000984:	2100      	movs	r1, #0
 8000986:	480a      	ldr	r0, [pc, #40]	; (80009b0 <display_message+0x38>)
 8000988:	f7ff fed2 	bl	8000730 <lcd_setCursor>
	lcd_print(&lcd, title);
 800098c:	6879      	ldr	r1, [r7, #4]
 800098e:	4808      	ldr	r0, [pc, #32]	; (80009b0 <display_message+0x38>)
 8000990:	f7ff ff00 	bl	8000794 <lcd_print>
	lcd_setCursor(&lcd, 0, 1);
 8000994:	2201      	movs	r2, #1
 8000996:	2100      	movs	r1, #0
 8000998:	4805      	ldr	r0, [pc, #20]	; (80009b0 <display_message+0x38>)
 800099a:	f7ff fec9 	bl	8000730 <lcd_setCursor>
	lcd_print(&lcd, message);
 800099e:	6839      	ldr	r1, [r7, #0]
 80009a0:	4803      	ldr	r0, [pc, #12]	; (80009b0 <display_message+0x38>)
 80009a2:	f7ff fef7 	bl	8000794 <lcd_print>
}
 80009a6:	bf00      	nop
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	200001a0 	.word	0x200001a0

080009b4 <DEV_I2C_ReadWord>:


uint16_t DEV_I2C_ReadWord(uint8_t add_)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b088      	sub	sp, #32
 80009b8:	af04      	add	r7, sp, #16
 80009ba:	4603      	mov	r3, r0
 80009bc:	71fb      	strb	r3, [r7, #7]
    uint8_t Buf[2]={0, 0};
 80009be:	2300      	movs	r3, #0
 80009c0:	81bb      	strh	r3, [r7, #12]
		HAL_I2C_Mem_Read(&hi2c2, IIC_Addr_t, add_, I2C_MEMADD_SIZE_8BIT, Buf, 2, 0x10);
 80009c2:	79fb      	ldrb	r3, [r7, #7]
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	2310      	movs	r3, #16
 80009c8:	9302      	str	r3, [sp, #8]
 80009ca:	2302      	movs	r3, #2
 80009cc:	9301      	str	r3, [sp, #4]
 80009ce:	f107 030c 	add.w	r3, r7, #12
 80009d2:	9300      	str	r3, [sp, #0]
 80009d4:	2301      	movs	r3, #1
 80009d6:	2152      	movs	r1, #82	; 0x52
 80009d8:	4807      	ldr	r0, [pc, #28]	; (80009f8 <DEV_I2C_ReadWord+0x44>)
 80009da:	f001 fbc3 	bl	8002164 <HAL_I2C_Mem_Read>
    return ((Buf[1] << 8) | (Buf[0] & 0xff));
 80009de:	7b7b      	ldrb	r3, [r7, #13]
 80009e0:	021b      	lsls	r3, r3, #8
 80009e2:	b21a      	sxth	r2, r3
 80009e4:	7b3b      	ldrb	r3, [r7, #12]
 80009e6:	b21b      	sxth	r3, r3
 80009e8:	4313      	orrs	r3, r2
 80009ea:	b21b      	sxth	r3, r3
 80009ec:	b29b      	uxth	r3, r3
} // DEV_I2C_ReadWord END
 80009ee:	4618      	mov	r0, r3
 80009f0:	3710      	adds	r7, #16
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000078 	.word	0x20000078

080009fc <TCS34725_ReadWord>:


static uint16_t TCS34725_ReadWord(uint8_t add)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	4603      	mov	r3, r0
 8000a04:	71fb      	strb	r3, [r7, #7]
    add = add | TCS34725_CMD_BIT;
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000a0c:	71fb      	strb	r3, [r7, #7]
    return DEV_I2C_ReadWord(add);
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff ffcf 	bl	80009b4 <DEV_I2C_ReadWord>
 8000a16:	4603      	mov	r3, r0
} // TCS34725_ReadWord END
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <DEV_I2C_WriteByte>:

void DEV_I2C_WriteByte(uint8_t add_, uint8_t data_)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b088      	sub	sp, #32
 8000a24:	af04      	add	r7, sp, #16
 8000a26:	4603      	mov	r3, r0
 8000a28:	460a      	mov	r2, r1
 8000a2a:	71fb      	strb	r3, [r7, #7]
 8000a2c:	4613      	mov	r3, r2
 8000a2e:	71bb      	strb	r3, [r7, #6]
	uint8_t Buf[1] = {0};
 8000a30:	2300      	movs	r3, #0
 8000a32:	733b      	strb	r3, [r7, #12]
	Buf[0] = data_;
 8000a34:	79bb      	ldrb	r3, [r7, #6]
 8000a36:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Write(&hi2c2, IIC_Addr_t, add_, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x10);
 8000a38:	79fb      	ldrb	r3, [r7, #7]
 8000a3a:	b29a      	uxth	r2, r3
 8000a3c:	2310      	movs	r3, #16
 8000a3e:	9302      	str	r3, [sp, #8]
 8000a40:	2301      	movs	r3, #1
 8000a42:	9301      	str	r3, [sp, #4]
 8000a44:	f107 030c 	add.w	r3, r7, #12
 8000a48:	9300      	str	r3, [sp, #0]
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	2152      	movs	r1, #82	; 0x52
 8000a4e:	4803      	ldr	r0, [pc, #12]	; (8000a5c <DEV_I2C_WriteByte+0x3c>)
 8000a50:	f001 fa74 	bl	8001f3c <HAL_I2C_Mem_Write>
}
 8000a54:	bf00      	nop
 8000a56:	3710      	adds	r7, #16
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	20000078 	.word	0x20000078

08000a60 <TCS34725_WriteByte>:

void TCS34725_WriteByte(uint8_t add, uint8_t data)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	460a      	mov	r2, r1
 8000a6a:	71fb      	strb	r3, [r7, #7]
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	71bb      	strb	r3, [r7, #6]
    add = add | TCS34725_CMD_BIT;
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000a76:	71fb      	strb	r3, [r7, #7]
    DEV_I2C_WriteByte(add, data);
 8000a78:	79ba      	ldrb	r2, [r7, #6]
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	4611      	mov	r1, r2
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff ffce 	bl	8000a20 <DEV_I2C_WriteByte>
}
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <TCS34725_Init>:

void TCS34725_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
	TCS34725_WriteByte(TCS34725_ENABLE, TCS34725_ENABLE_PON);
 8000a90:	2101      	movs	r1, #1
 8000a92:	2000      	movs	r0, #0
 8000a94:	f7ff ffe4 	bl	8000a60 <TCS34725_WriteByte>
	HAL_Delay(3);
 8000a98:	2003      	movs	r0, #3
 8000a9a:	f000 fe19 	bl	80016d0 <HAL_Delay>
	TCS34725_WriteByte(TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 8000a9e:	2103      	movs	r1, #3
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f7ff ffdd 	bl	8000a60 <TCS34725_WriteByte>
	HAL_Delay(3);
 8000aa6:	2003      	movs	r0, #3
 8000aa8:	f000 fe12 	bl	80016d0 <HAL_Delay>
}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <TCS34725_Set_Integration_Time>:

void TCS34725_Set_Integration_Time(uint16_t time)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	80fb      	strh	r3, [r7, #6]
    /* Update the timing register */
    TCS34725_WriteByte(TCS34725_ATIME, time);
 8000aba:	88fb      	ldrh	r3, [r7, #6]
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	4619      	mov	r1, r3
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	f7ff ffcd 	bl	8000a60 <TCS34725_WriteByte>
//    IntegrationTime_t = time;
}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}

08000ace <TCS34725_Set_Gain>:

void TCS34725_Set_Gain(uint16_t gain)
{
 8000ace:	b580      	push	{r7, lr}
 8000ad0:	b082      	sub	sp, #8
 8000ad2:	af00      	add	r7, sp, #0
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	80fb      	strh	r3, [r7, #6]
	TCS34725_WriteByte(TCS34725_CONTROL, gain);
 8000ad8:	88fb      	ldrh	r3, [r7, #6]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	4619      	mov	r1, r3
 8000ade:	200f      	movs	r0, #15
 8000ae0:	f7ff ffbe 	bl	8000a60 <TCS34725_WriteByte>
//    Gain_t = gain;
}
 8000ae4:	bf00      	nop
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}

08000aec <TCS34725_Get_RGBData>:

RGB TCS34725_Get_RGBData()
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
    RGB temp;
    temp.C = TCS34725_ReadWord(TCS34725_CDATAL | TCS34725_CMD_Read_Word);
 8000af4:	2034      	movs	r0, #52	; 0x34
 8000af6:	f7ff ff81 	bl	80009fc <TCS34725_ReadWord>
 8000afa:	4603      	mov	r3, r0
 8000afc:	81fb      	strh	r3, [r7, #14]
    temp.R = TCS34725_ReadWord(TCS34725_RDATAL | TCS34725_CMD_Read_Word);
 8000afe:	2036      	movs	r0, #54	; 0x36
 8000b00:	f7ff ff7c 	bl	80009fc <TCS34725_ReadWord>
 8000b04:	4603      	mov	r3, r0
 8000b06:	813b      	strh	r3, [r7, #8]
    temp.G = TCS34725_ReadWord(TCS34725_GDATAL | TCS34725_CMD_Read_Word);
 8000b08:	2038      	movs	r0, #56	; 0x38
 8000b0a:	f7ff ff77 	bl	80009fc <TCS34725_ReadWord>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	817b      	strh	r3, [r7, #10]
    temp.B = TCS34725_ReadWord(TCS34725_BDATAL | TCS34725_CMD_Read_Word);
 8000b12:	203a      	movs	r0, #58	; 0x3a
 8000b14:	f7ff ff72 	bl	80009fc <TCS34725_ReadWord>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	81bb      	strh	r3, [r7, #12]

    HAL_Delay(3);
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	f000 fdd7 	bl	80016d0 <HAL_Delay>
    return temp;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	461a      	mov	r2, r3
 8000b26:	f107 0308 	add.w	r3, r7, #8
 8000b2a:	cb03      	ldmia	r3!, {r0, r1}
 8000b2c:	6010      	str	r0, [r2, #0]
 8000b2e:	6051      	str	r1, [r2, #4]
} // TCS34725_Get_RGBData END
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	3710      	adds	r7, #16
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <TCS34725_GetRGB888>:
function:   Convert raw RGB values to RGB888 format
parameter	:
     rgb    : RGBC Numerical value
******************************************************************************/
uint32_t TCS34725_GetRGB888(RGB rgb)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	463b      	mov	r3, r7
 8000b40:	e883 0003 	stmia.w	r3, {r0, r1}
    float i=1;
 8000b44:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000b48:	60fb      	str	r3, [r7, #12]
    //Limit data range
    if(rgb.R >= rgb.G && rgb.R >= rgb.B){
 8000b4a:	883a      	ldrh	r2, [r7, #0]
 8000b4c:	887b      	ldrh	r3, [r7, #2]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d311      	bcc.n	8000b76 <TCS34725_GetRGB888+0x3e>
 8000b52:	883a      	ldrh	r2, [r7, #0]
 8000b54:	88bb      	ldrh	r3, [r7, #4]
 8000b56:	429a      	cmp	r2, r3
 8000b58:	d30d      	bcc.n	8000b76 <TCS34725_GetRGB888+0x3e>
        i = rgb.R / 255 + 1;
 8000b5a:	883b      	ldrh	r3, [r7, #0]
 8000b5c:	4a63      	ldr	r2, [pc, #396]	; (8000cec <TCS34725_GetRGB888+0x1b4>)
 8000b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b62:	09db      	lsrs	r3, r3, #7
 8000b64:	b29b      	uxth	r3, r3
 8000b66:	3301      	adds	r3, #1
 8000b68:	ee07 3a90 	vmov	s15, r3
 8000b6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b70:	edc7 7a03 	vstr	s15, [r7, #12]
 8000b74:	e02a      	b.n	8000bcc <TCS34725_GetRGB888+0x94>
    }
    else if(rgb.G >= rgb.R && rgb.G >= rgb.B){
 8000b76:	887a      	ldrh	r2, [r7, #2]
 8000b78:	883b      	ldrh	r3, [r7, #0]
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	d311      	bcc.n	8000ba2 <TCS34725_GetRGB888+0x6a>
 8000b7e:	887a      	ldrh	r2, [r7, #2]
 8000b80:	88bb      	ldrh	r3, [r7, #4]
 8000b82:	429a      	cmp	r2, r3
 8000b84:	d30d      	bcc.n	8000ba2 <TCS34725_GetRGB888+0x6a>
        i = rgb.G / 255 + 1;
 8000b86:	887b      	ldrh	r3, [r7, #2]
 8000b88:	4a58      	ldr	r2, [pc, #352]	; (8000cec <TCS34725_GetRGB888+0x1b4>)
 8000b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b8e:	09db      	lsrs	r3, r3, #7
 8000b90:	b29b      	uxth	r3, r3
 8000b92:	3301      	adds	r3, #1
 8000b94:	ee07 3a90 	vmov	s15, r3
 8000b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b9c:	edc7 7a03 	vstr	s15, [r7, #12]
 8000ba0:	e014      	b.n	8000bcc <TCS34725_GetRGB888+0x94>
    }
    else if(rgb.B >=  rgb.G && rgb.B >= rgb.R){
 8000ba2:	88ba      	ldrh	r2, [r7, #4]
 8000ba4:	887b      	ldrh	r3, [r7, #2]
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d310      	bcc.n	8000bcc <TCS34725_GetRGB888+0x94>
 8000baa:	88ba      	ldrh	r2, [r7, #4]
 8000bac:	883b      	ldrh	r3, [r7, #0]
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d30c      	bcc.n	8000bcc <TCS34725_GetRGB888+0x94>
        i = rgb.B / 255 + 1;
 8000bb2:	88bb      	ldrh	r3, [r7, #4]
 8000bb4:	4a4d      	ldr	r2, [pc, #308]	; (8000cec <TCS34725_GetRGB888+0x1b4>)
 8000bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bba:	09db      	lsrs	r3, r3, #7
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	ee07 3a90 	vmov	s15, r3
 8000bc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bc8:	edc7 7a03 	vstr	s15, [r7, #12]
    }

    if(i!=0)
 8000bcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8000bd0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bd8:	d02c      	beq.n	8000c34 <TCS34725_GetRGB888+0xfc>
    {
        rgb.R = (rgb.R) / i;
 8000bda:	883b      	ldrh	r3, [r7, #0]
 8000bdc:	ee07 3a90 	vmov	s15, r3
 8000be0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000be4:	ed97 7a03 	vldr	s14, [r7, #12]
 8000be8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000bec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000bf0:	ee17 3a90 	vmov	r3, s15
 8000bf4:	b29b      	uxth	r3, r3
 8000bf6:	803b      	strh	r3, [r7, #0]
        rgb.G = (rgb.G) / i;
 8000bf8:	887b      	ldrh	r3, [r7, #2]
 8000bfa:	ee07 3a90 	vmov	s15, r3
 8000bfe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000c02:	ed97 7a03 	vldr	s14, [r7, #12]
 8000c06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c0e:	ee17 3a90 	vmov	r3, s15
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	807b      	strh	r3, [r7, #2]
        rgb.B = (rgb.B) / i;
 8000c16:	88bb      	ldrh	r3, [r7, #4]
 8000c18:	ee07 3a90 	vmov	s15, r3
 8000c1c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000c20:	ed97 7a03 	vldr	s14, [r7, #12]
 8000c24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c2c:	ee17 3a90 	vmov	r3, s15
 8000c30:	b29b      	uxth	r3, r3
 8000c32:	80bb      	strh	r3, [r7, #4]
    }

    if(rgb.R > 30)
 8000c34:	883b      	ldrh	r3, [r7, #0]
 8000c36:	2b1e      	cmp	r3, #30
 8000c38:	d903      	bls.n	8000c42 <TCS34725_GetRGB888+0x10a>
        rgb.R = rgb.R - 30;
 8000c3a:	883b      	ldrh	r3, [r7, #0]
 8000c3c:	3b1e      	subs	r3, #30
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	803b      	strh	r3, [r7, #0]
    if(rgb.G > 30)
 8000c42:	887b      	ldrh	r3, [r7, #2]
 8000c44:	2b1e      	cmp	r3, #30
 8000c46:	d903      	bls.n	8000c50 <TCS34725_GetRGB888+0x118>
        rgb.G = rgb.G - 30;
 8000c48:	887b      	ldrh	r3, [r7, #2]
 8000c4a:	3b1e      	subs	r3, #30
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	807b      	strh	r3, [r7, #2]
    if(rgb.B > 30)
 8000c50:	88bb      	ldrh	r3, [r7, #4]
 8000c52:	2b1e      	cmp	r3, #30
 8000c54:	d903      	bls.n	8000c5e <TCS34725_GetRGB888+0x126>
        rgb.B = rgb.B - 30;
 8000c56:	88bb      	ldrh	r3, [r7, #4]
 8000c58:	3b1e      	subs	r3, #30
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	80bb      	strh	r3, [r7, #4]
    rgb.R = rgb.R * 255 / 225;
 8000c5e:	883b      	ldrh	r3, [r7, #0]
 8000c60:	461a      	mov	r2, r3
 8000c62:	4613      	mov	r3, r2
 8000c64:	021b      	lsls	r3, r3, #8
 8000c66:	1a9b      	subs	r3, r3, r2
 8000c68:	4a21      	ldr	r2, [pc, #132]	; (8000cf0 <TCS34725_GetRGB888+0x1b8>)
 8000c6a:	fb82 1203 	smull	r1, r2, r2, r3
 8000c6e:	441a      	add	r2, r3
 8000c70:	11d2      	asrs	r2, r2, #7
 8000c72:	17db      	asrs	r3, r3, #31
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	803b      	strh	r3, [r7, #0]
    rgb.G = rgb.G * 255 / 225;
 8000c7a:	887b      	ldrh	r3, [r7, #2]
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	4613      	mov	r3, r2
 8000c80:	021b      	lsls	r3, r3, #8
 8000c82:	1a9b      	subs	r3, r3, r2
 8000c84:	4a1a      	ldr	r2, [pc, #104]	; (8000cf0 <TCS34725_GetRGB888+0x1b8>)
 8000c86:	fb82 1203 	smull	r1, r2, r2, r3
 8000c8a:	441a      	add	r2, r3
 8000c8c:	11d2      	asrs	r2, r2, #7
 8000c8e:	17db      	asrs	r3, r3, #31
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	807b      	strh	r3, [r7, #2]
    rgb.B = rgb.B * 255 / 225;
 8000c96:	88bb      	ldrh	r3, [r7, #4]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	021b      	lsls	r3, r3, #8
 8000c9e:	1a9b      	subs	r3, r3, r2
 8000ca0:	4a13      	ldr	r2, [pc, #76]	; (8000cf0 <TCS34725_GetRGB888+0x1b8>)
 8000ca2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ca6:	441a      	add	r2, r3
 8000ca8:	11d2      	asrs	r2, r2, #7
 8000caa:	17db      	asrs	r3, r3, #31
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	80bb      	strh	r3, [r7, #4]

    if(rgb.R>255)
 8000cb2:	883b      	ldrh	r3, [r7, #0]
 8000cb4:	2bff      	cmp	r3, #255	; 0xff
 8000cb6:	d901      	bls.n	8000cbc <TCS34725_GetRGB888+0x184>
           rgb.R = 255;
 8000cb8:	23ff      	movs	r3, #255	; 0xff
 8000cba:	803b      	strh	r3, [r7, #0]
    if(rgb.G>255)
 8000cbc:	887b      	ldrh	r3, [r7, #2]
 8000cbe:	2bff      	cmp	r3, #255	; 0xff
 8000cc0:	d901      	bls.n	8000cc6 <TCS34725_GetRGB888+0x18e>
           rgb.G = 255;
 8000cc2:	23ff      	movs	r3, #255	; 0xff
 8000cc4:	807b      	strh	r3, [r7, #2]
    if(rgb.B>255)
 8000cc6:	88bb      	ldrh	r3, [r7, #4]
 8000cc8:	2bff      	cmp	r3, #255	; 0xff
 8000cca:	d901      	bls.n	8000cd0 <TCS34725_GetRGB888+0x198>
           rgb.B = 255;
 8000ccc:	23ff      	movs	r3, #255	; 0xff
 8000cce:	80bb      	strh	r3, [r7, #4]
    return (rgb.R << 16) | (rgb.G << 8) | (rgb.B);
 8000cd0:	883b      	ldrh	r3, [r7, #0]
 8000cd2:	041a      	lsls	r2, r3, #16
 8000cd4:	887b      	ldrh	r3, [r7, #2]
 8000cd6:	021b      	lsls	r3, r3, #8
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	88ba      	ldrh	r2, [r7, #4]
 8000cdc:	4313      	orrs	r3, r2
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3714      	adds	r7, #20
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	80808081 	.word	0x80808081
 8000cf0:	91a2b3c5 	.word	0x91a2b3c5

08000cf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf4:	b590      	push	{r4, r7, lr}
 8000cf6:	b0a9      	sub	sp, #164	; 0xa4
 8000cf8:	af02      	add	r7, sp, #8
	uint8_t b_data;

	char buffer[50];
	int buffer_len;

	char title[] = "Banana Grade:";
 8000cfa:	4b69      	ldr	r3, [pc, #420]	; (8000ea0 <main+0x1ac>)
 8000cfc:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8000d00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d02:	c407      	stmia	r4!, {r0, r1, r2}
 8000d04:	8023      	strh	r3, [r4, #0]
	char rx_buffer[50] = "";
 8000d06:	2300      	movs	r3, #0
 8000d08:	603b      	str	r3, [r7, #0]
 8000d0a:	1d3b      	adds	r3, r7, #4
 8000d0c:	222e      	movs	r2, #46	; 0x2e
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4618      	mov	r0, r3
 8000d12:	f004 fdad 	bl	8005870 <memset>
//	uint8_t rx_index = 0;
//	uint32_t rx_index = 0;
	uint8_t lcd_flag = 0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d1c:	f000 fc7b 	bl	8001616 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d20:	f000 f8ce 	bl	8000ec0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d24:	f000 f9f2 	bl	800110c <MX_GPIO_Init>
  MX_I2C2_Init();
 8000d28:	f000 f926 	bl	8000f78 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 8000d2c:	f000 f9be 	bl	80010ac <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8000d30:	f000 f962 	bl	8000ff8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  TCS34725_Init();
 8000d34:	f7ff feaa 	bl	8000a8c <TCS34725_Init>
//    TCS34725_INTEGRATIONTIME_24MS   = 0xF6,   /**<  24ms  - 10 cycles  - Max Count: 10240 */
//    TCS34725_INTEGRATIONTIME_50MS   = 0xEB,   /**<  50ms  - 20 cycles  - Max Count: 20480 */
//    TCS34725_INTEGRATIONTIME_101MS  = 0xD5,   /**<  101ms - 42 cycles  - Max Count: 43008 */
//    TCS34725_INTEGRATIONTIME_154MS  = 0xC0,   /**<  154ms - 64 cycles  - Max Count: 65535 */
//    TCS34725_INTEGRATIONTIME_700MS  = 0x00    /**<  700ms - 256 cycles - Max Count: 65535 */
  TCS34725_Set_Integration_Time(0xEB);
 8000d38:	20eb      	movs	r0, #235	; 0xeb
 8000d3a:	f7ff feb9 	bl	8000ab0 <TCS34725_Set_Integration_Time>

//    TCS34725_GAIN_1X                = 0x00,   /**<  No gain  */
//    TCS34725_GAIN_4X                = 0x01,   /**<  4x gain  */
//    TCS34725_GAIN_16X               = 0x02,   /**<  16x gain */
//    TCS34725_GAIN_60X               = 0x03    /**<  60x gain */
  TCS34725_Set_Gain(0x01);
 8000d3e:	2001      	movs	r0, #1
 8000d40:	f7ff fec5 	bl	8000ace <TCS34725_Set_Gain>

//  TCS34725_Set_Integration_Time(0x00);
//  TCS34725_Set_Gain(0x01);

  lcd.RS_port = RS_PORT;
 8000d44:	4b57      	ldr	r3, [pc, #348]	; (8000ea4 <main+0x1b0>)
 8000d46:	4a58      	ldr	r2, [pc, #352]	; (8000ea8 <main+0x1b4>)
 8000d48:	601a      	str	r2, [r3, #0]
  lcd.RS_pin = RS_PIN;
 8000d4a:	4b56      	ldr	r3, [pc, #344]	; (8000ea4 <main+0x1b0>)
 8000d4c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000d50:	809a      	strh	r2, [r3, #4]

  lcd.EN_port = EN_PORT;
 8000d52:	4b54      	ldr	r3, [pc, #336]	; (8000ea4 <main+0x1b0>)
 8000d54:	4a55      	ldr	r2, [pc, #340]	; (8000eac <main+0x1b8>)
 8000d56:	611a      	str	r2, [r3, #16]
  lcd.EN_pin = EN_PIN;
 8000d58:	4b52      	ldr	r3, [pc, #328]	; (8000ea4 <main+0x1b0>)
 8000d5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d5e:	829a      	strh	r2, [r3, #20]

  lcd.D4_port = D4_PORT;
 8000d60:	4b50      	ldr	r3, [pc, #320]	; (8000ea4 <main+0x1b0>)
 8000d62:	4a51      	ldr	r2, [pc, #324]	; (8000ea8 <main+0x1b4>)
 8000d64:	619a      	str	r2, [r3, #24]
  lcd.D4_pin = D4_PIN;
 8000d66:	4b4f      	ldr	r3, [pc, #316]	; (8000ea4 <main+0x1b0>)
 8000d68:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d6c:	839a      	strh	r2, [r3, #28]
  lcd.D5_port = D5_PORT;
 8000d6e:	4b4d      	ldr	r3, [pc, #308]	; (8000ea4 <main+0x1b0>)
 8000d70:	4a4e      	ldr	r2, [pc, #312]	; (8000eac <main+0x1b8>)
 8000d72:	621a      	str	r2, [r3, #32]
  lcd.D5_pin = D5_PIN;
 8000d74:	4b4b      	ldr	r3, [pc, #300]	; (8000ea4 <main+0x1b0>)
 8000d76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d7a:	849a      	strh	r2, [r3, #36]	; 0x24
  lcd.D6_port = D6_PORT;
 8000d7c:	4b49      	ldr	r3, [pc, #292]	; (8000ea4 <main+0x1b0>)
 8000d7e:	4a4b      	ldr	r2, [pc, #300]	; (8000eac <main+0x1b8>)
 8000d80:	629a      	str	r2, [r3, #40]	; 0x28
  lcd.D6_pin = D6_PIN;
 8000d82:	4b48      	ldr	r3, [pc, #288]	; (8000ea4 <main+0x1b0>)
 8000d84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d88:	859a      	strh	r2, [r3, #44]	; 0x2c
  lcd.D7_port = D7_PORT;
 8000d8a:	4b46      	ldr	r3, [pc, #280]	; (8000ea4 <main+0x1b0>)
 8000d8c:	4a46      	ldr	r2, [pc, #280]	; (8000ea8 <main+0x1b4>)
 8000d8e:	631a      	str	r2, [r3, #48]	; 0x30
  lcd.D7_pin = D7_PIN;
 8000d90:	4b44      	ldr	r3, [pc, #272]	; (8000ea4 <main+0x1b0>)
 8000d92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d96:	869a      	strh	r2, [r3, #52]	; 0x34

  lcd_begin(&lcd, 16, 2, LCD_5x8DOTS);
 8000d98:	2300      	movs	r3, #0
 8000d9a:	2202      	movs	r2, #2
 8000d9c:	2110      	movs	r1, #16
 8000d9e:	4841      	ldr	r0, [pc, #260]	; (8000ea4 <main+0x1b0>)
 8000da0:	f7ff fc1c 	bl	80005dc <lcd_begin>
  lcd_clear(&lcd);
 8000da4:	483f      	ldr	r0, [pc, #252]	; (8000ea4 <main+0x1b0>)
 8000da6:	f7ff fc9c 	bl	80006e2 <lcd_clear>
  HAL_Delay(1);
 8000daa:	2001      	movs	r0, #1
 8000dac:	f000 fc90 	bl	80016d0 <HAL_Delay>
  display_message(title, "pending...");
 8000db0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000db4:	493e      	ldr	r1, [pc, #248]	; (8000eb0 <main+0x1bc>)
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff fdde 	bl	8000978 <display_message>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  uint32_t pin_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);	// read button in PA3
 8000dbc:	2108      	movs	r1, #8
 8000dbe:	483d      	ldr	r0, [pc, #244]	; (8000eb4 <main+0x1c0>)
 8000dc0:	f000 fffa 	bl	8001db8 <HAL_GPIO_ReadPin>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	  if (pin_state != GPIO_PIN_SET) {
 8000dca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d03e      	beq.n	8000e50 <main+0x15c>

		  lcd_flag = 1;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

		  rgb=TCS34725_Get_RGBData();		// read sensor
 8000dd8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff fe85 	bl	8000aec <TCS34725_Get_RGBData>
		  RGB888=TCS34725_GetRGB888(rgb);	// convert sensor data
 8000de2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000de6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000dea:	f7ff fea5 	bl	8000b38 <TCS34725_GetRGB888>
 8000dee:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
		  r_data = RGB888>>16;
 8000df2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000df6:	0c1b      	lsrs	r3, r3, #16
 8000df8:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
		  g_data = (RGB888>>8) & 0xff;
 8000dfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000e00:	0a1b      	lsrs	r3, r3, #8
 8000e02:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
		  b_data = (RGB888) & 0xff;
 8000e06:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000e0a:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85

		  buffer_len = sprintf(buffer, "%u,%u,%u\n", r_data, g_data, b_data);
 8000e0e:	f897 2087 	ldrb.w	r2, [r7, #135]	; 0x87
 8000e12:	f897 1086 	ldrb.w	r1, [r7, #134]	; 0x86
 8000e16:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8000e1a:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8000e1e:	9300      	str	r3, [sp, #0]
 8000e20:	460b      	mov	r3, r1
 8000e22:	4925      	ldr	r1, [pc, #148]	; (8000eb8 <main+0x1c4>)
 8000e24:	f004 fd04 	bl	8005830 <siprintf>
 8000e28:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
		  status = HAL_UART_Transmit(&huart3, (uint8_t *) buffer, buffer_len, 1000);	// send sensor data to client
 8000e2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8000e36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e3a:	4820      	ldr	r0, [pc, #128]	; (8000ebc <main+0x1c8>)
 8000e3c:	f003 fbe0 	bl	8004600 <HAL_UART_Transmit>
 8000e40:	4603      	mov	r3, r0
 8000e42:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

		  HAL_Delay(500);
 8000e46:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e4a:	f000 fc41 	bl	80016d0 <HAL_Delay>
 8000e4e:	e7b5      	b.n	8000dbc <main+0xc8>

	  } else {

		  if (lcd_flag) {
 8000e50:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d0b1      	beq.n	8000dbc <main+0xc8>

//			  HAL_Delay(1000);

			  status = HAL_UART_Receive(&huart3, (uint8_t *) rx_buffer, 10, 1000); // Receive grade from client
 8000e58:	4639      	mov	r1, r7
 8000e5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e5e:	220a      	movs	r2, #10
 8000e60:	4816      	ldr	r0, [pc, #88]	; (8000ebc <main+0x1c8>)
 8000e62:	f003 fc50 	bl	8004706 <HAL_UART_Receive>
 8000e66:	4603      	mov	r3, r0
 8000e68:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

			  HAL_Delay(1000);
 8000e6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e70:	f000 fc2e 	bl	80016d0 <HAL_Delay>

			  lcd_clear(&lcd);
 8000e74:	480b      	ldr	r0, [pc, #44]	; (8000ea4 <main+0x1b0>)
 8000e76:	f7ff fc34 	bl	80006e2 <lcd_clear>
			  HAL_Delay(1);
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	f000 fc28 	bl	80016d0 <HAL_Delay>
			  display_message(title, rx_buffer); // Display message
 8000e80:	463a      	mov	r2, r7
 8000e82:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000e86:	4611      	mov	r1, r2
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff fd75 	bl	8000978 <display_message>

			  if (status == HAL_TIMEOUT) {
 8000e8e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8000e92:	2b03      	cmp	r3, #3
 8000e94:	d192      	bne.n	8000dbc <main+0xc8>
				  lcd_flag = 0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  {
 8000e9c:	e78e      	b.n	8000dbc <main+0xc8>
 8000e9e:	bf00      	nop
 8000ea0:	080061a8 	.word	0x080061a8
 8000ea4:	200001a0 	.word	0x200001a0
 8000ea8:	40021400 	.word	0x40021400
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	08006190 	.word	0x08006190
 8000eb4:	40020000 	.word	0x40020000
 8000eb8:	0800619c 	.word	0x0800619c
 8000ebc:	20000118 	.word	0x20000118

08000ec0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b094      	sub	sp, #80	; 0x50
 8000ec4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ec6:	f107 031c 	add.w	r3, r7, #28
 8000eca:	2234      	movs	r2, #52	; 0x34
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f004 fcce 	bl	8005870 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ed4:	f107 0308 	add.w	r3, r7, #8
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
 8000ee2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ee4:	4b22      	ldr	r3, [pc, #136]	; (8000f70 <SystemClock_Config+0xb0>)
 8000ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee8:	4a21      	ldr	r2, [pc, #132]	; (8000f70 <SystemClock_Config+0xb0>)
 8000eea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eee:	6413      	str	r3, [r2, #64]	; 0x40
 8000ef0:	4b1f      	ldr	r3, [pc, #124]	; (8000f70 <SystemClock_Config+0xb0>)
 8000ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ef8:	607b      	str	r3, [r7, #4]
 8000efa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000efc:	4b1d      	ldr	r3, [pc, #116]	; (8000f74 <SystemClock_Config+0xb4>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f04:	4a1b      	ldr	r2, [pc, #108]	; (8000f74 <SystemClock_Config+0xb4>)
 8000f06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f0a:	6013      	str	r3, [r2, #0]
 8000f0c:	4b19      	ldr	r3, [pc, #100]	; (8000f74 <SystemClock_Config+0xb4>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f14:	603b      	str	r3, [r7, #0]
 8000f16:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f20:	2310      	movs	r3, #16
 8000f22:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f28:	f107 031c 	add.w	r3, r7, #28
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f001 fd65 	bl	80029fc <HAL_RCC_OscConfig>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000f38:	f000 f97e 	bl	8001238 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f3c:	230f      	movs	r3, #15
 8000f3e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f40:	2300      	movs	r3, #0
 8000f42:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f44:	2300      	movs	r3, #0
 8000f46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f50:	f107 0308 	add.w	r3, r7, #8
 8000f54:	2100      	movs	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f001 fffe 	bl	8002f58 <HAL_RCC_ClockConfig>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000f62:	f000 f969 	bl	8001238 <Error_Handler>
  }
}
 8000f66:	bf00      	nop
 8000f68:	3750      	adds	r7, #80	; 0x50
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40007000 	.word	0x40007000

08000f78 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	; (8000fec <MX_I2C2_Init+0x74>)
 8000f7e:	4a1c      	ldr	r2, [pc, #112]	; (8000ff0 <MX_I2C2_Init+0x78>)
 8000f80:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 8000f82:	4b1a      	ldr	r3, [pc, #104]	; (8000fec <MX_I2C2_Init+0x74>)
 8000f84:	4a1b      	ldr	r2, [pc, #108]	; (8000ff4 <MX_I2C2_Init+0x7c>)
 8000f86:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000f88:	4b18      	ldr	r3, [pc, #96]	; (8000fec <MX_I2C2_Init+0x74>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f8e:	4b17      	ldr	r3, [pc, #92]	; (8000fec <MX_I2C2_Init+0x74>)
 8000f90:	2201      	movs	r2, #1
 8000f92:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f94:	4b15      	ldr	r3, [pc, #84]	; (8000fec <MX_I2C2_Init+0x74>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000f9a:	4b14      	ldr	r3, [pc, #80]	; (8000fec <MX_I2C2_Init+0x74>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fa0:	4b12      	ldr	r3, [pc, #72]	; (8000fec <MX_I2C2_Init+0x74>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fa6:	4b11      	ldr	r3, [pc, #68]	; (8000fec <MX_I2C2_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <MX_I2C2_Init+0x74>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000fb2:	480e      	ldr	r0, [pc, #56]	; (8000fec <MX_I2C2_Init+0x74>)
 8000fb4:	f000 ff32 	bl	8001e1c <HAL_I2C_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000fbe:	f000 f93b 	bl	8001238 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4809      	ldr	r0, [pc, #36]	; (8000fec <MX_I2C2_Init+0x74>)
 8000fc6:	f001 fc81 	bl	80028cc <HAL_I2CEx_ConfigAnalogFilter>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000fd0:	f000 f932 	bl	8001238 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4805      	ldr	r0, [pc, #20]	; (8000fec <MX_I2C2_Init+0x74>)
 8000fd8:	f001 fcc3 	bl	8002962 <HAL_I2CEx_ConfigDigitalFilter>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000fe2:	f000 f929 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000078 	.word	0x20000078
 8000ff0:	40005800 	.word	0x40005800
 8000ff4:	00303d5b 	.word	0x00303d5b

08000ff8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	; 0x28
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ffe:	f107 031c 	add.w	r3, r7, #28
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800100a:	463b      	mov	r3, r7
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
 8001018:	615a      	str	r2, [r3, #20]
 800101a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800101c:	4b21      	ldr	r3, [pc, #132]	; (80010a4 <MX_TIM3_Init+0xac>)
 800101e:	4a22      	ldr	r2, [pc, #136]	; (80010a8 <MX_TIM3_Init+0xb0>)
 8001020:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 36-1;
 8001022:	4b20      	ldr	r3, [pc, #128]	; (80010a4 <MX_TIM3_Init+0xac>)
 8001024:	2223      	movs	r2, #35	; 0x23
 8001026:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001028:	4b1e      	ldr	r3, [pc, #120]	; (80010a4 <MX_TIM3_Init+0xac>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 800102e:	4b1d      	ldr	r3, [pc, #116]	; (80010a4 <MX_TIM3_Init+0xac>)
 8001030:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001034:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001036:	4b1b      	ldr	r3, [pc, #108]	; (80010a4 <MX_TIM3_Init+0xac>)
 8001038:	2200      	movs	r2, #0
 800103a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800103c:	4b19      	ldr	r3, [pc, #100]	; (80010a4 <MX_TIM3_Init+0xac>)
 800103e:	2280      	movs	r2, #128	; 0x80
 8001040:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001042:	4818      	ldr	r0, [pc, #96]	; (80010a4 <MX_TIM3_Init+0xac>)
 8001044:	f002 fd96 	bl	8003b74 <HAL_TIM_PWM_Init>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800104e:	f000 f8f3 	bl	8001238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001052:	2300      	movs	r3, #0
 8001054:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001056:	2300      	movs	r3, #0
 8001058:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800105a:	f107 031c 	add.w	r3, r7, #28
 800105e:	4619      	mov	r1, r3
 8001060:	4810      	ldr	r0, [pc, #64]	; (80010a4 <MX_TIM3_Init+0xac>)
 8001062:	f003 f9f1 	bl	8004448 <HAL_TIMEx_MasterConfigSynchronization>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800106c:	f000 f8e4 	bl	8001238 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001070:	2360      	movs	r3, #96	; 0x60
 8001072:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001074:	2300      	movs	r3, #0
 8001076:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001078:	2300      	movs	r3, #0
 800107a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800107c:	2300      	movs	r3, #0
 800107e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001080:	463b      	mov	r3, r7
 8001082:	220c      	movs	r2, #12
 8001084:	4619      	mov	r1, r3
 8001086:	4807      	ldr	r0, [pc, #28]	; (80010a4 <MX_TIM3_Init+0xac>)
 8001088:	f002 fdcc 	bl	8003c24 <HAL_TIM_PWM_ConfigChannel>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001092:	f000 f8d1 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001096:	4803      	ldr	r0, [pc, #12]	; (80010a4 <MX_TIM3_Init+0xac>)
 8001098:	f000 f978 	bl	800138c <HAL_TIM_MspPostInit>

}
 800109c:	bf00      	nop
 800109e:	3728      	adds	r7, #40	; 0x28
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	200000cc 	.word	0x200000cc
 80010a8:	40000400 	.word	0x40000400

080010ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80010b0:	4b14      	ldr	r3, [pc, #80]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010b2:	4a15      	ldr	r2, [pc, #84]	; (8001108 <MX_USART3_UART_Init+0x5c>)
 80010b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80010b6:	4b13      	ldr	r3, [pc, #76]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80010be:	4b11      	ldr	r3, [pc, #68]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80010c4:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80010ca:	4b0e      	ldr	r3, [pc, #56]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80010d0:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010d2:	220c      	movs	r2, #12
 80010d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010d6:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010d8:	2200      	movs	r2, #0
 80010da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80010dc:	4b09      	ldr	r3, [pc, #36]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010de:	2200      	movs	r2, #0
 80010e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010e2:	4b08      	ldr	r3, [pc, #32]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e8:	4b06      	ldr	r3, [pc, #24]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80010ee:	4805      	ldr	r0, [pc, #20]	; (8001104 <MX_USART3_UART_Init+0x58>)
 80010f0:	f003 fa38 	bl	8004564 <HAL_UART_Init>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80010fa:	f000 f89d 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000118 	.word	0x20000118
 8001108:	40004800 	.word	0x40004800

0800110c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b08c      	sub	sp, #48	; 0x30
 8001110:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	f107 031c 	add.w	r3, r7, #28
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
 800111e:	60da      	str	r2, [r3, #12]
 8001120:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001122:	4b41      	ldr	r3, [pc, #260]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	4a40      	ldr	r2, [pc, #256]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800112c:	6313      	str	r3, [r2, #48]	; 0x30
 800112e:	4b3e      	ldr	r3, [pc, #248]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001136:	61bb      	str	r3, [r7, #24]
 8001138:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113a:	4b3b      	ldr	r3, [pc, #236]	; (8001228 <MX_GPIO_Init+0x11c>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	4a3a      	ldr	r2, [pc, #232]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	6313      	str	r3, [r2, #48]	; 0x30
 8001146:	4b38      	ldr	r3, [pc, #224]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	617b      	str	r3, [r7, #20]
 8001150:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001152:	4b35      	ldr	r3, [pc, #212]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	4a34      	ldr	r2, [pc, #208]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001158:	f043 0302 	orr.w	r3, r3, #2
 800115c:	6313      	str	r3, [r2, #48]	; 0x30
 800115e:	4b32      	ldr	r3, [pc, #200]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800116a:	4b2f      	ldr	r3, [pc, #188]	; (8001228 <MX_GPIO_Init+0x11c>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	4a2e      	ldr	r2, [pc, #184]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001170:	f043 0320 	orr.w	r3, r3, #32
 8001174:	6313      	str	r3, [r2, #48]	; 0x30
 8001176:	4b2c      	ldr	r3, [pc, #176]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	f003 0320 	and.w	r3, r3, #32
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001182:	4b29      	ldr	r3, [pc, #164]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	4a28      	ldr	r2, [pc, #160]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001188:	f043 0310 	orr.w	r3, r3, #16
 800118c:	6313      	str	r3, [r2, #48]	; 0x30
 800118e:	4b26      	ldr	r3, [pc, #152]	; (8001228 <MX_GPIO_Init+0x11c>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	f003 0310 	and.w	r3, r3, #16
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800119a:	4b23      	ldr	r3, [pc, #140]	; (8001228 <MX_GPIO_Init+0x11c>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	4a22      	ldr	r2, [pc, #136]	; (8001228 <MX_GPIO_Init+0x11c>)
 80011a0:	f043 0308 	orr.w	r3, r3, #8
 80011a4:	6313      	str	r3, [r2, #48]	; 0x30
 80011a6:	4b20      	ldr	r3, [pc, #128]	; (8001228 <MX_GPIO_Init+0x11c>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	f003 0308 	and.w	r3, r3, #8
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80011b2:	2200      	movs	r2, #0
 80011b4:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80011b8:	481c      	ldr	r0, [pc, #112]	; (800122c <MX_GPIO_Init+0x120>)
 80011ba:	f000 fe15 	bl	8001de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_0, GPIO_PIN_RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	f642 2101 	movw	r1, #10753	; 0x2a01
 80011c4:	481a      	ldr	r0, [pc, #104]	; (8001230 <MX_GPIO_Init+0x124>)
 80011c6:	f000 fe0f 	bl	8001de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011ca:	2308      	movs	r3, #8
 80011cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ce:	2300      	movs	r3, #0
 80011d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d6:	f107 031c 	add.w	r3, r7, #28
 80011da:	4619      	mov	r1, r3
 80011dc:	4815      	ldr	r0, [pc, #84]	; (8001234 <MX_GPIO_Init+0x128>)
 80011de:	f000 fc3f 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80011e2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80011e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2300      	movs	r3, #0
 80011f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011f4:	f107 031c 	add.w	r3, r7, #28
 80011f8:	4619      	mov	r1, r3
 80011fa:	480c      	ldr	r0, [pc, #48]	; (800122c <MX_GPIO_Init+0x120>)
 80011fc:	f000 fc30 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE11 PE13 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_0;
 8001200:	f642 2301 	movw	r3, #10753	; 0x2a01
 8001204:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001206:	2301      	movs	r3, #1
 8001208:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120e:	2300      	movs	r3, #0
 8001210:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001212:	f107 031c 	add.w	r3, r7, #28
 8001216:	4619      	mov	r1, r3
 8001218:	4805      	ldr	r0, [pc, #20]	; (8001230 <MX_GPIO_Init+0x124>)
 800121a:	f000 fc21 	bl	8001a60 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800121e:	bf00      	nop
 8001220:	3730      	adds	r7, #48	; 0x30
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40023800 	.word	0x40023800
 800122c:	40021400 	.word	0x40021400
 8001230:	40021000 	.word	0x40021000
 8001234:	40020000 	.word	0x40020000

08001238 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800123c:	b672      	cpsid	i
}
 800123e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001240:	e7fe      	b.n	8001240 <Error_Handler+0x8>
	...

08001244 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800124a:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <HAL_MspInit+0x44>)
 800124c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124e:	4a0e      	ldr	r2, [pc, #56]	; (8001288 <HAL_MspInit+0x44>)
 8001250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001254:	6413      	str	r3, [r2, #64]	; 0x40
 8001256:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <HAL_MspInit+0x44>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <HAL_MspInit+0x44>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001266:	4a08      	ldr	r2, [pc, #32]	; (8001288 <HAL_MspInit+0x44>)
 8001268:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800126c:	6453      	str	r3, [r2, #68]	; 0x44
 800126e:	4b06      	ldr	r3, [pc, #24]	; (8001288 <HAL_MspInit+0x44>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001276:	603b      	str	r3, [r7, #0]
 8001278:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800

0800128c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b0ae      	sub	sp, #184	; 0xb8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001294:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
 80012a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	2290      	movs	r2, #144	; 0x90
 80012aa:	2100      	movs	r1, #0
 80012ac:	4618      	mov	r0, r3
 80012ae:	f004 fadf 	bl	8005870 <memset>
  if(hi2c->Instance==I2C2)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a22      	ldr	r2, [pc, #136]	; (8001340 <HAL_I2C_MspInit+0xb4>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d13c      	bne.n	8001336 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80012bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012c0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80012c2:	2300      	movs	r3, #0
 80012c4:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012c6:	f107 0314 	add.w	r3, r7, #20
 80012ca:	4618      	mov	r0, r3
 80012cc:	f002 f82a 	bl	8003324 <HAL_RCCEx_PeriphCLKConfig>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80012d6:	f7ff ffaf 	bl	8001238 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012da:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <HAL_I2C_MspInit+0xb8>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a19      	ldr	r2, [pc, #100]	; (8001344 <HAL_I2C_MspInit+0xb8>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b17      	ldr	r3, [pc, #92]	; (8001344 <HAL_I2C_MspInit+0xb8>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	613b      	str	r3, [r7, #16]
 80012f0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80012f2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80012f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012fa:	2312      	movs	r3, #18
 80012fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001306:	2303      	movs	r3, #3
 8001308:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800130c:	2304      	movs	r3, #4
 800130e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001312:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001316:	4619      	mov	r1, r3
 8001318:	480b      	ldr	r0, [pc, #44]	; (8001348 <HAL_I2C_MspInit+0xbc>)
 800131a:	f000 fba1 	bl	8001a60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <HAL_I2C_MspInit+0xb8>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001322:	4a08      	ldr	r2, [pc, #32]	; (8001344 <HAL_I2C_MspInit+0xb8>)
 8001324:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001328:	6413      	str	r3, [r2, #64]	; 0x40
 800132a:	4b06      	ldr	r3, [pc, #24]	; (8001344 <HAL_I2C_MspInit+0xb8>)
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001336:	bf00      	nop
 8001338:	37b8      	adds	r7, #184	; 0xb8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40005800 	.word	0x40005800
 8001344:	40023800 	.word	0x40023800
 8001348:	40020400 	.word	0x40020400

0800134c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a0a      	ldr	r2, [pc, #40]	; (8001384 <HAL_TIM_PWM_MspInit+0x38>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d10b      	bne.n	8001376 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800135e:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <HAL_TIM_PWM_MspInit+0x3c>)
 8001360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001362:	4a09      	ldr	r2, [pc, #36]	; (8001388 <HAL_TIM_PWM_MspInit+0x3c>)
 8001364:	f043 0302 	orr.w	r3, r3, #2
 8001368:	6413      	str	r3, [r2, #64]	; 0x40
 800136a:	4b07      	ldr	r3, [pc, #28]	; (8001388 <HAL_TIM_PWM_MspInit+0x3c>)
 800136c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40000400 	.word	0x40000400
 8001388:	40023800 	.word	0x40023800

0800138c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b088      	sub	sp, #32
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 030c 	add.w	r3, r7, #12
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a11      	ldr	r2, [pc, #68]	; (80013f0 <HAL_TIM_MspPostInit+0x64>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d11b      	bne.n	80013e6 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <HAL_TIM_MspPostInit+0x68>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	4a10      	ldr	r2, [pc, #64]	; (80013f4 <HAL_TIM_MspPostInit+0x68>)
 80013b4:	f043 0302 	orr.w	r3, r3, #2
 80013b8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ba:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <HAL_TIM_MspPostInit+0x68>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013c6:	2302      	movs	r3, #2
 80013c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ca:	2302      	movs	r3, #2
 80013cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d2:	2300      	movs	r3, #0
 80013d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013d6:	2302      	movs	r3, #2
 80013d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	4619      	mov	r1, r3
 80013e0:	4805      	ldr	r0, [pc, #20]	; (80013f8 <HAL_TIM_MspPostInit+0x6c>)
 80013e2:	f000 fb3d 	bl	8001a60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80013e6:	bf00      	nop
 80013e8:	3720      	adds	r7, #32
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40000400 	.word	0x40000400
 80013f4:	40023800 	.word	0x40023800
 80013f8:	40020400 	.word	0x40020400

080013fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b0ae      	sub	sp, #184	; 0xb8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001404:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	2290      	movs	r2, #144	; 0x90
 800141a:	2100      	movs	r1, #0
 800141c:	4618      	mov	r0, r3
 800141e:	f004 fa27 	bl	8005870 <memset>
  if(huart->Instance==USART3)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a26      	ldr	r2, [pc, #152]	; (80014c0 <HAL_UART_MspInit+0xc4>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d144      	bne.n	80014b6 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800142c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001430:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001432:	2300      	movs	r3, #0
 8001434:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	4618      	mov	r0, r3
 800143c:	f001 ff72 	bl	8003324 <HAL_RCCEx_PeriphCLKConfig>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001446:	f7ff fef7 	bl	8001238 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800144a:	4b1e      	ldr	r3, [pc, #120]	; (80014c4 <HAL_UART_MspInit+0xc8>)
 800144c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144e:	4a1d      	ldr	r2, [pc, #116]	; (80014c4 <HAL_UART_MspInit+0xc8>)
 8001450:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001454:	6413      	str	r3, [r2, #64]	; 0x40
 8001456:	4b1b      	ldr	r3, [pc, #108]	; (80014c4 <HAL_UART_MspInit+0xc8>)
 8001458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800145e:	613b      	str	r3, [r7, #16]
 8001460:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001462:	4b18      	ldr	r3, [pc, #96]	; (80014c4 <HAL_UART_MspInit+0xc8>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a17      	ldr	r2, [pc, #92]	; (80014c4 <HAL_UART_MspInit+0xc8>)
 8001468:	f043 0308 	orr.w	r3, r3, #8
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b15      	ldr	r3, [pc, #84]	; (80014c4 <HAL_UART_MspInit+0xc8>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0308 	and.w	r3, r3, #8
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800147a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800147e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001488:	2300      	movs	r3, #0
 800148a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800148e:	2303      	movs	r3, #3
 8001490:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001494:	2307      	movs	r3, #7
 8001496:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800149a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800149e:	4619      	mov	r1, r3
 80014a0:	4809      	ldr	r0, [pc, #36]	; (80014c8 <HAL_UART_MspInit+0xcc>)
 80014a2:	f000 fadd 	bl	8001a60 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2100      	movs	r1, #0
 80014aa:	2027      	movs	r0, #39	; 0x27
 80014ac:	f000 fa0f 	bl	80018ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80014b0:	2027      	movs	r0, #39	; 0x27
 80014b2:	f000 fa28 	bl	8001906 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80014b6:	bf00      	nop
 80014b8:	37b8      	adds	r7, #184	; 0xb8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40004800 	.word	0x40004800
 80014c4:	40023800 	.word	0x40023800
 80014c8:	40020c00 	.word	0x40020c00

080014cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014d0:	e7fe      	b.n	80014d0 <NMI_Handler+0x4>

080014d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d6:	e7fe      	b.n	80014d6 <HardFault_Handler+0x4>

080014d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014dc:	e7fe      	b.n	80014dc <MemManage_Handler+0x4>

080014de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e2:	e7fe      	b.n	80014e2 <BusFault_Handler+0x4>

080014e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <UsageFault_Handler+0x4>

080014ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001518:	f000 f8ba 	bl	8001690 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}

08001520 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001524:	4802      	ldr	r0, [pc, #8]	; (8001530 <USART3_IRQHandler+0x10>)
 8001526:	f003 f9b3 	bl	8004890 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000118 	.word	0x20000118

08001534 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b086      	sub	sp, #24
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800153c:	4a14      	ldr	r2, [pc, #80]	; (8001590 <_sbrk+0x5c>)
 800153e:	4b15      	ldr	r3, [pc, #84]	; (8001594 <_sbrk+0x60>)
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001548:	4b13      	ldr	r3, [pc, #76]	; (8001598 <_sbrk+0x64>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d102      	bne.n	8001556 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001550:	4b11      	ldr	r3, [pc, #68]	; (8001598 <_sbrk+0x64>)
 8001552:	4a12      	ldr	r2, [pc, #72]	; (800159c <_sbrk+0x68>)
 8001554:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001556:	4b10      	ldr	r3, [pc, #64]	; (8001598 <_sbrk+0x64>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4413      	add	r3, r2
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	429a      	cmp	r2, r3
 8001562:	d207      	bcs.n	8001574 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001564:	f004 f98c 	bl	8005880 <__errno>
 8001568:	4603      	mov	r3, r0
 800156a:	220c      	movs	r2, #12
 800156c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800156e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001572:	e009      	b.n	8001588 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001574:	4b08      	ldr	r3, [pc, #32]	; (8001598 <_sbrk+0x64>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800157a:	4b07      	ldr	r3, [pc, #28]	; (8001598 <_sbrk+0x64>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4413      	add	r3, r2
 8001582:	4a05      	ldr	r2, [pc, #20]	; (8001598 <_sbrk+0x64>)
 8001584:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001586:	68fb      	ldr	r3, [r7, #12]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20080000 	.word	0x20080000
 8001594:	00000400 	.word	0x00000400
 8001598:	200001e0 	.word	0x200001e0
 800159c:	20000330 	.word	0x20000330

080015a0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015a4:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <SystemInit+0x20>)
 80015a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015aa:	4a05      	ldr	r2, [pc, #20]	; (80015c0 <SystemInit+0x20>)
 80015ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	e000ed00 	.word	0xe000ed00

080015c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015c8:	480d      	ldr	r0, [pc, #52]	; (8001600 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015ca:	490e      	ldr	r1, [pc, #56]	; (8001604 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015cc:	4a0e      	ldr	r2, [pc, #56]	; (8001608 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d0:	e002      	b.n	80015d8 <LoopCopyDataInit>

080015d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d6:	3304      	adds	r3, #4

080015d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015dc:	d3f9      	bcc.n	80015d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015de:	4a0b      	ldr	r2, [pc, #44]	; (800160c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015e0:	4c0b      	ldr	r4, [pc, #44]	; (8001610 <LoopFillZerobss+0x26>)
  movs r3, #0
 80015e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e4:	e001      	b.n	80015ea <LoopFillZerobss>

080015e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e8:	3204      	adds	r2, #4

080015ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015ec:	d3fb      	bcc.n	80015e6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015ee:	f7ff ffd7 	bl	80015a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015f2:	f004 f94b 	bl	800588c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015f6:	f7ff fb7d 	bl	8000cf4 <main>
  bx  lr    
 80015fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015fc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001604:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001608:	08006214 	.word	0x08006214
  ldr r2, =_sbss
 800160c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001610:	20000330 	.word	0x20000330

08001614 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001614:	e7fe      	b.n	8001614 <ADC_IRQHandler>

08001616 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800161a:	2003      	movs	r0, #3
 800161c:	f000 f94c 	bl	80018b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001620:	200f      	movs	r0, #15
 8001622:	f000 f805 	bl	8001630 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001626:	f7ff fe0d 	bl	8001244 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800162a:	2300      	movs	r3, #0
}
 800162c:	4618      	mov	r0, r3
 800162e:	bd80      	pop	{r7, pc}

08001630 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001638:	4b12      	ldr	r3, [pc, #72]	; (8001684 <HAL_InitTick+0x54>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <HAL_InitTick+0x58>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	4619      	mov	r1, r3
 8001642:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001646:	fbb3 f3f1 	udiv	r3, r3, r1
 800164a:	fbb2 f3f3 	udiv	r3, r2, r3
 800164e:	4618      	mov	r0, r3
 8001650:	f000 f967 	bl	8001922 <HAL_SYSTICK_Config>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e00e      	b.n	800167c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2b0f      	cmp	r3, #15
 8001662:	d80a      	bhi.n	800167a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001664:	2200      	movs	r2, #0
 8001666:	6879      	ldr	r1, [r7, #4]
 8001668:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800166c:	f000 f92f 	bl	80018ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001670:	4a06      	ldr	r2, [pc, #24]	; (800168c <HAL_InitTick+0x5c>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001676:	2300      	movs	r3, #0
 8001678:	e000      	b.n	800167c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
}
 800167c:	4618      	mov	r0, r3
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000000 	.word	0x20000000
 8001688:	20000008 	.word	0x20000008
 800168c:	20000004 	.word	0x20000004

08001690 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001694:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <HAL_IncTick+0x20>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	461a      	mov	r2, r3
 800169a:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <HAL_IncTick+0x24>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4413      	add	r3, r2
 80016a0:	4a04      	ldr	r2, [pc, #16]	; (80016b4 <HAL_IncTick+0x24>)
 80016a2:	6013      	str	r3, [r2, #0]
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000008 	.word	0x20000008
 80016b4:	200001e4 	.word	0x200001e4

080016b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  return uwTick;
 80016bc:	4b03      	ldr	r3, [pc, #12]	; (80016cc <HAL_GetTick+0x14>)
 80016be:	681b      	ldr	r3, [r3, #0]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	200001e4 	.word	0x200001e4

080016d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016d8:	f7ff ffee 	bl	80016b8 <HAL_GetTick>
 80016dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016e8:	d005      	beq.n	80016f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ea:	4b0a      	ldr	r3, [pc, #40]	; (8001714 <HAL_Delay+0x44>)
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	461a      	mov	r2, r3
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4413      	add	r3, r2
 80016f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016f6:	bf00      	nop
 80016f8:	f7ff ffde 	bl	80016b8 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	68fa      	ldr	r2, [r7, #12]
 8001704:	429a      	cmp	r2, r3
 8001706:	d8f7      	bhi.n	80016f8 <HAL_Delay+0x28>
  {
  }
}
 8001708:	bf00      	nop
 800170a:	bf00      	nop
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000008 	.word	0x20000008

08001718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f003 0307 	and.w	r3, r3, #7
 8001726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001728:	4b0b      	ldr	r3, [pc, #44]	; (8001758 <__NVIC_SetPriorityGrouping+0x40>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800172e:	68ba      	ldr	r2, [r7, #8]
 8001730:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001734:	4013      	ands	r3, r2
 8001736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <__NVIC_SetPriorityGrouping+0x44>)
 8001742:	4313      	orrs	r3, r2
 8001744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001746:	4a04      	ldr	r2, [pc, #16]	; (8001758 <__NVIC_SetPriorityGrouping+0x40>)
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	60d3      	str	r3, [r2, #12]
}
 800174c:	bf00      	nop
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	e000ed00 	.word	0xe000ed00
 800175c:	05fa0000 	.word	0x05fa0000

08001760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001764:	4b04      	ldr	r3, [pc, #16]	; (8001778 <__NVIC_GetPriorityGrouping+0x18>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	0a1b      	lsrs	r3, r3, #8
 800176a:	f003 0307 	and.w	r3, r3, #7
}
 800176e:	4618      	mov	r0, r3
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178a:	2b00      	cmp	r3, #0
 800178c:	db0b      	blt.n	80017a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	f003 021f 	and.w	r2, r3, #31
 8001794:	4907      	ldr	r1, [pc, #28]	; (80017b4 <__NVIC_EnableIRQ+0x38>)
 8001796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	2001      	movs	r0, #1
 800179e:	fa00 f202 	lsl.w	r2, r0, r2
 80017a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000e100 	.word	0xe000e100

080017b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	6039      	str	r1, [r7, #0]
 80017c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	db0a      	blt.n	80017e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	490c      	ldr	r1, [pc, #48]	; (8001804 <__NVIC_SetPriority+0x4c>)
 80017d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d6:	0112      	lsls	r2, r2, #4
 80017d8:	b2d2      	uxtb	r2, r2
 80017da:	440b      	add	r3, r1
 80017dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e0:	e00a      	b.n	80017f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4908      	ldr	r1, [pc, #32]	; (8001808 <__NVIC_SetPriority+0x50>)
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	f003 030f 	and.w	r3, r3, #15
 80017ee:	3b04      	subs	r3, #4
 80017f0:	0112      	lsls	r2, r2, #4
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	440b      	add	r3, r1
 80017f6:	761a      	strb	r2, [r3, #24]
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	e000e100 	.word	0xe000e100
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800180c:	b480      	push	{r7}
 800180e:	b089      	sub	sp, #36	; 0x24
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f003 0307 	and.w	r3, r3, #7
 800181e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	f1c3 0307 	rsb	r3, r3, #7
 8001826:	2b04      	cmp	r3, #4
 8001828:	bf28      	it	cs
 800182a:	2304      	movcs	r3, #4
 800182c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	3304      	adds	r3, #4
 8001832:	2b06      	cmp	r3, #6
 8001834:	d902      	bls.n	800183c <NVIC_EncodePriority+0x30>
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	3b03      	subs	r3, #3
 800183a:	e000      	b.n	800183e <NVIC_EncodePriority+0x32>
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001840:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43da      	mvns	r2, r3
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	401a      	ands	r2, r3
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001854:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	43d9      	mvns	r1, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	4313      	orrs	r3, r2
         );
}
 8001866:	4618      	mov	r0, r3
 8001868:	3724      	adds	r7, #36	; 0x24
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
	...

08001874 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	3b01      	subs	r3, #1
 8001880:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001884:	d301      	bcc.n	800188a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001886:	2301      	movs	r3, #1
 8001888:	e00f      	b.n	80018aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800188a:	4a0a      	ldr	r2, [pc, #40]	; (80018b4 <SysTick_Config+0x40>)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	3b01      	subs	r3, #1
 8001890:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001892:	210f      	movs	r1, #15
 8001894:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001898:	f7ff ff8e 	bl	80017b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800189c:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <SysTick_Config+0x40>)
 800189e:	2200      	movs	r2, #0
 80018a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018a2:	4b04      	ldr	r3, [pc, #16]	; (80018b4 <SysTick_Config+0x40>)
 80018a4:	2207      	movs	r2, #7
 80018a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	e000e010 	.word	0xe000e010

080018b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f7ff ff29 	bl	8001718 <__NVIC_SetPriorityGrouping>
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b086      	sub	sp, #24
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	4603      	mov	r3, r0
 80018d6:	60b9      	str	r1, [r7, #8]
 80018d8:	607a      	str	r2, [r7, #4]
 80018da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018dc:	2300      	movs	r3, #0
 80018de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018e0:	f7ff ff3e 	bl	8001760 <__NVIC_GetPriorityGrouping>
 80018e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	68b9      	ldr	r1, [r7, #8]
 80018ea:	6978      	ldr	r0, [r7, #20]
 80018ec:	f7ff ff8e 	bl	800180c <NVIC_EncodePriority>
 80018f0:	4602      	mov	r2, r0
 80018f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018f6:	4611      	mov	r1, r2
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff5d 	bl	80017b8 <__NVIC_SetPriority>
}
 80018fe:	bf00      	nop
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	4603      	mov	r3, r0
 800190e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff ff31 	bl	800177c <__NVIC_EnableIRQ>
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b082      	sub	sp, #8
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f7ff ffa2 	bl	8001874 <SysTick_Config>
 8001930:	4603      	mov	r3, r0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b084      	sub	sp, #16
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001946:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001948:	f7ff feb6 	bl	80016b8 <HAL_GetTick>
 800194c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001954:	b2db      	uxtb	r3, r3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d008      	beq.n	800196c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2280      	movs	r2, #128	; 0x80
 800195e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e052      	b.n	8001a12 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f022 0216 	bic.w	r2, r2, #22
 800197a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	695a      	ldr	r2, [r3, #20]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800198a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001990:	2b00      	cmp	r3, #0
 8001992:	d103      	bne.n	800199c <HAL_DMA_Abort+0x62>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001998:	2b00      	cmp	r3, #0
 800199a:	d007      	beq.n	80019ac <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f022 0208 	bic.w	r2, r2, #8
 80019aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f022 0201 	bic.w	r2, r2, #1
 80019ba:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019bc:	e013      	b.n	80019e6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019be:	f7ff fe7b 	bl	80016b8 <HAL_GetTick>
 80019c2:	4602      	mov	r2, r0
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	2b05      	cmp	r3, #5
 80019ca:	d90c      	bls.n	80019e6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2220      	movs	r2, #32
 80019d0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2203      	movs	r2, #3
 80019d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e015      	b.n	8001a12 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0301 	and.w	r3, r3, #1
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1e4      	bne.n	80019be <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019f8:	223f      	movs	r2, #63	; 0x3f
 80019fa:	409a      	lsls	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2201      	movs	r2, #1
 8001a04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b083      	sub	sp, #12
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d004      	beq.n	8001a38 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2280      	movs	r2, #128	; 0x80
 8001a32:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e00c      	b.n	8001a52 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2205      	movs	r2, #5
 8001a3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f022 0201 	bic.w	r2, r2, #1
 8001a4e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
	...

08001a60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b089      	sub	sp, #36	; 0x24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001a72:	2300      	movs	r3, #0
 8001a74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001a76:	2300      	movs	r3, #0
 8001a78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]
 8001a7e:	e175      	b.n	8001d6c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001a80:	2201      	movs	r2, #1
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	697a      	ldr	r2, [r7, #20]
 8001a90:	4013      	ands	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a94:	693a      	ldr	r2, [r7, #16]
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	f040 8164 	bne.w	8001d66 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f003 0303 	and.w	r3, r3, #3
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d005      	beq.n	8001ab6 <HAL_GPIO_Init+0x56>
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f003 0303 	and.w	r3, r3, #3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d130      	bne.n	8001b18 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	43db      	mvns	r3, r3
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	4013      	ands	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	68da      	ldr	r2, [r3, #12]
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	69ba      	ldr	r2, [r7, #24]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001aec:	2201      	movs	r2, #1
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	43db      	mvns	r3, r3
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	4013      	ands	r3, r2
 8001afa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	091b      	lsrs	r3, r3, #4
 8001b02:	f003 0201 	and.w	r2, r3, #1
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 0303 	and.w	r3, r3, #3
 8001b20:	2b03      	cmp	r3, #3
 8001b22:	d017      	beq.n	8001b54 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	2203      	movs	r2, #3
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	43db      	mvns	r3, r3
 8001b36:	69ba      	ldr	r2, [r7, #24]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	689a      	ldr	r2, [r3, #8]
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f003 0303 	and.w	r3, r3, #3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d123      	bne.n	8001ba8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	08da      	lsrs	r2, r3, #3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	3208      	adds	r2, #8
 8001b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	f003 0307 	and.w	r3, r3, #7
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	220f      	movs	r2, #15
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	69ba      	ldr	r2, [r7, #24]
 8001b80:	4013      	ands	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	691a      	ldr	r2, [r3, #16]
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	08da      	lsrs	r2, r3, #3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	3208      	adds	r2, #8
 8001ba2:	69b9      	ldr	r1, [r7, #24]
 8001ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	2203      	movs	r2, #3
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	69ba      	ldr	r2, [r7, #24]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 0203 	and.w	r2, r3, #3
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	f000 80be 	beq.w	8001d66 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bea:	4b66      	ldr	r3, [pc, #408]	; (8001d84 <HAL_GPIO_Init+0x324>)
 8001bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bee:	4a65      	ldr	r2, [pc, #404]	; (8001d84 <HAL_GPIO_Init+0x324>)
 8001bf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bf4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bf6:	4b63      	ldr	r3, [pc, #396]	; (8001d84 <HAL_GPIO_Init+0x324>)
 8001bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c02:	4a61      	ldr	r2, [pc, #388]	; (8001d88 <HAL_GPIO_Init+0x328>)
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	089b      	lsrs	r3, r3, #2
 8001c08:	3302      	adds	r3, #2
 8001c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f003 0303 	and.w	r3, r3, #3
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	220f      	movs	r2, #15
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	43db      	mvns	r3, r3
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	4013      	ands	r3, r2
 8001c24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a58      	ldr	r2, [pc, #352]	; (8001d8c <HAL_GPIO_Init+0x32c>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d037      	beq.n	8001c9e <HAL_GPIO_Init+0x23e>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a57      	ldr	r2, [pc, #348]	; (8001d90 <HAL_GPIO_Init+0x330>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d031      	beq.n	8001c9a <HAL_GPIO_Init+0x23a>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a56      	ldr	r2, [pc, #344]	; (8001d94 <HAL_GPIO_Init+0x334>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d02b      	beq.n	8001c96 <HAL_GPIO_Init+0x236>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a55      	ldr	r2, [pc, #340]	; (8001d98 <HAL_GPIO_Init+0x338>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d025      	beq.n	8001c92 <HAL_GPIO_Init+0x232>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a54      	ldr	r2, [pc, #336]	; (8001d9c <HAL_GPIO_Init+0x33c>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d01f      	beq.n	8001c8e <HAL_GPIO_Init+0x22e>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a53      	ldr	r2, [pc, #332]	; (8001da0 <HAL_GPIO_Init+0x340>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d019      	beq.n	8001c8a <HAL_GPIO_Init+0x22a>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a52      	ldr	r2, [pc, #328]	; (8001da4 <HAL_GPIO_Init+0x344>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d013      	beq.n	8001c86 <HAL_GPIO_Init+0x226>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a51      	ldr	r2, [pc, #324]	; (8001da8 <HAL_GPIO_Init+0x348>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d00d      	beq.n	8001c82 <HAL_GPIO_Init+0x222>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a50      	ldr	r2, [pc, #320]	; (8001dac <HAL_GPIO_Init+0x34c>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d007      	beq.n	8001c7e <HAL_GPIO_Init+0x21e>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a4f      	ldr	r2, [pc, #316]	; (8001db0 <HAL_GPIO_Init+0x350>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d101      	bne.n	8001c7a <HAL_GPIO_Init+0x21a>
 8001c76:	2309      	movs	r3, #9
 8001c78:	e012      	b.n	8001ca0 <HAL_GPIO_Init+0x240>
 8001c7a:	230a      	movs	r3, #10
 8001c7c:	e010      	b.n	8001ca0 <HAL_GPIO_Init+0x240>
 8001c7e:	2308      	movs	r3, #8
 8001c80:	e00e      	b.n	8001ca0 <HAL_GPIO_Init+0x240>
 8001c82:	2307      	movs	r3, #7
 8001c84:	e00c      	b.n	8001ca0 <HAL_GPIO_Init+0x240>
 8001c86:	2306      	movs	r3, #6
 8001c88:	e00a      	b.n	8001ca0 <HAL_GPIO_Init+0x240>
 8001c8a:	2305      	movs	r3, #5
 8001c8c:	e008      	b.n	8001ca0 <HAL_GPIO_Init+0x240>
 8001c8e:	2304      	movs	r3, #4
 8001c90:	e006      	b.n	8001ca0 <HAL_GPIO_Init+0x240>
 8001c92:	2303      	movs	r3, #3
 8001c94:	e004      	b.n	8001ca0 <HAL_GPIO_Init+0x240>
 8001c96:	2302      	movs	r3, #2
 8001c98:	e002      	b.n	8001ca0 <HAL_GPIO_Init+0x240>
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e000      	b.n	8001ca0 <HAL_GPIO_Init+0x240>
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	69fa      	ldr	r2, [r7, #28]
 8001ca2:	f002 0203 	and.w	r2, r2, #3
 8001ca6:	0092      	lsls	r2, r2, #2
 8001ca8:	4093      	lsls	r3, r2
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001cb0:	4935      	ldr	r1, [pc, #212]	; (8001d88 <HAL_GPIO_Init+0x328>)
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	089b      	lsrs	r3, r3, #2
 8001cb6:	3302      	adds	r3, #2
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cbe:	4b3d      	ldr	r3, [pc, #244]	; (8001db4 <HAL_GPIO_Init+0x354>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d003      	beq.n	8001ce2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ce2:	4a34      	ldr	r2, [pc, #208]	; (8001db4 <HAL_GPIO_Init+0x354>)
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ce8:	4b32      	ldr	r3, [pc, #200]	; (8001db4 <HAL_GPIO_Init+0x354>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d003      	beq.n	8001d0c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d0c:	4a29      	ldr	r2, [pc, #164]	; (8001db4 <HAL_GPIO_Init+0x354>)
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d12:	4b28      	ldr	r3, [pc, #160]	; (8001db4 <HAL_GPIO_Init+0x354>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d36:	4a1f      	ldr	r2, [pc, #124]	; (8001db4 <HAL_GPIO_Init+0x354>)
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d3c:	4b1d      	ldr	r3, [pc, #116]	; (8001db4 <HAL_GPIO_Init+0x354>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	43db      	mvns	r3, r3
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d003      	beq.n	8001d60 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d60:	4a14      	ldr	r2, [pc, #80]	; (8001db4 <HAL_GPIO_Init+0x354>)
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	61fb      	str	r3, [r7, #28]
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	2b0f      	cmp	r3, #15
 8001d70:	f67f ae86 	bls.w	8001a80 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001d74:	bf00      	nop
 8001d76:	bf00      	nop
 8001d78:	3724      	adds	r7, #36	; 0x24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40013800 	.word	0x40013800
 8001d8c:	40020000 	.word	0x40020000
 8001d90:	40020400 	.word	0x40020400
 8001d94:	40020800 	.word	0x40020800
 8001d98:	40020c00 	.word	0x40020c00
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	40021400 	.word	0x40021400
 8001da4:	40021800 	.word	0x40021800
 8001da8:	40021c00 	.word	0x40021c00
 8001dac:	40022000 	.word	0x40022000
 8001db0:	40022400 	.word	0x40022400
 8001db4:	40013c00 	.word	0x40013c00

08001db8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	691a      	ldr	r2, [r3, #16]
 8001dc8:	887b      	ldrh	r3, [r7, #2]
 8001dca:	4013      	ands	r3, r2
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d002      	beq.n	8001dd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	73fb      	strb	r3, [r7, #15]
 8001dd4:	e001      	b.n	8001dda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3714      	adds	r7, #20
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	460b      	mov	r3, r1
 8001df2:	807b      	strh	r3, [r7, #2]
 8001df4:	4613      	mov	r3, r2
 8001df6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001df8:	787b      	ldrb	r3, [r7, #1]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d003      	beq.n	8001e06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dfe:	887a      	ldrh	r2, [r7, #2]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001e04:	e003      	b.n	8001e0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001e06:	887b      	ldrh	r3, [r7, #2]
 8001e08:	041a      	lsls	r2, r3, #16
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	619a      	str	r2, [r3, #24]
}
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
	...

08001e1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d101      	bne.n	8001e2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e07f      	b.n	8001f2e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d106      	bne.n	8001e48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff fa22 	bl	800128c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2224      	movs	r2, #36	; 0x24
 8001e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 0201 	bic.w	r2, r2, #1
 8001e5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685a      	ldr	r2, [r3, #4]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	689a      	ldr	r2, [r3, #8]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d107      	bne.n	8001e96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689a      	ldr	r2, [r3, #8]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	e006      	b.n	8001ea4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689a      	ldr	r2, [r3, #8]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001ea2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d104      	bne.n	8001eb6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001eb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	6859      	ldr	r1, [r3, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	; (8001f38 <HAL_I2C_Init+0x11c>)
 8001ec2:	430b      	orrs	r3, r1
 8001ec4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68da      	ldr	r2, [r3, #12]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ed4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	691a      	ldr	r2, [r3, #16]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	69d9      	ldr	r1, [r3, #28]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a1a      	ldr	r2, [r3, #32]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	430a      	orrs	r2, r1
 8001efe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f042 0201 	orr.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2220      	movs	r2, #32
 8001f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	02008000 	.word	0x02008000

08001f3c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b088      	sub	sp, #32
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	4608      	mov	r0, r1
 8001f46:	4611      	mov	r1, r2
 8001f48:	461a      	mov	r2, r3
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	817b      	strh	r3, [r7, #10]
 8001f4e:	460b      	mov	r3, r1
 8001f50:	813b      	strh	r3, [r7, #8]
 8001f52:	4613      	mov	r3, r2
 8001f54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b20      	cmp	r3, #32
 8001f60:	f040 80f9 	bne.w	8002156 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f64:	6a3b      	ldr	r3, [r7, #32]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d002      	beq.n	8001f70 <HAL_I2C_Mem_Write+0x34>
 8001f6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d105      	bne.n	8001f7c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f76:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e0ed      	b.n	8002158 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d101      	bne.n	8001f8a <HAL_I2C_Mem_Write+0x4e>
 8001f86:	2302      	movs	r3, #2
 8001f88:	e0e6      	b.n	8002158 <HAL_I2C_Mem_Write+0x21c>
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f92:	f7ff fb91 	bl	80016b8 <HAL_GetTick>
 8001f96:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	2319      	movs	r3, #25
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fa4:	68f8      	ldr	r0, [r7, #12]
 8001fa6:	f000 fac3 	bl	8002530 <I2C_WaitOnFlagUntilTimeout>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e0d1      	b.n	8002158 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2221      	movs	r2, #33	; 0x21
 8001fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2240      	movs	r2, #64	; 0x40
 8001fc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6a3a      	ldr	r2, [r7, #32]
 8001fce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001fd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fdc:	88f8      	ldrh	r0, [r7, #6]
 8001fde:	893a      	ldrh	r2, [r7, #8]
 8001fe0:	8979      	ldrh	r1, [r7, #10]
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	9301      	str	r3, [sp, #4]
 8001fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fe8:	9300      	str	r3, [sp, #0]
 8001fea:	4603      	mov	r3, r0
 8001fec:	68f8      	ldr	r0, [r7, #12]
 8001fee:	f000 f9d3 	bl	8002398 <I2C_RequestMemoryWrite>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d005      	beq.n	8002004 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e0a9      	b.n	8002158 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002008:	b29b      	uxth	r3, r3
 800200a:	2bff      	cmp	r3, #255	; 0xff
 800200c:	d90e      	bls.n	800202c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	22ff      	movs	r2, #255	; 0xff
 8002012:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002018:	b2da      	uxtb	r2, r3
 800201a:	8979      	ldrh	r1, [r7, #10]
 800201c:	2300      	movs	r3, #0
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002024:	68f8      	ldr	r0, [r7, #12]
 8002026:	f000 fc1f 	bl	8002868 <I2C_TransferConfig>
 800202a:	e00f      	b.n	800204c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002030:	b29a      	uxth	r2, r3
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800203a:	b2da      	uxtb	r2, r3
 800203c:	8979      	ldrh	r1, [r7, #10]
 800203e:	2300      	movs	r3, #0
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f000 fc0e 	bl	8002868 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800204c:	697a      	ldr	r2, [r7, #20]
 800204e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002050:	68f8      	ldr	r0, [r7, #12]
 8002052:	f000 faad 	bl	80025b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e07b      	b.n	8002158 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002064:	781a      	ldrb	r2, [r3, #0]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002070:	1c5a      	adds	r2, r3, #1
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800207a:	b29b      	uxth	r3, r3
 800207c:	3b01      	subs	r3, #1
 800207e:	b29a      	uxth	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002088:	3b01      	subs	r3, #1
 800208a:	b29a      	uxth	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002094:	b29b      	uxth	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d034      	beq.n	8002104 <HAL_I2C_Mem_Write+0x1c8>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d130      	bne.n	8002104 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a8:	2200      	movs	r2, #0
 80020aa:	2180      	movs	r1, #128	; 0x80
 80020ac:	68f8      	ldr	r0, [r7, #12]
 80020ae:	f000 fa3f 	bl	8002530 <I2C_WaitOnFlagUntilTimeout>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e04d      	b.n	8002158 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	2bff      	cmp	r3, #255	; 0xff
 80020c4:	d90e      	bls.n	80020e4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	22ff      	movs	r2, #255	; 0xff
 80020ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020d0:	b2da      	uxtb	r2, r3
 80020d2:	8979      	ldrh	r1, [r7, #10]
 80020d4:	2300      	movs	r3, #0
 80020d6:	9300      	str	r3, [sp, #0]
 80020d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020dc:	68f8      	ldr	r0, [r7, #12]
 80020de:	f000 fbc3 	bl	8002868 <I2C_TransferConfig>
 80020e2:	e00f      	b.n	8002104 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020e8:	b29a      	uxth	r2, r3
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	8979      	ldrh	r1, [r7, #10]
 80020f6:	2300      	movs	r3, #0
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020fe:	68f8      	ldr	r0, [r7, #12]
 8002100:	f000 fbb2 	bl	8002868 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002108:	b29b      	uxth	r3, r3
 800210a:	2b00      	cmp	r3, #0
 800210c:	d19e      	bne.n	800204c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800210e:	697a      	ldr	r2, [r7, #20]
 8002110:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	f000 fa8c 	bl	8002630 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e01a      	b.n	8002158 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2220      	movs	r2, #32
 8002128:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6859      	ldr	r1, [r3, #4]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	4b0a      	ldr	r3, [pc, #40]	; (8002160 <HAL_I2C_Mem_Write+0x224>)
 8002136:	400b      	ands	r3, r1
 8002138:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2220      	movs	r2, #32
 800213e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2200      	movs	r2, #0
 800214e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002152:	2300      	movs	r3, #0
 8002154:	e000      	b.n	8002158 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002156:	2302      	movs	r3, #2
  }
}
 8002158:	4618      	mov	r0, r3
 800215a:	3718      	adds	r7, #24
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	fe00e800 	.word	0xfe00e800

08002164 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b088      	sub	sp, #32
 8002168:	af02      	add	r7, sp, #8
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	4608      	mov	r0, r1
 800216e:	4611      	mov	r1, r2
 8002170:	461a      	mov	r2, r3
 8002172:	4603      	mov	r3, r0
 8002174:	817b      	strh	r3, [r7, #10]
 8002176:	460b      	mov	r3, r1
 8002178:	813b      	strh	r3, [r7, #8]
 800217a:	4613      	mov	r3, r2
 800217c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b20      	cmp	r3, #32
 8002188:	f040 80fd 	bne.w	8002386 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800218c:	6a3b      	ldr	r3, [r7, #32]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d002      	beq.n	8002198 <HAL_I2C_Mem_Read+0x34>
 8002192:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002194:	2b00      	cmp	r3, #0
 8002196:	d105      	bne.n	80021a4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800219e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e0f1      	b.n	8002388 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d101      	bne.n	80021b2 <HAL_I2C_Mem_Read+0x4e>
 80021ae:	2302      	movs	r3, #2
 80021b0:	e0ea      	b.n	8002388 <HAL_I2C_Mem_Read+0x224>
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2201      	movs	r2, #1
 80021b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021ba:	f7ff fa7d 	bl	80016b8 <HAL_GetTick>
 80021be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	9300      	str	r3, [sp, #0]
 80021c4:	2319      	movs	r3, #25
 80021c6:	2201      	movs	r2, #1
 80021c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	f000 f9af 	bl	8002530 <I2C_WaitOnFlagUntilTimeout>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e0d5      	b.n	8002388 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2222      	movs	r2, #34	; 0x22
 80021e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2240      	movs	r2, #64	; 0x40
 80021e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2200      	movs	r2, #0
 80021f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6a3a      	ldr	r2, [r7, #32]
 80021f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80021fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2200      	movs	r2, #0
 8002202:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002204:	88f8      	ldrh	r0, [r7, #6]
 8002206:	893a      	ldrh	r2, [r7, #8]
 8002208:	8979      	ldrh	r1, [r7, #10]
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	9301      	str	r3, [sp, #4]
 800220e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	4603      	mov	r3, r0
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f000 f913 	bl	8002440 <I2C_RequestMemoryRead>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d005      	beq.n	800222c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2200      	movs	r2, #0
 8002224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e0ad      	b.n	8002388 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002230:	b29b      	uxth	r3, r3
 8002232:	2bff      	cmp	r3, #255	; 0xff
 8002234:	d90e      	bls.n	8002254 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	22ff      	movs	r2, #255	; 0xff
 800223a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002240:	b2da      	uxtb	r2, r3
 8002242:	8979      	ldrh	r1, [r7, #10]
 8002244:	4b52      	ldr	r3, [pc, #328]	; (8002390 <HAL_I2C_Mem_Read+0x22c>)
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800224c:	68f8      	ldr	r0, [r7, #12]
 800224e:	f000 fb0b 	bl	8002868 <I2C_TransferConfig>
 8002252:	e00f      	b.n	8002274 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002258:	b29a      	uxth	r2, r3
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002262:	b2da      	uxtb	r2, r3
 8002264:	8979      	ldrh	r1, [r7, #10]
 8002266:	4b4a      	ldr	r3, [pc, #296]	; (8002390 <HAL_I2C_Mem_Read+0x22c>)
 8002268:	9300      	str	r3, [sp, #0]
 800226a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	f000 fafa 	bl	8002868 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800227a:	2200      	movs	r2, #0
 800227c:	2104      	movs	r1, #4
 800227e:	68f8      	ldr	r0, [r7, #12]
 8002280:	f000 f956 	bl	8002530 <I2C_WaitOnFlagUntilTimeout>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e07c      	b.n	8002388 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002298:	b2d2      	uxtb	r2, r2
 800229a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a0:	1c5a      	adds	r2, r3, #1
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022aa:	3b01      	subs	r3, #1
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	3b01      	subs	r3, #1
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d034      	beq.n	8002334 <HAL_I2C_Mem_Read+0x1d0>
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d130      	bne.n	8002334 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022d8:	2200      	movs	r2, #0
 80022da:	2180      	movs	r1, #128	; 0x80
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 f927 	bl	8002530 <I2C_WaitOnFlagUntilTimeout>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e04d      	b.n	8002388 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	2bff      	cmp	r3, #255	; 0xff
 80022f4:	d90e      	bls.n	8002314 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	22ff      	movs	r2, #255	; 0xff
 80022fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002300:	b2da      	uxtb	r2, r3
 8002302:	8979      	ldrh	r1, [r7, #10]
 8002304:	2300      	movs	r3, #0
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f000 faab 	bl	8002868 <I2C_TransferConfig>
 8002312:	e00f      	b.n	8002334 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002322:	b2da      	uxtb	r2, r3
 8002324:	8979      	ldrh	r1, [r7, #10]
 8002326:	2300      	movs	r3, #0
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f000 fa9a 	bl	8002868 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002338:	b29b      	uxth	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d19a      	bne.n	8002274 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f974 	bl	8002630 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e01a      	b.n	8002388 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2220      	movs	r2, #32
 8002358:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	6859      	ldr	r1, [r3, #4]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <HAL_I2C_Mem_Read+0x230>)
 8002366:	400b      	ands	r3, r1
 8002368:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2220      	movs	r2, #32
 800236e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002382:	2300      	movs	r3, #0
 8002384:	e000      	b.n	8002388 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002386:	2302      	movs	r3, #2
  }
}
 8002388:	4618      	mov	r0, r3
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	80002400 	.word	0x80002400
 8002394:	fe00e800 	.word	0xfe00e800

08002398 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af02      	add	r7, sp, #8
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	4608      	mov	r0, r1
 80023a2:	4611      	mov	r1, r2
 80023a4:	461a      	mov	r2, r3
 80023a6:	4603      	mov	r3, r0
 80023a8:	817b      	strh	r3, [r7, #10]
 80023aa:	460b      	mov	r3, r1
 80023ac:	813b      	strh	r3, [r7, #8]
 80023ae:	4613      	mov	r3, r2
 80023b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80023b2:	88fb      	ldrh	r3, [r7, #6]
 80023b4:	b2da      	uxtb	r2, r3
 80023b6:	8979      	ldrh	r1, [r7, #10]
 80023b8:	4b20      	ldr	r3, [pc, #128]	; (800243c <I2C_RequestMemoryWrite+0xa4>)
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f000 fa51 	bl	8002868 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023c6:	69fa      	ldr	r2, [r7, #28]
 80023c8:	69b9      	ldr	r1, [r7, #24]
 80023ca:	68f8      	ldr	r0, [r7, #12]
 80023cc:	f000 f8f0 	bl	80025b0 <I2C_WaitOnTXISFlagUntilTimeout>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e02c      	b.n	8002434 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023da:	88fb      	ldrh	r3, [r7, #6]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d105      	bne.n	80023ec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80023e0:	893b      	ldrh	r3, [r7, #8]
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	629a      	str	r2, [r3, #40]	; 0x28
 80023ea:	e015      	b.n	8002418 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80023ec:	893b      	ldrh	r3, [r7, #8]
 80023ee:	0a1b      	lsrs	r3, r3, #8
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023fa:	69fa      	ldr	r2, [r7, #28]
 80023fc:	69b9      	ldr	r1, [r7, #24]
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f000 f8d6 	bl	80025b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e012      	b.n	8002434 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800240e:	893b      	ldrh	r3, [r7, #8]
 8002410:	b2da      	uxtb	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	9300      	str	r3, [sp, #0]
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	2200      	movs	r2, #0
 8002420:	2180      	movs	r1, #128	; 0x80
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f000 f884 	bl	8002530 <I2C_WaitOnFlagUntilTimeout>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e000      	b.n	8002434 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	80002000 	.word	0x80002000

08002440 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af02      	add	r7, sp, #8
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	4608      	mov	r0, r1
 800244a:	4611      	mov	r1, r2
 800244c:	461a      	mov	r2, r3
 800244e:	4603      	mov	r3, r0
 8002450:	817b      	strh	r3, [r7, #10]
 8002452:	460b      	mov	r3, r1
 8002454:	813b      	strh	r3, [r7, #8]
 8002456:	4613      	mov	r3, r2
 8002458:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800245a:	88fb      	ldrh	r3, [r7, #6]
 800245c:	b2da      	uxtb	r2, r3
 800245e:	8979      	ldrh	r1, [r7, #10]
 8002460:	4b20      	ldr	r3, [pc, #128]	; (80024e4 <I2C_RequestMemoryRead+0xa4>)
 8002462:	9300      	str	r3, [sp, #0]
 8002464:	2300      	movs	r3, #0
 8002466:	68f8      	ldr	r0, [r7, #12]
 8002468:	f000 f9fe 	bl	8002868 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800246c:	69fa      	ldr	r2, [r7, #28]
 800246e:	69b9      	ldr	r1, [r7, #24]
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 f89d 	bl	80025b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e02c      	b.n	80024da <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002480:	88fb      	ldrh	r3, [r7, #6]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d105      	bne.n	8002492 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002486:	893b      	ldrh	r3, [r7, #8]
 8002488:	b2da      	uxtb	r2, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	629a      	str	r2, [r3, #40]	; 0x28
 8002490:	e015      	b.n	80024be <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002492:	893b      	ldrh	r3, [r7, #8]
 8002494:	0a1b      	lsrs	r3, r3, #8
 8002496:	b29b      	uxth	r3, r3
 8002498:	b2da      	uxtb	r2, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024a0:	69fa      	ldr	r2, [r7, #28]
 80024a2:	69b9      	ldr	r1, [r7, #24]
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	f000 f883 	bl	80025b0 <I2C_WaitOnTXISFlagUntilTimeout>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e012      	b.n	80024da <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80024b4:	893b      	ldrh	r3, [r7, #8]
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	9300      	str	r3, [sp, #0]
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	2200      	movs	r2, #0
 80024c6:	2140      	movs	r1, #64	; 0x40
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 f831 	bl	8002530 <I2C_WaitOnFlagUntilTimeout>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	80002000 	.word	0x80002000

080024e8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	699b      	ldr	r3, [r3, #24]
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d103      	bne.n	8002506 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2200      	movs	r2, #0
 8002504:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	f003 0301 	and.w	r3, r3, #1
 8002510:	2b01      	cmp	r3, #1
 8002512:	d007      	beq.n	8002524 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	699a      	ldr	r2, [r3, #24]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f042 0201 	orr.w	r2, r2, #1
 8002522:	619a      	str	r2, [r3, #24]
  }
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	603b      	str	r3, [r7, #0]
 800253c:	4613      	mov	r3, r2
 800253e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002540:	e022      	b.n	8002588 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002548:	d01e      	beq.n	8002588 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800254a:	f7ff f8b5 	bl	80016b8 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	683a      	ldr	r2, [r7, #0]
 8002556:	429a      	cmp	r2, r3
 8002558:	d302      	bcc.n	8002560 <I2C_WaitOnFlagUntilTimeout+0x30>
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d113      	bne.n	8002588 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002564:	f043 0220 	orr.w	r2, r3, #32
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2220      	movs	r2, #32
 8002570:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e00f      	b.n	80025a8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	699a      	ldr	r2, [r3, #24]
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	4013      	ands	r3, r2
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	429a      	cmp	r2, r3
 8002596:	bf0c      	ite	eq
 8002598:	2301      	moveq	r3, #1
 800259a:	2300      	movne	r3, #0
 800259c:	b2db      	uxtb	r3, r3
 800259e:	461a      	mov	r2, r3
 80025a0:	79fb      	ldrb	r3, [r7, #7]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d0cd      	beq.n	8002542 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3710      	adds	r7, #16
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025bc:	e02c      	b.n	8002618 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	68b9      	ldr	r1, [r7, #8]
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f000 f870 	bl	80026a8 <I2C_IsErrorOccurred>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e02a      	b.n	8002628 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025d8:	d01e      	beq.n	8002618 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025da:	f7ff f86d 	bl	80016b8 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	68ba      	ldr	r2, [r7, #8]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d302      	bcc.n	80025f0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d113      	bne.n	8002618 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f4:	f043 0220 	orr.w	r2, r3, #32
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2220      	movs	r2, #32
 8002600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2200      	movs	r2, #0
 8002610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e007      	b.n	8002628 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b02      	cmp	r3, #2
 8002624:	d1cb      	bne.n	80025be <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800263c:	e028      	b.n	8002690 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	68b9      	ldr	r1, [r7, #8]
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f000 f830 	bl	80026a8 <I2C_IsErrorOccurred>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e026      	b.n	80026a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002652:	f7ff f831 	bl	80016b8 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	68ba      	ldr	r2, [r7, #8]
 800265e:	429a      	cmp	r2, r3
 8002660:	d302      	bcc.n	8002668 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d113      	bne.n	8002690 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266c:	f043 0220 	orr.w	r2, r3, #32
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2220      	movs	r2, #32
 8002678:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e007      	b.n	80026a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	f003 0320 	and.w	r3, r3, #32
 800269a:	2b20      	cmp	r3, #32
 800269c:	d1cf      	bne.n	800263e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b08a      	sub	sp, #40	; 0x28
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026b4:	2300      	movs	r3, #0
 80026b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	f003 0310 	and.w	r3, r3, #16
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d068      	beq.n	80027a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2210      	movs	r2, #16
 80026da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80026dc:	e049      	b.n	8002772 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026e4:	d045      	beq.n	8002772 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80026e6:	f7fe ffe7 	bl	80016b8 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	68ba      	ldr	r2, [r7, #8]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d302      	bcc.n	80026fc <I2C_IsErrorOccurred+0x54>
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d13a      	bne.n	8002772 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002706:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800270e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800271a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800271e:	d121      	bne.n	8002764 <I2C_IsErrorOccurred+0xbc>
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002726:	d01d      	beq.n	8002764 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002728:	7cfb      	ldrb	r3, [r7, #19]
 800272a:	2b20      	cmp	r3, #32
 800272c:	d01a      	beq.n	8002764 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800273c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800273e:	f7fe ffbb 	bl	80016b8 <HAL_GetTick>
 8002742:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002744:	e00e      	b.n	8002764 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002746:	f7fe ffb7 	bl	80016b8 <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	2b19      	cmp	r3, #25
 8002752:	d907      	bls.n	8002764 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8002754:	6a3b      	ldr	r3, [r7, #32]
 8002756:	f043 0320 	orr.w	r3, r3, #32
 800275a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002762:	e006      	b.n	8002772 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	f003 0320 	and.w	r3, r3, #32
 800276e:	2b20      	cmp	r3, #32
 8002770:	d1e9      	bne.n	8002746 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	f003 0320 	and.w	r3, r3, #32
 800277c:	2b20      	cmp	r3, #32
 800277e:	d003      	beq.n	8002788 <I2C_IsErrorOccurred+0xe0>
 8002780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0aa      	beq.n	80026de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002788:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800278c:	2b00      	cmp	r3, #0
 800278e:	d103      	bne.n	8002798 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2220      	movs	r2, #32
 8002796:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002798:	6a3b      	ldr	r3, [r7, #32]
 800279a:	f043 0304 	orr.w	r3, r3, #4
 800279e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d00b      	beq.n	80027d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80027b8:	6a3b      	ldr	r3, [r7, #32]
 80027ba:	f043 0301 	orr.w	r3, r3, #1
 80027be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00b      	beq.n	80027f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80027da:	6a3b      	ldr	r3, [r7, #32]
 80027dc:	f043 0308 	orr.w	r3, r3, #8
 80027e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00b      	beq.n	8002814 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80027fc:	6a3b      	ldr	r3, [r7, #32]
 80027fe:	f043 0302 	orr.w	r3, r3, #2
 8002802:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f44f 7200 	mov.w	r2, #512	; 0x200
 800280c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002814:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002818:	2b00      	cmp	r3, #0
 800281a:	d01c      	beq.n	8002856 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f7ff fe63 	bl	80024e8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	6859      	ldr	r1, [r3, #4]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	4b0d      	ldr	r3, [pc, #52]	; (8002864 <I2C_IsErrorOccurred+0x1bc>)
 800282e:	400b      	ands	r3, r1
 8002830:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002836:	6a3b      	ldr	r3, [r7, #32]
 8002838:	431a      	orrs	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2220      	movs	r2, #32
 8002842:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002856:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800285a:	4618      	mov	r0, r3
 800285c:	3728      	adds	r7, #40	; 0x28
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	fe00e800 	.word	0xfe00e800

08002868 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002868:	b480      	push	{r7}
 800286a:	b087      	sub	sp, #28
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	607b      	str	r3, [r7, #4]
 8002872:	460b      	mov	r3, r1
 8002874:	817b      	strh	r3, [r7, #10]
 8002876:	4613      	mov	r3, r2
 8002878:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800287a:	897b      	ldrh	r3, [r7, #10]
 800287c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002880:	7a7b      	ldrb	r3, [r7, #9]
 8002882:	041b      	lsls	r3, r3, #16
 8002884:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002888:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800288e:	6a3b      	ldr	r3, [r7, #32]
 8002890:	4313      	orrs	r3, r2
 8002892:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002896:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	685a      	ldr	r2, [r3, #4]
 800289e:	6a3b      	ldr	r3, [r7, #32]
 80028a0:	0d5b      	lsrs	r3, r3, #21
 80028a2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80028a6:	4b08      	ldr	r3, [pc, #32]	; (80028c8 <I2C_TransferConfig+0x60>)
 80028a8:	430b      	orrs	r3, r1
 80028aa:	43db      	mvns	r3, r3
 80028ac:	ea02 0103 	and.w	r1, r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	697a      	ldr	r2, [r7, #20]
 80028b6:	430a      	orrs	r2, r1
 80028b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80028ba:	bf00      	nop
 80028bc:	371c      	adds	r7, #28
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	03ff63ff 	.word	0x03ff63ff

080028cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b20      	cmp	r3, #32
 80028e0:	d138      	bne.n	8002954 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d101      	bne.n	80028f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80028ec:	2302      	movs	r3, #2
 80028ee:	e032      	b.n	8002956 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2224      	movs	r2, #36	; 0x24
 80028fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f022 0201 	bic.w	r2, r2, #1
 800290e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800291e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6819      	ldr	r1, [r3, #0]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	683a      	ldr	r2, [r7, #0]
 800292c:	430a      	orrs	r2, r1
 800292e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f042 0201 	orr.w	r2, r2, #1
 800293e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2220      	movs	r2, #32
 8002944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002950:	2300      	movs	r3, #0
 8002952:	e000      	b.n	8002956 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002954:	2302      	movs	r3, #2
  }
}
 8002956:	4618      	mov	r0, r3
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr

08002962 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002962:	b480      	push	{r7}
 8002964:	b085      	sub	sp, #20
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
 800296a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002972:	b2db      	uxtb	r3, r3
 8002974:	2b20      	cmp	r3, #32
 8002976:	d139      	bne.n	80029ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800297e:	2b01      	cmp	r3, #1
 8002980:	d101      	bne.n	8002986 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002982:	2302      	movs	r3, #2
 8002984:	e033      	b.n	80029ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2224      	movs	r2, #36	; 0x24
 8002992:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 0201 	bic.w	r2, r2, #1
 80029a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80029b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	021b      	lsls	r3, r3, #8
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	4313      	orrs	r3, r2
 80029be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68fa      	ldr	r2, [r7, #12]
 80029c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0201 	orr.w	r2, r2, #1
 80029d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2220      	movs	r2, #32
 80029dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80029e8:	2300      	movs	r3, #0
 80029ea:	e000      	b.n	80029ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80029ec:	2302      	movs	r3, #2
  }
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3714      	adds	r7, #20
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
	...

080029fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002a04:	2300      	movs	r3, #0
 8002a06:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e29b      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f000 8087 	beq.w	8002b2e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a20:	4b96      	ldr	r3, [pc, #600]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f003 030c 	and.w	r3, r3, #12
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d00c      	beq.n	8002a46 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a2c:	4b93      	ldr	r3, [pc, #588]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 030c 	and.w	r3, r3, #12
 8002a34:	2b08      	cmp	r3, #8
 8002a36:	d112      	bne.n	8002a5e <HAL_RCC_OscConfig+0x62>
 8002a38:	4b90      	ldr	r3, [pc, #576]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a44:	d10b      	bne.n	8002a5e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a46:	4b8d      	ldr	r3, [pc, #564]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d06c      	beq.n	8002b2c <HAL_RCC_OscConfig+0x130>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d168      	bne.n	8002b2c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e275      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a66:	d106      	bne.n	8002a76 <HAL_RCC_OscConfig+0x7a>
 8002a68:	4b84      	ldr	r3, [pc, #528]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a83      	ldr	r2, [pc, #524]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a72:	6013      	str	r3, [r2, #0]
 8002a74:	e02e      	b.n	8002ad4 <HAL_RCC_OscConfig+0xd8>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10c      	bne.n	8002a98 <HAL_RCC_OscConfig+0x9c>
 8002a7e:	4b7f      	ldr	r3, [pc, #508]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a7e      	ldr	r2, [pc, #504]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002a84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	4b7c      	ldr	r3, [pc, #496]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a7b      	ldr	r2, [pc, #492]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002a90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	e01d      	b.n	8002ad4 <HAL_RCC_OscConfig+0xd8>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002aa0:	d10c      	bne.n	8002abc <HAL_RCC_OscConfig+0xc0>
 8002aa2:	4b76      	ldr	r3, [pc, #472]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a75      	ldr	r2, [pc, #468]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002aa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aac:	6013      	str	r3, [r2, #0]
 8002aae:	4b73      	ldr	r3, [pc, #460]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a72      	ldr	r2, [pc, #456]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	e00b      	b.n	8002ad4 <HAL_RCC_OscConfig+0xd8>
 8002abc:	4b6f      	ldr	r3, [pc, #444]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a6e      	ldr	r2, [pc, #440]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002ac2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ac6:	6013      	str	r3, [r2, #0]
 8002ac8:	4b6c      	ldr	r3, [pc, #432]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a6b      	ldr	r2, [pc, #428]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002ace:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ad2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d013      	beq.n	8002b04 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002adc:	f7fe fdec 	bl	80016b8 <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ae4:	f7fe fde8 	bl	80016b8 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b64      	cmp	r3, #100	; 0x64
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e229      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002af6:	4b61      	ldr	r3, [pc, #388]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d0f0      	beq.n	8002ae4 <HAL_RCC_OscConfig+0xe8>
 8002b02:	e014      	b.n	8002b2e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b04:	f7fe fdd8 	bl	80016b8 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b0c:	f7fe fdd4 	bl	80016b8 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b64      	cmp	r3, #100	; 0x64
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e215      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b1e:	4b57      	ldr	r3, [pc, #348]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f0      	bne.n	8002b0c <HAL_RCC_OscConfig+0x110>
 8002b2a:	e000      	b.n	8002b2e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d069      	beq.n	8002c0e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b3a:	4b50      	ldr	r3, [pc, #320]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f003 030c 	and.w	r3, r3, #12
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00b      	beq.n	8002b5e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b46:	4b4d      	ldr	r3, [pc, #308]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 030c 	and.w	r3, r3, #12
 8002b4e:	2b08      	cmp	r3, #8
 8002b50:	d11c      	bne.n	8002b8c <HAL_RCC_OscConfig+0x190>
 8002b52:	4b4a      	ldr	r3, [pc, #296]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d116      	bne.n	8002b8c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b5e:	4b47      	ldr	r3, [pc, #284]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d005      	beq.n	8002b76 <HAL_RCC_OscConfig+0x17a>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d001      	beq.n	8002b76 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e1e9      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b76:	4b41      	ldr	r3, [pc, #260]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	493d      	ldr	r1, [pc, #244]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b8a:	e040      	b.n	8002c0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d023      	beq.n	8002bdc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b94:	4b39      	ldr	r3, [pc, #228]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a38      	ldr	r2, [pc, #224]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002b9a:	f043 0301 	orr.w	r3, r3, #1
 8002b9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba0:	f7fe fd8a 	bl	80016b8 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ba8:	f7fe fd86 	bl	80016b8 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e1c7      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bba:	4b30      	ldr	r3, [pc, #192]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d0f0      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc6:	4b2d      	ldr	r3, [pc, #180]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	4929      	ldr	r1, [pc, #164]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	600b      	str	r3, [r1, #0]
 8002bda:	e018      	b.n	8002c0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bdc:	4b27      	ldr	r3, [pc, #156]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a26      	ldr	r2, [pc, #152]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002be2:	f023 0301 	bic.w	r3, r3, #1
 8002be6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be8:	f7fe fd66 	bl	80016b8 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bf0:	f7fe fd62 	bl	80016b8 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e1a3      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c02:	4b1e      	ldr	r3, [pc, #120]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0308 	and.w	r3, r3, #8
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d038      	beq.n	8002c8c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d019      	beq.n	8002c56 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c22:	4b16      	ldr	r3, [pc, #88]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002c24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c26:	4a15      	ldr	r2, [pc, #84]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002c28:	f043 0301 	orr.w	r3, r3, #1
 8002c2c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c2e:	f7fe fd43 	bl	80016b8 <HAL_GetTick>
 8002c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c34:	e008      	b.n	8002c48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c36:	f7fe fd3f 	bl	80016b8 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d901      	bls.n	8002c48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e180      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c48:	4b0c      	ldr	r3, [pc, #48]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002c4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d0f0      	beq.n	8002c36 <HAL_RCC_OscConfig+0x23a>
 8002c54:	e01a      	b.n	8002c8c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c56:	4b09      	ldr	r3, [pc, #36]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002c58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c5a:	4a08      	ldr	r2, [pc, #32]	; (8002c7c <HAL_RCC_OscConfig+0x280>)
 8002c5c:	f023 0301 	bic.w	r3, r3, #1
 8002c60:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c62:	f7fe fd29 	bl	80016b8 <HAL_GetTick>
 8002c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c68:	e00a      	b.n	8002c80 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c6a:	f7fe fd25 	bl	80016b8 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d903      	bls.n	8002c80 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e166      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
 8002c7c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c80:	4b92      	ldr	r3, [pc, #584]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002c82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1ee      	bne.n	8002c6a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 80a4 	beq.w	8002de2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c9a:	4b8c      	ldr	r3, [pc, #560]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d10d      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ca6:	4b89      	ldr	r3, [pc, #548]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	4a88      	ldr	r2, [pc, #544]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002cac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cb0:	6413      	str	r3, [r2, #64]	; 0x40
 8002cb2:	4b86      	ldr	r3, [pc, #536]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cc2:	4b83      	ldr	r3, [pc, #524]	; (8002ed0 <HAL_RCC_OscConfig+0x4d4>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d118      	bne.n	8002d00 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002cce:	4b80      	ldr	r3, [pc, #512]	; (8002ed0 <HAL_RCC_OscConfig+0x4d4>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a7f      	ldr	r2, [pc, #508]	; (8002ed0 <HAL_RCC_OscConfig+0x4d4>)
 8002cd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cda:	f7fe fced 	bl	80016b8 <HAL_GetTick>
 8002cde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ce0:	e008      	b.n	8002cf4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce2:	f7fe fce9 	bl	80016b8 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b64      	cmp	r3, #100	; 0x64
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e12a      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cf4:	4b76      	ldr	r3, [pc, #472]	; (8002ed0 <HAL_RCC_OscConfig+0x4d4>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d0f0      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d106      	bne.n	8002d16 <HAL_RCC_OscConfig+0x31a>
 8002d08:	4b70      	ldr	r3, [pc, #448]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d0c:	4a6f      	ldr	r2, [pc, #444]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d0e:	f043 0301 	orr.w	r3, r3, #1
 8002d12:	6713      	str	r3, [r2, #112]	; 0x70
 8002d14:	e02d      	b.n	8002d72 <HAL_RCC_OscConfig+0x376>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10c      	bne.n	8002d38 <HAL_RCC_OscConfig+0x33c>
 8002d1e:	4b6b      	ldr	r3, [pc, #428]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d22:	4a6a      	ldr	r2, [pc, #424]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d24:	f023 0301 	bic.w	r3, r3, #1
 8002d28:	6713      	str	r3, [r2, #112]	; 0x70
 8002d2a:	4b68      	ldr	r3, [pc, #416]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d2e:	4a67      	ldr	r2, [pc, #412]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d30:	f023 0304 	bic.w	r3, r3, #4
 8002d34:	6713      	str	r3, [r2, #112]	; 0x70
 8002d36:	e01c      	b.n	8002d72 <HAL_RCC_OscConfig+0x376>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	2b05      	cmp	r3, #5
 8002d3e:	d10c      	bne.n	8002d5a <HAL_RCC_OscConfig+0x35e>
 8002d40:	4b62      	ldr	r3, [pc, #392]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d44:	4a61      	ldr	r2, [pc, #388]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d46:	f043 0304 	orr.w	r3, r3, #4
 8002d4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d4c:	4b5f      	ldr	r3, [pc, #380]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d50:	4a5e      	ldr	r2, [pc, #376]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	6713      	str	r3, [r2, #112]	; 0x70
 8002d58:	e00b      	b.n	8002d72 <HAL_RCC_OscConfig+0x376>
 8002d5a:	4b5c      	ldr	r3, [pc, #368]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d5e:	4a5b      	ldr	r2, [pc, #364]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d60:	f023 0301 	bic.w	r3, r3, #1
 8002d64:	6713      	str	r3, [r2, #112]	; 0x70
 8002d66:	4b59      	ldr	r3, [pc, #356]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6a:	4a58      	ldr	r2, [pc, #352]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d6c:	f023 0304 	bic.w	r3, r3, #4
 8002d70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d015      	beq.n	8002da6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d7a:	f7fe fc9d 	bl	80016b8 <HAL_GetTick>
 8002d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d80:	e00a      	b.n	8002d98 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d82:	f7fe fc99 	bl	80016b8 <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e0d8      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d98:	4b4c      	ldr	r3, [pc, #304]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0ee      	beq.n	8002d82 <HAL_RCC_OscConfig+0x386>
 8002da4:	e014      	b.n	8002dd0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da6:	f7fe fc87 	bl	80016b8 <HAL_GetTick>
 8002daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dac:	e00a      	b.n	8002dc4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dae:	f7fe fc83 	bl	80016b8 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e0c2      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dc4:	4b41      	ldr	r3, [pc, #260]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1ee      	bne.n	8002dae <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002dd0:	7dfb      	ldrb	r3, [r7, #23]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d105      	bne.n	8002de2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd6:	4b3d      	ldr	r3, [pc, #244]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	4a3c      	ldr	r2, [pc, #240]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002ddc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002de0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 80ae 	beq.w	8002f48 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dec:	4b37      	ldr	r3, [pc, #220]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 030c 	and.w	r3, r3, #12
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d06d      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d14b      	bne.n	8002e98 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e00:	4b32      	ldr	r3, [pc, #200]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a31      	ldr	r2, [pc, #196]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002e06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e0c:	f7fe fc54 	bl	80016b8 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e14:	f7fe fc50 	bl	80016b8 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e091      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e26:	4b29      	ldr	r3, [pc, #164]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1f0      	bne.n	8002e14 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	69da      	ldr	r2, [r3, #28]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e40:	019b      	lsls	r3, r3, #6
 8002e42:	431a      	orrs	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e48:	085b      	lsrs	r3, r3, #1
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	041b      	lsls	r3, r3, #16
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e54:	061b      	lsls	r3, r3, #24
 8002e56:	431a      	orrs	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5c:	071b      	lsls	r3, r3, #28
 8002e5e:	491b      	ldr	r1, [pc, #108]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e64:	4b19      	ldr	r3, [pc, #100]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a18      	ldr	r2, [pc, #96]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002e6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e70:	f7fe fc22 	bl	80016b8 <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e78:	f7fe fc1e 	bl	80016b8 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e05f      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e8a:	4b10      	ldr	r3, [pc, #64]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0f0      	beq.n	8002e78 <HAL_RCC_OscConfig+0x47c>
 8002e96:	e057      	b.n	8002f48 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e98:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a0b      	ldr	r2, [pc, #44]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002e9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ea2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea4:	f7fe fc08 	bl	80016b8 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eaa:	e008      	b.n	8002ebe <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eac:	f7fe fc04 	bl	80016b8 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e045      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ebe:	4b03      	ldr	r3, [pc, #12]	; (8002ecc <HAL_RCC_OscConfig+0x4d0>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1f0      	bne.n	8002eac <HAL_RCC_OscConfig+0x4b0>
 8002eca:	e03d      	b.n	8002f48 <HAL_RCC_OscConfig+0x54c>
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002ed4:	4b1f      	ldr	r3, [pc, #124]	; (8002f54 <HAL_RCC_OscConfig+0x558>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d030      	beq.n	8002f44 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d129      	bne.n	8002f44 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d122      	bne.n	8002f44 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002efe:	68fa      	ldr	r2, [r7, #12]
 8002f00:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f04:	4013      	ands	r3, r2
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f0a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d119      	bne.n	8002f44 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f1a:	085b      	lsrs	r3, r3, #1
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d10f      	bne.n	8002f44 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d107      	bne.n	8002f44 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d001      	beq.n	8002f48 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e000      	b.n	8002f4a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3718      	adds	r7, #24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	40023800 	.word	0x40023800

08002f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f62:	2300      	movs	r3, #0
 8002f64:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e0d0      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f70:	4b6a      	ldr	r3, [pc, #424]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 030f 	and.w	r3, r3, #15
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d910      	bls.n	8002fa0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f7e:	4b67      	ldr	r3, [pc, #412]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f023 020f 	bic.w	r2, r3, #15
 8002f86:	4965      	ldr	r1, [pc, #404]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f8e:	4b63      	ldr	r3, [pc, #396]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 030f 	and.w	r3, r3, #15
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d001      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e0b8      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d020      	beq.n	8002fee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d005      	beq.n	8002fc4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fb8:	4b59      	ldr	r3, [pc, #356]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	4a58      	ldr	r2, [pc, #352]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 8002fbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002fc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0308 	and.w	r3, r3, #8
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d005      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fd0:	4b53      	ldr	r3, [pc, #332]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	4a52      	ldr	r2, [pc, #328]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 8002fd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002fda:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fdc:	4b50      	ldr	r3, [pc, #320]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	494d      	ldr	r1, [pc, #308]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d040      	beq.n	800307c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d107      	bne.n	8003012 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003002:	4b47      	ldr	r3, [pc, #284]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d115      	bne.n	800303a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e07f      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b02      	cmp	r3, #2
 8003018:	d107      	bne.n	800302a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800301a:	4b41      	ldr	r3, [pc, #260]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d109      	bne.n	800303a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e073      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800302a:	4b3d      	ldr	r3, [pc, #244]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d101      	bne.n	800303a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e06b      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800303a:	4b39      	ldr	r3, [pc, #228]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f023 0203 	bic.w	r2, r3, #3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	4936      	ldr	r1, [pc, #216]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 8003048:	4313      	orrs	r3, r2
 800304a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800304c:	f7fe fb34 	bl	80016b8 <HAL_GetTick>
 8003050:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003052:	e00a      	b.n	800306a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003054:	f7fe fb30 	bl	80016b8 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003062:	4293      	cmp	r3, r2
 8003064:	d901      	bls.n	800306a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e053      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800306a:	4b2d      	ldr	r3, [pc, #180]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f003 020c 	and.w	r2, r3, #12
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	429a      	cmp	r2, r3
 800307a:	d1eb      	bne.n	8003054 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800307c:	4b27      	ldr	r3, [pc, #156]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 030f 	and.w	r3, r3, #15
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	429a      	cmp	r2, r3
 8003088:	d210      	bcs.n	80030ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800308a:	4b24      	ldr	r3, [pc, #144]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f023 020f 	bic.w	r2, r3, #15
 8003092:	4922      	ldr	r1, [pc, #136]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	4313      	orrs	r3, r2
 8003098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800309a:	4b20      	ldr	r3, [pc, #128]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d001      	beq.n	80030ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e032      	b.n	8003112 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d008      	beq.n	80030ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030b8:	4b19      	ldr	r3, [pc, #100]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	4916      	ldr	r1, [pc, #88]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0308 	and.w	r3, r3, #8
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d009      	beq.n	80030ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030d6:	4b12      	ldr	r3, [pc, #72]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	691b      	ldr	r3, [r3, #16]
 80030e2:	00db      	lsls	r3, r3, #3
 80030e4:	490e      	ldr	r1, [pc, #56]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030ea:	f000 f821 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 80030ee:	4602      	mov	r2, r0
 80030f0:	4b0b      	ldr	r3, [pc, #44]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	091b      	lsrs	r3, r3, #4
 80030f6:	f003 030f 	and.w	r3, r3, #15
 80030fa:	490a      	ldr	r1, [pc, #40]	; (8003124 <HAL_RCC_ClockConfig+0x1cc>)
 80030fc:	5ccb      	ldrb	r3, [r1, r3]
 80030fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003102:	4a09      	ldr	r2, [pc, #36]	; (8003128 <HAL_RCC_ClockConfig+0x1d0>)
 8003104:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003106:	4b09      	ldr	r3, [pc, #36]	; (800312c <HAL_RCC_ClockConfig+0x1d4>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4618      	mov	r0, r3
 800310c:	f7fe fa90 	bl	8001630 <HAL_InitTick>

  return HAL_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40023c00 	.word	0x40023c00
 8003120:	40023800 	.word	0x40023800
 8003124:	080061b8 	.word	0x080061b8
 8003128:	20000000 	.word	0x20000000
 800312c:	20000004 	.word	0x20000004

08003130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003134:	b090      	sub	sp, #64	; 0x40
 8003136:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003138:	2300      	movs	r3, #0
 800313a:	637b      	str	r3, [r7, #52]	; 0x34
 800313c:	2300      	movs	r3, #0
 800313e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003140:	2300      	movs	r3, #0
 8003142:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8003144:	2300      	movs	r3, #0
 8003146:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003148:	4b59      	ldr	r3, [pc, #356]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f003 030c 	and.w	r3, r3, #12
 8003150:	2b08      	cmp	r3, #8
 8003152:	d00d      	beq.n	8003170 <HAL_RCC_GetSysClockFreq+0x40>
 8003154:	2b08      	cmp	r3, #8
 8003156:	f200 80a1 	bhi.w	800329c <HAL_RCC_GetSysClockFreq+0x16c>
 800315a:	2b00      	cmp	r3, #0
 800315c:	d002      	beq.n	8003164 <HAL_RCC_GetSysClockFreq+0x34>
 800315e:	2b04      	cmp	r3, #4
 8003160:	d003      	beq.n	800316a <HAL_RCC_GetSysClockFreq+0x3a>
 8003162:	e09b      	b.n	800329c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003164:	4b53      	ldr	r3, [pc, #332]	; (80032b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003166:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003168:	e09b      	b.n	80032a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800316a:	4b53      	ldr	r3, [pc, #332]	; (80032b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800316c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800316e:	e098      	b.n	80032a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003170:	4b4f      	ldr	r3, [pc, #316]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003178:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800317a:	4b4d      	ldr	r3, [pc, #308]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d028      	beq.n	80031d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003186:	4b4a      	ldr	r3, [pc, #296]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	099b      	lsrs	r3, r3, #6
 800318c:	2200      	movs	r2, #0
 800318e:	623b      	str	r3, [r7, #32]
 8003190:	627a      	str	r2, [r7, #36]	; 0x24
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003198:	2100      	movs	r1, #0
 800319a:	4b47      	ldr	r3, [pc, #284]	; (80032b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800319c:	fb03 f201 	mul.w	r2, r3, r1
 80031a0:	2300      	movs	r3, #0
 80031a2:	fb00 f303 	mul.w	r3, r0, r3
 80031a6:	4413      	add	r3, r2
 80031a8:	4a43      	ldr	r2, [pc, #268]	; (80032b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80031aa:	fba0 1202 	umull	r1, r2, r0, r2
 80031ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80031b0:	460a      	mov	r2, r1
 80031b2:	62ba      	str	r2, [r7, #40]	; 0x28
 80031b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031b6:	4413      	add	r3, r2
 80031b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031bc:	2200      	movs	r2, #0
 80031be:	61bb      	str	r3, [r7, #24]
 80031c0:	61fa      	str	r2, [r7, #28]
 80031c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80031ca:	f7fd f889 	bl	80002e0 <__aeabi_uldivmod>
 80031ce:	4602      	mov	r2, r0
 80031d0:	460b      	mov	r3, r1
 80031d2:	4613      	mov	r3, r2
 80031d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031d6:	e053      	b.n	8003280 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031d8:	4b35      	ldr	r3, [pc, #212]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	099b      	lsrs	r3, r3, #6
 80031de:	2200      	movs	r2, #0
 80031e0:	613b      	str	r3, [r7, #16]
 80031e2:	617a      	str	r2, [r7, #20]
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80031ea:	f04f 0b00 	mov.w	fp, #0
 80031ee:	4652      	mov	r2, sl
 80031f0:	465b      	mov	r3, fp
 80031f2:	f04f 0000 	mov.w	r0, #0
 80031f6:	f04f 0100 	mov.w	r1, #0
 80031fa:	0159      	lsls	r1, r3, #5
 80031fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003200:	0150      	lsls	r0, r2, #5
 8003202:	4602      	mov	r2, r0
 8003204:	460b      	mov	r3, r1
 8003206:	ebb2 080a 	subs.w	r8, r2, sl
 800320a:	eb63 090b 	sbc.w	r9, r3, fp
 800320e:	f04f 0200 	mov.w	r2, #0
 8003212:	f04f 0300 	mov.w	r3, #0
 8003216:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800321a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800321e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003222:	ebb2 0408 	subs.w	r4, r2, r8
 8003226:	eb63 0509 	sbc.w	r5, r3, r9
 800322a:	f04f 0200 	mov.w	r2, #0
 800322e:	f04f 0300 	mov.w	r3, #0
 8003232:	00eb      	lsls	r3, r5, #3
 8003234:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003238:	00e2      	lsls	r2, r4, #3
 800323a:	4614      	mov	r4, r2
 800323c:	461d      	mov	r5, r3
 800323e:	eb14 030a 	adds.w	r3, r4, sl
 8003242:	603b      	str	r3, [r7, #0]
 8003244:	eb45 030b 	adc.w	r3, r5, fp
 8003248:	607b      	str	r3, [r7, #4]
 800324a:	f04f 0200 	mov.w	r2, #0
 800324e:	f04f 0300 	mov.w	r3, #0
 8003252:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003256:	4629      	mov	r1, r5
 8003258:	028b      	lsls	r3, r1, #10
 800325a:	4621      	mov	r1, r4
 800325c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003260:	4621      	mov	r1, r4
 8003262:	028a      	lsls	r2, r1, #10
 8003264:	4610      	mov	r0, r2
 8003266:	4619      	mov	r1, r3
 8003268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800326a:	2200      	movs	r2, #0
 800326c:	60bb      	str	r3, [r7, #8]
 800326e:	60fa      	str	r2, [r7, #12]
 8003270:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003274:	f7fd f834 	bl	80002e0 <__aeabi_uldivmod>
 8003278:	4602      	mov	r2, r0
 800327a:	460b      	mov	r3, r1
 800327c:	4613      	mov	r3, r2
 800327e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003280:	4b0b      	ldr	r3, [pc, #44]	; (80032b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	0c1b      	lsrs	r3, r3, #16
 8003286:	f003 0303 	and.w	r3, r3, #3
 800328a:	3301      	adds	r3, #1
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8003290:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003294:	fbb2 f3f3 	udiv	r3, r2, r3
 8003298:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800329a:	e002      	b.n	80032a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800329c:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800329e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80032a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3740      	adds	r7, #64	; 0x40
 80032a8:	46bd      	mov	sp, r7
 80032aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032ae:	bf00      	nop
 80032b0:	40023800 	.word	0x40023800
 80032b4:	00f42400 	.word	0x00f42400
 80032b8:	017d7840 	.word	0x017d7840

080032bc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032c0:	4b03      	ldr	r3, [pc, #12]	; (80032d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80032c2:	681b      	ldr	r3, [r3, #0]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	20000000 	.word	0x20000000

080032d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032d8:	f7ff fff0 	bl	80032bc <HAL_RCC_GetHCLKFreq>
 80032dc:	4602      	mov	r2, r0
 80032de:	4b05      	ldr	r3, [pc, #20]	; (80032f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	0a9b      	lsrs	r3, r3, #10
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	4903      	ldr	r1, [pc, #12]	; (80032f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032ea:	5ccb      	ldrb	r3, [r1, r3]
 80032ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	40023800 	.word	0x40023800
 80032f8:	080061c8 	.word	0x080061c8

080032fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003300:	f7ff ffdc 	bl	80032bc <HAL_RCC_GetHCLKFreq>
 8003304:	4602      	mov	r2, r0
 8003306:	4b05      	ldr	r3, [pc, #20]	; (800331c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	0b5b      	lsrs	r3, r3, #13
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	4903      	ldr	r1, [pc, #12]	; (8003320 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003312:	5ccb      	ldrb	r3, [r1, r3]
 8003314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003318:	4618      	mov	r0, r3
 800331a:	bd80      	pop	{r7, pc}
 800331c:	40023800 	.word	0x40023800
 8003320:	080061c8 	.word	0x080061c8

08003324 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800332c:	2300      	movs	r3, #0
 800332e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003330:	2300      	movs	r3, #0
 8003332:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003334:	2300      	movs	r3, #0
 8003336:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003338:	2300      	movs	r3, #0
 800333a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800333c:	2300      	movs	r3, #0
 800333e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0301 	and.w	r3, r3, #1
 8003348:	2b00      	cmp	r3, #0
 800334a:	d012      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800334c:	4b69      	ldr	r3, [pc, #420]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	4a68      	ldr	r2, [pc, #416]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003352:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003356:	6093      	str	r3, [r2, #8]
 8003358:	4b66      	ldr	r3, [pc, #408]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800335a:	689a      	ldr	r2, [r3, #8]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003360:	4964      	ldr	r1, [pc, #400]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003362:	4313      	orrs	r3, r2
 8003364:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800336e:	2301      	movs	r3, #1
 8003370:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d017      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800337e:	4b5d      	ldr	r3, [pc, #372]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003380:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003384:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800338c:	4959      	ldr	r1, [pc, #356]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800338e:	4313      	orrs	r3, r2
 8003390:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003398:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800339c:	d101      	bne.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800339e:	2301      	movs	r3, #1
 80033a0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80033aa:	2301      	movs	r3, #1
 80033ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d017      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80033ba:	4b4e      	ldr	r3, [pc, #312]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033c0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c8:	494a      	ldr	r1, [pc, #296]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033d8:	d101      	bne.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80033da:	2301      	movs	r3, #1
 80033dc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80033e6:	2301      	movs	r3, #1
 80033e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80033f6:	2301      	movs	r3, #1
 80033f8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0320 	and.w	r3, r3, #32
 8003402:	2b00      	cmp	r3, #0
 8003404:	f000 808b 	beq.w	800351e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003408:	4b3a      	ldr	r3, [pc, #232]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340c:	4a39      	ldr	r2, [pc, #228]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003412:	6413      	str	r3, [r2, #64]	; 0x40
 8003414:	4b37      	ldr	r3, [pc, #220]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800341c:	60bb      	str	r3, [r7, #8]
 800341e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003420:	4b35      	ldr	r3, [pc, #212]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a34      	ldr	r2, [pc, #208]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003426:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800342a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800342c:	f7fe f944 	bl	80016b8 <HAL_GetTick>
 8003430:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003432:	e008      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003434:	f7fe f940 	bl	80016b8 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b64      	cmp	r3, #100	; 0x64
 8003440:	d901      	bls.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e38f      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003446:	4b2c      	ldr	r3, [pc, #176]	; (80034f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0f0      	beq.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003452:	4b28      	ldr	r3, [pc, #160]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003456:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800345a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d035      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003466:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	429a      	cmp	r2, r3
 800346e:	d02e      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003470:	4b20      	ldr	r3, [pc, #128]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003472:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003474:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003478:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800347a:	4b1e      	ldr	r3, [pc, #120]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800347c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347e:	4a1d      	ldr	r2, [pc, #116]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003484:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003486:	4b1b      	ldr	r3, [pc, #108]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800348a:	4a1a      	ldr	r2, [pc, #104]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800348c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003490:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003492:	4a18      	ldr	r2, [pc, #96]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003498:	4b16      	ldr	r3, [pc, #88]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800349a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d114      	bne.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a4:	f7fe f908 	bl	80016b8 <HAL_GetTick>
 80034a8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034aa:	e00a      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034ac:	f7fe f904 	bl	80016b8 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d901      	bls.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e351      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034c2:	4b0c      	ldr	r3, [pc, #48]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d0ee      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034da:	d111      	bne.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80034dc:	4b05      	ldr	r3, [pc, #20]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034e8:	4b04      	ldr	r3, [pc, #16]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80034ea:	400b      	ands	r3, r1
 80034ec:	4901      	ldr	r1, [pc, #4]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	608b      	str	r3, [r1, #8]
 80034f2:	e00b      	b.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80034f4:	40023800 	.word	0x40023800
 80034f8:	40007000 	.word	0x40007000
 80034fc:	0ffffcff 	.word	0x0ffffcff
 8003500:	4bac      	ldr	r3, [pc, #688]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	4aab      	ldr	r2, [pc, #684]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003506:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800350a:	6093      	str	r3, [r2, #8]
 800350c:	4ba9      	ldr	r3, [pc, #676]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800350e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003514:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003518:	49a6      	ldr	r1, [pc, #664]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800351a:	4313      	orrs	r3, r2
 800351c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0310 	and.w	r3, r3, #16
 8003526:	2b00      	cmp	r3, #0
 8003528:	d010      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800352a:	4ba2      	ldr	r3, [pc, #648]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800352c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003530:	4aa0      	ldr	r2, [pc, #640]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003532:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003536:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800353a:	4b9e      	ldr	r3, [pc, #632]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800353c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003544:	499b      	ldr	r1, [pc, #620]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003546:	4313      	orrs	r3, r2
 8003548:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00a      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003558:	4b96      	ldr	r3, [pc, #600]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800355a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800355e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003566:	4993      	ldr	r1, [pc, #588]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003568:	4313      	orrs	r3, r2
 800356a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d00a      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800357a:	4b8e      	ldr	r3, [pc, #568]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800357c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003580:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003588:	498a      	ldr	r1, [pc, #552]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800358a:	4313      	orrs	r3, r2
 800358c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00a      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800359c:	4b85      	ldr	r3, [pc, #532]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800359e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035aa:	4982      	ldr	r1, [pc, #520]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d00a      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035be:	4b7d      	ldr	r3, [pc, #500]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035c4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035cc:	4979      	ldr	r1, [pc, #484]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d00a      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035e0:	4b74      	ldr	r3, [pc, #464]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e6:	f023 0203 	bic.w	r2, r3, #3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ee:	4971      	ldr	r1, [pc, #452]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00a      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003602:	4b6c      	ldr	r3, [pc, #432]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003608:	f023 020c 	bic.w	r2, r3, #12
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003610:	4968      	ldr	r1, [pc, #416]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003612:	4313      	orrs	r3, r2
 8003614:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003620:	2b00      	cmp	r3, #0
 8003622:	d00a      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003624:	4b63      	ldr	r3, [pc, #396]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800362a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003632:	4960      	ldr	r1, [pc, #384]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003634:	4313      	orrs	r3, r2
 8003636:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00a      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003646:	4b5b      	ldr	r3, [pc, #364]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800364c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003654:	4957      	ldr	r1, [pc, #348]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003656:	4313      	orrs	r3, r2
 8003658:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00a      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003668:	4b52      	ldr	r3, [pc, #328]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800366e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003676:	494f      	ldr	r1, [pc, #316]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003678:	4313      	orrs	r3, r2
 800367a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00a      	beq.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800368a:	4b4a      	ldr	r3, [pc, #296]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800368c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003690:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003698:	4946      	ldr	r1, [pc, #280]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800369a:	4313      	orrs	r3, r2
 800369c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00a      	beq.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80036ac:	4b41      	ldr	r3, [pc, #260]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ba:	493e      	ldr	r1, [pc, #248]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00a      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80036ce:	4b39      	ldr	r3, [pc, #228]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036dc:	4935      	ldr	r1, [pc, #212]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036de:	4313      	orrs	r3, r2
 80036e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00a      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80036f0:	4b30      	ldr	r3, [pc, #192]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036fe:	492d      	ldr	r1, [pc, #180]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003700:	4313      	orrs	r3, r2
 8003702:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d011      	beq.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003712:	4b28      	ldr	r3, [pc, #160]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003718:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003720:	4924      	ldr	r1, [pc, #144]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003722:	4313      	orrs	r3, r2
 8003724:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800372c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003730:	d101      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003732:	2301      	movs	r3, #1
 8003734:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003742:	2301      	movs	r3, #1
 8003744:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00a      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003752:	4b18      	ldr	r3, [pc, #96]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003754:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003758:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003760:	4914      	ldr	r1, [pc, #80]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003762:	4313      	orrs	r3, r2
 8003764:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00b      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003774:	4b0f      	ldr	r3, [pc, #60]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800377a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003784:	490b      	ldr	r1, [pc, #44]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003786:	4313      	orrs	r3, r2
 8003788:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00f      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003798:	4b06      	ldr	r3, [pc, #24]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800379a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800379e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037a8:	4902      	ldr	r1, [pc, #8]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80037b0:	e002      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80037b2:	bf00      	nop
 80037b4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00b      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80037c4:	4b8a      	ldr	r3, [pc, #552]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037ca:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037d4:	4986      	ldr	r1, [pc, #536]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00b      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80037e8:	4b81      	ldr	r3, [pc, #516]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037ee:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037f8:	497d      	ldr	r1, [pc, #500]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d006      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	f000 80d6 	beq.w	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003814:	4b76      	ldr	r3, [pc, #472]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a75      	ldr	r2, [pc, #468]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800381a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800381e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003820:	f7fd ff4a 	bl	80016b8 <HAL_GetTick>
 8003824:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003826:	e008      	b.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003828:	f7fd ff46 	bl	80016b8 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b64      	cmp	r3, #100	; 0x64
 8003834:	d901      	bls.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e195      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800383a:	4b6d      	ldr	r3, [pc, #436]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d1f0      	bne.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b00      	cmp	r3, #0
 8003850:	d021      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003856:	2b00      	cmp	r3, #0
 8003858:	d11d      	bne.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800385a:	4b65      	ldr	r3, [pc, #404]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800385c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003860:	0c1b      	lsrs	r3, r3, #16
 8003862:	f003 0303 	and.w	r3, r3, #3
 8003866:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003868:	4b61      	ldr	r3, [pc, #388]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800386a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800386e:	0e1b      	lsrs	r3, r3, #24
 8003870:	f003 030f 	and.w	r3, r3, #15
 8003874:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	019a      	lsls	r2, r3, #6
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	041b      	lsls	r3, r3, #16
 8003880:	431a      	orrs	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	061b      	lsls	r3, r3, #24
 8003886:	431a      	orrs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	071b      	lsls	r3, r3, #28
 800388e:	4958      	ldr	r1, [pc, #352]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003890:	4313      	orrs	r3, r2
 8003892:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d004      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x588>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038aa:	d00a      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d02e      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038c0:	d129      	bne.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80038c2:	4b4b      	ldr	r3, [pc, #300]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038c8:	0c1b      	lsrs	r3, r3, #16
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80038d0:	4b47      	ldr	r3, [pc, #284]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038d6:	0f1b      	lsrs	r3, r3, #28
 80038d8:	f003 0307 	and.w	r3, r3, #7
 80038dc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	019a      	lsls	r2, r3, #6
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	041b      	lsls	r3, r3, #16
 80038e8:	431a      	orrs	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	061b      	lsls	r3, r3, #24
 80038f0:	431a      	orrs	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	071b      	lsls	r3, r3, #28
 80038f6:	493e      	ldr	r1, [pc, #248]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80038fe:	4b3c      	ldr	r3, [pc, #240]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003900:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003904:	f023 021f 	bic.w	r2, r3, #31
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390c:	3b01      	subs	r3, #1
 800390e:	4938      	ldr	r1, [pc, #224]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003910:	4313      	orrs	r3, r2
 8003912:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d01d      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003922:	4b33      	ldr	r3, [pc, #204]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003924:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003928:	0e1b      	lsrs	r3, r3, #24
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003930:	4b2f      	ldr	r3, [pc, #188]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003932:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003936:	0f1b      	lsrs	r3, r3, #28
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	019a      	lsls	r2, r3, #6
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	041b      	lsls	r3, r3, #16
 800394a:	431a      	orrs	r2, r3
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	061b      	lsls	r3, r3, #24
 8003950:	431a      	orrs	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	071b      	lsls	r3, r3, #28
 8003956:	4926      	ldr	r1, [pc, #152]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003958:	4313      	orrs	r3, r2
 800395a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d011      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	019a      	lsls	r2, r3, #6
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	041b      	lsls	r3, r3, #16
 8003976:	431a      	orrs	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	061b      	lsls	r3, r3, #24
 800397e:	431a      	orrs	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	071b      	lsls	r3, r3, #28
 8003986:	491a      	ldr	r1, [pc, #104]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003988:	4313      	orrs	r3, r2
 800398a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800398e:	4b18      	ldr	r3, [pc, #96]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a17      	ldr	r2, [pc, #92]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003994:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003998:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800399a:	f7fd fe8d 	bl	80016b8 <HAL_GetTick>
 800399e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039a0:	e008      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80039a2:	f7fd fe89 	bl	80016b8 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b64      	cmp	r3, #100	; 0x64
 80039ae:	d901      	bls.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e0d8      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039b4:	4b0e      	ldr	r3, [pc, #56]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0f0      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	f040 80ce 	bne.w	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80039c8:	4b09      	ldr	r3, [pc, #36]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a08      	ldr	r2, [pc, #32]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039d4:	f7fd fe70 	bl	80016b8 <HAL_GetTick>
 80039d8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80039da:	e00b      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80039dc:	f7fd fe6c 	bl	80016b8 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b64      	cmp	r3, #100	; 0x64
 80039e8:	d904      	bls.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e0bb      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80039ee:	bf00      	nop
 80039f0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80039f4:	4b5e      	ldr	r3, [pc, #376]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a00:	d0ec      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d003      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d009      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d02e      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d12a      	bne.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003a2a:	4b51      	ldr	r3, [pc, #324]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a30:	0c1b      	lsrs	r3, r3, #16
 8003a32:	f003 0303 	and.w	r3, r3, #3
 8003a36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a38:	4b4d      	ldr	r3, [pc, #308]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3e:	0f1b      	lsrs	r3, r3, #28
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	019a      	lsls	r2, r3, #6
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	041b      	lsls	r3, r3, #16
 8003a50:	431a      	orrs	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	061b      	lsls	r3, r3, #24
 8003a58:	431a      	orrs	r2, r3
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	071b      	lsls	r3, r3, #28
 8003a5e:	4944      	ldr	r1, [pc, #272]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003a66:	4b42      	ldr	r3, [pc, #264]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a6c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a74:	3b01      	subs	r3, #1
 8003a76:	021b      	lsls	r3, r3, #8
 8003a78:	493d      	ldr	r1, [pc, #244]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d022      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a94:	d11d      	bne.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a96:	4b36      	ldr	r3, [pc, #216]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9c:	0e1b      	lsrs	r3, r3, #24
 8003a9e:	f003 030f 	and.w	r3, r3, #15
 8003aa2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003aa4:	4b32      	ldr	r3, [pc, #200]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aaa:	0f1b      	lsrs	r3, r3, #28
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	019a      	lsls	r2, r3, #6
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	041b      	lsls	r3, r3, #16
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	061b      	lsls	r3, r3, #24
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	071b      	lsls	r3, r3, #28
 8003aca:	4929      	ldr	r1, [pc, #164]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d028      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ade:	4b24      	ldr	r3, [pc, #144]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae4:	0e1b      	lsrs	r3, r3, #24
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003aec:	4b20      	ldr	r3, [pc, #128]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af2:	0c1b      	lsrs	r3, r3, #16
 8003af4:	f003 0303 	and.w	r3, r3, #3
 8003af8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	019a      	lsls	r2, r3, #6
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	041b      	lsls	r3, r3, #16
 8003b04:	431a      	orrs	r2, r3
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	061b      	lsls	r3, r3, #24
 8003b0a:	431a      	orrs	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	69db      	ldr	r3, [r3, #28]
 8003b10:	071b      	lsls	r3, r3, #28
 8003b12:	4917      	ldr	r1, [pc, #92]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003b1a:	4b15      	ldr	r3, [pc, #84]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b28:	4911      	ldr	r1, [pc, #68]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003b30:	4b0f      	ldr	r3, [pc, #60]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a0e      	ldr	r2, [pc, #56]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b3c:	f7fd fdbc 	bl	80016b8 <HAL_GetTick>
 8003b40:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b42:	e008      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b44:	f7fd fdb8 	bl	80016b8 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b64      	cmp	r3, #100	; 0x64
 8003b50:	d901      	bls.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e007      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b56:	4b06      	ldr	r3, [pc, #24]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b62:	d1ef      	bne.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3720      	adds	r7, #32
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	40023800 	.word	0x40023800

08003b74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e049      	b.n	8003c1a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d106      	bne.n	8003ba0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7fd fbd6 	bl	800134c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	3304      	adds	r3, #4
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	4610      	mov	r0, r2
 8003bb4:	f000 f94a 	bl	8003e4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
	...

08003c24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c30:	2300      	movs	r3, #0
 8003c32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d101      	bne.n	8003c42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003c3e:	2302      	movs	r3, #2
 8003c40:	e0ff      	b.n	8003e42 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b14      	cmp	r3, #20
 8003c4e:	f200 80f0 	bhi.w	8003e32 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003c52:	a201      	add	r2, pc, #4	; (adr r2, 8003c58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c58:	08003cad 	.word	0x08003cad
 8003c5c:	08003e33 	.word	0x08003e33
 8003c60:	08003e33 	.word	0x08003e33
 8003c64:	08003e33 	.word	0x08003e33
 8003c68:	08003ced 	.word	0x08003ced
 8003c6c:	08003e33 	.word	0x08003e33
 8003c70:	08003e33 	.word	0x08003e33
 8003c74:	08003e33 	.word	0x08003e33
 8003c78:	08003d2f 	.word	0x08003d2f
 8003c7c:	08003e33 	.word	0x08003e33
 8003c80:	08003e33 	.word	0x08003e33
 8003c84:	08003e33 	.word	0x08003e33
 8003c88:	08003d6f 	.word	0x08003d6f
 8003c8c:	08003e33 	.word	0x08003e33
 8003c90:	08003e33 	.word	0x08003e33
 8003c94:	08003e33 	.word	0x08003e33
 8003c98:	08003db1 	.word	0x08003db1
 8003c9c:	08003e33 	.word	0x08003e33
 8003ca0:	08003e33 	.word	0x08003e33
 8003ca4:	08003e33 	.word	0x08003e33
 8003ca8:	08003df1 	.word	0x08003df1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68b9      	ldr	r1, [r7, #8]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f000 f96a 	bl	8003f8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	699a      	ldr	r2, [r3, #24]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f042 0208 	orr.w	r2, r2, #8
 8003cc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	699a      	ldr	r2, [r3, #24]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 0204 	bic.w	r2, r2, #4
 8003cd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6999      	ldr	r1, [r3, #24]
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	691a      	ldr	r2, [r3, #16]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	619a      	str	r2, [r3, #24]
      break;
 8003cea:	e0a5      	b.n	8003e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68b9      	ldr	r1, [r7, #8]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f000 f9bc 	bl	8004070 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	699a      	ldr	r2, [r3, #24]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	699a      	ldr	r2, [r3, #24]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6999      	ldr	r1, [r3, #24]
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	021a      	lsls	r2, r3, #8
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	619a      	str	r2, [r3, #24]
      break;
 8003d2c:	e084      	b.n	8003e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	68b9      	ldr	r1, [r7, #8]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f000 fa13 	bl	8004160 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	69da      	ldr	r2, [r3, #28]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f042 0208 	orr.w	r2, r2, #8
 8003d48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	69da      	ldr	r2, [r3, #28]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0204 	bic.w	r2, r2, #4
 8003d58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	69d9      	ldr	r1, [r3, #28]
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	691a      	ldr	r2, [r3, #16]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	61da      	str	r2, [r3, #28]
      break;
 8003d6c:	e064      	b.n	8003e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68b9      	ldr	r1, [r7, #8]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 fa69 	bl	800424c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	69da      	ldr	r2, [r3, #28]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	69da      	ldr	r2, [r3, #28]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	69d9      	ldr	r1, [r3, #28]
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	021a      	lsls	r2, r3, #8
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	430a      	orrs	r2, r1
 8003dac:	61da      	str	r2, [r3, #28]
      break;
 8003dae:	e043      	b.n	8003e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68b9      	ldr	r1, [r7, #8]
 8003db6:	4618      	mov	r0, r3
 8003db8:	f000 faa0 	bl	80042fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f042 0208 	orr.w	r2, r2, #8
 8003dca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f022 0204 	bic.w	r2, r2, #4
 8003dda:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	691a      	ldr	r2, [r3, #16]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003dee:	e023      	b.n	8003e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68b9      	ldr	r1, [r7, #8]
 8003df6:	4618      	mov	r0, r3
 8003df8:	f000 fad2 	bl	80043a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e0a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e1a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	021a      	lsls	r2, r3, #8
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003e30:	e002      	b.n	8003e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	75fb      	strb	r3, [r7, #23]
      break;
 8003e36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e40:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3718      	adds	r7, #24
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop

08003e4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a40      	ldr	r2, [pc, #256]	; (8003f60 <TIM_Base_SetConfig+0x114>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d013      	beq.n	8003e8c <TIM_Base_SetConfig+0x40>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e6a:	d00f      	beq.n	8003e8c <TIM_Base_SetConfig+0x40>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a3d      	ldr	r2, [pc, #244]	; (8003f64 <TIM_Base_SetConfig+0x118>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d00b      	beq.n	8003e8c <TIM_Base_SetConfig+0x40>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	4a3c      	ldr	r2, [pc, #240]	; (8003f68 <TIM_Base_SetConfig+0x11c>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d007      	beq.n	8003e8c <TIM_Base_SetConfig+0x40>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4a3b      	ldr	r2, [pc, #236]	; (8003f6c <TIM_Base_SetConfig+0x120>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d003      	beq.n	8003e8c <TIM_Base_SetConfig+0x40>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4a3a      	ldr	r2, [pc, #232]	; (8003f70 <TIM_Base_SetConfig+0x124>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d108      	bne.n	8003e9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a2f      	ldr	r2, [pc, #188]	; (8003f60 <TIM_Base_SetConfig+0x114>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d02b      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003eac:	d027      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a2c      	ldr	r2, [pc, #176]	; (8003f64 <TIM_Base_SetConfig+0x118>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d023      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a2b      	ldr	r2, [pc, #172]	; (8003f68 <TIM_Base_SetConfig+0x11c>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d01f      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a2a      	ldr	r2, [pc, #168]	; (8003f6c <TIM_Base_SetConfig+0x120>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d01b      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a29      	ldr	r2, [pc, #164]	; (8003f70 <TIM_Base_SetConfig+0x124>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d017      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a28      	ldr	r2, [pc, #160]	; (8003f74 <TIM_Base_SetConfig+0x128>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d013      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a27      	ldr	r2, [pc, #156]	; (8003f78 <TIM_Base_SetConfig+0x12c>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d00f      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a26      	ldr	r2, [pc, #152]	; (8003f7c <TIM_Base_SetConfig+0x130>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d00b      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a25      	ldr	r2, [pc, #148]	; (8003f80 <TIM_Base_SetConfig+0x134>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d007      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a24      	ldr	r2, [pc, #144]	; (8003f84 <TIM_Base_SetConfig+0x138>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d003      	beq.n	8003efe <TIM_Base_SetConfig+0xb2>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a23      	ldr	r2, [pc, #140]	; (8003f88 <TIM_Base_SetConfig+0x13c>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d108      	bne.n	8003f10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68fa      	ldr	r2, [r7, #12]
 8003f22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a0a      	ldr	r2, [pc, #40]	; (8003f60 <TIM_Base_SetConfig+0x114>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d003      	beq.n	8003f44 <TIM_Base_SetConfig+0xf8>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a0c      	ldr	r2, [pc, #48]	; (8003f70 <TIM_Base_SetConfig+0x124>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d103      	bne.n	8003f4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	691a      	ldr	r2, [r3, #16]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	615a      	str	r2, [r3, #20]
}
 8003f52:	bf00      	nop
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40010000 	.word	0x40010000
 8003f64:	40000400 	.word	0x40000400
 8003f68:	40000800 	.word	0x40000800
 8003f6c:	40000c00 	.word	0x40000c00
 8003f70:	40010400 	.word	0x40010400
 8003f74:	40014000 	.word	0x40014000
 8003f78:	40014400 	.word	0x40014400
 8003f7c:	40014800 	.word	0x40014800
 8003f80:	40001800 	.word	0x40001800
 8003f84:	40001c00 	.word	0x40001c00
 8003f88:	40002000 	.word	0x40002000

08003f8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b087      	sub	sp, #28
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	f023 0201 	bic.w	r2, r3, #1
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
 8003fa6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	4b2b      	ldr	r3, [pc, #172]	; (8004064 <TIM_OC1_SetConfig+0xd8>)
 8003fb8:	4013      	ands	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 0303 	bic.w	r3, r3, #3
 8003fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68fa      	ldr	r2, [r7, #12]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	f023 0302 	bic.w	r3, r3, #2
 8003fd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a21      	ldr	r2, [pc, #132]	; (8004068 <TIM_OC1_SetConfig+0xdc>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d003      	beq.n	8003ff0 <TIM_OC1_SetConfig+0x64>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a20      	ldr	r2, [pc, #128]	; (800406c <TIM_OC1_SetConfig+0xe0>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d10c      	bne.n	800400a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	f023 0308 	bic.w	r3, r3, #8
 8003ff6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	697a      	ldr	r2, [r7, #20]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	f023 0304 	bic.w	r3, r3, #4
 8004008:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a16      	ldr	r2, [pc, #88]	; (8004068 <TIM_OC1_SetConfig+0xdc>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d003      	beq.n	800401a <TIM_OC1_SetConfig+0x8e>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a15      	ldr	r2, [pc, #84]	; (800406c <TIM_OC1_SetConfig+0xe0>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d111      	bne.n	800403e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004020:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004028:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	4313      	orrs	r3, r2
 8004032:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	4313      	orrs	r3, r2
 800403c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685a      	ldr	r2, [r3, #4]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	697a      	ldr	r2, [r7, #20]
 8004056:	621a      	str	r2, [r3, #32]
}
 8004058:	bf00      	nop
 800405a:	371c      	adds	r7, #28
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr
 8004064:	fffeff8f 	.word	0xfffeff8f
 8004068:	40010000 	.word	0x40010000
 800406c:	40010400 	.word	0x40010400

08004070 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004070:	b480      	push	{r7}
 8004072:	b087      	sub	sp, #28
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	f023 0210 	bic.w	r2, r3, #16
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	4b2e      	ldr	r3, [pc, #184]	; (8004154 <TIM_OC2_SetConfig+0xe4>)
 800409c:	4013      	ands	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	021b      	lsls	r3, r3, #8
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f023 0320 	bic.w	r3, r3, #32
 80040ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a23      	ldr	r2, [pc, #140]	; (8004158 <TIM_OC2_SetConfig+0xe8>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d003      	beq.n	80040d8 <TIM_OC2_SetConfig+0x68>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a22      	ldr	r2, [pc, #136]	; (800415c <TIM_OC2_SetConfig+0xec>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d10d      	bne.n	80040f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	011b      	lsls	r3, r3, #4
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a18      	ldr	r2, [pc, #96]	; (8004158 <TIM_OC2_SetConfig+0xe8>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d003      	beq.n	8004104 <TIM_OC2_SetConfig+0x94>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a17      	ldr	r2, [pc, #92]	; (800415c <TIM_OC2_SetConfig+0xec>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d113      	bne.n	800412c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800410a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004112:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	693a      	ldr	r2, [r7, #16]
 800411c:	4313      	orrs	r3, r2
 800411e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	4313      	orrs	r3, r2
 800412a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	685a      	ldr	r2, [r3, #4]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	621a      	str	r2, [r3, #32]
}
 8004146:	bf00      	nop
 8004148:	371c      	adds	r7, #28
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	feff8fff 	.word	0xfeff8fff
 8004158:	40010000 	.word	0x40010000
 800415c:	40010400 	.word	0x40010400

08004160 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004160:	b480      	push	{r7}
 8004162:	b087      	sub	sp, #28
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	69db      	ldr	r3, [r3, #28]
 8004186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	4b2d      	ldr	r3, [pc, #180]	; (8004240 <TIM_OC3_SetConfig+0xe0>)
 800418c:	4013      	ands	r3, r2
 800418e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f023 0303 	bic.w	r3, r3, #3
 8004196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	4313      	orrs	r3, r2
 80041a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	021b      	lsls	r3, r3, #8
 80041b0:	697a      	ldr	r2, [r7, #20]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a22      	ldr	r2, [pc, #136]	; (8004244 <TIM_OC3_SetConfig+0xe4>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d003      	beq.n	80041c6 <TIM_OC3_SetConfig+0x66>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a21      	ldr	r2, [pc, #132]	; (8004248 <TIM_OC3_SetConfig+0xe8>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d10d      	bne.n	80041e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	021b      	lsls	r3, r3, #8
 80041d4:	697a      	ldr	r2, [r7, #20]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a17      	ldr	r2, [pc, #92]	; (8004244 <TIM_OC3_SetConfig+0xe4>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d003      	beq.n	80041f2 <TIM_OC3_SetConfig+0x92>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a16      	ldr	r2, [pc, #88]	; (8004248 <TIM_OC3_SetConfig+0xe8>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d113      	bne.n	800421a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004200:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	011b      	lsls	r3, r3, #4
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	4313      	orrs	r3, r2
 800420c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	699b      	ldr	r3, [r3, #24]
 8004212:	011b      	lsls	r3, r3, #4
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	4313      	orrs	r3, r2
 8004218:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	621a      	str	r2, [r3, #32]
}
 8004234:	bf00      	nop
 8004236:	371c      	adds	r7, #28
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	fffeff8f 	.word	0xfffeff8f
 8004244:	40010000 	.word	0x40010000
 8004248:	40010400 	.word	0x40010400

0800424c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800424c:	b480      	push	{r7}
 800424e:	b087      	sub	sp, #28
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a1b      	ldr	r3, [r3, #32]
 800425a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	4b1e      	ldr	r3, [pc, #120]	; (80042f0 <TIM_OC4_SetConfig+0xa4>)
 8004278:	4013      	ands	r3, r2
 800427a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004282:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	021b      	lsls	r3, r3, #8
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	4313      	orrs	r3, r2
 800428e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004296:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	031b      	lsls	r3, r3, #12
 800429e:	693a      	ldr	r2, [r7, #16]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a13      	ldr	r2, [pc, #76]	; (80042f4 <TIM_OC4_SetConfig+0xa8>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d003      	beq.n	80042b4 <TIM_OC4_SetConfig+0x68>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a12      	ldr	r2, [pc, #72]	; (80042f8 <TIM_OC4_SetConfig+0xac>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d109      	bne.n	80042c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	019b      	lsls	r3, r3, #6
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	685a      	ldr	r2, [r3, #4]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	693a      	ldr	r2, [r7, #16]
 80042e0:	621a      	str	r2, [r3, #32]
}
 80042e2:	bf00      	nop
 80042e4:	371c      	adds	r7, #28
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	feff8fff 	.word	0xfeff8fff
 80042f4:	40010000 	.word	0x40010000
 80042f8:	40010400 	.word	0x40010400

080042fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b087      	sub	sp, #28
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	4b1b      	ldr	r3, [pc, #108]	; (8004394 <TIM_OC5_SetConfig+0x98>)
 8004328:	4013      	ands	r3, r2
 800432a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	4313      	orrs	r3, r2
 8004334:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800433c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	041b      	lsls	r3, r3, #16
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	4313      	orrs	r3, r2
 8004348:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a12      	ldr	r2, [pc, #72]	; (8004398 <TIM_OC5_SetConfig+0x9c>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d003      	beq.n	800435a <TIM_OC5_SetConfig+0x5e>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a11      	ldr	r2, [pc, #68]	; (800439c <TIM_OC5_SetConfig+0xa0>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d109      	bne.n	800436e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004360:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	021b      	lsls	r3, r3, #8
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	4313      	orrs	r3, r2
 800436c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	697a      	ldr	r2, [r7, #20]
 8004372:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685a      	ldr	r2, [r3, #4]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	621a      	str	r2, [r3, #32]
}
 8004388:	bf00      	nop
 800438a:	371c      	adds	r7, #28
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr
 8004394:	fffeff8f 	.word	0xfffeff8f
 8004398:	40010000 	.word	0x40010000
 800439c:	40010400 	.word	0x40010400

080043a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b087      	sub	sp, #28
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	4b1c      	ldr	r3, [pc, #112]	; (800443c <TIM_OC6_SetConfig+0x9c>)
 80043cc:	4013      	ands	r3, r2
 80043ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	021b      	lsls	r3, r3, #8
 80043d6:	68fa      	ldr	r2, [r7, #12]
 80043d8:	4313      	orrs	r3, r2
 80043da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80043e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	051b      	lsls	r3, r3, #20
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a13      	ldr	r2, [pc, #76]	; (8004440 <TIM_OC6_SetConfig+0xa0>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d003      	beq.n	8004400 <TIM_OC6_SetConfig+0x60>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a12      	ldr	r2, [pc, #72]	; (8004444 <TIM_OC6_SetConfig+0xa4>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d109      	bne.n	8004414 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004406:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	695b      	ldr	r3, [r3, #20]
 800440c:	029b      	lsls	r3, r3, #10
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	4313      	orrs	r3, r2
 8004412:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	697a      	ldr	r2, [r7, #20]
 8004418:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685a      	ldr	r2, [r3, #4]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	621a      	str	r2, [r3, #32]
}
 800442e:	bf00      	nop
 8004430:	371c      	adds	r7, #28
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	feff8fff 	.word	0xfeff8fff
 8004440:	40010000 	.word	0x40010000
 8004444:	40010400 	.word	0x40010400

08004448 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004448:	b480      	push	{r7}
 800444a:	b085      	sub	sp, #20
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004458:	2b01      	cmp	r3, #1
 800445a:	d101      	bne.n	8004460 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800445c:	2302      	movs	r3, #2
 800445e:	e06d      	b.n	800453c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a30      	ldr	r2, [pc, #192]	; (8004548 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d004      	beq.n	8004494 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a2f      	ldr	r2, [pc, #188]	; (800454c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d108      	bne.n	80044a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800449a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a20      	ldr	r2, [pc, #128]	; (8004548 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d022      	beq.n	8004510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044d2:	d01d      	beq.n	8004510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a1d      	ldr	r2, [pc, #116]	; (8004550 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d018      	beq.n	8004510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a1c      	ldr	r2, [pc, #112]	; (8004554 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d013      	beq.n	8004510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a1a      	ldr	r2, [pc, #104]	; (8004558 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d00e      	beq.n	8004510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a15      	ldr	r2, [pc, #84]	; (800454c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d009      	beq.n	8004510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a16      	ldr	r2, [pc, #88]	; (800455c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d004      	beq.n	8004510 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a15      	ldr	r2, [pc, #84]	; (8004560 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d10c      	bne.n	800452a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004516:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	68ba      	ldr	r2, [r7, #8]
 800451e:	4313      	orrs	r3, r2
 8004520:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2201      	movs	r2, #1
 800452e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800453a:	2300      	movs	r3, #0
}
 800453c:	4618      	mov	r0, r3
 800453e:	3714      	adds	r7, #20
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	40010000 	.word	0x40010000
 800454c:	40010400 	.word	0x40010400
 8004550:	40000400 	.word	0x40000400
 8004554:	40000800 	.word	0x40000800
 8004558:	40000c00 	.word	0x40000c00
 800455c:	40014000 	.word	0x40014000
 8004560:	40001800 	.word	0x40001800

08004564 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e040      	b.n	80045f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800457a:	2b00      	cmp	r3, #0
 800457c:	d106      	bne.n	800458c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f7fc ff38 	bl	80013fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2224      	movs	r2, #36	; 0x24
 8004590:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0201 	bic.w	r2, r2, #1
 80045a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 fc86 	bl	8004eb4 <UART_SetConfig>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d101      	bne.n	80045b2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e022      	b.n	80045f8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d002      	beq.n	80045c0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 fede 	bl	800537c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	685a      	ldr	r2, [r3, #4]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	689a      	ldr	r2, [r3, #8]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f042 0201 	orr.w	r2, r2, #1
 80045ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 ff65 	bl	80054c0 <UART_CheckIdleState>
 80045f6:	4603      	mov	r3, r0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3708      	adds	r7, #8
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b08a      	sub	sp, #40	; 0x28
 8004604:	af02      	add	r7, sp, #8
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	603b      	str	r3, [r7, #0]
 800460c:	4613      	mov	r3, r2
 800460e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004614:	2b20      	cmp	r3, #32
 8004616:	d171      	bne.n	80046fc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d002      	beq.n	8004624 <HAL_UART_Transmit+0x24>
 800461e:	88fb      	ldrh	r3, [r7, #6]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e06a      	b.n	80046fe <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2221      	movs	r2, #33	; 0x21
 8004634:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004636:	f7fd f83f 	bl	80016b8 <HAL_GetTick>
 800463a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	88fa      	ldrh	r2, [r7, #6]
 8004640:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	88fa      	ldrh	r2, [r7, #6]
 8004648:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004654:	d108      	bne.n	8004668 <HAL_UART_Transmit+0x68>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d104      	bne.n	8004668 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800465e:	2300      	movs	r3, #0
 8004660:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	61bb      	str	r3, [r7, #24]
 8004666:	e003      	b.n	8004670 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800466c:	2300      	movs	r3, #0
 800466e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004670:	e02c      	b.n	80046cc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	9300      	str	r3, [sp, #0]
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	2200      	movs	r2, #0
 800467a:	2180      	movs	r1, #128	; 0x80
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 ff6c 	bl	800555a <UART_WaitOnFlagUntilTimeout>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d001      	beq.n	800468c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e038      	b.n	80046fe <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10b      	bne.n	80046aa <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	881b      	ldrh	r3, [r3, #0]
 8004696:	461a      	mov	r2, r3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046a0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	3302      	adds	r3, #2
 80046a6:	61bb      	str	r3, [r7, #24]
 80046a8:	e007      	b.n	80046ba <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	781a      	ldrb	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	3301      	adds	r3, #1
 80046b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1cc      	bne.n	8004672 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	9300      	str	r3, [sp, #0]
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	2200      	movs	r2, #0
 80046e0:	2140      	movs	r1, #64	; 0x40
 80046e2:	68f8      	ldr	r0, [r7, #12]
 80046e4:	f000 ff39 	bl	800555a <UART_WaitOnFlagUntilTimeout>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	e005      	b.n	80046fe <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2220      	movs	r2, #32
 80046f6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80046f8:	2300      	movs	r3, #0
 80046fa:	e000      	b.n	80046fe <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80046fc:	2302      	movs	r3, #2
  }
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3720      	adds	r7, #32
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}

08004706 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004706:	b580      	push	{r7, lr}
 8004708:	b08a      	sub	sp, #40	; 0x28
 800470a:	af02      	add	r7, sp, #8
 800470c:	60f8      	str	r0, [r7, #12]
 800470e:	60b9      	str	r1, [r7, #8]
 8004710:	603b      	str	r3, [r7, #0]
 8004712:	4613      	mov	r3, r2
 8004714:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800471c:	2b20      	cmp	r3, #32
 800471e:	f040 80b1 	bne.w	8004884 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <HAL_UART_Receive+0x28>
 8004728:	88fb      	ldrh	r3, [r7, #6]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e0a9      	b.n	8004886 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2222      	movs	r2, #34	; 0x22
 800473e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004748:	f7fc ffb6 	bl	80016b8 <HAL_GetTick>
 800474c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	88fa      	ldrh	r2, [r7, #6]
 8004752:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	88fa      	ldrh	r2, [r7, #6]
 800475a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004766:	d10e      	bne.n	8004786 <HAL_UART_Receive+0x80>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d105      	bne.n	800477c <HAL_UART_Receive+0x76>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004776:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800477a:	e02d      	b.n	80047d8 <HAL_UART_Receive+0xd2>
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	22ff      	movs	r2, #255	; 0xff
 8004780:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004784:	e028      	b.n	80047d8 <HAL_UART_Receive+0xd2>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d10d      	bne.n	80047aa <HAL_UART_Receive+0xa4>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	691b      	ldr	r3, [r3, #16]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d104      	bne.n	80047a0 <HAL_UART_Receive+0x9a>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	22ff      	movs	r2, #255	; 0xff
 800479a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800479e:	e01b      	b.n	80047d8 <HAL_UART_Receive+0xd2>
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	227f      	movs	r2, #127	; 0x7f
 80047a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80047a8:	e016      	b.n	80047d8 <HAL_UART_Receive+0xd2>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047b2:	d10d      	bne.n	80047d0 <HAL_UART_Receive+0xca>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	691b      	ldr	r3, [r3, #16]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d104      	bne.n	80047c6 <HAL_UART_Receive+0xc0>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	227f      	movs	r2, #127	; 0x7f
 80047c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80047c4:	e008      	b.n	80047d8 <HAL_UART_Receive+0xd2>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	223f      	movs	r2, #63	; 0x3f
 80047ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80047ce:	e003      	b.n	80047d8 <HAL_UART_Receive+0xd2>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80047de:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047e8:	d108      	bne.n	80047fc <HAL_UART_Receive+0xf6>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d104      	bne.n	80047fc <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80047f2:	2300      	movs	r3, #0
 80047f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	61bb      	str	r3, [r7, #24]
 80047fa:	e003      	b.n	8004804 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004800:	2300      	movs	r3, #0
 8004802:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004804:	e032      	b.n	800486c <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	9300      	str	r3, [sp, #0]
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	2200      	movs	r2, #0
 800480e:	2120      	movs	r1, #32
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f000 fea2 	bl	800555a <UART_WaitOnFlagUntilTimeout>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d001      	beq.n	8004820 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e032      	b.n	8004886 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10c      	bne.n	8004840 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482c:	b29a      	uxth	r2, r3
 800482e:	8a7b      	ldrh	r3, [r7, #18]
 8004830:	4013      	ands	r3, r2
 8004832:	b29a      	uxth	r2, r3
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	3302      	adds	r3, #2
 800483c:	61bb      	str	r3, [r7, #24]
 800483e:	e00c      	b.n	800485a <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004846:	b2da      	uxtb	r2, r3
 8004848:	8a7b      	ldrh	r3, [r7, #18]
 800484a:	b2db      	uxtb	r3, r3
 800484c:	4013      	ands	r3, r2
 800484e:	b2da      	uxtb	r2, r3
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	3301      	adds	r3, #1
 8004858:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004860:	b29b      	uxth	r3, r3
 8004862:	3b01      	subs	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004872:	b29b      	uxth	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1c6      	bne.n	8004806 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2220      	movs	r2, #32
 800487c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004880:	2300      	movs	r3, #0
 8004882:	e000      	b.n	8004886 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8004884:	2302      	movs	r3, #2
  }
}
 8004886:	4618      	mov	r0, r3
 8004888:	3720      	adds	r7, #32
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
	...

08004890 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b0ba      	sub	sp, #232	; 0xe8
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	69db      	ldr	r3, [r3, #28]
 800489e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80048b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80048ba:	f640 030f 	movw	r3, #2063	; 0x80f
 80048be:	4013      	ands	r3, r2
 80048c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80048c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d115      	bne.n	80048f8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80048cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048d0:	f003 0320 	and.w	r3, r3, #32
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00f      	beq.n	80048f8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80048d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048dc:	f003 0320 	and.w	r3, r3, #32
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d009      	beq.n	80048f8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	f000 82ac 	beq.w	8004e46 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	4798      	blx	r3
      }
      return;
 80048f6:	e2a6      	b.n	8004e46 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80048f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	f000 8117 	beq.w	8004b30 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004902:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d106      	bne.n	800491c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800490e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004912:	4b85      	ldr	r3, [pc, #532]	; (8004b28 <HAL_UART_IRQHandler+0x298>)
 8004914:	4013      	ands	r3, r2
 8004916:	2b00      	cmp	r3, #0
 8004918:	f000 810a 	beq.w	8004b30 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800491c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	2b00      	cmp	r3, #0
 8004926:	d011      	beq.n	800494c <HAL_UART_IRQHandler+0xbc>
 8004928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800492c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004930:	2b00      	cmp	r3, #0
 8004932:	d00b      	beq.n	800494c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2201      	movs	r2, #1
 800493a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004942:	f043 0201 	orr.w	r2, r3, #1
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800494c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004950:	f003 0302 	and.w	r3, r3, #2
 8004954:	2b00      	cmp	r3, #0
 8004956:	d011      	beq.n	800497c <HAL_UART_IRQHandler+0xec>
 8004958:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800495c:	f003 0301 	and.w	r3, r3, #1
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00b      	beq.n	800497c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2202      	movs	r2, #2
 800496a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004972:	f043 0204 	orr.w	r2, r3, #4
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800497c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d011      	beq.n	80049ac <HAL_UART_IRQHandler+0x11c>
 8004988:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00b      	beq.n	80049ac <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2204      	movs	r2, #4
 800499a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049a2:	f043 0202 	orr.w	r2, r3, #2
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80049ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049b0:	f003 0308 	and.w	r3, r3, #8
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d017      	beq.n	80049e8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049bc:	f003 0320 	and.w	r3, r3, #32
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d105      	bne.n	80049d0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80049c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049c8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00b      	beq.n	80049e8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2208      	movs	r2, #8
 80049d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049de:	f043 0208 	orr.w	r2, r3, #8
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80049e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d012      	beq.n	8004a1a <HAL_UART_IRQHandler+0x18a>
 80049f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00c      	beq.n	8004a1a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a08:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a10:	f043 0220 	orr.w	r2, r3, #32
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 8212 	beq.w	8004e4a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a2a:	f003 0320 	and.w	r3, r3, #32
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00d      	beq.n	8004a4e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a36:	f003 0320 	and.w	r3, r3, #32
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d007      	beq.n	8004a4e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d003      	beq.n	8004a4e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a54:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a62:	2b40      	cmp	r3, #64	; 0x40
 8004a64:	d005      	beq.n	8004a72 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004a66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a6a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d04f      	beq.n	8004b12 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 fe37 	bl	80056e6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a82:	2b40      	cmp	r3, #64	; 0x40
 8004a84:	d141      	bne.n	8004b0a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	3308      	adds	r3, #8
 8004a8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a94:	e853 3f00 	ldrex	r3, [r3]
 8004a98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004a9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004aa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004aa4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	3308      	adds	r3, #8
 8004aae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004ab2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004ab6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004abe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004ac2:	e841 2300 	strex	r3, r2, [r1]
 8004ac6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004aca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d1d9      	bne.n	8004a86 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d013      	beq.n	8004b02 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ade:	4a13      	ldr	r2, [pc, #76]	; (8004b2c <HAL_UART_IRQHandler+0x29c>)
 8004ae0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f7fc ff97 	bl	8001a1a <HAL_DMA_Abort_IT>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d017      	beq.n	8004b22 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004af6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004afc:	4610      	mov	r0, r2
 8004afe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b00:	e00f      	b.n	8004b22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 f9b6 	bl	8004e74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b08:	e00b      	b.n	8004b22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 f9b2 	bl	8004e74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b10:	e007      	b.n	8004b22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f000 f9ae 	bl	8004e74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004b20:	e193      	b.n	8004e4a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b22:	bf00      	nop
    return;
 8004b24:	e191      	b.n	8004e4a <HAL_UART_IRQHandler+0x5ba>
 8004b26:	bf00      	nop
 8004b28:	04000120 	.word	0x04000120
 8004b2c:	080057af 	.word	0x080057af

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	f040 814c 	bne.w	8004dd2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b3e:	f003 0310 	and.w	r3, r3, #16
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	f000 8145 	beq.w	8004dd2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004b48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b4c:	f003 0310 	and.w	r3, r3, #16
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f000 813e 	beq.w	8004dd2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2210      	movs	r2, #16
 8004b5c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b68:	2b40      	cmp	r3, #64	; 0x40
 8004b6a:	f040 80b6 	bne.w	8004cda <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b7a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f000 8165 	beq.w	8004e4e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004b8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	f080 815d 	bcs.w	8004e4e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004b9a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ba2:	69db      	ldr	r3, [r3, #28]
 8004ba4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ba8:	f000 8086 	beq.w	8004cb8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004bb8:	e853 3f00 	ldrex	r3, [r3]
 8004bbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004bc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004bc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bc8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004bd6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004bda:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bde:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004be2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004be6:	e841 2300 	strex	r3, r2, [r1]
 8004bea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004bee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d1da      	bne.n	8004bac <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	3308      	adds	r3, #8
 8004bfc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c00:	e853 3f00 	ldrex	r3, [r3]
 8004c04:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004c06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c08:	f023 0301 	bic.w	r3, r3, #1
 8004c0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	3308      	adds	r3, #8
 8004c16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004c1a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004c1e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c20:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004c22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004c26:	e841 2300 	strex	r3, r2, [r1]
 8004c2a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004c2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1e1      	bne.n	8004bf6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3308      	adds	r3, #8
 8004c38:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c3c:	e853 3f00 	ldrex	r3, [r3]
 8004c40:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004c42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	3308      	adds	r3, #8
 8004c52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004c56:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004c58:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004c5c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004c5e:	e841 2300 	strex	r3, r2, [r1]
 8004c62:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004c64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1e3      	bne.n	8004c32 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c80:	e853 3f00 	ldrex	r3, [r3]
 8004c84:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004c86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c88:	f023 0310 	bic.w	r3, r3, #16
 8004c8c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	461a      	mov	r2, r3
 8004c96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004c9a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c9c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004ca0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ca2:	e841 2300 	strex	r3, r2, [r1]
 8004ca6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004ca8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1e4      	bne.n	8004c78 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7fc fe41 	bl	800193a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2202      	movs	r2, #2
 8004cbc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f8d8 	bl	8004e88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004cd8:	e0b9      	b.n	8004e4e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	f000 80ab 	beq.w	8004e52 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004cfc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	f000 80a6 	beq.w	8004e52 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d0e:	e853 3f00 	ldrex	r3, [r3]
 8004d12:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004d14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d16:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	461a      	mov	r2, r3
 8004d24:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d28:	647b      	str	r3, [r7, #68]	; 0x44
 8004d2a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004d2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d30:	e841 2300 	strex	r3, r2, [r1]
 8004d34:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004d36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1e4      	bne.n	8004d06 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	3308      	adds	r3, #8
 8004d42:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d46:	e853 3f00 	ldrex	r3, [r3]
 8004d4a:	623b      	str	r3, [r7, #32]
   return(result);
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	f023 0301 	bic.w	r3, r3, #1
 8004d52:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	3308      	adds	r3, #8
 8004d5c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004d60:	633a      	str	r2, [r7, #48]	; 0x30
 8004d62:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d68:	e841 2300 	strex	r3, r2, [r1]
 8004d6c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d1e3      	bne.n	8004d3c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2220      	movs	r2, #32
 8004d78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	e853 3f00 	ldrex	r3, [r3]
 8004d94:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f023 0310 	bic.w	r3, r3, #16
 8004d9c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	461a      	mov	r2, r3
 8004da6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004daa:	61fb      	str	r3, [r7, #28]
 8004dac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dae:	69b9      	ldr	r1, [r7, #24]
 8004db0:	69fa      	ldr	r2, [r7, #28]
 8004db2:	e841 2300 	strex	r3, r2, [r1]
 8004db6:	617b      	str	r3, [r7, #20]
   return(result);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1e4      	bne.n	8004d88 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004dc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004dc8:	4619      	mov	r1, r3
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f85c 	bl	8004e88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004dd0:	e03f      	b.n	8004e52 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00e      	beq.n	8004dfc <HAL_UART_IRQHandler+0x56c>
 8004dde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d008      	beq.n	8004dfc <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004df2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f000 f853 	bl	8004ea0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004dfa:	e02d      	b.n	8004e58 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004dfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00e      	beq.n	8004e26 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d008      	beq.n	8004e26 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d01c      	beq.n	8004e56 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	4798      	blx	r3
    }
    return;
 8004e24:	e017      	b.n	8004e56 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d012      	beq.n	8004e58 <HAL_UART_IRQHandler+0x5c8>
 8004e32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00c      	beq.n	8004e58 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f000 fccb 	bl	80057da <UART_EndTransmit_IT>
    return;
 8004e44:	e008      	b.n	8004e58 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004e46:	bf00      	nop
 8004e48:	e006      	b.n	8004e58 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004e4a:	bf00      	nop
 8004e4c:	e004      	b.n	8004e58 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004e4e:	bf00      	nop
 8004e50:	e002      	b.n	8004e58 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004e52:	bf00      	nop
 8004e54:	e000      	b.n	8004e58 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004e56:	bf00      	nop
  }

}
 8004e58:	37e8      	adds	r7, #232	; 0xe8
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop

08004e60 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	460b      	mov	r3, r1
 8004e92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e94:	bf00      	nop
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b088      	sub	sp, #32
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	689a      	ldr	r2, [r3, #8]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	431a      	orrs	r2, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	69db      	ldr	r3, [r3, #28]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	4ba6      	ldr	r3, [pc, #664]	; (8005178 <UART_SetConfig+0x2c4>)
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	6812      	ldr	r2, [r2, #0]
 8004ee6:	6979      	ldr	r1, [r7, #20]
 8004ee8:	430b      	orrs	r3, r1
 8004eea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	68da      	ldr	r2, [r3, #12]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	430a      	orrs	r2, r1
 8004f00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	430a      	orrs	r2, r1
 8004f24:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a94      	ldr	r2, [pc, #592]	; (800517c <UART_SetConfig+0x2c8>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d120      	bne.n	8004f72 <UART_SetConfig+0xbe>
 8004f30:	4b93      	ldr	r3, [pc, #588]	; (8005180 <UART_SetConfig+0x2cc>)
 8004f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f36:	f003 0303 	and.w	r3, r3, #3
 8004f3a:	2b03      	cmp	r3, #3
 8004f3c:	d816      	bhi.n	8004f6c <UART_SetConfig+0xb8>
 8004f3e:	a201      	add	r2, pc, #4	; (adr r2, 8004f44 <UART_SetConfig+0x90>)
 8004f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f44:	08004f55 	.word	0x08004f55
 8004f48:	08004f61 	.word	0x08004f61
 8004f4c:	08004f5b 	.word	0x08004f5b
 8004f50:	08004f67 	.word	0x08004f67
 8004f54:	2301      	movs	r3, #1
 8004f56:	77fb      	strb	r3, [r7, #31]
 8004f58:	e150      	b.n	80051fc <UART_SetConfig+0x348>
 8004f5a:	2302      	movs	r3, #2
 8004f5c:	77fb      	strb	r3, [r7, #31]
 8004f5e:	e14d      	b.n	80051fc <UART_SetConfig+0x348>
 8004f60:	2304      	movs	r3, #4
 8004f62:	77fb      	strb	r3, [r7, #31]
 8004f64:	e14a      	b.n	80051fc <UART_SetConfig+0x348>
 8004f66:	2308      	movs	r3, #8
 8004f68:	77fb      	strb	r3, [r7, #31]
 8004f6a:	e147      	b.n	80051fc <UART_SetConfig+0x348>
 8004f6c:	2310      	movs	r3, #16
 8004f6e:	77fb      	strb	r3, [r7, #31]
 8004f70:	e144      	b.n	80051fc <UART_SetConfig+0x348>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a83      	ldr	r2, [pc, #524]	; (8005184 <UART_SetConfig+0x2d0>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d132      	bne.n	8004fe2 <UART_SetConfig+0x12e>
 8004f7c:	4b80      	ldr	r3, [pc, #512]	; (8005180 <UART_SetConfig+0x2cc>)
 8004f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f82:	f003 030c 	and.w	r3, r3, #12
 8004f86:	2b0c      	cmp	r3, #12
 8004f88:	d828      	bhi.n	8004fdc <UART_SetConfig+0x128>
 8004f8a:	a201      	add	r2, pc, #4	; (adr r2, 8004f90 <UART_SetConfig+0xdc>)
 8004f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f90:	08004fc5 	.word	0x08004fc5
 8004f94:	08004fdd 	.word	0x08004fdd
 8004f98:	08004fdd 	.word	0x08004fdd
 8004f9c:	08004fdd 	.word	0x08004fdd
 8004fa0:	08004fd1 	.word	0x08004fd1
 8004fa4:	08004fdd 	.word	0x08004fdd
 8004fa8:	08004fdd 	.word	0x08004fdd
 8004fac:	08004fdd 	.word	0x08004fdd
 8004fb0:	08004fcb 	.word	0x08004fcb
 8004fb4:	08004fdd 	.word	0x08004fdd
 8004fb8:	08004fdd 	.word	0x08004fdd
 8004fbc:	08004fdd 	.word	0x08004fdd
 8004fc0:	08004fd7 	.word	0x08004fd7
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	77fb      	strb	r3, [r7, #31]
 8004fc8:	e118      	b.n	80051fc <UART_SetConfig+0x348>
 8004fca:	2302      	movs	r3, #2
 8004fcc:	77fb      	strb	r3, [r7, #31]
 8004fce:	e115      	b.n	80051fc <UART_SetConfig+0x348>
 8004fd0:	2304      	movs	r3, #4
 8004fd2:	77fb      	strb	r3, [r7, #31]
 8004fd4:	e112      	b.n	80051fc <UART_SetConfig+0x348>
 8004fd6:	2308      	movs	r3, #8
 8004fd8:	77fb      	strb	r3, [r7, #31]
 8004fda:	e10f      	b.n	80051fc <UART_SetConfig+0x348>
 8004fdc:	2310      	movs	r3, #16
 8004fde:	77fb      	strb	r3, [r7, #31]
 8004fe0:	e10c      	b.n	80051fc <UART_SetConfig+0x348>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a68      	ldr	r2, [pc, #416]	; (8005188 <UART_SetConfig+0x2d4>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d120      	bne.n	800502e <UART_SetConfig+0x17a>
 8004fec:	4b64      	ldr	r3, [pc, #400]	; (8005180 <UART_SetConfig+0x2cc>)
 8004fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004ff6:	2b30      	cmp	r3, #48	; 0x30
 8004ff8:	d013      	beq.n	8005022 <UART_SetConfig+0x16e>
 8004ffa:	2b30      	cmp	r3, #48	; 0x30
 8004ffc:	d814      	bhi.n	8005028 <UART_SetConfig+0x174>
 8004ffe:	2b20      	cmp	r3, #32
 8005000:	d009      	beq.n	8005016 <UART_SetConfig+0x162>
 8005002:	2b20      	cmp	r3, #32
 8005004:	d810      	bhi.n	8005028 <UART_SetConfig+0x174>
 8005006:	2b00      	cmp	r3, #0
 8005008:	d002      	beq.n	8005010 <UART_SetConfig+0x15c>
 800500a:	2b10      	cmp	r3, #16
 800500c:	d006      	beq.n	800501c <UART_SetConfig+0x168>
 800500e:	e00b      	b.n	8005028 <UART_SetConfig+0x174>
 8005010:	2300      	movs	r3, #0
 8005012:	77fb      	strb	r3, [r7, #31]
 8005014:	e0f2      	b.n	80051fc <UART_SetConfig+0x348>
 8005016:	2302      	movs	r3, #2
 8005018:	77fb      	strb	r3, [r7, #31]
 800501a:	e0ef      	b.n	80051fc <UART_SetConfig+0x348>
 800501c:	2304      	movs	r3, #4
 800501e:	77fb      	strb	r3, [r7, #31]
 8005020:	e0ec      	b.n	80051fc <UART_SetConfig+0x348>
 8005022:	2308      	movs	r3, #8
 8005024:	77fb      	strb	r3, [r7, #31]
 8005026:	e0e9      	b.n	80051fc <UART_SetConfig+0x348>
 8005028:	2310      	movs	r3, #16
 800502a:	77fb      	strb	r3, [r7, #31]
 800502c:	e0e6      	b.n	80051fc <UART_SetConfig+0x348>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a56      	ldr	r2, [pc, #344]	; (800518c <UART_SetConfig+0x2d8>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d120      	bne.n	800507a <UART_SetConfig+0x1c6>
 8005038:	4b51      	ldr	r3, [pc, #324]	; (8005180 <UART_SetConfig+0x2cc>)
 800503a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800503e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005042:	2bc0      	cmp	r3, #192	; 0xc0
 8005044:	d013      	beq.n	800506e <UART_SetConfig+0x1ba>
 8005046:	2bc0      	cmp	r3, #192	; 0xc0
 8005048:	d814      	bhi.n	8005074 <UART_SetConfig+0x1c0>
 800504a:	2b80      	cmp	r3, #128	; 0x80
 800504c:	d009      	beq.n	8005062 <UART_SetConfig+0x1ae>
 800504e:	2b80      	cmp	r3, #128	; 0x80
 8005050:	d810      	bhi.n	8005074 <UART_SetConfig+0x1c0>
 8005052:	2b00      	cmp	r3, #0
 8005054:	d002      	beq.n	800505c <UART_SetConfig+0x1a8>
 8005056:	2b40      	cmp	r3, #64	; 0x40
 8005058:	d006      	beq.n	8005068 <UART_SetConfig+0x1b4>
 800505a:	e00b      	b.n	8005074 <UART_SetConfig+0x1c0>
 800505c:	2300      	movs	r3, #0
 800505e:	77fb      	strb	r3, [r7, #31]
 8005060:	e0cc      	b.n	80051fc <UART_SetConfig+0x348>
 8005062:	2302      	movs	r3, #2
 8005064:	77fb      	strb	r3, [r7, #31]
 8005066:	e0c9      	b.n	80051fc <UART_SetConfig+0x348>
 8005068:	2304      	movs	r3, #4
 800506a:	77fb      	strb	r3, [r7, #31]
 800506c:	e0c6      	b.n	80051fc <UART_SetConfig+0x348>
 800506e:	2308      	movs	r3, #8
 8005070:	77fb      	strb	r3, [r7, #31]
 8005072:	e0c3      	b.n	80051fc <UART_SetConfig+0x348>
 8005074:	2310      	movs	r3, #16
 8005076:	77fb      	strb	r3, [r7, #31]
 8005078:	e0c0      	b.n	80051fc <UART_SetConfig+0x348>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a44      	ldr	r2, [pc, #272]	; (8005190 <UART_SetConfig+0x2dc>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d125      	bne.n	80050d0 <UART_SetConfig+0x21c>
 8005084:	4b3e      	ldr	r3, [pc, #248]	; (8005180 <UART_SetConfig+0x2cc>)
 8005086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800508a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800508e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005092:	d017      	beq.n	80050c4 <UART_SetConfig+0x210>
 8005094:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005098:	d817      	bhi.n	80050ca <UART_SetConfig+0x216>
 800509a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800509e:	d00b      	beq.n	80050b8 <UART_SetConfig+0x204>
 80050a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050a4:	d811      	bhi.n	80050ca <UART_SetConfig+0x216>
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d003      	beq.n	80050b2 <UART_SetConfig+0x1fe>
 80050aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050ae:	d006      	beq.n	80050be <UART_SetConfig+0x20a>
 80050b0:	e00b      	b.n	80050ca <UART_SetConfig+0x216>
 80050b2:	2300      	movs	r3, #0
 80050b4:	77fb      	strb	r3, [r7, #31]
 80050b6:	e0a1      	b.n	80051fc <UART_SetConfig+0x348>
 80050b8:	2302      	movs	r3, #2
 80050ba:	77fb      	strb	r3, [r7, #31]
 80050bc:	e09e      	b.n	80051fc <UART_SetConfig+0x348>
 80050be:	2304      	movs	r3, #4
 80050c0:	77fb      	strb	r3, [r7, #31]
 80050c2:	e09b      	b.n	80051fc <UART_SetConfig+0x348>
 80050c4:	2308      	movs	r3, #8
 80050c6:	77fb      	strb	r3, [r7, #31]
 80050c8:	e098      	b.n	80051fc <UART_SetConfig+0x348>
 80050ca:	2310      	movs	r3, #16
 80050cc:	77fb      	strb	r3, [r7, #31]
 80050ce:	e095      	b.n	80051fc <UART_SetConfig+0x348>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a2f      	ldr	r2, [pc, #188]	; (8005194 <UART_SetConfig+0x2e0>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d125      	bne.n	8005126 <UART_SetConfig+0x272>
 80050da:	4b29      	ldr	r3, [pc, #164]	; (8005180 <UART_SetConfig+0x2cc>)
 80050dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050e0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80050e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80050e8:	d017      	beq.n	800511a <UART_SetConfig+0x266>
 80050ea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80050ee:	d817      	bhi.n	8005120 <UART_SetConfig+0x26c>
 80050f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050f4:	d00b      	beq.n	800510e <UART_SetConfig+0x25a>
 80050f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050fa:	d811      	bhi.n	8005120 <UART_SetConfig+0x26c>
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <UART_SetConfig+0x254>
 8005100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005104:	d006      	beq.n	8005114 <UART_SetConfig+0x260>
 8005106:	e00b      	b.n	8005120 <UART_SetConfig+0x26c>
 8005108:	2301      	movs	r3, #1
 800510a:	77fb      	strb	r3, [r7, #31]
 800510c:	e076      	b.n	80051fc <UART_SetConfig+0x348>
 800510e:	2302      	movs	r3, #2
 8005110:	77fb      	strb	r3, [r7, #31]
 8005112:	e073      	b.n	80051fc <UART_SetConfig+0x348>
 8005114:	2304      	movs	r3, #4
 8005116:	77fb      	strb	r3, [r7, #31]
 8005118:	e070      	b.n	80051fc <UART_SetConfig+0x348>
 800511a:	2308      	movs	r3, #8
 800511c:	77fb      	strb	r3, [r7, #31]
 800511e:	e06d      	b.n	80051fc <UART_SetConfig+0x348>
 8005120:	2310      	movs	r3, #16
 8005122:	77fb      	strb	r3, [r7, #31]
 8005124:	e06a      	b.n	80051fc <UART_SetConfig+0x348>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a1b      	ldr	r2, [pc, #108]	; (8005198 <UART_SetConfig+0x2e4>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d138      	bne.n	80051a2 <UART_SetConfig+0x2ee>
 8005130:	4b13      	ldr	r3, [pc, #76]	; (8005180 <UART_SetConfig+0x2cc>)
 8005132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005136:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800513a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800513e:	d017      	beq.n	8005170 <UART_SetConfig+0x2bc>
 8005140:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005144:	d82a      	bhi.n	800519c <UART_SetConfig+0x2e8>
 8005146:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800514a:	d00b      	beq.n	8005164 <UART_SetConfig+0x2b0>
 800514c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005150:	d824      	bhi.n	800519c <UART_SetConfig+0x2e8>
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <UART_SetConfig+0x2aa>
 8005156:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800515a:	d006      	beq.n	800516a <UART_SetConfig+0x2b6>
 800515c:	e01e      	b.n	800519c <UART_SetConfig+0x2e8>
 800515e:	2300      	movs	r3, #0
 8005160:	77fb      	strb	r3, [r7, #31]
 8005162:	e04b      	b.n	80051fc <UART_SetConfig+0x348>
 8005164:	2302      	movs	r3, #2
 8005166:	77fb      	strb	r3, [r7, #31]
 8005168:	e048      	b.n	80051fc <UART_SetConfig+0x348>
 800516a:	2304      	movs	r3, #4
 800516c:	77fb      	strb	r3, [r7, #31]
 800516e:	e045      	b.n	80051fc <UART_SetConfig+0x348>
 8005170:	2308      	movs	r3, #8
 8005172:	77fb      	strb	r3, [r7, #31]
 8005174:	e042      	b.n	80051fc <UART_SetConfig+0x348>
 8005176:	bf00      	nop
 8005178:	efff69f3 	.word	0xefff69f3
 800517c:	40011000 	.word	0x40011000
 8005180:	40023800 	.word	0x40023800
 8005184:	40004400 	.word	0x40004400
 8005188:	40004800 	.word	0x40004800
 800518c:	40004c00 	.word	0x40004c00
 8005190:	40005000 	.word	0x40005000
 8005194:	40011400 	.word	0x40011400
 8005198:	40007800 	.word	0x40007800
 800519c:	2310      	movs	r3, #16
 800519e:	77fb      	strb	r3, [r7, #31]
 80051a0:	e02c      	b.n	80051fc <UART_SetConfig+0x348>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a72      	ldr	r2, [pc, #456]	; (8005370 <UART_SetConfig+0x4bc>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d125      	bne.n	80051f8 <UART_SetConfig+0x344>
 80051ac:	4b71      	ldr	r3, [pc, #452]	; (8005374 <UART_SetConfig+0x4c0>)
 80051ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80051b6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80051ba:	d017      	beq.n	80051ec <UART_SetConfig+0x338>
 80051bc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80051c0:	d817      	bhi.n	80051f2 <UART_SetConfig+0x33e>
 80051c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051c6:	d00b      	beq.n	80051e0 <UART_SetConfig+0x32c>
 80051c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051cc:	d811      	bhi.n	80051f2 <UART_SetConfig+0x33e>
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <UART_SetConfig+0x326>
 80051d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051d6:	d006      	beq.n	80051e6 <UART_SetConfig+0x332>
 80051d8:	e00b      	b.n	80051f2 <UART_SetConfig+0x33e>
 80051da:	2300      	movs	r3, #0
 80051dc:	77fb      	strb	r3, [r7, #31]
 80051de:	e00d      	b.n	80051fc <UART_SetConfig+0x348>
 80051e0:	2302      	movs	r3, #2
 80051e2:	77fb      	strb	r3, [r7, #31]
 80051e4:	e00a      	b.n	80051fc <UART_SetConfig+0x348>
 80051e6:	2304      	movs	r3, #4
 80051e8:	77fb      	strb	r3, [r7, #31]
 80051ea:	e007      	b.n	80051fc <UART_SetConfig+0x348>
 80051ec:	2308      	movs	r3, #8
 80051ee:	77fb      	strb	r3, [r7, #31]
 80051f0:	e004      	b.n	80051fc <UART_SetConfig+0x348>
 80051f2:	2310      	movs	r3, #16
 80051f4:	77fb      	strb	r3, [r7, #31]
 80051f6:	e001      	b.n	80051fc <UART_SetConfig+0x348>
 80051f8:	2310      	movs	r3, #16
 80051fa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	69db      	ldr	r3, [r3, #28]
 8005200:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005204:	d15b      	bne.n	80052be <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005206:	7ffb      	ldrb	r3, [r7, #31]
 8005208:	2b08      	cmp	r3, #8
 800520a:	d828      	bhi.n	800525e <UART_SetConfig+0x3aa>
 800520c:	a201      	add	r2, pc, #4	; (adr r2, 8005214 <UART_SetConfig+0x360>)
 800520e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005212:	bf00      	nop
 8005214:	08005239 	.word	0x08005239
 8005218:	08005241 	.word	0x08005241
 800521c:	08005249 	.word	0x08005249
 8005220:	0800525f 	.word	0x0800525f
 8005224:	0800524f 	.word	0x0800524f
 8005228:	0800525f 	.word	0x0800525f
 800522c:	0800525f 	.word	0x0800525f
 8005230:	0800525f 	.word	0x0800525f
 8005234:	08005257 	.word	0x08005257
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005238:	f7fe f84c 	bl	80032d4 <HAL_RCC_GetPCLK1Freq>
 800523c:	61b8      	str	r0, [r7, #24]
        break;
 800523e:	e013      	b.n	8005268 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005240:	f7fe f85c 	bl	80032fc <HAL_RCC_GetPCLK2Freq>
 8005244:	61b8      	str	r0, [r7, #24]
        break;
 8005246:	e00f      	b.n	8005268 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005248:	4b4b      	ldr	r3, [pc, #300]	; (8005378 <UART_SetConfig+0x4c4>)
 800524a:	61bb      	str	r3, [r7, #24]
        break;
 800524c:	e00c      	b.n	8005268 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800524e:	f7fd ff6f 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 8005252:	61b8      	str	r0, [r7, #24]
        break;
 8005254:	e008      	b.n	8005268 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800525a:	61bb      	str	r3, [r7, #24]
        break;
 800525c:	e004      	b.n	8005268 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800525e:	2300      	movs	r3, #0
 8005260:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	77bb      	strb	r3, [r7, #30]
        break;
 8005266:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d074      	beq.n	8005358 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	005a      	lsls	r2, r3, #1
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	085b      	lsrs	r3, r3, #1
 8005278:	441a      	add	r2, r3
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005282:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	2b0f      	cmp	r3, #15
 8005288:	d916      	bls.n	80052b8 <UART_SetConfig+0x404>
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005290:	d212      	bcs.n	80052b8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	b29b      	uxth	r3, r3
 8005296:	f023 030f 	bic.w	r3, r3, #15
 800529a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	085b      	lsrs	r3, r3, #1
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	f003 0307 	and.w	r3, r3, #7
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	89fb      	ldrh	r3, [r7, #14]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	89fa      	ldrh	r2, [r7, #14]
 80052b4:	60da      	str	r2, [r3, #12]
 80052b6:	e04f      	b.n	8005358 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	77bb      	strb	r3, [r7, #30]
 80052bc:	e04c      	b.n	8005358 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052be:	7ffb      	ldrb	r3, [r7, #31]
 80052c0:	2b08      	cmp	r3, #8
 80052c2:	d828      	bhi.n	8005316 <UART_SetConfig+0x462>
 80052c4:	a201      	add	r2, pc, #4	; (adr r2, 80052cc <UART_SetConfig+0x418>)
 80052c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ca:	bf00      	nop
 80052cc:	080052f1 	.word	0x080052f1
 80052d0:	080052f9 	.word	0x080052f9
 80052d4:	08005301 	.word	0x08005301
 80052d8:	08005317 	.word	0x08005317
 80052dc:	08005307 	.word	0x08005307
 80052e0:	08005317 	.word	0x08005317
 80052e4:	08005317 	.word	0x08005317
 80052e8:	08005317 	.word	0x08005317
 80052ec:	0800530f 	.word	0x0800530f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052f0:	f7fd fff0 	bl	80032d4 <HAL_RCC_GetPCLK1Freq>
 80052f4:	61b8      	str	r0, [r7, #24]
        break;
 80052f6:	e013      	b.n	8005320 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052f8:	f7fe f800 	bl	80032fc <HAL_RCC_GetPCLK2Freq>
 80052fc:	61b8      	str	r0, [r7, #24]
        break;
 80052fe:	e00f      	b.n	8005320 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005300:	4b1d      	ldr	r3, [pc, #116]	; (8005378 <UART_SetConfig+0x4c4>)
 8005302:	61bb      	str	r3, [r7, #24]
        break;
 8005304:	e00c      	b.n	8005320 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005306:	f7fd ff13 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 800530a:	61b8      	str	r0, [r7, #24]
        break;
 800530c:	e008      	b.n	8005320 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800530e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005312:	61bb      	str	r3, [r7, #24]
        break;
 8005314:	e004      	b.n	8005320 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005316:	2300      	movs	r3, #0
 8005318:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	77bb      	strb	r3, [r7, #30]
        break;
 800531e:	bf00      	nop
    }

    if (pclk != 0U)
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d018      	beq.n	8005358 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	085a      	lsrs	r2, r3, #1
 800532c:	69bb      	ldr	r3, [r7, #24]
 800532e:	441a      	add	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	fbb2 f3f3 	udiv	r3, r2, r3
 8005338:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	2b0f      	cmp	r3, #15
 800533e:	d909      	bls.n	8005354 <UART_SetConfig+0x4a0>
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005346:	d205      	bcs.n	8005354 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	b29a      	uxth	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	60da      	str	r2, [r3, #12]
 8005352:	e001      	b.n	8005358 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005364:	7fbb      	ldrb	r3, [r7, #30]
}
 8005366:	4618      	mov	r0, r3
 8005368:	3720      	adds	r7, #32
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	40007c00 	.word	0x40007c00
 8005374:	40023800 	.word	0x40023800
 8005378:	00f42400 	.word	0x00f42400

0800537c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00a      	beq.n	80053a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	f003 0302 	and.w	r3, r3, #2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00a      	beq.n	80053c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053cc:	f003 0304 	and.w	r3, r3, #4
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00a      	beq.n	80053ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ee:	f003 0308 	and.w	r3, r3, #8
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00a      	beq.n	800540c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005410:	f003 0310 	and.w	r3, r3, #16
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00a      	beq.n	800542e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005432:	f003 0320 	and.w	r3, r3, #32
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00a      	beq.n	8005450 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	430a      	orrs	r2, r1
 800544e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005458:	2b00      	cmp	r3, #0
 800545a:	d01a      	beq.n	8005492 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005476:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800547a:	d10a      	bne.n	8005492 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	430a      	orrs	r2, r1
 8005490:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00a      	beq.n	80054b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	430a      	orrs	r2, r1
 80054b2:	605a      	str	r2, [r3, #4]
  }
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b086      	sub	sp, #24
 80054c4:	af02      	add	r7, sp, #8
 80054c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054d0:	f7fc f8f2 	bl	80016b8 <HAL_GetTick>
 80054d4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0308 	and.w	r3, r3, #8
 80054e0:	2b08      	cmp	r3, #8
 80054e2:	d10e      	bne.n	8005502 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054e8:	9300      	str	r3, [sp, #0]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 f831 	bl	800555a <UART_WaitOnFlagUntilTimeout>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d001      	beq.n	8005502 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e027      	b.n	8005552 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0304 	and.w	r3, r3, #4
 800550c:	2b04      	cmp	r3, #4
 800550e:	d10e      	bne.n	800552e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005510:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005514:	9300      	str	r3, [sp, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f81b 	bl	800555a <UART_WaitOnFlagUntilTimeout>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e011      	b.n	8005552 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2220      	movs	r2, #32
 8005532:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2220      	movs	r2, #32
 8005538:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800555a:	b580      	push	{r7, lr}
 800555c:	b09c      	sub	sp, #112	; 0x70
 800555e:	af00      	add	r7, sp, #0
 8005560:	60f8      	str	r0, [r7, #12]
 8005562:	60b9      	str	r1, [r7, #8]
 8005564:	603b      	str	r3, [r7, #0]
 8005566:	4613      	mov	r3, r2
 8005568:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800556a:	e0a7      	b.n	80056bc <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800556c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800556e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005572:	f000 80a3 	beq.w	80056bc <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005576:	f7fc f89f 	bl	80016b8 <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005582:	429a      	cmp	r2, r3
 8005584:	d302      	bcc.n	800558c <UART_WaitOnFlagUntilTimeout+0x32>
 8005586:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005588:	2b00      	cmp	r3, #0
 800558a:	d13f      	bne.n	800560c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005592:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005594:	e853 3f00 	ldrex	r3, [r3]
 8005598:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800559a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800559c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055a0:	667b      	str	r3, [r7, #100]	; 0x64
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	461a      	mov	r2, r3
 80055a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055ac:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80055b0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80055b2:	e841 2300 	strex	r3, r2, [r1]
 80055b6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80055b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1e6      	bne.n	800558c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	3308      	adds	r3, #8
 80055c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055c8:	e853 3f00 	ldrex	r3, [r3]
 80055cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055d0:	f023 0301 	bic.w	r3, r3, #1
 80055d4:	663b      	str	r3, [r7, #96]	; 0x60
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	3308      	adds	r3, #8
 80055dc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80055de:	64ba      	str	r2, [r7, #72]	; 0x48
 80055e0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80055e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055e6:	e841 2300 	strex	r3, r2, [r1]
 80055ea:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80055ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d1e5      	bne.n	80055be <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2220      	movs	r2, #32
 80055f6:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2220      	movs	r2, #32
 80055fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e068      	b.n	80056de <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0304 	and.w	r3, r3, #4
 8005616:	2b00      	cmp	r3, #0
 8005618:	d050      	beq.n	80056bc <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	69db      	ldr	r3, [r3, #28]
 8005620:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005624:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005628:	d148      	bne.n	80056bc <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005632:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800563c:	e853 3f00 	ldrex	r3, [r3]
 8005640:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005644:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005648:	66fb      	str	r3, [r7, #108]	; 0x6c
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	461a      	mov	r2, r3
 8005650:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005652:	637b      	str	r3, [r7, #52]	; 0x34
 8005654:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005656:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005658:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800565a:	e841 2300 	strex	r3, r2, [r1]
 800565e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005662:	2b00      	cmp	r3, #0
 8005664:	d1e6      	bne.n	8005634 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	3308      	adds	r3, #8
 800566c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	e853 3f00 	ldrex	r3, [r3]
 8005674:	613b      	str	r3, [r7, #16]
   return(result);
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	f023 0301 	bic.w	r3, r3, #1
 800567c:	66bb      	str	r3, [r7, #104]	; 0x68
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	3308      	adds	r3, #8
 8005684:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005686:	623a      	str	r2, [r7, #32]
 8005688:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568a:	69f9      	ldr	r1, [r7, #28]
 800568c:	6a3a      	ldr	r2, [r7, #32]
 800568e:	e841 2300 	strex	r3, r2, [r1]
 8005692:	61bb      	str	r3, [r7, #24]
   return(result);
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d1e5      	bne.n	8005666 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2220      	movs	r2, #32
 800569e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2220      	movs	r2, #32
 80056ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e010      	b.n	80056de <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	69da      	ldr	r2, [r3, #28]
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	4013      	ands	r3, r2
 80056c6:	68ba      	ldr	r2, [r7, #8]
 80056c8:	429a      	cmp	r2, r3
 80056ca:	bf0c      	ite	eq
 80056cc:	2301      	moveq	r3, #1
 80056ce:	2300      	movne	r3, #0
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	461a      	mov	r2, r3
 80056d4:	79fb      	ldrb	r3, [r7, #7]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	f43f af48 	beq.w	800556c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3770      	adds	r7, #112	; 0x70
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}

080056e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056e6:	b480      	push	{r7}
 80056e8:	b095      	sub	sp, #84	; 0x54
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056f6:	e853 3f00 	ldrex	r3, [r3]
 80056fa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005702:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	461a      	mov	r2, r3
 800570a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800570c:	643b      	str	r3, [r7, #64]	; 0x40
 800570e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005710:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005712:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005714:	e841 2300 	strex	r3, r2, [r1]
 8005718:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800571a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1e6      	bne.n	80056ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	3308      	adds	r3, #8
 8005726:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005728:	6a3b      	ldr	r3, [r7, #32]
 800572a:	e853 3f00 	ldrex	r3, [r3]
 800572e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	f023 0301 	bic.w	r3, r3, #1
 8005736:	64bb      	str	r3, [r7, #72]	; 0x48
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	3308      	adds	r3, #8
 800573e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005740:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005742:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005744:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005746:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005748:	e841 2300 	strex	r3, r2, [r1]
 800574c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800574e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005750:	2b00      	cmp	r3, #0
 8005752:	d1e5      	bne.n	8005720 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005758:	2b01      	cmp	r3, #1
 800575a:	d118      	bne.n	800578e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	e853 3f00 	ldrex	r3, [r3]
 8005768:	60bb      	str	r3, [r7, #8]
   return(result);
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	f023 0310 	bic.w	r3, r3, #16
 8005770:	647b      	str	r3, [r7, #68]	; 0x44
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	461a      	mov	r2, r3
 8005778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800577a:	61bb      	str	r3, [r7, #24]
 800577c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577e:	6979      	ldr	r1, [r7, #20]
 8005780:	69ba      	ldr	r2, [r7, #24]
 8005782:	e841 2300 	strex	r3, r2, [r1]
 8005786:	613b      	str	r3, [r7, #16]
   return(result);
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1e6      	bne.n	800575c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2220      	movs	r2, #32
 8005792:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80057a2:	bf00      	nop
 80057a4:	3754      	adds	r7, #84	; 0x54
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057ae:	b580      	push	{r7, lr}
 80057b0:	b084      	sub	sp, #16
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f7ff fb51 	bl	8004e74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057d2:	bf00      	nop
 80057d4:	3710      	adds	r7, #16
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b088      	sub	sp, #32
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	e853 3f00 	ldrex	r3, [r3]
 80057ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057f6:	61fb      	str	r3, [r7, #28]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	461a      	mov	r2, r3
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	61bb      	str	r3, [r7, #24]
 8005802:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005804:	6979      	ldr	r1, [r7, #20]
 8005806:	69ba      	ldr	r2, [r7, #24]
 8005808:	e841 2300 	strex	r3, r2, [r1]
 800580c:	613b      	str	r3, [r7, #16]
   return(result);
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1e6      	bne.n	80057e2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2220      	movs	r2, #32
 8005818:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f7ff fb1d 	bl	8004e60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005826:	bf00      	nop
 8005828:	3720      	adds	r7, #32
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
	...

08005830 <siprintf>:
 8005830:	b40e      	push	{r1, r2, r3}
 8005832:	b500      	push	{lr}
 8005834:	b09c      	sub	sp, #112	; 0x70
 8005836:	ab1d      	add	r3, sp, #116	; 0x74
 8005838:	9002      	str	r0, [sp, #8]
 800583a:	9006      	str	r0, [sp, #24]
 800583c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005840:	4809      	ldr	r0, [pc, #36]	; (8005868 <siprintf+0x38>)
 8005842:	9107      	str	r1, [sp, #28]
 8005844:	9104      	str	r1, [sp, #16]
 8005846:	4909      	ldr	r1, [pc, #36]	; (800586c <siprintf+0x3c>)
 8005848:	f853 2b04 	ldr.w	r2, [r3], #4
 800584c:	9105      	str	r1, [sp, #20]
 800584e:	6800      	ldr	r0, [r0, #0]
 8005850:	9301      	str	r3, [sp, #4]
 8005852:	a902      	add	r1, sp, #8
 8005854:	f000 f89a 	bl	800598c <_svfiprintf_r>
 8005858:	9b02      	ldr	r3, [sp, #8]
 800585a:	2200      	movs	r2, #0
 800585c:	701a      	strb	r2, [r3, #0]
 800585e:	b01c      	add	sp, #112	; 0x70
 8005860:	f85d eb04 	ldr.w	lr, [sp], #4
 8005864:	b003      	add	sp, #12
 8005866:	4770      	bx	lr
 8005868:	20000058 	.word	0x20000058
 800586c:	ffff0208 	.word	0xffff0208

08005870 <memset>:
 8005870:	4402      	add	r2, r0
 8005872:	4603      	mov	r3, r0
 8005874:	4293      	cmp	r3, r2
 8005876:	d100      	bne.n	800587a <memset+0xa>
 8005878:	4770      	bx	lr
 800587a:	f803 1b01 	strb.w	r1, [r3], #1
 800587e:	e7f9      	b.n	8005874 <memset+0x4>

08005880 <__errno>:
 8005880:	4b01      	ldr	r3, [pc, #4]	; (8005888 <__errno+0x8>)
 8005882:	6818      	ldr	r0, [r3, #0]
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	20000058 	.word	0x20000058

0800588c <__libc_init_array>:
 800588c:	b570      	push	{r4, r5, r6, lr}
 800588e:	4d0d      	ldr	r5, [pc, #52]	; (80058c4 <__libc_init_array+0x38>)
 8005890:	4c0d      	ldr	r4, [pc, #52]	; (80058c8 <__libc_init_array+0x3c>)
 8005892:	1b64      	subs	r4, r4, r5
 8005894:	10a4      	asrs	r4, r4, #2
 8005896:	2600      	movs	r6, #0
 8005898:	42a6      	cmp	r6, r4
 800589a:	d109      	bne.n	80058b0 <__libc_init_array+0x24>
 800589c:	4d0b      	ldr	r5, [pc, #44]	; (80058cc <__libc_init_array+0x40>)
 800589e:	4c0c      	ldr	r4, [pc, #48]	; (80058d0 <__libc_init_array+0x44>)
 80058a0:	f000 fc6a 	bl	8006178 <_init>
 80058a4:	1b64      	subs	r4, r4, r5
 80058a6:	10a4      	asrs	r4, r4, #2
 80058a8:	2600      	movs	r6, #0
 80058aa:	42a6      	cmp	r6, r4
 80058ac:	d105      	bne.n	80058ba <__libc_init_array+0x2e>
 80058ae:	bd70      	pop	{r4, r5, r6, pc}
 80058b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058b4:	4798      	blx	r3
 80058b6:	3601      	adds	r6, #1
 80058b8:	e7ee      	b.n	8005898 <__libc_init_array+0xc>
 80058ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80058be:	4798      	blx	r3
 80058c0:	3601      	adds	r6, #1
 80058c2:	e7f2      	b.n	80058aa <__libc_init_array+0x1e>
 80058c4:	0800620c 	.word	0x0800620c
 80058c8:	0800620c 	.word	0x0800620c
 80058cc:	0800620c 	.word	0x0800620c
 80058d0:	08006210 	.word	0x08006210

080058d4 <__retarget_lock_acquire_recursive>:
 80058d4:	4770      	bx	lr

080058d6 <__retarget_lock_release_recursive>:
 80058d6:	4770      	bx	lr

080058d8 <__ssputs_r>:
 80058d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058dc:	688e      	ldr	r6, [r1, #8]
 80058de:	461f      	mov	r7, r3
 80058e0:	42be      	cmp	r6, r7
 80058e2:	680b      	ldr	r3, [r1, #0]
 80058e4:	4682      	mov	sl, r0
 80058e6:	460c      	mov	r4, r1
 80058e8:	4690      	mov	r8, r2
 80058ea:	d82c      	bhi.n	8005946 <__ssputs_r+0x6e>
 80058ec:	898a      	ldrh	r2, [r1, #12]
 80058ee:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80058f2:	d026      	beq.n	8005942 <__ssputs_r+0x6a>
 80058f4:	6965      	ldr	r5, [r4, #20]
 80058f6:	6909      	ldr	r1, [r1, #16]
 80058f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058fc:	eba3 0901 	sub.w	r9, r3, r1
 8005900:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005904:	1c7b      	adds	r3, r7, #1
 8005906:	444b      	add	r3, r9
 8005908:	106d      	asrs	r5, r5, #1
 800590a:	429d      	cmp	r5, r3
 800590c:	bf38      	it	cc
 800590e:	461d      	movcc	r5, r3
 8005910:	0553      	lsls	r3, r2, #21
 8005912:	d527      	bpl.n	8005964 <__ssputs_r+0x8c>
 8005914:	4629      	mov	r1, r5
 8005916:	f000 f957 	bl	8005bc8 <_malloc_r>
 800591a:	4606      	mov	r6, r0
 800591c:	b360      	cbz	r0, 8005978 <__ssputs_r+0xa0>
 800591e:	6921      	ldr	r1, [r4, #16]
 8005920:	464a      	mov	r2, r9
 8005922:	f000 fbc7 	bl	80060b4 <memcpy>
 8005926:	89a3      	ldrh	r3, [r4, #12]
 8005928:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800592c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005930:	81a3      	strh	r3, [r4, #12]
 8005932:	6126      	str	r6, [r4, #16]
 8005934:	6165      	str	r5, [r4, #20]
 8005936:	444e      	add	r6, r9
 8005938:	eba5 0509 	sub.w	r5, r5, r9
 800593c:	6026      	str	r6, [r4, #0]
 800593e:	60a5      	str	r5, [r4, #8]
 8005940:	463e      	mov	r6, r7
 8005942:	42be      	cmp	r6, r7
 8005944:	d900      	bls.n	8005948 <__ssputs_r+0x70>
 8005946:	463e      	mov	r6, r7
 8005948:	6820      	ldr	r0, [r4, #0]
 800594a:	4632      	mov	r2, r6
 800594c:	4641      	mov	r1, r8
 800594e:	f000 fb86 	bl	800605e <memmove>
 8005952:	68a3      	ldr	r3, [r4, #8]
 8005954:	1b9b      	subs	r3, r3, r6
 8005956:	60a3      	str	r3, [r4, #8]
 8005958:	6823      	ldr	r3, [r4, #0]
 800595a:	4433      	add	r3, r6
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	2000      	movs	r0, #0
 8005960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005964:	462a      	mov	r2, r5
 8005966:	f000 fb4b 	bl	8006000 <_realloc_r>
 800596a:	4606      	mov	r6, r0
 800596c:	2800      	cmp	r0, #0
 800596e:	d1e0      	bne.n	8005932 <__ssputs_r+0x5a>
 8005970:	6921      	ldr	r1, [r4, #16]
 8005972:	4650      	mov	r0, sl
 8005974:	f000 fbac 	bl	80060d0 <_free_r>
 8005978:	230c      	movs	r3, #12
 800597a:	f8ca 3000 	str.w	r3, [sl]
 800597e:	89a3      	ldrh	r3, [r4, #12]
 8005980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005984:	81a3      	strh	r3, [r4, #12]
 8005986:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800598a:	e7e9      	b.n	8005960 <__ssputs_r+0x88>

0800598c <_svfiprintf_r>:
 800598c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005990:	4698      	mov	r8, r3
 8005992:	898b      	ldrh	r3, [r1, #12]
 8005994:	061b      	lsls	r3, r3, #24
 8005996:	b09d      	sub	sp, #116	; 0x74
 8005998:	4607      	mov	r7, r0
 800599a:	460d      	mov	r5, r1
 800599c:	4614      	mov	r4, r2
 800599e:	d50e      	bpl.n	80059be <_svfiprintf_r+0x32>
 80059a0:	690b      	ldr	r3, [r1, #16]
 80059a2:	b963      	cbnz	r3, 80059be <_svfiprintf_r+0x32>
 80059a4:	2140      	movs	r1, #64	; 0x40
 80059a6:	f000 f90f 	bl	8005bc8 <_malloc_r>
 80059aa:	6028      	str	r0, [r5, #0]
 80059ac:	6128      	str	r0, [r5, #16]
 80059ae:	b920      	cbnz	r0, 80059ba <_svfiprintf_r+0x2e>
 80059b0:	230c      	movs	r3, #12
 80059b2:	603b      	str	r3, [r7, #0]
 80059b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059b8:	e0d0      	b.n	8005b5c <_svfiprintf_r+0x1d0>
 80059ba:	2340      	movs	r3, #64	; 0x40
 80059bc:	616b      	str	r3, [r5, #20]
 80059be:	2300      	movs	r3, #0
 80059c0:	9309      	str	r3, [sp, #36]	; 0x24
 80059c2:	2320      	movs	r3, #32
 80059c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80059cc:	2330      	movs	r3, #48	; 0x30
 80059ce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005b74 <_svfiprintf_r+0x1e8>
 80059d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059d6:	f04f 0901 	mov.w	r9, #1
 80059da:	4623      	mov	r3, r4
 80059dc:	469a      	mov	sl, r3
 80059de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059e2:	b10a      	cbz	r2, 80059e8 <_svfiprintf_r+0x5c>
 80059e4:	2a25      	cmp	r2, #37	; 0x25
 80059e6:	d1f9      	bne.n	80059dc <_svfiprintf_r+0x50>
 80059e8:	ebba 0b04 	subs.w	fp, sl, r4
 80059ec:	d00b      	beq.n	8005a06 <_svfiprintf_r+0x7a>
 80059ee:	465b      	mov	r3, fp
 80059f0:	4622      	mov	r2, r4
 80059f2:	4629      	mov	r1, r5
 80059f4:	4638      	mov	r0, r7
 80059f6:	f7ff ff6f 	bl	80058d8 <__ssputs_r>
 80059fa:	3001      	adds	r0, #1
 80059fc:	f000 80a9 	beq.w	8005b52 <_svfiprintf_r+0x1c6>
 8005a00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a02:	445a      	add	r2, fp
 8005a04:	9209      	str	r2, [sp, #36]	; 0x24
 8005a06:	f89a 3000 	ldrb.w	r3, [sl]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f000 80a1 	beq.w	8005b52 <_svfiprintf_r+0x1c6>
 8005a10:	2300      	movs	r3, #0
 8005a12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a1a:	f10a 0a01 	add.w	sl, sl, #1
 8005a1e:	9304      	str	r3, [sp, #16]
 8005a20:	9307      	str	r3, [sp, #28]
 8005a22:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a26:	931a      	str	r3, [sp, #104]	; 0x68
 8005a28:	4654      	mov	r4, sl
 8005a2a:	2205      	movs	r2, #5
 8005a2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a30:	4850      	ldr	r0, [pc, #320]	; (8005b74 <_svfiprintf_r+0x1e8>)
 8005a32:	f7fa fc05 	bl	8000240 <memchr>
 8005a36:	9a04      	ldr	r2, [sp, #16]
 8005a38:	b9d8      	cbnz	r0, 8005a72 <_svfiprintf_r+0xe6>
 8005a3a:	06d0      	lsls	r0, r2, #27
 8005a3c:	bf44      	itt	mi
 8005a3e:	2320      	movmi	r3, #32
 8005a40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a44:	0711      	lsls	r1, r2, #28
 8005a46:	bf44      	itt	mi
 8005a48:	232b      	movmi	r3, #43	; 0x2b
 8005a4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a4e:	f89a 3000 	ldrb.w	r3, [sl]
 8005a52:	2b2a      	cmp	r3, #42	; 0x2a
 8005a54:	d015      	beq.n	8005a82 <_svfiprintf_r+0xf6>
 8005a56:	9a07      	ldr	r2, [sp, #28]
 8005a58:	4654      	mov	r4, sl
 8005a5a:	2000      	movs	r0, #0
 8005a5c:	f04f 0c0a 	mov.w	ip, #10
 8005a60:	4621      	mov	r1, r4
 8005a62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a66:	3b30      	subs	r3, #48	; 0x30
 8005a68:	2b09      	cmp	r3, #9
 8005a6a:	d94d      	bls.n	8005b08 <_svfiprintf_r+0x17c>
 8005a6c:	b1b0      	cbz	r0, 8005a9c <_svfiprintf_r+0x110>
 8005a6e:	9207      	str	r2, [sp, #28]
 8005a70:	e014      	b.n	8005a9c <_svfiprintf_r+0x110>
 8005a72:	eba0 0308 	sub.w	r3, r0, r8
 8005a76:	fa09 f303 	lsl.w	r3, r9, r3
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	9304      	str	r3, [sp, #16]
 8005a7e:	46a2      	mov	sl, r4
 8005a80:	e7d2      	b.n	8005a28 <_svfiprintf_r+0x9c>
 8005a82:	9b03      	ldr	r3, [sp, #12]
 8005a84:	1d19      	adds	r1, r3, #4
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	9103      	str	r1, [sp, #12]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	bfbb      	ittet	lt
 8005a8e:	425b      	neglt	r3, r3
 8005a90:	f042 0202 	orrlt.w	r2, r2, #2
 8005a94:	9307      	strge	r3, [sp, #28]
 8005a96:	9307      	strlt	r3, [sp, #28]
 8005a98:	bfb8      	it	lt
 8005a9a:	9204      	strlt	r2, [sp, #16]
 8005a9c:	7823      	ldrb	r3, [r4, #0]
 8005a9e:	2b2e      	cmp	r3, #46	; 0x2e
 8005aa0:	d10c      	bne.n	8005abc <_svfiprintf_r+0x130>
 8005aa2:	7863      	ldrb	r3, [r4, #1]
 8005aa4:	2b2a      	cmp	r3, #42	; 0x2a
 8005aa6:	d134      	bne.n	8005b12 <_svfiprintf_r+0x186>
 8005aa8:	9b03      	ldr	r3, [sp, #12]
 8005aaa:	1d1a      	adds	r2, r3, #4
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	9203      	str	r2, [sp, #12]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	bfb8      	it	lt
 8005ab4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005ab8:	3402      	adds	r4, #2
 8005aba:	9305      	str	r3, [sp, #20]
 8005abc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005b84 <_svfiprintf_r+0x1f8>
 8005ac0:	7821      	ldrb	r1, [r4, #0]
 8005ac2:	2203      	movs	r2, #3
 8005ac4:	4650      	mov	r0, sl
 8005ac6:	f7fa fbbb 	bl	8000240 <memchr>
 8005aca:	b138      	cbz	r0, 8005adc <_svfiprintf_r+0x150>
 8005acc:	9b04      	ldr	r3, [sp, #16]
 8005ace:	eba0 000a 	sub.w	r0, r0, sl
 8005ad2:	2240      	movs	r2, #64	; 0x40
 8005ad4:	4082      	lsls	r2, r0
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	3401      	adds	r4, #1
 8005ada:	9304      	str	r3, [sp, #16]
 8005adc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ae0:	4825      	ldr	r0, [pc, #148]	; (8005b78 <_svfiprintf_r+0x1ec>)
 8005ae2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ae6:	2206      	movs	r2, #6
 8005ae8:	f7fa fbaa 	bl	8000240 <memchr>
 8005aec:	2800      	cmp	r0, #0
 8005aee:	d038      	beq.n	8005b62 <_svfiprintf_r+0x1d6>
 8005af0:	4b22      	ldr	r3, [pc, #136]	; (8005b7c <_svfiprintf_r+0x1f0>)
 8005af2:	bb1b      	cbnz	r3, 8005b3c <_svfiprintf_r+0x1b0>
 8005af4:	9b03      	ldr	r3, [sp, #12]
 8005af6:	3307      	adds	r3, #7
 8005af8:	f023 0307 	bic.w	r3, r3, #7
 8005afc:	3308      	adds	r3, #8
 8005afe:	9303      	str	r3, [sp, #12]
 8005b00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b02:	4433      	add	r3, r6
 8005b04:	9309      	str	r3, [sp, #36]	; 0x24
 8005b06:	e768      	b.n	80059da <_svfiprintf_r+0x4e>
 8005b08:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b0c:	460c      	mov	r4, r1
 8005b0e:	2001      	movs	r0, #1
 8005b10:	e7a6      	b.n	8005a60 <_svfiprintf_r+0xd4>
 8005b12:	2300      	movs	r3, #0
 8005b14:	3401      	adds	r4, #1
 8005b16:	9305      	str	r3, [sp, #20]
 8005b18:	4619      	mov	r1, r3
 8005b1a:	f04f 0c0a 	mov.w	ip, #10
 8005b1e:	4620      	mov	r0, r4
 8005b20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b24:	3a30      	subs	r2, #48	; 0x30
 8005b26:	2a09      	cmp	r2, #9
 8005b28:	d903      	bls.n	8005b32 <_svfiprintf_r+0x1a6>
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d0c6      	beq.n	8005abc <_svfiprintf_r+0x130>
 8005b2e:	9105      	str	r1, [sp, #20]
 8005b30:	e7c4      	b.n	8005abc <_svfiprintf_r+0x130>
 8005b32:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b36:	4604      	mov	r4, r0
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e7f0      	b.n	8005b1e <_svfiprintf_r+0x192>
 8005b3c:	ab03      	add	r3, sp, #12
 8005b3e:	9300      	str	r3, [sp, #0]
 8005b40:	462a      	mov	r2, r5
 8005b42:	4b0f      	ldr	r3, [pc, #60]	; (8005b80 <_svfiprintf_r+0x1f4>)
 8005b44:	a904      	add	r1, sp, #16
 8005b46:	4638      	mov	r0, r7
 8005b48:	f3af 8000 	nop.w
 8005b4c:	1c42      	adds	r2, r0, #1
 8005b4e:	4606      	mov	r6, r0
 8005b50:	d1d6      	bne.n	8005b00 <_svfiprintf_r+0x174>
 8005b52:	89ab      	ldrh	r3, [r5, #12]
 8005b54:	065b      	lsls	r3, r3, #25
 8005b56:	f53f af2d 	bmi.w	80059b4 <_svfiprintf_r+0x28>
 8005b5a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b5c:	b01d      	add	sp, #116	; 0x74
 8005b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b62:	ab03      	add	r3, sp, #12
 8005b64:	9300      	str	r3, [sp, #0]
 8005b66:	462a      	mov	r2, r5
 8005b68:	4b05      	ldr	r3, [pc, #20]	; (8005b80 <_svfiprintf_r+0x1f4>)
 8005b6a:	a904      	add	r1, sp, #16
 8005b6c:	4638      	mov	r0, r7
 8005b6e:	f000 f919 	bl	8005da4 <_printf_i>
 8005b72:	e7eb      	b.n	8005b4c <_svfiprintf_r+0x1c0>
 8005b74:	080061d0 	.word	0x080061d0
 8005b78:	080061da 	.word	0x080061da
 8005b7c:	00000000 	.word	0x00000000
 8005b80:	080058d9 	.word	0x080058d9
 8005b84:	080061d6 	.word	0x080061d6

08005b88 <sbrk_aligned>:
 8005b88:	b570      	push	{r4, r5, r6, lr}
 8005b8a:	4e0e      	ldr	r6, [pc, #56]	; (8005bc4 <sbrk_aligned+0x3c>)
 8005b8c:	460c      	mov	r4, r1
 8005b8e:	6831      	ldr	r1, [r6, #0]
 8005b90:	4605      	mov	r5, r0
 8005b92:	b911      	cbnz	r1, 8005b9a <sbrk_aligned+0x12>
 8005b94:	f000 fa7e 	bl	8006094 <_sbrk_r>
 8005b98:	6030      	str	r0, [r6, #0]
 8005b9a:	4621      	mov	r1, r4
 8005b9c:	4628      	mov	r0, r5
 8005b9e:	f000 fa79 	bl	8006094 <_sbrk_r>
 8005ba2:	1c43      	adds	r3, r0, #1
 8005ba4:	d00a      	beq.n	8005bbc <sbrk_aligned+0x34>
 8005ba6:	1cc4      	adds	r4, r0, #3
 8005ba8:	f024 0403 	bic.w	r4, r4, #3
 8005bac:	42a0      	cmp	r0, r4
 8005bae:	d007      	beq.n	8005bc0 <sbrk_aligned+0x38>
 8005bb0:	1a21      	subs	r1, r4, r0
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	f000 fa6e 	bl	8006094 <_sbrk_r>
 8005bb8:	3001      	adds	r0, #1
 8005bba:	d101      	bne.n	8005bc0 <sbrk_aligned+0x38>
 8005bbc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005bc0:	4620      	mov	r0, r4
 8005bc2:	bd70      	pop	{r4, r5, r6, pc}
 8005bc4:	20000328 	.word	0x20000328

08005bc8 <_malloc_r>:
 8005bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bcc:	1ccd      	adds	r5, r1, #3
 8005bce:	f025 0503 	bic.w	r5, r5, #3
 8005bd2:	3508      	adds	r5, #8
 8005bd4:	2d0c      	cmp	r5, #12
 8005bd6:	bf38      	it	cc
 8005bd8:	250c      	movcc	r5, #12
 8005bda:	2d00      	cmp	r5, #0
 8005bdc:	4607      	mov	r7, r0
 8005bde:	db01      	blt.n	8005be4 <_malloc_r+0x1c>
 8005be0:	42a9      	cmp	r1, r5
 8005be2:	d905      	bls.n	8005bf0 <_malloc_r+0x28>
 8005be4:	230c      	movs	r3, #12
 8005be6:	603b      	str	r3, [r7, #0]
 8005be8:	2600      	movs	r6, #0
 8005bea:	4630      	mov	r0, r6
 8005bec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bf0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005cc4 <_malloc_r+0xfc>
 8005bf4:	f000 f9f8 	bl	8005fe8 <__malloc_lock>
 8005bf8:	f8d8 3000 	ldr.w	r3, [r8]
 8005bfc:	461c      	mov	r4, r3
 8005bfe:	bb5c      	cbnz	r4, 8005c58 <_malloc_r+0x90>
 8005c00:	4629      	mov	r1, r5
 8005c02:	4638      	mov	r0, r7
 8005c04:	f7ff ffc0 	bl	8005b88 <sbrk_aligned>
 8005c08:	1c43      	adds	r3, r0, #1
 8005c0a:	4604      	mov	r4, r0
 8005c0c:	d155      	bne.n	8005cba <_malloc_r+0xf2>
 8005c0e:	f8d8 4000 	ldr.w	r4, [r8]
 8005c12:	4626      	mov	r6, r4
 8005c14:	2e00      	cmp	r6, #0
 8005c16:	d145      	bne.n	8005ca4 <_malloc_r+0xdc>
 8005c18:	2c00      	cmp	r4, #0
 8005c1a:	d048      	beq.n	8005cae <_malloc_r+0xe6>
 8005c1c:	6823      	ldr	r3, [r4, #0]
 8005c1e:	4631      	mov	r1, r6
 8005c20:	4638      	mov	r0, r7
 8005c22:	eb04 0903 	add.w	r9, r4, r3
 8005c26:	f000 fa35 	bl	8006094 <_sbrk_r>
 8005c2a:	4581      	cmp	r9, r0
 8005c2c:	d13f      	bne.n	8005cae <_malloc_r+0xe6>
 8005c2e:	6821      	ldr	r1, [r4, #0]
 8005c30:	1a6d      	subs	r5, r5, r1
 8005c32:	4629      	mov	r1, r5
 8005c34:	4638      	mov	r0, r7
 8005c36:	f7ff ffa7 	bl	8005b88 <sbrk_aligned>
 8005c3a:	3001      	adds	r0, #1
 8005c3c:	d037      	beq.n	8005cae <_malloc_r+0xe6>
 8005c3e:	6823      	ldr	r3, [r4, #0]
 8005c40:	442b      	add	r3, r5
 8005c42:	6023      	str	r3, [r4, #0]
 8005c44:	f8d8 3000 	ldr.w	r3, [r8]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d038      	beq.n	8005cbe <_malloc_r+0xf6>
 8005c4c:	685a      	ldr	r2, [r3, #4]
 8005c4e:	42a2      	cmp	r2, r4
 8005c50:	d12b      	bne.n	8005caa <_malloc_r+0xe2>
 8005c52:	2200      	movs	r2, #0
 8005c54:	605a      	str	r2, [r3, #4]
 8005c56:	e00f      	b.n	8005c78 <_malloc_r+0xb0>
 8005c58:	6822      	ldr	r2, [r4, #0]
 8005c5a:	1b52      	subs	r2, r2, r5
 8005c5c:	d41f      	bmi.n	8005c9e <_malloc_r+0xd6>
 8005c5e:	2a0b      	cmp	r2, #11
 8005c60:	d917      	bls.n	8005c92 <_malloc_r+0xca>
 8005c62:	1961      	adds	r1, r4, r5
 8005c64:	42a3      	cmp	r3, r4
 8005c66:	6025      	str	r5, [r4, #0]
 8005c68:	bf18      	it	ne
 8005c6a:	6059      	strne	r1, [r3, #4]
 8005c6c:	6863      	ldr	r3, [r4, #4]
 8005c6e:	bf08      	it	eq
 8005c70:	f8c8 1000 	streq.w	r1, [r8]
 8005c74:	5162      	str	r2, [r4, r5]
 8005c76:	604b      	str	r3, [r1, #4]
 8005c78:	4638      	mov	r0, r7
 8005c7a:	f104 060b 	add.w	r6, r4, #11
 8005c7e:	f000 f9b9 	bl	8005ff4 <__malloc_unlock>
 8005c82:	f026 0607 	bic.w	r6, r6, #7
 8005c86:	1d23      	adds	r3, r4, #4
 8005c88:	1af2      	subs	r2, r6, r3
 8005c8a:	d0ae      	beq.n	8005bea <_malloc_r+0x22>
 8005c8c:	1b9b      	subs	r3, r3, r6
 8005c8e:	50a3      	str	r3, [r4, r2]
 8005c90:	e7ab      	b.n	8005bea <_malloc_r+0x22>
 8005c92:	42a3      	cmp	r3, r4
 8005c94:	6862      	ldr	r2, [r4, #4]
 8005c96:	d1dd      	bne.n	8005c54 <_malloc_r+0x8c>
 8005c98:	f8c8 2000 	str.w	r2, [r8]
 8005c9c:	e7ec      	b.n	8005c78 <_malloc_r+0xb0>
 8005c9e:	4623      	mov	r3, r4
 8005ca0:	6864      	ldr	r4, [r4, #4]
 8005ca2:	e7ac      	b.n	8005bfe <_malloc_r+0x36>
 8005ca4:	4634      	mov	r4, r6
 8005ca6:	6876      	ldr	r6, [r6, #4]
 8005ca8:	e7b4      	b.n	8005c14 <_malloc_r+0x4c>
 8005caa:	4613      	mov	r3, r2
 8005cac:	e7cc      	b.n	8005c48 <_malloc_r+0x80>
 8005cae:	230c      	movs	r3, #12
 8005cb0:	603b      	str	r3, [r7, #0]
 8005cb2:	4638      	mov	r0, r7
 8005cb4:	f000 f99e 	bl	8005ff4 <__malloc_unlock>
 8005cb8:	e797      	b.n	8005bea <_malloc_r+0x22>
 8005cba:	6025      	str	r5, [r4, #0]
 8005cbc:	e7dc      	b.n	8005c78 <_malloc_r+0xb0>
 8005cbe:	605b      	str	r3, [r3, #4]
 8005cc0:	deff      	udf	#255	; 0xff
 8005cc2:	bf00      	nop
 8005cc4:	20000324 	.word	0x20000324

08005cc8 <_printf_common>:
 8005cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ccc:	4616      	mov	r6, r2
 8005cce:	4699      	mov	r9, r3
 8005cd0:	688a      	ldr	r2, [r1, #8]
 8005cd2:	690b      	ldr	r3, [r1, #16]
 8005cd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	bfb8      	it	lt
 8005cdc:	4613      	movlt	r3, r2
 8005cde:	6033      	str	r3, [r6, #0]
 8005ce0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ce4:	4607      	mov	r7, r0
 8005ce6:	460c      	mov	r4, r1
 8005ce8:	b10a      	cbz	r2, 8005cee <_printf_common+0x26>
 8005cea:	3301      	adds	r3, #1
 8005cec:	6033      	str	r3, [r6, #0]
 8005cee:	6823      	ldr	r3, [r4, #0]
 8005cf0:	0699      	lsls	r1, r3, #26
 8005cf2:	bf42      	ittt	mi
 8005cf4:	6833      	ldrmi	r3, [r6, #0]
 8005cf6:	3302      	addmi	r3, #2
 8005cf8:	6033      	strmi	r3, [r6, #0]
 8005cfa:	6825      	ldr	r5, [r4, #0]
 8005cfc:	f015 0506 	ands.w	r5, r5, #6
 8005d00:	d106      	bne.n	8005d10 <_printf_common+0x48>
 8005d02:	f104 0a19 	add.w	sl, r4, #25
 8005d06:	68e3      	ldr	r3, [r4, #12]
 8005d08:	6832      	ldr	r2, [r6, #0]
 8005d0a:	1a9b      	subs	r3, r3, r2
 8005d0c:	42ab      	cmp	r3, r5
 8005d0e:	dc26      	bgt.n	8005d5e <_printf_common+0x96>
 8005d10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d14:	1e13      	subs	r3, r2, #0
 8005d16:	6822      	ldr	r2, [r4, #0]
 8005d18:	bf18      	it	ne
 8005d1a:	2301      	movne	r3, #1
 8005d1c:	0692      	lsls	r2, r2, #26
 8005d1e:	d42b      	bmi.n	8005d78 <_printf_common+0xb0>
 8005d20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d24:	4649      	mov	r1, r9
 8005d26:	4638      	mov	r0, r7
 8005d28:	47c0      	blx	r8
 8005d2a:	3001      	adds	r0, #1
 8005d2c:	d01e      	beq.n	8005d6c <_printf_common+0xa4>
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	6922      	ldr	r2, [r4, #16]
 8005d32:	f003 0306 	and.w	r3, r3, #6
 8005d36:	2b04      	cmp	r3, #4
 8005d38:	bf02      	ittt	eq
 8005d3a:	68e5      	ldreq	r5, [r4, #12]
 8005d3c:	6833      	ldreq	r3, [r6, #0]
 8005d3e:	1aed      	subeq	r5, r5, r3
 8005d40:	68a3      	ldr	r3, [r4, #8]
 8005d42:	bf0c      	ite	eq
 8005d44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d48:	2500      	movne	r5, #0
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	bfc4      	itt	gt
 8005d4e:	1a9b      	subgt	r3, r3, r2
 8005d50:	18ed      	addgt	r5, r5, r3
 8005d52:	2600      	movs	r6, #0
 8005d54:	341a      	adds	r4, #26
 8005d56:	42b5      	cmp	r5, r6
 8005d58:	d11a      	bne.n	8005d90 <_printf_common+0xc8>
 8005d5a:	2000      	movs	r0, #0
 8005d5c:	e008      	b.n	8005d70 <_printf_common+0xa8>
 8005d5e:	2301      	movs	r3, #1
 8005d60:	4652      	mov	r2, sl
 8005d62:	4649      	mov	r1, r9
 8005d64:	4638      	mov	r0, r7
 8005d66:	47c0      	blx	r8
 8005d68:	3001      	adds	r0, #1
 8005d6a:	d103      	bne.n	8005d74 <_printf_common+0xac>
 8005d6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d74:	3501      	adds	r5, #1
 8005d76:	e7c6      	b.n	8005d06 <_printf_common+0x3e>
 8005d78:	18e1      	adds	r1, r4, r3
 8005d7a:	1c5a      	adds	r2, r3, #1
 8005d7c:	2030      	movs	r0, #48	; 0x30
 8005d7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d82:	4422      	add	r2, r4
 8005d84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d8c:	3302      	adds	r3, #2
 8005d8e:	e7c7      	b.n	8005d20 <_printf_common+0x58>
 8005d90:	2301      	movs	r3, #1
 8005d92:	4622      	mov	r2, r4
 8005d94:	4649      	mov	r1, r9
 8005d96:	4638      	mov	r0, r7
 8005d98:	47c0      	blx	r8
 8005d9a:	3001      	adds	r0, #1
 8005d9c:	d0e6      	beq.n	8005d6c <_printf_common+0xa4>
 8005d9e:	3601      	adds	r6, #1
 8005da0:	e7d9      	b.n	8005d56 <_printf_common+0x8e>
	...

08005da4 <_printf_i>:
 8005da4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005da8:	7e0f      	ldrb	r7, [r1, #24]
 8005daa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005dac:	2f78      	cmp	r7, #120	; 0x78
 8005dae:	4691      	mov	r9, r2
 8005db0:	4680      	mov	r8, r0
 8005db2:	460c      	mov	r4, r1
 8005db4:	469a      	mov	sl, r3
 8005db6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005dba:	d807      	bhi.n	8005dcc <_printf_i+0x28>
 8005dbc:	2f62      	cmp	r7, #98	; 0x62
 8005dbe:	d80a      	bhi.n	8005dd6 <_printf_i+0x32>
 8005dc0:	2f00      	cmp	r7, #0
 8005dc2:	f000 80d4 	beq.w	8005f6e <_printf_i+0x1ca>
 8005dc6:	2f58      	cmp	r7, #88	; 0x58
 8005dc8:	f000 80c0 	beq.w	8005f4c <_printf_i+0x1a8>
 8005dcc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005dd0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005dd4:	e03a      	b.n	8005e4c <_printf_i+0xa8>
 8005dd6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005dda:	2b15      	cmp	r3, #21
 8005ddc:	d8f6      	bhi.n	8005dcc <_printf_i+0x28>
 8005dde:	a101      	add	r1, pc, #4	; (adr r1, 8005de4 <_printf_i+0x40>)
 8005de0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005de4:	08005e3d 	.word	0x08005e3d
 8005de8:	08005e51 	.word	0x08005e51
 8005dec:	08005dcd 	.word	0x08005dcd
 8005df0:	08005dcd 	.word	0x08005dcd
 8005df4:	08005dcd 	.word	0x08005dcd
 8005df8:	08005dcd 	.word	0x08005dcd
 8005dfc:	08005e51 	.word	0x08005e51
 8005e00:	08005dcd 	.word	0x08005dcd
 8005e04:	08005dcd 	.word	0x08005dcd
 8005e08:	08005dcd 	.word	0x08005dcd
 8005e0c:	08005dcd 	.word	0x08005dcd
 8005e10:	08005f55 	.word	0x08005f55
 8005e14:	08005e7d 	.word	0x08005e7d
 8005e18:	08005f0f 	.word	0x08005f0f
 8005e1c:	08005dcd 	.word	0x08005dcd
 8005e20:	08005dcd 	.word	0x08005dcd
 8005e24:	08005f77 	.word	0x08005f77
 8005e28:	08005dcd 	.word	0x08005dcd
 8005e2c:	08005e7d 	.word	0x08005e7d
 8005e30:	08005dcd 	.word	0x08005dcd
 8005e34:	08005dcd 	.word	0x08005dcd
 8005e38:	08005f17 	.word	0x08005f17
 8005e3c:	682b      	ldr	r3, [r5, #0]
 8005e3e:	1d1a      	adds	r2, r3, #4
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	602a      	str	r2, [r5, #0]
 8005e44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e09f      	b.n	8005f90 <_printf_i+0x1ec>
 8005e50:	6820      	ldr	r0, [r4, #0]
 8005e52:	682b      	ldr	r3, [r5, #0]
 8005e54:	0607      	lsls	r7, r0, #24
 8005e56:	f103 0104 	add.w	r1, r3, #4
 8005e5a:	6029      	str	r1, [r5, #0]
 8005e5c:	d501      	bpl.n	8005e62 <_printf_i+0xbe>
 8005e5e:	681e      	ldr	r6, [r3, #0]
 8005e60:	e003      	b.n	8005e6a <_printf_i+0xc6>
 8005e62:	0646      	lsls	r6, r0, #25
 8005e64:	d5fb      	bpl.n	8005e5e <_printf_i+0xba>
 8005e66:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005e6a:	2e00      	cmp	r6, #0
 8005e6c:	da03      	bge.n	8005e76 <_printf_i+0xd2>
 8005e6e:	232d      	movs	r3, #45	; 0x2d
 8005e70:	4276      	negs	r6, r6
 8005e72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e76:	485a      	ldr	r0, [pc, #360]	; (8005fe0 <_printf_i+0x23c>)
 8005e78:	230a      	movs	r3, #10
 8005e7a:	e012      	b.n	8005ea2 <_printf_i+0xfe>
 8005e7c:	682b      	ldr	r3, [r5, #0]
 8005e7e:	6820      	ldr	r0, [r4, #0]
 8005e80:	1d19      	adds	r1, r3, #4
 8005e82:	6029      	str	r1, [r5, #0]
 8005e84:	0605      	lsls	r5, r0, #24
 8005e86:	d501      	bpl.n	8005e8c <_printf_i+0xe8>
 8005e88:	681e      	ldr	r6, [r3, #0]
 8005e8a:	e002      	b.n	8005e92 <_printf_i+0xee>
 8005e8c:	0641      	lsls	r1, r0, #25
 8005e8e:	d5fb      	bpl.n	8005e88 <_printf_i+0xe4>
 8005e90:	881e      	ldrh	r6, [r3, #0]
 8005e92:	4853      	ldr	r0, [pc, #332]	; (8005fe0 <_printf_i+0x23c>)
 8005e94:	2f6f      	cmp	r7, #111	; 0x6f
 8005e96:	bf0c      	ite	eq
 8005e98:	2308      	moveq	r3, #8
 8005e9a:	230a      	movne	r3, #10
 8005e9c:	2100      	movs	r1, #0
 8005e9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ea2:	6865      	ldr	r5, [r4, #4]
 8005ea4:	60a5      	str	r5, [r4, #8]
 8005ea6:	2d00      	cmp	r5, #0
 8005ea8:	bfa2      	ittt	ge
 8005eaa:	6821      	ldrge	r1, [r4, #0]
 8005eac:	f021 0104 	bicge.w	r1, r1, #4
 8005eb0:	6021      	strge	r1, [r4, #0]
 8005eb2:	b90e      	cbnz	r6, 8005eb8 <_printf_i+0x114>
 8005eb4:	2d00      	cmp	r5, #0
 8005eb6:	d04b      	beq.n	8005f50 <_printf_i+0x1ac>
 8005eb8:	4615      	mov	r5, r2
 8005eba:	fbb6 f1f3 	udiv	r1, r6, r3
 8005ebe:	fb03 6711 	mls	r7, r3, r1, r6
 8005ec2:	5dc7      	ldrb	r7, [r0, r7]
 8005ec4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005ec8:	4637      	mov	r7, r6
 8005eca:	42bb      	cmp	r3, r7
 8005ecc:	460e      	mov	r6, r1
 8005ece:	d9f4      	bls.n	8005eba <_printf_i+0x116>
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	d10b      	bne.n	8005eec <_printf_i+0x148>
 8005ed4:	6823      	ldr	r3, [r4, #0]
 8005ed6:	07de      	lsls	r6, r3, #31
 8005ed8:	d508      	bpl.n	8005eec <_printf_i+0x148>
 8005eda:	6923      	ldr	r3, [r4, #16]
 8005edc:	6861      	ldr	r1, [r4, #4]
 8005ede:	4299      	cmp	r1, r3
 8005ee0:	bfde      	ittt	le
 8005ee2:	2330      	movle	r3, #48	; 0x30
 8005ee4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ee8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005eec:	1b52      	subs	r2, r2, r5
 8005eee:	6122      	str	r2, [r4, #16]
 8005ef0:	f8cd a000 	str.w	sl, [sp]
 8005ef4:	464b      	mov	r3, r9
 8005ef6:	aa03      	add	r2, sp, #12
 8005ef8:	4621      	mov	r1, r4
 8005efa:	4640      	mov	r0, r8
 8005efc:	f7ff fee4 	bl	8005cc8 <_printf_common>
 8005f00:	3001      	adds	r0, #1
 8005f02:	d14a      	bne.n	8005f9a <_printf_i+0x1f6>
 8005f04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f08:	b004      	add	sp, #16
 8005f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f0e:	6823      	ldr	r3, [r4, #0]
 8005f10:	f043 0320 	orr.w	r3, r3, #32
 8005f14:	6023      	str	r3, [r4, #0]
 8005f16:	4833      	ldr	r0, [pc, #204]	; (8005fe4 <_printf_i+0x240>)
 8005f18:	2778      	movs	r7, #120	; 0x78
 8005f1a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005f1e:	6823      	ldr	r3, [r4, #0]
 8005f20:	6829      	ldr	r1, [r5, #0]
 8005f22:	061f      	lsls	r7, r3, #24
 8005f24:	f851 6b04 	ldr.w	r6, [r1], #4
 8005f28:	d402      	bmi.n	8005f30 <_printf_i+0x18c>
 8005f2a:	065f      	lsls	r7, r3, #25
 8005f2c:	bf48      	it	mi
 8005f2e:	b2b6      	uxthmi	r6, r6
 8005f30:	07df      	lsls	r7, r3, #31
 8005f32:	bf48      	it	mi
 8005f34:	f043 0320 	orrmi.w	r3, r3, #32
 8005f38:	6029      	str	r1, [r5, #0]
 8005f3a:	bf48      	it	mi
 8005f3c:	6023      	strmi	r3, [r4, #0]
 8005f3e:	b91e      	cbnz	r6, 8005f48 <_printf_i+0x1a4>
 8005f40:	6823      	ldr	r3, [r4, #0]
 8005f42:	f023 0320 	bic.w	r3, r3, #32
 8005f46:	6023      	str	r3, [r4, #0]
 8005f48:	2310      	movs	r3, #16
 8005f4a:	e7a7      	b.n	8005e9c <_printf_i+0xf8>
 8005f4c:	4824      	ldr	r0, [pc, #144]	; (8005fe0 <_printf_i+0x23c>)
 8005f4e:	e7e4      	b.n	8005f1a <_printf_i+0x176>
 8005f50:	4615      	mov	r5, r2
 8005f52:	e7bd      	b.n	8005ed0 <_printf_i+0x12c>
 8005f54:	682b      	ldr	r3, [r5, #0]
 8005f56:	6826      	ldr	r6, [r4, #0]
 8005f58:	6961      	ldr	r1, [r4, #20]
 8005f5a:	1d18      	adds	r0, r3, #4
 8005f5c:	6028      	str	r0, [r5, #0]
 8005f5e:	0635      	lsls	r5, r6, #24
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	d501      	bpl.n	8005f68 <_printf_i+0x1c4>
 8005f64:	6019      	str	r1, [r3, #0]
 8005f66:	e002      	b.n	8005f6e <_printf_i+0x1ca>
 8005f68:	0670      	lsls	r0, r6, #25
 8005f6a:	d5fb      	bpl.n	8005f64 <_printf_i+0x1c0>
 8005f6c:	8019      	strh	r1, [r3, #0]
 8005f6e:	2300      	movs	r3, #0
 8005f70:	6123      	str	r3, [r4, #16]
 8005f72:	4615      	mov	r5, r2
 8005f74:	e7bc      	b.n	8005ef0 <_printf_i+0x14c>
 8005f76:	682b      	ldr	r3, [r5, #0]
 8005f78:	1d1a      	adds	r2, r3, #4
 8005f7a:	602a      	str	r2, [r5, #0]
 8005f7c:	681d      	ldr	r5, [r3, #0]
 8005f7e:	6862      	ldr	r2, [r4, #4]
 8005f80:	2100      	movs	r1, #0
 8005f82:	4628      	mov	r0, r5
 8005f84:	f7fa f95c 	bl	8000240 <memchr>
 8005f88:	b108      	cbz	r0, 8005f8e <_printf_i+0x1ea>
 8005f8a:	1b40      	subs	r0, r0, r5
 8005f8c:	6060      	str	r0, [r4, #4]
 8005f8e:	6863      	ldr	r3, [r4, #4]
 8005f90:	6123      	str	r3, [r4, #16]
 8005f92:	2300      	movs	r3, #0
 8005f94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f98:	e7aa      	b.n	8005ef0 <_printf_i+0x14c>
 8005f9a:	6923      	ldr	r3, [r4, #16]
 8005f9c:	462a      	mov	r2, r5
 8005f9e:	4649      	mov	r1, r9
 8005fa0:	4640      	mov	r0, r8
 8005fa2:	47d0      	blx	sl
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	d0ad      	beq.n	8005f04 <_printf_i+0x160>
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	079b      	lsls	r3, r3, #30
 8005fac:	d413      	bmi.n	8005fd6 <_printf_i+0x232>
 8005fae:	68e0      	ldr	r0, [r4, #12]
 8005fb0:	9b03      	ldr	r3, [sp, #12]
 8005fb2:	4298      	cmp	r0, r3
 8005fb4:	bfb8      	it	lt
 8005fb6:	4618      	movlt	r0, r3
 8005fb8:	e7a6      	b.n	8005f08 <_printf_i+0x164>
 8005fba:	2301      	movs	r3, #1
 8005fbc:	4632      	mov	r2, r6
 8005fbe:	4649      	mov	r1, r9
 8005fc0:	4640      	mov	r0, r8
 8005fc2:	47d0      	blx	sl
 8005fc4:	3001      	adds	r0, #1
 8005fc6:	d09d      	beq.n	8005f04 <_printf_i+0x160>
 8005fc8:	3501      	adds	r5, #1
 8005fca:	68e3      	ldr	r3, [r4, #12]
 8005fcc:	9903      	ldr	r1, [sp, #12]
 8005fce:	1a5b      	subs	r3, r3, r1
 8005fd0:	42ab      	cmp	r3, r5
 8005fd2:	dcf2      	bgt.n	8005fba <_printf_i+0x216>
 8005fd4:	e7eb      	b.n	8005fae <_printf_i+0x20a>
 8005fd6:	2500      	movs	r5, #0
 8005fd8:	f104 0619 	add.w	r6, r4, #25
 8005fdc:	e7f5      	b.n	8005fca <_printf_i+0x226>
 8005fde:	bf00      	nop
 8005fe0:	080061e1 	.word	0x080061e1
 8005fe4:	080061f2 	.word	0x080061f2

08005fe8 <__malloc_lock>:
 8005fe8:	4801      	ldr	r0, [pc, #4]	; (8005ff0 <__malloc_lock+0x8>)
 8005fea:	f7ff bc73 	b.w	80058d4 <__retarget_lock_acquire_recursive>
 8005fee:	bf00      	nop
 8005ff0:	20000320 	.word	0x20000320

08005ff4 <__malloc_unlock>:
 8005ff4:	4801      	ldr	r0, [pc, #4]	; (8005ffc <__malloc_unlock+0x8>)
 8005ff6:	f7ff bc6e 	b.w	80058d6 <__retarget_lock_release_recursive>
 8005ffa:	bf00      	nop
 8005ffc:	20000320 	.word	0x20000320

08006000 <_realloc_r>:
 8006000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006004:	4680      	mov	r8, r0
 8006006:	4614      	mov	r4, r2
 8006008:	460e      	mov	r6, r1
 800600a:	b921      	cbnz	r1, 8006016 <_realloc_r+0x16>
 800600c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006010:	4611      	mov	r1, r2
 8006012:	f7ff bdd9 	b.w	8005bc8 <_malloc_r>
 8006016:	b92a      	cbnz	r2, 8006024 <_realloc_r+0x24>
 8006018:	f000 f85a 	bl	80060d0 <_free_r>
 800601c:	4625      	mov	r5, r4
 800601e:	4628      	mov	r0, r5
 8006020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006024:	f000 f8a0 	bl	8006168 <_malloc_usable_size_r>
 8006028:	4284      	cmp	r4, r0
 800602a:	4607      	mov	r7, r0
 800602c:	d802      	bhi.n	8006034 <_realloc_r+0x34>
 800602e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006032:	d812      	bhi.n	800605a <_realloc_r+0x5a>
 8006034:	4621      	mov	r1, r4
 8006036:	4640      	mov	r0, r8
 8006038:	f7ff fdc6 	bl	8005bc8 <_malloc_r>
 800603c:	4605      	mov	r5, r0
 800603e:	2800      	cmp	r0, #0
 8006040:	d0ed      	beq.n	800601e <_realloc_r+0x1e>
 8006042:	42bc      	cmp	r4, r7
 8006044:	4622      	mov	r2, r4
 8006046:	4631      	mov	r1, r6
 8006048:	bf28      	it	cs
 800604a:	463a      	movcs	r2, r7
 800604c:	f000 f832 	bl	80060b4 <memcpy>
 8006050:	4631      	mov	r1, r6
 8006052:	4640      	mov	r0, r8
 8006054:	f000 f83c 	bl	80060d0 <_free_r>
 8006058:	e7e1      	b.n	800601e <_realloc_r+0x1e>
 800605a:	4635      	mov	r5, r6
 800605c:	e7df      	b.n	800601e <_realloc_r+0x1e>

0800605e <memmove>:
 800605e:	4288      	cmp	r0, r1
 8006060:	b510      	push	{r4, lr}
 8006062:	eb01 0402 	add.w	r4, r1, r2
 8006066:	d902      	bls.n	800606e <memmove+0x10>
 8006068:	4284      	cmp	r4, r0
 800606a:	4623      	mov	r3, r4
 800606c:	d807      	bhi.n	800607e <memmove+0x20>
 800606e:	1e43      	subs	r3, r0, #1
 8006070:	42a1      	cmp	r1, r4
 8006072:	d008      	beq.n	8006086 <memmove+0x28>
 8006074:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006078:	f803 2f01 	strb.w	r2, [r3, #1]!
 800607c:	e7f8      	b.n	8006070 <memmove+0x12>
 800607e:	4402      	add	r2, r0
 8006080:	4601      	mov	r1, r0
 8006082:	428a      	cmp	r2, r1
 8006084:	d100      	bne.n	8006088 <memmove+0x2a>
 8006086:	bd10      	pop	{r4, pc}
 8006088:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800608c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006090:	e7f7      	b.n	8006082 <memmove+0x24>
	...

08006094 <_sbrk_r>:
 8006094:	b538      	push	{r3, r4, r5, lr}
 8006096:	4d06      	ldr	r5, [pc, #24]	; (80060b0 <_sbrk_r+0x1c>)
 8006098:	2300      	movs	r3, #0
 800609a:	4604      	mov	r4, r0
 800609c:	4608      	mov	r0, r1
 800609e:	602b      	str	r3, [r5, #0]
 80060a0:	f7fb fa48 	bl	8001534 <_sbrk>
 80060a4:	1c43      	adds	r3, r0, #1
 80060a6:	d102      	bne.n	80060ae <_sbrk_r+0x1a>
 80060a8:	682b      	ldr	r3, [r5, #0]
 80060aa:	b103      	cbz	r3, 80060ae <_sbrk_r+0x1a>
 80060ac:	6023      	str	r3, [r4, #0]
 80060ae:	bd38      	pop	{r3, r4, r5, pc}
 80060b0:	2000032c 	.word	0x2000032c

080060b4 <memcpy>:
 80060b4:	440a      	add	r2, r1
 80060b6:	4291      	cmp	r1, r2
 80060b8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80060bc:	d100      	bne.n	80060c0 <memcpy+0xc>
 80060be:	4770      	bx	lr
 80060c0:	b510      	push	{r4, lr}
 80060c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060ca:	4291      	cmp	r1, r2
 80060cc:	d1f9      	bne.n	80060c2 <memcpy+0xe>
 80060ce:	bd10      	pop	{r4, pc}

080060d0 <_free_r>:
 80060d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80060d2:	2900      	cmp	r1, #0
 80060d4:	d044      	beq.n	8006160 <_free_r+0x90>
 80060d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060da:	9001      	str	r0, [sp, #4]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f1a1 0404 	sub.w	r4, r1, #4
 80060e2:	bfb8      	it	lt
 80060e4:	18e4      	addlt	r4, r4, r3
 80060e6:	f7ff ff7f 	bl	8005fe8 <__malloc_lock>
 80060ea:	4a1e      	ldr	r2, [pc, #120]	; (8006164 <_free_r+0x94>)
 80060ec:	9801      	ldr	r0, [sp, #4]
 80060ee:	6813      	ldr	r3, [r2, #0]
 80060f0:	b933      	cbnz	r3, 8006100 <_free_r+0x30>
 80060f2:	6063      	str	r3, [r4, #4]
 80060f4:	6014      	str	r4, [r2, #0]
 80060f6:	b003      	add	sp, #12
 80060f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060fc:	f7ff bf7a 	b.w	8005ff4 <__malloc_unlock>
 8006100:	42a3      	cmp	r3, r4
 8006102:	d908      	bls.n	8006116 <_free_r+0x46>
 8006104:	6825      	ldr	r5, [r4, #0]
 8006106:	1961      	adds	r1, r4, r5
 8006108:	428b      	cmp	r3, r1
 800610a:	bf01      	itttt	eq
 800610c:	6819      	ldreq	r1, [r3, #0]
 800610e:	685b      	ldreq	r3, [r3, #4]
 8006110:	1949      	addeq	r1, r1, r5
 8006112:	6021      	streq	r1, [r4, #0]
 8006114:	e7ed      	b.n	80060f2 <_free_r+0x22>
 8006116:	461a      	mov	r2, r3
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	b10b      	cbz	r3, 8006120 <_free_r+0x50>
 800611c:	42a3      	cmp	r3, r4
 800611e:	d9fa      	bls.n	8006116 <_free_r+0x46>
 8006120:	6811      	ldr	r1, [r2, #0]
 8006122:	1855      	adds	r5, r2, r1
 8006124:	42a5      	cmp	r5, r4
 8006126:	d10b      	bne.n	8006140 <_free_r+0x70>
 8006128:	6824      	ldr	r4, [r4, #0]
 800612a:	4421      	add	r1, r4
 800612c:	1854      	adds	r4, r2, r1
 800612e:	42a3      	cmp	r3, r4
 8006130:	6011      	str	r1, [r2, #0]
 8006132:	d1e0      	bne.n	80060f6 <_free_r+0x26>
 8006134:	681c      	ldr	r4, [r3, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	6053      	str	r3, [r2, #4]
 800613a:	440c      	add	r4, r1
 800613c:	6014      	str	r4, [r2, #0]
 800613e:	e7da      	b.n	80060f6 <_free_r+0x26>
 8006140:	d902      	bls.n	8006148 <_free_r+0x78>
 8006142:	230c      	movs	r3, #12
 8006144:	6003      	str	r3, [r0, #0]
 8006146:	e7d6      	b.n	80060f6 <_free_r+0x26>
 8006148:	6825      	ldr	r5, [r4, #0]
 800614a:	1961      	adds	r1, r4, r5
 800614c:	428b      	cmp	r3, r1
 800614e:	bf04      	itt	eq
 8006150:	6819      	ldreq	r1, [r3, #0]
 8006152:	685b      	ldreq	r3, [r3, #4]
 8006154:	6063      	str	r3, [r4, #4]
 8006156:	bf04      	itt	eq
 8006158:	1949      	addeq	r1, r1, r5
 800615a:	6021      	streq	r1, [r4, #0]
 800615c:	6054      	str	r4, [r2, #4]
 800615e:	e7ca      	b.n	80060f6 <_free_r+0x26>
 8006160:	b003      	add	sp, #12
 8006162:	bd30      	pop	{r4, r5, pc}
 8006164:	20000324 	.word	0x20000324

08006168 <_malloc_usable_size_r>:
 8006168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800616c:	1f18      	subs	r0, r3, #4
 800616e:	2b00      	cmp	r3, #0
 8006170:	bfbc      	itt	lt
 8006172:	580b      	ldrlt	r3, [r1, r0]
 8006174:	18c0      	addlt	r0, r0, r3
 8006176:	4770      	bx	lr

08006178 <_init>:
 8006178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800617a:	bf00      	nop
 800617c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800617e:	bc08      	pop	{r3}
 8006180:	469e      	mov	lr, r3
 8006182:	4770      	bx	lr

08006184 <_fini>:
 8006184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006186:	bf00      	nop
 8006188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800618a:	bc08      	pop	{r3}
 800618c:	469e      	mov	lr, r3
 800618e:	4770      	bx	lr
