// Seed: 400155984
module module_0;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1
);
  assign id_0 = id_1 * !-1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd38
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  module_0 modCall_1 ();
  input wire id_2;
  inout wire id_1;
  logic [1 : id_3] id_4 = "";
endmodule
module module_3 #(
    parameter id_1 = 32'd86
) (
    _id_1,
    id_2
);
  input wire id_2;
  input wire _id_1;
  wire [id_1 : 1] id_3;
  wire id_4;
  assign id_4 = id_1;
  assign id_4 = id_2;
  module_0 modCall_1 ();
  wire id_5;
endmodule
