G. M. Baudet , F. P. Preparata , J. E. Vuillemin, Area Time Optimal VLSI Circuits for Convolution, IEEE Transactions on Computers, v.32 n.7, p.684-688, July 1983
Colin D. Walter, Space/Time Trade-Offs for Higher Radix Modular Multiplication Using Repeated Addition, IEEE Transactions on Computers, v.46 n.2, p.139-141, February 1997
Gloria Kissin, Measuring energy consumption in VLSI circuits: A foundation, Proceedings of the fourteenth annual ACM symposium on Theory of computing, p.99-104, May 05-07, 1982, San Francisco, California, USA
C. D. Thompson, Fourier Transforms in VLSI, IEEE Transactions on Computers, v.32 n.11, p.1047-1057, November 1983
C. Scheiman , P. Cappello, A Period-Processor-Time-Minimal Schedule for Cubical Mesh Algorithms, IEEE Transactions on Parallel and Distributed Systems, v.5 n.3, p.274-280, March 1994
Chang nian Zhang , David Y. Y. Yun, Multi-dimensional systolic networks, for discrete fourier transform, ACM SIGARCH Computer Architecture News, v.12 n.3, p.215-222, June 1984
R. P. Brent , H. T. Kung, A Regular Layout for Parallel Adders, IEEE Transactions on Computers, v.31 n.3, p.260-264, March 1982
F. P. Preparata, A Mesh-Connected Area-Time Optimal VLSI Multiplier of Large Integers, IEEE Transactions on Computers, v.32 n.2, p.194-198, February 1983
C. Neaderhouser Purdy , G. B. Purdy, Integer Division in Linear Time with Bounded Fan-In, IEEE Transactions on Computers, v.36 n.5, p.640-644, May 1987
Colin D. Walter, Montgomery's Multiplication Technique: How to Make It Smaller and Faster, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.80-93, August 12-13, 1999
Randal E. Bryant, On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication, IEEE Transactions on Computers, v.40 n.2, p.205-213, February 1991
Peter R. Cappello , Kenneth Steiglitz, A VLSI layout for a pipelined Dadda multiplier, ACM Transactions on Computer Systems (TOCS), v.1 n.2, p.157-174, May 1983
A. R. Hurson , B. Shirazi, A systolic multiplier unit and its VLSI design, ACM SIGARCH Computer Architecture News, v.13 n.3, p.302-309, June 1985
Gloria Kissin, Upper and lower bounds on switching energy in VLSI, Journal of the ACM (JACM), v.38 n.1, p.222-254, Jan. 1991
R. P. Brent , H. T. Kung, The chip complexity of binary arithmetic, Proceedings of the twelfth annual ACM symposium on Theory of computing, p.190-200, April 28-30, 1980, Los Angeles, California, United States
Micah Adler , John Byers, AT2bounds for a class of VLSI problems and string matching, Proceedings of the sixth annual ACM symposium on Parallel algorithms and architectures, p.140-146, June 27-29, 1994, Cape May, New Jersey, United States
J. Chu , G. Schnitger, The communication complexity of several problems in matrix computation, Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, p.22-31, June 18-21, 1989, Santa Fe, New Mexico, USA
Martin FÃ¼rber , Kurt Mehlhorn, AT/sup 2/-Optimal Galois Field Multiplier for VLSI, IEEE Transactions on Computers, v.38 n.9, p.1333-1336, September 1989
Ju-wook Jang , Heonchul Park , Viktor K. Prasanna, An Optimal Multiplication Algorithm on Reconfigurable Mesh, IEEE Transactions on Parallel and Distributed Systems, v.8 n.5, p.521-532, May 1997
C. D. Thompson, The VLSI Complexity of Sorting, IEEE Transactions on Computers, v.32 n.12, p.1171-1184, December 1983
P. Lee , Z. M. Kedem, Synthesizing Linear Array Algorithms from Nested FOR Loop Algorithms, IEEE Transactions on Computers, v.37 n.12, p.1578-1598, December 1988
D. Nath , S. N. Maheshwari , P. C. P. Bhatt, Efficient VLSI Networks for Parallel Processing Based on Orthogonal Trees, IEEE Transactions on Computers, v.32 n.6, p.569-581, June 1983
Takafum Aoki , Naofumi Homma , Tatsuo Higuchi, Evolutionary Synthesis of Arithmetic Circuit Structures, Artificial Intelligence Review, v.20 n.3-4, p.199-232, December 2003
Ginfranco Bilardi , Scot W. Hornick , Majid Sarrafzadeh, Optimal VLSI architectures for multidimensional DFT (preliminary version), ACM SIGARCH Computer Architecture News, v.19 n.1, p.45-52, March 1991
Takafumi Aoki , Naofumi Homma , Tatsuo Higuchi, Evolutionary synthesis of arithmetic circuit structures, Artificial intelligence in logic design, Kluwer Academic Publishers, Norwell, MA, 2004
G. Bilardi , S. W. Hornick , M. Sarrafzadeh, Optimal VLSI architectures for multidimensional DFT, Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, p.265-272, June 18-21, 1989, Santa Fe, New Mexico, USA
H. M. Alnuweiri, Optimal VLSI Networks for Multidimensional Transforms, IEEE Transactions on Parallel and Distributed Systems, v.5 n.7, p.763-769, July 1994
Peter R. Cappello , Willard L. Miranker, Systolic Super Summation, IEEE Transactions on Computers, v.37 n.6, p.657-677, June 1988
Paul Beckett, Power scalability in a mesh-connected reconfigurable architecture, ACM Transactions on Embedded Computing Systems (TECS), v.9 n.2, p.1-28, October 2009
G. Alia, VLSI systolic arrays for band matrix multiplication, Integration, the VLSI Journal, v.1 n.2-3, p.233-249, October, 1983
Gianfranco Bilardi , Carlo Fantozzi, New area-time lower bounds for the multidimensional DFT, Proceedings of the Seventeenth Computing on The Australasian Theory Symposium, p.111-120, January 17-20, 2011, Perth, Australia
Daniel J. Bernstein , Tanja Lange , Christiane Peters, Smaller decoding exponents: ball-collision decoding, Proceedings of the 31st annual conference on Advances in cryptology, August 14-18, 2011, Santa Barbara, CA
Helmut Alt, Comparing the combinational complexities of arithmetic functions, Journal of the ACM (JACM), v.35 n.2, p.447-460, April 1988
I. Gertner , M. Shamash, VLSI Architectures for multidimensional fourier transform processing, IEEE Transactions on Computers, v.36 n.11, p.1265-1274, Nov. 1987
Gianfranco Bilardi , Andrea Pietracaprina , Geppino Pucci , Fabio Schifano , Raffaele Tripiccione, The potential of on-chip multiprocessing for QCD machines, Proceedings of the 12th international conference on High Performance Computing, December 18-21, 2005, Goa, India
Daniel J. Bernstein , Tanja Lange , Christiane Peters , Peter Schwabe, Really fast syndrome-based hashing, Proceedings of the 4th international conference on Progress in cryptology in Africa, July 05-07, 2011, Dakar, Senegal
Giuseppe Alia , Enrico Martinelli, A VLSI Modulo m Multiplier, IEEE Transactions on Computers, v.40 n.7, p.873-878, July 1991
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986
Valentina Ciriani , Fabrizio Luccio , Linda Pagli, Synthesis of integer multipliers in sum of pseudoproducts form, Integration, the VLSI Journal, v.36 n.3, p.103-119, October 2003
Giuseppe Alia , Enrico Martinelli, A VLSI structure forX(modm) operation, Journal of VLSI Signal Processing Systems, v.1 n.4, p.257-264, April     1990
S. C. Goldstein, The impact of the nanoscale on computing systems, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.655-661, November 06-10, 2005, San Jose, CA
