$date
	Sat Oct 22 15:43:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4to1_tb $end
$var wire 1 ! f $end
$var reg 2 " s [1:0] $end
$var reg 4 # w [3:0] $end
$var integer 32 $ i [31:0] $end
$scope module Mux4to1 $end
$var wire 2 % s [1:0] $end
$var wire 4 & w [3:0] $end
$var wire 1 ! f $end
$var wire 2 ' a [1:0] $end
$scope module s1 $end
$var wire 1 ( s $end
$var wire 2 ) w [1:0] $end
$var reg 1 * f $end
$upscope $end
$scope module s2 $end
$var wire 1 + s $end
$var wire 2 , w [1:0] $end
$var reg 1 - f $end
$upscope $end
$scope module s3 $end
$var wire 1 . s $end
$var wire 2 / w [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 /
0.
0-
b10 ,
0+
1*
b11 )
0(
b1 '
b1011 &
b0 %
b0 $
b1011 #
b0 "
1!
$end
#10
b11 '
b11 /
1-
1(
1+
b1 "
b1 %
b1 $
#20
0!
b1 '
b1 /
0-
0(
0+
1.
b10 "
b10 %
b10 $
#30
1!
b11 '
b11 /
1-
1(
1+
b11 "
b11 %
b11 $
#40
b100 $
