C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\project\program\QUARTUS\eda\Counter\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile D:\project\program\QUARTUS\eda\Counter\synthesis\synlog\report\cnt121_fpga_mapper.xml  -top_level_module  cnt121  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\project\program\QUARTUS\eda\Counter\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  D:\project\program\QUARTUS\eda\Counter\synthesis\cnt121.edn   -freq 100.000   D:\project\program\QUARTUS\eda\Counter\synthesis\synwork\cnt121_prem.srd  -sap  D:\project\program\QUARTUS\eda\Counter\synthesis\cnt121.sap  -otap  D:\project\program\QUARTUS\eda\Counter\synthesis\cnt121.tap  -omap  D:\project\program\QUARTUS\eda\Counter\synthesis\cnt121.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  D:\project\program\QUARTUS\eda\Counter\synthesis\cnt121.sap  -ologparam  D:\project\program\QUARTUS\eda\Counter\synthesis\syntmp\cnt121.plg  -osyn  D:\project\program\QUARTUS\eda\Counter\synthesis\cnt121.srm  -prjdir  D:\project\program\QUARTUS\eda\Counter\synthesis\  -prjname  cnt121_syn  -log  D:\project\program\QUARTUS\eda\Counter\synthesis\synlog\cnt121_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\cnt121_fpga_mapper.xml -top_level_module cnt121 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\cnt121.edn -freq 100.000 ..\synwork\cnt121_prem.srd -sap ..\cnt121.sap -otap ..\cnt121.tap -omap ..\cnt121.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\cnt121.sap -ologparam cnt121.plg -osyn ..\cnt121.srm -prjdir ..\ -prjname cnt121_syn -log ..\synlog\cnt121_fpga_mapper.srr
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1671424256|size:1926|exec:0|csum:
file:..\cnt121.edn|io:o|time:1671425365|size:26202|exec:0|csum:
file:..\synwork\cnt121_prem.srd|io:i|time:1671425364|size:5779|exec:0|csum:B94417176D84006EA217A794DA7EA09F
file:..\cnt121.sap|io:o|time:1671425364|size:379|exec:0|csum:
file:..\cnt121.tap|io:o|time:0|size:0|exec:0|csum:
file:..\cnt121.map|io:o|time:1671425365|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\cnt121.sap|io:o|time:1671425364|size:379|exec:0|csum:
file:cnt121.plg|io:o|time:1671425365|size:397|exec:0|csum:
file:..\cnt121.srm|io:o|time:1671425365|size:65902|exec:0|csum:
file:..\synlog\cnt121_fpga_mapper.srr|io:o|time:1671425365|size:14988|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
