#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Oct 20 17:35:35 2023
# Process ID: 15800
# Current directory: E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/64_RVNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23956 E:\FPGAProject\01102022\FPGAResearch\Z_Fresh\Z_Final\FPGA_Implementation\Pipelined_8_Input\RVNN\64_RVNN\64_RVNN.xpr
# Log file: E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/64_RVNN/vivado.log
# Journal file: E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/64_RVNN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/64_RVNN/64_RVNN.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/64_RVNN/nn_tb_behav.wcfg
source nn_tb.tcl
run 200 us
close_sim
open_run impl_1
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
set_property board_part xilinx.com:vc707:part0:1.4 [current_project]
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design; open_run impl_1
launch_simulation
open_wave_config E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/64_RVNN/nn_tb_behav.wcfg
source nn_tb.tcl
close_sim
save_constraints
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
set_input_delay
set_input_delay -help
set_input_delay 0.0
set_input_delay 0
set_input_delay -clock [get_ports clk] 3.5
set_input_delay -clock clk 3
set_input_delay -clock clk 3 DIN
set_input_delay -clock [get_ports clk] 3.5 [get_ports *]
set_input_delay -clk [get_ports clk] 3.5 [get_ports *]
set_input_delay -clock [get_clocks  "*"] 3.5 [get_ports [list x_real[0][0] x_real[0][1] x_real[0][2] x_real[0][3] x_real[0][4] x_real[0][5] x_real[0][6] x_real[0][7] x_real[0][8] x_real[0][9] x_real[0][10] x_real[0][11] x_real[0][12] x_real[0][13] x_real[0][14] x_real[0][15] x_real[1][0] x_real[1][1] x_real[1][2] x_real[1][3] x_real[1][4] x_real[1][5] x_real[1][6] x_real[1][7] x_real[1][8] x_real[1][9] x_real[1][10] x_real[1][11] x_real[1][12] x_real[1][13] x_real[1][14] x_real[1][15] x_real[2][0] x_real[2][1] x_real[2][2] x_real[2][3] x_real[2][4] x_real[2][5] x_real[2][6] x_real[2][7] x_real[2][8] x_real[2][9] x_real[2][10] x_real[2][11] x_real[2][12] x_real[2][13] x_real[2][14] x_real[2][15] x_real[3][0] x_real[3][1] x_real[3][2] x_real[3][3] x_real[3][4] x_real[3][5] x_real[3][6] x_real[3][7] x_real[3][8] x_real[3][9] x_real[3][10] x_real[3][11] x_real[3][12] x_real[3][13] x_real[3][14] x_real[3][15] x_real[4][0] x_real[4][1] x_real[4][2] x_real[4][3] x_real[4][4] x_real[4][5] x_real[4][6] x_real[4][7] x_real[4][8] x_real[4][9] x_real[4][10] x_real[4][11] x_real[4][12] x_real[4][13] x_real[4][14] x_real[4][15] x_real[5][0] x_real[5][1] x_real[5][2] x_real[5][3] x_real[5][4] x_real[5][5] x_real[5][6] x_real[5][7] x_real[5][8] x_real[5][9] x_real[5][10] x_real[5][11] x_real[5][12] x_real[5][13] x_real[5][14] x_real[5][15] x_real[6][0] x_real[6][1] x_real[6][2] x_real[6][3] x_real[6][4] x_real[6][5] x_real[6][6] x_real[6][7] x_real[6][8] x_real[6][9] x_real[6][10] x_real[6][11] x_real[6][12] x_real[6][13] x_real[6][14] x_real[6][15] x_real[7][0] x_real[7][1] x_real[7][2] x_real[7][3] x_real[7][4] x_real[7][5] x_real[7][6] x_real[7][7] x_real[7][8] x_real[7][9] x_real[7][10] x_real[7][11] x_real[7][12] x_real[7][13] x_real[7][14] x_real[7][15] x_real[8][0] x_real[8][1] x_real[8][2] x_real[8][3] x_real[8][4] x_real[8][5] x_real[8][6] x_real[8][7] x_real[8][8] x_real[8][9] x_real[8][10] x_real[8][11] x_real[8][12] x_real[8][13] x_real[8][14] x_real[8][15] x_real[9][0] x_real[9][1] x_real[9][2] x_real[9][3] x_real[9][4] x_real[9][5] x_real[9][6] x_real[9][7] x_real[9][8] x_real[9][9] x_real[9][10] x_real[9][11] x_real[9][12] x_real[9][13] x_real[9][14] x_real[9][15] x_real[10][0] x_real[10][1] x_real[10][2] x_real[10][3] x_real[10][4] x_real[10][5] x_real[10][6] x_real[10][7] x_real[10][8] x_real[10][9] x_real[10][10] x_real[10][11] x_real[10][12] x_real[10][13] x_real[10][14] x_real[10][15] x_real[11][0] x_real[11][1] x_real[11][2] x_real[11][3] x_real[11][4] x_real[11][5] x_real[11][6] x_real[11][7] x_real[11][8] x_real[11][9] x_real[11][10] x_real[11][11] x_real[11][12] x_real[11][13] x_real[11][14] x_real[11][15] x_real[12][0] x_real[12][1] x_real[12][2] x_real[12][3] x_real[12][4] x_real[12][5] x_real[12][6] x_real[12][7] x_real[12][8] x_real[12][9] x_real[12][10] x_real[12][11] x_real[12][12] x_real[12][13] x_real[12][14] x_real[12][15] x_real[13][0] x_real[13][1] x_real[13][2] x_real[13][3] x_real[13][4] x_real[13][5] x_real[13][6] x_real[13][7] x_real[13][8] x_real[13][9] x_real[13][10] x_real[13][11] x_real[13][12] x_real[13][13] x_real[13][14] x_real[13][15] x_real[14][0] x_real[14][1] x_real[14][2] x_real[14][3] x_real[14][4] x_real[14][5] x_real[14][6] x_real[14][7] x_real[14][8] x_real[14][9] x_real[14][10] x_real[14][11] x_real[14][12] x_real[14][13] x_real[14][14] x_real[14][15] x_real[15][0] x_real[15][1] x_real[15][2] x_real[15][3] x_real[15][4] x_real[15][5] x_real[15][6] x_real[15][7] x_real[15][8] x_real[15][9] x_real[15][10] x_real[15][11] x_real[15][12] x_real[15][13] x_real[15][14] x_real[15][15] ]]
save_constraints
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
