<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>I2S - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">I2S - Register accessor macros<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_s___peripheral___access___layer.html">I2S Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad63655c7251e2ddde723c6a4f7d595a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4">I2S_TCSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCSR)</td></tr>
<tr class="separator:gad63655c7251e2ddde723c6a4f7d595a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b221ae8f999ce7dd132e42d9a8e898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898">I2S_TCR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR1)</td></tr>
<tr class="separator:ga15b221ae8f999ce7dd132e42d9a8e898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078d8dfc2a79cc117a21465f60d37918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918">I2S_TCR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR2)</td></tr>
<tr class="separator:ga078d8dfc2a79cc117a21465f60d37918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ca4a7340fc7ac9a14c313d2b0c0392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392">I2S_TCR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR3)</td></tr>
<tr class="separator:ga20ca4a7340fc7ac9a14c313d2b0c0392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20e23ff9fad28fd3dfde2110061289e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e">I2S_TCR4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR4)</td></tr>
<tr class="separator:gab20e23ff9fad28fd3dfde2110061289e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac04958932172b137ecb3eaca03cda0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0">I2S_TCR5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR5)</td></tr>
<tr class="separator:ga4ac04958932172b137ecb3eaca03cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6906e2715aabf27a2eb2a42af14527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TDR[index])</td></tr>
<tr class="separator:ga0c6906e2715aabf27a2eb2a42af14527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f97e86f9a784060d1e9b01fe5c49b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TFR[index])</td></tr>
<tr class="separator:gae0f97e86f9a784060d1e9b01fe5c49b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69469ef04acc4f7702d0bf79c541bbca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca">I2S_TMR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TMR)</td></tr>
<tr class="separator:ga69469ef04acc4f7702d0bf79c541bbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41969cdffb776b0b7f133fb2702b76c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8">I2S_RCSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCSR)</td></tr>
<tr class="separator:ga41969cdffb776b0b7f133fb2702b76c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e72a70cec83128fe927cc42e499767e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e">I2S_RCR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR1)</td></tr>
<tr class="separator:ga0e72a70cec83128fe927cc42e499767e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fb6f3ab6761f72068561455d6f707c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c">I2S_RCR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR2)</td></tr>
<tr class="separator:ga06fb6f3ab6761f72068561455d6f707c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7aecac6ac09bbe0118385b34ad8ff65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65">I2S_RCR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR3)</td></tr>
<tr class="separator:gae7aecac6ac09bbe0118385b34ad8ff65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d96a14af22052e8f9bb55da75351ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec">I2S_RCR4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR4)</td></tr>
<tr class="separator:gae7d96a14af22052e8f9bb55da75351ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f806a100d1c29d4494f9ddc9ca598fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc">I2S_RCR5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR5)</td></tr>
<tr class="separator:ga5f806a100d1c29d4494f9ddc9ca598fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87694e4e332acdf778da3c5cda01da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RDR[index])</td></tr>
<tr class="separator:gaf87694e4e332acdf778da3c5cda01da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75445d172ef4f6a4fb04f467d2817dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RFR[index])</td></tr>
<tr class="separator:ga75445d172ef4f6a4fb04f467d2817dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e60f1c9b4eb83fba6b10ef9f541c429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429">I2S_RMR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RMR)</td></tr>
<tr class="separator:ga6e60f1c9b4eb83fba6b10ef9f541c429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca73964f8ea1f84a4cb5fa53b525f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88">I2S_MCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td></tr>
<tr class="separator:ga7ca73964f8ea1f84a4cb5fa53b525f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac76ad60348fc11fad791eb5f111735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735">I2S_MDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MDR)</td></tr>
<tr class="separator:ga7ac76ad60348fc11fad791eb5f111735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9475b5eaaecee1aca3fe946ab2f93b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga9475b5eaaecee1aca3fe946ab2f93b44">I2S0_TCSR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4">I2S_TCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga9475b5eaaecee1aca3fe946ab2f93b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8648b4f2138e546297726060411e9f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga8648b4f2138e546297726060411e9f5f">I2S0_TCR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898">I2S_TCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga8648b4f2138e546297726060411e9f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e49a53188ba833534a7b9798f88182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga52e49a53188ba833534a7b9798f88182">I2S0_TCR2</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918">I2S_TCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga52e49a53188ba833534a7b9798f88182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa547e454977db00732654fb9d05f8df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gaa547e454977db00732654fb9d05f8df8">I2S0_TCR3</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392">I2S_TCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gaa547e454977db00732654fb9d05f8df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4db90a1523128f0d06710664466359a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gaa4db90a1523128f0d06710664466359a">I2S0_TCR4</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e">I2S_TCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gaa4db90a1523128f0d06710664466359a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f07439ed2fea3dcfad6e145e1b7c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga8f07439ed2fea3dcfad6e145e1b7c8ec">I2S0_TCR5</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0">I2S_TCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga8f07439ed2fea3dcfad6e145e1b7c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca910255cba23592f591f13cdb0ca81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga5ca910255cba23592f591f13cdb0ca81">I2S0_TDR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:ga5ca910255cba23592f591f13cdb0ca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d216019277ddc19b05b7ea497bc97d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4d216019277ddc19b05b7ea497bc97d0">I2S0_TDR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td></tr>
<tr class="separator:ga4d216019277ddc19b05b7ea497bc97d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963906827ff1ef388ea4c6a0eec20b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga963906827ff1ef388ea4c6a0eec20b18">I2S0_TFR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:ga963906827ff1ef388ea4c6a0eec20b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ed249c5e7a458a93e9627ff31f31e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga32ed249c5e7a458a93e9627ff31f31e6">I2S0_TFR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td></tr>
<tr class="separator:ga32ed249c5e7a458a93e9627ff31f31e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedf7b57a0f8f42bc0d282b45cd749b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gadedf7b57a0f8f42bc0d282b45cd749b7">I2S0_TMR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca">I2S_TMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gadedf7b57a0f8f42bc0d282b45cd749b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4cf64f967438af2da04d536cee179b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga1a4cf64f967438af2da04d536cee179b">I2S0_RCSR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8">I2S_RCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga1a4cf64f967438af2da04d536cee179b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f600718409f2491f8d85d5154a5dc9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4f600718409f2491f8d85d5154a5dc9c">I2S0_RCR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e">I2S_RCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga4f600718409f2491f8d85d5154a5dc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a16c9f5fd4c40738f333de2ab3de84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gab7a16c9f5fd4c40738f333de2ab3de84">I2S0_RCR2</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c">I2S_RCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gab7a16c9f5fd4c40738f333de2ab3de84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68233bf05ad7d786ba95d1cf965ee45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gad68233bf05ad7d786ba95d1cf965ee45">I2S0_RCR3</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65">I2S_RCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gad68233bf05ad7d786ba95d1cf965ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac920c2084f1555a5696e637e5231ecfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gac920c2084f1555a5696e637e5231ecfa">I2S0_RCR4</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec">I2S_RCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gac920c2084f1555a5696e637e5231ecfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6658de1dbfbefc9f553627ac3fe220d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga6658de1dbfbefc9f553627ac3fe220d2">I2S0_RCR5</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc">I2S_RCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga6658de1dbfbefc9f553627ac3fe220d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace57e1a687b83e5829e789216a0920f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gace57e1a687b83e5829e789216a0920f8">I2S0_RDR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:gace57e1a687b83e5829e789216a0920f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd36ad48f3ce634252dadb1b3e867d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gafd36ad48f3ce634252dadb1b3e867d21">I2S0_RDR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td></tr>
<tr class="separator:gafd36ad48f3ce634252dadb1b3e867d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4097bbe8b4d3850677060c09e0b121cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4097bbe8b4d3850677060c09e0b121cc">I2S0_RFR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:ga4097bbe8b4d3850677060c09e0b121cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f6abd914de0f2c78acdc458367073a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae1f6abd914de0f2c78acdc458367073a">I2S0_RFR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td></tr>
<tr class="separator:gae1f6abd914de0f2c78acdc458367073a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7caa1b854fa4c0e8b44c1a4e6e045698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga7caa1b854fa4c0e8b44c1a4e6e045698">I2S0_RMR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429">I2S_RMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga7caa1b854fa4c0e8b44c1a4e6e045698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd58fc2e9d6a222f72cda740be00c968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gafd58fc2e9d6a222f72cda740be00c968">I2S0_MCR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88">I2S_MCR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gafd58fc2e9d6a222f72cda740be00c968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4df147e022a1cd6e739291b0f21438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga8d4df147e022a1cd6e739291b0f21438">I2S0_MDR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735">I2S_MDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga8d4df147e022a1cd6e739291b0f21438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a38d989af63cc8e42550e85f2ee1442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga6a38d989af63cc8e42550e85f2ee1442">I2S0_TDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga6a38d989af63cc8e42550e85f2ee1442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973dad9e8aea581b704d90526d6a7636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga973dad9e8aea581b704d90526d6a7636">I2S0_TFR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga973dad9e8aea581b704d90526d6a7636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774947b87873cc00e394f578aa49114c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga774947b87873cc00e394f578aa49114c">I2S0_RDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga774947b87873cc00e394f578aa49114c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a11b7e46d71a68d47bd59f10210ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga16a11b7e46d71a68d47bd59f10210ea7">I2S0_RFR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga16a11b7e46d71a68d47bd59f10210ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63655c7251e2ddde723c6a4f7d595a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4">I2S_TCSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCSR)</td></tr>
<tr class="separator:gad63655c7251e2ddde723c6a4f7d595a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b221ae8f999ce7dd132e42d9a8e898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898">I2S_TCR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR1)</td></tr>
<tr class="separator:ga15b221ae8f999ce7dd132e42d9a8e898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078d8dfc2a79cc117a21465f60d37918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918">I2S_TCR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR2)</td></tr>
<tr class="separator:ga078d8dfc2a79cc117a21465f60d37918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ca4a7340fc7ac9a14c313d2b0c0392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392">I2S_TCR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR3)</td></tr>
<tr class="separator:ga20ca4a7340fc7ac9a14c313d2b0c0392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20e23ff9fad28fd3dfde2110061289e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e">I2S_TCR4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR4)</td></tr>
<tr class="separator:gab20e23ff9fad28fd3dfde2110061289e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac04958932172b137ecb3eaca03cda0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0">I2S_TCR5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR5)</td></tr>
<tr class="separator:ga4ac04958932172b137ecb3eaca03cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6906e2715aabf27a2eb2a42af14527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TDR[index])</td></tr>
<tr class="separator:ga0c6906e2715aabf27a2eb2a42af14527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f97e86f9a784060d1e9b01fe5c49b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TFR[index])</td></tr>
<tr class="separator:gae0f97e86f9a784060d1e9b01fe5c49b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69469ef04acc4f7702d0bf79c541bbca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca">I2S_TMR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TMR)</td></tr>
<tr class="separator:ga69469ef04acc4f7702d0bf79c541bbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41969cdffb776b0b7f133fb2702b76c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8">I2S_RCSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCSR)</td></tr>
<tr class="separator:ga41969cdffb776b0b7f133fb2702b76c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e72a70cec83128fe927cc42e499767e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e">I2S_RCR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR1)</td></tr>
<tr class="separator:ga0e72a70cec83128fe927cc42e499767e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fb6f3ab6761f72068561455d6f707c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c">I2S_RCR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR2)</td></tr>
<tr class="separator:ga06fb6f3ab6761f72068561455d6f707c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7aecac6ac09bbe0118385b34ad8ff65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65">I2S_RCR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR3)</td></tr>
<tr class="separator:gae7aecac6ac09bbe0118385b34ad8ff65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d96a14af22052e8f9bb55da75351ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec">I2S_RCR4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR4)</td></tr>
<tr class="separator:gae7d96a14af22052e8f9bb55da75351ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f806a100d1c29d4494f9ddc9ca598fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc">I2S_RCR5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR5)</td></tr>
<tr class="separator:ga5f806a100d1c29d4494f9ddc9ca598fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87694e4e332acdf778da3c5cda01da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RDR[index])</td></tr>
<tr class="separator:gaf87694e4e332acdf778da3c5cda01da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75445d172ef4f6a4fb04f467d2817dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RFR[index])</td></tr>
<tr class="separator:ga75445d172ef4f6a4fb04f467d2817dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e60f1c9b4eb83fba6b10ef9f541c429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429">I2S_RMR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RMR)</td></tr>
<tr class="separator:ga6e60f1c9b4eb83fba6b10ef9f541c429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca73964f8ea1f84a4cb5fa53b525f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88">I2S_MCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td></tr>
<tr class="separator:ga7ca73964f8ea1f84a4cb5fa53b525f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac76ad60348fc11fad791eb5f111735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735">I2S_MDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MDR)</td></tr>
<tr class="separator:ga7ac76ad60348fc11fad791eb5f111735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9475b5eaaecee1aca3fe946ab2f93b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga9475b5eaaecee1aca3fe946ab2f93b44">I2S0_TCSR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4">I2S_TCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga9475b5eaaecee1aca3fe946ab2f93b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8648b4f2138e546297726060411e9f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga8648b4f2138e546297726060411e9f5f">I2S0_TCR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898">I2S_TCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga8648b4f2138e546297726060411e9f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e49a53188ba833534a7b9798f88182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga52e49a53188ba833534a7b9798f88182">I2S0_TCR2</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918">I2S_TCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga52e49a53188ba833534a7b9798f88182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa547e454977db00732654fb9d05f8df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gaa547e454977db00732654fb9d05f8df8">I2S0_TCR3</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392">I2S_TCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gaa547e454977db00732654fb9d05f8df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4db90a1523128f0d06710664466359a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gaa4db90a1523128f0d06710664466359a">I2S0_TCR4</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e">I2S_TCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gaa4db90a1523128f0d06710664466359a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f07439ed2fea3dcfad6e145e1b7c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga8f07439ed2fea3dcfad6e145e1b7c8ec">I2S0_TCR5</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0">I2S_TCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga8f07439ed2fea3dcfad6e145e1b7c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca910255cba23592f591f13cdb0ca81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga5ca910255cba23592f591f13cdb0ca81">I2S0_TDR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:ga5ca910255cba23592f591f13cdb0ca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d216019277ddc19b05b7ea497bc97d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4d216019277ddc19b05b7ea497bc97d0">I2S0_TDR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td></tr>
<tr class="separator:ga4d216019277ddc19b05b7ea497bc97d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963906827ff1ef388ea4c6a0eec20b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga963906827ff1ef388ea4c6a0eec20b18">I2S0_TFR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:ga963906827ff1ef388ea4c6a0eec20b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ed249c5e7a458a93e9627ff31f31e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga32ed249c5e7a458a93e9627ff31f31e6">I2S0_TFR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td></tr>
<tr class="separator:ga32ed249c5e7a458a93e9627ff31f31e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedf7b57a0f8f42bc0d282b45cd749b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gadedf7b57a0f8f42bc0d282b45cd749b7">I2S0_TMR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca">I2S_TMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gadedf7b57a0f8f42bc0d282b45cd749b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4cf64f967438af2da04d536cee179b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga1a4cf64f967438af2da04d536cee179b">I2S0_RCSR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8">I2S_RCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga1a4cf64f967438af2da04d536cee179b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f600718409f2491f8d85d5154a5dc9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4f600718409f2491f8d85d5154a5dc9c">I2S0_RCR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e">I2S_RCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga4f600718409f2491f8d85d5154a5dc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a16c9f5fd4c40738f333de2ab3de84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gab7a16c9f5fd4c40738f333de2ab3de84">I2S0_RCR2</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c">I2S_RCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gab7a16c9f5fd4c40738f333de2ab3de84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68233bf05ad7d786ba95d1cf965ee45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gad68233bf05ad7d786ba95d1cf965ee45">I2S0_RCR3</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65">I2S_RCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gad68233bf05ad7d786ba95d1cf965ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac920c2084f1555a5696e637e5231ecfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gac920c2084f1555a5696e637e5231ecfa">I2S0_RCR4</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec">I2S_RCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gac920c2084f1555a5696e637e5231ecfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6658de1dbfbefc9f553627ac3fe220d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga6658de1dbfbefc9f553627ac3fe220d2">I2S0_RCR5</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc">I2S_RCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga6658de1dbfbefc9f553627ac3fe220d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace57e1a687b83e5829e789216a0920f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gace57e1a687b83e5829e789216a0920f8">I2S0_RDR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:gace57e1a687b83e5829e789216a0920f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd36ad48f3ce634252dadb1b3e867d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gafd36ad48f3ce634252dadb1b3e867d21">I2S0_RDR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td></tr>
<tr class="separator:gafd36ad48f3ce634252dadb1b3e867d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4097bbe8b4d3850677060c09e0b121cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4097bbe8b4d3850677060c09e0b121cc">I2S0_RFR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:ga4097bbe8b4d3850677060c09e0b121cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f6abd914de0f2c78acdc458367073a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae1f6abd914de0f2c78acdc458367073a">I2S0_RFR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td></tr>
<tr class="separator:gae1f6abd914de0f2c78acdc458367073a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7caa1b854fa4c0e8b44c1a4e6e045698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga7caa1b854fa4c0e8b44c1a4e6e045698">I2S0_RMR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429">I2S_RMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga7caa1b854fa4c0e8b44c1a4e6e045698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd58fc2e9d6a222f72cda740be00c968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gafd58fc2e9d6a222f72cda740be00c968">I2S0_MCR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88">I2S_MCR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gafd58fc2e9d6a222f72cda740be00c968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4df147e022a1cd6e739291b0f21438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga8d4df147e022a1cd6e739291b0f21438">I2S0_MDR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735">I2S_MDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga8d4df147e022a1cd6e739291b0f21438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a38d989af63cc8e42550e85f2ee1442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga6a38d989af63cc8e42550e85f2ee1442">I2S0_TDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga6a38d989af63cc8e42550e85f2ee1442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973dad9e8aea581b704d90526d6a7636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga973dad9e8aea581b704d90526d6a7636">I2S0_TFR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga973dad9e8aea581b704d90526d6a7636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774947b87873cc00e394f578aa49114c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga774947b87873cc00e394f578aa49114c">I2S0_RDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga774947b87873cc00e394f578aa49114c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a11b7e46d71a68d47bd59f10210ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga16a11b7e46d71a68d47bd59f10210ea7">I2S0_RFR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga16a11b7e46d71a68d47bd59f10210ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63655c7251e2ddde723c6a4f7d595a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4">I2S_TCSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCSR)</td></tr>
<tr class="separator:gad63655c7251e2ddde723c6a4f7d595a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b221ae8f999ce7dd132e42d9a8e898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898">I2S_TCR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR1)</td></tr>
<tr class="separator:ga15b221ae8f999ce7dd132e42d9a8e898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078d8dfc2a79cc117a21465f60d37918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918">I2S_TCR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR2)</td></tr>
<tr class="separator:ga078d8dfc2a79cc117a21465f60d37918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ca4a7340fc7ac9a14c313d2b0c0392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392">I2S_TCR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR3)</td></tr>
<tr class="separator:ga20ca4a7340fc7ac9a14c313d2b0c0392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20e23ff9fad28fd3dfde2110061289e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e">I2S_TCR4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR4)</td></tr>
<tr class="separator:gab20e23ff9fad28fd3dfde2110061289e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac04958932172b137ecb3eaca03cda0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0">I2S_TCR5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR5)</td></tr>
<tr class="separator:ga4ac04958932172b137ecb3eaca03cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6906e2715aabf27a2eb2a42af14527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TDR[index])</td></tr>
<tr class="separator:ga0c6906e2715aabf27a2eb2a42af14527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f97e86f9a784060d1e9b01fe5c49b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TFR[index])</td></tr>
<tr class="separator:gae0f97e86f9a784060d1e9b01fe5c49b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69469ef04acc4f7702d0bf79c541bbca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca">I2S_TMR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TMR)</td></tr>
<tr class="separator:ga69469ef04acc4f7702d0bf79c541bbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41969cdffb776b0b7f133fb2702b76c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8">I2S_RCSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCSR)</td></tr>
<tr class="separator:ga41969cdffb776b0b7f133fb2702b76c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e72a70cec83128fe927cc42e499767e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e">I2S_RCR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR1)</td></tr>
<tr class="separator:ga0e72a70cec83128fe927cc42e499767e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fb6f3ab6761f72068561455d6f707c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c">I2S_RCR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR2)</td></tr>
<tr class="separator:ga06fb6f3ab6761f72068561455d6f707c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7aecac6ac09bbe0118385b34ad8ff65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65">I2S_RCR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR3)</td></tr>
<tr class="separator:gae7aecac6ac09bbe0118385b34ad8ff65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d96a14af22052e8f9bb55da75351ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec">I2S_RCR4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR4)</td></tr>
<tr class="separator:gae7d96a14af22052e8f9bb55da75351ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f806a100d1c29d4494f9ddc9ca598fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc">I2S_RCR5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR5)</td></tr>
<tr class="separator:ga5f806a100d1c29d4494f9ddc9ca598fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87694e4e332acdf778da3c5cda01da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RDR[index])</td></tr>
<tr class="separator:gaf87694e4e332acdf778da3c5cda01da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75445d172ef4f6a4fb04f467d2817dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RFR[index])</td></tr>
<tr class="separator:ga75445d172ef4f6a4fb04f467d2817dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e60f1c9b4eb83fba6b10ef9f541c429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429">I2S_RMR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RMR)</td></tr>
<tr class="separator:ga6e60f1c9b4eb83fba6b10ef9f541c429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca73964f8ea1f84a4cb5fa53b525f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88">I2S_MCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td></tr>
<tr class="separator:ga7ca73964f8ea1f84a4cb5fa53b525f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac76ad60348fc11fad791eb5f111735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735">I2S_MDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MDR)</td></tr>
<tr class="separator:ga7ac76ad60348fc11fad791eb5f111735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9475b5eaaecee1aca3fe946ab2f93b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga9475b5eaaecee1aca3fe946ab2f93b44">I2S0_TCSR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4">I2S_TCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga9475b5eaaecee1aca3fe946ab2f93b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8648b4f2138e546297726060411e9f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga8648b4f2138e546297726060411e9f5f">I2S0_TCR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898">I2S_TCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga8648b4f2138e546297726060411e9f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e49a53188ba833534a7b9798f88182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga52e49a53188ba833534a7b9798f88182">I2S0_TCR2</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918">I2S_TCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga52e49a53188ba833534a7b9798f88182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa547e454977db00732654fb9d05f8df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gaa547e454977db00732654fb9d05f8df8">I2S0_TCR3</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392">I2S_TCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gaa547e454977db00732654fb9d05f8df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4db90a1523128f0d06710664466359a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gaa4db90a1523128f0d06710664466359a">I2S0_TCR4</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e">I2S_TCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gaa4db90a1523128f0d06710664466359a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f07439ed2fea3dcfad6e145e1b7c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga8f07439ed2fea3dcfad6e145e1b7c8ec">I2S0_TCR5</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0">I2S_TCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga8f07439ed2fea3dcfad6e145e1b7c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca910255cba23592f591f13cdb0ca81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga5ca910255cba23592f591f13cdb0ca81">I2S0_TDR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:ga5ca910255cba23592f591f13cdb0ca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963906827ff1ef388ea4c6a0eec20b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga963906827ff1ef388ea4c6a0eec20b18">I2S0_TFR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:ga963906827ff1ef388ea4c6a0eec20b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedf7b57a0f8f42bc0d282b45cd749b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gadedf7b57a0f8f42bc0d282b45cd749b7">I2S0_TMR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca">I2S_TMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gadedf7b57a0f8f42bc0d282b45cd749b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4cf64f967438af2da04d536cee179b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga1a4cf64f967438af2da04d536cee179b">I2S0_RCSR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8">I2S_RCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga1a4cf64f967438af2da04d536cee179b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f600718409f2491f8d85d5154a5dc9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4f600718409f2491f8d85d5154a5dc9c">I2S0_RCR1</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e">I2S_RCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga4f600718409f2491f8d85d5154a5dc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a16c9f5fd4c40738f333de2ab3de84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gab7a16c9f5fd4c40738f333de2ab3de84">I2S0_RCR2</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c">I2S_RCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gab7a16c9f5fd4c40738f333de2ab3de84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68233bf05ad7d786ba95d1cf965ee45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gad68233bf05ad7d786ba95d1cf965ee45">I2S0_RCR3</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65">I2S_RCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gad68233bf05ad7d786ba95d1cf965ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac920c2084f1555a5696e637e5231ecfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gac920c2084f1555a5696e637e5231ecfa">I2S0_RCR4</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec">I2S_RCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gac920c2084f1555a5696e637e5231ecfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6658de1dbfbefc9f553627ac3fe220d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga6658de1dbfbefc9f553627ac3fe220d2">I2S0_RCR5</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc">I2S_RCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga6658de1dbfbefc9f553627ac3fe220d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace57e1a687b83e5829e789216a0920f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gace57e1a687b83e5829e789216a0920f8">I2S0_RDR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:gace57e1a687b83e5829e789216a0920f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4097bbe8b4d3850677060c09e0b121cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga4097bbe8b4d3850677060c09e0b121cc">I2S0_RFR0</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td></tr>
<tr class="separator:ga4097bbe8b4d3850677060c09e0b121cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7caa1b854fa4c0e8b44c1a4e6e045698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga7caa1b854fa4c0e8b44c1a4e6e045698">I2S0_RMR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429">I2S_RMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga7caa1b854fa4c0e8b44c1a4e6e045698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd58fc2e9d6a222f72cda740be00c968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#gafd58fc2e9d6a222f72cda740be00c968">I2S0_MCR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88">I2S_MCR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:gafd58fc2e9d6a222f72cda740be00c968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4df147e022a1cd6e739291b0f21438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga8d4df147e022a1cd6e739291b0f21438">I2S0_MDR</a>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735">I2S_MDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td></tr>
<tr class="separator:ga8d4df147e022a1cd6e739291b0f21438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a38d989af63cc8e42550e85f2ee1442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga6a38d989af63cc8e42550e85f2ee1442">I2S0_TDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga6a38d989af63cc8e42550e85f2ee1442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973dad9e8aea581b704d90526d6a7636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga973dad9e8aea581b704d90526d6a7636">I2S0_TFR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga973dad9e8aea581b704d90526d6a7636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774947b87873cc00e394f578aa49114c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga774947b87873cc00e394f578aa49114c">I2S0_RDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga774947b87873cc00e394f578aa49114c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a11b7e46d71a68d47bd59f10210ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___register___accessor___macros.html#ga16a11b7e46d71a68d47bd59f10210ea7">I2S0_RFR</a>(index)&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td></tr>
<tr class="separator:ga16a11b7e46d71a68d47bd59f10210ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gafd58fc2e9d6a222f72cda740be00c968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd58fc2e9d6a222f72cda740be00c968">&#9670;&nbsp;</a></span>I2S0_MCR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_MCR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88">I2S_MCR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04636">4636</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafd58fc2e9d6a222f72cda740be00c968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd58fc2e9d6a222f72cda740be00c968">&#9670;&nbsp;</a></span>I2S0_MCR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_MCR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88">I2S_MCR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08141">8141</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafd58fc2e9d6a222f72cda740be00c968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd58fc2e9d6a222f72cda740be00c968">&#9670;&nbsp;</a></span>I2S0_MCR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_MCR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ca73964f8ea1f84a4cb5fa53b525f88">I2S_MCR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08215">8215</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8d4df147e022a1cd6e739291b0f21438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d4df147e022a1cd6e739291b0f21438">&#9670;&nbsp;</a></span>I2S0_MDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_MDR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735">I2S_MDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04637">4637</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8d4df147e022a1cd6e739291b0f21438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d4df147e022a1cd6e739291b0f21438">&#9670;&nbsp;</a></span>I2S0_MDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_MDR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735">I2S_MDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08142">8142</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8d4df147e022a1cd6e739291b0f21438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d4df147e022a1cd6e739291b0f21438">&#9670;&nbsp;</a></span>I2S0_MDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_MDR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga7ac76ad60348fc11fad791eb5f111735">I2S_MDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08216">8216</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4f600718409f2491f8d85d5154a5dc9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f600718409f2491f8d85d5154a5dc9c">&#9670;&nbsp;</a></span>I2S0_RCR1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e">I2S_RCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04628">4628</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4f600718409f2491f8d85d5154a5dc9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f600718409f2491f8d85d5154a5dc9c">&#9670;&nbsp;</a></span>I2S0_RCR1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e">I2S_RCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08131">8131</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4f600718409f2491f8d85d5154a5dc9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f600718409f2491f8d85d5154a5dc9c">&#9670;&nbsp;</a></span>I2S0_RCR1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0e72a70cec83128fe927cc42e499767e">I2S_RCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08205">8205</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab7a16c9f5fd4c40738f333de2ab3de84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7a16c9f5fd4c40738f333de2ab3de84">&#9670;&nbsp;</a></span>I2S0_RCR2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR2&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c">I2S_RCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04629">4629</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab7a16c9f5fd4c40738f333de2ab3de84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7a16c9f5fd4c40738f333de2ab3de84">&#9670;&nbsp;</a></span>I2S0_RCR2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR2&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c">I2S_RCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08132">8132</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab7a16c9f5fd4c40738f333de2ab3de84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7a16c9f5fd4c40738f333de2ab3de84">&#9670;&nbsp;</a></span>I2S0_RCR2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR2&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga06fb6f3ab6761f72068561455d6f707c">I2S_RCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08206">8206</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad68233bf05ad7d786ba95d1cf965ee45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad68233bf05ad7d786ba95d1cf965ee45">&#9670;&nbsp;</a></span>I2S0_RCR3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR3&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65">I2S_RCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04630">4630</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad68233bf05ad7d786ba95d1cf965ee45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad68233bf05ad7d786ba95d1cf965ee45">&#9670;&nbsp;</a></span>I2S0_RCR3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR3&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65">I2S_RCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08133">8133</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad68233bf05ad7d786ba95d1cf965ee45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad68233bf05ad7d786ba95d1cf965ee45">&#9670;&nbsp;</a></span>I2S0_RCR3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR3&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7aecac6ac09bbe0118385b34ad8ff65">I2S_RCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08207">8207</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac920c2084f1555a5696e637e5231ecfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac920c2084f1555a5696e637e5231ecfa">&#9670;&nbsp;</a></span>I2S0_RCR4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR4&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec">I2S_RCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04631">4631</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac920c2084f1555a5696e637e5231ecfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac920c2084f1555a5696e637e5231ecfa">&#9670;&nbsp;</a></span>I2S0_RCR4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR4&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec">I2S_RCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08134">8134</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac920c2084f1555a5696e637e5231ecfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac920c2084f1555a5696e637e5231ecfa">&#9670;&nbsp;</a></span>I2S0_RCR4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR4&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae7d96a14af22052e8f9bb55da75351ec">I2S_RCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08208">8208</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6658de1dbfbefc9f553627ac3fe220d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6658de1dbfbefc9f553627ac3fe220d2">&#9670;&nbsp;</a></span>I2S0_RCR5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR5&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc">I2S_RCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04632">4632</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6658de1dbfbefc9f553627ac3fe220d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6658de1dbfbefc9f553627ac3fe220d2">&#9670;&nbsp;</a></span>I2S0_RCR5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR5&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc">I2S_RCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08135">8135</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6658de1dbfbefc9f553627ac3fe220d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6658de1dbfbefc9f553627ac3fe220d2">&#9670;&nbsp;</a></span>I2S0_RCR5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCR5&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga5f806a100d1c29d4494f9ddc9ca598fc">I2S_RCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08209">8209</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1a4cf64f967438af2da04d536cee179b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a4cf64f967438af2da04d536cee179b">&#9670;&nbsp;</a></span>I2S0_RCSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCSR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8">I2S_RCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04627">4627</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1a4cf64f967438af2da04d536cee179b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a4cf64f967438af2da04d536cee179b">&#9670;&nbsp;</a></span>I2S0_RCSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCSR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8">I2S_RCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08130">8130</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1a4cf64f967438af2da04d536cee179b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a4cf64f967438af2da04d536cee179b">&#9670;&nbsp;</a></span>I2S0_RCSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RCSR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga41969cdffb776b0b7f133fb2702b76c8">I2S_RCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08204">8204</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga774947b87873cc00e394f578aa49114c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga774947b87873cc00e394f578aa49114c">&#9670;&nbsp;</a></span>I2S0_RDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04642">4642</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga774947b87873cc00e394f578aa49114c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga774947b87873cc00e394f578aa49114c">&#9670;&nbsp;</a></span>I2S0_RDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08147">8147</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga774947b87873cc00e394f578aa49114c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga774947b87873cc00e394f578aa49114c">&#9670;&nbsp;</a></span>I2S0_RDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08221">8221</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gace57e1a687b83e5829e789216a0920f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace57e1a687b83e5829e789216a0920f8">&#9670;&nbsp;</a></span>I2S0_RDR0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RDR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04633">4633</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gace57e1a687b83e5829e789216a0920f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace57e1a687b83e5829e789216a0920f8">&#9670;&nbsp;</a></span>I2S0_RDR0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RDR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08136">8136</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gace57e1a687b83e5829e789216a0920f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace57e1a687b83e5829e789216a0920f8">&#9670;&nbsp;</a></span>I2S0_RDR0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RDR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08210">8210</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafd36ad48f3ce634252dadb1b3e867d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd36ad48f3ce634252dadb1b3e867d21">&#9670;&nbsp;</a></span>I2S0_RDR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RDR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08137">8137</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafd36ad48f3ce634252dadb1b3e867d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd36ad48f3ce634252dadb1b3e867d21">&#9670;&nbsp;</a></span>I2S0_RDR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RDR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gaf87694e4e332acdf778da3c5cda01da0">I2S_RDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08211">8211</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga16a11b7e46d71a68d47bd59f10210ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a11b7e46d71a68d47bd59f10210ea7">&#9670;&nbsp;</a></span>I2S0_RFR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04643">4643</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga16a11b7e46d71a68d47bd59f10210ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a11b7e46d71a68d47bd59f10210ea7">&#9670;&nbsp;</a></span>I2S0_RFR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08148">8148</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga16a11b7e46d71a68d47bd59f10210ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a11b7e46d71a68d47bd59f10210ea7">&#9670;&nbsp;</a></span>I2S0_RFR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08222">8222</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4097bbe8b4d3850677060c09e0b121cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4097bbe8b4d3850677060c09e0b121cc">&#9670;&nbsp;</a></span>I2S0_RFR0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RFR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04634">4634</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4097bbe8b4d3850677060c09e0b121cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4097bbe8b4d3850677060c09e0b121cc">&#9670;&nbsp;</a></span>I2S0_RFR0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RFR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08138">8138</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4097bbe8b4d3850677060c09e0b121cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4097bbe8b4d3850677060c09e0b121cc">&#9670;&nbsp;</a></span>I2S0_RFR0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RFR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08212">8212</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae1f6abd914de0f2c78acdc458367073a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1f6abd914de0f2c78acdc458367073a">&#9670;&nbsp;</a></span>I2S0_RFR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RFR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08139">8139</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae1f6abd914de0f2c78acdc458367073a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1f6abd914de0f2c78acdc458367073a">&#9670;&nbsp;</a></span>I2S0_RFR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RFR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga75445d172ef4f6a4fb04f467d2817dbc">I2S_RFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08213">8213</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7caa1b854fa4c0e8b44c1a4e6e045698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7caa1b854fa4c0e8b44c1a4e6e045698">&#9670;&nbsp;</a></span>I2S0_RMR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RMR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429">I2S_RMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04635">4635</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7caa1b854fa4c0e8b44c1a4e6e045698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7caa1b854fa4c0e8b44c1a4e6e045698">&#9670;&nbsp;</a></span>I2S0_RMR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RMR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429">I2S_RMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08140">8140</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7caa1b854fa4c0e8b44c1a4e6e045698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7caa1b854fa4c0e8b44c1a4e6e045698">&#9670;&nbsp;</a></span>I2S0_RMR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RMR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga6e60f1c9b4eb83fba6b10ef9f541c429">I2S_RMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08214">8214</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8648b4f2138e546297726060411e9f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8648b4f2138e546297726060411e9f5f">&#9670;&nbsp;</a></span>I2S0_TCR1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898">I2S_TCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04619">4619</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8648b4f2138e546297726060411e9f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8648b4f2138e546297726060411e9f5f">&#9670;&nbsp;</a></span>I2S0_TCR1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898">I2S_TCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08120">8120</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8648b4f2138e546297726060411e9f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8648b4f2138e546297726060411e9f5f">&#9670;&nbsp;</a></span>I2S0_TCR1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga15b221ae8f999ce7dd132e42d9a8e898">I2S_TCR1_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08194">8194</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga52e49a53188ba833534a7b9798f88182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52e49a53188ba833534a7b9798f88182">&#9670;&nbsp;</a></span>I2S0_TCR2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR2&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918">I2S_TCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04620">4620</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga52e49a53188ba833534a7b9798f88182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52e49a53188ba833534a7b9798f88182">&#9670;&nbsp;</a></span>I2S0_TCR2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR2&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918">I2S_TCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08121">8121</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga52e49a53188ba833534a7b9798f88182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52e49a53188ba833534a7b9798f88182">&#9670;&nbsp;</a></span>I2S0_TCR2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR2&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga078d8dfc2a79cc117a21465f60d37918">I2S_TCR2_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08195">8195</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa547e454977db00732654fb9d05f8df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa547e454977db00732654fb9d05f8df8">&#9670;&nbsp;</a></span>I2S0_TCR3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR3&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392">I2S_TCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04621">4621</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa547e454977db00732654fb9d05f8df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa547e454977db00732654fb9d05f8df8">&#9670;&nbsp;</a></span>I2S0_TCR3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR3&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392">I2S_TCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08122">8122</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa547e454977db00732654fb9d05f8df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa547e454977db00732654fb9d05f8df8">&#9670;&nbsp;</a></span>I2S0_TCR3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR3&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga20ca4a7340fc7ac9a14c313d2b0c0392">I2S_TCR3_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08196">8196</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa4db90a1523128f0d06710664466359a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4db90a1523128f0d06710664466359a">&#9670;&nbsp;</a></span>I2S0_TCR4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR4&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e">I2S_TCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04622">4622</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa4db90a1523128f0d06710664466359a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4db90a1523128f0d06710664466359a">&#9670;&nbsp;</a></span>I2S0_TCR4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR4&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e">I2S_TCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08123">8123</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa4db90a1523128f0d06710664466359a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4db90a1523128f0d06710664466359a">&#9670;&nbsp;</a></span>I2S0_TCR4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR4&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gab20e23ff9fad28fd3dfde2110061289e">I2S_TCR4_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08197">8197</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8f07439ed2fea3dcfad6e145e1b7c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f07439ed2fea3dcfad6e145e1b7c8ec">&#9670;&nbsp;</a></span>I2S0_TCR5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR5&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0">I2S_TCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04623">4623</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8f07439ed2fea3dcfad6e145e1b7c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f07439ed2fea3dcfad6e145e1b7c8ec">&#9670;&nbsp;</a></span>I2S0_TCR5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR5&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0">I2S_TCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08124">8124</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8f07439ed2fea3dcfad6e145e1b7c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f07439ed2fea3dcfad6e145e1b7c8ec">&#9670;&nbsp;</a></span>I2S0_TCR5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCR5&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga4ac04958932172b137ecb3eaca03cda0">I2S_TCR5_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08198">8198</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9475b5eaaecee1aca3fe946ab2f93b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9475b5eaaecee1aca3fe946ab2f93b44">&#9670;&nbsp;</a></span>I2S0_TCSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCSR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4">I2S_TCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04618">4618</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9475b5eaaecee1aca3fe946ab2f93b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9475b5eaaecee1aca3fe946ab2f93b44">&#9670;&nbsp;</a></span>I2S0_TCSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCSR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4">I2S_TCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08119">8119</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9475b5eaaecee1aca3fe946ab2f93b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9475b5eaaecee1aca3fe946ab2f93b44">&#9670;&nbsp;</a></span>I2S0_TCSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TCSR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gad63655c7251e2ddde723c6a4f7d595a4">I2S_TCSR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08193">8193</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6a38d989af63cc8e42550e85f2ee1442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a38d989af63cc8e42550e85f2ee1442">&#9670;&nbsp;</a></span>I2S0_TDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04640">4640</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6a38d989af63cc8e42550e85f2ee1442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a38d989af63cc8e42550e85f2ee1442">&#9670;&nbsp;</a></span>I2S0_TDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08145">8145</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6a38d989af63cc8e42550e85f2ee1442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a38d989af63cc8e42550e85f2ee1442">&#9670;&nbsp;</a></span>I2S0_TDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08219">8219</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5ca910255cba23592f591f13cdb0ca81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca910255cba23592f591f13cdb0ca81">&#9670;&nbsp;</a></span>I2S0_TDR0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TDR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04624">4624</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5ca910255cba23592f591f13cdb0ca81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca910255cba23592f591f13cdb0ca81">&#9670;&nbsp;</a></span>I2S0_TDR0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TDR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08125">8125</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5ca910255cba23592f591f13cdb0ca81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca910255cba23592f591f13cdb0ca81">&#9670;&nbsp;</a></span>I2S0_TDR0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TDR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08199">8199</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4d216019277ddc19b05b7ea497bc97d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d216019277ddc19b05b7ea497bc97d0">&#9670;&nbsp;</a></span>I2S0_TDR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TDR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08126">8126</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4d216019277ddc19b05b7ea497bc97d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d216019277ddc19b05b7ea497bc97d0">&#9670;&nbsp;</a></span>I2S0_TDR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TDR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga0c6906e2715aabf27a2eb2a42af14527">I2S_TDR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08200">8200</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga973dad9e8aea581b704d90526d6a7636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga973dad9e8aea581b704d90526d6a7636">&#9670;&nbsp;</a></span>I2S0_TFR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04641">4641</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga973dad9e8aea581b704d90526d6a7636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga973dad9e8aea581b704d90526d6a7636">&#9670;&nbsp;</a></span>I2S0_TFR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08146">8146</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga973dad9e8aea581b704d90526d6a7636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga973dad9e8aea581b704d90526d6a7636">&#9670;&nbsp;</a></span>I2S0_TFR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08220">8220</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga963906827ff1ef388ea4c6a0eec20b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga963906827ff1ef388ea4c6a0eec20b18">&#9670;&nbsp;</a></span>I2S0_TFR0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TFR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04625">4625</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga963906827ff1ef388ea4c6a0eec20b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga963906827ff1ef388ea4c6a0eec20b18">&#9670;&nbsp;</a></span>I2S0_TFR0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TFR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08127">8127</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga963906827ff1ef388ea4c6a0eec20b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga963906827ff1ef388ea4c6a0eec20b18">&#9670;&nbsp;</a></span>I2S0_TFR0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TFR0&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08201">8201</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga32ed249c5e7a458a93e9627ff31f31e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32ed249c5e7a458a93e9627ff31f31e6">&#9670;&nbsp;</a></span>I2S0_TFR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TFR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08128">8128</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga32ed249c5e7a458a93e9627ff31f31e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32ed249c5e7a458a93e9627ff31f31e6">&#9670;&nbsp;</a></span>I2S0_TFR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TFR1&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#gae0f97e86f9a784060d1e9b01fe5c49b8">I2S_TFR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08202">8202</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gadedf7b57a0f8f42bc0d282b45cd749b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadedf7b57a0f8f42bc0d282b45cd749b7">&#9670;&nbsp;</a></span>I2S0_TMR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TMR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca">I2S_TMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04626">4626</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gadedf7b57a0f8f42bc0d282b45cd749b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadedf7b57a0f8f42bc0d282b45cd749b7">&#9670;&nbsp;</a></span>I2S0_TMR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TMR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca">I2S_TMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l08129">8129</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gadedf7b57a0f8f42bc0d282b45cd749b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadedf7b57a0f8f42bc0d282b45cd749b7">&#9670;&nbsp;</a></span>I2S0_TMR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TMR&#160;&#160;&#160;<a class="el" href="group___i2_s___register___accessor___macros.html#ga69469ef04acc4f7702d0bf79c541bbca">I2S_TMR_REG</a>(<a class="el" href="group___i2_s___peripheral___access___layer.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l08203">8203</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7ca73964f8ea1f84a4cb5fa53b525f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca73964f8ea1f84a4cb5fa53b525f88">&#9670;&nbsp;</a></span>I2S_MCR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04347">4347</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7ca73964f8ea1f84a4cb5fa53b525f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca73964f8ea1f84a4cb5fa53b525f88">&#9670;&nbsp;</a></span>I2S_MCR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07843">7843</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7ca73964f8ea1f84a4cb5fa53b525f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca73964f8ea1f84a4cb5fa53b525f88">&#9670;&nbsp;</a></span>I2S_MCR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07917">7917</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7ac76ad60348fc11fad791eb5f111735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac76ad60348fc11fad791eb5f111735">&#9670;&nbsp;</a></span>I2S_MDR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04348">4348</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7ac76ad60348fc11fad791eb5f111735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac76ad60348fc11fad791eb5f111735">&#9670;&nbsp;</a></span>I2S_MDR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07844">7844</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7ac76ad60348fc11fad791eb5f111735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac76ad60348fc11fad791eb5f111735">&#9670;&nbsp;</a></span>I2S_MDR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;MDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07918">7918</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0e72a70cec83128fe927cc42e499767e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e72a70cec83128fe927cc42e499767e">&#9670;&nbsp;</a></span>I2S_RCR1_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04339">4339</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0e72a70cec83128fe927cc42e499767e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e72a70cec83128fe927cc42e499767e">&#9670;&nbsp;</a></span>I2S_RCR1_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07835">7835</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0e72a70cec83128fe927cc42e499767e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e72a70cec83128fe927cc42e499767e">&#9670;&nbsp;</a></span>I2S_RCR1_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07909">7909</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga06fb6f3ab6761f72068561455d6f707c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06fb6f3ab6761f72068561455d6f707c">&#9670;&nbsp;</a></span>I2S_RCR2_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04340">4340</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga06fb6f3ab6761f72068561455d6f707c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06fb6f3ab6761f72068561455d6f707c">&#9670;&nbsp;</a></span>I2S_RCR2_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07836">7836</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga06fb6f3ab6761f72068561455d6f707c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06fb6f3ab6761f72068561455d6f707c">&#9670;&nbsp;</a></span>I2S_RCR2_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07910">7910</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae7aecac6ac09bbe0118385b34ad8ff65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7aecac6ac09bbe0118385b34ad8ff65">&#9670;&nbsp;</a></span>I2S_RCR3_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04341">4341</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae7aecac6ac09bbe0118385b34ad8ff65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7aecac6ac09bbe0118385b34ad8ff65">&#9670;&nbsp;</a></span>I2S_RCR3_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07837">7837</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae7aecac6ac09bbe0118385b34ad8ff65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7aecac6ac09bbe0118385b34ad8ff65">&#9670;&nbsp;</a></span>I2S_RCR3_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07911">7911</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae7d96a14af22052e8f9bb55da75351ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7d96a14af22052e8f9bb55da75351ec">&#9670;&nbsp;</a></span>I2S_RCR4_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04342">4342</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae7d96a14af22052e8f9bb55da75351ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7d96a14af22052e8f9bb55da75351ec">&#9670;&nbsp;</a></span>I2S_RCR4_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07838">7838</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae7d96a14af22052e8f9bb55da75351ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7d96a14af22052e8f9bb55da75351ec">&#9670;&nbsp;</a></span>I2S_RCR4_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07912">7912</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5f806a100d1c29d4494f9ddc9ca598fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f806a100d1c29d4494f9ddc9ca598fc">&#9670;&nbsp;</a></span>I2S_RCR5_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04343">4343</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5f806a100d1c29d4494f9ddc9ca598fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f806a100d1c29d4494f9ddc9ca598fc">&#9670;&nbsp;</a></span>I2S_RCR5_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07839">7839</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5f806a100d1c29d4494f9ddc9ca598fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f806a100d1c29d4494f9ddc9ca598fc">&#9670;&nbsp;</a></span>I2S_RCR5_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCR5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCR5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07913">7913</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga41969cdffb776b0b7f133fb2702b76c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41969cdffb776b0b7f133fb2702b76c8">&#9670;&nbsp;</a></span>I2S_RCSR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04338">4338</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga41969cdffb776b0b7f133fb2702b76c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41969cdffb776b0b7f133fb2702b76c8">&#9670;&nbsp;</a></span>I2S_RCSR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07834">7834</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga41969cdffb776b0b7f133fb2702b76c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41969cdffb776b0b7f133fb2702b76c8">&#9670;&nbsp;</a></span>I2S_RCSR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RCSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RCSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07908">7908</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf87694e4e332acdf778da3c5cda01da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf87694e4e332acdf778da3c5cda01da0">&#9670;&nbsp;</a></span>I2S_RDR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RDR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04344">4344</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf87694e4e332acdf778da3c5cda01da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf87694e4e332acdf778da3c5cda01da0">&#9670;&nbsp;</a></span>I2S_RDR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RDR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07840">7840</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf87694e4e332acdf778da3c5cda01da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf87694e4e332acdf778da3c5cda01da0">&#9670;&nbsp;</a></span>I2S_RDR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RDR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07914">7914</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga75445d172ef4f6a4fb04f467d2817dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75445d172ef4f6a4fb04f467d2817dbc">&#9670;&nbsp;</a></span>I2S_RFR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RFR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RFR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04345">4345</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga75445d172ef4f6a4fb04f467d2817dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75445d172ef4f6a4fb04f467d2817dbc">&#9670;&nbsp;</a></span>I2S_RFR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RFR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RFR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07841">7841</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga75445d172ef4f6a4fb04f467d2817dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75445d172ef4f6a4fb04f467d2817dbc">&#9670;&nbsp;</a></span>I2S_RFR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RFR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RFR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07915">7915</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6e60f1c9b4eb83fba6b10ef9f541c429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e60f1c9b4eb83fba6b10ef9f541c429">&#9670;&nbsp;</a></span>I2S_RMR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RMR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RMR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04346">4346</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6e60f1c9b4eb83fba6b10ef9f541c429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e60f1c9b4eb83fba6b10ef9f541c429">&#9670;&nbsp;</a></span>I2S_RMR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RMR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RMR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07842">7842</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6e60f1c9b4eb83fba6b10ef9f541c429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e60f1c9b4eb83fba6b10ef9f541c429">&#9670;&nbsp;</a></span>I2S_RMR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RMR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RMR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07916">7916</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga15b221ae8f999ce7dd132e42d9a8e898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15b221ae8f999ce7dd132e42d9a8e898">&#9670;&nbsp;</a></span>I2S_TCR1_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04330">4330</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga15b221ae8f999ce7dd132e42d9a8e898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15b221ae8f999ce7dd132e42d9a8e898">&#9670;&nbsp;</a></span>I2S_TCR1_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07826">7826</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga15b221ae8f999ce7dd132e42d9a8e898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15b221ae8f999ce7dd132e42d9a8e898">&#9670;&nbsp;</a></span>I2S_TCR1_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07900">7900</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga078d8dfc2a79cc117a21465f60d37918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga078d8dfc2a79cc117a21465f60d37918">&#9670;&nbsp;</a></span>I2S_TCR2_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04331">4331</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga078d8dfc2a79cc117a21465f60d37918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga078d8dfc2a79cc117a21465f60d37918">&#9670;&nbsp;</a></span>I2S_TCR2_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07827">7827</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga078d8dfc2a79cc117a21465f60d37918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga078d8dfc2a79cc117a21465f60d37918">&#9670;&nbsp;</a></span>I2S_TCR2_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07901">7901</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga20ca4a7340fc7ac9a14c313d2b0c0392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ca4a7340fc7ac9a14c313d2b0c0392">&#9670;&nbsp;</a></span>I2S_TCR3_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04332">4332</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga20ca4a7340fc7ac9a14c313d2b0c0392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ca4a7340fc7ac9a14c313d2b0c0392">&#9670;&nbsp;</a></span>I2S_TCR3_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07828">7828</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga20ca4a7340fc7ac9a14c313d2b0c0392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ca4a7340fc7ac9a14c313d2b0c0392">&#9670;&nbsp;</a></span>I2S_TCR3_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07902">7902</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab20e23ff9fad28fd3dfde2110061289e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab20e23ff9fad28fd3dfde2110061289e">&#9670;&nbsp;</a></span>I2S_TCR4_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04333">4333</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab20e23ff9fad28fd3dfde2110061289e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab20e23ff9fad28fd3dfde2110061289e">&#9670;&nbsp;</a></span>I2S_TCR4_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07829">7829</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab20e23ff9fad28fd3dfde2110061289e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab20e23ff9fad28fd3dfde2110061289e">&#9670;&nbsp;</a></span>I2S_TCR4_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07903">7903</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4ac04958932172b137ecb3eaca03cda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ac04958932172b137ecb3eaca03cda0">&#9670;&nbsp;</a></span>I2S_TCR5_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04334">4334</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4ac04958932172b137ecb3eaca03cda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ac04958932172b137ecb3eaca03cda0">&#9670;&nbsp;</a></span>I2S_TCR5_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07830">7830</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4ac04958932172b137ecb3eaca03cda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ac04958932172b137ecb3eaca03cda0">&#9670;&nbsp;</a></span>I2S_TCR5_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCR5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07904">7904</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad63655c7251e2ddde723c6a4f7d595a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63655c7251e2ddde723c6a4f7d595a4">&#9670;&nbsp;</a></span>I2S_TCSR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04329">4329</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad63655c7251e2ddde723c6a4f7d595a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63655c7251e2ddde723c6a4f7d595a4">&#9670;&nbsp;</a></span>I2S_TCSR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07825">7825</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad63655c7251e2ddde723c6a4f7d595a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad63655c7251e2ddde723c6a4f7d595a4">&#9670;&nbsp;</a></span>I2S_TCSR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TCSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07899">7899</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0c6906e2715aabf27a2eb2a42af14527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c6906e2715aabf27a2eb2a42af14527">&#9670;&nbsp;</a></span>I2S_TDR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TDR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04335">4335</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0c6906e2715aabf27a2eb2a42af14527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c6906e2715aabf27a2eb2a42af14527">&#9670;&nbsp;</a></span>I2S_TDR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TDR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07831">7831</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0c6906e2715aabf27a2eb2a42af14527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c6906e2715aabf27a2eb2a42af14527">&#9670;&nbsp;</a></span>I2S_TDR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TDR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07905">7905</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae0f97e86f9a784060d1e9b01fe5c49b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0f97e86f9a784060d1e9b01fe5c49b8">&#9670;&nbsp;</a></span>I2S_TFR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TFR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TFR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04336">4336</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae0f97e86f9a784060d1e9b01fe5c49b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0f97e86f9a784060d1e9b01fe5c49b8">&#9670;&nbsp;</a></span>I2S_TFR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TFR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TFR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07832">7832</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae0f97e86f9a784060d1e9b01fe5c49b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0f97e86f9a784060d1e9b01fe5c49b8">&#9670;&nbsp;</a></span>I2S_TFR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TFR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TFR[index])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07906">7906</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga69469ef04acc4f7702d0bf79c541bbca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69469ef04acc4f7702d0bf79c541bbca">&#9670;&nbsp;</a></span>I2S_TMR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TMR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TMR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04337">4337</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga69469ef04acc4f7702d0bf79c541bbca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69469ef04acc4f7702d0bf79c541bbca">&#9670;&nbsp;</a></span>I2S_TMR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TMR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TMR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07833">7833</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga69469ef04acc4f7702d0bf79c541bbca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69469ef04acc4f7702d0bf79c541bbca">&#9670;&nbsp;</a></span>I2S_TMR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TMR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TMR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07907">7907</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:53 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
