

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Pipeline_mask_softmax_loop_0'
================================================================
* Date:           Sat Sep 27 10:31:01 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.468 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mask_softmax_loop_0  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      95|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      40|     131|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln267_fu_119_p2     |         +|   0|  0|  18|          11|           1|
    |and_ln269_fu_169_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln267_fu_113_p2    |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln269_1_fu_159_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln269_fu_153_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln269_fu_165_p2      |        or|   0|  0|   2|           1|           1|
    |x_mask_d1               |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  95|          57|          52|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|   11|         22|
    |i_fu_52                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_52                           |  11|   0|   11|          0|
    |icmp_ln269_1_reg_216              |   1|   0|    1|          0|
    |icmp_ln269_reg_211                |   1|   0|    1|          0|
    |zext_ln267_reg_195                |  11|   0|   64|         53|
    |zext_ln267_reg_195_pp0_iter1_reg  |  11|   0|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  40|   0|  146|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|grp_fu_250_p_din0    |  out|   32|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|grp_fu_250_p_din1    |  out|   32|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|grp_fu_250_p_opcode  |  out|    5|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|grp_fu_250_p_dout0   |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|grp_fu_250_p_ce      |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Pipeline_mask_softmax_loop_0|  return value|
|x_mask_address1      |  out|   10|   ap_memory|                                                x_mask|         array|
|x_mask_ce1           |  out|    1|   ap_memory|                                                x_mask|         array|
|x_mask_we1           |  out|    1|   ap_memory|                                                x_mask|         array|
|x_mask_d1            |  out|   32|   ap_memory|                                                x_mask|         array|
|yt_address0          |  out|   10|   ap_memory|                                                    yt|         array|
|yt_ce0               |  out|    1|   ap_memory|                                                    yt|         array|
|yt_q0                |   in|   32|   ap_memory|                                                    yt|         array|
|xt_address0          |  out|   10|   ap_memory|                                                    xt|         array|
|xt_ce0               |  out|    1|   ap_memory|                                                    xt|         array|
|xt_q0                |   in|   32|   ap_memory|                                                    xt|         array|
+---------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_mask, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %yt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_5 = load i11 %i" [activation_accelerator.cpp:267]   --->   Operation 12 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%icmp_ln267 = icmp_eq  i11 %i_5, i11 1024" [activation_accelerator.cpp:267]   --->   Operation 13 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%add_ln267 = add i11 %i_5, i11 1" [activation_accelerator.cpp:267]   --->   Operation 15 'add' 'add_ln267' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %for.body.split_ifconv, void %for.end.exitStub" [activation_accelerator.cpp:267]   --->   Operation 16 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i11 %i_5" [activation_accelerator.cpp:267]   --->   Operation 17 'zext' 'zext_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%yt_addr = getelementptr i32 %yt, i64 0, i64 %zext_ln267" [activation_accelerator.cpp:269]   --->   Operation 18 'getelementptr' 'yt_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%yt_load = load i10 %yt_addr" [activation_accelerator.cpp:269]   --->   Operation 19 'load' 'yt_load' <Predicate = (!icmp_ln267)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln267 = store i11 %add_ln267, i11 %i" [activation_accelerator.cpp:267]   --->   Operation 20 'store' 'store_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 21 [1/2] (1.23ns)   --->   "%yt_load = load i10 %yt_addr" [activation_accelerator.cpp:269]   --->   Operation 21 'load' 'yt_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln269 = bitcast i32 %yt_load" [activation_accelerator.cpp:269]   --->   Operation 22 'bitcast' 'bitcast_ln269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln269, i32 23, i32 30" [activation_accelerator.cpp:269]   --->   Operation 23 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i32 %bitcast_ln269" [activation_accelerator.cpp:269]   --->   Operation 24 'trunc' 'trunc_ln269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.84ns)   --->   "%icmp_ln269 = icmp_ne  i8 %tmp_4, i8 255" [activation_accelerator.cpp:269]   --->   Operation 25 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.05ns)   --->   "%icmp_ln269_1 = icmp_eq  i23 %trunc_ln269, i23 0" [activation_accelerator.cpp:269]   --->   Operation 26 'icmp' 'icmp_ln269_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %yt_load, i32 0.5" [activation_accelerator.cpp:269]   --->   Operation 27 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln267" [activation_accelerator.cpp:269]   --->   Operation 28 'getelementptr' 'xt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%xt_load = load i10 %xt_addr" [activation_accelerator.cpp:269]   --->   Operation 29 'load' 'xt_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln267)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.46>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln268 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [activation_accelerator.cpp:268]   --->   Operation 30 'specpipeline' 'specpipeline_ln268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln267 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [activation_accelerator.cpp:267]   --->   Operation 31 'specloopname' 'specloopname_ln267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln269)   --->   "%or_ln269 = or i1 %icmp_ln269_1, i1 %icmp_ln269" [activation_accelerator.cpp:269]   --->   Operation 32 'or' 'or_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %yt_load, i32 0.5" [activation_accelerator.cpp:269]   --->   Operation 33 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln269)   --->   "%and_ln269 = and i1 %or_ln269, i1 %tmp_5" [activation_accelerator.cpp:269]   --->   Operation 34 'and' 'and_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (1.23ns)   --->   "%xt_load = load i10 %xt_addr" [activation_accelerator.cpp:269]   --->   Operation 35 'load' 'xt_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 36 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln269 = select i1 %and_ln269, i32 %xt_load, i32 -1e+30" [activation_accelerator.cpp:269]   --->   Operation 36 'select' 'select_ln269' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 %zext_ln267" [activation_accelerator.cpp:269]   --->   Operation 37 'getelementptr' 'x_mask_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln269 = store i32 %select_ln269, i10 %x_mask_addr" [activation_accelerator.cpp:269]   --->   Operation 38 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.body" [activation_accelerator.cpp:267]   --->   Operation 39 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_mask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ yt]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_5                   (load             ) [ 0000]
icmp_ln267            (icmp             ) [ 0110]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
add_ln267             (add              ) [ 0000]
br_ln267              (br               ) [ 0000]
zext_ln267            (zext             ) [ 0111]
yt_addr               (getelementptr    ) [ 0110]
store_ln267           (store            ) [ 0000]
yt_load               (load             ) [ 0101]
bitcast_ln269         (bitcast          ) [ 0000]
tmp_4                 (partselect       ) [ 0000]
trunc_ln269           (trunc            ) [ 0000]
icmp_ln269            (icmp             ) [ 0101]
icmp_ln269_1          (icmp             ) [ 0101]
xt_addr               (getelementptr    ) [ 0101]
specpipeline_ln268    (specpipeline     ) [ 0000]
specloopname_ln267    (specloopname     ) [ 0000]
or_ln269              (or               ) [ 0000]
tmp_5                 (fcmp             ) [ 0000]
and_ln269             (and              ) [ 0000]
xt_load               (load             ) [ 0000]
select_ln269          (select           ) [ 0000]
x_mask_addr           (getelementptr    ) [ 0000]
store_ln269           (store            ) [ 0000]
br_ln267              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_mask">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_mask"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="yt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yt"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="yt_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="11" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yt_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yt_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="xt_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="11" slack="1"/>
<pin id="73" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_mask_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="2"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_mask_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln269_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="10" slack="0"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="97" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="11" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_5_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln267_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="0" index="1" bw="11" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln267_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln267/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln267_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln267/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln267_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="bitcast_ln269_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln269/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_4_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="0" index="3" bw="6" slack="0"/>
<pin id="144" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln269_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln269/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln269_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln269/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln269_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="23" slack="0"/>
<pin id="161" dir="0" index="1" bw="23" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln269_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="or_ln269_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="1" slack="1"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln269/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="and_ln269_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln269/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln269_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln269/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="191" class="1005" name="icmp_ln267_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln267 "/>
</bind>
</comp>

<comp id="195" class="1005" name="zext_ln267_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln267 "/>
</bind>
</comp>

<comp id="201" class="1005" name="yt_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="1"/>
<pin id="203" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="yt_addr "/>
</bind>
</comp>

<comp id="206" class="1005" name="yt_load_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="yt_load "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln269_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln269 "/>
</bind>
</comp>

<comp id="216" class="1005" name="icmp_ln269_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln269_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="xt_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="1"/>
<pin id="223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xt_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="82" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="103"><net_src comp="63" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="110" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="134"><net_src comp="119" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="63" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="135" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="152"><net_src comp="135" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="139" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="149" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="173"><net_src comp="165" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="99" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="76" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="89" pin=4"/></net>

<net id="187"><net_src comp="52" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="194"><net_src comp="113" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="125" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="204"><net_src comp="56" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="209"><net_src comp="63" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="214"><net_src comp="153" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="219"><net_src comp="159" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="224"><net_src comp="69" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_mask | {3 }
	Port: yt | {}
	Port: xt | {}
 - Input state : 
	Port: float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 : yt | {1 2 }
	Port: float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 : xt | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln267 : 2
		add_ln267 : 2
		br_ln267 : 3
		zext_ln267 : 2
		yt_addr : 3
		yt_load : 4
		store_ln267 : 3
	State 2
		bitcast_ln269 : 1
		tmp_4 : 2
		trunc_ln269 : 2
		icmp_ln269 : 3
		icmp_ln269_1 : 3
		tmp_5 : 1
		xt_load : 1
	State 3
		and_ln269 : 1
		select_ln269 : 1
		store_ln269 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  icmp_ln267_fu_113  |    0    |    11   |
|   icmp   |  icmp_ln269_fu_153  |    0    |    11   |
|          | icmp_ln269_1_fu_159 |    0    |    16   |
|----------|---------------------|---------|---------|
|  select  | select_ln269_fu_175 |    0    |    32   |
|----------|---------------------|---------|---------|
|    add   |   add_ln267_fu_119  |    0    |    18   |
|----------|---------------------|---------|---------|
|    or    |   or_ln269_fu_165   |    0    |    2    |
|----------|---------------------|---------|---------|
|    and   |   and_ln269_fu_169  |    0    |    2    |
|----------|---------------------|---------|---------|
|   fcmp   |      grp_fu_99      |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln267_fu_125  |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|     tmp_4_fu_139    |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln269_fu_149 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    92   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_184     |   11   |
| icmp_ln267_reg_191 |    1   |
|icmp_ln269_1_reg_216|    1   |
| icmp_ln269_reg_211 |    1   |
|   xt_addr_reg_221  |   10   |
|   yt_addr_reg_201  |   10   |
|   yt_load_reg_206  |   32   |
| zext_ln267_reg_195 |   64   |
+--------------------+--------+
|        Total       |   130  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_76 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_99    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  1.281  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   130  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   130  |   119  |
+-----------+--------+--------+--------+
