Warning (10268): Verilog HDL information at uart_tx.v(41): always construct contains both blocking and non-blocking assignments File: D:/Files/Quartus/AT/task_2a/t2a_uart/uart_tx/uart_tx.v Line: 41
