$date
	Tue Jan 25 21:26:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fullsub_tb $end
$var wire 1 ! d $end
$var wire 1 " b $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module uut $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$var reg 1 " b $end
$var reg 1 ! d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1!
1%
#20
0%
1$
#30
1%
#40
0"
0%
0$
1#
#50
0!
1%
#60
0%
1$
#70
1"
1!
1%
#80
0"
0!
0%
0$
0#
#90
1"
1!
1%
#100
0%
1$
