omap2_clksel_round_rate_div	,	F_15
pr_debug	,	F_17
parent	,	V_5
clksel_reg	,	V_16
__clk_get_rate	,	F_16
omap2_clksel_set_parent	,	F_23
_clksel_to_divisor	,	F_10
omap2_clksel_recalc	,	F_20
parent_div	,	V_30
u32	,	T_2
clk_reparent	,	F_19
val	,	V_14
"clock: %s: recalc'd rate is %ld (div %d)\n"	,	L_12
clk	,	V_2
_write_clksel_reg	,	F_6
WARN	,	F_2
__clk_get_name	,	F_3
field_val	,	V_6
clk_name	,	V_23
__ffs	,	F_8
_read_divisor	,	F_14
__clk_get_parent	,	F_5
pr_err	,	F_13
"clock: %s: clksel_rate table not sorted\n"	,	L_6
"clock: %s: set rate to %ld\n"	,	L_13
"clock: %s: could not find divisor %d for parent %s\n"	,	L_4
validrate	,	V_27
_get_div_and_fieldval	,	F_4
clkr	,	V_8
clks	,	V_4
max_clkr	,	V_9
cpu_mask	,	V_13
"clock: %s: could not find divisor for parent %s\n"	,	L_2
"clock: %s: could not find fieldval %d for parent %s\n"	,	L_3
"clock: %s: could not find parent clock %s in clksel array\n"	,	L_1
"clock: new_div = %d, new_rate = %ld\n"	,	L_8
flags	,	V_12
test_rate	,	V_20
_divisor_to_clksel	,	F_11
"clock: %s: inited parent to %s (was %s)\n"	,	L_9
src_clk	,	V_3
"clock: %s: could not find divisor for target rate %ld for parent %s\n"	,	L_7
found	,	V_25
parent_rate	,	V_22
__raw_writel	,	F_9
rate	,	V_26
__raw_readl	,	F_7
_get_clksel_by_parent	,	F_1
last_div	,	V_21
"clock: clksel_round_rate_div: %s target_rate %ld\n"	,	L_5
"clock: %s: set parent to %s (new rate %ld)\n"	,	L_14
u8	,	T_1
max_div	,	V_10
omap2_clksel_round_rate	,	F_21
rates	,	V_11
WARN_ON	,	F_12
omap2_clksel_set_rate	,	F_22
clksel	,	V_1
"NULL"	,	L_10
clksel_mask	,	V_17
target_rate	,	V_18
EINVAL	,	V_28
new_div	,	V_19
r	,	V_24
v	,	V_15
clksel_rate	,	V_7
omap2_init_clksel_parent	,	F_18
"clock: %s: init parent: could not find regval %0x\n"	,	L_11
new_parent	,	V_29
