cocci_test_suite() {
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 895 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 894 */;
	struct dm_pp_wm_sets_with_clock_ranges cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 893 */;
	struct dm_pp_clock_levels_with_latency cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 891 */;
	enum dce120_clk_src_array_id{DCE120_CLK_SRC_PLL0, DCE120_CLK_SRC_PLL1, DCE120_CLK_SRC_PLL2, DCE120_CLK_SRC_PLL3, DCE120_CLK_SRC_PLL4, DCE120_CLK_SRC_PLL5, DCE120_CLK_SRC_TOTAL,} cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 89 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 889 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 889 */;
	const struct resource_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 880 */;
	struct resource_pool **cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 871 */;
	struct dce_transform cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 860 */;
	struct dce_transform *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 859 */;
	struct transform *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 855 */;
	struct dce_mem_input cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 843 */;
	struct dce_mem_input *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 843 */;
	struct mem_input *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 839 */;
	const struct dce_mem_input_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 835 */;
	const struct dce_mem_input_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 831 */;
	const struct dce_mem_input_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 822 */[];
	const struct resource_create_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 813 */;
	struct dce_hwseq cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 781 */;
	struct dce_hwseq *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 778 */;
	const struct dce_hwseq_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 774 */;
	const struct dce_hwseq_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 770 */;
	const struct dce_hwseq_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 766 */;
	struct dce110_stream_encoder cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 738 */;
	struct dce110_stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 737 */;
	enum engine_id cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 734 */;
	struct stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 733 */;
	struct dce_ipp cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 721 */;
	struct dce_ipp *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 721 */;
	struct input_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 718 */;
	struct dce110_link_encoder cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 699 */;
	struct dce110_link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 698 */;
	const struct encoder_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 696 */;
	struct link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 695 */;
	const struct encoder_feature_support cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 684 */;
	struct audio *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 677 */;
	struct resource_straps *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 660 */;
	struct transform **cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 584 */;
	struct dce110_timing_generator cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 575 */;
	struct dce110_timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 574 */;
	const struct dce110_timing_generator_offsets *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 572 */;
	struct timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 569 */;
	struct clock_source **cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 550 */;
	struct dce110_clk_src *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 533 */;
	const struct dce110_clk_src_regs *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 530 */;
	enum clock_source_id cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 529 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 528 */;
	struct clock_source *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 526 */;
	const struct dc_debug_options cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 522 */;
	const struct dc_plane_cap cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 500 */;
	const struct resource_caps cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 492 */;
	const struct bios_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 487 */;
	struct dce_i2c_hw cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 477 */;
	struct dce_i2c_hw *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 472 */;
	const struct dce_i2c_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 468 */;
	const struct dce_i2c_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 464 */;
	const struct dce_i2c_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 455 */[];
	struct aux_engine_dce110 cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 439 */;
	struct aux_engine_dce110 *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 438 */;
	struct dce_aux *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 434 */;
	struct dce110_opp cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 425 */;
	struct dce110_opp *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 424 */;
	struct output_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 420 */;
	const struct dce110_clk_src_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 416 */;
	const struct dce110_clk_src_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 412 */;
	const struct dce110_clk_src_regs cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 403 */[];
	enum transmitter cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 368 */;
	const struct dce_audio_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 363 */;
	const struct dce_audio_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 359 */;
	const struct dce_audio_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 345 */[];
	const struct dce110_aux_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 331 */[];
	const struct dce_opp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 322 */;
	const struct dce_opp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 318 */;
	const struct dce_opp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 309 */[];
	const struct dce110_aux_registers_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 300 */;
	const struct dce110_aux_registers_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 296 */;
	const struct dce_stream_encoder_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 292 */;
	const struct dce_stream_encoder_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 288 */;
	const struct dce110_stream_enc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 279 */[];
	const struct dce110_link_enc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 262 */[];
	const struct dce110_link_enc_hpd_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 247 */[];
	const struct dce110_link_enc_aux_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 233 */[];
	const struct dce_transform_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 224 */;
	const struct dce_transform_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 220 */;
	const struct dce_transform_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 211 */[];
	const struct dce_ipp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 202 */;
	const struct dce_ipp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 198 */;
	const struct dce_ipp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 189 */[];
	const struct dce_abm_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 180 */;
	const struct dce_abm_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 176 */;
	const struct dce_abm_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 172 */;
	const struct dce_dmcu_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 168 */;
	const struct dce_dmcu_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 164 */;
	const struct dce_dmcu_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 160 */;
	struct dce110_resource_pool cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 1250 */;
	struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 1245 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 1038 */;
	const struct resource_create_funcs *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 1036 */;
	struct irq_service_init_data cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 1035 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 1034 */;
	struct dce110_resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 1030 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 1028 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 1027 */;
	const struct dce110_timing_generator_offsets cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c 100 */[];
}
