
attach ../modelgen_0.so
attach ../d_vasrc.so

verilog

`modelgen
module test_nop2(np, n);
	electrical p, n;
	inout p, n;
	analog begin
		if(1.)
			I(p,n) <+ 0. * V(p,n);
		else
			I(p,n) <+ V(p,n);
	end
endmodule

!make test_nop2.so > /dev/null
attach ./test_nop2.so

test_nop2 #() dut(1,0);
vsource #(.dc(1)) v1(1, 0);

list

print dc i(v1) v(dut.*)

dc
end
