sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 512
Window Size: 512
Number of Virtual Registers: 32
Number of Physical Registers: 512
Datapath Width: 64
Total Power Consumption: 428161
Branch Predictor Power Consumption: 3.11615  (0.000728%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.354432
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 2146.62  (0.501%)
 Instruction Decode Power (W): 2.04692
 RAT decode_power (W): 14.5298
 RAT wordline_power (W): 143.664
 RAT bitline_power (W): 1748.57
 DCL Comparators (W): 237.813
Instruction Window Power Consumption: 219131  (51.2%)
 tagdrive (W): 20067.6
 tagmatch (W): 4162.93
 Selection Logic (W): 58.7548
 decode_power (W): 321.155
 wordline_power (W): 983.25
 bitline_power (W): 193537
Load/Store Queue Power Consumption: 162.523  (0.038%)
 tagdrive (W): 82.7366
 tagmatch (W): 30.9028
 decode_power (W): 3.34536
 wordline_power (W): 0.139808
 bitline_power (W): 45.3986
Arch. Register File Power Consumption: 13400.7  (3.13%)
 decode_power (W): 14.5298
 wordline_power (W): 983.25
 bitline_power (W): 12402.9
Result Bus Power Consumption: 191641  (44.8%)
Total Clock Power: 1604.92  (0.375%)
Int ALU Power: 9.32026  (0.00218%)
FP ALU Power: 28.5621  (0.00667%)
Instruction Cache Power Consumption: 2.76773  (0.000646%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264936 (6.19e-05%)
Data Cache Power Consumption: 22.1418  (0.00517%)
 decode_power (W): 1.21082
 wordline_power (W): 1.44383
 bitline_power (W): 11.3801
 senseamp_power (W): 6.144
 tagarray_power (W): 1.96306
Dtlb_power (W): 3.61376 (0.000844%)
Level 2 Cache Power Consumption: 3.10298 (0.000725%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/171.swim.spec_ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/171.swim.spec_ref.eio.gz 

sim: simulation started @ Tue Nov 24 14:07:34 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/31_23_max/171.swim.spec_ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize            512 # instruction fetch queue size (in insts)
-fetch:mplat               15 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 8192 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width             512 # instruction decode B/W (insts/cycle)
-issue:width              512 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width             512 # instruction commit B/W (insts/cycle)
-ruu:size                 512 # register update unit (RUU) size
-lsq:size                 512 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   8 # total number of integer ALU's available
-res:imult                  8 # total number of integer multiplier/dividers available
-res:memport                8 # total number of memory system ports available (to CPU)
-res:fpalu                  8 # total number of floating point ALU's available
-res:fpmult                 8 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **
fatal: STD unknown array overflow, increase MAX_STD_UNKNOWNS

sim: ** simulation statistics **
sim_num_insn               47506994 # total number of instructions committed
sim_num_refs               14430235 # total number of loads and stores committed
sim_num_loads              11957909 # total number of loads committed
sim_num_stores         2472326.0000 # total number of stores committed
sim_num_branches             209494 # total number of branches committed
sim_elapsed_time                 94 # total simulation time in seconds
sim_inst_rate           505393.5532 # simulation speed (in insts/sec)
sim_total_insn             47506994 # total number of instructions executed
sim_total_refs             14430235 # total number of loads and stores executed
sim_total_loads            11957909 # total number of loads executed
sim_total_stores       2472326.0000 # total number of stores executed
sim_total_branches           209494 # total number of branches executed
sim_cycle                  10067518 # total simulation time in cycles
sim_IPC                      4.7188 # instructions per cycle
sim_CPI                      0.2119 # cycles per instruction
sim_exec_BW                  4.7188 # total instructions (mis-spec + committed) per cycle
sim_IPB                    226.7702 # instruction per branch
IFQ_count                5149940385 # cumulative IFQ occupancy
IFQ_fcount                 10057948 # cumulative IFQ full count
ifq_occupancy              511.5402 # avg IFQ occupancy (insn's)
ifq_rate                     4.7188 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                108.4038 # avg IFQ occupant latency (cycle's)
ifq_full                     0.9990 # fraction of time (cycle's) IFQ was full
RUU_count                5148736445 # cumulative RUU occupancy
RUU_fcount                  9955437 # cumulative RUU full count
ruu_occupancy              511.4206 # avg RUU occupancy (insn's)
ruu_rate                     4.7188 # avg RUU dispatch rate (insn/cycle)
ruu_latency                108.3785 # avg RUU occupant latency (cycle's)
ruu_full                     0.9889 # fraction of time (cycle's) RUU was full
LSQ_count                1551575551 # cumulative LSQ occupancy
LSQ_fcount                        0 # cumulative LSQ full count
lsq_occupancy              154.1170 # avg LSQ occupancy (insn's)
lsq_rate                     4.7188 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                 32.6599 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
sim_slip                 6762228120 # total number of slip cycles
avg_sim_slip               142.3417 # the average slip between issue and retirement
il1.accesses               95210365 # total number of accesses
il1.hits                   95210278 # total number of hits
il1.misses                       87 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               14430166 # total number of accesses
dl1.hits                   12986225 # total number of hits
dl1.misses                  1443941 # total number of misses
dl1.replacements            1443685 # total number of replacements
dl1.writebacks               309221 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1001 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0214 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                1753249 # total number of accesses
dl2.hits                     309230 # total number of hits
dl2.misses                  1444019 # total number of misses
dl2.replacements            1441971 # total number of replacements
dl2.writebacks               308846 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.8236 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.8225 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1762 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses              95210365 # total number of accesses
itlb.hits                  95210363 # total number of hits
itlb.misses                       2 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              14430166 # total number of accesses
dtlb.hits                  14413965 # total number of hits
dtlb.misses                   16201 # total number of misses
dtlb.replacements             16073 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0011 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0011 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           21611123729.5272 # total power usage of rename unit
bpred_power            31371899.5550 # total power usage of bpred unit
window_power           2206102473050.6240 # total power usage of instruction window
lsq_power              1636206062.6301 # total power usage of load/store queue
regfile_power          134911929302.0355 # total power usage of arch. regfile
icache_power           30531401.3307 # total power usage of icache
dcache_power           259294888.3494 # total power usage of dcache
dcache2_power          31239274.5127 # total power usage of dcache2
alu_power              381381248.5864 # total power usage of alu
falu_power             287549354.1086 # total power usage of falu
resultbus_power        1929347154211.5466 # total power usage of resultbus
clock_power            16157607204.0837 # total power usage of clock
avg_rename_power          2146.6188 # avg power usage of rename unit
avg_bpred_power              3.1162 # avg power usage of bpred unit
avg_window_power        219130.7205 # avg power usage of instruction window
avg_lsq_power              162.5233 # avg power usage of lsq
avg_regfile_power        13400.7140 # avg power usage of arch. regfile
avg_icache_power             3.0327 # avg power usage of icache
avg_dcache_power            25.7556 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               37.8824 # avg power usage of alu
avg_falu_power              28.5621 # avg power usage of falu
avg_resultbus_power     191640.7951 # avg power usage of resultbus
avg_clock_power           1604.9246 # avg power usage of clock
fetch_stage_power      61903300.8856 # total power usage of fetch stage
dispatch_stage_power   21611123729.5272 # total power usage of dispatch stage
issue_stage_power      4137757748736.2500 # total power usage of issue stage
avg_fetch_power              6.1488 # average power of fetch unit per cycle
avg_dispatch_power        2146.6188 # average power of dispatch unit per cycle
avg_issue_power         411000.7798 # average power of issue unit per cycle
total_power            4310500312272.7817 # total power per cycle
avg_total_power_cycle   428159.1860 # average total power per cycle
avg_total_power_cycle_nofp_nod2  428127.5210 # average total power per cycle
avg_total_power_insn     90734.0151 # average total power per insn
avg_total_power_insn_nofp_nod2   90727.3048 # average total power per insn
rename_power_cc1       2264903969.6627 # total power usage of rename unit_cc1
bpred_power_cc1              0.0000 # total power usage of bpred unit_cc1
window_power_cc1       1066352574315.5846 # total power usage of instruction window_cc1
lsq_power_cc1          460488360.4602 # total power usage of lsq_cc1
regfile_power_cc1      12154406250.1092 # total power usage of arch. regfile_cc1
icache_power_cc1       3199218.1084 # total power usage of icache_cc1
dcache_power_cc1       95980233.0320 # total power usage of dcache_cc1
dcache2_power_cc1      3583655.8009 # total power usage of dcache2_cc1
alu_power_cc1          174556342.2760 # total power usage of alu_cc1
resultbus_power_cc1    973846475530.6439 # total power usage of resultbus_cc1
clock_power_cc1        7681034044.5900 # total power usage of clock_cc1
avg_rename_power_cc1       224.9714 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0000 # avg power usage of bpred unit_cc1
avg_window_power_cc1    105920.1061 # avg power usage of instruction window_cc1
avg_lsq_power_cc1           45.7400 # avg power usage of lsq_cc1
avg_regfile_power_cc1     1207.2892 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         0.3178 # avg power usage of icache_cc1
avg_dcache_power_cc1         9.5337 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.3560 # avg power usage of dcache2_cc1
avg_alu_power_cc1           17.3386 # avg power usage of alu_cc1
avg_resultbus_power_cc1   96731.5356 # avg power usage of resultbus_cc1
avg_clock_power_cc1        762.9521 # avg power usage of clock_cc1
fetch_stage_power_cc1  3199218.1084 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 2264903969.6627 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  2040933658437.7976 # total power usage of issue stage_cc1
avg_fetch_power_cc1          0.3178 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1     224.9714 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1     202724.6098 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  2063037201920.2678 # total power per cycle_cc1
avg_total_power_cycle_cc1  204920.1404 # average total power per cycle_cc1
avg_total_power_insn_cc1   43425.9680 # average total power per insn_cc1
rename_power_cc2       199178531.2134 # total power usage of rename unit_cc2
bpred_power_cc2              0.0000 # total power usage of bpred unit_cc2
window_power_cc2       27702707088.9852 # total power usage of instruction window_cc2
lsq_power_cc2          183212896.1335 # total power usage of lsq_cc2
regfile_power_cc2      552384811.4114 # total power usage of arch. regfile_cc2
icache_power_cc2       3199218.1084 # total power usage of icache_cc2
dcache_power_cc2       46457183.9096 # total power usage of dcache_cc2
dcache2_power_cc2       680036.3653 # total power usage of dcache2_cc2
alu_power_cc2          106163026.2769 # total power usage of alu_cc2
resultbus_power_cc2    20792977957.9247 # total power usage of resultbus_cc2
clock_power_cc2        185832776.8930 # total power usage of clock_cc2
avg_rename_power_cc2        19.7843 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0000 # avg power usage of bpred unit_cc2
avg_window_power_cc2      2751.6918 # avg power usage of instruction window_cc2
avg_lsq_power_cc2           18.1984 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2       54.8680 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         0.3178 # avg power usage of icache_cc2
avg_dcache_power_cc2         4.6146 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0675 # avg power usage of dcache2_cc2
avg_alu_power_cc2           10.5451 # avg power usage of alu_cc2
avg_resultbus_power_cc2    2065.3529 # avg power usage of resultbus_cc2
avg_clock_power_cc2         18.4586 # avg power usage of clock_cc2
fetch_stage_power_cc2  3199218.1084 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 199178531.2134 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  48832198189.5953 # total power usage of issue stage_cc2
avg_fetch_power_cc2          0.3178 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2      19.7843 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2       4850.4704 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  49772793527.2213 # total power per cycle_cc2
avg_total_power_cycle_cc2    4943.8991 # average total power per cycle_cc2
avg_total_power_insn_cc2    1047.6940 # average total power per insn_cc2
rename_power_cc3       2133800507.0447 # total power usage of rename unit_cc3
bpred_power_cc3        3137189.9558 # total power usage of bpred unit_cc3
window_power_cc3       126611055460.0841 # total power usage of instruction window_cc3
lsq_power_cc3          299650456.0984 # total power usage of lsq_cc3
regfile_power_cc3      12630221860.0794 # total power usage of arch. regfile_cc3
icache_power_cc3       5932436.4306 # total power usage of icache_cc3
dcache_power_cc3       62820914.4308 # total power usage of dcache_cc3
dcache2_power_cc3      3445598.2365 # total power usage of dcache2_cc3
alu_power_cc3          126845516.9171 # total power usage of alu_cc3
resultbus_power_cc3    109850735961.2916 # total power usage of resultbus_cc3
clock_power_cc3        952023799.1789 # total power usage of clock_cc3
avg_rename_power_cc3       211.9490 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.3116 # avg power usage of bpred unit_cc3
avg_window_power_cc3     12576.1936 # avg power usage of instruction window_cc3
avg_lsq_power_cc3           29.7641 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3     1254.5517 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         0.5893 # avg power usage of icache_cc3
avg_dcache_power_cc3         6.2400 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3422 # avg power usage of dcache2_cc3
avg_alu_power_cc3           12.5995 # avg power usage of alu_cc3
avg_resultbus_power_cc3   10911.4020 # avg power usage of resultbus_cc3
avg_clock_power_cc3         94.5639 # avg power usage of clock_cc3
fetch_stage_power_cc3  9069626.3863 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 2133800507.0447 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  236954553907.0585 # total power usage of issue stage_cc3
avg_fetch_power_cc3          0.9009 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3     211.9490 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3      23536.5414 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  252679669699.7478 # total power per cycle_cc3
avg_total_power_cycle_cc3   25098.5069 # average total power per cycle_cc3
avg_total_power_insn_cc3    5318.7888 # average total power per insn_cc3
total_rename_access        47506994 # total number accesses of rename unit
total_bpred_access                0 # total number accesses of bpred unit
total_window_access       170638903 # total number accesses of instruction window
total_lsq_access           14430166 # total number accesses of load/store queue
total_regfile_access       73143191 # total number accesses of arch. regfile
total_icache_access        95210365 # total number accesses of icache
total_dcache_access        14430166 # total number accesses of dcache
total_dcache2_access        1753249 # total number accesses of dcache2
total_alu_access           46889849 # total number accesses of alu
total_resultbus_access     59255329 # total number accesses of resultbus
avg_rename_access            4.7188 # avg number accesses of rename unit
avg_bpred_access             0.0000 # avg number accesses of bpred unit
avg_window_access           16.9495 # avg number accesses of instruction window
avg_lsq_access               1.4333 # avg number accesses of lsq
avg_regfile_access           7.2653 # avg number accesses of arch. regfile
avg_icache_access            9.4572 # avg number accesses of icache
avg_dcache_access            1.4333 # avg number accesses of dcache
avg_dcache2_access           0.1741 # avg number accesses of dcache2
avg_alu_access               4.6575 # avg number accesses of alu
avg_resultbus_access         5.8858 # avg number accesses of resultbus
max_rename_access               512 # max number accesses of rename unit
max_bpred_access                  0 # max number accesses of bpred unit
max_window_access               386 # max number accesses of instruction window
max_lsq_access                   11 # max number accesses of load/store queue
max_regfile_access              219 # max number accesses of arch. regfile
max_icache_access               512 # max number accesses of icache
max_dcache_access                15 # max number accesses of dcache
max_dcache2_access                6 # max number accesses of dcache2
max_alu_access                   21 # max number accesses of alu
max_resultbus_access             29 # max number accesses of resultbus
max_cycle_power_cc1     403635.3127 # maximum cycle power usage of cc1
max_cycle_power_cc2      51830.6311 # maximum cycle power usage of cc2
max_cycle_power_cc3      73547.5886 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              199810704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012001a610 # program entry point (initial PC)
ld_environ_base        0x011ff96e70 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24496 # total number of pages allocated
mem.page_mem                195968k # total size of memory pages allocated
mem.ptab_misses               24497 # total first level page table misses
mem.ptab_accesses         804544386 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

