#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1347a6d10 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 5;
 .timescale 0 0;
P_0x134658a90 .param/l "COL_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x134658ad0 .param/l "IMG_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000000110>;
P_0x134658b10 .param/l "IMG_BASE_ADDR" 0 2 123, C4<00110000000000000000000100000000>;
P_0x134658b50 .param/l "KERN_BASE_ADDR" 0 2 124, C4<00110000000000000000001000000000>;
P_0x134658b90 .param/l "KERN_CNT_WIDTH" 0 2 9, +C4<00000000000000000000000000000011>;
P_0x134658bd0 .param/l "KERN_COL_WIDTH" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x134658c10 .param/l "NO_OF_INSTS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x134658c50 .param/l "REG_BASE_ADDR" 0 2 122, C4<00110000000000000000000000000000>;
P_0x134658c90 .param/l "RES_BASE_ADDR" 0 2 125, C4<00110000000000000000001100000000>;
P_0x134658cd0 .param/l "RSLT_ADDR_WIDTH" 0 2 11, +C4<00000000000000000000000000000110>;
P_0x134658d10 .param/l "VERBOSE" 0 2 126, +C4<00000000000000000000000000000010>;
v0x135007040_0 .var "clk", 0 0;
v0x1350070f0_0 .var "cols", 7 0;
v0x1350071a0_0 .var "en_max_pool", 0 0;
v0x135007250_0 .var/i "i", 31 0;
v0x135007300 .array "image", 31 0, 23 0;
v0x1350073e0_0 .var/i "iter", 31 0;
v0x135007490_0 .var "kern_addr_mode", 0 0;
v0x135007530_0 .var "kern_cols", 2 0;
v0x1350075e0 .array "kernels", 31 0, 23 0;
v0x1350076f0_0 .var "kerns", 2 0;
v0x135007790 .array "loaded_img", 95 0, 7 0;
v0x135007830_0 .var "mask", 2 0;
v0x1350078e0_0 .var "reset", 0 0;
v0x135007980 .array "result", 31 0, 19 0;
v0x135007a20_0 .var "result_cols", 7 0;
v0x135007ad0 .array "result_sim", 31 0, 19 0;
v0x135007b70_0 .var "shift", 3 0;
v0x135007d00_0 .var "stride", 7 0;
v0x135007d90_0 .var "strvar1", 800 0;
v0x135007e40_0 .var "wb_clk_i", 0 0;
v0x135007ed0_0 .var "wb_rst_i", 0 0;
v0x135007f60_0 .net "wbs_ack_o", 0 0, L_0x1350085e0;  1 drivers
v0x135008010_0 .var "wbs_adr_i", 31 0;
v0x1350080a0_0 .var "wbs_cyc_i", 0 0;
v0x135008130_0 .var "wbs_dat_i", 31 0;
v0x1350081c0_0 .net "wbs_dat_o", 31 0, v0x135005e50_0;  1 drivers
v0x135008250_0 .var "wbs_sel_i", 3 0;
v0x1350082e0_0 .var "wbs_stb_i", 0 0;
v0x135008370_0 .var "wbs_we_i", 0 0;
E_0x134770b90 .event anyedge, v0x1350078e0_0;
E_0x13473cf70 .event anyedge, v0x135007040_0;
S_0x1347b21e0 .scope task, "calculate_results" "calculate_results" 2 363, 2 363 0, S_0x1347a6d10;
 .timescale 0 0;
v0x1347bf1d0_0 .var/i "c", 31 0;
v0x134797530 .array "conv_result", 31 0, 20 0;
v0x13476f890_0 .var/i "kc", 31 0;
v0x134747af0_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134747af0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350076f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1347bf1d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1347bf1d0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x1347bf1d0_0;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x134797530, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13476f890_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x13476f890_0;
    %load/vec4 v0x135007530_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x1347bf1d0_0;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x134797530, 4;
    %load/vec4 v0x135007830_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x1347bf1d0_0;
    %load/vec4 v0x13476f890_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x135007300, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x134747af0_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x135007490_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x13476f890_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1350075e0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x135007830_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x1347bf1d0_0;
    %load/vec4 v0x13476f890_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x135007300, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x134747af0_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x135007490_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x13476f890_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1350075e0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x135007830_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x1347bf1d0_0;
    %load/vec4 v0x13476f890_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x135007300, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x134747af0_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x135007490_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x13476f890_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1350075e0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x1347bf1d0_0;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x134797530, 4, 0;
    %load/vec4 v0x13476f890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13476f890_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x1347bf1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1347bf1d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x134747af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134747af0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x1350071a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134747af0_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350076f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1347bf1d0_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x1347bf1d0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1347bf1d0_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x134797530, 4;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1347bf1d0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x134797530, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1347bf1d0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x134797530, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x1347bf1d0_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x134797530, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 20;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x1347bf1d0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x135007ad0, 4, 0;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x1347bf1d0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x134747af0_0;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x1347bf1d0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x135007ad0, 4;
    %vpi_call 2 399 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u20> {2 0 0};
    %load/vec4 v0x1347bf1d0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x1347bf1d0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x134747af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x134747af0_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1347bf1d0_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x1347bf1d0_0;
    %load/vec4 v0x135007a20_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x1347bf1d0_0;
    %load/vec4a v0x134797530, 4;
    %pad/u 20;
    %ix/getv/s 4, v0x1347bf1d0_0;
    %store/vec4a v0x135007ad0, 4, 0;
    %vpi_call 2 406 "$display", "result_sim[%0d] = %0d", v0x1347bf1d0_0, &A<v0x135007ad0, v0x1347bf1d0_0 > {0 0 0};
    %load/vec4 v0x1347bf1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1347bf1d0_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x1347b58a0 .scope task, "compare_results" "compare_results" 2 330, 2 330 0, S_0x1347a6d10;
 .timescale 0 0;
v0x13463c530_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13463c530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x135007250_0;
    %load/vec4 v0x135007a20_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x135007250_0;
    %load/vec4a v0x135007980, 4;
    %ix/getv/s 4, v0x135007250_0;
    %load/vec4a v0x135007ad0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x13463c530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13463c530_0, 0, 32;
    %vpi_call 2 339 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x135007980, v0x135007250_0 >, &A<v0x135007ad0, v0x135007250_0 >, v0x135007250_0, v0x13463c530_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 343 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x135007980, v0x135007250_0 >, &A<v0x135007ad0, v0x135007250_0 >, v0x135007250_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x13463c530_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 347 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x1347b3090 .scope task, "config_hw" "config_hw" 2 481, 2 481 0, S_0x1347a6d10;
 .timescale 0 0;
v0x134629370_0 .var "cols_in", 7 0;
v0x1346195d0_0 .var "en_max_pool_in", 0 0;
v0x1347d1090_0 .var "inst_no", 7 0;
v0x1347d1480_0 .var "kern_addr_mode_in", 0 0;
v0x1347d3240_0 .var "kern_cols_in", 2 0;
v0x1347d35f0_0 .var "kerns_in", 2 0;
v0x13472b4a0_0 .var "mask_in", 2 0;
v0x13472b6e0_0 .var "result_cols_in", 7 0;
v0x134729cc0_0 .var "shift_in", 3 0;
v0x13472a2f0_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1347d1090_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x135006a00_0, 0, 32;
    %load/vec4 v0x1347d3240_0;
    %pad/u 32;
    %load/vec4 v0x134629370_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1347d35f0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13472a2f0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135006a90_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135006840;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1347d1090_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x135006a00_0, 0, 32;
    %load/vec4 v0x13472b6e0_0;
    %pad/u 32;
    %load/vec4 v0x134729cc0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1347d1480_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x1346195d0_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13472b4a0_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135006a90_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135006840;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1347d1090_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135006a00_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x135006a90_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135006840;
    %join;
    %end;
S_0x13477f030 .scope task, "config_test" "config_test" 2 239, 2 239 0, S_0x1347a6d10;
 .timescale 0 0;
v0x1347ce060_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x1347ce060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x135007530_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1350070f0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1350076f0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x135007d00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135007490_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135007b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1350071a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x135007830_0, 0, 3;
    %load/vec4 v0x1350071a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %load/vec4 v0x1350076f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %load/vec4 v0x1350076f0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x135007a20_0, 0, 8;
    %vpi_call 2 254 "$display", "\012\012\012\012\012\012--------------------------------------------------------------------------" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x1347ce060_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x135007530_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1350070f0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1350076f0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x135007d00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135007490_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135007b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1350071a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x135007830_0, 0, 3;
    %load/vec4 v0x1350071a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %load/vec4 v0x1350076f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %load/vec4 v0x1350076f0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x135007a20_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x1347ce060_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x135007530_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1350070f0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1350076f0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x135007d00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135007490_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135007b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1350071a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x135007830_0, 0, 3;
    %load/vec4 v0x1350071a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %load/vec4 v0x1350076f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %load/vec4 v0x1350076f0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x135007a20_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x1347ce060_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x135007530_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1350070f0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1350076f0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x135007d00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135007490_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135007b70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1350071a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x135007830_0, 0, 3;
    %load/vec4 v0x1350071a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %load/vec4 v0x1350076f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x1350070f0_0;
    %pad/u 32;
    %load/vec4 v0x1350076f0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x135007a20_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 293 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 294 "$display", "kern_cols        = %0d", v0x135007530_0 {0 0 0};
    %vpi_call 2 295 "$display", "cols             = %0d", v0x1350070f0_0 {0 0 0};
    %vpi_call 2 296 "$display", "kerns            = %0d", v0x1350076f0_0 {0 0 0};
    %vpi_call 2 297 "$display", "stride           = %0d", v0x135007d00_0 {0 0 0};
    %vpi_call 2 298 "$display", "kern_addr_mode   = %0d", v0x135007490_0 {0 0 0};
    %vpi_call 2 299 "$display", "shift            = %0d", v0x135007b70_0 {0 0 0};
    %vpi_call 2 300 "$display", "en_max_pool      = %0d", v0x1350071a0_0 {0 0 0};
    %vpi_call 2 301 "$display", "mask             = %0d", v0x135007830_0 {0 0 0};
    %vpi_call 2 302 "$display", "result_cols      = %0d", v0x135007a20_0 {0 0 0};
    %vpi_call 2 303 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x13478a540 .scope task, "load_data" "load_data" 2 412, 2 412 0, S_0x1347a6d10;
 .timescale 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 3099114680, 0, 555;
    %concati/vec4 3099375800, 0, 32;
    %concati/vec4 3182803365, 0, 32;
    %concati/vec4 3453058441, 0, 32;
    %concati/vec4 2780347857, 0, 32;
    %concati/vec4 3380979129, 0, 32;
    %concati/vec4 2780404924, 0, 32;
    %concati/vec4 3233599680, 0, 32;
    %concati/vec4 3160377, 0, 22;
    %store/vec4 v0x135007d90_0, 0, 801;
    %vpi_call 2 431 "$readmemb", v0x135007d90_0, v0x135007790 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x135007250_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_4.39, 5;
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x135007250_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_4.41, 5;
    %load/vec4 v0x135007250_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x135007790, 4;
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x135007790, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x135007250_0;
    %load/vec4a v0x135007790, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135007250_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x135007300, 4, 0;
    %load/vec4 v0x135007250_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %load/vec4 v0x135007250_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x135007300, 4;
    %parti/s 8, 16, 6;
    %load/vec4 v0x135007250_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x135007300, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x135007250_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x135007300, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 442 "$display", "image[%2d] => [23:16]->%2d, [15:8]->%2d, [7:0]->%2d\012", S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x135007250_0;
    %addi 3, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_4.42 ;
    %load/vec4 v0x135007250_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.43, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x135007250_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x135007250_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x135007250_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x135007250_0;
    %store/vec4a v0x1350075e0, 4, 0;
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_4.42;
T_4.43 ;
    %end;
S_0x13478dc00 .scope task, "poll_done" "poll_done" 2 307, 2 307 0, S_0x1347a6d10;
 .timescale 0 0;
v0x1347ce620_0 .var/i "cnt", 31 0;
v0x1347ccd10_0 .var "data_", 31 0;
v0x1347c7730_0 .var "inst_no", 7 0;
E_0x134635860 .event posedge, v0x135007040_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1347ccd10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1347ce620_0, 0, 32;
T_5.44 ;
    %load/vec4 v0x1347ccd10_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.45, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1347c7730_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135006720_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x135006530;
    %join;
    %load/vec4 v0x1350067b0_0;
    %store/vec4 v0x1347ccd10_0, 0, 32;
    %load/vec4 v0x1347ce620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1347ce620_0, 0, 32;
    %load/vec4 v0x1347ce620_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.46, 5;
    %vpi_call 2 322 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 323 "$finish" {0 0 0};
T_5.46 ;
    %pushi/vec4 10, 0, 32;
T_5.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.49, 5;
    %jmp/1 T_5.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134635860;
    %jmp T_5.48;
T_5.49 ;
    %pop/vec4 1;
    %jmp T_5.44;
T_5.45 ;
    %end;
S_0x13478b3f0 .scope task, "readback_results" "readback_results" 2 351, 2 351 0, S_0x1347a6d10;
 .timescale 0 0;
v0x1347c8670_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_6.50 ;
    %load/vec4 v0x135007250_0;
    %load/vec4 v0x135007a20_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.51, 5;
    %pushi/vec4 805307136, 0, 32;
    %load/vec4 v0x1347c8670_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135007250_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x135006720_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x135006530;
    %join;
    %load/vec4 v0x1350067b0_0;
    %pad/u 20;
    %ix/getv/s 4, v0x135007250_0;
    %store/vec4a v0x135007980, 4, 0;
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_6.50;
T_6.51 ;
    %end;
S_0x1347628a0 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 98, 3 3 0, S_0x1347a6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1347b3e20 .param/l "COL_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x1347b3e60 .param/l "IMG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000110>;
P_0x1347b3ea0 .param/l "KERN_CNT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x1347b3ee0 .param/l "KERN_COL_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x1347b3f20 .param/l "NO_OF_INSTS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x1347b3f60 .param/l "RSLT_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000000110>;
L_0x135008400 .functor OR 1, v0x13479cd30_0, v0x1347dda10_0, C4<0>, C4<0>;
L_0x1350084f0 .functor OR 1, L_0x135008400, v0x1347eef00_0, C4<0>, C4<0>;
L_0x1350085e0 .functor OR 1, L_0x1350084f0, v0x135004550_0, C4<0>, C4<0>;
v0x135005460_0 .net *"_ivl_0", 0 0, L_0x135008400;  1 drivers
v0x135005500_0 .net *"_ivl_2", 0 0, L_0x1350084f0;  1 drivers
v0x1350055a0_0 .var "addr_r", 1 0;
v0x135005630_0 .net "wb_clk_i", 0 0, v0x135007e40_0;  1 drivers
v0x135005740_0 .net "wb_rst_i", 0 0, v0x135007ed0_0;  1 drivers
v0x135005850_0 .net "wbs_ack_o", 0 0, L_0x1350085e0;  alias, 1 drivers
v0x1350058e0_0 .net "wbs_ack_out_0", 0 0, v0x13479cd30_0;  1 drivers
v0x135005970_0 .net "wbs_ack_out_1", 0 0, v0x1347dda10_0;  1 drivers
v0x135005a00_0 .net "wbs_ack_out_2", 0 0, v0x1347eef00_0;  1 drivers
v0x135005b10_0 .net "wbs_ack_out_3", 0 0, v0x135004550_0;  1 drivers
v0x135005ba0_0 .net "wbs_adr_i", 31 0, v0x135008010_0;  1 drivers
v0x135005cb0_0 .net "wbs_cyc_i", 0 0, v0x1350080a0_0;  1 drivers
v0x135005dc0_0 .net "wbs_dat_i", 31 0, v0x135008130_0;  1 drivers
v0x135005e50_0 .var "wbs_dat_o", 31 0;
v0x135005ee0_0 .net "wbs_dat_out_0", 31 0, L_0x135008d00;  1 drivers
v0x135005f70_0 .net "wbs_dat_out_1", 31 0, L_0x13500c7a0;  1 drivers
v0x135006000_0 .net "wbs_dat_out_2", 31 0, L_0x135010610;  1 drivers
v0x135006190_0 .net "wbs_dat_out_3", 31 0, L_0x135013de0;  1 drivers
v0x135006220_0 .net "wbs_sel_i", 3 0, v0x135008250_0;  1 drivers
v0x1350062b0_0 .net "wbs_stb_i", 0 0, v0x1350082e0_0;  1 drivers
v0x1350063c0_0 .net "wbs_we_i", 0 0, v0x135008370_0;  1 drivers
E_0x1346232c0/0 .event anyedge, v0x1350055a0_0, v0x134765010_0, v0x1347de570_0, v0x1347efc00_0;
E_0x1346232c0/1 .event anyedge, v0x135005090_0;
E_0x1346232c0 .event/or E_0x1346232c0/0, E_0x1346232c0/1;
E_0x134623300 .event posedge, v0x134767940_0;
S_0x134765f60 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 67, 4 6 0, S_0x1347628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1346ef420 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1346ef460 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x1346ef4a0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1346ef4e0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1346ef520 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110000>;
P_0x1346ef560 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1346ef5a0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1346ef5e0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x135008710 .functor BUFZ 1, v0x135007e40_0, C4<0>, C4<0>, C4<0>;
L_0x135008780 .functor BUFZ 1, v0x135007ed0_0, C4<0>, C4<0>, C4<0>;
L_0x135008b40 .functor AND 1, L_0x135008a20, v0x1350080a0_0, C4<1>, C4<1>;
L_0x135008c10 .functor AND 1, L_0x135008b40, v0x1350082e0_0, C4<1>, C4<1>;
L_0x135008d00 .functor BUFZ 32, v0x13479cca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1350091c0 .functor AND 1, L_0x135009080, L_0x135008c10, C4<1>, C4<1>;
L_0x1350092f0 .functor AND 1, L_0x1350091c0, v0x135008370_0, C4<1>, C4<1>;
L_0x1350097d0 .functor AND 1, L_0x135009660, L_0x135008c10, C4<1>, C4<1>;
L_0x135009890 .functor AND 1, L_0x1350097d0, v0x135008370_0, C4<1>, C4<1>;
L_0x135009c40 .functor AND 1, L_0x135009b60, L_0x135008c10, C4<1>, C4<1>;
L_0x135009dd0 .functor AND 1, L_0x135009c40, v0x135008370_0, C4<1>, C4<1>;
L_0x13500a220 .functor AND 1, L_0x13500a140, L_0x135008c10, C4<1>, C4<1>;
L_0x13500a340 .functor AND 1, L_0x13500a220, v0x135008370_0, C4<1>, C4<1>;
L_0x13500b940 .functor OR 1, L_0x135008780, L_0x13500a6d0, C4<0>, C4<0>;
L_0x13500bbd0 .functor NOT 1, v0x134747080_0, C4<0>, C4<0>, C4<0>;
L_0x13500c030 .functor AND 1, v0x1347a3a20_0, L_0x13500bbd0, C4<1>, C4<1>;
L_0x138088058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x1347b3c10_0 .net/2u *"_ivl_10", 32 0, L_0x138088058;  1 drivers
v0x1347b3ca0_0 .net *"_ivl_12", 0 0, L_0x135008a20;  1 drivers
v0x1347a5530_0 .net *"_ivl_14", 0 0, L_0x135008b40;  1 drivers
v0x1347a55c0_0 .net *"_ivl_23", 1 0, L_0x135008e50;  1 drivers
v0x13477f2f0_0 .net *"_ivl_24", 31 0, L_0x135008ef0;  1 drivers
L_0x1380880a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13477f380_0 .net *"_ivl_27", 29 0, L_0x1380880a0;  1 drivers
L_0x1380880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13478d9e0_0 .net/2u *"_ivl_28", 31 0, L_0x1380880e8;  1 drivers
v0x13478da70_0 .net *"_ivl_30", 0 0, L_0x135009080;  1 drivers
v0x13478c610_0 .net *"_ivl_32", 0 0, L_0x1350091c0;  1 drivers
v0x13478c6a0_0 .net *"_ivl_37", 1 0, L_0x1350093a0;  1 drivers
v0x13478bf70_0 .net *"_ivl_38", 31 0, L_0x135009580;  1 drivers
L_0x138088130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13478c000_0 .net *"_ivl_41", 29 0, L_0x138088130;  1 drivers
L_0x138088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13477d890_0 .net/2u *"_ivl_42", 31 0, L_0x138088178;  1 drivers
v0x13477d920_0 .net *"_ivl_44", 0 0, L_0x135009660;  1 drivers
v0x134765d40_0 .net *"_ivl_46", 0 0, L_0x1350097d0;  1 drivers
v0x134765dd0_0 .net *"_ivl_5", 7 0, L_0x1350087f0;  1 drivers
v0x134764970_0 .net *"_ivl_51", 1 0, L_0x135009940;  1 drivers
v0x134764a00_0 .net *"_ivl_52", 31 0, L_0x1350099e0;  1 drivers
L_0x1380881c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x134755af0_0 .net *"_ivl_55", 29 0, L_0x1380881c0;  1 drivers
L_0x138088208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x134755b80_0 .net/2u *"_ivl_56", 31 0, L_0x138088208;  1 drivers
v0x13473dfa0_0 .net *"_ivl_58", 0 0, L_0x135009b60;  1 drivers
v0x13473e030_0 .net *"_ivl_6", 32 0, L_0x135008890;  1 drivers
v0x13473cbd0_0 .net *"_ivl_60", 0 0, L_0x135009c40;  1 drivers
v0x13473cc60_0 .net *"_ivl_65", 1 0, L_0x135009f40;  1 drivers
v0x13473c530_0 .net *"_ivl_66", 31 0, L_0x135009fe0;  1 drivers
L_0x138088250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13473c5c0_0 .net *"_ivl_69", 29 0, L_0x138088250;  1 drivers
L_0x138088298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1346d5620_0 .net/2u *"_ivl_70", 31 0, L_0x138088298;  1 drivers
v0x1346d56b0_0 .net *"_ivl_72", 0 0, L_0x13500a140;  1 drivers
v0x1346bd610_0 .net *"_ivl_74", 0 0, L_0x13500a220;  1 drivers
L_0x138088010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1346bd6a0_0 .net *"_ivl_9", 24 0, L_0x138088010;  1 drivers
v0x1347572d0_0 .net *"_ivl_94", 0 0, L_0x13500bbd0;  1 drivers
v0x134757360_0 .net "accum_ovrflow", 0 0, v0x1347712d0_0;  1 drivers
v0x1347c4940_0 .net "clk", 0 0, L_0x135008710;  1 drivers
v0x1347c49d0_0 .net "cols", 7 0, L_0x13500a910;  1 drivers
v0x1347642d0_0 .net "data_out_regs", 31 0, v0x1347b8fe0_0;  1 drivers
v0x134634dd0_0 .net "data_out_result", 19 0, v0x1347b5710_0;  1 drivers
v0x1347096c0_0 .net "done", 0 0, v0x134747080_0;  1 drivers
v0x134709750_0 .net "en_max_pool", 0 0, L_0x13500b000;  1 drivers
v0x1347b7280_0 .net "img_addr", 5 0, v0x13472a530_0;  1 drivers
v0x1347b7310_0 .net "img_data", 23 0, v0x13477e720_0;  1 drivers
v0x1347b5d20_0 .net "kern_addr", 5 0, v0x1347cb6c0_0;  1 drivers
v0x1347b5db0_0 .net "kern_addr_mode", 0 0, L_0x13500ae80;  1 drivers
v0x1347b4ff0_0 .net "kern_cols", 2 0, L_0x13500a7f0;  1 drivers
v0x1347b5080_0 .net "kern_data", 23 0, v0x134768f60_0;  1 drivers
v0x1347b4950_0 .net "kerns", 2 0, L_0x13500aab0;  1 drivers
v0x1347b49e0_0 .net "mask", 2 0, L_0x13500b0a0;  1 drivers
v0x13479cca0_0 .var "rdata", 31 0;
v0x13479cd30_0 .var "ready", 0 0;
v0x13478f5e0_0 .net "reset", 0 0, L_0x135008780;  1 drivers
v0x13478f670_0 .net "result_addr", 5 0, v0x1347c00f0_0;  1 drivers
v0x13478e080_0 .net "result_cols", 7 0, L_0x13500ac70;  1 drivers
v0x13478e110_0 .net "result_data", 19 0, v0x1347b2ec0_0;  1 drivers
v0x13478d350_0 .net "result_valid", 0 0, v0x1347a3a20_0;  1 drivers
v0x13478d3e0_0 .net "shift", 3 0, L_0x13500ad60;  1 drivers
v0x13478ccb0_0 .net "soft_reset", 0 0, L_0x13500a6d0;  1 drivers
v0x13478cd40_0 .net "start", 0 0, L_0x13500a630;  1 drivers
v0x134775000_0 .net "stride", 7 0, L_0x13500abd0;  1 drivers
v0x134775090_0 .net "valid", 0 0, L_0x135008c10;  1 drivers
v0x134767940_0 .net "wb_clk_i", 0 0, v0x135007e40_0;  alias, 1 drivers
v0x1347679d0_0 .net "wb_rst_i", 0 0, v0x135007ed0_0;  alias, 1 drivers
v0x1347663e0_0 .net "wbs_ack_o", 0 0, v0x13479cd30_0;  alias, 1 drivers
v0x134766470_0 .net "wbs_adr_i", 31 0, v0x135008010_0;  alias, 1 drivers
v0x1347656b0_0 .net "wbs_cyc_i", 0 0, v0x1350080a0_0;  alias, 1 drivers
v0x134765740_0 .net "wbs_dat_i", 31 0, v0x135008130_0;  alias, 1 drivers
v0x134765010_0 .net "wbs_dat_o", 31 0, L_0x135008d00;  alias, 1 drivers
v0x1347650a0_0 .net "wbs_sel_i", 3 0, v0x135008250_0;  alias, 1 drivers
v0x13474d260_0 .net "wbs_stb_i", 0 0, v0x1350082e0_0;  alias, 1 drivers
v0x13474d2f0_0 .net "wbs_we_i", 0 0, v0x135008370_0;  alias, 1 drivers
v0x13473fba0_0 .net "we_img_ram", 0 0, L_0x135009890;  1 drivers
v0x13473fc30_0 .net "we_kern_ram", 0 0, L_0x135009dd0;  1 drivers
v0x13473e640_0 .net "we_regs", 0 0, L_0x1350092f0;  1 drivers
v0x13473e6d0_0 .net "we_res_ram", 0 0, L_0x13500a340;  1 drivers
L_0x1350087f0 .part v0x135008010_0, 24, 8;
L_0x135008890 .concat [ 8 25 0 0], L_0x1350087f0, L_0x138088010;
L_0x135008a20 .cmp/eq 33, L_0x135008890, L_0x138088058;
L_0x135008e50 .part v0x135008010_0, 8, 2;
L_0x135008ef0 .concat [ 2 30 0 0], L_0x135008e50, L_0x1380880a0;
L_0x135009080 .cmp/eq 32, L_0x135008ef0, L_0x1380880e8;
L_0x1350093a0 .part v0x135008010_0, 8, 2;
L_0x135009580 .concat [ 2 30 0 0], L_0x1350093a0, L_0x138088130;
L_0x135009660 .cmp/eq 32, L_0x135009580, L_0x138088178;
L_0x135009940 .part v0x135008010_0, 8, 2;
L_0x1350099e0 .concat [ 2 30 0 0], L_0x135009940, L_0x1380881c0;
L_0x135009b60 .cmp/eq 32, L_0x1350099e0, L_0x138088208;
L_0x135009f40 .part v0x135008010_0, 8, 2;
L_0x135009fe0 .concat [ 2 30 0 0], L_0x135009f40, L_0x138088250;
L_0x13500a140 .cmp/eq 32, L_0x135009fe0, L_0x138088298;
L_0x13500b230 .part v0x135008010_0, 2, 2;
L_0x13500bb30 .part L_0x13500abd0, 0, 6;
L_0x13500bc60 .part L_0x13500ac70, 0, 6;
L_0x13500bd00 .part v0x135008130_0, 0, 24;
L_0x13500be40 .part v0x135008010_0, 2, 6;
L_0x13500bee0 .part v0x135008130_0, 0, 24;
L_0x13500bda0 .part v0x135008010_0, 2, 6;
L_0x13500c170 .part v0x135008010_0, 2, 6;
S_0x134763750 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x134765f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x134607b30 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1347bd1e0_0 .net *"_ivl_6", 29 0, L_0x13500a3b0;  1 drivers
v0x1347bdc00_0 .net "accum_ovrflow", 0 0, v0x1347712d0_0;  alias, 1 drivers
v0x1347be760_0 .net "addr", 1 0, L_0x13500b230;  1 drivers
v0x1347b8140_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x1347cbfa0_0 .net "cols", 7 0, L_0x13500a910;  alias, 1 drivers
v0x1347cb210_0 .net "data_in", 31 0, v0x135008130_0;  alias, 1 drivers
v0x1347a63c0_0 .net "data_out", 31 0, v0x1347b8fe0_0;  alias, 1 drivers
v0x1347a6980_0 .net "done", 0 0, v0x134747080_0;  alias, 1 drivers
v0x1347a5070_0 .net "en_max_pool", 0 0, L_0x13500b000;  alias, 1 drivers
v0x1347a09d0_0 .net "kern_addr_mode", 0 0, L_0x13500ae80;  alias, 1 drivers
v0x1347a1c50_0 .net "kern_cols", 2 0, L_0x13500a7f0;  alias, 1 drivers
v0x13479dac0_0 .net "kerns", 2 0, L_0x13500aab0;  alias, 1 drivers
v0x13479e0f0_0 .net "mask", 2 0, L_0x13500b0a0;  alias, 1 drivers
v0x13479e780 .array "regs", 4 0;
v0x13479e780_0 .net v0x13479e780 0, 31 0, v0x1347c6420_0; 1 drivers
v0x13479e780_1 .net v0x13479e780 1, 31 0, v0x1347c2bd0_0; 1 drivers
v0x13479e780_2 .net v0x13479e780 2, 31 0, v0x1347c35f0_0; 1 drivers
v0x13479e780_3 .net v0x13479e780 3, 31 0, v0x1347c42a0_0; 1 drivers
o0x138050a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13479e780_4 .net v0x13479e780 4, 31 0, o0x138050a00; 0 drivers
v0x13479c600_0 .net "reset", 0 0, L_0x135008780;  alias, 1 drivers
v0x134790c00_0 .net "result_cols", 7 0, L_0x13500ac70;  alias, 1 drivers
v0x134791340_0 .net "shift", 3 0, L_0x13500ad60;  alias, 1 drivers
v0x134791980_0 .net "soft_reset", 0 0, L_0x13500a6d0;  alias, 1 drivers
v0x1347921c0_0 .net "start", 0 0, L_0x13500a630;  alias, 1 drivers
v0x134792800_0 .net "stride", 7 0, L_0x13500abd0;  alias, 1 drivers
v0x134793020_0 .net "wr_en", 0 0, L_0x1350092f0;  alias, 1 drivers
L_0x13500a3b0 .part v0x1347c6420_0, 2, 30;
L_0x13500a490 .concat [ 1 1 30 0], v0x134747080_0, v0x1347712d0_0, L_0x13500a3b0;
L_0x13500a630 .part v0x1347c6420_0, 2, 1;
L_0x13500a6d0 .part v0x1347c6420_0, 3, 1;
L_0x13500a7f0 .part v0x1347c2bd0_0, 0, 3;
L_0x13500a910 .part v0x1347c2bd0_0, 8, 8;
L_0x13500aab0 .part v0x1347c2bd0_0, 16, 3;
L_0x13500abd0 .part v0x1347c2bd0_0, 24, 8;
L_0x13500ac70 .part v0x1347c35f0_0, 0, 8;
L_0x13500ad60 .part v0x1347c35f0_0, 8, 4;
L_0x13500ae80 .part v0x1347c35f0_0, 16, 1;
L_0x13500b000 .part v0x1347c35f0_0, 17, 1;
L_0x13500b0a0 .part v0x1347c35f0_0, 18, 3;
S_0x13473ab00 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x134763750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1347b0ef0 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x1347c5760_0 .net "addr", 1 0, L_0x13500b230;  alias, 1 drivers
v0x1347c5d90_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x1347c6420_0 .var "ctrl0", 31 0;
v0x1347c2bd0_0 .var "ctrl1", 31 0;
v0x1347c35f0_0 .var "ctrl2", 31 0;
v0x1347c42a0_0 .var "ctrl3", 31 0;
v0x1347b88a0_0 .net "data_in", 31 0, v0x135008130_0;  alias, 1 drivers
v0x1347b8fe0_0 .var "data_out", 31 0;
v0x1347b9620_0 .net "reset", 0 0, L_0x135008780;  alias, 1 drivers
v0x1347b9e60_0 .net "status0", 31 0, L_0x13500a490;  1 drivers
v0x1347ba4a0_0 .net "status1", 31 0, v0x1347c2bd0_0;  alias, 1 drivers
v0x1347bacc0_0 .net "status2", 31 0, v0x1347c35f0_0;  alias, 1 drivers
v0x1347bb340_0 .net "status3", 31 0, v0x1347c42a0_0;  alias, 1 drivers
v0x1347bb940_0 .net "wr_en", 0 0, L_0x1350092f0;  alias, 1 drivers
E_0x134789900/0 .event anyedge, v0x1347c5760_0, v0x1347b9e60_0, v0x1347c2bd0_0, v0x1347c35f0_0;
E_0x134789900/1 .event anyedge, v0x1347c42a0_0;
E_0x134789900 .event/or E_0x134789900/0, E_0x134789900/1;
E_0x134761c20 .event posedge, v0x1347c5d90_0;
S_0x13473e1c0 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x134765f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x134793cb0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x134793cf0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x134795f60_0 .net "adr_r", 5 0, v0x13472a530_0;  alias, 1 drivers
v0x134796ac0_0 .net "adr_w", 5 0, L_0x13500be40;  1 drivers
v0x1347904a0_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x1347a4300_0 .net "dat_i", 23 0, L_0x13500bd00;  1 drivers
v0x1347a3570_0 .var "dat_o", 23 0;
v0x13477e720_0 .var "dat_o2", 23 0;
v0x13477ece0 .array "r", 63 0, 23 0;
v0x13477d3d0_0 .net "we", 0 0, L_0x135009890;  alias, 1 drivers
S_0x13473b9b0 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x134765f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x134779fb0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x134779ff0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x134776450_0 .net "adr_r", 5 0, v0x1347cb6c0_0;  alias, 1 drivers
v0x134776ae0_0 .net "adr_w", 5 0, L_0x13500bda0;  1 drivers
v0x134773290_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x134773cb0_0 .net "dat_i", 23 0, L_0x13500bee0;  1 drivers
v0x134774960_0 .var "dat_o", 23 0;
v0x134768f60_0 .var "dat_o2", 23 0;
v0x1347696a0 .array "r", 63 0, 23 0;
v0x134769ce0_0 .net "we", 0 0, L_0x135009dd0;  alias, 1 drivers
S_0x1347b6df0 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x134765f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x134652c70 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x134652cb0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x134652cf0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x134652d30 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x134652d70 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x134652db0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x134652df0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x134652e30 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x134652e70 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x13473a2d0_0 .net "accum_ovrflow", 0 0, v0x1347712d0_0;  alias, 1 drivers
v0x13473bea0_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x13473b7e0_0 .net "clr_col_cnt", 0 0, v0x1347411c0_0;  1 drivers
v0x13473b410_0 .net "clr_k_col_cnt", 0 0, v0x134742780_0;  1 drivers
v0x13473b140_0 .net "cols", 7 0, L_0x13500a910;  alias, 1 drivers
v0x134739cc0_0 .net "done", 0 0, v0x134747080_0;  alias, 1 drivers
v0x1347399b0_0 .net "en_max_pool", 0 0, L_0x13500b000;  alias, 1 drivers
v0x1347bfe10_0 .net "img_addr", 5 0, v0x13472a530_0;  alias, 1 drivers
v0x1347bfea0_0 .net "img_data", 23 0, v0x13477e720_0;  alias, 1 drivers
v0x134798170_0 .net "kern_addr", 5 0, v0x1347cb6c0_0;  alias, 1 drivers
v0x134798200_0 .net "kern_addr_mode", 0 0, L_0x13500ae80;  alias, 1 drivers
v0x1347704d0_0 .net "kern_cols", 2 0, L_0x13500a7f0;  alias, 1 drivers
v0x134770560_0 .net "kern_data", 23 0, v0x134768f60_0;  alias, 1 drivers
v0x134748730_0 .net "kerns", 2 0, L_0x13500aab0;  alias, 1 drivers
v0x1347487c0_0 .net "mask", 2 0, L_0x13500b0a0;  alias, 1 drivers
v0x1347cc3c0_0 .net "reset", 0 0, L_0x13500b940;  1 drivers
v0x1347cc450_0 .net "result_addr", 5 0, v0x1347c00f0_0;  alias, 1 drivers
v0x1347a4720_0 .net "result_cols", 5 0, L_0x13500bc60;  1 drivers
v0x1347a47b0_0 .net "result_data", 19 0, v0x1347b2ec0_0;  alias, 1 drivers
v0x1347899f0_0 .net "result_valid", 0 0, v0x1347a3a20_0;  alias, 1 drivers
v0x134789a80_0 .net "shift", 3 0, L_0x13500ad60;  alias, 1 drivers
v0x13477ca80_0 .net "start", 0 0, L_0x13500a630;  alias, 1 drivers
v0x13477cb10_0 .net "stride", 5 0, L_0x13500bb30;  1 drivers
S_0x1347b5200 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x1347b6df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1347cd1d0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x1347cd210 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x1347cd250 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x1347cd290 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x1347cd2d0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x13474cbc0_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x1347411c0_0 .var "clr_col_cnt", 0 0;
v0x134741900_0 .var "clr_img_addr", 0 0;
v0x134741f40_0 .var "clr_img_st", 0 0;
v0x134742780_0 .var "clr_k_col_cnt", 0 0;
v0x1347435e0_0 .var "clr_kerns_cnt", 0 0;
v0x134743c60_0 .net "clr_kerns_cnt_d", 7 0, v0x13474ed40_0;  1 drivers
v0x134744260_0 .var "clr_result_addr", 0 0;
v0x134744a00_0 .var "col_cnt", 7 0;
v0x134746520_0 .net "cols", 7 0, L_0x13500a910;  alias, 1 drivers
v0x134747080_0 .var "done", 0 0;
v0x134740a60_0 .var "en_col_cnt", 0 0;
v0x1347548c0_0 .var "en_img_addr", 0 0;
v0x134753b30_0 .var "en_img_st", 0 0;
v0x13461ba80_0 .var "en_k_col_cnt", 0 0;
v0x1347d0ca0_0 .var "en_kerns_cnt", 0 0;
v0x13472ad40_0 .net "en_result_addr", 0 0, v0x1347a3a20_0;  alias, 1 drivers
v0x13472a530_0 .var "img_addr", 5 0;
v0x13460ade0_0 .var "img_st", 5 0;
v0x1347cb910_0 .var "k_col_cnt", 2 0;
v0x1347cb6c0_0 .var "kern_addr", 5 0;
v0x1347cabe0_0 .net "kern_addr_mode", 0 0, L_0x13500ae80;  alias, 1 drivers
v0x1347ca8d0_0 .net "kern_cols", 2 0, L_0x13500a7f0;  alias, 1 drivers
v0x1347ca470_0 .net "kerns", 2 0, L_0x13500aab0;  alias, 1 drivers
v0x1347b7ae0_0 .var "kerns_cnt", 2 0;
v0x1347c0900_0 .net "reset", 0 0, L_0x13500b940;  alias, 1 drivers
v0x1347c00f0_0 .var "result_addr", 5 0;
v0x1347bf650_0 .net "result_cols", 5 0, L_0x13500bc60;  alias, 1 drivers
v0x1347c0c10_0 .net "start", 0 0, L_0x13500a630;  alias, 1 drivers
v0x1347bf340_0 .var "start_d", 0 0;
v0x1347b2580_0 .var "start_pedge", 0 0;
v0x1347b6c20_0 .net "stride", 5 0, L_0x13500bb30;  alias, 1 drivers
E_0x13477c6a0 .event anyedge, v0x1347c00f0_0, v0x1347bf650_0, v0x13472ad40_0;
E_0x13477b8d0 .event anyedge, v0x1347921c0_0, v0x1347bf340_0;
E_0x13477b910 .event anyedge, v0x1347a09d0_0, v0x1347b7ae0_0, v0x1347cb910_0;
E_0x1347569a0 .event anyedge, v0x1347921c0_0;
E_0x1347569e0 .event anyedge, v0x134742780_0;
E_0x134756f70 .event anyedge, v0x1347411c0_0;
E_0x134755630 .event anyedge, v0x1347b7ae0_0, v0x13479dac0_0, v0x1347d0ca0_0;
E_0x134750050 .event anyedge, v0x134744a00_0, v0x1347cbfa0_0, v0x134740a60_0;
E_0x134750090 .event anyedge, v0x1347cb910_0, v0x1347a1c50_0, v0x1347921c0_0;
S_0x13478c180 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x1347b5200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x134755670 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13474e6b0_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x13474ed40_0 .var "par_out", 7 0;
v0x13474b4f0_0 .net "reset", 0 0, L_0x13500b940;  alias, 1 drivers
v0x13474bf10_0 .net "ser_in", 0 0, v0x1347435e0_0;  1 drivers
S_0x13478f150 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1347b6df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x13470b4b0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x13470b4f0 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x13470b530 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x13470b570 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x13470b5b0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x13470b5f0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x13470b630 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x13473b4a0 .functor OR 1, L_0x13500b940, L_0x13500b790, C4<0>, C4<0>;
L_0x13500b8d0 .functor AND 1, v0x134763c40_0, L_0x13500b830, C4<1>, C4<1>;
v0x1347707b0_0 .net *"_ivl_13", 0 0, L_0x13500b790;  1 drivers
v0x13476fd10_0 .net *"_ivl_17", 0 0, L_0x13500b830;  1 drivers
v0x1347712d0_0 .var "accum_ovrflow", 0 0;
v0x13476fa00_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x134762c40_0 .net "clr_col_cnt", 0 0, v0x1347411c0_0;  alias, 1 drivers
v0x1347672e0_0 .net "clr_col_cnt_d", 7 0, v0x134789d10_0;  1 drivers
v0x134766b80_0 .net "clr_k_col_cnt", 0 0, v0x134742780_0;  alias, 1 drivers
v0x134762070_0 .net "clr_k_col_cnt_d", 2 0, v0x134789700_0;  1 drivers
v0x134763c40_0 .var "clr_mult_accum", 0 0;
v0x134763580_0 .net "en_max_pool", 0 0, L_0x13500b000;  alias, 1 drivers
v0x1347631b0_0 .net "img_data", 23 0, v0x13477e720_0;  alias, 1 drivers
v0x134762ee0_0 .net "kern_data", 23 0, v0x134768f60_0;  alias, 1 drivers
v0x134761a60_0 .net "mask", 2 0, L_0x13500b0a0;  alias, 1 drivers
v0x134761750_0 .var "mult_accum", 19 0;
v0x134755fc0_0 .var "mult_accum_mux", 20 0;
v0x134754fd0_0 .var "mult_accum_r", 20 0;
v0x134754230_0 .net "mult_out0", 15 0, v0x1347a27d0_0;  1 drivers
v0x134753500_0 .var "mult_out0_r", 15 0;
v0x1347531f0_0 .net "mult_out1", 15 0, v0x134798450_0;  1 drivers
v0x134752d90_0 .var "mult_out1_r", 15 0;
v0x134740400_0 .net "mult_out2", 15 0, v0x13478a8e0_0;  1 drivers
v0x134749220_0 .var "mult_out2_r", 15 0;
v0x134748a10_0 .net "reset", 0 0, L_0x13500b940;  alias, 1 drivers
v0x134747f70_0 .net "result_data", 19 0, v0x1347b2ec0_0;  alias, 1 drivers
v0x134749530_0 .net "result_valid", 0 0, v0x1347a3a20_0;  alias, 1 drivers
v0x134747c60_0 .net "shift", 3 0, L_0x13500ad60;  alias, 1 drivers
v0x13473aea0_0 .net "shift_out", 19 0, v0x1347681a0_0;  1 drivers
v0x13473f540_0 .net "start", 0 0, L_0x13500a630;  alias, 1 drivers
v0x13473ede0_0 .net "start_d", 15 0, v0x13477bfd0_0;  1 drivers
E_0x1347b7bb0 .event anyedge, v0x134789700_0, v0x13477bfd0_0;
E_0x1347ca960 .event anyedge, v0x134754fd0_0;
E_0x1347ca9a0 .event anyedge, v0x134763c40_0, v0x134754fd0_0;
L_0x13500b2d0 .part v0x13477e720_0, 0, 8;
L_0x13500b3f0 .part v0x134768f60_0, 0, 8;
L_0x13500b510 .part v0x13477e720_0, 8, 8;
L_0x13500b5b0 .part v0x134768f60_0, 8, 8;
L_0x13500b650 .part v0x13477e720_0, 16, 8;
L_0x13500b6f0 .part v0x134768f60_0, 16, 8;
L_0x13500b790 .part v0x134789d10_0, 3, 1;
L_0x13500b830 .part v0x13477bfd0_0, 2, 1;
S_0x13478d560 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x13478f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x13476b380 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x1347b19b0_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x1347b3580_0 .net "data_in", 19 0, v0x1347681a0_0;  alias, 1 drivers
v0x1347b2ec0_0 .var "data_out", 19 0;
v0x1347b2af0_0 .var "data_r", 19 0;
v0x1347b2820_0 .net "en_maxpool", 0 0, L_0x13500b000;  alias, 1 drivers
v0x1347b13a0_0 .var "max_pool_out", 19 0;
v0x1347b1090_0 .var "max_pool_valid", 0 0;
v0x1347a5a00_0 .net "reset", 0 0, L_0x13473b4a0;  1 drivers
v0x1347a4a10_0 .var "toggle", 0 0;
v0x1347a3c70_0 .net "valid_in", 0 0, L_0x13500b8d0;  1 drivers
v0x1347a3a20_0 .var "valid_out", 0 0;
E_0x1347b6570 .event anyedge, v0x1347a4a10_0, v0x1347a3c70_0;
E_0x134745b00 .event anyedge, v0x1347b2af0_0, v0x1347b3580_0;
S_0x13478cec0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x13478f150;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1347a3d00 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1347a3d40 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1347a2f40_0 .net "a", 7 0, L_0x13500b2d0;  1 drivers
v0x1347a2c30_0 .net "b", 7 0, L_0x13500b3f0;  1 drivers
v0x1347a27d0_0 .var "out", 15 0;
E_0x1347b2f50 .event anyedge, v0x1347a2f40_0, v0x1347a2c30_0;
S_0x1347644e0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x13478f150;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1347a2cc0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1347a2d00 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13478fe40_0 .net "a", 7 0, L_0x13500b510;  1 drivers
v0x134798c60_0 .net "b", 7 0, L_0x13500b5b0;  1 drivers
v0x134798450_0 .var "out", 15 0;
E_0x1347b3650 .event anyedge, v0x13478fe40_0, v0x134798c60_0;
S_0x1347674b0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x13478f150;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x134798cf0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x134798d30 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x134798fb0_0 .net "a", 7 0, L_0x13500b650;  1 drivers
v0x1347976a0_0 .net "b", 7 0, L_0x13500b6f0;  1 drivers
v0x13478a8e0_0 .var "out", 15 0;
E_0x134798f70 .event anyedge, v0x134798fb0_0, v0x1347976a0_0;
S_0x1347658c0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x13478f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x134797770 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13478e820_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x134789d10_0 .var "par_out", 7 0;
v0x13478b8e0_0 .net "reset", 0 0, L_0x13500b940;  alias, 1 drivers
v0x13478b220_0 .net "ser_in", 0 0, v0x1347411c0_0;  alias, 1 drivers
S_0x134765220 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x13478f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x13478ef80 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x13478ae50_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x134789700_0 .var "par_out", 2 0;
v0x1347893f0_0 .net "reset", 0 0, L_0x13500b940;  alias, 1 drivers
v0x13477dd60_0 .net "ser_in", 0 0, v0x134742780_0;  alias, 1 drivers
S_0x13473c740 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x13478f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x13474e080 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x13477cd70_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x13477bfd0_0 .var "par_out", 15 0;
v0x13477bd80_0 .net "reset", 0 0, L_0x13500b940;  alias, 1 drivers
v0x13477b2a0_0 .net "ser_in", 0 0, L_0x13500a630;  alias, 1 drivers
S_0x13473f710 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x13478f150;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x13477af90 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x13477afd0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x13477b010 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x13477ab70_0 .net "in", 19 0, v0x134761750_0;  1 drivers
v0x1347681a0_0 .var "out", 19 0;
v0x134770fc0_0 .net "shift", 3 0, L_0x13500ad60;  alias, 1 drivers
E_0x13477ab30 .event anyedge, v0x134791340_0, v0x13477ab70_0;
S_0x13473db20 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x134765f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x134747cf0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x134747d30 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x134754ce0_0 .net "adr_r", 5 0, L_0x13500c170;  1 drivers
v0x134754d70_0 .net "adr_w", 5 0, v0x1347c00f0_0;  alias, 1 drivers
v0x134739fb0_0 .net "clk", 0 0, L_0x135008710;  alias, 1 drivers
v0x13473a040_0 .net "dat_i", 19 0, v0x1347b2ec0_0;  alias, 1 drivers
v0x1347b5680_0 .var "dat_o", 19 0;
v0x1347b5710_0 .var "dat_o2", 19 0;
v0x1347b42b0 .array "r", 63 0, 19 0;
v0x1347b4340_0 .net "we", 0 0, L_0x13500c030;  1 drivers
S_0x13473d480 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 93, 4 6 0, S_0x1347628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x134634bd0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x134634c10 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x134634c50 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x134634c90 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x134634cd0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110001>;
P_0x134634d10 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x134634d50 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x134634d90 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x13500bab0 .functor BUFZ 1, v0x135007e40_0, C4<0>, C4<0>, C4<0>;
L_0x13500c2d0 .functor BUFZ 1, v0x135007ed0_0, C4<0>, C4<0>, C4<0>;
L_0x13500c5e0 .functor AND 1, L_0x13500c4a0, v0x1350080a0_0, C4<1>, C4<1>;
L_0x13500c6b0 .functor AND 1, L_0x13500c5e0, v0x1350082e0_0, C4<1>, C4<1>;
L_0x13500c7a0 .functor BUFZ 32, v0x1347dd960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13500cd60 .functor AND 1, L_0x13500cc40, L_0x13500c6b0, C4<1>, C4<1>;
L_0x13500ce90 .functor AND 1, L_0x13500cd60, v0x135008370_0, C4<1>, C4<1>;
L_0x13500d2b0 .functor AND 1, L_0x13500d140, L_0x13500c6b0, C4<1>, C4<1>;
L_0x13500d370 .functor AND 1, L_0x13500d2b0, v0x135008370_0, C4<1>, C4<1>;
L_0x13500d7e0 .functor AND 1, L_0x13500d740, L_0x13500c6b0, C4<1>, C4<1>;
L_0x13500d930 .functor AND 1, L_0x13500d7e0, v0x135008370_0, C4<1>, C4<1>;
L_0x13500da40 .functor AND 1, L_0x13500dbb0, L_0x13500c6b0, C4<1>, C4<1>;
L_0x13500de00 .functor AND 1, L_0x13500da40, v0x135008370_0, C4<1>, C4<1>;
L_0x13500f490 .functor OR 1, L_0x13500c2d0, L_0x13500e1b0, C4<0>, C4<0>;
L_0x13500dd90 .functor NOT 1, v0x134731870_0, C4<0>, C4<0>, C4<0>;
L_0x13500dcd0 .functor AND 1, v0x134649800_0, L_0x13500dd90, C4<1>, C4<1>;
L_0x138088328 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x1347db900_0 .net/2u *"_ivl_10", 32 0, L_0x138088328;  1 drivers
v0x1347db9a0_0 .net *"_ivl_12", 0 0, L_0x13500c4a0;  1 drivers
v0x1347dba40_0 .net *"_ivl_14", 0 0, L_0x13500c5e0;  1 drivers
v0x1347dbad0_0 .net *"_ivl_23", 1 0, L_0x13500c8f0;  1 drivers
v0x1347dbb70_0 .net *"_ivl_24", 31 0, L_0x135009440;  1 drivers
L_0x138088370 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347dbc60_0 .net *"_ivl_27", 29 0, L_0x138088370;  1 drivers
L_0x1380883b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347dbd10_0 .net/2u *"_ivl_28", 31 0, L_0x1380883b8;  1 drivers
v0x1347dbdc0_0 .net *"_ivl_30", 0 0, L_0x13500cc40;  1 drivers
v0x1347dbe60_0 .net *"_ivl_32", 0 0, L_0x13500cd60;  1 drivers
v0x1347dbf70_0 .net *"_ivl_37", 1 0, L_0x13500cf40;  1 drivers
v0x1347dc020_0 .net *"_ivl_38", 31 0, L_0x13500d020;  1 drivers
L_0x138088400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347dc0d0_0 .net *"_ivl_41", 29 0, L_0x138088400;  1 drivers
L_0x138088448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1347dc180_0 .net/2u *"_ivl_42", 31 0, L_0x138088448;  1 drivers
v0x1347dc230_0 .net *"_ivl_44", 0 0, L_0x13500d140;  1 drivers
v0x1347dc2d0_0 .net *"_ivl_46", 0 0, L_0x13500d2b0;  1 drivers
v0x1347dc380_0 .net *"_ivl_5", 7 0, L_0x13500c340;  1 drivers
v0x1347dc430_0 .net *"_ivl_51", 1 0, L_0x13500d420;  1 drivers
v0x1347dc5c0_0 .net *"_ivl_52", 31 0, L_0x13500d4c0;  1 drivers
L_0x138088490 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347dc650_0 .net *"_ivl_55", 29 0, L_0x138088490;  1 drivers
L_0x1380884d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1347dc700_0 .net/2u *"_ivl_56", 31 0, L_0x1380884d8;  1 drivers
v0x1347dc7b0_0 .net *"_ivl_58", 0 0, L_0x13500d740;  1 drivers
v0x1347dc850_0 .net *"_ivl_6", 32 0, L_0x13500bf80;  1 drivers
v0x1347dc900_0 .net *"_ivl_60", 0 0, L_0x13500d7e0;  1 drivers
v0x1347dc9b0_0 .net *"_ivl_65", 1 0, L_0x13500d9a0;  1 drivers
v0x1347dca60_0 .net *"_ivl_66", 31 0, L_0x13500dab0;  1 drivers
L_0x138088520 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347dcb10_0 .net *"_ivl_69", 29 0, L_0x138088520;  1 drivers
L_0x138088568 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1347dcbc0_0 .net/2u *"_ivl_70", 31 0, L_0x138088568;  1 drivers
v0x1347dcc70_0 .net *"_ivl_72", 0 0, L_0x13500dbb0;  1 drivers
v0x1347dcd10_0 .net *"_ivl_74", 0 0, L_0x13500da40;  1 drivers
L_0x1380882e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347dcdc0_0 .net *"_ivl_9", 24 0, L_0x1380882e0;  1 drivers
v0x1347dce70_0 .net *"_ivl_94", 0 0, L_0x13500dd90;  1 drivers
v0x1347dcf20_0 .net "accum_ovrflow", 0 0, v0x1347d88c0_0;  1 drivers
v0x1347dcfb0_0 .net "clk", 0 0, L_0x13500bab0;  1 drivers
v0x1347dc4c0_0 .net "cols", 7 0, L_0x13500e3f0;  1 drivers
v0x1347dd240_0 .net "data_out_regs", 31 0, v0x13472f000_0;  1 drivers
v0x1347dd2d0_0 .net "data_out_result", 19 0, v0x1347db660_0;  1 drivers
v0x1347dd360_0 .net "done", 0 0, v0x134731870_0;  1 drivers
v0x1347dd3f0_0 .net "en_max_pool", 0 0, L_0x13500eae0;  1 drivers
v0x1347dd480_0 .net "img_addr", 5 0, v0x13473c190_0;  1 drivers
v0x1347dd510_0 .net "img_data", 23 0, v0x134758da0_0;  1 drivers
v0x1347dd5b0_0 .net "kern_addr", 5 0, v0x13478f7f0_0;  1 drivers
v0x1347dd650_0 .net "kern_addr_mode", 0 0, L_0x13500e960;  1 drivers
v0x1347dd6e0_0 .net "kern_cols", 2 0, L_0x13500e2d0;  1 drivers
v0x1347dd780_0 .net "kern_data", 23 0, v0x134733020_0;  1 drivers
v0x1347dd820_0 .net "kerns", 2 0, L_0x13500e590;  1 drivers
v0x1347dd8c0_0 .net "mask", 2 0, L_0x13500eb80;  1 drivers
v0x1347dd960_0 .var "rdata", 31 0;
v0x1347dda10_0 .var "ready", 0 0;
v0x1347ddab0_0 .net "reset", 0 0, L_0x13500c2d0;  1 drivers
v0x1347ddb40_0 .net "result_addr", 5 0, v0x134757590_0;  1 drivers
v0x1347ddbe0_0 .net "result_cols", 7 0, L_0x13500e750;  1 drivers
v0x1347ddc80_0 .net "result_data", 19 0, v0x134651780_0;  1 drivers
v0x1347ddd90_0 .net "result_valid", 0 0, v0x134649800_0;  1 drivers
v0x1347ddea0_0 .net "shift", 3 0, L_0x13500e840;  1 drivers
v0x1347ddfb0_0 .net "soft_reset", 0 0, L_0x13500e1b0;  1 drivers
v0x1347de040_0 .net "start", 0 0, L_0x13500e110;  1 drivers
v0x1347de0d0_0 .net "stride", 7 0, L_0x13500e6b0;  1 drivers
v0x1347de160_0 .net "valid", 0 0, L_0x13500c6b0;  1 drivers
v0x1347de1f0_0 .net "wb_clk_i", 0 0, v0x135007e40_0;  alias, 1 drivers
v0x1347de280_0 .net "wb_rst_i", 0 0, v0x135007ed0_0;  alias, 1 drivers
v0x1347de310_0 .net "wbs_ack_o", 0 0, v0x1347dda10_0;  alias, 1 drivers
v0x1347de3a0_0 .net "wbs_adr_i", 31 0, v0x135008010_0;  alias, 1 drivers
v0x1347de430_0 .net "wbs_cyc_i", 0 0, v0x1350080a0_0;  alias, 1 drivers
v0x1347de4e0_0 .net "wbs_dat_i", 31 0, v0x135008130_0;  alias, 1 drivers
v0x1347de570_0 .net "wbs_dat_o", 31 0, L_0x13500c7a0;  alias, 1 drivers
v0x1347dd040_0 .net "wbs_sel_i", 3 0, v0x135008250_0;  alias, 1 drivers
v0x1347dd100_0 .net "wbs_stb_i", 0 0, v0x1350082e0_0;  alias, 1 drivers
v0x1347dd1b0_0 .net "wbs_we_i", 0 0, v0x135008370_0;  alias, 1 drivers
v0x1347de620_0 .net "we_img_ram", 0 0, L_0x13500d370;  1 drivers
v0x1347de6d0_0 .net "we_kern_ram", 0 0, L_0x13500d930;  1 drivers
v0x1347de760_0 .net "we_regs", 0 0, L_0x13500ce90;  1 drivers
v0x1347de830_0 .net "we_res_ram", 0 0, L_0x13500de00;  1 drivers
L_0x13500c340 .part v0x135008010_0, 24, 8;
L_0x13500bf80 .concat [ 8 25 0 0], L_0x13500c340, L_0x1380882e0;
L_0x13500c4a0 .cmp/eq 33, L_0x13500bf80, L_0x138088328;
L_0x13500c8f0 .part v0x135008010_0, 8, 2;
L_0x135009440 .concat [ 2 30 0 0], L_0x13500c8f0, L_0x138088370;
L_0x13500cc40 .cmp/eq 32, L_0x135009440, L_0x1380883b8;
L_0x13500cf40 .part v0x135008010_0, 8, 2;
L_0x13500d020 .concat [ 2 30 0 0], L_0x13500cf40, L_0x138088400;
L_0x13500d140 .cmp/eq 32, L_0x13500d020, L_0x138088448;
L_0x13500d420 .part v0x135008010_0, 8, 2;
L_0x13500d4c0 .concat [ 2 30 0 0], L_0x13500d420, L_0x138088490;
L_0x13500d740 .cmp/eq 32, L_0x13500d4c0, L_0x1380884d8;
L_0x13500d9a0 .part v0x135008010_0, 8, 2;
L_0x13500dab0 .concat [ 2 30 0 0], L_0x13500d9a0, L_0x138088520;
L_0x13500dbb0 .cmp/eq 32, L_0x13500dab0, L_0x138088568;
L_0x13500ed10 .part v0x135008010_0, 2, 2;
L_0x13500f680 .part L_0x13500e6b0, 0, 6;
L_0x13500f7b0 .part L_0x13500e750, 0, 6;
L_0x13500f850 .part v0x135008130_0, 0, 24;
L_0x13500faf0 .part v0x135008010_0, 2, 6;
L_0x13500fb90 .part v0x135008130_0, 0, 24;
L_0x13500fc30 .part v0x135008010_0, 2, 6;
L_0x13500fd60 .part v0x135008010_0, 2, 6;
S_0x1347b5f30 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x13473d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x134767370 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1347abfd0_0 .net *"_ivl_6", 29 0, L_0x13500de90;  1 drivers
v0x1347aa670_0 .net "accum_ovrflow", 0 0, v0x1347d88c0_0;  alias, 1 drivers
v0x1347aa700_0 .net "addr", 1 0, L_0x13500ed10;  1 drivers
v0x1347a86e0_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x1347a8770_0 .net "cols", 7 0, L_0x13500e3f0;  alias, 1 drivers
v0x1347c5000_0 .net "data_in", 31 0, v0x135008130_0;  alias, 1 drivers
v0x13470ee80_0 .net "data_out", 31 0, v0x13472f000_0;  alias, 1 drivers
v0x13470ef10_0 .net "done", 0 0, v0x134731870_0;  alias, 1 drivers
v0x1347b1da0_0 .net "en_max_pool", 0 0, L_0x13500eae0;  alias, 1 drivers
v0x134787400_0 .net "kern_addr_mode", 0 0, L_0x13500e960;  alias, 1 drivers
v0x134787490_0 .net "kern_cols", 2 0, L_0x13500e2d0;  alias, 1 drivers
v0x134785b50_0 .net "kerns", 2 0, L_0x13500e590;  alias, 1 drivers
v0x134785be0_0 .net "mask", 2 0, L_0x13500eb80;  alias, 1 drivers
v0x1347842a0 .array "regs", 4 0;
v0x1347842a0_0 .net v0x1347842a0 0, 31 0, v0x13462dba0_0; 1 drivers
v0x1347842a0_1 .net v0x1347842a0 1, 31 0, v0x1346dade0_0; 1 drivers
v0x1347842a0_2 .net v0x1347842a0 2, 31 0, v0x1346dae70_0; 1 drivers
v0x1347842a0_3 .net v0x1347842a0 3, 31 0, v0x1346c2dd0_0; 1 drivers
o0x138053fa0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1347842a0_4 .net v0x1347842a0 4, 31 0, o0x138053fa0; 0 drivers
v0x134784330_0 .net "reset", 0 0, L_0x13500c2d0;  alias, 1 drivers
v0x1347829d0_0 .net "result_cols", 7 0, L_0x13500e750;  alias, 1 drivers
v0x134782a60_0 .net "shift", 3 0, L_0x13500e840;  alias, 1 drivers
v0x13479d360_0 .net "soft_reset", 0 0, L_0x13500e1b0;  alias, 1 drivers
v0x13479d3f0_0 .net "start", 0 0, L_0x13500e110;  alias, 1 drivers
v0x13478a100_0 .net "stride", 7 0, L_0x13500e6b0;  alias, 1 drivers
v0x13478a190_0 .net "wr_en", 0 0, L_0x13500ce90;  alias, 1 drivers
L_0x13500de90 .part v0x13462dba0_0, 2, 30;
L_0x13500df70 .concat [ 1 1 30 0], v0x134731870_0, v0x1347d88c0_0, L_0x13500de90;
L_0x13500e110 .part v0x13462dba0_0, 2, 1;
L_0x13500e1b0 .part v0x13462dba0_0, 3, 1;
L_0x13500e2d0 .part v0x1346dade0_0, 0, 3;
L_0x13500e3f0 .part v0x1346dade0_0, 8, 8;
L_0x13500e590 .part v0x1346dade0_0, 16, 3;
L_0x13500e6b0 .part v0x1346dade0_0, 24, 8;
L_0x13500e750 .part v0x1346dae70_0, 0, 8;
L_0x13500e840 .part v0x1346dae70_0, 8, 4;
L_0x13500e960 .part v0x1346dae70_0, 16, 1;
L_0x13500eae0 .part v0x1346dae70_0, 17, 1;
L_0x13500eb80 .part v0x1346dae70_0, 18, 3;
S_0x1347b66b0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x1347b5f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x134771360 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x13473d310_0 .net "addr", 1 0, L_0x13500ed10;  alias, 1 drivers
v0x13462db10_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x13462dba0_0 .var "ctrl0", 31 0;
v0x1346dade0_0 .var "ctrl1", 31 0;
v0x1346dae70_0 .var "ctrl2", 31 0;
v0x1346c2dd0_0 .var "ctrl3", 31 0;
v0x1346c2e60_0 .net "data_in", 31 0, v0x135008130_0;  alias, 1 drivers
v0x13472f000_0 .var "data_out", 31 0;
v0x13472f090_0 .net "reset", 0 0, L_0x13500c2d0;  alias, 1 drivers
v0x1347af0a0_0 .net "status0", 31 0, L_0x13500df70;  1 drivers
v0x1347af130_0 .net "status1", 31 0, v0x1346dade0_0;  alias, 1 drivers
v0x1347ad7f0_0 .net "status2", 31 0, v0x1346dae70_0;  alias, 1 drivers
v0x1347ad880_0 .net "status3", 31 0, v0x1346c2dd0_0;  alias, 1 drivers
v0x1347abf40_0 .net "wr_en", 0 0, L_0x13500ce90;  alias, 1 drivers
E_0x13477c060/0 .event anyedge, v0x13473d310_0, v0x1347af0a0_0, v0x1346dade0_0, v0x1346dae70_0;
E_0x13477c060/1 .event anyedge, v0x1346c2dd0_0;
E_0x13477c060 .event/or E_0x13477c060/0, E_0x13477c060/1;
E_0x13477c0a0 .event posedge, v0x13462db10_0;
S_0x1347a8ec0 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x13473d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1347b1e30 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1347b1e70 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13475df60_0 .net "adr_r", 5 0, v0x13473c190_0;  alias, 1 drivers
v0x13475c600_0 .net "adr_w", 5 0, L_0x13500faf0;  1 drivers
v0x13475c690_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x13475ad30_0 .net "dat_i", 23 0, L_0x13500f850;  1 drivers
v0x13475adc0_0 .var "dat_o", 23 0;
v0x134758da0_0 .var "dat_o2", 23 0;
v0x134758e30 .array "r", 63 0, 23 0;
v0x1347756c0_0 .net "we", 0 0, L_0x13500d370;  alias, 1 drivers
S_0x1347a8b60 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x13473d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x134762460 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1347624a0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x134736110_0 .net "adr_r", 5 0, v0x13478f7f0_0;  alias, 1 drivers
v0x1347361a0_0 .net "adr_w", 5 0, L_0x13500fc30;  1 drivers
v0x134734860_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x1347348f0_0 .net "dat_i", 23 0, L_0x13500fb90;  1 drivers
v0x134732f90_0 .var "dat_o", 23 0;
v0x134733020_0 .var "dat_o2", 23 0;
v0x134731000 .array "r", 63 0, 23 0;
v0x134731090_0 .net "we", 0 0, L_0x13500d930;  alias, 1 drivers
S_0x1347b44b0 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x13473d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x13462c360 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x13462c3a0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x13462c3e0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x13462c420 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x13462c460 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x13462c4a0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x13462c4e0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x13462c520 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x13462c560 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1347d9d10_0 .net "accum_ovrflow", 0 0, v0x1347d88c0_0;  alias, 1 drivers
v0x1347d9df0_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x1347d9e80_0 .net "clr_col_cnt", 0 0, v0x134764b70_0;  1 drivers
v0x1347d9f10_0 .net "clr_k_col_cnt", 0 0, v0x134763ec0_0;  1 drivers
v0x1347d9fa0_0 .net "cols", 7 0, L_0x13500e3f0;  alias, 1 drivers
v0x1347da070_0 .net "done", 0 0, v0x134731870_0;  alias, 1 drivers
v0x1347da140_0 .net "en_max_pool", 0 0, L_0x13500eae0;  alias, 1 drivers
v0x1347da1d0_0 .net "img_addr", 5 0, v0x13473c190_0;  alias, 1 drivers
v0x1347da2a0_0 .net "img_data", 23 0, v0x134758da0_0;  alias, 1 drivers
v0x1347da3b0_0 .net "kern_addr", 5 0, v0x13478f7f0_0;  alias, 1 drivers
v0x1347da480_0 .net "kern_addr_mode", 0 0, L_0x13500e960;  alias, 1 drivers
v0x1347da550_0 .net "kern_cols", 2 0, L_0x13500e2d0;  alias, 1 drivers
v0x1347da620_0 .net "kern_data", 23 0, v0x134733020_0;  alias, 1 drivers
v0x1347da6b0_0 .net "kerns", 2 0, L_0x13500e590;  alias, 1 drivers
v0x1347da780_0 .net "mask", 2 0, L_0x13500eb80;  alias, 1 drivers
v0x1347da810_0 .net "reset", 0 0, L_0x13500f490;  1 drivers
v0x1347da8a0_0 .net "result_addr", 5 0, v0x134757590_0;  alias, 1 drivers
v0x1347daa30_0 .net "result_cols", 5 0, L_0x13500f7b0;  1 drivers
v0x1347daac0_0 .net "result_data", 19 0, v0x134651780_0;  alias, 1 drivers
v0x1347dab50_0 .net "result_valid", 0 0, v0x134649800_0;  alias, 1 drivers
v0x1347dabe0_0 .net "shift", 3 0, L_0x13500e840;  alias, 1 drivers
v0x1347dac70_0 .net "start", 0 0, L_0x13500e110;  alias, 1 drivers
v0x1347dad80_0 .net "stride", 5 0, L_0x13500f680;  1 drivers
S_0x13478e290 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x1347b44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x13478ea10 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x13478ea50 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x13478ea90 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x13478ead0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x13478eb10 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x1347592b0_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x134764b70_0 .var "clr_col_cnt", 0 0;
v0x134764c00_0 .var "clr_img_addr", 0 0;
v0x134763e30_0 .var "clr_img_st", 0 0;
v0x134763ec0_0 .var "clr_k_col_cnt", 0 0;
v0x13473e850_0 .var "clr_kerns_cnt", 0 0;
v0x13473e8e0_0 .net "clr_kerns_cnt_d", 7 0, v0x134759580_0;  1 drivers
v0x13473efd0_0 .var "clr_result_addr", 0 0;
v0x13473f060_0 .var "col_cnt", 7 0;
v0x1347317e0_0 .net "cols", 7 0, L_0x13500e3f0;  alias, 1 drivers
v0x134731870_0 .var "done", 0 0;
v0x134731480_0 .var "en_col_cnt", 0 0;
v0x134731510_0 .var "en_img_addr", 0 0;
v0x13472f4c0_0 .var "en_img_st", 0 0;
v0x13472f550_0 .var "en_k_col_cnt", 0 0;
v0x13473cdd0_0 .var "en_kerns_cnt", 0 0;
v0x13473ce60_0 .net "en_result_addr", 0 0, v0x134649800_0;  alias, 1 drivers
v0x13473c190_0 .var "img_addr", 5 0;
v0x1347b7490_0 .var "img_st", 5 0;
v0x1347b7520_0 .var "k_col_cnt", 2 0;
v0x13478f7f0_0 .var "kern_addr", 5 0;
v0x13478f880_0 .net "kern_addr_mode", 0 0, L_0x13500e960;  alias, 1 drivers
v0x134767b50_0 .net "kern_cols", 2 0, L_0x13500e2d0;  alias, 1 drivers
v0x134767be0_0 .net "kerns", 2 0, L_0x13500e590;  alias, 1 drivers
v0x13473fdb0_0 .var "kerns_cnt", 2 0;
v0x13473fe40_0 .net "reset", 0 0, L_0x13500f490;  alias, 1 drivers
v0x134757590_0 .var "result_addr", 5 0;
v0x134757620_0 .net "result_cols", 5 0, L_0x13500f7b0;  alias, 1 drivers
v0x1347576b0_0 .net "start", 0 0, L_0x13500e110;  alias, 1 drivers
v0x13472f7f0_0 .var "start_d", 0 0;
v0x13472f880_0 .var "start_pedge", 0 0;
v0x13472f910_0 .net "stride", 5 0, L_0x13500f680;  alias, 1 drivers
E_0x134780ec0 .event anyedge, v0x134757590_0, v0x134757620_0, v0x13473ce60_0;
E_0x134780f20 .event anyedge, v0x13479d3f0_0, v0x13472f7f0_0;
E_0x134780f60 .event anyedge, v0x134787400_0, v0x13473fdb0_0, v0x1347b7520_0;
E_0x134780fe0 .event anyedge, v0x13479d3f0_0;
E_0x13478c810 .event anyedge, v0x134763ec0_0;
E_0x13478c850 .event anyedge, v0x134764b70_0;
E_0x13478c890 .event anyedge, v0x13473fdb0_0, v0x134785b50_0, v0x13473cdd0_0;
E_0x13478c910 .event anyedge, v0x13473f060_0, v0x1347a8770_0, v0x134731480_0;
E_0x13478bad0 .event anyedge, v0x1347b7520_0, v0x134787490_0, v0x13479d3f0_0;
S_0x1347665f0 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x13478e290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13478c8d0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x134766df0_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x134759580_0 .var "par_out", 7 0;
v0x134759610_0 .net "reset", 0 0, L_0x13500f490;  alias, 1 drivers
v0x134759220_0 .net "ser_in", 0 0, v0x13473e850_0;  1 drivers
S_0x134624fb0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1347b44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x134618ff0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x134619030 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x134619070 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x1346190b0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x1346190f0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x134619130 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x134619170 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x13500f310 .functor OR 1, L_0x13500f490, L_0x13500f270, C4<0>, C4<0>;
L_0x13500f420 .functor AND 1, v0x1347d8d20_0, L_0x13500f380, C4<1>, C4<1>;
v0x1347d8760_0 .net *"_ivl_13", 0 0, L_0x13500f270;  1 drivers
v0x1347d8820_0 .net *"_ivl_17", 0 0, L_0x13500f380;  1 drivers
v0x1347d88c0_0 .var "accum_ovrflow", 0 0;
v0x1347d8990_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x1347d8a20_0 .net "clr_col_cnt", 0 0, v0x134764b70_0;  alias, 1 drivers
v0x1347d8b30_0 .net "clr_col_cnt_d", 7 0, v0x1347d7270_0;  1 drivers
v0x1347d8bc0_0 .net "clr_k_col_cnt", 0 0, v0x134763ec0_0;  alias, 1 drivers
v0x1347d8c90_0 .net "clr_k_col_cnt_d", 2 0, v0x1347d7940_0;  1 drivers
v0x1347d8d20_0 .var "clr_mult_accum", 0 0;
v0x1347d8e30_0 .net "en_max_pool", 0 0, L_0x13500eae0;  alias, 1 drivers
v0x1347d8ec0_0 .net "img_data", 23 0, v0x134758da0_0;  alias, 1 drivers
v0x1347d8f50_0 .net "kern_data", 23 0, v0x134733020_0;  alias, 1 drivers
v0x1347d8fe0_0 .net "mask", 2 0, L_0x13500eb80;  alias, 1 drivers
v0x1347d9090_0 .var "mult_accum", 19 0;
v0x1347d9140_0 .var "mult_accum_mux", 20 0;
v0x1347d91d0_0 .var "mult_accum_r", 20 0;
v0x1347d9280_0 .net "mult_out0", 15 0, v0x1347d6160_0;  1 drivers
v0x1347d9440_0 .var "mult_out0_r", 15 0;
v0x1347d94d0_0 .net "mult_out1", 15 0, v0x1347d67a0_0;  1 drivers
v0x1347d9560_0 .var "mult_out1_r", 15 0;
v0x1347d95f0_0 .net "mult_out2", 15 0, v0x1347d6dd0_0;  1 drivers
v0x1347d9680_0 .var "mult_out2_r", 15 0;
v0x1347d9720_0 .net "reset", 0 0, L_0x13500f490;  alias, 1 drivers
v0x1347d97b0_0 .net "result_data", 19 0, v0x134651780_0;  alias, 1 drivers
v0x1347d9870_0 .net "result_valid", 0 0, v0x134649800_0;  alias, 1 drivers
v0x1347d9940_0 .net "shift", 3 0, L_0x13500e840;  alias, 1 drivers
v0x1347d9a10_0 .net "shift_out", 19 0, v0x1347d8620_0;  1 drivers
v0x1347d9ae0_0 .net "start", 0 0, L_0x13500e110;  alias, 1 drivers
v0x1347d9b70_0 .net "start_d", 15 0, v0x1347d7e70_0;  1 drivers
E_0x1346192c0 .event anyedge, v0x1347d7940_0, v0x1347d7e70_0;
E_0x134625260 .event anyedge, v0x1347d91d0_0;
E_0x1346137d0 .event anyedge, v0x1347d8d20_0, v0x1347d91d0_0;
L_0x13500edb0 .part v0x134758da0_0, 0, 8;
L_0x13500eed0 .part v0x134733020_0, 0, 8;
L_0x13500eff0 .part v0x134758da0_0, 8, 8;
L_0x13500f090 .part v0x134733020_0, 8, 8;
L_0x13500f130 .part v0x134758da0_0, 16, 8;
L_0x13500f1d0 .part v0x134733020_0, 16, 8;
L_0x13500f270 .part v0x1347d7270_0, 3, 1;
L_0x13500f380 .part v0x1347d7e70_0, 2, 1;
S_0x134613830 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x134624fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1346139a0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x1346074f0_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x134607590_0 .net "data_in", 19 0, v0x1347d8620_0;  alias, 1 drivers
v0x134651780_0 .var "data_out", 19 0;
v0x134651810_0 .var "data_r", 19 0;
v0x1346518a0_0 .net "en_maxpool", 0 0, L_0x13500eae0;  alias, 1 drivers
v0x134651930_0 .var "max_pool_out", 19 0;
v0x1346519c0_0 .var "max_pool_valid", 0 0;
v0x1346495d0_0 .net "reset", 0 0, L_0x13500f310;  1 drivers
v0x134649660_0 .var "toggle", 0 0;
v0x134649770_0 .net "valid_in", 0 0, L_0x13500f420;  1 drivers
v0x134649800_0 .var "valid_out", 0 0;
E_0x134607450 .event anyedge, v0x134649660_0, v0x134649770_0;
E_0x1346074a0 .event anyedge, v0x134651810_0, v0x134607590_0;
S_0x13463bf00 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x134624fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13463c070 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13463c0b0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1347d6020_0 .net "a", 7 0, L_0x13500edb0;  1 drivers
v0x1347d60c0_0 .net "b", 7 0, L_0x13500eed0;  1 drivers
v0x1347d6160_0 .var "out", 15 0;
E_0x1347d5fe0 .event anyedge, v0x1347d6020_0, v0x1347d60c0_0;
S_0x1347d6200 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x134624fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1347d63c0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1347d6400 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1347d6640_0 .net "a", 7 0, L_0x13500eff0;  1 drivers
v0x1347d6700_0 .net "b", 7 0, L_0x13500f090;  1 drivers
v0x1347d67a0_0 .var "out", 15 0;
E_0x1347d65f0 .event anyedge, v0x1347d6640_0, v0x1347d6700_0;
S_0x1347d6840 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x134624fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1347d6a00 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1347d6a40 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1347d6c70_0 .net "a", 7 0, L_0x13500f130;  1 drivers
v0x1347d6d30_0 .net "b", 7 0, L_0x13500f1d0;  1 drivers
v0x1347d6dd0_0 .var "out", 15 0;
E_0x1347d6c10 .event anyedge, v0x1347d6c70_0, v0x1347d6d30_0;
S_0x1347d6e70 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x134624fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1347d7070 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1347d71d0_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x1347d7270_0 .var "par_out", 7 0;
v0x1347d7310_0 .net "reset", 0 0, L_0x13500f490;  alias, 1 drivers
v0x1347d73a0_0 .net "ser_in", 0 0, v0x134764b70_0;  alias, 1 drivers
S_0x1347d7460 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x134624fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1347d7620 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1347d77a0_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x1347d7940_0 .var "par_out", 2 0;
v0x1347d79d0_0 .net "reset", 0 0, L_0x13500f490;  alias, 1 drivers
v0x1347d7a60_0 .net "ser_in", 0 0, v0x134763ec0_0;  alias, 1 drivers
S_0x1347d7af0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x134624fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1347d7c60 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x1347d7de0_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x1347d7e70_0 .var "par_out", 15 0;
v0x1347d7f10_0 .net "reset", 0 0, L_0x13500f490;  alias, 1 drivers
v0x1347d8020_0 .net "ser_in", 0 0, L_0x13500e110;  alias, 1 drivers
S_0x1347d80b0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x134624fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x1347d8270 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1347d82b0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x1347d82f0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x1347d8560_0 .net "in", 19 0, v0x1347d9090_0;  1 drivers
v0x1347d8620_0 .var "out", 19 0;
v0x1347d86c0_0 .net "shift", 3 0, L_0x13500e840;  alias, 1 drivers
E_0x1347d8500 .event anyedge, v0x134782a60_0, v0x1347d8560_0;
S_0x1347daf50 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x13473d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1347b3770 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1347b37b0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x1347db340_0 .net "adr_r", 5 0, L_0x13500fd60;  1 drivers
v0x1347db3f0_0 .net "adr_w", 5 0, v0x134757590_0;  alias, 1 drivers
v0x1347db490_0 .net "clk", 0 0, L_0x13500bab0;  alias, 1 drivers
v0x1347db520_0 .net "dat_i", 19 0, v0x134651780_0;  alias, 1 drivers
v0x1347db5b0_0 .var "dat_o", 19 0;
v0x1347db660_0 .var "dat_o2", 19 0;
v0x1347db710 .array "r", 63 0, 19 0;
v0x1347db7b0_0 .net "we", 0 0, L_0x13500dcd0;  1 drivers
S_0x1347de990 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 119, 4 6 0, S_0x1347628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1347deb00 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1347deb40 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x1347deb80 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1347debc0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1347dec00 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110010>;
P_0x1347dec40 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1347dec80 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1347decc0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x13500f600 .functor BUFZ 1, v0x135007e40_0, C4<0>, C4<0>, C4<0>;
L_0x1347efb00 .functor BUFZ 1, v0x135007ed0_0, C4<0>, C4<0>, C4<0>;
L_0x1350102e0 .functor AND 1, L_0x135010200, v0x1350080a0_0, C4<1>, C4<1>;
L_0x135005d40 .functor AND 1, L_0x1350102e0, v0x1350082e0_0, C4<1>, C4<1>;
L_0x135010610 .functor BUFZ 32, v0x1347eee50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135010a30 .functor AND 1, L_0x1350108f0, L_0x135005d40, C4<1>, C4<1>;
L_0x135010b60 .functor AND 1, L_0x135010a30, v0x135008370_0, C4<1>, C4<1>;
L_0x135010f80 .functor AND 1, L_0x135010e10, L_0x135005d40, C4<1>, C4<1>;
L_0x135011040 .functor AND 1, L_0x135010f80, v0x135008370_0, C4<1>, C4<1>;
L_0x135011430 .functor AND 1, L_0x135011310, L_0x135005d40, C4<1>, C4<1>;
L_0x1350115c0 .functor AND 1, L_0x135011430, v0x135008370_0, C4<1>, C4<1>;
L_0x135011830 .functor AND 1, L_0x135011940, L_0x135005d40, C4<1>, C4<1>;
L_0x135011b90 .functor AND 1, L_0x135011830, v0x135008370_0, C4<1>, C4<1>;
L_0x135013200 .functor OR 1, L_0x1347efb00, L_0x135011f20, C4<0>, C4<0>;
L_0x135011b20 .functor NOT 1, v0x1347e4c20_0, C4<0>, C4<0>, C4<0>;
L_0x135013490 .functor AND 1, v0x1347e6fd0_0, L_0x135011b20, C4<1>, C4<1>;
L_0x1380885f8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x1347ecdf0_0 .net/2u *"_ivl_10", 32 0, L_0x1380885f8;  1 drivers
v0x1347ece90_0 .net *"_ivl_12", 0 0, L_0x135010200;  1 drivers
v0x1347ecf30_0 .net *"_ivl_14", 0 0, L_0x1350102e0;  1 drivers
v0x1347ecfc0_0 .net *"_ivl_23", 1 0, L_0x135010730;  1 drivers
v0x1347ed060_0 .net *"_ivl_24", 31 0, L_0x1350107d0;  1 drivers
L_0x138088640 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347ed150_0 .net *"_ivl_27", 29 0, L_0x138088640;  1 drivers
L_0x138088688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347ed200_0 .net/2u *"_ivl_28", 31 0, L_0x138088688;  1 drivers
v0x1347ed2b0_0 .net *"_ivl_30", 0 0, L_0x1350108f0;  1 drivers
v0x1347ed350_0 .net *"_ivl_32", 0 0, L_0x135010a30;  1 drivers
v0x1347ed460_0 .net *"_ivl_37", 1 0, L_0x135010c10;  1 drivers
v0x1347ed510_0 .net *"_ivl_38", 31 0, L_0x135010cf0;  1 drivers
L_0x1380886d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347ed5c0_0 .net *"_ivl_41", 29 0, L_0x1380886d0;  1 drivers
L_0x138088718 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1347ed670_0 .net/2u *"_ivl_42", 31 0, L_0x138088718;  1 drivers
v0x1347ed720_0 .net *"_ivl_44", 0 0, L_0x135010e10;  1 drivers
v0x1347ed7c0_0 .net *"_ivl_46", 0 0, L_0x135010f80;  1 drivers
v0x1347ed870_0 .net *"_ivl_5", 7 0, L_0x1350100c0;  1 drivers
v0x1347ed920_0 .net *"_ivl_51", 1 0, L_0x1350110f0;  1 drivers
v0x1347edab0_0 .net *"_ivl_52", 31 0, L_0x135011190;  1 drivers
L_0x138088760 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347edb40_0 .net *"_ivl_55", 29 0, L_0x138088760;  1 drivers
L_0x1380887a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1347edbf0_0 .net/2u *"_ivl_56", 31 0, L_0x1380887a8;  1 drivers
v0x1347edca0_0 .net *"_ivl_58", 0 0, L_0x135011310;  1 drivers
v0x1347edd40_0 .net *"_ivl_6", 32 0, L_0x135010160;  1 drivers
v0x1347eddf0_0 .net *"_ivl_60", 0 0, L_0x135011430;  1 drivers
v0x1347edea0_0 .net *"_ivl_65", 1 0, L_0x135009e40;  1 drivers
v0x1347edf50_0 .net *"_ivl_66", 31 0, L_0x1350118a0;  1 drivers
L_0x1380887f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347ee000_0 .net *"_ivl_69", 29 0, L_0x1380887f0;  1 drivers
L_0x138088838 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1347ee0b0_0 .net/2u *"_ivl_70", 31 0, L_0x138088838;  1 drivers
v0x1347ee160_0 .net *"_ivl_72", 0 0, L_0x135011940;  1 drivers
v0x1347ee200_0 .net *"_ivl_74", 0 0, L_0x135011830;  1 drivers
L_0x1380885b0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347ee2b0_0 .net *"_ivl_9", 24 0, L_0x1380885b0;  1 drivers
v0x1347ee360_0 .net *"_ivl_94", 0 0, L_0x135011b20;  1 drivers
v0x1347ee410_0 .net "accum_ovrflow", 0 0, v0x1347e9db0_0;  1 drivers
v0x1347ee4a0_0 .net "clk", 0 0, L_0x13500f600;  1 drivers
v0x1347ed9b0_0 .net "cols", 7 0, L_0x135012160;  1 drivers
v0x1347ee730_0 .net "data_out_regs", 31 0, v0x1347e0030_0;  1 drivers
v0x1347ee7c0_0 .net "data_out_result", 19 0, v0x1347ecb50_0;  1 drivers
v0x1347ee850_0 .net "done", 0 0, v0x1347e4c20_0;  1 drivers
v0x1347ee8e0_0 .net "en_max_pool", 0 0, L_0x135012850;  1 drivers
v0x1347ee970_0 .net "img_addr", 5 0, v0x1347e5130_0;  1 drivers
v0x1347eea00_0 .net "img_data", 23 0, v0x1347e1e40_0;  1 drivers
v0x1347eeaa0_0 .net "kern_addr", 5 0, v0x1347e5310_0;  1 drivers
v0x1347eeb40_0 .net "kern_addr_mode", 0 0, L_0x1350126d0;  1 drivers
v0x1347eebd0_0 .net "kern_cols", 2 0, L_0x135012040;  1 drivers
v0x1347eec70_0 .net "kern_data", 23 0, v0x1347e2830_0;  1 drivers
v0x1347eed10_0 .net "kerns", 2 0, L_0x135012300;  1 drivers
v0x1347eedb0_0 .net "mask", 2 0, L_0x1350128f0;  1 drivers
v0x1347eee50_0 .var "rdata", 31 0;
v0x1347eef00_0 .var "ready", 0 0;
v0x1347eefa0_0 .net "reset", 0 0, L_0x1347efb00;  1 drivers
v0x1347ef030_0 .net "result_addr", 5 0, v0x1347e56d0_0;  1 drivers
v0x1347ef0d0_0 .net "result_cols", 7 0, L_0x1350124c0;  1 drivers
v0x1347ef170_0 .net "result_data", 19 0, v0x1347e6a60_0;  1 drivers
v0x1347ef280_0 .net "result_valid", 0 0, v0x1347e6fd0_0;  1 drivers
v0x1347ef390_0 .net "shift", 3 0, L_0x1350125b0;  1 drivers
v0x1347ef4a0_0 .net "soft_reset", 0 0, L_0x135011f20;  1 drivers
v0x1347ef530_0 .net "start", 0 0, L_0x135011e80;  1 drivers
v0x1347ef5c0_0 .net "stride", 7 0, L_0x135012420;  1 drivers
v0x1347ef650_0 .net "valid", 0 0, L_0x135005d40;  1 drivers
v0x1347ef6e0_0 .net "wb_clk_i", 0 0, v0x135007e40_0;  alias, 1 drivers
v0x1347ef770_0 .net "wb_rst_i", 0 0, v0x135007ed0_0;  alias, 1 drivers
v0x1347ef840_0 .net "wbs_ack_o", 0 0, v0x1347eef00_0;  alias, 1 drivers
v0x1347ef8d0_0 .net "wbs_adr_i", 31 0, v0x135008010_0;  alias, 1 drivers
v0x1347ef9a0_0 .net "wbs_cyc_i", 0 0, v0x1350080a0_0;  alias, 1 drivers
v0x1347efa70_0 .net "wbs_dat_i", 31 0, v0x135008130_0;  alias, 1 drivers
v0x1347efc00_0 .net "wbs_dat_o", 31 0, L_0x135010610;  alias, 1 drivers
v0x1347ee530_0 .net "wbs_sel_i", 3 0, v0x135008250_0;  alias, 1 drivers
v0x1347ee5c0_0 .net "wbs_stb_i", 0 0, v0x1350082e0_0;  alias, 1 drivers
v0x1347ee650_0 .net "wbs_we_i", 0 0, v0x135008370_0;  alias, 1 drivers
v0x1347efc90_0 .net "we_img_ram", 0 0, L_0x135011040;  1 drivers
v0x1347efd20_0 .net "we_kern_ram", 0 0, L_0x1350115c0;  1 drivers
v0x1347efdb0_0 .net "we_regs", 0 0, L_0x135010b60;  1 drivers
v0x1347efe40_0 .net "we_res_ram", 0 0, L_0x135011b90;  1 drivers
L_0x1350100c0 .part v0x135008010_0, 24, 8;
L_0x135010160 .concat [ 8 25 0 0], L_0x1350100c0, L_0x1380885b0;
L_0x135010200 .cmp/eq 33, L_0x135010160, L_0x1380885f8;
L_0x135010730 .part v0x135008010_0, 8, 2;
L_0x1350107d0 .concat [ 2 30 0 0], L_0x135010730, L_0x138088640;
L_0x1350108f0 .cmp/eq 32, L_0x1350107d0, L_0x138088688;
L_0x135010c10 .part v0x135008010_0, 8, 2;
L_0x135010cf0 .concat [ 2 30 0 0], L_0x135010c10, L_0x1380886d0;
L_0x135010e10 .cmp/eq 32, L_0x135010cf0, L_0x138088718;
L_0x1350110f0 .part v0x135008010_0, 8, 2;
L_0x135011190 .concat [ 2 30 0 0], L_0x1350110f0, L_0x138088760;
L_0x135011310 .cmp/eq 32, L_0x135011190, L_0x1380887a8;
L_0x135009e40 .part v0x135008010_0, 8, 2;
L_0x1350118a0 .concat [ 2 30 0 0], L_0x135009e40, L_0x1380887f0;
L_0x135011940 .cmp/eq 32, L_0x1350118a0, L_0x138088838;
L_0x135012a80 .part v0x135008010_0, 2, 2;
L_0x1350133f0 .part L_0x135012420, 0, 6;
L_0x135013520 .part L_0x1350124c0, 0, 6;
L_0x1350135c0 .part v0x135008130_0, 0, 24;
L_0x135013700 .part v0x135008010_0, 2, 6;
L_0x1350137a0 .part v0x135008130_0, 0, 24;
L_0x135013660 .part v0x135008010_0, 2, 6;
L_0x135013980 .part v0x135008010_0, 2, 6;
S_0x1347df1e0 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x1347de990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x1347df3a0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1347e0650_0 .net *"_ivl_6", 29 0, L_0x135011c00;  1 drivers
v0x1347e0710_0 .net "accum_ovrflow", 0 0, v0x1347e9db0_0;  alias, 1 drivers
v0x1347e07b0_0 .net "addr", 1 0, L_0x135012a80;  1 drivers
v0x1347e0840_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347e08d0_0 .net "cols", 7 0, L_0x135012160;  alias, 1 drivers
v0x1347e09a0_0 .net "data_in", 31 0, v0x135008130_0;  alias, 1 drivers
v0x1347e0a30_0 .net "data_out", 31 0, v0x1347e0030_0;  alias, 1 drivers
v0x1347e0ad0_0 .net "done", 0 0, v0x1347e4c20_0;  alias, 1 drivers
v0x1347e0b60_0 .net "en_max_pool", 0 0, L_0x135012850;  alias, 1 drivers
v0x1347e0c80_0 .net "kern_addr_mode", 0 0, L_0x1350126d0;  alias, 1 drivers
v0x1347e0d20_0 .net "kern_cols", 2 0, L_0x135012040;  alias, 1 drivers
v0x1347e0dd0_0 .net "kerns", 2 0, L_0x135012300;  alias, 1 drivers
v0x1347e0e80_0 .net "mask", 2 0, L_0x1350128f0;  alias, 1 drivers
v0x1347e0f30 .array "regs", 4 0;
v0x1347e0f30_0 .net v0x1347e0f30 0, 31 0, v0x1347dfd00_0; 1 drivers
v0x1347e0f30_1 .net v0x1347e0f30 1, 31 0, v0x1347dfd90_0; 1 drivers
v0x1347e0f30_2 .net v0x1347e0f30 2, 31 0, v0x1347dfe20_0; 1 drivers
v0x1347e0f30_3 .net v0x1347e0f30 3, 31 0, v0x1347dfef0_0; 1 drivers
o0x1380573f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1347e0f30_4 .net v0x1347e0f30 4, 31 0, o0x1380573f0; 0 drivers
v0x1347e10a0_0 .net "reset", 0 0, L_0x1347efb00;  alias, 1 drivers
v0x1347e1130_0 .net "result_cols", 7 0, L_0x1350124c0;  alias, 1 drivers
v0x1347e11c0_0 .net "shift", 3 0, L_0x1350125b0;  alias, 1 drivers
v0x1347e1350_0 .net "soft_reset", 0 0, L_0x135011f20;  alias, 1 drivers
v0x1347e13e0_0 .net "start", 0 0, L_0x135011e80;  alias, 1 drivers
v0x1347e1480_0 .net "stride", 7 0, L_0x135012420;  alias, 1 drivers
v0x1347e1530_0 .net "wr_en", 0 0, L_0x135010b60;  alias, 1 drivers
L_0x135011c00 .part v0x1347dfd00_0, 2, 30;
L_0x135011ce0 .concat [ 1 1 30 0], v0x1347e4c20_0, v0x1347e9db0_0, L_0x135011c00;
L_0x135011e80 .part v0x1347dfd00_0, 2, 1;
L_0x135011f20 .part v0x1347dfd00_0, 3, 1;
L_0x135012040 .part v0x1347dfd90_0, 0, 3;
L_0x135012160 .part v0x1347dfd90_0, 8, 8;
L_0x135012300 .part v0x1347dfd90_0, 16, 3;
L_0x135012420 .part v0x1347dfd90_0, 24, 8;
L_0x1350124c0 .part v0x1347dfe20_0, 0, 8;
L_0x1350125b0 .part v0x1347dfe20_0, 8, 4;
L_0x1350126d0 .part v0x1347dfe20_0, 16, 1;
L_0x135012850 .part v0x1347dfe20_0, 17, 1;
L_0x1350128f0 .part v0x1347dfe20_0, 18, 3;
S_0x1347df6b0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x1347df1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1347df870 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x1347dfba0_0 .net "addr", 1 0, L_0x135012a80;  alias, 1 drivers
v0x1347dfc60_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347dfd00_0 .var "ctrl0", 31 0;
v0x1347dfd90_0 .var "ctrl1", 31 0;
v0x1347dfe20_0 .var "ctrl2", 31 0;
v0x1347dfef0_0 .var "ctrl3", 31 0;
v0x1347dff90_0 .net "data_in", 31 0, v0x135008130_0;  alias, 1 drivers
v0x1347e0030_0 .var "data_out", 31 0;
v0x1347e00e0_0 .net "reset", 0 0, L_0x1347efb00;  alias, 1 drivers
v0x1347e01f0_0 .net "status0", 31 0, L_0x135011ce0;  1 drivers
v0x1347e0290_0 .net "status1", 31 0, v0x1347dfd90_0;  alias, 1 drivers
v0x1347e0350_0 .net "status2", 31 0, v0x1347dfe20_0;  alias, 1 drivers
v0x1347e03e0_0 .net "status3", 31 0, v0x1347dfef0_0;  alias, 1 drivers
v0x1347e0470_0 .net "wr_en", 0 0, L_0x135010b60;  alias, 1 drivers
E_0x1347dfad0/0 .event anyedge, v0x1347dfba0_0, v0x1347e01f0_0, v0x1347dfd90_0, v0x1347dfe20_0;
E_0x1347dfad0/1 .event anyedge, v0x1347dfef0_0;
E_0x1347dfad0 .event/or E_0x1347dfad0/0, E_0x1347dfad0/1;
E_0x1347dfb50 .event posedge, v0x1347dfc60_0;
S_0x1347e1720 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x1347de990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1347df440 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1347df480 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1347e1b00_0 .net "adr_r", 5 0, v0x1347e5130_0;  alias, 1 drivers
v0x1347e1bb0_0 .net "adr_w", 5 0, L_0x135013700;  1 drivers
v0x1347e1c50_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347e1ce0_0 .net "dat_i", 23 0, L_0x1350135c0;  1 drivers
v0x1347e1d70_0 .var "dat_o", 23 0;
v0x1347e1e40_0 .var "dat_o2", 23 0;
v0x1347e1ef0 .array "r", 63 0, 23 0;
v0x1347e1f90_0 .net "we", 0 0, L_0x135011040;  alias, 1 drivers
S_0x1347e20e0 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x1347de990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1347e22a0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1347e22e0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1347e2510_0 .net "adr_r", 5 0, v0x1347e5310_0;  alias, 1 drivers
v0x1347e25c0_0 .net "adr_w", 5 0, L_0x135013660;  1 drivers
v0x1347e2660_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347e26f0_0 .net "dat_i", 23 0, L_0x1350137a0;  1 drivers
v0x1347e2780_0 .var "dat_o", 23 0;
v0x1347e2830_0 .var "dat_o2", 23 0;
v0x1347e28e0 .array "r", 63 0, 23 0;
v0x1347e2980_0 .net "we", 0 0, L_0x1350115c0;  alias, 1 drivers
S_0x1347e2ad0 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x1347de990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1347e2c90 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x1347e2cd0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x1347e2d10 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x1347e2d50 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1347e2d90 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x1347e2dd0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x1347e2e10 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x1347e2e50 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x1347e2e90 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1347eb200_0 .net "accum_ovrflow", 0 0, v0x1347e9db0_0;  alias, 1 drivers
v0x1347eb2e0_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347eb370_0 .net "clr_col_cnt", 0 0, v0x1347e45b0_0;  1 drivers
v0x1347eb400_0 .net "clr_k_col_cnt", 0 0, v0x1347e4780_0;  1 drivers
v0x1347eb490_0 .net "cols", 7 0, L_0x135012160;  alias, 1 drivers
v0x1347eb560_0 .net "done", 0 0, v0x1347e4c20_0;  alias, 1 drivers
v0x1347eb630_0 .net "en_max_pool", 0 0, L_0x135012850;  alias, 1 drivers
v0x1347eb6c0_0 .net "img_addr", 5 0, v0x1347e5130_0;  alias, 1 drivers
v0x1347eb790_0 .net "img_data", 23 0, v0x1347e1e40_0;  alias, 1 drivers
v0x1347eb8a0_0 .net "kern_addr", 5 0, v0x1347e5310_0;  alias, 1 drivers
v0x1347eb970_0 .net "kern_addr_mode", 0 0, L_0x1350126d0;  alias, 1 drivers
v0x1347eba40_0 .net "kern_cols", 2 0, L_0x135012040;  alias, 1 drivers
v0x1347ebb10_0 .net "kern_data", 23 0, v0x1347e2830_0;  alias, 1 drivers
v0x1347ebbe0_0 .net "kerns", 2 0, L_0x135012300;  alias, 1 drivers
v0x1347ebcb0_0 .net "mask", 2 0, L_0x1350128f0;  alias, 1 drivers
v0x1347ebd40_0 .net "reset", 0 0, L_0x135013200;  1 drivers
v0x1347ebdd0_0 .net "result_addr", 5 0, v0x1347e56d0_0;  alias, 1 drivers
v0x1347ebf60_0 .net "result_cols", 5 0, L_0x135013520;  1 drivers
v0x1347ebff0_0 .net "result_data", 19 0, v0x1347e6a60_0;  alias, 1 drivers
v0x1347ec080_0 .net "result_valid", 0 0, v0x1347e6fd0_0;  alias, 1 drivers
v0x1347ec110_0 .net "shift", 3 0, L_0x1350125b0;  alias, 1 drivers
v0x1347ec1a0_0 .net "start", 0 0, L_0x135011e80;  alias, 1 drivers
v0x1347ec2b0_0 .net "stride", 5 0, L_0x1350133f0;  1 drivers
S_0x1347e3500 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x1347e2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1347e36d0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x1347e3710 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x1347e3750 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x1347e3790 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x1347e37d0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x1347e4510_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347e45b0_0 .var "clr_col_cnt", 0 0;
v0x1347e4650_0 .var "clr_img_addr", 0 0;
v0x1347e46e0_0 .var "clr_img_st", 0 0;
v0x1347e4780_0 .var "clr_k_col_cnt", 0 0;
v0x1347e4860_0 .var "clr_kerns_cnt", 0 0;
v0x1347e48f0_0 .net "clr_kerns_cnt_d", 7 0, v0x1347e42f0_0;  1 drivers
v0x1347e49a0_0 .var "clr_result_addr", 0 0;
v0x1347e4a30_0 .var "col_cnt", 7 0;
v0x1347e4b60_0 .net "cols", 7 0, L_0x135012160;  alias, 1 drivers
v0x1347e4c20_0 .var "done", 0 0;
v0x1347e4cb0_0 .var "en_col_cnt", 0 0;
v0x1347e4d40_0 .var "en_img_addr", 0 0;
v0x1347e4dd0_0 .var "en_img_st", 0 0;
v0x1347e4e60_0 .var "en_k_col_cnt", 0 0;
v0x1347e4ef0_0 .var "en_kerns_cnt", 0 0;
v0x1347e4f90_0 .net "en_result_addr", 0 0, v0x1347e6fd0_0;  alias, 1 drivers
v0x1347e5130_0 .var "img_addr", 5 0;
v0x1347e51f0_0 .var "img_st", 5 0;
v0x1347e5280_0 .var "k_col_cnt", 2 0;
v0x1347e5310_0 .var "kern_addr", 5 0;
v0x1347e53a0_0 .net "kern_addr_mode", 0 0, L_0x1350126d0;  alias, 1 drivers
v0x1347e5430_0 .net "kern_cols", 2 0, L_0x135012040;  alias, 1 drivers
v0x1347e54e0_0 .net "kerns", 2 0, L_0x135012300;  alias, 1 drivers
v0x1347e5590_0 .var "kerns_cnt", 2 0;
v0x1347e5620_0 .net "reset", 0 0, L_0x135013200;  alias, 1 drivers
v0x1347e56d0_0 .var "result_addr", 5 0;
v0x1347e5770_0 .net "result_cols", 5 0, L_0x135013520;  alias, 1 drivers
v0x1347e5820_0 .net "start", 0 0, L_0x135011e80;  alias, 1 drivers
v0x1347e58d0_0 .var "start_d", 0 0;
v0x1347e5960_0 .var "start_pedge", 0 0;
v0x1347e5a00_0 .net "stride", 5 0, L_0x1350133f0;  alias, 1 drivers
E_0x1347e3b70 .event anyedge, v0x1347e56d0_0, v0x1347e5770_0, v0x1347e4f90_0;
E_0x1347e3be0 .event anyedge, v0x1347e13e0_0, v0x1347e58d0_0;
E_0x1347e3c30 .event anyedge, v0x1347e0c80_0, v0x1347e5590_0, v0x1347e5280_0;
E_0x1347e3cb0 .event anyedge, v0x1347e13e0_0;
E_0x1347e3cf0 .event anyedge, v0x1347e4780_0;
E_0x1347e3d70 .event anyedge, v0x1347e45b0_0;
E_0x1347e3dc0 .event anyedge, v0x1347e5590_0, v0x1347e0dd0_0, v0x1347e4ef0_0;
E_0x1347e3e40 .event anyedge, v0x1347e4a30_0, v0x1347e08d0_0, v0x1347e4cb0_0;
E_0x1347e3ea0 .event anyedge, v0x1347e5280_0, v0x1347e0d20_0, v0x1347e13e0_0;
S_0x1347e3f30 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x1347e3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1347e3e00 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1347e4250_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347e42f0_0 .var "par_out", 7 0;
v0x1347e4390_0 .net "reset", 0 0, L_0x135013200;  alias, 1 drivers
v0x1347e4420_0 .net "ser_in", 0 0, v0x1347e4860_0;  1 drivers
S_0x1347e5c30 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1347e2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x1347e5e00 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x1347e5e40 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x1347e5e80 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x1347e5ec0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x1347e5f00 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x1347e5f40 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x1347e5f80 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x135013080 .functor OR 1, L_0x135013200, L_0x135012fe0, C4<0>, C4<0>;
L_0x135013190 .functor AND 1, v0x1347ea210_0, L_0x1350130f0, C4<1>, C4<1>;
v0x1347e9c50_0 .net *"_ivl_13", 0 0, L_0x135012fe0;  1 drivers
v0x1347e9d10_0 .net *"_ivl_17", 0 0, L_0x1350130f0;  1 drivers
v0x1347e9db0_0 .var "accum_ovrflow", 0 0;
v0x1347e9e80_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347e9f10_0 .net "clr_col_cnt", 0 0, v0x1347e45b0_0;  alias, 1 drivers
v0x1347ea020_0 .net "clr_col_cnt_d", 7 0, v0x1347e8760_0;  1 drivers
v0x1347ea0b0_0 .net "clr_k_col_cnt", 0 0, v0x1347e4780_0;  alias, 1 drivers
v0x1347ea180_0 .net "clr_k_col_cnt_d", 2 0, v0x1347e8e30_0;  1 drivers
v0x1347ea210_0 .var "clr_mult_accum", 0 0;
v0x1347ea320_0 .net "en_max_pool", 0 0, L_0x135012850;  alias, 1 drivers
v0x1347ea3b0_0 .net "img_data", 23 0, v0x1347e1e40_0;  alias, 1 drivers
v0x1347ea440_0 .net "kern_data", 23 0, v0x1347e2830_0;  alias, 1 drivers
v0x1347ea4d0_0 .net "mask", 2 0, L_0x1350128f0;  alias, 1 drivers
v0x1347ea580_0 .var "mult_accum", 19 0;
v0x1347ea630_0 .var "mult_accum_mux", 20 0;
v0x1347ea6c0_0 .var "mult_accum_r", 20 0;
v0x1347ea770_0 .net "mult_out0", 15 0, v0x1347e7650_0;  1 drivers
v0x1347ea930_0 .var "mult_out0_r", 15 0;
v0x1347ea9c0_0 .net "mult_out1", 15 0, v0x1347e7c90_0;  1 drivers
v0x1347eaa50_0 .var "mult_out1_r", 15 0;
v0x1347eaae0_0 .net "mult_out2", 15 0, v0x1347e82c0_0;  1 drivers
v0x1347eab70_0 .var "mult_out2_r", 15 0;
v0x1347eac10_0 .net "reset", 0 0, L_0x135013200;  alias, 1 drivers
v0x1347eaca0_0 .net "result_data", 19 0, v0x1347e6a60_0;  alias, 1 drivers
v0x1347ead60_0 .net "result_valid", 0 0, v0x1347e6fd0_0;  alias, 1 drivers
v0x1347eae30_0 .net "shift", 3 0, L_0x1350125b0;  alias, 1 drivers
v0x1347eaf00_0 .net "shift_out", 19 0, v0x1347e9b10_0;  1 drivers
v0x1347eafd0_0 .net "start", 0 0, L_0x135011e80;  alias, 1 drivers
v0x1347eb060_0 .net "start_d", 15 0, v0x1347e9360_0;  1 drivers
E_0x1347e6410 .event anyedge, v0x1347e8e30_0, v0x1347e9360_0;
E_0x1347e6460 .event anyedge, v0x1347ea6c0_0;
E_0x1347e64b0 .event anyedge, v0x1347ea210_0, v0x1347ea6c0_0;
L_0x135012b20 .part v0x1347e1e40_0, 0, 8;
L_0x135012c40 .part v0x1347e2830_0, 0, 8;
L_0x135012d60 .part v0x1347e1e40_0, 8, 8;
L_0x135012e00 .part v0x1347e2830_0, 8, 8;
L_0x135012ea0 .part v0x1347e1e40_0, 16, 8;
L_0x135012f40 .part v0x1347e2830_0, 16, 8;
L_0x135012fe0 .part v0x1347e8760_0, 3, 1;
L_0x1350130f0 .part v0x1347e9360_0, 2, 1;
S_0x1347e6510 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x1347e5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1347e6680 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x1347e6920_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347e69c0_0 .net "data_in", 19 0, v0x1347e9b10_0;  alias, 1 drivers
v0x1347e6a60_0 .var "data_out", 19 0;
v0x1347e6af0_0 .var "data_r", 19 0;
v0x1347e6b80_0 .net "en_maxpool", 0 0, L_0x135012850;  alias, 1 drivers
v0x1347e6c50_0 .var "max_pool_out", 19 0;
v0x1347e6ce0_0 .var "max_pool_valid", 0 0;
v0x1347e6d70_0 .net "reset", 0 0, L_0x135013080;  1 drivers
v0x1347e6e10_0 .var "toggle", 0 0;
v0x1347e6f30_0 .net "valid_in", 0 0, L_0x135013190;  1 drivers
v0x1347e6fd0_0 .var "valid_out", 0 0;
E_0x1347e6870 .event anyedge, v0x1347e6e10_0, v0x1347e6f30_0;
E_0x1347e68d0 .event anyedge, v0x1347e6af0_0, v0x1347e69c0_0;
S_0x1347e70e0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1347e5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1347e72b0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1347e72f0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1347e74f0_0 .net "a", 7 0, L_0x135012b20;  1 drivers
v0x1347e75b0_0 .net "b", 7 0, L_0x135012c40;  1 drivers
v0x1347e7650_0 .var "out", 15 0;
E_0x1347e74a0 .event anyedge, v0x1347e74f0_0, v0x1347e75b0_0;
S_0x1347e76f0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1347e5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1347e78b0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1347e78f0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1347e7b30_0 .net "a", 7 0, L_0x135012d60;  1 drivers
v0x1347e7bf0_0 .net "b", 7 0, L_0x135012e00;  1 drivers
v0x1347e7c90_0 .var "out", 15 0;
E_0x1347e7ae0 .event anyedge, v0x1347e7b30_0, v0x1347e7bf0_0;
S_0x1347e7d30 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1347e5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1347e7ef0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1347e7f30 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1347e8160_0 .net "a", 7 0, L_0x135012ea0;  1 drivers
v0x1347e8220_0 .net "b", 7 0, L_0x135012f40;  1 drivers
v0x1347e82c0_0 .var "out", 15 0;
E_0x1347e8100 .event anyedge, v0x1347e8160_0, v0x1347e8220_0;
S_0x1347e8360 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x1347e5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1347e8560 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1347e86c0_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347e8760_0 .var "par_out", 7 0;
v0x1347e8800_0 .net "reset", 0 0, L_0x135013200;  alias, 1 drivers
v0x1347e8890_0 .net "ser_in", 0 0, v0x1347e45b0_0;  alias, 1 drivers
S_0x1347e8950 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x1347e5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1347e8b10 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1347e8c90_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347e8e30_0 .var "par_out", 2 0;
v0x1347e8ec0_0 .net "reset", 0 0, L_0x135013200;  alias, 1 drivers
v0x1347e8f50_0 .net "ser_in", 0 0, v0x1347e4780_0;  alias, 1 drivers
S_0x1347e8fe0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x1347e5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1347e9150 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x1347e92d0_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347e9360_0 .var "par_out", 15 0;
v0x1347e9400_0 .net "reset", 0 0, L_0x135013200;  alias, 1 drivers
v0x1347e9510_0 .net "ser_in", 0 0, L_0x135011e80;  alias, 1 drivers
S_0x1347e95a0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x1347e5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x1347e9760 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1347e97a0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x1347e97e0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x1347e9a50_0 .net "in", 19 0, v0x1347ea580_0;  1 drivers
v0x1347e9b10_0 .var "out", 19 0;
v0x1347e9bb0_0 .net "shift", 3 0, L_0x1350125b0;  alias, 1 drivers
E_0x1347e99f0 .event anyedge, v0x1347e11c0_0, v0x1347e9a50_0;
S_0x1347ec440 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x1347de990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1347e3250 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1347e3290 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x1347ec830_0 .net "adr_r", 5 0, L_0x135013980;  1 drivers
v0x1347ec8e0_0 .net "adr_w", 5 0, v0x1347e56d0_0;  alias, 1 drivers
v0x1347ec980_0 .net "clk", 0 0, L_0x13500f600;  alias, 1 drivers
v0x1347eca10_0 .net "dat_i", 19 0, v0x1347e6a60_0;  alias, 1 drivers
v0x1347ecaa0_0 .var "dat_o", 19 0;
v0x1347ecb50_0 .var "dat_o2", 19 0;
v0x1347ecc00 .array "r", 63 0, 19 0;
v0x1347ecca0_0 .net "we", 0 0, L_0x135013490;  1 drivers
S_0x1347eff70 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 145, 4 6 0, S_0x1347628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1347f00e0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1347f0120 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000110>;
P_0x1347f0160 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1347f01a0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1347f01e0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110011>;
P_0x1347f0220 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1347f0260 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1347f02a0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000000110>;
L_0x135013370 .functor BUFZ 1, v0x135007e40_0, C4<0>, C4<0>, C4<0>;
L_0x13500ca50 .functor BUFZ 1, v0x135007ed0_0, C4<0>, C4<0>, C4<0>;
L_0x135013c20 .functor AND 1, L_0x135013ae0, v0x1350080a0_0, C4<1>, C4<1>;
L_0x135013cf0 .functor AND 1, L_0x135013c20, v0x1350082e0_0, C4<1>, C4<1>;
L_0x135013de0 .functor BUFZ 32, v0x1350044a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135014370 .functor AND 1, L_0x13500d640, L_0x135013cf0, C4<1>, C4<1>;
L_0x1350144a0 .functor AND 1, L_0x135014370, v0x135008370_0, C4<1>, C4<1>;
L_0x1350148c0 .functor AND 1, L_0x135014750, L_0x135013cf0, C4<1>, C4<1>;
L_0x135014980 .functor AND 1, L_0x1350148c0, v0x135008370_0, C4<1>, C4<1>;
L_0x135014d70 .functor AND 1, L_0x135014c50, L_0x135013cf0, C4<1>, C4<1>;
L_0x135014f00 .functor AND 1, L_0x135014d70, v0x135008370_0, C4<1>, C4<1>;
L_0x135015010 .functor AND 1, L_0x135015160, L_0x135013cf0, C4<1>, C4<1>;
L_0x1350153b0 .functor AND 1, L_0x135015010, v0x135008370_0, C4<1>, C4<1>;
L_0x135016a40 .functor OR 1, L_0x13500ca50, L_0x135015760, C4<0>, C4<0>;
L_0x135015340 .functor NOT 1, v0x1347f61f0_0, C4<0>, C4<0>, C4<0>;
L_0x135016cd0 .functor AND 1, v0x1347f85a0_0, L_0x135015340, C4<1>, C4<1>;
L_0x1380888c8 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x1347fe3c0_0 .net/2u *"_ivl_10", 32 0, L_0x1380888c8;  1 drivers
v0x1347fe460_0 .net *"_ivl_12", 0 0, L_0x135013ae0;  1 drivers
v0x1347fe500_0 .net *"_ivl_14", 0 0, L_0x135013c20;  1 drivers
v0x1347fe590_0 .net *"_ivl_23", 1 0, L_0x135013f30;  1 drivers
v0x1347fe630_0 .net *"_ivl_24", 31 0, L_0x135013fd0;  1 drivers
L_0x138088910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347fe720_0 .net *"_ivl_27", 29 0, L_0x138088910;  1 drivers
L_0x138088958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347fe7d0_0 .net/2u *"_ivl_28", 31 0, L_0x138088958;  1 drivers
v0x1347fe880_0 .net *"_ivl_30", 0 0, L_0x13500d640;  1 drivers
v0x1347fe920_0 .net *"_ivl_32", 0 0, L_0x135014370;  1 drivers
v0x1347fea30_0 .net *"_ivl_37", 1 0, L_0x135014550;  1 drivers
v0x1347feae0_0 .net *"_ivl_38", 31 0, L_0x135014630;  1 drivers
L_0x1380889a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347feb90_0 .net *"_ivl_41", 29 0, L_0x1380889a0;  1 drivers
L_0x1380889e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1347fec40_0 .net/2u *"_ivl_42", 31 0, L_0x1380889e8;  1 drivers
v0x1347fecf0_0 .net *"_ivl_44", 0 0, L_0x135014750;  1 drivers
v0x1347fed90_0 .net *"_ivl_46", 0 0, L_0x1350148c0;  1 drivers
v0x1347fee40_0 .net *"_ivl_5", 7 0, L_0x13500cac0;  1 drivers
v0x1347feef0_0 .net *"_ivl_51", 1 0, L_0x135014a30;  1 drivers
v0x1347ff080_0 .net *"_ivl_52", 31 0, L_0x135014ad0;  1 drivers
L_0x138088a30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347ff110_0 .net *"_ivl_55", 29 0, L_0x138088a30;  1 drivers
L_0x138088a78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1347ff1c0_0 .net/2u *"_ivl_56", 31 0, L_0x138088a78;  1 drivers
v0x1347ff270_0 .net *"_ivl_58", 0 0, L_0x135014c50;  1 drivers
v0x1347ff310_0 .net *"_ivl_6", 32 0, L_0x135013840;  1 drivers
v0x1347ff3c0_0 .net *"_ivl_60", 0 0, L_0x135014d70;  1 drivers
v0x1347ff470_0 .net *"_ivl_65", 1 0, L_0x135014f70;  1 drivers
v0x1347ff520_0 .net *"_ivl_66", 31 0, L_0x135015080;  1 drivers
L_0x138088ac0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347ff5d0_0 .net *"_ivl_69", 29 0, L_0x138088ac0;  1 drivers
L_0x138088b08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1347ff680_0 .net/2u *"_ivl_70", 31 0, L_0x138088b08;  1 drivers
v0x1347ff730_0 .net *"_ivl_72", 0 0, L_0x135015160;  1 drivers
v0x1347ff7d0_0 .net *"_ivl_74", 0 0, L_0x135015010;  1 drivers
L_0x138088880 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1347ff880_0 .net *"_ivl_9", 24 0, L_0x138088880;  1 drivers
v0x1347ff930_0 .net *"_ivl_94", 0 0, L_0x135015340;  1 drivers
v0x1347ff9e0_0 .net "accum_ovrflow", 0 0, v0x1347fb380_0;  1 drivers
v0x1347ffa70_0 .net "clk", 0 0, L_0x135013370;  1 drivers
v0x1347fef80_0 .net "cols", 7 0, L_0x1350159a0;  1 drivers
v0x1347ffd00_0 .net "data_out_regs", 31 0, v0x1347f1600_0;  1 drivers
v0x1347ffd90_0 .net "data_out_result", 19 0, v0x1347fe120_0;  1 drivers
v0x1347ffe20_0 .net "done", 0 0, v0x1347f61f0_0;  1 drivers
v0x1347ffeb0_0 .net "en_max_pool", 0 0, L_0x135016090;  1 drivers
v0x1347fff40_0 .net "img_addr", 5 0, v0x1347f6700_0;  1 drivers
v0x135004080_0 .net "img_data", 23 0, v0x1347f3410_0;  1 drivers
v0x135004110_0 .net "kern_addr", 5 0, v0x1347f68e0_0;  1 drivers
v0x1350041a0_0 .net "kern_addr_mode", 0 0, L_0x135015f10;  1 drivers
v0x135004230_0 .net "kern_cols", 2 0, L_0x135015880;  1 drivers
v0x1350042c0_0 .net "kern_data", 23 0, v0x1347f3e00_0;  1 drivers
v0x135004360_0 .net "kerns", 2 0, L_0x135015b40;  1 drivers
v0x135004400_0 .net "mask", 2 0, L_0x135016130;  1 drivers
v0x1350044a0_0 .var "rdata", 31 0;
v0x135004550_0 .var "ready", 0 0;
v0x1350045f0_0 .net "reset", 0 0, L_0x13500ca50;  1 drivers
v0x135004680_0 .net "result_addr", 5 0, v0x1347f6ca0_0;  1 drivers
v0x135004720_0 .net "result_cols", 7 0, L_0x135015d00;  1 drivers
v0x1350047c0_0 .net "result_data", 19 0, v0x1347f8030_0;  1 drivers
v0x1350048d0_0 .net "result_valid", 0 0, v0x1347f85a0_0;  1 drivers
v0x1350049e0_0 .net "shift", 3 0, L_0x135015df0;  1 drivers
v0x135004af0_0 .net "soft_reset", 0 0, L_0x135015760;  1 drivers
v0x135004b80_0 .net "start", 0 0, L_0x1350156c0;  1 drivers
v0x135004c10_0 .net "stride", 7 0, L_0x135015c60;  1 drivers
v0x135004ca0_0 .net "valid", 0 0, L_0x135013cf0;  1 drivers
v0x135004d30_0 .net "wb_clk_i", 0 0, v0x135007e40_0;  alias, 1 drivers
v0x135004dc0_0 .net "wb_rst_i", 0 0, v0x135007ed0_0;  alias, 1 drivers
v0x135004e50_0 .net "wbs_ack_o", 0 0, v0x135004550_0;  alias, 1 drivers
v0x135004ee0_0 .net "wbs_adr_i", 31 0, v0x135008010_0;  alias, 1 drivers
v0x135004f70_0 .net "wbs_cyc_i", 0 0, v0x1350080a0_0;  alias, 1 drivers
v0x135005000_0 .net "wbs_dat_i", 31 0, v0x135008130_0;  alias, 1 drivers
v0x135005090_0 .net "wbs_dat_o", 31 0, L_0x135013de0;  alias, 1 drivers
v0x1347ffb00_0 .net "wbs_sel_i", 3 0, v0x135008250_0;  alias, 1 drivers
v0x1347ffb90_0 .net "wbs_stb_i", 0 0, v0x1350082e0_0;  alias, 1 drivers
v0x1347ffc20_0 .net "wbs_we_i", 0 0, v0x135008370_0;  alias, 1 drivers
v0x135005120_0 .net "we_img_ram", 0 0, L_0x135014980;  1 drivers
v0x1350051b0_0 .net "we_kern_ram", 0 0, L_0x135014f00;  1 drivers
v0x135005240_0 .net "we_regs", 0 0, L_0x1350144a0;  1 drivers
v0x135005310_0 .net "we_res_ram", 0 0, L_0x1350153b0;  1 drivers
L_0x13500cac0 .part v0x135008010_0, 24, 8;
L_0x135013840 .concat [ 8 25 0 0], L_0x13500cac0, L_0x138088880;
L_0x135013ae0 .cmp/eq 33, L_0x135013840, L_0x1380888c8;
L_0x135013f30 .part v0x135008010_0, 8, 2;
L_0x135013fd0 .concat [ 2 30 0 0], L_0x135013f30, L_0x138088910;
L_0x13500d640 .cmp/eq 32, L_0x135013fd0, L_0x138088958;
L_0x135014550 .part v0x135008010_0, 8, 2;
L_0x135014630 .concat [ 2 30 0 0], L_0x135014550, L_0x1380889a0;
L_0x135014750 .cmp/eq 32, L_0x135014630, L_0x1380889e8;
L_0x135014a30 .part v0x135008010_0, 8, 2;
L_0x135014ad0 .concat [ 2 30 0 0], L_0x135014a30, L_0x138088a30;
L_0x135014c50 .cmp/eq 32, L_0x135014ad0, L_0x138088a78;
L_0x135014f70 .part v0x135008010_0, 8, 2;
L_0x135015080 .concat [ 2 30 0 0], L_0x135014f70, L_0x138088ac0;
L_0x135015160 .cmp/eq 32, L_0x135015080, L_0x138088b08;
L_0x1350162c0 .part v0x135008010_0, 2, 2;
L_0x135016c30 .part L_0x135015c60, 0, 6;
L_0x135016d60 .part L_0x135015d00, 0, 6;
L_0x135016e00 .part v0x135008130_0, 0, 24;
L_0x135016f40 .part v0x135008010_0, 2, 6;
L_0x135016fe0 .part v0x135008130_0, 0, 24;
L_0x135016ea0 .part v0x135008010_0, 2, 6;
L_0x1350171c0 .part v0x135008010_0, 2, 6;
S_0x1347f07a0 .scope module, "cfg_regs_inst" "regs" 4 91, 5 3 0, S_0x1347eff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x1347f0960 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x1347f1c20_0 .net *"_ivl_6", 29 0, L_0x135015440;  1 drivers
v0x1347f1ce0_0 .net "accum_ovrflow", 0 0, v0x1347fb380_0;  alias, 1 drivers
v0x1347f1d80_0 .net "addr", 1 0, L_0x1350162c0;  1 drivers
v0x1347f1e10_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347f1ea0_0 .net "cols", 7 0, L_0x1350159a0;  alias, 1 drivers
v0x1347f1f70_0 .net "data_in", 31 0, v0x135008130_0;  alias, 1 drivers
v0x1347f2000_0 .net "data_out", 31 0, v0x1347f1600_0;  alias, 1 drivers
v0x1347f20a0_0 .net "done", 0 0, v0x1347f61f0_0;  alias, 1 drivers
v0x1347f2130_0 .net "en_max_pool", 0 0, L_0x135016090;  alias, 1 drivers
v0x1347f2250_0 .net "kern_addr_mode", 0 0, L_0x135015f10;  alias, 1 drivers
v0x1347f22f0_0 .net "kern_cols", 2 0, L_0x135015880;  alias, 1 drivers
v0x1347f23a0_0 .net "kerns", 2 0, L_0x135015b40;  alias, 1 drivers
v0x1347f2450_0 .net "mask", 2 0, L_0x135016130;  alias, 1 drivers
v0x1347f2500 .array "regs", 4 0;
v0x1347f2500_0 .net v0x1347f2500 0, 31 0, v0x1347f12d0_0; 1 drivers
v0x1347f2500_1 .net v0x1347f2500 1, 31 0, v0x1347f1360_0; 1 drivers
v0x1347f2500_2 .net v0x1347f2500 2, 31 0, v0x1347f13f0_0; 1 drivers
v0x1347f2500_3 .net v0x1347f2500 3, 31 0, v0x1347f14c0_0; 1 drivers
o0x13805a840 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1347f2500_4 .net v0x1347f2500 4, 31 0, o0x13805a840; 0 drivers
v0x1347f2670_0 .net "reset", 0 0, L_0x13500ca50;  alias, 1 drivers
v0x1347f2700_0 .net "result_cols", 7 0, L_0x135015d00;  alias, 1 drivers
v0x1347f2790_0 .net "shift", 3 0, L_0x135015df0;  alias, 1 drivers
v0x1347f2920_0 .net "soft_reset", 0 0, L_0x135015760;  alias, 1 drivers
v0x1347f29b0_0 .net "start", 0 0, L_0x1350156c0;  alias, 1 drivers
v0x1347f2a50_0 .net "stride", 7 0, L_0x135015c60;  alias, 1 drivers
v0x1347f2b00_0 .net "wr_en", 0 0, L_0x1350144a0;  alias, 1 drivers
L_0x135015440 .part v0x1347f12d0_0, 2, 30;
L_0x135015520 .concat [ 1 1 30 0], v0x1347f61f0_0, v0x1347fb380_0, L_0x135015440;
L_0x1350156c0 .part v0x1347f12d0_0, 2, 1;
L_0x135015760 .part v0x1347f12d0_0, 3, 1;
L_0x135015880 .part v0x1347f1360_0, 0, 3;
L_0x1350159a0 .part v0x1347f1360_0, 8, 8;
L_0x135015b40 .part v0x1347f1360_0, 16, 3;
L_0x135015c60 .part v0x1347f1360_0, 24, 8;
L_0x135015d00 .part v0x1347f13f0_0, 0, 8;
L_0x135015df0 .part v0x1347f13f0_0, 8, 4;
L_0x135015f10 .part v0x1347f13f0_0, 16, 1;
L_0x135016090 .part v0x1347f13f0_0, 17, 1;
L_0x135016130 .part v0x1347f13f0_0, 18, 3;
S_0x1347f0c70 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x1347f07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1347f0e40 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x1347f1170_0 .net "addr", 1 0, L_0x1350162c0;  alias, 1 drivers
v0x1347f1230_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347f12d0_0 .var "ctrl0", 31 0;
v0x1347f1360_0 .var "ctrl1", 31 0;
v0x1347f13f0_0 .var "ctrl2", 31 0;
v0x1347f14c0_0 .var "ctrl3", 31 0;
v0x1347f1560_0 .net "data_in", 31 0, v0x135008130_0;  alias, 1 drivers
v0x1347f1600_0 .var "data_out", 31 0;
v0x1347f16b0_0 .net "reset", 0 0, L_0x13500ca50;  alias, 1 drivers
v0x1347f17c0_0 .net "status0", 31 0, L_0x135015520;  1 drivers
v0x1347f1860_0 .net "status1", 31 0, v0x1347f1360_0;  alias, 1 drivers
v0x1347f1920_0 .net "status2", 31 0, v0x1347f13f0_0;  alias, 1 drivers
v0x1347f19b0_0 .net "status3", 31 0, v0x1347f14c0_0;  alias, 1 drivers
v0x1347f1a40_0 .net "wr_en", 0 0, L_0x1350144a0;  alias, 1 drivers
E_0x1347f10a0/0 .event anyedge, v0x1347f1170_0, v0x1347f17c0_0, v0x1347f1360_0, v0x1347f13f0_0;
E_0x1347f10a0/1 .event anyedge, v0x1347f14c0_0;
E_0x1347f10a0 .event/or E_0x1347f10a0/0, E_0x1347f10a0/1;
E_0x1347f1120 .event posedge, v0x1347f1230_0;
S_0x1347f2cf0 .scope module, "img_dffram" "dffram" 4 153, 7 1 0, S_0x1347eff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1347f0a00 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1347f0a40 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1347f30d0_0 .net "adr_r", 5 0, v0x1347f6700_0;  alias, 1 drivers
v0x1347f3180_0 .net "adr_w", 5 0, L_0x135016f40;  1 drivers
v0x1347f3220_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347f32b0_0 .net "dat_i", 23 0, L_0x135016e00;  1 drivers
v0x1347f3340_0 .var "dat_o", 23 0;
v0x1347f3410_0 .var "dat_o2", 23 0;
v0x1347f34c0 .array "r", 63 0, 23 0;
v0x1347f3560_0 .net "we", 0 0, L_0x135014980;  alias, 1 drivers
S_0x1347f36b0 .scope module, "kerns_dffram" "dffram" 4 169, 7 1 0, S_0x1347eff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1347f3870 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1347f38b0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1347f3ae0_0 .net "adr_r", 5 0, v0x1347f68e0_0;  alias, 1 drivers
v0x1347f3b90_0 .net "adr_w", 5 0, L_0x135016ea0;  1 drivers
v0x1347f3c30_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347f3cc0_0 .net "dat_i", 23 0, L_0x135016fe0;  1 drivers
v0x1347f3d50_0 .var "dat_o", 23 0;
v0x1347f3e00_0 .var "dat_o2", 23 0;
v0x1347f3eb0 .array "r", 63 0, 23 0;
v0x1347f3f50_0 .net "we", 0 0, L_0x135014f00;  alias, 1 drivers
S_0x1347f40a0 .scope module, "ren_conv_inst" "ren_conv" 4 123, 8 4 0, S_0x1347eff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1347f4260 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x1347f42a0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000000110>;
P_0x1347f42e0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x1347f4320 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1347f4360 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x1347f43a0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x1347f43e0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x1347f4420 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000000110>;
P_0x1347f4460 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x1347fc7d0_0 .net "accum_ovrflow", 0 0, v0x1347fb380_0;  alias, 1 drivers
v0x1347fc8b0_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347fc940_0 .net "clr_col_cnt", 0 0, v0x1347f5b80_0;  1 drivers
v0x1347fc9d0_0 .net "clr_k_col_cnt", 0 0, v0x1347f5d50_0;  1 drivers
v0x1347fca60_0 .net "cols", 7 0, L_0x1350159a0;  alias, 1 drivers
v0x1347fcb30_0 .net "done", 0 0, v0x1347f61f0_0;  alias, 1 drivers
v0x1347fcc00_0 .net "en_max_pool", 0 0, L_0x135016090;  alias, 1 drivers
v0x1347fcc90_0 .net "img_addr", 5 0, v0x1347f6700_0;  alias, 1 drivers
v0x1347fcd60_0 .net "img_data", 23 0, v0x1347f3410_0;  alias, 1 drivers
v0x1347fce70_0 .net "kern_addr", 5 0, v0x1347f68e0_0;  alias, 1 drivers
v0x1347fcf40_0 .net "kern_addr_mode", 0 0, L_0x135015f10;  alias, 1 drivers
v0x1347fd010_0 .net "kern_cols", 2 0, L_0x135015880;  alias, 1 drivers
v0x1347fd0e0_0 .net "kern_data", 23 0, v0x1347f3e00_0;  alias, 1 drivers
v0x1347fd1b0_0 .net "kerns", 2 0, L_0x135015b40;  alias, 1 drivers
v0x1347fd280_0 .net "mask", 2 0, L_0x135016130;  alias, 1 drivers
v0x1347fd310_0 .net "reset", 0 0, L_0x135016a40;  1 drivers
v0x1347fd3a0_0 .net "result_addr", 5 0, v0x1347f6ca0_0;  alias, 1 drivers
v0x1347fd530_0 .net "result_cols", 5 0, L_0x135016d60;  1 drivers
v0x1347fd5c0_0 .net "result_data", 19 0, v0x1347f8030_0;  alias, 1 drivers
v0x1347fd650_0 .net "result_valid", 0 0, v0x1347f85a0_0;  alias, 1 drivers
v0x1347fd6e0_0 .net "shift", 3 0, L_0x135015df0;  alias, 1 drivers
v0x1347fd770_0 .net "start", 0 0, L_0x1350156c0;  alias, 1 drivers
v0x1347fd880_0 .net "stride", 5 0, L_0x135016c30;  1 drivers
S_0x1347f4ad0 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x1347f40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1347f4ca0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x1347f4ce0 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000110>;
P_0x1347f4d20 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x1347f4d60 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x1347f4da0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000000110>;
v0x1347f5ae0_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347f5b80_0 .var "clr_col_cnt", 0 0;
v0x1347f5c20_0 .var "clr_img_addr", 0 0;
v0x1347f5cb0_0 .var "clr_img_st", 0 0;
v0x1347f5d50_0 .var "clr_k_col_cnt", 0 0;
v0x1347f5e30_0 .var "clr_kerns_cnt", 0 0;
v0x1347f5ec0_0 .net "clr_kerns_cnt_d", 7 0, v0x1347f58c0_0;  1 drivers
v0x1347f5f70_0 .var "clr_result_addr", 0 0;
v0x1347f6000_0 .var "col_cnt", 7 0;
v0x1347f6130_0 .net "cols", 7 0, L_0x1350159a0;  alias, 1 drivers
v0x1347f61f0_0 .var "done", 0 0;
v0x1347f6280_0 .var "en_col_cnt", 0 0;
v0x1347f6310_0 .var "en_img_addr", 0 0;
v0x1347f63a0_0 .var "en_img_st", 0 0;
v0x1347f6430_0 .var "en_k_col_cnt", 0 0;
v0x1347f64c0_0 .var "en_kerns_cnt", 0 0;
v0x1347f6560_0 .net "en_result_addr", 0 0, v0x1347f85a0_0;  alias, 1 drivers
v0x1347f6700_0 .var "img_addr", 5 0;
v0x1347f67c0_0 .var "img_st", 5 0;
v0x1347f6850_0 .var "k_col_cnt", 2 0;
v0x1347f68e0_0 .var "kern_addr", 5 0;
v0x1347f6970_0 .net "kern_addr_mode", 0 0, L_0x135015f10;  alias, 1 drivers
v0x1347f6a00_0 .net "kern_cols", 2 0, L_0x135015880;  alias, 1 drivers
v0x1347f6ab0_0 .net "kerns", 2 0, L_0x135015b40;  alias, 1 drivers
v0x1347f6b60_0 .var "kerns_cnt", 2 0;
v0x1347f6bf0_0 .net "reset", 0 0, L_0x135016a40;  alias, 1 drivers
v0x1347f6ca0_0 .var "result_addr", 5 0;
v0x1347f6d40_0 .net "result_cols", 5 0, L_0x135016d60;  alias, 1 drivers
v0x1347f6df0_0 .net "start", 0 0, L_0x1350156c0;  alias, 1 drivers
v0x1347f6ea0_0 .var "start_d", 0 0;
v0x1347f6f30_0 .var "start_pedge", 0 0;
v0x1347f6fd0_0 .net "stride", 5 0, L_0x135016c30;  alias, 1 drivers
E_0x1347f5140 .event anyedge, v0x1347f6ca0_0, v0x1347f6d40_0, v0x1347f6560_0;
E_0x1347f51b0 .event anyedge, v0x1347f29b0_0, v0x1347f6ea0_0;
E_0x1347f5200 .event anyedge, v0x1347f2250_0, v0x1347f6b60_0, v0x1347f6850_0;
E_0x1347f5280 .event anyedge, v0x1347f29b0_0;
E_0x1347f52c0 .event anyedge, v0x1347f5d50_0;
E_0x1347f5340 .event anyedge, v0x1347f5b80_0;
E_0x1347f5390 .event anyedge, v0x1347f6b60_0, v0x1347f23a0_0, v0x1347f64c0_0;
E_0x1347f5410 .event anyedge, v0x1347f6000_0, v0x1347f1ea0_0, v0x1347f6280_0;
E_0x1347f5470 .event anyedge, v0x1347f6850_0, v0x1347f22f0_0, v0x1347f29b0_0;
S_0x1347f5500 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x1347f4ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1347f53d0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1347f5820_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347f58c0_0 .var "par_out", 7 0;
v0x1347f5960_0 .net "reset", 0 0, L_0x135016a40;  alias, 1 drivers
v0x1347f59f0_0 .net "ser_in", 0 0, v0x1347f5e30_0;  1 drivers
S_0x1347f7200 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x1347f40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x1347f73d0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x1347f7410 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x1347f7450 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x1347f7490 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x1347f74d0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x1347f7510 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x1347f7550 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x1350168c0 .functor OR 1, L_0x135016a40, L_0x135016820, C4<0>, C4<0>;
L_0x1350169d0 .functor AND 1, v0x1347fb7e0_0, L_0x135016930, C4<1>, C4<1>;
v0x1347fb220_0 .net *"_ivl_13", 0 0, L_0x135016820;  1 drivers
v0x1347fb2e0_0 .net *"_ivl_17", 0 0, L_0x135016930;  1 drivers
v0x1347fb380_0 .var "accum_ovrflow", 0 0;
v0x1347fb450_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347fb4e0_0 .net "clr_col_cnt", 0 0, v0x1347f5b80_0;  alias, 1 drivers
v0x1347fb5f0_0 .net "clr_col_cnt_d", 7 0, v0x1347f9d30_0;  1 drivers
v0x1347fb680_0 .net "clr_k_col_cnt", 0 0, v0x1347f5d50_0;  alias, 1 drivers
v0x1347fb750_0 .net "clr_k_col_cnt_d", 2 0, v0x1347fa400_0;  1 drivers
v0x1347fb7e0_0 .var "clr_mult_accum", 0 0;
v0x1347fb8f0_0 .net "en_max_pool", 0 0, L_0x135016090;  alias, 1 drivers
v0x1347fb980_0 .net "img_data", 23 0, v0x1347f3410_0;  alias, 1 drivers
v0x1347fba10_0 .net "kern_data", 23 0, v0x1347f3e00_0;  alias, 1 drivers
v0x1347fbaa0_0 .net "mask", 2 0, L_0x135016130;  alias, 1 drivers
v0x1347fbb50_0 .var "mult_accum", 19 0;
v0x1347fbc00_0 .var "mult_accum_mux", 20 0;
v0x1347fbc90_0 .var "mult_accum_r", 20 0;
v0x1347fbd40_0 .net "mult_out0", 15 0, v0x1347f8c20_0;  1 drivers
v0x1347fbf00_0 .var "mult_out0_r", 15 0;
v0x1347fbf90_0 .net "mult_out1", 15 0, v0x1347f9260_0;  1 drivers
v0x1347fc020_0 .var "mult_out1_r", 15 0;
v0x1347fc0b0_0 .net "mult_out2", 15 0, v0x1347f9890_0;  1 drivers
v0x1347fc140_0 .var "mult_out2_r", 15 0;
v0x1347fc1e0_0 .net "reset", 0 0, L_0x135016a40;  alias, 1 drivers
v0x1347fc270_0 .net "result_data", 19 0, v0x1347f8030_0;  alias, 1 drivers
v0x1347fc330_0 .net "result_valid", 0 0, v0x1347f85a0_0;  alias, 1 drivers
v0x1347fc400_0 .net "shift", 3 0, L_0x135015df0;  alias, 1 drivers
v0x1347fc4d0_0 .net "shift_out", 19 0, v0x1347fb0e0_0;  1 drivers
v0x1347fc5a0_0 .net "start", 0 0, L_0x1350156c0;  alias, 1 drivers
v0x1347fc630_0 .net "start_d", 15 0, v0x1347fa930_0;  1 drivers
E_0x1347f79e0 .event anyedge, v0x1347fa400_0, v0x1347fa930_0;
E_0x1347f7a30 .event anyedge, v0x1347fbc90_0;
E_0x1347f7a80 .event anyedge, v0x1347fb7e0_0, v0x1347fbc90_0;
L_0x135016360 .part v0x1347f3410_0, 0, 8;
L_0x135016480 .part v0x1347f3e00_0, 0, 8;
L_0x1350165a0 .part v0x1347f3410_0, 8, 8;
L_0x135016640 .part v0x1347f3e00_0, 8, 8;
L_0x1350166e0 .part v0x1347f3410_0, 16, 8;
L_0x135016780 .part v0x1347f3e00_0, 16, 8;
L_0x135016820 .part v0x1347f9d30_0, 3, 1;
L_0x135016930 .part v0x1347fa930_0, 2, 1;
S_0x1347f7ae0 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x1347f7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1347f7c50 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x1347f7ef0_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347f7f90_0 .net "data_in", 19 0, v0x1347fb0e0_0;  alias, 1 drivers
v0x1347f8030_0 .var "data_out", 19 0;
v0x1347f80c0_0 .var "data_r", 19 0;
v0x1347f8150_0 .net "en_maxpool", 0 0, L_0x135016090;  alias, 1 drivers
v0x1347f8220_0 .var "max_pool_out", 19 0;
v0x1347f82b0_0 .var "max_pool_valid", 0 0;
v0x1347f8340_0 .net "reset", 0 0, L_0x1350168c0;  1 drivers
v0x1347f83e0_0 .var "toggle", 0 0;
v0x1347f8500_0 .net "valid_in", 0 0, L_0x1350169d0;  1 drivers
v0x1347f85a0_0 .var "valid_out", 0 0;
E_0x1347f7e40 .event anyedge, v0x1347f83e0_0, v0x1347f8500_0;
E_0x1347f7ea0 .event anyedge, v0x1347f80c0_0, v0x1347f7f90_0;
S_0x1347f86b0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1347f7200;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1347f8880 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1347f88c0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1347f8ac0_0 .net "a", 7 0, L_0x135016360;  1 drivers
v0x1347f8b80_0 .net "b", 7 0, L_0x135016480;  1 drivers
v0x1347f8c20_0 .var "out", 15 0;
E_0x1347f8a70 .event anyedge, v0x1347f8ac0_0, v0x1347f8b80_0;
S_0x1347f8cc0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1347f7200;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1347f8e80 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1347f8ec0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1347f9100_0 .net "a", 7 0, L_0x1350165a0;  1 drivers
v0x1347f91c0_0 .net "b", 7 0, L_0x135016640;  1 drivers
v0x1347f9260_0 .var "out", 15 0;
E_0x1347f90b0 .event anyedge, v0x1347f9100_0, v0x1347f91c0_0;
S_0x1347f9300 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1347f7200;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1347f94c0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x1347f9500 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x1347f9730_0 .net "a", 7 0, L_0x1350166e0;  1 drivers
v0x1347f97f0_0 .net "b", 7 0, L_0x135016780;  1 drivers
v0x1347f9890_0 .var "out", 15 0;
E_0x1347f96d0 .event anyedge, v0x1347f9730_0, v0x1347f97f0_0;
S_0x1347f9930 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x1347f7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1347f9b30 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x1347f9c90_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347f9d30_0 .var "par_out", 7 0;
v0x1347f9dd0_0 .net "reset", 0 0, L_0x135016a40;  alias, 1 drivers
v0x1347f9e60_0 .net "ser_in", 0 0, v0x1347f5b80_0;  alias, 1 drivers
S_0x1347f9f20 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x1347f7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1347fa0e0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1347fa260_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347fa400_0 .var "par_out", 2 0;
v0x1347fa490_0 .net "reset", 0 0, L_0x135016a40;  alias, 1 drivers
v0x1347fa520_0 .net "ser_in", 0 0, v0x1347f5d50_0;  alias, 1 drivers
S_0x1347fa5b0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x1347f7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1347fa720 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x1347fa8a0_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347fa930_0 .var "par_out", 15 0;
v0x1347fa9d0_0 .net "reset", 0 0, L_0x135016a40;  alias, 1 drivers
v0x1347faae0_0 .net "ser_in", 0 0, L_0x1350156c0;  alias, 1 drivers
S_0x1347fab70 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x1347f7200;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x1347fad30 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1347fad70 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x1347fadb0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x1347fb020_0 .net "in", 19 0, v0x1347fbb50_0;  1 drivers
v0x1347fb0e0_0 .var "out", 19 0;
v0x1347fb180_0 .net "shift", 3 0, L_0x135015df0;  alias, 1 drivers
E_0x1347fafc0 .event anyedge, v0x1347f2790_0, v0x1347fb020_0;
S_0x1347fda10 .scope module, "results_dffram" "dffram" 4 185, 7 1 0, S_0x1347eff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x1347f4820 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x1347f4860 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x1347fde00_0 .net "adr_r", 5 0, L_0x1350171c0;  1 drivers
v0x1347fdeb0_0 .net "adr_w", 5 0, v0x1347f6ca0_0;  alias, 1 drivers
v0x1347fdf50_0 .net "clk", 0 0, L_0x135013370;  alias, 1 drivers
v0x1347fdfe0_0 .net "dat_i", 19 0, v0x1347f8030_0;  alias, 1 drivers
v0x1347fe070_0 .var "dat_o", 19 0;
v0x1347fe120_0 .var "dat_o2", 19 0;
v0x1347fe1d0 .array "r", 63 0, 19 0;
v0x1347fe270_0 .net "we", 0 0, L_0x135016cd0;  1 drivers
S_0x135006530 .scope task, "wb_read" "wb_read" 2 550, 2 550 0, S_0x1347a6d10;
 .timescale 0 0;
v0x135006720_0 .var "addr", 31 0;
v0x1350067b0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x134635860;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1350082e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1350080a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135008370_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x135008250_0, 0, 4;
    %load/vec4 v0x135006720_0;
    %store/vec4 v0x135008010_0, 0, 32;
    %wait E_0x134635860;
T_7.52 ;
    %load/vec4 v0x135007f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.53, 8;
    %wait E_0x134635860;
    %jmp T_7.52;
T_7.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1350082e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1350080a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x135008370_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x135008250_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x135008010_0, 0, 32;
    %load/vec4 v0x1350081c0_0;
    %store/vec4 v0x1350067b0_0, 0, 32;
    %end;
S_0x135006840 .scope task, "wb_write" "wb_write" 2 523, 2 523 0, S_0x1347a6d10;
 .timescale 0 0;
v0x135006a00_0 .var "addr", 31 0;
v0x135006a90_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x134635860;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1350082e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1350080a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135008370_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x135008250_0, 0, 4;
    %load/vec4 v0x135006a90_0;
    %store/vec4 v0x135008130_0, 0, 32;
    %load/vec4 v0x135006a00_0;
    %store/vec4 v0x135008010_0, 0, 32;
    %wait E_0x134635860;
T_8.54 ;
    %load/vec4 v0x135007f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.55, 8;
    %wait E_0x134635860;
    %jmp T_8.54;
T_8.55 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1350082e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1350080a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x135008370_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x135008250_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x135008130_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x135008010_0, 0, 32;
    %end;
S_0x135006b40 .scope task, "write_image" "write_image" 2 457, 2 457 0, S_0x1347a6d10;
 .timescale 0 0;
v0x135006d00_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_9.56 ;
    %load/vec4 v0x135007250_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.57, 5;
    %pushi/vec4 805306624, 0, 32;
    %load/vec4 v0x135006d00_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135007250_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x135006a00_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x135007250_0;
    %load/vec4a v0x135007300, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135006a90_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135006840;
    %join;
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_9.56;
T_9.57 ;
    %vpi_call 2 465 "$display", "IMAGE DFFRAM\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_9.58 ;
    %load/vec4 v0x135007250_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.59, 5;
    %ix/getv/s 4, v0x135007250_0;
    %load/vec4a v0x13477ece0, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x135007250_0;
    %load/vec4a v0x13477ece0, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x135007250_0;
    %load/vec4a v0x13477ece0, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 468 "$display", "img[%2d] =  %10d %10d %10d\012", v0x135007250_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_9.58;
T_9.59 ;
    %end;
S_0x135006dc0 .scope task, "write_kernel" "write_kernel" 2 473, 2 473 0, S_0x1347a6d10;
 .timescale 0 0;
v0x135006f80_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_10.60 ;
    %load/vec4 v0x135007250_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.61, 5;
    %pushi/vec4 805306880, 0, 32;
    %load/vec4 v0x135006f80_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135007250_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x135006a00_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x135007250_0;
    %load/vec4a v0x1350075e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135006a90_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135006840;
    %join;
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_10.60;
T_10.61 ;
    %end;
    .scope S_0x13473ab00;
T_11 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347b9620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347c6420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347c2bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347c35f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347c42a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1347bb940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1347c5760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x1347b88a0_0;
    %assign/vec4 v0x1347c6420_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x1347b88a0_0;
    %assign/vec4 v0x1347c2bd0_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x1347b88a0_0;
    %assign/vec4 v0x1347c35f0_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x1347b88a0_0;
    %assign/vec4 v0x1347c42a0_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13473ab00;
T_12 ;
    %wait E_0x134789900;
    %load/vec4 v0x1347c5760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x1347b9e60_0;
    %store/vec4 v0x1347b8fe0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x1347ba4a0_0;
    %store/vec4 v0x1347b8fe0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x1347bacc0_0;
    %store/vec4 v0x1347b8fe0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x1347bb340_0;
    %store/vec4 v0x1347b8fe0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x13478c180;
T_13 ;
    %wait E_0x134761c20;
    %load/vec4 v0x13474b4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13474ed40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x13474ed40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13474bf10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13474ed40_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1347b5200;
T_14 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347c0900_0;
    %load/vec4 v0x134742780_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1347cb910_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x13461ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1347cb910_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1347cb910_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1347b5200;
T_15 ;
    %wait E_0x134750090;
    %load/vec4 v0x1347cb910_0;
    %load/vec4 v0x1347ca8d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347c0c10_0;
    %and;
    %store/vec4 v0x134742780_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1347b5200;
T_16 ;
    %wait E_0x1347569a0;
    %load/vec4 v0x1347c0c10_0;
    %store/vec4 v0x13461ba80_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1347b5200;
T_17 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347c0900_0;
    %load/vec4 v0x1347411c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x134744a00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x134740a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x134744a00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x134744a00_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1347b5200;
T_18 ;
    %wait E_0x134750050;
    %load/vec4 v0x134744a00_0;
    %load/vec4 v0x134746520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x134740a60_0;
    %and;
    %store/vec4 v0x1347411c0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1347b5200;
T_19 ;
    %wait E_0x1347569e0;
    %load/vec4 v0x134742780_0;
    %store/vec4 v0x134740a60_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1347b5200;
T_20 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347c0900_0;
    %load/vec4 v0x1347435e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1347b7ae0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1347d0ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1347b7ae0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1347b7ae0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1347b5200;
T_21 ;
    %wait E_0x134755630;
    %load/vec4 v0x1347b7ae0_0;
    %load/vec4 v0x1347ca470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347d0ca0_0;
    %and;
    %store/vec4 v0x1347435e0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1347b5200;
T_22 ;
    %wait E_0x134756f70;
    %load/vec4 v0x1347411c0_0;
    %store/vec4 v0x1347d0ca0_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1347b5200;
T_23 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347c0900_0;
    %load/vec4 v0x134741f40_0;
    %or;
    %load/vec4 v0x1347b2580_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1347b6c20_0;
    %assign/vec4 v0x13460ade0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x134753b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x13460ade0_0;
    %load/vec4 v0x1347b6c20_0;
    %add;
    %assign/vec4 v0x13460ade0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1347b5200;
T_24 ;
    %wait E_0x134756f70;
    %load/vec4 v0x1347411c0_0;
    %store/vec4 v0x134741f40_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1347b5200;
T_25 ;
    %wait E_0x1347569e0;
    %load/vec4 v0x134742780_0;
    %store/vec4 v0x134753b30_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1347b5200;
T_26 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347c0900_0;
    %load/vec4 v0x134741f40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x13472a530_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x134741900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x13460ade0_0;
    %assign/vec4 v0x13472a530_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1347548c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x13472a530_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x13472a530_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1347b5200;
T_27 ;
    %wait E_0x1347569e0;
    %load/vec4 v0x134742780_0;
    %store/vec4 v0x134741900_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1347b5200;
T_28 ;
    %wait E_0x1347569a0;
    %load/vec4 v0x1347c0c10_0;
    %store/vec4 v0x1347548c0_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1347b5200;
T_29 ;
    %wait E_0x13477b910;
    %load/vec4 v0x1347cabe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x1347b7ae0_0;
    %load/vec4 v0x1347cb910_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1347b7ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1347cb910_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x1347cb6c0_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1347b5200;
T_30 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347c0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347bf340_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1347c0c10_0;
    %assign/vec4 v0x1347bf340_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1347b5200;
T_31 ;
    %wait E_0x13477b8d0;
    %load/vec4 v0x1347c0c10_0;
    %load/vec4 v0x1347bf340_0;
    %inv;
    %and;
    %store/vec4 v0x1347b2580_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1347b5200;
T_32 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347c0900_0;
    %load/vec4 v0x134744260_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1347c00f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x13472ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x1347c00f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1347c00f0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1347b5200;
T_33 ;
    %wait E_0x13477c6a0;
    %load/vec4 v0x1347c00f0_0;
    %load/vec4 v0x1347bf650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13472ad40_0;
    %and;
    %store/vec4 v0x134744260_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1347b5200;
T_34 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347c0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134747080_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x134743c60_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x134747080_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x13478cec0;
T_35 ;
    %wait E_0x1347b2f50;
    %load/vec4 v0x1347a2f40_0;
    %pad/u 16;
    %load/vec4 v0x1347a2c30_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1347a27d0_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1347644e0;
T_36 ;
    %wait E_0x1347b3650;
    %load/vec4 v0x13478fe40_0;
    %pad/u 16;
    %load/vec4 v0x134798c60_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x134798450_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1347674b0;
T_37 ;
    %wait E_0x134798f70;
    %load/vec4 v0x134798fb0_0;
    %pad/u 16;
    %load/vec4 v0x1347976a0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13478a8e0_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13473f710;
T_38 ;
    %wait E_0x13477ab30;
    %load/vec4 v0x134770fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v0x13477ab70_0;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0x13477ab70_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x1347681a0_0, 0, 20;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13478d560;
T_39 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347a5a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1347b2af0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1347a3c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x1347b3580_0;
    %assign/vec4 v0x1347b2af0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x13478d560;
T_40 ;
    %wait E_0x134745b00;
    %load/vec4 v0x1347b3580_0;
    %load/vec4 v0x1347b2af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x1347b2af0_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x1347b3580_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x1347b13a0_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13478d560;
T_41 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347a5a00_0;
    %load/vec4 v0x1347b2820_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347a4a10_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1347a3c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x1347a4a10_0;
    %inv;
    %assign/vec4 v0x1347a4a10_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x13478d560;
T_42 ;
    %wait E_0x1347b6570;
    %load/vec4 v0x1347a4a10_0;
    %load/vec4 v0x1347a3c70_0;
    %and;
    %assign/vec4 v0x1347b1090_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13478d560;
T_43 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347a5a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1347b2ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347a3a20_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1347b2820_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x1347b13a0_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x1347b3580_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x1347b2ec0_0, 0;
    %load/vec4 v0x1347b2820_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x1347b1090_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x1347a3c70_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x1347a3a20_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x13473c740;
T_44 ;
    %wait E_0x134761c20;
    %load/vec4 v0x13477bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13477bfd0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x13477bfd0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x13477b2a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13477bfd0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x134765220;
T_45 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347893f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x134789700_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x134789700_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13477dd60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x134789700_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1347658c0;
T_46 ;
    %wait E_0x134761c20;
    %load/vec4 v0x13478b8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x134789d10_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x134789d10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13478b220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x134789d10_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x13478f150;
T_47 ;
    %wait E_0x134761c20;
    %load/vec4 v0x134748a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x134753500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x134752d90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x134749220_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x134761a60_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x134754230_0;
    %and;
    %assign/vec4 v0x134753500_0, 0;
    %load/vec4 v0x134761a60_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1347531f0_0;
    %and;
    %assign/vec4 v0x134752d90_0, 0;
    %load/vec4 v0x134761a60_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x134740400_0;
    %and;
    %assign/vec4 v0x134749220_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x13478f150;
T_48 ;
    %wait E_0x134761c20;
    %load/vec4 v0x134748a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x134754fd0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x134755fc0_0;
    %load/vec4 v0x134753500_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x134753500_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x134752d90_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x134752d90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x134749220_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x134749220_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x134754fd0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x13478f150;
T_49 ;
    %wait E_0x1347ca9a0;
    %load/vec4 v0x134763c40_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x134754fd0_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x134755fc0_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13478f150;
T_50 ;
    %wait E_0x1347ca960;
    %load/vec4 v0x134754fd0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x134761750_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13478f150;
T_51 ;
    %wait E_0x134761c20;
    %load/vec4 v0x134748a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347712d0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x134754fd0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x134754fd0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x13473ede0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1347712d0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x13478f150;
T_52 ;
    %wait E_0x1347b7bb0;
    %load/vec4 v0x134762070_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13473ede0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x134763c40_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13473e1c0;
T_53 ;
    %wait E_0x134761c20;
    %load/vec4 v0x13477d3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x1347a4300_0;
    %load/vec4 v0x134796ac0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13477ece0, 0, 4;
T_53.0 ;
    %load/vec4 v0x134796ac0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13477ece0, 4;
    %assign/vec4 v0x1347a3570_0, 0;
    %load/vec4 v0x134795f60_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13477ece0, 4;
    %assign/vec4 v0x13477e720_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x13473b9b0;
T_54 ;
    %wait E_0x134761c20;
    %load/vec4 v0x134769ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x134773cb0_0;
    %load/vec4 v0x134776ae0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1347696a0, 0, 4;
T_54.0 ;
    %load/vec4 v0x134776ae0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347696a0, 4;
    %assign/vec4 v0x134774960_0, 0;
    %load/vec4 v0x134776450_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347696a0, 4;
    %assign/vec4 v0x134768f60_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x13473db20;
T_55 ;
    %wait E_0x134761c20;
    %load/vec4 v0x1347b4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x13473a040_0;
    %load/vec4 v0x134754d70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1347b42b0, 0, 4;
T_55.0 ;
    %load/vec4 v0x134754d70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347b42b0, 4;
    %assign/vec4 v0x1347b5680_0, 0;
    %load/vec4 v0x134754ce0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347b42b0, 4;
    %assign/vec4 v0x1347b5710_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x134765f60;
T_56 ;
    %wait E_0x134761c20;
    %load/vec4 v0x13478f5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13479cca0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x134766470_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x1347642d0_0;
    %assign/vec4 v0x13479cca0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x134766470_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x134634dd0_0;
    %pad/u 32;
    %assign/vec4 v0x13479cca0_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x134765f60;
T_57 ;
    %wait E_0x134761c20;
    %load/vec4 v0x13478f5e0_0;
    %load/vec4 v0x13479cd30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13479cd30_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x134775090_0;
    %load/vec4 v0x13479cd30_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13479cd30_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x1347b66b0;
T_58 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x13472f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13462dba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1346dade0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1346dae70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1346c2dd0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x1347abf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x13473d310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x1346c2e60_0;
    %assign/vec4 v0x13462dba0_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x1346c2e60_0;
    %assign/vec4 v0x1346dade0_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x1346c2e60_0;
    %assign/vec4 v0x1346dae70_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x1346c2e60_0;
    %assign/vec4 v0x1346c2dd0_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1347b66b0;
T_59 ;
    %wait E_0x13477c060;
    %load/vec4 v0x13473d310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x1347af0a0_0;
    %store/vec4 v0x13472f000_0, 0, 32;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x1347af130_0;
    %store/vec4 v0x13472f000_0, 0, 32;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x1347ad7f0_0;
    %store/vec4 v0x13472f000_0, 0, 32;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x1347ad880_0;
    %store/vec4 v0x13472f000_0, 0, 32;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1347665f0;
T_60 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x134759610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x134759580_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x134759580_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x134759220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x134759580_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x13478e290;
T_61 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x13473fe40_0;
    %load/vec4 v0x134763ec0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1347b7520_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x13472f550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x1347b7520_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1347b7520_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x13478e290;
T_62 ;
    %wait E_0x13478bad0;
    %load/vec4 v0x1347b7520_0;
    %load/vec4 v0x134767b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347576b0_0;
    %and;
    %store/vec4 v0x134763ec0_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x13478e290;
T_63 ;
    %wait E_0x134780fe0;
    %load/vec4 v0x1347576b0_0;
    %store/vec4 v0x13472f550_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x13478e290;
T_64 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x13473fe40_0;
    %load/vec4 v0x134764b70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13473f060_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x134731480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x13473f060_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13473f060_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x13478e290;
T_65 ;
    %wait E_0x13478c910;
    %load/vec4 v0x13473f060_0;
    %load/vec4 v0x1347317e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x134731480_0;
    %and;
    %store/vec4 v0x134764b70_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x13478e290;
T_66 ;
    %wait E_0x13478c810;
    %load/vec4 v0x134763ec0_0;
    %store/vec4 v0x134731480_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x13478e290;
T_67 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x13473fe40_0;
    %load/vec4 v0x13473e850_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13473fdb0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x13473cdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x13473fdb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13473fdb0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x13478e290;
T_68 ;
    %wait E_0x13478c890;
    %load/vec4 v0x13473fdb0_0;
    %load/vec4 v0x134767be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13473cdd0_0;
    %and;
    %store/vec4 v0x13473e850_0, 0, 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x13478e290;
T_69 ;
    %wait E_0x13478c850;
    %load/vec4 v0x134764b70_0;
    %store/vec4 v0x13473cdd0_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x13478e290;
T_70 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x13473fe40_0;
    %load/vec4 v0x134763e30_0;
    %or;
    %load/vec4 v0x13472f880_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x13472f910_0;
    %assign/vec4 v0x1347b7490_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x13472f4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x1347b7490_0;
    %load/vec4 v0x13472f910_0;
    %add;
    %assign/vec4 v0x1347b7490_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x13478e290;
T_71 ;
    %wait E_0x13478c850;
    %load/vec4 v0x134764b70_0;
    %store/vec4 v0x134763e30_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x13478e290;
T_72 ;
    %wait E_0x13478c810;
    %load/vec4 v0x134763ec0_0;
    %store/vec4 v0x13472f4c0_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x13478e290;
T_73 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x13473fe40_0;
    %load/vec4 v0x134763e30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x13473c190_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x134764c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x1347b7490_0;
    %assign/vec4 v0x13473c190_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x134731510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x13473c190_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x13473c190_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x13478e290;
T_74 ;
    %wait E_0x13478c810;
    %load/vec4 v0x134763ec0_0;
    %store/vec4 v0x134764c00_0, 0, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x13478e290;
T_75 ;
    %wait E_0x134780fe0;
    %load/vec4 v0x1347576b0_0;
    %store/vec4 v0x134731510_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x13478e290;
T_76 ;
    %wait E_0x134780f60;
    %load/vec4 v0x13478f880_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x13473fdb0_0;
    %load/vec4 v0x1347b7520_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13473fdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1347b7520_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x13478f7f0_0, 0, 6;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x13478e290;
T_77 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x13473fe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13472f7f0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x1347576b0_0;
    %assign/vec4 v0x13472f7f0_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x13478e290;
T_78 ;
    %wait E_0x134780f20;
    %load/vec4 v0x1347576b0_0;
    %load/vec4 v0x13472f7f0_0;
    %inv;
    %and;
    %store/vec4 v0x13472f880_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x13478e290;
T_79 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x13473fe40_0;
    %load/vec4 v0x13473efd0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x134757590_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x13473ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x134757590_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x134757590_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x13478e290;
T_80 ;
    %wait E_0x134780ec0;
    %load/vec4 v0x134757590_0;
    %load/vec4 v0x134757620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13473ce60_0;
    %and;
    %store/vec4 v0x13473efd0_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x13478e290;
T_81 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x13473fe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134731870_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x13473e8e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x134731870_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x13463bf00;
T_82 ;
    %wait E_0x1347d5fe0;
    %load/vec4 v0x1347d6020_0;
    %pad/u 16;
    %load/vec4 v0x1347d60c0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1347d6160_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x1347d6200;
T_83 ;
    %wait E_0x1347d65f0;
    %load/vec4 v0x1347d6640_0;
    %pad/u 16;
    %load/vec4 v0x1347d6700_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1347d67a0_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x1347d6840;
T_84 ;
    %wait E_0x1347d6c10;
    %load/vec4 v0x1347d6c70_0;
    %pad/u 16;
    %load/vec4 v0x1347d6d30_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1347d6dd0_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x1347d80b0;
T_85 ;
    %wait E_0x1347d8500;
    %load/vec4 v0x1347d86c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_85.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_85.12, 6;
    %jmp T_85.13;
T_85.0 ;
    %load/vec4 v0x1347d8560_0;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.1 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.2 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.3 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.4 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.5 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.6 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.7 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.8 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.9 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.10 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.11 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.12 ;
    %load/vec4 v0x1347d8560_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x1347d8620_0, 0, 20;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x134613830;
T_86 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1346495d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x134651810_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x134649770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x134607590_0;
    %assign/vec4 v0x134651810_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x134613830;
T_87 ;
    %wait E_0x1346074a0;
    %load/vec4 v0x134607590_0;
    %load/vec4 v0x134651810_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %load/vec4 v0x134651810_0;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x134607590_0;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x134651930_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x134613830;
T_88 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1346495d0_0;
    %load/vec4 v0x1346518a0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134649660_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x134649770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x134649660_0;
    %inv;
    %assign/vec4 v0x134649660_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x134613830;
T_89 ;
    %wait E_0x134607450;
    %load/vec4 v0x134649660_0;
    %load/vec4 v0x134649770_0;
    %and;
    %assign/vec4 v0x1346519c0_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x134613830;
T_90 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1346495d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x134651780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134649800_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x1346518a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v0x134651930_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v0x134607590_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %assign/vec4 v0x134651780_0, 0;
    %load/vec4 v0x1346518a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v0x1346519c0_0;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v0x134649770_0;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %assign/vec4 v0x134649800_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x1347d7af0;
T_91 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1347d7f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347d7e70_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x1347d7e70_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1347d8020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347d7e70_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x1347d7460;
T_92 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1347d79d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1347d7940_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x1347d7940_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1347d7a60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347d7940_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x1347d6e70;
T_93 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1347d7310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1347d7270_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x1347d7270_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1347d73a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347d7270_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x134624fb0;
T_94 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1347d9720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347d9440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347d9560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347d9680_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x1347d8fe0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1347d9280_0;
    %and;
    %assign/vec4 v0x1347d9440_0, 0;
    %load/vec4 v0x1347d8fe0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1347d94d0_0;
    %and;
    %assign/vec4 v0x1347d9560_0, 0;
    %load/vec4 v0x1347d8fe0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1347d95f0_0;
    %and;
    %assign/vec4 v0x1347d9680_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x134624fb0;
T_95 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1347d9720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1347d91d0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x1347d9140_0;
    %load/vec4 v0x1347d9440_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1347d9440_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1347d9560_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1347d9560_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1347d9680_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1347d9680_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1347d91d0_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x134624fb0;
T_96 ;
    %wait E_0x1346137d0;
    %load/vec4 v0x1347d8d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x1347d91d0_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x1347d9140_0, 0, 21;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x134624fb0;
T_97 ;
    %wait E_0x134625260;
    %load/vec4 v0x1347d91d0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1347d9090_0, 0, 20;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x134624fb0;
T_98 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1347d9720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347d88c0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x1347d91d0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1347d91d0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1347d9b70_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1347d88c0_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x134624fb0;
T_99 ;
    %wait E_0x1346192c0;
    %load/vec4 v0x1347d8c90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1347d9b70_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1347d8d20_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x1347a8ec0;
T_100 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1347756c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x13475ad30_0;
    %load/vec4 v0x13475c600_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134758e30, 0, 4;
T_100.0 ;
    %load/vec4 v0x13475c600_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x134758e30, 4;
    %assign/vec4 v0x13475adc0_0, 0;
    %load/vec4 v0x13475df60_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x134758e30, 4;
    %assign/vec4 v0x134758da0_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x1347a8b60;
T_101 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x134731090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x1347348f0_0;
    %load/vec4 v0x1347361a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134731000, 0, 4;
T_101.0 ;
    %load/vec4 v0x1347361a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x134731000, 4;
    %assign/vec4 v0x134732f90_0, 0;
    %load/vec4 v0x134736110_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x134731000, 4;
    %assign/vec4 v0x134733020_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x1347daf50;
T_102 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1347db7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x1347db520_0;
    %load/vec4 v0x1347db3f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1347db710, 0, 4;
T_102.0 ;
    %load/vec4 v0x1347db3f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347db710, 4;
    %assign/vec4 v0x1347db5b0_0, 0;
    %load/vec4 v0x1347db340_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347db710, 4;
    %assign/vec4 v0x1347db660_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x13473d480;
T_103 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1347ddab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347dd960_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x1347de3a0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x1347dd240_0;
    %assign/vec4 v0x1347dd960_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x1347de3a0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x1347dd2d0_0;
    %pad/u 32;
    %assign/vec4 v0x1347dd960_0, 0;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x13473d480;
T_104 ;
    %wait E_0x13477c0a0;
    %load/vec4 v0x1347ddab0_0;
    %load/vec4 v0x1347dda10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347dda10_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x1347de160_0;
    %load/vec4 v0x1347dda10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1347dda10_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x1347df6b0;
T_105 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e00e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347dfd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347dfd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347dfe20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347dfef0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x1347e0470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x1347dfba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x1347dff90_0;
    %assign/vec4 v0x1347dfd00_0, 0;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x1347dff90_0;
    %assign/vec4 v0x1347dfd90_0, 0;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x1347dff90_0;
    %assign/vec4 v0x1347dfe20_0, 0;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x1347dff90_0;
    %assign/vec4 v0x1347dfef0_0, 0;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x1347df6b0;
T_106 ;
    %wait E_0x1347dfad0;
    %load/vec4 v0x1347dfba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_106.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %jmp T_106.4;
T_106.0 ;
    %load/vec4 v0x1347e01f0_0;
    %store/vec4 v0x1347e0030_0, 0, 32;
    %jmp T_106.4;
T_106.1 ;
    %load/vec4 v0x1347e0290_0;
    %store/vec4 v0x1347e0030_0, 0, 32;
    %jmp T_106.4;
T_106.2 ;
    %load/vec4 v0x1347e0350_0;
    %store/vec4 v0x1347e0030_0, 0, 32;
    %jmp T_106.4;
T_106.3 ;
    %load/vec4 v0x1347e03e0_0;
    %store/vec4 v0x1347e0030_0, 0, 32;
    %jmp T_106.4;
T_106.4 ;
    %pop/vec4 1;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x1347e3f30;
T_107 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e4390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1347e42f0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x1347e42f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1347e4420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347e42f0_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x1347e3500;
T_108 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e5620_0;
    %load/vec4 v0x1347e4780_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1347e5280_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x1347e4e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x1347e5280_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1347e5280_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x1347e3500;
T_109 ;
    %wait E_0x1347e3ea0;
    %load/vec4 v0x1347e5280_0;
    %load/vec4 v0x1347e5430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347e5820_0;
    %and;
    %store/vec4 v0x1347e4780_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x1347e3500;
T_110 ;
    %wait E_0x1347e3cb0;
    %load/vec4 v0x1347e5820_0;
    %store/vec4 v0x1347e4e60_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x1347e3500;
T_111 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e5620_0;
    %load/vec4 v0x1347e45b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1347e4a30_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x1347e4cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x1347e4a30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1347e4a30_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x1347e3500;
T_112 ;
    %wait E_0x1347e3e40;
    %load/vec4 v0x1347e4a30_0;
    %load/vec4 v0x1347e4b60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347e4cb0_0;
    %and;
    %store/vec4 v0x1347e45b0_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x1347e3500;
T_113 ;
    %wait E_0x1347e3cf0;
    %load/vec4 v0x1347e4780_0;
    %store/vec4 v0x1347e4cb0_0, 0, 1;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x1347e3500;
T_114 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e5620_0;
    %load/vec4 v0x1347e4860_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1347e5590_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x1347e4ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x1347e5590_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1347e5590_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x1347e3500;
T_115 ;
    %wait E_0x1347e3dc0;
    %load/vec4 v0x1347e5590_0;
    %load/vec4 v0x1347e54e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347e4ef0_0;
    %and;
    %store/vec4 v0x1347e4860_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x1347e3500;
T_116 ;
    %wait E_0x1347e3d70;
    %load/vec4 v0x1347e45b0_0;
    %store/vec4 v0x1347e4ef0_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x1347e3500;
T_117 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e5620_0;
    %load/vec4 v0x1347e46e0_0;
    %or;
    %load/vec4 v0x1347e5960_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x1347e5a00_0;
    %assign/vec4 v0x1347e51f0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x1347e4dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x1347e51f0_0;
    %load/vec4 v0x1347e5a00_0;
    %add;
    %assign/vec4 v0x1347e51f0_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x1347e3500;
T_118 ;
    %wait E_0x1347e3d70;
    %load/vec4 v0x1347e45b0_0;
    %store/vec4 v0x1347e46e0_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x1347e3500;
T_119 ;
    %wait E_0x1347e3cf0;
    %load/vec4 v0x1347e4780_0;
    %store/vec4 v0x1347e4dd0_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x1347e3500;
T_120 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e5620_0;
    %load/vec4 v0x1347e46e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1347e5130_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x1347e4650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x1347e51f0_0;
    %assign/vec4 v0x1347e5130_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x1347e4d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x1347e5130_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1347e5130_0, 0;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x1347e3500;
T_121 ;
    %wait E_0x1347e3cf0;
    %load/vec4 v0x1347e4780_0;
    %store/vec4 v0x1347e4650_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x1347e3500;
T_122 ;
    %wait E_0x1347e3cb0;
    %load/vec4 v0x1347e5820_0;
    %store/vec4 v0x1347e4d40_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x1347e3500;
T_123 ;
    %wait E_0x1347e3c30;
    %load/vec4 v0x1347e53a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x1347e5590_0;
    %load/vec4 v0x1347e5280_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1347e5590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1347e5280_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x1347e5310_0, 0, 6;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x1347e3500;
T_124 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e5620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347e58d0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x1347e5820_0;
    %assign/vec4 v0x1347e58d0_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x1347e3500;
T_125 ;
    %wait E_0x1347e3be0;
    %load/vec4 v0x1347e5820_0;
    %load/vec4 v0x1347e58d0_0;
    %inv;
    %and;
    %store/vec4 v0x1347e5960_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x1347e3500;
T_126 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e5620_0;
    %load/vec4 v0x1347e49a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1347e56d0_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x1347e4f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x1347e56d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1347e56d0_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x1347e3500;
T_127 ;
    %wait E_0x1347e3b70;
    %load/vec4 v0x1347e56d0_0;
    %load/vec4 v0x1347e5770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347e4f90_0;
    %and;
    %store/vec4 v0x1347e49a0_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x1347e3500;
T_128 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e5620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347e4c20_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x1347e48f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1347e4c20_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x1347e70e0;
T_129 ;
    %wait E_0x1347e74a0;
    %load/vec4 v0x1347e74f0_0;
    %pad/u 16;
    %load/vec4 v0x1347e75b0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1347e7650_0, 0, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x1347e76f0;
T_130 ;
    %wait E_0x1347e7ae0;
    %load/vec4 v0x1347e7b30_0;
    %pad/u 16;
    %load/vec4 v0x1347e7bf0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1347e7c90_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x1347e7d30;
T_131 ;
    %wait E_0x1347e8100;
    %load/vec4 v0x1347e8160_0;
    %pad/u 16;
    %load/vec4 v0x1347e8220_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1347e82c0_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x1347e95a0;
T_132 ;
    %wait E_0x1347e99f0;
    %load/vec4 v0x1347e9bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_132.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_132.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_132.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_132.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_132.12, 6;
    %jmp T_132.13;
T_132.0 ;
    %load/vec4 v0x1347e9a50_0;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.1 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.2 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.3 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.4 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.5 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.6 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.7 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.8 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.9 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.10 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.11 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0x1347e9a50_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x1347e9b10_0, 0, 20;
    %jmp T_132.13;
T_132.13 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x1347e6510;
T_133 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e6d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1347e6af0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x1347e6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x1347e69c0_0;
    %assign/vec4 v0x1347e6af0_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x1347e6510;
T_134 ;
    %wait E_0x1347e68d0;
    %load/vec4 v0x1347e69c0_0;
    %load/vec4 v0x1347e6af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0x1347e6af0_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x1347e69c0_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x1347e6c50_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x1347e6510;
T_135 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e6d70_0;
    %load/vec4 v0x1347e6b80_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347e6e10_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x1347e6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x1347e6e10_0;
    %inv;
    %assign/vec4 v0x1347e6e10_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x1347e6510;
T_136 ;
    %wait E_0x1347e6870;
    %load/vec4 v0x1347e6e10_0;
    %load/vec4 v0x1347e6f30_0;
    %and;
    %assign/vec4 v0x1347e6ce0_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x1347e6510;
T_137 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e6d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1347e6a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347e6fd0_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x1347e6b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.2, 8;
    %load/vec4 v0x1347e6c50_0;
    %jmp/1 T_137.3, 8;
T_137.2 ; End of true expr.
    %load/vec4 v0x1347e69c0_0;
    %jmp/0 T_137.3, 8;
 ; End of false expr.
    %blend;
T_137.3;
    %assign/vec4 v0x1347e6a60_0, 0;
    %load/vec4 v0x1347e6b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.4, 8;
    %load/vec4 v0x1347e6ce0_0;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %load/vec4 v0x1347e6f30_0;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %assign/vec4 v0x1347e6fd0_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x1347e8fe0;
T_138 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e9400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347e9360_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x1347e9360_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1347e9510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347e9360_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x1347e8950;
T_139 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e8ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1347e8e30_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x1347e8e30_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1347e8f50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347e8e30_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x1347e8360;
T_140 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e8800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1347e8760_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x1347e8760_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1347e8890_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347e8760_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x1347e5c30;
T_141 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347eac10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347ea930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347eaa50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347eab70_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x1347ea4d0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1347ea770_0;
    %and;
    %assign/vec4 v0x1347ea930_0, 0;
    %load/vec4 v0x1347ea4d0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1347ea9c0_0;
    %and;
    %assign/vec4 v0x1347eaa50_0, 0;
    %load/vec4 v0x1347ea4d0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1347eaae0_0;
    %and;
    %assign/vec4 v0x1347eab70_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x1347e5c30;
T_142 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347eac10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1347ea6c0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x1347ea630_0;
    %load/vec4 v0x1347ea930_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1347ea930_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1347eaa50_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1347eaa50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1347eab70_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1347eab70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1347ea6c0_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x1347e5c30;
T_143 ;
    %wait E_0x1347e64b0;
    %load/vec4 v0x1347ea210_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x1347ea6c0_0;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x1347ea630_0, 0, 21;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x1347e5c30;
T_144 ;
    %wait E_0x1347e6460;
    %load/vec4 v0x1347ea6c0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1347ea580_0, 0, 20;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x1347e5c30;
T_145 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347eac10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347e9db0_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x1347ea6c0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1347ea6c0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1347eb060_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1347e9db0_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x1347e5c30;
T_146 ;
    %wait E_0x1347e6410;
    %load/vec4 v0x1347ea180_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1347eb060_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1347ea210_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x1347e1720;
T_147 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e1f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x1347e1ce0_0;
    %load/vec4 v0x1347e1bb0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1347e1ef0, 0, 4;
T_147.0 ;
    %load/vec4 v0x1347e1bb0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347e1ef0, 4;
    %assign/vec4 v0x1347e1d70_0, 0;
    %load/vec4 v0x1347e1b00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347e1ef0, 4;
    %assign/vec4 v0x1347e1e40_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x1347e20e0;
T_148 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347e2980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x1347e26f0_0;
    %load/vec4 v0x1347e25c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1347e28e0, 0, 4;
T_148.0 ;
    %load/vec4 v0x1347e25c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347e28e0, 4;
    %assign/vec4 v0x1347e2780_0, 0;
    %load/vec4 v0x1347e2510_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347e28e0, 4;
    %assign/vec4 v0x1347e2830_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x1347ec440;
T_149 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347ecca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x1347eca10_0;
    %load/vec4 v0x1347ec8e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1347ecc00, 0, 4;
T_149.0 ;
    %load/vec4 v0x1347ec8e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347ecc00, 4;
    %assign/vec4 v0x1347ecaa0_0, 0;
    %load/vec4 v0x1347ec830_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347ecc00, 4;
    %assign/vec4 v0x1347ecb50_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x1347de990;
T_150 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347eefa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347eee50_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x1347ef8d0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_150.2, 4;
    %load/vec4 v0x1347ee730_0;
    %assign/vec4 v0x1347eee50_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x1347ef8d0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_150.4, 4;
    %load/vec4 v0x1347ee7c0_0;
    %pad/u 32;
    %assign/vec4 v0x1347eee50_0, 0;
T_150.4 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x1347de990;
T_151 ;
    %wait E_0x1347dfb50;
    %load/vec4 v0x1347eefa0_0;
    %load/vec4 v0x1347eef00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347eef00_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x1347ef650_0;
    %load/vec4 v0x1347eef00_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1347eef00_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x1347f0c70;
T_152 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f16b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347f12d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347f1360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347f13f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1347f14c0_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x1347f1a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x1347f1170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %jmp T_152.8;
T_152.4 ;
    %load/vec4 v0x1347f1560_0;
    %assign/vec4 v0x1347f12d0_0, 0;
    %jmp T_152.8;
T_152.5 ;
    %load/vec4 v0x1347f1560_0;
    %assign/vec4 v0x1347f1360_0, 0;
    %jmp T_152.8;
T_152.6 ;
    %load/vec4 v0x1347f1560_0;
    %assign/vec4 v0x1347f13f0_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x1347f1560_0;
    %assign/vec4 v0x1347f14c0_0, 0;
    %jmp T_152.8;
T_152.8 ;
    %pop/vec4 1;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x1347f0c70;
T_153 ;
    %wait E_0x1347f10a0;
    %load/vec4 v0x1347f1170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_153.3, 6;
    %jmp T_153.4;
T_153.0 ;
    %load/vec4 v0x1347f17c0_0;
    %store/vec4 v0x1347f1600_0, 0, 32;
    %jmp T_153.4;
T_153.1 ;
    %load/vec4 v0x1347f1860_0;
    %store/vec4 v0x1347f1600_0, 0, 32;
    %jmp T_153.4;
T_153.2 ;
    %load/vec4 v0x1347f1920_0;
    %store/vec4 v0x1347f1600_0, 0, 32;
    %jmp T_153.4;
T_153.3 ;
    %load/vec4 v0x1347f19b0_0;
    %store/vec4 v0x1347f1600_0, 0, 32;
    %jmp T_153.4;
T_153.4 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x1347f5500;
T_154 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f5960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1347f58c0_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x1347f58c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1347f59f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347f58c0_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x1347f4ad0;
T_155 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f6bf0_0;
    %load/vec4 v0x1347f5d50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1347f6850_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x1347f6430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x1347f6850_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1347f6850_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x1347f4ad0;
T_156 ;
    %wait E_0x1347f5470;
    %load/vec4 v0x1347f6850_0;
    %load/vec4 v0x1347f6a00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347f6df0_0;
    %and;
    %store/vec4 v0x1347f5d50_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x1347f4ad0;
T_157 ;
    %wait E_0x1347f5280;
    %load/vec4 v0x1347f6df0_0;
    %store/vec4 v0x1347f6430_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x1347f4ad0;
T_158 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f6bf0_0;
    %load/vec4 v0x1347f5b80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1347f6000_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x1347f6280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x1347f6000_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1347f6000_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x1347f4ad0;
T_159 ;
    %wait E_0x1347f5410;
    %load/vec4 v0x1347f6000_0;
    %load/vec4 v0x1347f6130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347f6280_0;
    %and;
    %store/vec4 v0x1347f5b80_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x1347f4ad0;
T_160 ;
    %wait E_0x1347f52c0;
    %load/vec4 v0x1347f5d50_0;
    %store/vec4 v0x1347f6280_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x1347f4ad0;
T_161 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f6bf0_0;
    %load/vec4 v0x1347f5e30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1347f6b60_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x1347f64c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x1347f6b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1347f6b60_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x1347f4ad0;
T_162 ;
    %wait E_0x1347f5390;
    %load/vec4 v0x1347f6b60_0;
    %load/vec4 v0x1347f6ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347f64c0_0;
    %and;
    %store/vec4 v0x1347f5e30_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x1347f4ad0;
T_163 ;
    %wait E_0x1347f5340;
    %load/vec4 v0x1347f5b80_0;
    %store/vec4 v0x1347f64c0_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x1347f4ad0;
T_164 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f6bf0_0;
    %load/vec4 v0x1347f5cb0_0;
    %or;
    %load/vec4 v0x1347f6f30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x1347f6fd0_0;
    %assign/vec4 v0x1347f67c0_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x1347f63a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x1347f67c0_0;
    %load/vec4 v0x1347f6fd0_0;
    %add;
    %assign/vec4 v0x1347f67c0_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x1347f4ad0;
T_165 ;
    %wait E_0x1347f5340;
    %load/vec4 v0x1347f5b80_0;
    %store/vec4 v0x1347f5cb0_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x1347f4ad0;
T_166 ;
    %wait E_0x1347f52c0;
    %load/vec4 v0x1347f5d50_0;
    %store/vec4 v0x1347f63a0_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x1347f4ad0;
T_167 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f6bf0_0;
    %load/vec4 v0x1347f5cb0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1347f6700_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x1347f5c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x1347f67c0_0;
    %assign/vec4 v0x1347f6700_0, 0;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x1347f6310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x1347f6700_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1347f6700_0, 0;
T_167.4 ;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x1347f4ad0;
T_168 ;
    %wait E_0x1347f52c0;
    %load/vec4 v0x1347f5d50_0;
    %store/vec4 v0x1347f5c20_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x1347f4ad0;
T_169 ;
    %wait E_0x1347f5280;
    %load/vec4 v0x1347f6df0_0;
    %store/vec4 v0x1347f6310_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x1347f4ad0;
T_170 ;
    %wait E_0x1347f5200;
    %load/vec4 v0x1347f6970_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x1347f6b60_0;
    %load/vec4 v0x1347f6850_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1347f6b60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1347f6850_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x1347f68e0_0, 0, 6;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x1347f4ad0;
T_171 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f6bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347f6ea0_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x1347f6df0_0;
    %assign/vec4 v0x1347f6ea0_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x1347f4ad0;
T_172 ;
    %wait E_0x1347f51b0;
    %load/vec4 v0x1347f6df0_0;
    %load/vec4 v0x1347f6ea0_0;
    %inv;
    %and;
    %store/vec4 v0x1347f6f30_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x1347f4ad0;
T_173 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f6bf0_0;
    %load/vec4 v0x1347f5f70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1347f6ca0_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x1347f6560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x1347f6ca0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1347f6ca0_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x1347f4ad0;
T_174 ;
    %wait E_0x1347f5140;
    %load/vec4 v0x1347f6ca0_0;
    %load/vec4 v0x1347f6d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1347f6560_0;
    %and;
    %store/vec4 v0x1347f5f70_0, 0, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x1347f4ad0;
T_175 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f6bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347f61f0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x1347f5ec0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1347f61f0_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x1347f86b0;
T_176 ;
    %wait E_0x1347f8a70;
    %load/vec4 v0x1347f8ac0_0;
    %pad/u 16;
    %load/vec4 v0x1347f8b80_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1347f8c20_0, 0, 16;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x1347f8cc0;
T_177 ;
    %wait E_0x1347f90b0;
    %load/vec4 v0x1347f9100_0;
    %pad/u 16;
    %load/vec4 v0x1347f91c0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1347f9260_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x1347f9300;
T_178 ;
    %wait E_0x1347f96d0;
    %load/vec4 v0x1347f9730_0;
    %pad/u 16;
    %load/vec4 v0x1347f97f0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1347f9890_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x1347fab70;
T_179 ;
    %wait E_0x1347fafc0;
    %load/vec4 v0x1347fb180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_179.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_179.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_179.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_179.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_179.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_179.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_179.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_179.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_179.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_179.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_179.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_179.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_179.12, 6;
    %jmp T_179.13;
T_179.0 ;
    %load/vec4 v0x1347fb020_0;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.1 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.2 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.3 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.4 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.5 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.6 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.7 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.8 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.9 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.10 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.11 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.12 ;
    %load/vec4 v0x1347fb020_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x1347fb0e0_0, 0, 20;
    %jmp T_179.13;
T_179.13 ;
    %pop/vec4 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x1347f7ae0;
T_180 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f8340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1347f80c0_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x1347f8500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x1347f7f90_0;
    %assign/vec4 v0x1347f80c0_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x1347f7ae0;
T_181 ;
    %wait E_0x1347f7ea0;
    %load/vec4 v0x1347f7f90_0;
    %load/vec4 v0x1347f80c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x1347f80c0_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x1347f7f90_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x1347f8220_0, 0;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x1347f7ae0;
T_182 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f8340_0;
    %load/vec4 v0x1347f8150_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347f83e0_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x1347f8500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x1347f83e0_0;
    %inv;
    %assign/vec4 v0x1347f83e0_0, 0;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x1347f7ae0;
T_183 ;
    %wait E_0x1347f7e40;
    %load/vec4 v0x1347f83e0_0;
    %load/vec4 v0x1347f8500_0;
    %and;
    %assign/vec4 v0x1347f82b0_0, 0;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x1347f7ae0;
T_184 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f8340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1347f8030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347f85a0_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x1347f8150_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.2, 8;
    %load/vec4 v0x1347f8220_0;
    %jmp/1 T_184.3, 8;
T_184.2 ; End of true expr.
    %load/vec4 v0x1347f7f90_0;
    %jmp/0 T_184.3, 8;
 ; End of false expr.
    %blend;
T_184.3;
    %assign/vec4 v0x1347f8030_0, 0;
    %load/vec4 v0x1347f8150_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %load/vec4 v0x1347f82b0_0;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %load/vec4 v0x1347f8500_0;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %assign/vec4 v0x1347f85a0_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x1347fa5b0;
T_185 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347fa9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347fa930_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x1347fa930_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1347faae0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347fa930_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x1347f9f20;
T_186 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347fa490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1347fa400_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x1347fa400_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1347fa520_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347fa400_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x1347f9930;
T_187 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1347f9d30_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x1347f9d30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1347f9e60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1347f9d30_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x1347f7200;
T_188 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347fc1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347fbf00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347fc020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1347fc140_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x1347fbaa0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1347fbd40_0;
    %and;
    %assign/vec4 v0x1347fbf00_0, 0;
    %load/vec4 v0x1347fbaa0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1347fbf90_0;
    %and;
    %assign/vec4 v0x1347fc020_0, 0;
    %load/vec4 v0x1347fbaa0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1347fc0b0_0;
    %and;
    %assign/vec4 v0x1347fc140_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x1347f7200;
T_189 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347fc1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1347fbc90_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x1347fbc00_0;
    %load/vec4 v0x1347fbf00_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1347fbf00_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1347fc020_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1347fc020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1347fc140_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1347fc140_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1347fbc90_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x1347f7200;
T_190 ;
    %wait E_0x1347f7a80;
    %load/vec4 v0x1347fb7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x1347fbc90_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x1347fbc00_0, 0, 21;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x1347f7200;
T_191 ;
    %wait E_0x1347f7a30;
    %load/vec4 v0x1347fbc90_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1347fbb50_0, 0, 20;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x1347f7200;
T_192 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347fc1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1347fb380_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x1347fbc90_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1347fbc90_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1347fc630_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1347fb380_0, 0;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x1347f7200;
T_193 ;
    %wait E_0x1347f79e0;
    %load/vec4 v0x1347fb750_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1347fc630_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1347fb7e0_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x1347f2cf0;
T_194 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f3560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v0x1347f32b0_0;
    %load/vec4 v0x1347f3180_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1347f34c0, 0, 4;
T_194.0 ;
    %load/vec4 v0x1347f3180_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347f34c0, 4;
    %assign/vec4 v0x1347f3340_0, 0;
    %load/vec4 v0x1347f30d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347f34c0, 4;
    %assign/vec4 v0x1347f3410_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x1347f36b0;
T_195 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347f3f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0x1347f3cc0_0;
    %load/vec4 v0x1347f3b90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1347f3eb0, 0, 4;
T_195.0 ;
    %load/vec4 v0x1347f3b90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347f3eb0, 4;
    %assign/vec4 v0x1347f3d50_0, 0;
    %load/vec4 v0x1347f3ae0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347f3eb0, 4;
    %assign/vec4 v0x1347f3e00_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x1347fda10;
T_196 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1347fe270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x1347fdfe0_0;
    %load/vec4 v0x1347fdeb0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1347fe1d0, 0, 4;
T_196.0 ;
    %load/vec4 v0x1347fdeb0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347fe1d0, 4;
    %assign/vec4 v0x1347fe070_0, 0;
    %load/vec4 v0x1347fde00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1347fe1d0, 4;
    %assign/vec4 v0x1347fe120_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x1347eff70;
T_197 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1350045f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1350044a0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x135004ee0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x1347ffd00_0;
    %assign/vec4 v0x1350044a0_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x135004ee0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_197.4, 4;
    %load/vec4 v0x1347ffd90_0;
    %pad/u 32;
    %assign/vec4 v0x1350044a0_0, 0;
T_197.4 ;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x1347eff70;
T_198 ;
    %wait E_0x1347f1120;
    %load/vec4 v0x1350045f0_0;
    %load/vec4 v0x135004550_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135004550_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x135004ca0_0;
    %load/vec4 v0x135004550_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135004550_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x1347628a0;
T_199 ;
    %wait E_0x134623300;
    %load/vec4 v0x135005ba0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x1350055a0_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x1347628a0;
T_200 ;
    %wait E_0x1346232c0;
    %load/vec4 v0x1350055a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %jmp T_200.4;
T_200.0 ;
    %load/vec4 v0x135005ee0_0;
    %store/vec4 v0x135005e50_0, 0, 32;
    %jmp T_200.4;
T_200.1 ;
    %load/vec4 v0x135005f70_0;
    %store/vec4 v0x135005e50_0, 0, 32;
    %jmp T_200.4;
T_200.2 ;
    %load/vec4 v0x135006000_0;
    %store/vec4 v0x135005e50_0, 0, 32;
    %jmp T_200.4;
T_200.3 ;
    %load/vec4 v0x135006190_0;
    %store/vec4 v0x135005e50_0, 0, 32;
    %jmp T_200.4;
T_200.4 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x1347a6d10;
T_201 ;
    %wait E_0x13473cf70;
    %load/vec4 v0x135007040_0;
    %store/vec4 v0x135007e40_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x1347a6d10;
T_202 ;
    %wait E_0x134770b90;
    %load/vec4 v0x1350078e0_0;
    %store/vec4 v0x135007ed0_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x1347a6d10;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135007040_0, 0, 1;
T_203.0 ;
    %delay 5, 0;
    %load/vec4 v0x135007040_0;
    %inv;
    %store/vec4 v0x135007040_0, 0, 1;
    %jmp T_203.0;
    %end;
    .thread T_203;
    .scope S_0x1347a6d10;
T_204 ;
    %vpi_call 2 132 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 133 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1347a6d10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135007e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1350082e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1350080a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135008370_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135008250_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135008130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135008010_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1350078e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.1, 5;
    %jmp/1 T_204.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134635860;
    %jmp T_204.0;
T_204.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1350078e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.3, 5;
    %jmp/1 T_204.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134635860;
    %jmp T_204.2;
T_204.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1350078e0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_204.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.5, 5;
    %jmp/1 T_204.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134635860;
    %jmp T_204.4;
T_204.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1347ce060_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x13477f030;
    %join;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x13478a540;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1350073e0_0, 0, 32;
    %load/vec4 v0x1350073e0_0;
    %pad/s 8;
    %store/vec4 v0x135006d00_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x135006b40;
    %join;
    %load/vec4 v0x1350073e0_0;
    %pad/s 8;
    %store/vec4 v0x135006f80_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x135006dc0;
    %join;
    %vpi_call 2 161 "$display", "-------- iteration %0d ----------", v0x1350073e0_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x1347b21e0;
    %join;
    %load/vec4 v0x1350073e0_0;
    %pad/s 8;
    %store/vec4 v0x1347d1090_0, 0, 8;
    %load/vec4 v0x135007530_0;
    %subi 1, 0, 3;
    %store/vec4 v0x1347d3240_0, 0, 3;
    %load/vec4 v0x1350070f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x134629370_0, 0, 8;
    %load/vec4 v0x1350076f0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x1347d35f0_0, 0, 3;
    %load/vec4 v0x135007d00_0;
    %store/vec4 v0x13472a2f0_0, 0, 8;
    %load/vec4 v0x135007490_0;
    %store/vec4 v0x1347d1480_0, 0, 1;
    %load/vec4 v0x135007a20_0;
    %subi 1, 0, 8;
    %store/vec4 v0x13472b6e0_0, 0, 8;
    %load/vec4 v0x135007b70_0;
    %store/vec4 v0x134729cc0_0, 0, 4;
    %load/vec4 v0x1350071a0_0;
    %store/vec4 v0x1346195d0_0, 0, 1;
    %load/vec4 v0x135007830_0;
    %store/vec4 v0x13472b4a0_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x1347b3090;
    %join;
    %load/vec4 v0x1350073e0_0;
    %pad/s 8;
    %store/vec4 v0x1347c7730_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x13478dc00;
    %join;
    %wait E_0x134635860;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_204.6 ;
    %load/vec4 v0x135007250_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_204.7, 5;
    %vpi_call 2 178 "$display", "r[%3d] ===> %10d, where input = %10d", v0x135007250_0, &A<v0x1347b42b0, v0x135007250_0 >, v0x13473a040_0 {0 0 0};
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_204.6;
T_204.7 ;
    %vpi_call 2 180 "$display", "-----------------------------------------------------------" {0 0 0};
    %load/vec4 v0x1350073e0_0;
    %pad/s 8;
    %store/vec4 v0x1347c8670_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x13478b3f0;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.9, 5;
    %jmp/1 T_204.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134635860;
    %jmp T_204.8;
T_204.9 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x1347b58a0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1350073e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135006a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135006a90_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135006840;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1350073e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135006a00_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x135006a90_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135006840;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_204.10 ;
    %load/vec4 v0x135007250_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.11, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x135007250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135007ad0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x135007250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135007980, 0, 4;
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_204.10;
T_204.11 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x1350073e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135006a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135006a90_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135006840;
    %join;
    %load/vec4 v0x1350073e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1350073e0_0, 0, 32;
    %vpi_call 2 214 "$display", "STATUS: Simulation complete" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
T_204.12 ;
    %load/vec4 v0x135007250_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_204.13, 5;
    %delay 5, 0;
    %vpi_call 2 219 "$display", "r[%3d] ===> %10d", v0x135007250_0, &A<v0x1347b42b0, v0x135007250_0 > {0 0 0};
    %load/vec4 v0x135007250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135007250_0, 0, 32;
    %jmp T_204.12;
T_204.13 ;
    %vpi_call 2 236 "$finish" {0 0 0};
    %end;
    .thread T_204;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
