// Seed: 3066498018
module module_0 (
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5
);
  assign id_4 = 1 < 1;
  integer id_6 = id_3 - id_1;
  assign id_3[1] = 1 ? id_5 : 1 * 1 - id_3;
  type_14(
      id_2, id_1, 1 & id_3, id_1
  );
  logic id_7;
  logic id_8;
  logic id_9;
  assign id_7 = 1;
  logic id_10;
  assign id_1 = id_6[1'b0];
  logic id_11;
  assign id_1 = id_6 + id_5;
endmodule
