23:47:47 INFO  : Registering command handlers for SDK TCF services
23:47:49 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\project_8\project_8.sdk\temp_xsdb_launch_script.tcl
23:47:55 INFO  : XSCT server has started successfully.
23:47:57 INFO  : Successfully done setting XSCT server connection channel  
23:47:57 INFO  : Successfully done setting SDK workspace  
23:47:57 INFO  : Processing command line option -hwspec D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper.hdf.
23:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:50:53 INFO  : 'jtag frequency' command is executed.
23:50:53 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:53 INFO  : Context for 'APU' is selected.
23:50:53 INFO  : System reset is completed.
23:50:56 INFO  : 'after 3000' command is executed.
23:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:50:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:59 INFO  : Context for 'APU' is selected.
23:50:59 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:59 INFO  : Context for 'APU' is selected.
23:50:59 INFO  : 'ps7_init' command is executed.
23:50:59 INFO  : 'ps7_post_config' command is executed.
23:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:00 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:00 INFO  : 'con' command is executed.
23:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:51:00 INFO  : Disconnected from the channel tcfchan#1.
23:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:53:07 INFO  : 'jtag frequency' command is executed.
23:53:07 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:07 INFO  : Context for 'APU' is selected.
23:53:07 INFO  : System reset is completed.
23:53:10 INFO  : 'after 3000' command is executed.
23:53:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:53:13 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:53:13 INFO  : Context for 'APU' is selected.
23:53:14 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:53:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:14 INFO  : Context for 'APU' is selected.
23:53:15 INFO  : 'ps7_init' command is executed.
23:53:15 INFO  : 'ps7_post_config' command is executed.
23:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:15 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:12 INFO  : Disconnected from the channel tcfchan#2.
23:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:55:20 INFO  : 'jtag frequency' command is executed.
23:55:21 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:21 INFO  : Context for 'APU' is selected.
23:55:21 INFO  : System reset is completed.
23:55:24 INFO  : 'after 3000' command is executed.
23:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:55:26 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:55:26 INFO  : Context for 'APU' is selected.
23:55:28 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:28 INFO  : Context for 'APU' is selected.
23:55:28 INFO  : 'ps7_init' command is executed.
23:55:28 INFO  : 'ps7_post_config' command is executed.
23:55:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:29 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:29 INFO  : 'con' command is executed.
23:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:55:29 INFO  : Disconnected from the channel tcfchan#3.
23:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:56:02 INFO  : 'jtag frequency' command is executed.
23:56:02 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:02 INFO  : Context for 'APU' is selected.
23:56:02 INFO  : System reset is completed.
23:56:05 INFO  : 'after 3000' command is executed.
23:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:56:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:56:07 INFO  : Context for 'APU' is selected.
23:56:09 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:09 INFO  : Context for 'APU' is selected.
23:56:09 INFO  : 'ps7_init' command is executed.
23:56:09 INFO  : 'ps7_post_config' command is executed.
23:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:10 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:10 INFO  : 'con' command is executed.
23:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:56:10 INFO  : Disconnected from the channel tcfchan#4.
23:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:57:22 INFO  : 'jtag frequency' command is executed.
23:57:22 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:22 INFO  : Context for 'APU' is selected.
23:57:23 INFO  : System reset is completed.
23:57:26 INFO  : 'after 3000' command is executed.
23:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:57:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:57:28 INFO  : Context for 'APU' is selected.
23:57:30 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:30 INFO  : Context for 'APU' is selected.
23:57:30 INFO  : 'ps7_init' command is executed.
23:57:30 INFO  : 'ps7_post_config' command is executed.
23:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:30 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:21 INFO  : Disconnected from the channel tcfchan#5.
23:59:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:59:22 INFO  : 'jtag frequency' command is executed.
23:59:22 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:22 INFO  : Context for 'APU' is selected.
23:59:23 INFO  : System reset is completed.
23:59:26 INFO  : 'after 3000' command is executed.
23:59:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:59:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:59:28 INFO  : Context for 'APU' is selected.
23:59:30 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:30 INFO  : Context for 'APU' is selected.
23:59:30 INFO  : 'ps7_init' command is executed.
23:59:30 INFO  : 'ps7_post_config' command is executed.
23:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:31 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:10 INFO  : Disconnected from the channel tcfchan#6.
00:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:00:11 INFO  : 'jtag frequency' command is executed.
00:00:11 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:11 INFO  : Context for 'APU' is selected.
00:00:11 INFO  : System reset is completed.
00:00:14 INFO  : 'after 3000' command is executed.
00:00:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:00:17 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:00:17 INFO  : Context for 'APU' is selected.
00:00:18 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:00:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:19 INFO  : Context for 'APU' is selected.
00:00:19 INFO  : 'ps7_init' command is executed.
00:00:19 INFO  : 'ps7_post_config' command is executed.
00:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:19 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:03 INFO  : Disconnected from the channel tcfchan#7.
00:07:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:07:17 INFO  : 'jtag frequency' command is executed.
00:07:17 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:17 INFO  : Context for 'APU' is selected.
00:07:17 INFO  : System reset is completed.
00:07:20 INFO  : 'after 3000' command is executed.
00:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:07:22 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:07:22 INFO  : Context for 'APU' is selected.
00:07:24 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:24 INFO  : Context for 'APU' is selected.
00:07:24 INFO  : 'ps7_init' command is executed.
00:07:24 INFO  : 'ps7_post_config' command is executed.
00:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:25 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:13 INFO  : Disconnected from the channel tcfchan#8.
00:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:09:20 INFO  : 'jtag frequency' command is executed.
00:09:20 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:20 INFO  : Context for 'APU' is selected.
00:09:20 INFO  : System reset is completed.
00:09:23 INFO  : 'after 3000' command is executed.
00:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:09:25 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:09:26 INFO  : Context for 'APU' is selected.
00:09:27 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:27 INFO  : Context for 'APU' is selected.
00:09:28 INFO  : 'ps7_init' command is executed.
00:09:28 INFO  : 'ps7_post_config' command is executed.
00:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:28 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:33 INFO  : Disconnected from the channel tcfchan#9.
00:10:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:10:37 INFO  : 'jtag frequency' command is executed.
00:10:37 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:37 INFO  : Context for 'APU' is selected.
00:10:37 INFO  : System reset is completed.
00:10:40 INFO  : 'after 3000' command is executed.
00:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:10:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:10:43 INFO  : Context for 'APU' is selected.
00:10:45 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:45 INFO  : Context for 'APU' is selected.
00:10:45 INFO  : 'ps7_init' command is executed.
00:10:45 INFO  : 'ps7_post_config' command is executed.
00:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:45 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:22 INFO  : Disconnected from the channel tcfchan#10.
00:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:15:23 INFO  : 'jtag frequency' command is executed.
00:15:23 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:23 INFO  : Context for 'APU' is selected.
00:15:23 INFO  : System reset is completed.
00:15:26 INFO  : 'after 3000' command is executed.
00:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:15:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:15:29 INFO  : Context for 'APU' is selected.
00:15:30 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:30 INFO  : Context for 'APU' is selected.
00:15:31 INFO  : 'ps7_init' command is executed.
00:15:31 INFO  : 'ps7_post_config' command is executed.
00:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:31 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:43 INFO  : Disconnected from the channel tcfchan#11.
00:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:23:44 INFO  : 'jtag frequency' command is executed.
00:23:44 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:44 INFO  : Context for 'APU' is selected.
00:23:45 INFO  : System reset is completed.
00:23:48 INFO  : 'after 3000' command is executed.
00:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:23:50 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:23:50 INFO  : Context for 'APU' is selected.
00:23:51 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:51 INFO  : Context for 'APU' is selected.
00:23:52 INFO  : 'ps7_init' command is executed.
00:23:52 INFO  : 'ps7_post_config' command is executed.
00:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:52 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:52 INFO  : 'con' command is executed.
00:23:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:23:52 INFO  : Disconnected from the channel tcfchan#12.
00:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:34:54 INFO  : 'jtag frequency' command is executed.
00:34:54 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:54 INFO  : Context for 'APU' is selected.
00:34:54 INFO  : System reset is completed.
00:34:57 INFO  : 'after 3000' command is executed.
00:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:35:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:35:00 INFO  : Context for 'APU' is selected.
00:35:00 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:35:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:00 INFO  : Context for 'APU' is selected.
00:35:00 INFO  : 'ps7_init' command is executed.
00:35:00 INFO  : 'ps7_post_config' command is executed.
00:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:01 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:01 INFO  : 'con' command is executed.
00:35:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:35:01 INFO  : Disconnected from the channel tcfchan#13.
00:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:37:10 INFO  : 'jtag frequency' command is executed.
00:37:10 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:10 INFO  : Context for 'APU' is selected.
00:37:10 INFO  : System reset is completed.
00:37:13 INFO  : 'after 3000' command is executed.
00:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:37:16 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:37:16 INFO  : Context for 'APU' is selected.
00:37:17 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:17 INFO  : Context for 'APU' is selected.
00:37:18 INFO  : 'ps7_init' command is executed.
00:37:18 INFO  : 'ps7_post_config' command is executed.
00:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:18 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:18 INFO  : 'con' command is executed.
00:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:37:18 INFO  : Disconnected from the channel tcfchan#14.
00:39:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:39:59 INFO  : 'jtag frequency' command is executed.
00:39:59 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:59 INFO  : Context for 'APU' is selected.
00:39:59 INFO  : System reset is completed.
00:40:02 INFO  : 'after 3000' command is executed.
00:40:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:40:05 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:40:05 INFO  : Context for 'APU' is selected.
00:40:06 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:06 INFO  : Context for 'APU' is selected.
00:40:07 INFO  : 'ps7_init' command is executed.
00:40:07 INFO  : 'ps7_post_config' command is executed.
00:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:07 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:07 INFO  : 'con' command is executed.
00:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:40:07 INFO  : Disconnected from the channel tcfchan#15.
00:41:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:41:30 INFO  : 'jtag frequency' command is executed.
00:41:30 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:30 INFO  : Context for 'APU' is selected.
00:41:30 INFO  : System reset is completed.
00:41:33 INFO  : 'after 3000' command is executed.
00:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:41:35 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:41:35 INFO  : Context for 'APU' is selected.
00:41:37 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:37 INFO  : Context for 'APU' is selected.
00:41:37 INFO  : 'ps7_init' command is executed.
00:41:37 INFO  : 'ps7_post_config' command is executed.
00:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:38 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:38 INFO  : 'con' command is executed.
00:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:41:38 INFO  : Disconnected from the channel tcfchan#16.
00:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:42:40 INFO  : 'jtag frequency' command is executed.
00:42:40 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:40 INFO  : Context for 'APU' is selected.
00:42:41 INFO  : System reset is completed.
00:42:44 INFO  : 'after 3000' command is executed.
00:42:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:42:46 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:42:46 INFO  : Context for 'APU' is selected.
00:42:48 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:42:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:48 INFO  : Context for 'APU' is selected.
00:42:48 INFO  : 'ps7_init' command is executed.
00:42:48 INFO  : 'ps7_post_config' command is executed.
00:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:48 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:48 INFO  : 'con' command is executed.
00:42:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:42:48 INFO  : Disconnected from the channel tcfchan#17.
00:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:47:03 INFO  : 'jtag frequency' command is executed.
00:47:03 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:47:03 INFO  : Context for 'APU' is selected.
00:47:03 INFO  : System reset is completed.
00:47:06 INFO  : 'after 3000' command is executed.
00:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:47:09 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:47:09 INFO  : Context for 'APU' is selected.
00:47:10 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:47:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:10 INFO  : Context for 'APU' is selected.
00:47:11 INFO  : 'ps7_init' command is executed.
00:47:11 INFO  : 'ps7_post_config' command is executed.
00:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:11 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:15 INFO  : Disconnected from the channel tcfchan#18.
00:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:48:33 INFO  : 'jtag frequency' command is executed.
00:48:33 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:48:33 INFO  : Context for 'APU' is selected.
00:48:33 INFO  : System reset is completed.
00:48:36 INFO  : 'after 3000' command is executed.
00:48:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:48:39 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:48:39 INFO  : Context for 'APU' is selected.
00:48:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:48:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:40 INFO  : Context for 'APU' is selected.
00:48:41 INFO  : 'ps7_init' command is executed.
00:48:41 INFO  : 'ps7_post_config' command is executed.
00:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:41 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:24 INFO  : Disconnected from the channel tcfchan#19.
00:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:51:29 INFO  : 'jtag frequency' command is executed.
00:51:29 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:30 INFO  : Context for 'APU' is selected.
00:51:30 INFO  : System reset is completed.
00:51:33 INFO  : 'after 3000' command is executed.
00:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:51:35 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:51:35 INFO  : Context for 'APU' is selected.
00:51:37 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:51:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:37 INFO  : Context for 'APU' is selected.
00:51:37 INFO  : 'ps7_init' command is executed.
00:51:37 INFO  : 'ps7_post_config' command is executed.
00:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:37 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:25 INFO  : Disconnected from the channel tcfchan#20.
01:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:00:32 INFO  : 'jtag frequency' command is executed.
01:00:32 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:32 INFO  : Context for 'APU' is selected.
01:00:32 INFO  : System reset is completed.
01:00:35 INFO  : 'after 3000' command is executed.
01:00:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:00:37 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:00:38 INFO  : Context for 'APU' is selected.
01:00:39 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:39 INFO  : Context for 'APU' is selected.
01:00:40 INFO  : 'ps7_init' command is executed.
01:00:40 INFO  : 'ps7_post_config' command is executed.
01:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:40 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:40 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:40 INFO  : 'con' command is executed.
01:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:00:40 INFO  : Disconnected from the channel tcfchan#21.
01:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:04:23 INFO  : 'jtag frequency' command is executed.
01:04:23 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:23 INFO  : Context for 'APU' is selected.
01:04:23 INFO  : System reset is completed.
01:04:26 INFO  : 'after 3000' command is executed.
01:04:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:04:29 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:04:29 INFO  : Context for 'APU' is selected.
01:04:31 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:04:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:31 INFO  : Context for 'APU' is selected.
01:04:31 INFO  : 'ps7_init' command is executed.
01:04:31 INFO  : 'ps7_post_config' command is executed.
01:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:31 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:31 INFO  : 'con' command is executed.
01:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:04:31 INFO  : Disconnected from the channel tcfchan#22.
01:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:07:47 INFO  : 'jtag frequency' command is executed.
01:07:47 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:47 INFO  : Context for 'APU' is selected.
01:07:47 INFO  : System reset is completed.
01:07:50 INFO  : 'after 3000' command is executed.
01:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:07:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:07:52 INFO  : Context for 'APU' is selected.
01:07:54 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:54 INFO  : Context for 'APU' is selected.
01:07:54 INFO  : 'ps7_init' command is executed.
01:07:54 INFO  : 'ps7_post_config' command is executed.
01:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:55 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:55 INFO  : 'con' command is executed.
01:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:07:55 INFO  : Disconnected from the channel tcfchan#23.
01:09:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:09:47 INFO  : 'jtag frequency' command is executed.
01:09:47 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:09:47 INFO  : Context for 'APU' is selected.
01:09:47 INFO  : System reset is completed.
01:09:50 INFO  : 'after 3000' command is executed.
01:09:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:09:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:09:52 INFO  : Context for 'APU' is selected.
01:09:54 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:09:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:54 INFO  : Context for 'APU' is selected.
01:09:54 INFO  : 'ps7_init' command is executed.
01:09:54 INFO  : 'ps7_post_config' command is executed.
01:09:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:54 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:17 INFO  : Disconnected from the channel tcfchan#24.
01:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:18:43 INFO  : 'jtag frequency' command is executed.
01:18:43 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:43 INFO  : Context for 'APU' is selected.
01:18:43 INFO  : System reset is completed.
01:18:46 INFO  : 'after 3000' command is executed.
01:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:18:48 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:18:48 INFO  : Context for 'APU' is selected.
01:18:50 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:18:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:50 INFO  : Context for 'APU' is selected.
01:18:50 INFO  : 'ps7_init' command is executed.
01:18:50 INFO  : 'ps7_post_config' command is executed.
01:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:51 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:51 INFO  : 'con' command is executed.
01:18:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:18:51 INFO  : Disconnected from the channel tcfchan#25.
01:19:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:19:32 INFO  : 'jtag frequency' command is executed.
01:19:32 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:19:32 INFO  : Context for 'APU' is selected.
01:19:33 INFO  : System reset is completed.
01:19:36 INFO  : 'after 3000' command is executed.
01:19:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:19:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:19:38 INFO  : Context for 'APU' is selected.
01:19:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:19:40 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:40 INFO  : Context for 'APU' is selected.
01:19:40 INFO  : 'ps7_init' command is executed.
01:19:40 INFO  : 'ps7_post_config' command is executed.
01:19:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:40 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:19:40 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:41 INFO  : 'con' command is executed.
01:19:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:19:41 INFO  : Disconnected from the channel tcfchan#26.
01:20:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:20:20 INFO  : 'jtag frequency' command is executed.
01:20:20 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:20:20 INFO  : Context for 'APU' is selected.
01:20:20 INFO  : System reset is completed.
01:20:23 INFO  : 'after 3000' command is executed.
01:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:20:25 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:20:26 INFO  : Context for 'APU' is selected.
01:20:27 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:20:27 INFO  : 'configparams force-mem-access 1' command is executed.
01:20:27 INFO  : Context for 'APU' is selected.
01:20:28 INFO  : 'ps7_init' command is executed.
01:20:28 INFO  : 'ps7_post_config' command is executed.
01:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:28 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:20:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:28 INFO  : 'con' command is executed.
01:20:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:20:28 INFO  : Disconnected from the channel tcfchan#27.
01:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:21:11 INFO  : 'jtag frequency' command is executed.
01:21:11 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:11 INFO  : Context for 'APU' is selected.
01:21:11 INFO  : System reset is completed.
01:21:14 INFO  : 'after 3000' command is executed.
01:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:21:16 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:21:16 INFO  : Context for 'APU' is selected.
01:21:18 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:18 INFO  : Context for 'APU' is selected.
01:21:18 INFO  : 'ps7_init' command is executed.
01:21:18 INFO  : 'ps7_post_config' command is executed.
01:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:19 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:19 INFO  : 'con' command is executed.
01:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:21:19 INFO  : Disconnected from the channel tcfchan#28.
01:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:29:21 INFO  : 'jtag frequency' command is executed.
01:29:21 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:21 INFO  : Context for 'APU' is selected.
01:29:22 INFO  : System reset is completed.
01:29:25 INFO  : 'after 3000' command is executed.
01:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:29:27 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:29:27 INFO  : Context for 'APU' is selected.
01:29:29 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:29 INFO  : Context for 'APU' is selected.
01:29:29 INFO  : 'ps7_init' command is executed.
01:29:29 INFO  : 'ps7_post_config' command is executed.
01:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:30 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:30 INFO  : 'con' command is executed.
01:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:29:30 INFO  : Disconnected from the channel tcfchan#29.
01:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:30:52 INFO  : 'jtag frequency' command is executed.
01:30:52 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:52 INFO  : Context for 'APU' is selected.
01:30:52 INFO  : System reset is completed.
01:30:55 INFO  : 'after 3000' command is executed.
01:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:30:58 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:30:58 INFO  : Context for 'APU' is selected.
01:30:59 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:59 INFO  : Context for 'APU' is selected.
01:31:00 INFO  : 'ps7_init' command is executed.
01:31:00 INFO  : 'ps7_post_config' command is executed.
01:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:00 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:00 INFO  : 'con' command is executed.
01:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:31:00 INFO  : Disconnected from the channel tcfchan#30.
01:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:32:23 INFO  : 'jtag frequency' command is executed.
01:32:23 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:23 INFO  : Context for 'APU' is selected.
01:32:23 INFO  : System reset is completed.
01:32:26 INFO  : 'after 3000' command is executed.
01:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:32:29 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:32:29 INFO  : Context for 'APU' is selected.
01:32:31 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:31 INFO  : Context for 'APU' is selected.
01:32:31 INFO  : 'ps7_init' command is executed.
01:32:31 INFO  : 'ps7_post_config' command is executed.
01:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:31 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:32 INFO  : 'con' command is executed.
01:32:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:32:32 INFO  : Disconnected from the channel tcfchan#31.
01:32:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:32:59 INFO  : 'jtag frequency' command is executed.
01:32:59 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:59 INFO  : Context for 'APU' is selected.
01:32:59 INFO  : System reset is completed.
01:33:02 INFO  : 'after 3000' command is executed.
01:33:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:33:04 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:33:04 INFO  : Context for 'APU' is selected.
01:33:06 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:33:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:06 INFO  : Context for 'APU' is selected.
01:33:06 INFO  : 'ps7_init' command is executed.
01:33:06 INFO  : 'ps7_post_config' command is executed.
01:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:07 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:07 INFO  : 'con' command is executed.
01:33:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:33:07 INFO  : Disconnected from the channel tcfchan#32.
01:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:34:21 INFO  : 'jtag frequency' command is executed.
01:34:21 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:21 INFO  : Context for 'APU' is selected.
01:34:21 INFO  : System reset is completed.
01:34:24 INFO  : 'after 3000' command is executed.
01:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:34:26 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:34:26 INFO  : Context for 'APU' is selected.
01:34:28 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:28 INFO  : Context for 'APU' is selected.
01:34:29 INFO  : 'ps7_init' command is executed.
01:34:29 INFO  : 'ps7_post_config' command is executed.
01:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:29 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:29 INFO  : 'con' command is executed.
01:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:34:29 INFO  : Disconnected from the channel tcfchan#33.
01:35:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:35:16 INFO  : 'jtag frequency' command is executed.
01:35:16 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:35:16 INFO  : Context for 'APU' is selected.
01:35:16 INFO  : System reset is completed.
01:35:19 INFO  : 'after 3000' command is executed.
01:35:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:35:22 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:35:22 INFO  : Context for 'APU' is selected.
01:35:23 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:35:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:23 INFO  : Context for 'APU' is selected.
01:35:24 INFO  : 'ps7_init' command is executed.
01:35:24 INFO  : 'ps7_post_config' command is executed.
01:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:24 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:24 INFO  : 'con' command is executed.
01:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:35:24 INFO  : Disconnected from the channel tcfchan#34.
01:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:36:42 INFO  : 'jtag frequency' command is executed.
01:36:42 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:36:42 INFO  : Context for 'APU' is selected.
01:36:42 INFO  : System reset is completed.
01:36:45 INFO  : 'after 3000' command is executed.
01:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:36:47 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:36:47 INFO  : Context for 'APU' is selected.
01:36:49 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:36:49 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:49 INFO  : Context for 'APU' is selected.
01:36:49 INFO  : 'ps7_init' command is executed.
01:36:49 INFO  : 'ps7_post_config' command is executed.
01:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:50 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:50 INFO  : 'con' command is executed.
01:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:36:50 INFO  : Disconnected from the channel tcfchan#35.
01:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:37:48 INFO  : 'jtag frequency' command is executed.
01:37:48 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:48 INFO  : Context for 'APU' is selected.
01:37:48 INFO  : System reset is completed.
01:37:51 INFO  : 'after 3000' command is executed.
01:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:37:54 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:37:54 INFO  : Context for 'APU' is selected.
01:37:55 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:37:55 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:55 INFO  : Context for 'APU' is selected.
01:37:56 INFO  : 'ps7_init' command is executed.
01:37:56 INFO  : 'ps7_post_config' command is executed.
01:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:56 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:56 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:56 INFO  : 'con' command is executed.
01:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:37:56 INFO  : Disconnected from the channel tcfchan#36.
01:43:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:43:54 INFO  : 'jtag frequency' command is executed.
01:43:54 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:54 INFO  : Context for 'APU' is selected.
01:43:54 INFO  : System reset is completed.
01:43:57 INFO  : 'after 3000' command is executed.
01:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:44:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:44:00 INFO  : Context for 'APU' is selected.
01:44:02 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:02 INFO  : Context for 'APU' is selected.
01:44:02 INFO  : 'ps7_init' command is executed.
01:44:02 INFO  : 'ps7_post_config' command is executed.
01:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:02 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:02 INFO  : 'con' command is executed.
01:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:44:02 INFO  : Disconnected from the channel tcfchan#37.
01:46:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:46:57 INFO  : 'jtag frequency' command is executed.
01:46:57 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:46:57 INFO  : Context for 'APU' is selected.
01:46:57 INFO  : System reset is completed.
01:47:00 INFO  : 'after 3000' command is executed.
01:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:47:03 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:47:03 INFO  : Context for 'APU' is selected.
01:47:05 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:05 INFO  : Context for 'APU' is selected.
01:47:05 INFO  : 'ps7_init' command is executed.
01:47:05 INFO  : 'ps7_post_config' command is executed.
01:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:05 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:05 INFO  : 'con' command is executed.
01:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:47:05 INFO  : Disconnected from the channel tcfchan#38.
01:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:48:12 INFO  : 'jtag frequency' command is executed.
01:48:12 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:48:12 INFO  : Context for 'APU' is selected.
01:48:13 INFO  : System reset is completed.
01:48:16 INFO  : 'after 3000' command is executed.
01:48:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:48:18 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:48:18 INFO  : Context for 'APU' is selected.
01:48:19 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:48:19 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:19 INFO  : Context for 'APU' is selected.
01:48:20 INFO  : 'ps7_init' command is executed.
01:48:20 INFO  : 'ps7_post_config' command is executed.
01:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:20 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:48:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:48:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:48:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:20 INFO  : 'con' command is executed.
01:48:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:48:20 INFO  : Disconnected from the channel tcfchan#39.
01:49:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:49:19 INFO  : 'jtag frequency' command is executed.
01:49:19 INFO  : Sourcing of 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:49:19 INFO  : Context for 'APU' is selected.
01:49:19 INFO  : System reset is completed.
01:49:22 INFO  : 'after 3000' command is executed.
01:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:49:25 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:49:25 INFO  : Context for 'APU' is selected.
01:49:26 INFO  : Hardware design information is loaded from 'D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:49:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:26 INFO  : Context for 'APU' is selected.
01:49:27 INFO  : 'ps7_init' command is executed.
01:49:27 INFO  : 'ps7_post_config' command is executed.
01:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:27 INFO  : The application 'D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/project_8/project_8.sdk/test10/Debug/test10.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:27 INFO  : 'con' command is executed.
01:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:49:27 INFO  : Disconnected from the channel tcfchan#40.
