

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Fri Mar 21 12:05:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.147 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     43|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_64_1_1_U3401  |sparsemux_17_3_64_1_1  |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  43|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_41_fu_145_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln40_fu_139_p2  |      icmp|   0|  0|  12|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|           8|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    4|          8|
    |i_43_fu_66          |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    9|         18|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_43_fu_66   |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_40_1|  return value|
|result_l2_0_load      |   in|   64|     ap_none|                      result_l2_0_load|        scalar|
|result_l2_0_1_load    |   in|   64|     ap_none|                    result_l2_0_1_load|        scalar|
|result_l2_0_2_load    |   in|   64|     ap_none|                    result_l2_0_2_load|        scalar|
|result_l2_0_3_load    |   in|   64|     ap_none|                    result_l2_0_3_load|        scalar|
|result_l2_0_4_load    |   in|   64|     ap_none|                    result_l2_0_4_load|        scalar|
|result_l2_0_5_load    |   in|   64|     ap_none|                    result_l2_0_5_load|        scalar|
|result_l2_0_6_load    |   in|   64|     ap_none|                    result_l2_0_6_load|        scalar|
|result_l2_0_7_load    |   in|   64|     ap_none|                    result_l2_0_7_load|        scalar|
|input_T_0_3_address0  |  out|    3|   ap_memory|                           input_T_0_3|         array|
|input_T_0_3_ce0       |  out|    1|   ap_memory|                           input_T_0_3|         array|
|input_T_0_3_we0       |  out|    1|   ap_memory|                           input_T_0_3|         array|
|input_T_0_3_d0        |  out|   64|   ap_memory|                           input_T_0_3|         array|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

