{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760400403249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760400403250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 13 18:06:43 2025 " "Processing started: Mon Oct 13 18:06:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760400403250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400403250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lorenz_osc_dac -c lorenz_osc_dac " "Command: quartus_map --read_settings_files=on --write_settings_files=off lorenz_osc_dac -c lorenz_osc_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400403250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760400403554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760400403555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/scm_2_66.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/scm_2_66.v" { { "Info" "ISGN_ENTITY_NAME" "1 scm_2_66 " "Found entity 1: scm_2_66" {  } { { "../Practica3Active/Practica3/src/scm_2_66.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/scm_2_66.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/scm_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/scm_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 scm_10 " "Found entity 1: scm_10" {  } { { "../Practica3Active/Practica3/src/scm_10.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/scm_10.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/scm_0_01.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/scm_0_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 scm_0_01 " "Found entity 1: scm_0_01" {  } { { "../Practica3Active/Practica3/src/scm_0_01.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/scm_0_01.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/restador.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/restador.v" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "../Practica3Active/Practica3/src/restador.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/restador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../Practica3Active/Practica3/src/register.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../Practica3Active/Practica3/src/multiplier.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/multiplier.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 lorenz_osc " "Found entity 1: lorenz_osc" {  } { { "../Practica3Active/Practica3/src/lorenz_oscillator.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 lorenz_osc_dac " "Found entity 1: lorenz_osc_dac" {  } { { "../Practica3Active/Practica3/src/lorenz_osc_dac.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGShifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGShifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dacGShifter " "Found entity 1: dacGShifter" {  } { { "../Practica3Active/Practica3/src/dacGShifter.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGTimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGTimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dacGTimer " "Found entity 1: dacGTimer" {  } { { "../Practica3Active/Practica3/src/dacGTimer.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGReg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dacGReg " "Found entity 1: dacGReg" {  } { { "../Practica3Active/Practica3/src/dacGReg.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGCount.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGCount.v" { { "Info" "ISGN_ENTITY_NAME" "1 dacGCount " "Found entity 1: dacGCount" {  } { { "../Practica3Active/Practica3/src/dacGCount.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacFSM.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacFSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 dacFSM " "Found entity 1: dacFSM" {  } { { "../Practica3Active/Practica3/src/dacFSM.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dac7565.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dac7565.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC7565 " "Found entity 1: DAC7565" {  } { { "../Practica3Active/Practica3/src/dac7565.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dac7565.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../Practica3Active/Practica3/src/counter.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../Practica3Active/Practica3/src/adder.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400411799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400411799 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lorenz_osc lorenz_oscillator.v(10) " "Verilog HDL Parameter Declaration warning at lorenz_oscillator.v(10): Parameter Declaration in module \"lorenz_osc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Practica3Active/Practica3/src/lorenz_oscillator.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1760400411800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lorenz_osc_dac " "Elaborating entity \"lorenz_osc_dac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760400411875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lorenz_osc_dac.v(60) " "Verilog HDL assignment warning at lorenz_osc_dac.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../Practica3Active/Practica3/src/lorenz_osc_dac.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760400411877 "|lorenz_osc_dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lorenz_osc_dac.v(63) " "Verilog HDL assignment warning at lorenz_osc_dac.v(63): truncated value with size 32 to match size of target (13)" {  } { { "../Practica3Active/Practica3/src/lorenz_osc_dac.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760400411877 "|lorenz_osc_dac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lorenz_osc lorenz_osc:lorenz " "Elaborating entity \"lorenz_osc\" for hierarchy \"lorenz_osc:lorenz\"" {  } { { "../Practica3Active/Practica3/src/lorenz_osc_dac.v" "lorenz" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador lorenz_osc:lorenz\|restador:subs1 " "Elaborating entity \"restador\" for hierarchy \"lorenz_osc:lorenz\|restador:subs1\"" {  } { { "../Practica3Active/Practica3/src/lorenz_oscillator.v" "subs1" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scm_10 lorenz_osc:lorenz\|scm_10:scm1 " "Elaborating entity \"scm_10\" for hierarchy \"lorenz_osc:lorenz\|scm_10:scm1\"" {  } { { "../Practica3Active/Practica3/src/lorenz_oscillator.v" "scm1" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scm_0_01 lorenz_osc:lorenz\|scm_0_01:scm2 " "Elaborating entity \"scm_0_01\" for hierarchy \"lorenz_osc:lorenz\|scm_0_01:scm2\"" {  } { { "../Practica3Active/Practica3/src/lorenz_oscillator.v" "scm2" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder lorenz_osc:lorenz\|adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"lorenz_osc:lorenz\|adder:adder1\"" {  } { { "../Practica3Active/Practica3/src/lorenz_oscillator.v" "adder1" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier lorenz_osc:lorenz\|multiplier:mult1 " "Elaborating entity \"multiplier\" for hierarchy \"lorenz_osc:lorenz\|multiplier:mult1\"" {  } { { "../Practica3Active/Practica3/src/lorenz_oscillator.v" "mult1" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scm_2_66 lorenz_osc:lorenz\|scm_2_66:scm4 " "Elaborating entity \"scm_2_66\" for hierarchy \"lorenz_osc:lorenz\|scm_2_66:scm4\"" {  } { { "../Practica3Active/Practica3/src/lorenz_oscillator.v" "scm4" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter lorenz_osc:lorenz\|counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"lorenz_osc:lorenz\|counter:counter1\"" {  } { { "../Practica3Active/Practica3/src/lorenz_oscillator.v" "counter1" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register lorenz_osc:lorenz\|register:registrox " "Elaborating entity \"register\" for hierarchy \"lorenz_osc:lorenz\|register:registrox\"" {  } { { "../Practica3Active/Practica3/src/lorenz_oscillator.v" "registrox" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_oscillator.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC7565 DAC7565:DAC " "Elaborating entity \"DAC7565\" for hierarchy \"DAC7565:DAC\"" {  } { { "../Practica3Active/Practica3/src/lorenz_osc_dac.v" "DAC" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dacGReg DAC7565:DAC\|dacGReg:RegCh0 " "Elaborating entity \"dacGReg\" for hierarchy \"DAC7565:DAC\|dacGReg:RegCh0\"" {  } { { "../Practica3Active/Practica3/src/dac7565.v" "RegCh0" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dac7565.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dacGShifter DAC7565:DAC\|dacGShifter:Shifter " "Elaborating entity \"dacGShifter\" for hierarchy \"DAC7565:DAC\|dacGShifter:Shifter\"" {  } { { "../Practica3Active/Practica3/src/dac7565.v" "Shifter" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dac7565.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dacGCount DAC7565:DAC\|dacGCount:ChCount " "Elaborating entity \"dacGCount\" for hierarchy \"DAC7565:DAC\|dacGCount:ChCount\"" {  } { { "../Practica3Active/Practica3/src/dac7565.v" "ChCount" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dac7565.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 dacGCount.v(19) " "Verilog HDL assignment warning at dacGCount.v(19): truncated value with size 32 to match size of target (2)" {  } { { "../Practica3Active/Practica3/src/dacGCount.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGCount.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760400411919 "|lorenz_osc_dac|DAC7565:DAC|dacGCount:ChCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dacGCount DAC7565:DAC\|dacGCount:BitCount " "Elaborating entity \"dacGCount\" for hierarchy \"DAC7565:DAC\|dacGCount:BitCount\"" {  } { { "../Practica3Active/Practica3/src/dac7565.v" "BitCount" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dac7565.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dacGCount.v(19) " "Verilog HDL assignment warning at dacGCount.v(19): truncated value with size 32 to match size of target (5)" {  } { { "../Practica3Active/Practica3/src/dacGCount.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGCount.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760400411921 "|lorenz_osc_dac|DAC7565:DAC|dacGCount:BitCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dacGTimer DAC7565:DAC\|dacGTimer:ISPFreq " "Elaborating entity \"dacGTimer\" for hierarchy \"DAC7565:DAC\|dacGTimer:ISPFreq\"" {  } { { "../Practica3Active/Practica3/src/dac7565.v" "ISPFreq" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dac7565.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dacGTimer.v(19) " "Verilog HDL assignment warning at dacGTimer.v(19): truncated value with size 32 to match size of target (3)" {  } { { "../Practica3Active/Practica3/src/dacGTimer.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacGTimer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760400411922 "|lorenz_osc_dac|DAC7565:DAC|dacGTimer:ISPFreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dacFSM DAC7565:DAC\|dacFSM:Control " "Elaborating entity \"dacFSM\" for hierarchy \"DAC7565:DAC\|dacFSM:Control\"" {  } { { "../Practica3Active/Practica3/src/dac7565.v" "Control" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dac7565.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400411924 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dacFSM.v(19) " "Verilog HDL Case Statement information at dacFSM.v(19): all case item expressions in this case statement are onehot" {  } { { "../Practica3Active/Practica3/src/dacFSM.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/dacFSM.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760400411925 "|lorenz_osc_dac|DAC7565:DAC|dacFSM:Control"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lorenz_osc:lorenz\|multiplier:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lorenz_osc:lorenz\|multiplier:mult2\|Mult0\"" {  } { { "../Practica3Active/Practica3/src/multiplier.v" "Mult0" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/multiplier.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760400412968 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lorenz_osc:lorenz\|multiplier:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lorenz_osc:lorenz\|multiplier:mult1\|Mult0\"" {  } { { "../Practica3Active/Practica3/src/multiplier.v" "Mult0" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/multiplier.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1760400412968 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1760400412968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lorenz_osc:lorenz\|multiplier:mult2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lorenz_osc:lorenz\|multiplier:mult2\|lpm_mult:Mult0\"" {  } { { "../Practica3Active/Practica3/src/multiplier.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/multiplier.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400413037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lorenz_osc:lorenz\|multiplier:mult2\|lpm_mult:Mult0 " "Instantiated megafunction \"lorenz_osc:lorenz\|multiplier:mult2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760400413037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760400413037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760400413037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760400413037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760400413037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760400413037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760400413037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760400413037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760400413037 ""}  } { { "../Practica3Active/Practica3/src/multiplier.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/multiplier.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760400413037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760400413087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400413087 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "332 " "Ignored 332 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "332 " "Ignored 332 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1760400413639 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1760400413639 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Practica3Active/Practica3/src/register.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/register.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1760400413655 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1760400413655 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_LDAC GND " "Pin \"DAC_LDAC\" is stuck at GND" {  } { { "../Practica3Active/Practica3/src/lorenz_osc_dac.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760400413884 "|lorenz_osc_dac|DAC_LDAC"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_RST VCC " "Pin \"DAC_RST\" is stuck at VCC" {  } { { "../Practica3Active/Practica3/src/lorenz_osc_dac.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760400413884 "|lorenz_osc_dac|DAC_RST"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760400413884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760400414049 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1760400415045 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760400415309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760400415309 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRST " "No output dependent on input pin \"DRST\"" {  } { { "../Practica3Active/Practica3/src/lorenz_osc_dac.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760400415455 "|lorenz_osc_dac|DRST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1760400415455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1461 " "Implemented 1461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760400415456 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760400415456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1436 " "Implemented 1436 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760400415456 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1760400415456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760400415456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760400415471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 13 18:06:55 2025 " "Processing ended: Mon Oct 13 18:06:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760400415471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760400415471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760400415471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760400415471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1760400417106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760400417106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 13 18:06:56 2025 " "Processing started: Mon Oct 13 18:06:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760400417106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1760400417106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lorenz_osc_dac -c lorenz_osc_dac " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lorenz_osc_dac -c lorenz_osc_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1760400417107 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1760400417157 ""}
{ "Info" "0" "" "Project  = lorenz_osc_dac" {  } {  } 0 0 "Project  = lorenz_osc_dac" 0 0 "Fitter" 0 0 1760400417158 ""}
{ "Info" "0" "" "Revision = lorenz_osc_dac" {  } {  } 0 0 "Revision = lorenz_osc_dac" 0 0 "Fitter" 0 0 1760400417158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1760400417307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1760400417308 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lorenz_osc_dac 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lorenz_osc_dac\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1760400417322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760400417403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760400417403 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1760400417721 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1760400417727 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760400417804 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1760400417804 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/" { { 0 { 0 ""} 0 3789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760400417810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/" { { 0 { 0 ""} 0 3791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760400417810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/" { { 0 { 0 ""} 0 3793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760400417810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/" { { 0 { 0 ""} 0 3795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760400417810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/" { { 0 { 0 ""} 0 3797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760400417810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/" { { 0 { 0 ""} 0 3799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760400417810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/" { { 0 { 0 ""} 0 3801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760400417810 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/emilio/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/" { { 0 { 0 ""} 0 3803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760400417810 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1760400417810 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1760400417811 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1760400417811 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1760400417811 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1760400417811 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1760400417813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lorenz_osc_dac.sdc " "Synopsys Design Constraints File file not found: 'lorenz_osc_dac.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1760400418939 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1760400418940 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1760400418960 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1760400418961 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1760400418961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1760400419137 ""}  } { { "../Practica3Active/Practica3/src/lorenz_osc_dac.v" "" { Text "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Active/Practica3/src/lorenz_osc_dac.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/" { { 0 { 0 ""} 0 3784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1760400419137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1760400419725 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760400419727 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760400419728 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760400419732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760400419736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1760400419740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1760400419857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "136 Embedded multiplier block " "Packed 136 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1760400419859 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "104 " "Created 104 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1760400419859 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1760400419859 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760400420092 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1760400420100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1760400421528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760400421811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1760400421847 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1760400429525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760400429525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1760400430294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1760400432535 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1760400432535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1760400434017 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1760400434017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760400434023 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1760400434315 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760400434342 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760400434979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760400434981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760400435738 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760400436516 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/output_files/lorenz_osc_dac.fit.smsg " "Generated suppressed messages file /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/output_files/lorenz_osc_dac.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1760400436889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2105 " "Peak virtual memory: 2105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760400437304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 13 18:07:17 2025 " "Processing ended: Mon Oct 13 18:07:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760400437304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760400437304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760400437304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1760400437304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1760400438930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760400438931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 13 18:07:18 2025 " "Processing started: Mon Oct 13 18:07:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760400438931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1760400438931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lorenz_osc_dac -c lorenz_osc_dac " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lorenz_osc_dac -c lorenz_osc_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1760400438931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1760400439229 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1760400441448 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1760400441518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760400442298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 13 18:07:22 2025 " "Processing ended: Mon Oct 13 18:07:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760400442298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760400442298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760400442298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1760400442298 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1760400443036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1760400443861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760400443861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 13 18:07:23 2025 " "Processing started: Mon Oct 13 18:07:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760400443861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1760400443861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lorenz_osc_dac -c lorenz_osc_dac " "Command: quartus_sta lorenz_osc_dac -c lorenz_osc_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1760400443862 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1760400443915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1760400444067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1760400444067 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400444151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400444151 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lorenz_osc_dac.sdc " "Synopsys Design Constraints File file not found: 'lorenz_osc_dac.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1760400444641 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400444642 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1760400444649 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760400444649 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1760400444658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760400444658 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1760400444659 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1760400444667 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1760400444681 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1760400444688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.027 " "Worst-case setup slack is -14.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400444689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400444689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.027           -3065.084 CLK  " "  -14.027           -3065.084 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400444689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400444689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400444696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400444696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 CLK  " "    0.347               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400444696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400444696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760400444698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760400444700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400444702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400444702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1296.746 CLK  " "   -3.166           -1296.746 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400444702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400444702 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1760400444726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1760400444760 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1760400445601 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760400445727 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1760400445746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.734 " "Worst-case setup slack is -12.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400445748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400445748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.734           -2745.608 CLK  " "  -12.734           -2745.608 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400445748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400445748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400445755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400445755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLK  " "    0.312               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400445755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400445755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760400445756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760400445758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400445759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400445759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1293.904 CLK  " "   -3.166           -1293.904 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400445759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400445759 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1760400445783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760400446035 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1760400446042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.118 " "Worst-case setup slack is -5.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400446043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400446043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.118            -922.579 CLK  " "   -5.118            -922.579 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400446043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400446043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400446049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400446049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLK  " "    0.152               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400446049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400446049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760400446051 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760400446052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400446054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400446054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -776.270 CLK  " "   -3.000            -776.270 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760400446054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760400446054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1760400447069 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1760400447071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760400447109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 13 18:07:27 2025 " "Processing ended: Mon Oct 13 18:07:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760400447109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760400447109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760400447109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1760400447109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1760400448685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760400448686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 13 18:07:28 2025 " "Processing started: Mon Oct 13 18:07:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760400448686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1760400448686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lorenz_osc_dac -c lorenz_osc_dac " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lorenz_osc_dac -c lorenz_osc_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1760400448686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1760400449056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lorenz_osc_dac.vo /mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/simulation/questa/ simulation " "Generated file lorenz_osc_dac.vo in folder \"/mnt/1EFC8AD1FC8AA31F/Tareas/Otono25/Sistemas Embebidos/Practica3Quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760400449443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760400449476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 13 18:07:29 2025 " "Processing ended: Mon Oct 13 18:07:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760400449476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760400449476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760400449476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1760400449476 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1760400450145 ""}
