      Lattice Mapping Report File for Design Module 'smack_buds_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.0.0.24.1
Mapped on: Tue Dec  6 22:29:03 2022

Design Information
------------------

Command line:   map smack_buds_impl_1_syn.udb
     //vs-home/tlyons01/es4/smack_buds/smack_buds.pdc -o
     smack_buds_impl_1_map.udb -mp smack_buds_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 125 out of  5280 (2%)
   Number of I/O registers:      3 out of   117 (3%)
   Number of LUT4s:           750 out of  5280 (14%)
      Number of logic LUT4s:             480
      Number of inserted feedthru LUT4s:  15
      Number of replicated LUT4s:          1
      Number of ripple logic:            127 (254 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIO: 12
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 12 out of 36 (33%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 12 out of 39 (31%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             9 out of 30 (30%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  5
      Net internal25clk: 52 loads, 52 rising, 0 falling (Driver: Pin
     pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net internal60hzclk: 34 loads, 34 rising, 0 falling (Driver: Pin
     internalvga.i6_4_lut/OUT)
      Net ext12m_c: 1 loads, 1 rising, 0 falling (Driver: Port ext12m)
      Net tony_controller.counter[20]: 13 loads, 13 rising, 0 falling (Driver:
     Pin tony_controller.counter_271__i21/Q)
      Net tony_controller_clock_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     tony_controller.i1_4_lut_adj_55/OUT)
   Number of Clock Enables:  10
      Net VCC_net: 27 loads, 0 SLICEs
      Net n8619: 1 loads, 1 SLICEs
      Net n500: 6 loads, 6 SLICEs
      Net game.tony.phys_map.n3915: 4 loads, 4 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net game.tony.phys_map.n3932: 10 loads, 10 SLICEs
      Net game.tony.phys_map.n3913: 1 loads, 1 SLICEs
      Net game.tony.phys_map.n3909: 2 loads, 2 SLICEs
      Net game.tony.phys_map.n3911: 1 loads, 1 SLICEs
      Net tony_controller.n3890: 5 loads, 5 SLICEs
      Net tony_controller.n15: 8 loads, 8 SLICEs
   Number of LSRs:  8
      Net n3486: 5 loads, 5 SLICEs
      Net meta_state.not_first_time_N_423: 1 loads, 1 SLICEs
      Net tony_controller_buttons_signal[4]: 28 loads, 28 SLICEs
      Net n8307: 1 loads, 1 SLICEs
      Net col_10__N_34: 6 loads, 6 SLICEs
      Net row_10__N_46: 6 loads, 6 SLICEs
      Net game.tony.phys_map.n4150: 2 loads, 2 SLICEs
      Net tony_controller.counter_19__N_514: 11 loads, 11 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 74 loads
      Net tony_controller_buttons_signal[4]: 39 loads
      Net game.tony.yv_gl[4]: 37 loads
      Net game.tony.phys_map.n62[10]: 24 loads
      Net game.tony.phys_map.n30: 20 loads
      Net game.tony.phys_map.n644: 20 loads
      Net tony_controller_buttons_signal[2]: 18 loads
      Net drawing_tony_x_N_172[10]: 15 loads
      Net game.tony.phys_map.n609: 15 loads
      Net game.tony.phys_map.n62_adj_620[10]: 15 loads




   Number of warnings:  3
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: No port matched 'a'.
WARNING - map: Can't resolve object 'a' in constraint 'ldc_set_location -site
     {4} [get_ports a]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {4} [get_ports
     a]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[4]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[5]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| RGB[3]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[2]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[1]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[0]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tony_controller_latch| OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tony_controller_clock| OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ext12m              | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tony_controller_in  | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      ext12m_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     internal25clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     pll.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             0
  VCO Divider:                                  1
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          SHIFTREG_0deg
  PLLOUT_SELECT_PORTB:                          SHIFTREG_0deg
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 0
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0




                                    Page 3





ASIC Components
---------------

Instance Name: VSYNC_i1
         Type: IOLOGIC
Instance Name: HSYNC_i0
         Type: IOLOGIC
Instance Name: patternmaker/tony_run_map2/mux_81
         Type: EBR
Instance Name: patternmaker/tony_run_map2/mux_80
         Type: EBR
Instance Name: patternmaker/tony_run_map2/mux_79
         Type: EBR
Instance Name: patternmaker/tony_run_map1/mux_78
         Type: EBR
Instance Name: patternmaker/tony_run_map1/mux_77
         Type: EBR
Instance Name: patternmaker/tony_run_map1/mux_76
         Type: EBR
Instance Name: patternmaker/tony_map/mux_75
         Type: EBR
Instance Name: patternmaker/tony_map/mux_74
         Type: EBR
Instance Name: patternmaker/tony_map/mux_73
         Type: EBR
Instance Name: pll/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: tony_controller/shift_i0
         Type: IOLOGIC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 64 MB
























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor
     Corporation,  All rights reserved.
