// Seed: 3326006254
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10, id_11;
  final begin : LABEL_0
    begin : LABEL_0
      `define pp_12 0
    end
  end
  assign id_7 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1
);
  tri1 id_3;
  initial id_1 = id_3 / 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_6, id_7;
  wire id_8;
endmodule
