// Seed: 1096123922
module module_0 (
    input  wand  id_0,
    output logic id_1
);
  always_ff @(posedge 1 or posedge 1'h0) begin : LABEL_0
    id_1 = 1;
    id_1 <= 1;
  end
  wire id_3;
  assign module_1.type_1 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd53,
    parameter id_6 = 32'd92
) (
    input  wire  id_0,
    output logic id_1,
    input  logic id_2
);
  always @(id_0) id_1 <= id_2;
  assign id_1 = 1;
  assign id_1 = id_2;
  assign id_1 = id_2;
  wire id_4;
  defparam id_5.id_6 = id_4;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
