{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543967388944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543967388992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 17:49:46 2018 " "Processing started: Tue Dec 04 17:49:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543967388992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543967388992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543967388992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543967397029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543967397029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVIDER-behavioral " "Found design unit 1: DIVIDER-behavioral" {  } { { "DIVIDER.vhd" "" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/DIVIDER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543967445478 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER " "Found entity 1: DIVIDER" {  } { { "DIVIDER.vhd" "" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/DIVIDER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543967445478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543967445478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioural " "Found design unit 1: FSM-Behavioural" {  } { { "FSM.vhd" "" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543967445560 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543967445560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543967445560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic-behavioral " "Found design unit 1: traffic-behavioral" {  } { { "traffic.vhd" "" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/traffic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543967445785 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Found entity 1: traffic" {  } { { "traffic.vhd" "" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/traffic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543967445785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543967445785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic " "Elaborating entity \"traffic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543967446947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DIVIDER DIVIDER:A1 A:behavioral " "Elaborating entity \"DIVIDER\" using architecture \"A:behavioral\" for hierarchy \"DIVIDER:A1\"" {  } { { "traffic.vhd" "A1" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/traffic.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543967447612 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp DIVIDER.vhd(36) " "VHDL Process Statement warning at DIVIDER.vhd(36): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DIVIDER.vhd" "" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/DIVIDER.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543967447647 "|traffic|DIVIDER:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FSM FSM:A2 A:behavioural " "Elaborating entity \"FSM\" using architecture \"A:behavioural\" for hierarchy \"FSM:A2\"" {  } { { "traffic.vhd" "A2" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/traffic.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543967448168 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "FSM.vhd(28) " "VHDL Case Statement error at FSM.vhd(28): Case Statement choices must cover all possible values of expression" {  } { { "FSM.vhd" "" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/FSM.vhd" 28 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1543967448199 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FSM:A2 " "Can't elaborate user hierarchy \"FSM:A2\"" {  } { { "traffic.vhd" "A2" { Text "C:/Users/cathe/Documents/CREDENTIALS/UNT Documents/UNT 2018 Third Year/ENGR 2720/FINAL LAB REPORT/SIMPLETRAFFIC/traffic.vhd" 18 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543967448200 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543967449803 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 04 17:50:49 2018 " "Processing ended: Tue Dec 04 17:50:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543967449803 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543967449803 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543967449803 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543967449803 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543967451194 ""}
