#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ec1de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e9e160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1ee8070 .functor NOT 1, L_0x1eeac70, C4<0>, C4<0>, C4<0>;
L_0x1eeaa00 .functor XOR 5, L_0x1eea8c0, L_0x1eea960, C4<00000>, C4<00000>;
L_0x1eeab60 .functor XOR 5, L_0x1eeaa00, L_0x1eeaac0, C4<00000>, C4<00000>;
v0x1ee73f0_0 .net *"_ivl_10", 4 0, L_0x1eeaac0;  1 drivers
v0x1ee74f0_0 .net *"_ivl_12", 4 0, L_0x1eeab60;  1 drivers
v0x1ee75d0_0 .net *"_ivl_2", 4 0, L_0x1eea820;  1 drivers
v0x1ee7690_0 .net *"_ivl_4", 4 0, L_0x1eea8c0;  1 drivers
v0x1ee7770_0 .net *"_ivl_6", 4 0, L_0x1eea960;  1 drivers
v0x1ee78a0_0 .net *"_ivl_8", 4 0, L_0x1eeaa00;  1 drivers
v0x1ee7980_0 .var "clk", 0 0;
v0x1ee7a20_0 .var/2u "stats1", 159 0;
v0x1ee7ae0_0 .var/2u "strobe", 0 0;
v0x1ee7c30_0 .net "sum_dut", 4 0, L_0x1eea640;  1 drivers
v0x1ee7cf0_0 .net "sum_ref", 4 0, L_0x1ee83e0;  1 drivers
v0x1ee7d90_0 .net "tb_match", 0 0, L_0x1eeac70;  1 drivers
v0x1ee7e30_0 .net "tb_mismatch", 0 0, L_0x1ee8070;  1 drivers
v0x1ee7ef0_0 .net "x", 3 0, v0x1ee3840_0;  1 drivers
v0x1ee7fb0_0 .net "y", 3 0, v0x1ee3900_0;  1 drivers
L_0x1eea820 .concat [ 5 0 0 0], L_0x1ee83e0;
L_0x1eea8c0 .concat [ 5 0 0 0], L_0x1ee83e0;
L_0x1eea960 .concat [ 5 0 0 0], L_0x1eea640;
L_0x1eeaac0 .concat [ 5 0 0 0], L_0x1ee83e0;
L_0x1eeac70 .cmp/eeq 5, L_0x1eea820, L_0x1eeab60;
S_0x1ea7d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1e9e160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1ead950_0 .net *"_ivl_0", 4 0, L_0x1ee8100;  1 drivers
L_0x7f52a5131018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eab0e0_0 .net *"_ivl_3", 0 0, L_0x7f52a5131018;  1 drivers
v0x1ea8840_0 .net *"_ivl_4", 4 0, L_0x1ee8260;  1 drivers
L_0x7f52a5131060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ee30f0_0 .net *"_ivl_7", 0 0, L_0x7f52a5131060;  1 drivers
v0x1ee31d0_0 .net "sum", 4 0, L_0x1ee83e0;  alias, 1 drivers
v0x1ee3300_0 .net "x", 3 0, v0x1ee3840_0;  alias, 1 drivers
v0x1ee33e0_0 .net "y", 3 0, v0x1ee3900_0;  alias, 1 drivers
L_0x1ee8100 .concat [ 4 1 0 0], v0x1ee3840_0, L_0x7f52a5131018;
L_0x1ee8260 .concat [ 4 1 0 0], v0x1ee3900_0, L_0x7f52a5131060;
L_0x1ee83e0 .arith/sum 5, L_0x1ee8100, L_0x1ee8260;
S_0x1ee3540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1e9e160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1ee3760_0 .net "clk", 0 0, v0x1ee7980_0;  1 drivers
v0x1ee3840_0 .var "x", 3 0;
v0x1ee3900_0 .var "y", 3 0;
E_0x1eb1650/0 .event negedge, v0x1ee3760_0;
E_0x1eb1650/1 .event posedge, v0x1ee3760_0;
E_0x1eb1650 .event/or E_0x1eb1650/0, E_0x1eb1650/1;
S_0x1ee39e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1e9e160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1ee6ba0_0 .net "c1", 0 0, L_0x1ee8a40;  1 drivers
v0x1ee6c60_0 .net "c2", 0 0, L_0x1ee9230;  1 drivers
v0x1ee6d70_0 .net "c3", 0 0, L_0x1ee9a10;  1 drivers
v0x1ee6e60_0 .net "sum", 4 0, L_0x1eea640;  alias, 1 drivers
v0x1ee6f00_0 .net "x", 3 0, v0x1ee3840_0;  alias, 1 drivers
v0x1ee7060_0 .net "y", 3 0, v0x1ee3900_0;  alias, 1 drivers
L_0x1ee8b50 .part v0x1ee3840_0, 0, 1;
L_0x1ee8c80 .part v0x1ee3900_0, 0, 1;
L_0x1ee9340 .part v0x1ee3840_0, 1, 1;
L_0x1ee9470 .part v0x1ee3900_0, 1, 1;
L_0x1ee9b20 .part v0x1ee3840_0, 2, 1;
L_0x1ee9c50 .part v0x1ee3900_0, 2, 1;
L_0x1eea310 .part v0x1ee3840_0, 3, 1;
L_0x1eea440 .part v0x1ee3900_0, 3, 1;
LS_0x1eea640_0_0 .concat8 [ 1 1 1 1], L_0x1ee8590, L_0x1ee8eb0, L_0x1ee9640, L_0x1ee9e30;
LS_0x1eea640_0_4 .concat8 [ 1 0 0 0], L_0x1eea200;
L_0x1eea640 .concat8 [ 4 1 0 0], LS_0x1eea640_0_0, LS_0x1eea640_0_4;
S_0x1ee3bc0 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0x1ee39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ee8480 .functor XOR 1, L_0x1ee8b50, L_0x1ee8c80, C4<0>, C4<0>;
L_0x7f52a51310a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1ee8590 .functor XOR 1, L_0x1ee8480, L_0x7f52a51310a8, C4<0>, C4<0>;
L_0x1ee8650 .functor AND 1, L_0x1ee8b50, L_0x1ee8c80, C4<1>, C4<1>;
L_0x1ee8790 .functor AND 1, L_0x1ee8b50, L_0x7f52a51310a8, C4<1>, C4<1>;
L_0x1ee8880 .functor OR 1, L_0x1ee8650, L_0x1ee8790, C4<0>, C4<0>;
L_0x1ee8990 .functor AND 1, L_0x1ee8c80, L_0x7f52a51310a8, C4<1>, C4<1>;
L_0x1ee8a40 .functor OR 1, L_0x1ee8880, L_0x1ee8990, C4<0>, C4<0>;
v0x1ee3e50_0 .net *"_ivl_0", 0 0, L_0x1ee8480;  1 drivers
v0x1ee3f50_0 .net *"_ivl_10", 0 0, L_0x1ee8990;  1 drivers
v0x1ee4030_0 .net *"_ivl_4", 0 0, L_0x1ee8650;  1 drivers
v0x1ee4120_0 .net *"_ivl_6", 0 0, L_0x1ee8790;  1 drivers
v0x1ee4200_0 .net *"_ivl_8", 0 0, L_0x1ee8880;  1 drivers
v0x1ee4330_0 .net "a", 0 0, L_0x1ee8b50;  1 drivers
v0x1ee43f0_0 .net "b", 0 0, L_0x1ee8c80;  1 drivers
v0x1ee44b0_0 .net "cin", 0 0, L_0x7f52a51310a8;  1 drivers
v0x1ee4570_0 .net "cout", 0 0, L_0x1ee8a40;  alias, 1 drivers
v0x1ee4630_0 .net "sum", 0 0, L_0x1ee8590;  1 drivers
S_0x1ee4790 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0x1ee39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ee8e40 .functor XOR 1, L_0x1ee9340, L_0x1ee9470, C4<0>, C4<0>;
L_0x1ee8eb0 .functor XOR 1, L_0x1ee8e40, L_0x1ee8a40, C4<0>, C4<0>;
L_0x1ee8fb0 .functor AND 1, L_0x1ee9340, L_0x1ee9470, C4<1>, C4<1>;
L_0x1ee9020 .functor AND 1, L_0x1ee9340, L_0x1ee8a40, C4<1>, C4<1>;
L_0x1ee90c0 .functor OR 1, L_0x1ee8fb0, L_0x1ee9020, C4<0>, C4<0>;
L_0x1ee9180 .functor AND 1, L_0x1ee9470, L_0x1ee8a40, C4<1>, C4<1>;
L_0x1ee9230 .functor OR 1, L_0x1ee90c0, L_0x1ee9180, C4<0>, C4<0>;
v0x1ee49f0_0 .net *"_ivl_0", 0 0, L_0x1ee8e40;  1 drivers
v0x1ee4ad0_0 .net *"_ivl_10", 0 0, L_0x1ee9180;  1 drivers
v0x1ee4bb0_0 .net *"_ivl_4", 0 0, L_0x1ee8fb0;  1 drivers
v0x1ee4ca0_0 .net *"_ivl_6", 0 0, L_0x1ee9020;  1 drivers
v0x1ee4d80_0 .net *"_ivl_8", 0 0, L_0x1ee90c0;  1 drivers
v0x1ee4eb0_0 .net "a", 0 0, L_0x1ee9340;  1 drivers
v0x1ee4f70_0 .net "b", 0 0, L_0x1ee9470;  1 drivers
v0x1ee5030_0 .net "cin", 0 0, L_0x1ee8a40;  alias, 1 drivers
v0x1ee50d0_0 .net "cout", 0 0, L_0x1ee9230;  alias, 1 drivers
v0x1ee5200_0 .net "sum", 0 0, L_0x1ee8eb0;  1 drivers
S_0x1ee5390 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0x1ee39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ee95d0 .functor XOR 1, L_0x1ee9b20, L_0x1ee9c50, C4<0>, C4<0>;
L_0x1ee9640 .functor XOR 1, L_0x1ee95d0, L_0x1ee9230, C4<0>, C4<0>;
L_0x1ee9740 .functor AND 1, L_0x1ee9b20, L_0x1ee9c50, C4<1>, C4<1>;
L_0x1ee97b0 .functor AND 1, L_0x1ee9b20, L_0x1ee9230, C4<1>, C4<1>;
L_0x1ee9850 .functor OR 1, L_0x1ee9740, L_0x1ee97b0, C4<0>, C4<0>;
L_0x1ee9960 .functor AND 1, L_0x1ee9c50, L_0x1ee9230, C4<1>, C4<1>;
L_0x1ee9a10 .functor OR 1, L_0x1ee9850, L_0x1ee9960, C4<0>, C4<0>;
v0x1ee5600_0 .net *"_ivl_0", 0 0, L_0x1ee95d0;  1 drivers
v0x1ee56e0_0 .net *"_ivl_10", 0 0, L_0x1ee9960;  1 drivers
v0x1ee57c0_0 .net *"_ivl_4", 0 0, L_0x1ee9740;  1 drivers
v0x1ee58b0_0 .net *"_ivl_6", 0 0, L_0x1ee97b0;  1 drivers
v0x1ee5990_0 .net *"_ivl_8", 0 0, L_0x1ee9850;  1 drivers
v0x1ee5ac0_0 .net "a", 0 0, L_0x1ee9b20;  1 drivers
v0x1ee5b80_0 .net "b", 0 0, L_0x1ee9c50;  1 drivers
v0x1ee5c40_0 .net "cin", 0 0, L_0x1ee9230;  alias, 1 drivers
v0x1ee5ce0_0 .net "cout", 0 0, L_0x1ee9a10;  alias, 1 drivers
v0x1ee5e10_0 .net "sum", 0 0, L_0x1ee9640;  1 drivers
S_0x1ee5fa0 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0x1ee39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1ee9dc0 .functor XOR 1, L_0x1eea310, L_0x1eea440, C4<0>, C4<0>;
L_0x1ee9e30 .functor XOR 1, L_0x1ee9dc0, L_0x1ee9a10, C4<0>, C4<0>;
L_0x1ee9f30 .functor AND 1, L_0x1eea310, L_0x1eea440, C4<1>, C4<1>;
L_0x1ee9fa0 .functor AND 1, L_0x1eea310, L_0x1ee9a10, C4<1>, C4<1>;
L_0x1eea040 .functor OR 1, L_0x1ee9f30, L_0x1ee9fa0, C4<0>, C4<0>;
L_0x1eea150 .functor AND 1, L_0x1eea440, L_0x1ee9a10, C4<1>, C4<1>;
L_0x1eea200 .functor OR 1, L_0x1eea040, L_0x1eea150, C4<0>, C4<0>;
v0x1ee61e0_0 .net *"_ivl_0", 0 0, L_0x1ee9dc0;  1 drivers
v0x1ee62e0_0 .net *"_ivl_10", 0 0, L_0x1eea150;  1 drivers
v0x1ee63c0_0 .net *"_ivl_4", 0 0, L_0x1ee9f30;  1 drivers
v0x1ee64b0_0 .net *"_ivl_6", 0 0, L_0x1ee9fa0;  1 drivers
v0x1ee6590_0 .net *"_ivl_8", 0 0, L_0x1eea040;  1 drivers
v0x1ee66c0_0 .net "a", 0 0, L_0x1eea310;  1 drivers
v0x1ee6780_0 .net "b", 0 0, L_0x1eea440;  1 drivers
v0x1ee6840_0 .net "cin", 0 0, L_0x1ee9a10;  alias, 1 drivers
v0x1ee68e0_0 .net "cout", 0 0, L_0x1eea200;  1 drivers
v0x1ee6a10_0 .net "sum", 0 0, L_0x1ee9e30;  1 drivers
S_0x1ee71f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1e9e160;
 .timescale -12 -12;
E_0x1eb1b00 .event anyedge, v0x1ee7ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ee7ae0_0;
    %nor/r;
    %assign/vec4 v0x1ee7ae0_0, 0;
    %wait E_0x1eb1b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ee3540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eb1650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1ee3900_0, 0;
    %assign/vec4 v0x1ee3840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1e9e160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee7980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ee7ae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1e9e160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ee7980_0;
    %inv;
    %store/vec4 v0x1ee7980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1e9e160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ee3760_0, v0x1ee7e30_0, v0x1ee7ef0_0, v0x1ee7fb0_0, v0x1ee7cf0_0, v0x1ee7c30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1e9e160;
T_5 ;
    %load/vec4 v0x1ee7a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1ee7a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ee7a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1ee7a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ee7a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ee7a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ee7a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1e9e160;
T_6 ;
    %wait E_0x1eb1650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ee7a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee7a20_0, 4, 32;
    %load/vec4 v0x1ee7d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1ee7a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee7a20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ee7a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee7a20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1ee7cf0_0;
    %load/vec4 v0x1ee7cf0_0;
    %load/vec4 v0x1ee7c30_0;
    %xor;
    %load/vec4 v0x1ee7cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1ee7a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee7a20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1ee7a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ee7a20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q4j/iter0/response29/top_module.sv";
