# RTL design using Verilog with SKY130 Technology


![cover pic workshop](https://user-images.githubusercontent.com/92054999/165689301-956d3570-449c-4e84-adf4-aeab16164152.PNG)

## Brief Description of the Workshop
# *Index*
- [RTL design using Verilog with SKY130 Technology](https://github.com/ayushkashyap12/-sky130RTLDesignAndSynthesisWorkshop/edit/main/README.md#RTL-design-using-Verilog-with-SKY130Technology)
    - [Brief Description of the Workshop](https://github.com/ayushkashyap12/-sky130RTLDesignAndSynthesisWorkshop/edit/main/README.md#Brief-Description-of-the-Workshop)

 - [Day 1 - Introduction to Verilog RTL design and Synthesis](https://github.com/ayushkashyap12/-sky130RTLDesignAndSynthesisWorkshop/edit/main/README.md#Day1-Introduction-to-Verilog-RTL-design-and-Synthesis)
