============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 16:27:31 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-5007 WARNING: empty statement in sequential block in ../../../Src/uart_tx.v(100)
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 4 trigger nets, 4 data nets.
KIT-1004 : Chipwatcher code = 1001110100011100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=34) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=34) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1635/7 useful/useless nets, 959/2 useful/useless insts
SYN-1016 : Merged 12 instances.
SYN-1032 : 1516/2 useful/useless nets, 840/2 useful/useless insts
SYN-1032 : 1496/20 useful/useless nets, 1172/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 1394/15 useful/useless nets, 1070/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1678/2 useful/useless nets, 1357/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 109 (4.07), #lev = 5 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 132 (3.99), #lev = 4 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 266 instances into 132 LUTs, name keeping = 75%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 978 instances
RUN-0007 : 403 luts, 393 seqs, 93 mslices, 56 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1310 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 806 nets have 2 pins
RUN-1001 : 389 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     249     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     136     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 976 instances, 403 luts, 393 seqs, 149 slices, 23 macros(149 instances: 93 mslices 56 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 272242
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 976.
PHY-3001 : End clustering;  0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 170351, overlap = 27
PHY-3002 : Step(2): len = 114938, overlap = 27
PHY-3002 : Step(3): len = 81309.4, overlap = 22.5
PHY-3002 : Step(4): len = 70177.6, overlap = 27
PHY-3002 : Step(5): len = 59645.1, overlap = 27
PHY-3002 : Step(6): len = 54787.9, overlap = 24.75
PHY-3002 : Step(7): len = 46276.1, overlap = 22.5
PHY-3002 : Step(8): len = 44881.1, overlap = 22.5
PHY-3002 : Step(9): len = 40665.3, overlap = 22.5
PHY-3002 : Step(10): len = 39554.7, overlap = 22.5
PHY-3002 : Step(11): len = 37660.1, overlap = 22.5
PHY-3002 : Step(12): len = 36826.2, overlap = 22.5
PHY-3002 : Step(13): len = 35578.6, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10568e-05
PHY-3002 : Step(14): len = 36859.9, overlap = 22.5
PHY-3002 : Step(15): len = 36936.6, overlap = 22.5
PHY-3002 : Step(16): len = 36925.9, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.21137e-05
PHY-3002 : Step(17): len = 38033.7, overlap = 22.5
PHY-3002 : Step(18): len = 38240.9, overlap = 22.5
PHY-3002 : Step(19): len = 39323.8, overlap = 22.5
PHY-3002 : Step(20): len = 39519.2, overlap = 22.5
PHY-3002 : Step(21): len = 39222.1, overlap = 22.5
PHY-3002 : Step(22): len = 38003.8, overlap = 18
PHY-3002 : Step(23): len = 37391.3, overlap = 18
PHY-3002 : Step(24): len = 37341.6, overlap = 22.5
PHY-3002 : Step(25): len = 37555.8, overlap = 22.5
PHY-3002 : Step(26): len = 36813.5, overlap = 18
PHY-3002 : Step(27): len = 36760.8, overlap = 18
PHY-3002 : Step(28): len = 36897, overlap = 18
PHY-3002 : Step(29): len = 37342.2, overlap = 18
PHY-3002 : Step(30): len = 37724.5, overlap = 13.5
PHY-3002 : Step(31): len = 37737.9, overlap = 13.5
PHY-3002 : Step(32): len = 36481.1, overlap = 13.5
PHY-3002 : Step(33): len = 35780.7, overlap = 13.5
PHY-3002 : Step(34): len = 35449.9, overlap = 13.5
PHY-3002 : Step(35): len = 35909.6, overlap = 13.75
PHY-3002 : Step(36): len = 36046.7, overlap = 18.5
PHY-3002 : Step(37): len = 35989.7, overlap = 18.5
PHY-3002 : Step(38): len = 34470.1, overlap = 18.5
PHY-3002 : Step(39): len = 33184.9, overlap = 13.5
PHY-3002 : Step(40): len = 33286.1, overlap = 18
PHY-3002 : Step(41): len = 33473.5, overlap = 13.5
PHY-3002 : Step(42): len = 33545.4, overlap = 13.5
PHY-3002 : Step(43): len = 33518.6, overlap = 14.25
PHY-3002 : Step(44): len = 33182.9, overlap = 18.5
PHY-3002 : Step(45): len = 33122.5, overlap = 18.25
PHY-3002 : Step(46): len = 33308.1, overlap = 18.25
PHY-3002 : Step(47): len = 33546.7, overlap = 18
PHY-3002 : Step(48): len = 33159.2, overlap = 18
PHY-3002 : Step(49): len = 32525.8, overlap = 18
PHY-3002 : Step(50): len = 32003.3, overlap = 18
PHY-3002 : Step(51): len = 32112.5, overlap = 13.5
PHY-3002 : Step(52): len = 31988.4, overlap = 13.5
PHY-3002 : Step(53): len = 31332.2, overlap = 13.5
PHY-3002 : Step(54): len = 30734.6, overlap = 13.5
PHY-3002 : Step(55): len = 30864.8, overlap = 18
PHY-3002 : Step(56): len = 30702, overlap = 14
PHY-3002 : Step(57): len = 30253.6, overlap = 18.5
PHY-3002 : Step(58): len = 30003.3, overlap = 18.5
PHY-3002 : Step(59): len = 29880, overlap = 18.5
PHY-3002 : Step(60): len = 29881.1, overlap = 18.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.42274e-05
PHY-3002 : Step(61): len = 30120.5, overlap = 13.75
PHY-3002 : Step(62): len = 30138.7, overlap = 13.5
PHY-3002 : Step(63): len = 30210.4, overlap = 18
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.84548e-05
PHY-3002 : Step(64): len = 30266.3, overlap = 18
PHY-3002 : Step(65): len = 30271.6, overlap = 18
PHY-3002 : Step(66): len = 30283.5, overlap = 13.5
PHY-3002 : Step(67): len = 30306.1, overlap = 13.5
PHY-3002 : Step(68): len = 30288.9, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018803s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(69): len = 31793.7, overlap = 8.5
PHY-3002 : Step(70): len = 31920.7, overlap = 9.6875
PHY-3002 : Step(71): len = 30186.4, overlap = 15.9062
PHY-3002 : Step(72): len = 30445.8, overlap = 16.7188
PHY-3002 : Step(73): len = 29518.4, overlap = 20.7188
PHY-3002 : Step(74): len = 29566.1, overlap = 21.25
PHY-3002 : Step(75): len = 29345.5, overlap = 25.875
PHY-3002 : Step(76): len = 29195.1, overlap = 28.3125
PHY-3002 : Step(77): len = 28387.3, overlap = 29.9062
PHY-3002 : Step(78): len = 28233.2, overlap = 28.4688
PHY-3002 : Step(79): len = 27966.5, overlap = 25.8438
PHY-3002 : Step(80): len = 27945.4, overlap = 25.7812
PHY-3002 : Step(81): len = 27209.3, overlap = 26.2188
PHY-3002 : Step(82): len = 27388.8, overlap = 27.4062
PHY-3002 : Step(83): len = 27388.8, overlap = 27.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000303243
PHY-3002 : Step(84): len = 27933.7, overlap = 22.8438
PHY-3002 : Step(85): len = 28045.6, overlap = 22.8438
PHY-3002 : Step(86): len = 27761.4, overlap = 19.125
PHY-3002 : Step(87): len = 27821.8, overlap = 17.375
PHY-3002 : Step(88): len = 27902.6, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000606486
PHY-3002 : Step(89): len = 27507.9, overlap = 17
PHY-3002 : Step(90): len = 27507.9, overlap = 17
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83091e-05
PHY-3002 : Step(91): len = 29160.3, overlap = 32.2188
PHY-3002 : Step(92): len = 29328.3, overlap = 32.125
PHY-3002 : Step(93): len = 28915.6, overlap = 28.6875
PHY-3002 : Step(94): len = 29019.4, overlap = 29.5625
PHY-3002 : Step(95): len = 28931.8, overlap = 26.625
PHY-3002 : Step(96): len = 29196.7, overlap = 24.5938
PHY-3002 : Step(97): len = 29088.8, overlap = 24.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66183e-05
PHY-3002 : Step(98): len = 28656.3, overlap = 21.5625
PHY-3002 : Step(99): len = 28656.3, overlap = 21.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.32365e-05
PHY-3002 : Step(100): len = 28760.7, overlap = 23.4062
PHY-3002 : Step(101): len = 28760.7, overlap = 23.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000146473
PHY-3002 : Step(102): len = 29116.7, overlap = 22.7188
PHY-3002 : Step(103): len = 29116.7, overlap = 22.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000292946
PHY-3002 : Step(104): len = 29407.2, overlap = 22.2812
PHY-3002 : Step(105): len = 29407.2, overlap = 22.2812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000585892
PHY-3002 : Step(106): len = 29491.5, overlap = 21.3125
PHY-3002 : Step(107): len = 29535.8, overlap = 21.1875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00117178
PHY-3002 : Step(108): len = 29511.4, overlap = 21.0625
PHY-3002 : Step(109): len = 29497, overlap = 21.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00234357
PHY-3002 : Step(110): len = 29580, overlap = 21.4375
PHY-3002 : Step(111): len = 29584.6, overlap = 21.5312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00468714
PHY-3002 : Step(112): len = 29604.8, overlap = 22.2812
PHY-3002 : Step(113): len = 29604.8, overlap = 22.2812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00937428
PHY-3002 : Step(114): len = 29651.3, overlap = 21.875
PHY-3002 : Step(115): len = 29651.3, overlap = 21.875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0187486
PHY-3002 : Step(116): len = 29672.4, overlap = 22.0312
PHY-3002 : Step(117): len = 29672.4, overlap = 22.0312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0374971
PHY-3002 : Step(118): len = 29678.3, overlap = 22.4062
PHY-3002 : Step(119): len = 29697, overlap = 21.9375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0749942
PHY-3002 : Step(120): len = 29674.9, overlap = 21.625
PHY-3002 : Step(121): len = 29665.4, overlap = 21.7812
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.121341
PHY-3002 : Step(122): len = 29680.8, overlap = 21.1562
PHY-3002 : Step(123): len = 29680.8, overlap = 21.1562
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.196329
PHY-3002 : Step(124): len = 29659.2, overlap = 21.1562
PHY-3002 : Step(125): len = 29659.2, overlap = 21.1562
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.317661
PHY-3002 : Step(126): len = 29651.5, overlap = 21.0938
PHY-3002 : Step(127): len = 29651.5, overlap = 21.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.00 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1310.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33168, over cnt = 99(0%), over = 456, worst = 14
PHY-1001 : End global iterations;  0.104838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 14.91, top10 = 9.28, top15 = 6.73.
PHY-1001 : End incremental global routing;  0.179608s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (17.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4876, tnet num: 1308, tinst num: 976, tnode num: 6330, tedge num: 8145.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.174426s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.376045s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (62.3%)

OPT-1001 : Current memory(MB): used = 196, reserve = 160, peak = 196.
OPT-1001 : End physical optimization;  0.391575s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (59.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 403 LUT to BLE ...
SYN-4008 : Packed 403 LUT and 222 SEQ to BLE.
SYN-4003 : Packing 171 remaining SEQ's ...
SYN-4005 : Packed 100 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 474/798 primitive instances ...
PHY-3001 : End packing;  0.044817s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 454 instances
RUN-1001 : 210 mslices, 211 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1093 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 584 nets have 2 pins
RUN-1001 : 393 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 452 instances, 421 slices, 23 macros(149 instances: 93 mslices 56 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 29778.4, Over = 27.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.52539e-05
PHY-3002 : Step(128): len = 29238.6, overlap = 27.75
PHY-3002 : Step(129): len = 29334.8, overlap = 26
PHY-3002 : Step(130): len = 29267, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.05078e-05
PHY-3002 : Step(131): len = 29379.2, overlap = 24
PHY-3002 : Step(132): len = 29475.1, overlap = 24.5
PHY-3002 : Step(133): len = 29500.7, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000141016
PHY-3002 : Step(134): len = 29831.7, overlap = 22.5
PHY-3002 : Step(135): len = 29831.7, overlap = 22.5
PHY-3002 : Step(136): len = 29709.4, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.254616s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (24.5%)

PHY-3001 : Trial Legalized: Len = 39900.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00343937
PHY-3002 : Step(137): len = 38165.8, overlap = 0.5
PHY-3002 : Step(138): len = 35585.7, overlap = 4.75
PHY-3002 : Step(139): len = 33209.1, overlap = 7.25
PHY-3002 : Step(140): len = 32616.2, overlap = 8.5
PHY-3002 : Step(141): len = 32582.9, overlap = 7.75
PHY-3002 : Step(142): len = 32190.9, overlap = 9
PHY-3002 : Step(143): len = 31970.6, overlap = 9.5
PHY-3002 : Step(144): len = 31855.3, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00631469
PHY-3002 : Step(145): len = 31901.1, overlap = 9.5
PHY-3002 : Step(146): len = 31816.5, overlap = 10
PHY-3002 : Step(147): len = 31766.7, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0126294
PHY-3002 : Step(148): len = 31709.9, overlap = 9.75
PHY-3002 : Step(149): len = 31673.5, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005907s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 35452.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005695s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 35492.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/1093.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41224, over cnt = 112(0%), over = 170, worst = 4
PHY-1002 : len = 42280, over cnt = 35(0%), over = 42, worst = 3
PHY-1002 : len = 42744, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 42840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.134300s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (58.2%)

PHY-1001 : Congestion index: top1 = 26.55, top5 = 17.04, top10 = 11.61, top15 = 8.50.
PHY-1001 : End incremental global routing;  0.212713s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (73.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4137, tnet num: 1091, tinst num: 452, tnode num: 5231, tedge num: 7268.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.192684s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.425430s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (84.5%)

OPT-1001 : Current memory(MB): used = 199, reserve = 163, peak = 199.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001597s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 919/1093.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010134s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.55, top5 = 17.04, top10 = 11.61, top15 = 8.50.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.522050s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (83.8%)

RUN-1003 : finish command "place" in  8.519742s wall, 1.890625s user + 0.718750s system = 2.609375s CPU (30.6%)

RUN-1004 : used memory is 181 MB, reserved memory is 147 MB, peak memory is 200 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 454 instances
RUN-1001 : 210 mslices, 211 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1093 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 584 nets have 2 pins
RUN-1001 : 393 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4137, tnet num: 1091, tinst num: 452, tnode num: 5231, tedge num: 7268.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 210 mslices, 211 lslices, 18 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1091 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 560 clock pins, and constraint 1094 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40736, over cnt = 112(0%), over = 176, worst = 4
PHY-1002 : len = 41880, over cnt = 38(0%), over = 47, worst = 4
PHY-1002 : len = 42424, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 42520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.141592s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (44.1%)

PHY-1001 : Congestion index: top1 = 26.44, top5 = 16.99, top10 = 11.55, top15 = 8.45.
PHY-1001 : End global routing;  0.217594s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (50.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 227, reserve = 191, peak = 239.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 491, reserve = 459, peak = 491.
PHY-1001 : End build detailed router design. 4.239839s wall, 3.453125s user + 0.171875s system = 3.625000s CPU (85.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 19824, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.640540s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (87.6%)

PHY-1001 : Current memory(MB): used = 523, reserve = 493, peak = 523.
PHY-1001 : End phase 1; 1.653080s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (87.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 128768, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 523, reserve = 493, peak = 523.
PHY-1001 : End initial routed; 2.396246s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (92.6%)

PHY-1001 : Current memory(MB): used = 523, reserve = 493, peak = 523.
PHY-1001 : End phase 2; 2.396304s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (92.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 128736, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.029161s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 128752, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.021834s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.132967s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (105.8%)

PHY-1001 : Current memory(MB): used = 534, reserve = 504, peak = 534.
PHY-1001 : End phase 3; 0.320883s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (92.5%)

PHY-1003 : Routed, final wirelength = 128752
PHY-1001 : Current memory(MB): used = 535, reserve = 504, peak = 535.
PHY-1001 : End export database. 0.014880s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.0%)

PHY-1001 : End detail routing;  8.886213s wall, 7.593750s user + 0.250000s system = 7.843750s CPU (88.3%)

RUN-1003 : finish command "route" in  9.498809s wall, 7.859375s user + 0.265625s system = 8.125000s CPU (85.5%)

RUN-1004 : used memory is 468 MB, reserved memory is 437 MB, peak memory is 535 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      716   out of  19600    3.65%
#reg                      409   out of  19600    2.09%
#le                       787
  #lut only               378   out of    787   48.03%
  #reg only                71   out of    787    9.02%
  #lut&reg                338   out of    787   42.95%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                      Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2     203
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck            53
#3        clk_in_dup_3                         GCLK               io                 clk_in_syn_4.di             17
#4        adc/clk_adc                          GCLK               lslice             adc/clk_adc_reg_syn_5.q0    8
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0     0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |787    |567     |149     |424     |8       |0       |
|  adc                               |adc_ctrl       |35     |29      |6       |18      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |148    |91      |44      |68      |4       |0       |
|    fifo_list                       |fifo           |116    |67      |36      |55      |4       |0       |
|      ram_inst                      |ram_infer_fifo |14     |14      |0       |11      |4       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |49     |41      |6       |35      |0       |0       |
|  tx                                |uart_tx        |63     |49      |8       |38      |0       |0       |
|  type                              |type_choice    |118    |110     |8       |63      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |328    |209     |71      |162     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |328    |209     |71      |162     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |89     |53      |0       |82      |0       |0       |
|        reg_inst                    |register       |87     |51      |0       |80      |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |239    |156     |71      |80      |0       |0       |
|        bus_inst                    |bus_top        |17     |10      |6       |4       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |17     |10      |6       |4       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |143    |110     |33      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       565   
    #2         2       252   
    #3         3        89   
    #4         4        52   
    #5        5-10      73   
    #6       11-50      27   
    #7       51-100     2    
  Average     2.57           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 527f0c7729cdf9137214fba7d7e00c3d34d3af680039e63dc0d7d9aa6b5a949c -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 452
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1093, pip num: 9547
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1233 valid insts, and 27176 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000001001110100011100
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.517633s wall, 10.703125s user + 0.062500s system = 10.765625s CPU (427.6%)

RUN-1004 : used memory is 472 MB, reserved memory is 440 MB, peak memory is 672 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_162731.log"
