{
	"route__net": 262,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 56,
	"route__wirelength__iter:1": 31131,
	"route__drc_errors__iter:2": 21,
	"route__wirelength__iter:2": 31059,
	"route__drc_errors__iter:3": 5,
	"route__wirelength__iter:3": 31082,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 31076,
	"route__drc_errors": 0,
	"route__wirelength": 31076,
	"route__vias": 1863,
	"route__vias__singlecut": 1863,
	"route__vias__multicut": 0,
	"design__io": 70,
	"design__die__area": 412500,
	"design__core__area": 391196,
	"design__instance__count": 2068,
	"design__instance__area": 251486,
	"design__instance__count__stdcell": 2066,
	"design__instance__area__stdcell": 4455.52,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.642864,
	"design__instance__utilization__stdcell": 0.0309056,
	"design__instance__count__class:macro": 2,
	"design__instance__count__class:fill_cell": 962,
	"design__instance__count__class:tap_cell": 1530,
	"design__instance__count__class:antenna_cell": 355,
	"design__instance__count__class:clock_buffer": 6,
	"design__instance__count__class:timing_repair_buffer": 87,
	"design__instance__count__class:inverter": 26,
	"design__instance__count__class:clock_inverter": 2,
	"design__instance__count__class:sequential_cell": 25,
	"design__instance__count__class:multi_input_combinational_cell": 35,
	"flow__warnings__count": 40,
	"flow__errors__count": 0
}