;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Pin_1A
Pin_1A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_1A__0__MASK EQU 0x80
Pin_1A__0__PC EQU CYREG_PRT1_PC7
Pin_1A__0__PORT EQU 1
Pin_1A__0__SHIFT EQU 7
Pin_1A__AG EQU CYREG_PRT1_AG
Pin_1A__AMUX EQU CYREG_PRT1_AMUX
Pin_1A__BIE EQU CYREG_PRT1_BIE
Pin_1A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1A__BYP EQU CYREG_PRT1_BYP
Pin_1A__CTL EQU CYREG_PRT1_CTL
Pin_1A__DM0 EQU CYREG_PRT1_DM0
Pin_1A__DM1 EQU CYREG_PRT1_DM1
Pin_1A__DM2 EQU CYREG_PRT1_DM2
Pin_1A__DR EQU CYREG_PRT1_DR
Pin_1A__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1A__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1A__MASK EQU 0x80
Pin_1A__PORT EQU 1
Pin_1A__PRT EQU CYREG_PRT1_PRT
Pin_1A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1A__PS EQU CYREG_PRT1_PS
Pin_1A__SHIFT EQU 7
Pin_1A__SLW EQU CYREG_PRT1_SLW

; Pin_1B
Pin_1B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_1B__0__MASK EQU 0x40
Pin_1B__0__PC EQU CYREG_PRT1_PC6
Pin_1B__0__PORT EQU 1
Pin_1B__0__SHIFT EQU 6
Pin_1B__AG EQU CYREG_PRT1_AG
Pin_1B__AMUX EQU CYREG_PRT1_AMUX
Pin_1B__BIE EQU CYREG_PRT1_BIE
Pin_1B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1B__BYP EQU CYREG_PRT1_BYP
Pin_1B__CTL EQU CYREG_PRT1_CTL
Pin_1B__DM0 EQU CYREG_PRT1_DM0
Pin_1B__DM1 EQU CYREG_PRT1_DM1
Pin_1B__DM2 EQU CYREG_PRT1_DM2
Pin_1B__DR EQU CYREG_PRT1_DR
Pin_1B__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1B__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1B__MASK EQU 0x40
Pin_1B__PORT EQU 1
Pin_1B__PRT EQU CYREG_PRT1_PRT
Pin_1B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1B__PS EQU CYREG_PRT1_PS
Pin_1B__SHIFT EQU 6
Pin_1B__SLW EQU CYREG_PRT1_SLW

; Pin_1C
Pin_1C__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_1C__0__MASK EQU 0x20
Pin_1C__0__PC EQU CYREG_PRT1_PC5
Pin_1C__0__PORT EQU 1
Pin_1C__0__SHIFT EQU 5
Pin_1C__AG EQU CYREG_PRT1_AG
Pin_1C__AMUX EQU CYREG_PRT1_AMUX
Pin_1C__BIE EQU CYREG_PRT1_BIE
Pin_1C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1C__BYP EQU CYREG_PRT1_BYP
Pin_1C__CTL EQU CYREG_PRT1_CTL
Pin_1C__DM0 EQU CYREG_PRT1_DM0
Pin_1C__DM1 EQU CYREG_PRT1_DM1
Pin_1C__DM2 EQU CYREG_PRT1_DM2
Pin_1C__DR EQU CYREG_PRT1_DR
Pin_1C__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1C__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1C__MASK EQU 0x20
Pin_1C__PORT EQU 1
Pin_1C__PRT EQU CYREG_PRT1_PRT
Pin_1C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1C__PS EQU CYREG_PRT1_PS
Pin_1C__SHIFT EQU 5
Pin_1C__SLW EQU CYREG_PRT1_SLW

; Pin_1D
Pin_1D__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_1D__0__MASK EQU 0x10
Pin_1D__0__PC EQU CYREG_PRT1_PC4
Pin_1D__0__PORT EQU 1
Pin_1D__0__SHIFT EQU 4
Pin_1D__AG EQU CYREG_PRT1_AG
Pin_1D__AMUX EQU CYREG_PRT1_AMUX
Pin_1D__BIE EQU CYREG_PRT1_BIE
Pin_1D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1D__BYP EQU CYREG_PRT1_BYP
Pin_1D__CTL EQU CYREG_PRT1_CTL
Pin_1D__DM0 EQU CYREG_PRT1_DM0
Pin_1D__DM1 EQU CYREG_PRT1_DM1
Pin_1D__DM2 EQU CYREG_PRT1_DM2
Pin_1D__DR EQU CYREG_PRT1_DR
Pin_1D__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1D__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1D__MASK EQU 0x10
Pin_1D__PORT EQU 1
Pin_1D__PRT EQU CYREG_PRT1_PRT
Pin_1D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1D__PS EQU CYREG_PRT1_PS
Pin_1D__SHIFT EQU 4
Pin_1D__SLW EQU CYREG_PRT1_SLW

; Pin_1E
Pin_1E__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
Pin_1E__0__MASK EQU 0x08
Pin_1E__0__PC EQU CYREG_PRT1_PC3
Pin_1E__0__PORT EQU 1
Pin_1E__0__SHIFT EQU 3
Pin_1E__AG EQU CYREG_PRT1_AG
Pin_1E__AMUX EQU CYREG_PRT1_AMUX
Pin_1E__BIE EQU CYREG_PRT1_BIE
Pin_1E__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1E__BYP EQU CYREG_PRT1_BYP
Pin_1E__CTL EQU CYREG_PRT1_CTL
Pin_1E__DM0 EQU CYREG_PRT1_DM0
Pin_1E__DM1 EQU CYREG_PRT1_DM1
Pin_1E__DM2 EQU CYREG_PRT1_DM2
Pin_1E__DR EQU CYREG_PRT1_DR
Pin_1E__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1E__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1E__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1E__MASK EQU 0x08
Pin_1E__PORT EQU 1
Pin_1E__PRT EQU CYREG_PRT1_PRT
Pin_1E__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1E__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1E__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1E__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1E__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1E__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1E__PS EQU CYREG_PRT1_PS
Pin_1E__SHIFT EQU 3
Pin_1E__SLW EQU CYREG_PRT1_SLW

; Pin_1F
Pin_1F__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_1F__0__MASK EQU 0x04
Pin_1F__0__PC EQU CYREG_PRT1_PC2
Pin_1F__0__PORT EQU 1
Pin_1F__0__SHIFT EQU 2
Pin_1F__AG EQU CYREG_PRT1_AG
Pin_1F__AMUX EQU CYREG_PRT1_AMUX
Pin_1F__BIE EQU CYREG_PRT1_BIE
Pin_1F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1F__BYP EQU CYREG_PRT1_BYP
Pin_1F__CTL EQU CYREG_PRT1_CTL
Pin_1F__DM0 EQU CYREG_PRT1_DM0
Pin_1F__DM1 EQU CYREG_PRT1_DM1
Pin_1F__DM2 EQU CYREG_PRT1_DM2
Pin_1F__DR EQU CYREG_PRT1_DR
Pin_1F__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1F__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1F__MASK EQU 0x04
Pin_1F__PORT EQU 1
Pin_1F__PRT EQU CYREG_PRT1_PRT
Pin_1F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1F__PS EQU CYREG_PRT1_PS
Pin_1F__SHIFT EQU 2
Pin_1F__SLW EQU CYREG_PRT1_SLW

; Pin_1G
Pin_1G__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
Pin_1G__0__MASK EQU 0x02
Pin_1G__0__PC EQU CYREG_PRT1_PC1
Pin_1G__0__PORT EQU 1
Pin_1G__0__SHIFT EQU 1
Pin_1G__AG EQU CYREG_PRT1_AG
Pin_1G__AMUX EQU CYREG_PRT1_AMUX
Pin_1G__BIE EQU CYREG_PRT1_BIE
Pin_1G__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1G__BYP EQU CYREG_PRT1_BYP
Pin_1G__CTL EQU CYREG_PRT1_CTL
Pin_1G__DM0 EQU CYREG_PRT1_DM0
Pin_1G__DM1 EQU CYREG_PRT1_DM1
Pin_1G__DM2 EQU CYREG_PRT1_DM2
Pin_1G__DR EQU CYREG_PRT1_DR
Pin_1G__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1G__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1G__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1G__MASK EQU 0x02
Pin_1G__PORT EQU 1
Pin_1G__PRT EQU CYREG_PRT1_PRT
Pin_1G__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1G__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1G__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1G__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1G__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1G__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1G__PS EQU CYREG_PRT1_PS
Pin_1G__SHIFT EQU 1
Pin_1G__SLW EQU CYREG_PRT1_SLW

; Pin_1DP
Pin_1DP__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
Pin_1DP__0__MASK EQU 0x01
Pin_1DP__0__PC EQU CYREG_PRT1_PC0
Pin_1DP__0__PORT EQU 1
Pin_1DP__0__SHIFT EQU 0
Pin_1DP__AG EQU CYREG_PRT1_AG
Pin_1DP__AMUX EQU CYREG_PRT1_AMUX
Pin_1DP__BIE EQU CYREG_PRT1_BIE
Pin_1DP__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1DP__BYP EQU CYREG_PRT1_BYP
Pin_1DP__CTL EQU CYREG_PRT1_CTL
Pin_1DP__DM0 EQU CYREG_PRT1_DM0
Pin_1DP__DM1 EQU CYREG_PRT1_DM1
Pin_1DP__DM2 EQU CYREG_PRT1_DM2
Pin_1DP__DR EQU CYREG_PRT1_DR
Pin_1DP__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1DP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1DP__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1DP__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1DP__MASK EQU 0x01
Pin_1DP__PORT EQU 1
Pin_1DP__PRT EQU CYREG_PRT1_PRT
Pin_1DP__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1DP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1DP__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1DP__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1DP__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1DP__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1DP__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1DP__PS EQU CYREG_PRT1_PS
Pin_1DP__SHIFT EQU 0
Pin_1DP__SLW EQU CYREG_PRT1_SLW

; RGB_Red
RGB_Red__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RGB_Red__0__MASK EQU 0x20
RGB_Red__0__PC EQU CYREG_PRT2_PC5
RGB_Red__0__PORT EQU 2
RGB_Red__0__SHIFT EQU 5
RGB_Red__AG EQU CYREG_PRT2_AG
RGB_Red__AMUX EQU CYREG_PRT2_AMUX
RGB_Red__BIE EQU CYREG_PRT2_BIE
RGB_Red__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_Red__BYP EQU CYREG_PRT2_BYP
RGB_Red__CTL EQU CYREG_PRT2_CTL
RGB_Red__DM0 EQU CYREG_PRT2_DM0
RGB_Red__DM1 EQU CYREG_PRT2_DM1
RGB_Red__DM2 EQU CYREG_PRT2_DM2
RGB_Red__DR EQU CYREG_PRT2_DR
RGB_Red__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_Red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_Red__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_Red__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_Red__MASK EQU 0x20
RGB_Red__PORT EQU 2
RGB_Red__PRT EQU CYREG_PRT2_PRT
RGB_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_Red__PS EQU CYREG_PRT2_PS
RGB_Red__SHIFT EQU 5
RGB_Red__SLW EQU CYREG_PRT2_SLW

; BUTTON_1
BUTTON_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
BUTTON_1__0__MASK EQU 0x08
BUTTON_1__0__PC EQU CYREG_PRT0_PC3
BUTTON_1__0__PORT EQU 0
BUTTON_1__0__SHIFT EQU 3
BUTTON_1__AG EQU CYREG_PRT0_AG
BUTTON_1__AMUX EQU CYREG_PRT0_AMUX
BUTTON_1__BIE EQU CYREG_PRT0_BIE
BUTTON_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BUTTON_1__BYP EQU CYREG_PRT0_BYP
BUTTON_1__CTL EQU CYREG_PRT0_CTL
BUTTON_1__DM0 EQU CYREG_PRT0_DM0
BUTTON_1__DM1 EQU CYREG_PRT0_DM1
BUTTON_1__DM2 EQU CYREG_PRT0_DM2
BUTTON_1__DR EQU CYREG_PRT0_DR
BUTTON_1__INP_DIS EQU CYREG_PRT0_INP_DIS
BUTTON_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BUTTON_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BUTTON_1__LCD_EN EQU CYREG_PRT0_LCD_EN
BUTTON_1__MASK EQU 0x08
BUTTON_1__PORT EQU 0
BUTTON_1__PRT EQU CYREG_PRT0_PRT
BUTTON_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BUTTON_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BUTTON_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BUTTON_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BUTTON_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BUTTON_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BUTTON_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BUTTON_1__PS EQU CYREG_PRT0_PS
BUTTON_1__SHIFT EQU 3
BUTTON_1__SLW EQU CYREG_PRT0_SLW

; BUTTON_2
BUTTON_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
BUTTON_2__0__MASK EQU 0x10
BUTTON_2__0__PC EQU CYREG_PRT0_PC4
BUTTON_2__0__PORT EQU 0
BUTTON_2__0__SHIFT EQU 4
BUTTON_2__AG EQU CYREG_PRT0_AG
BUTTON_2__AMUX EQU CYREG_PRT0_AMUX
BUTTON_2__BIE EQU CYREG_PRT0_BIE
BUTTON_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BUTTON_2__BYP EQU CYREG_PRT0_BYP
BUTTON_2__CTL EQU CYREG_PRT0_CTL
BUTTON_2__DM0 EQU CYREG_PRT0_DM0
BUTTON_2__DM1 EQU CYREG_PRT0_DM1
BUTTON_2__DM2 EQU CYREG_PRT0_DM2
BUTTON_2__DR EQU CYREG_PRT0_DR
BUTTON_2__INP_DIS EQU CYREG_PRT0_INP_DIS
BUTTON_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BUTTON_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BUTTON_2__LCD_EN EQU CYREG_PRT0_LCD_EN
BUTTON_2__MASK EQU 0x10
BUTTON_2__PORT EQU 0
BUTTON_2__PRT EQU CYREG_PRT0_PRT
BUTTON_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BUTTON_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BUTTON_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BUTTON_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BUTTON_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BUTTON_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BUTTON_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BUTTON_2__PS EQU CYREG_PRT0_PS
BUTTON_2__SHIFT EQU 4
BUTTON_2__SLW EQU CYREG_PRT0_SLW

; RGB_Blue
RGB_Blue__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RGB_Blue__0__MASK EQU 0x08
RGB_Blue__0__PC EQU CYREG_PRT2_PC3
RGB_Blue__0__PORT EQU 2
RGB_Blue__0__SHIFT EQU 3
RGB_Blue__AG EQU CYREG_PRT2_AG
RGB_Blue__AMUX EQU CYREG_PRT2_AMUX
RGB_Blue__BIE EQU CYREG_PRT2_BIE
RGB_Blue__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_Blue__BYP EQU CYREG_PRT2_BYP
RGB_Blue__CTL EQU CYREG_PRT2_CTL
RGB_Blue__DM0 EQU CYREG_PRT2_DM0
RGB_Blue__DM1 EQU CYREG_PRT2_DM1
RGB_Blue__DM2 EQU CYREG_PRT2_DM2
RGB_Blue__DR EQU CYREG_PRT2_DR
RGB_Blue__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_Blue__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_Blue__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_Blue__MASK EQU 0x08
RGB_Blue__PORT EQU 2
RGB_Blue__PRT EQU CYREG_PRT2_PRT
RGB_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_Blue__PS EQU CYREG_PRT2_PS
RGB_Blue__SHIFT EQU 3
RGB_Blue__SLW EQU CYREG_PRT2_SLW

; UART_LOG
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_LOG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x00
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x01
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x01

; Clock_PWM
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x01
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x02
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x02

; RGB_Green
RGB_Green__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
RGB_Green__0__MASK EQU 0x10
RGB_Green__0__PC EQU CYREG_PRT2_PC4
RGB_Green__0__PORT EQU 2
RGB_Green__0__SHIFT EQU 4
RGB_Green__AG EQU CYREG_PRT2_AG
RGB_Green__AMUX EQU CYREG_PRT2_AMUX
RGB_Green__BIE EQU CYREG_PRT2_BIE
RGB_Green__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RGB_Green__BYP EQU CYREG_PRT2_BYP
RGB_Green__CTL EQU CYREG_PRT2_CTL
RGB_Green__DM0 EQU CYREG_PRT2_DM0
RGB_Green__DM1 EQU CYREG_PRT2_DM1
RGB_Green__DM2 EQU CYREG_PRT2_DM2
RGB_Green__DR EQU CYREG_PRT2_DR
RGB_Green__INP_DIS EQU CYREG_PRT2_INP_DIS
RGB_Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RGB_Green__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RGB_Green__LCD_EN EQU CYREG_PRT2_LCD_EN
RGB_Green__MASK EQU 0x10
RGB_Green__PORT EQU 2
RGB_Green__PRT EQU CYREG_PRT2_PRT
RGB_Green__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RGB_Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RGB_Green__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RGB_Green__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RGB_Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RGB_Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RGB_Green__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RGB_Green__PS EQU CYREG_PRT2_PS
RGB_Green__SHIFT EQU 4
RGB_Green__SLW EQU CYREG_PRT2_SLW

; Rx_UARTLOG
Rx_UARTLOG__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_UARTLOG__0__MASK EQU 0x40
Rx_UARTLOG__0__PC EQU CYREG_PRT12_PC6
Rx_UARTLOG__0__PORT EQU 12
Rx_UARTLOG__0__SHIFT EQU 6
Rx_UARTLOG__AG EQU CYREG_PRT12_AG
Rx_UARTLOG__BIE EQU CYREG_PRT12_BIE
Rx_UARTLOG__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_UARTLOG__BYP EQU CYREG_PRT12_BYP
Rx_UARTLOG__DM0 EQU CYREG_PRT12_DM0
Rx_UARTLOG__DM1 EQU CYREG_PRT12_DM1
Rx_UARTLOG__DM2 EQU CYREG_PRT12_DM2
Rx_UARTLOG__DR EQU CYREG_PRT12_DR
Rx_UARTLOG__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_UARTLOG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_UARTLOG__MASK EQU 0x40
Rx_UARTLOG__PORT EQU 12
Rx_UARTLOG__PRT EQU CYREG_PRT12_PRT
Rx_UARTLOG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_UARTLOG__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_UARTLOG__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_UARTLOG__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_UARTLOG__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_UARTLOG__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_UARTLOG__PS EQU CYREG_PRT12_PS
Rx_UARTLOG__SHIFT EQU 6
Rx_UARTLOG__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_UARTLOG__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_UARTLOG__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_UARTLOG__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_UARTLOG__SLW EQU CYREG_PRT12_SLW

; isr_button
isr_button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button__INTC_MASK EQU 0x02
isr_button__INTC_NUMBER EQU 1
isr_button__INTC_PRIOR_NUM EQU 7
isr_button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_Led_Red
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Led_Red_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_Led_Red_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Led_Red_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Led_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Led_Red_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_Led_Red_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Led_Red_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Led_Red_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Led_Red_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Led_Red_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Led_Red_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_Led_Red_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Led_Red_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Led_Red_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Led_Red_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Led_Red_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Led_Red_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Led_Red_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; Pin_Red_Led
Pin_Red_Led__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_Red_Led__0__MASK EQU 0x40
Pin_Red_Led__0__PC EQU CYREG_PRT0_PC6
Pin_Red_Led__0__PORT EQU 0
Pin_Red_Led__0__SHIFT EQU 6
Pin_Red_Led__AG EQU CYREG_PRT0_AG
Pin_Red_Led__AMUX EQU CYREG_PRT0_AMUX
Pin_Red_Led__BIE EQU CYREG_PRT0_BIE
Pin_Red_Led__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Red_Led__BYP EQU CYREG_PRT0_BYP
Pin_Red_Led__CTL EQU CYREG_PRT0_CTL
Pin_Red_Led__DM0 EQU CYREG_PRT0_DM0
Pin_Red_Led__DM1 EQU CYREG_PRT0_DM1
Pin_Red_Led__DM2 EQU CYREG_PRT0_DM2
Pin_Red_Led__DR EQU CYREG_PRT0_DR
Pin_Red_Led__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Red_Led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Red_Led__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Red_Led__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Red_Led__MASK EQU 0x40
Pin_Red_Led__PORT EQU 0
Pin_Red_Led__PRT EQU CYREG_PRT0_PRT
Pin_Red_Led__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Red_Led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Red_Led__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Red_Led__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Red_Led__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Red_Led__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Red_Led__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Red_Led__PS EQU CYREG_PRT0_PS
Pin_Red_Led__SHIFT EQU 6
Pin_Red_Led__SLW EQU CYREG_PRT0_SLW

; TX_DEBUGLOG
TX_DEBUGLOG__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
TX_DEBUGLOG__0__MASK EQU 0x80
TX_DEBUGLOG__0__PC EQU CYREG_PRT12_PC7
TX_DEBUGLOG__0__PORT EQU 12
TX_DEBUGLOG__0__SHIFT EQU 7
TX_DEBUGLOG__AG EQU CYREG_PRT12_AG
TX_DEBUGLOG__BIE EQU CYREG_PRT12_BIE
TX_DEBUGLOG__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX_DEBUGLOG__BYP EQU CYREG_PRT12_BYP
TX_DEBUGLOG__DM0 EQU CYREG_PRT12_DM0
TX_DEBUGLOG__DM1 EQU CYREG_PRT12_DM1
TX_DEBUGLOG__DM2 EQU CYREG_PRT12_DM2
TX_DEBUGLOG__DR EQU CYREG_PRT12_DR
TX_DEBUGLOG__INP_DIS EQU CYREG_PRT12_INP_DIS
TX_DEBUGLOG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX_DEBUGLOG__MASK EQU 0x80
TX_DEBUGLOG__PORT EQU 12
TX_DEBUGLOG__PRT EQU CYREG_PRT12_PRT
TX_DEBUGLOG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX_DEBUGLOG__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX_DEBUGLOG__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX_DEBUGLOG__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX_DEBUGLOG__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX_DEBUGLOG__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX_DEBUGLOG__PS EQU CYREG_PRT12_PS
TX_DEBUGLOG__SHIFT EQU 7
TX_DEBUGLOG__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX_DEBUGLOG__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX_DEBUGLOG__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX_DEBUGLOG__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX_DEBUGLOG__SLW EQU CYREG_PRT12_SLW

; SEVEN_Select
SEVEN_Select__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SEVEN_Select__0__MASK EQU 0x20
SEVEN_Select__0__PC EQU CYREG_PRT3_PC5
SEVEN_Select__0__PORT EQU 3
SEVEN_Select__0__SHIFT EQU 5
SEVEN_Select__AG EQU CYREG_PRT3_AG
SEVEN_Select__AMUX EQU CYREG_PRT3_AMUX
SEVEN_Select__BIE EQU CYREG_PRT3_BIE
SEVEN_Select__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SEVEN_Select__BYP EQU CYREG_PRT3_BYP
SEVEN_Select__CTL EQU CYREG_PRT3_CTL
SEVEN_Select__DM0 EQU CYREG_PRT3_DM0
SEVEN_Select__DM1 EQU CYREG_PRT3_DM1
SEVEN_Select__DM2 EQU CYREG_PRT3_DM2
SEVEN_Select__DR EQU CYREG_PRT3_DR
SEVEN_Select__INP_DIS EQU CYREG_PRT3_INP_DIS
SEVEN_Select__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SEVEN_Select__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SEVEN_Select__LCD_EN EQU CYREG_PRT3_LCD_EN
SEVEN_Select__MASK EQU 0x20
SEVEN_Select__PORT EQU 3
SEVEN_Select__PRT EQU CYREG_PRT3_PRT
SEVEN_Select__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SEVEN_Select__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SEVEN_Select__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SEVEN_Select__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SEVEN_Select__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SEVEN_Select__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SEVEN_Select__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SEVEN_Select__PS EQU CYREG_PRT3_PS
SEVEN_Select__SHIFT EQU 5
SEVEN_Select__SLW EQU CYREG_PRT3_SLW

; PWM_Led_Green
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Led_Green_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_Led_Green_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Led_Green_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Led_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Led_Green_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_Led_Green_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Led_Green_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Led_Green_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Led_Green_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Led_Green_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Led_Green_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_Led_Green_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Led_Green_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Led_Green_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Led_Green_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Led_Green_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Led_Green_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Led_Green_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; Pin_Green_Led
Pin_Green_Led__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_Green_Led__0__MASK EQU 0x80
Pin_Green_Led__0__PC EQU CYREG_PRT0_PC7
Pin_Green_Led__0__PORT EQU 0
Pin_Green_Led__0__SHIFT EQU 7
Pin_Green_Led__AG EQU CYREG_PRT0_AG
Pin_Green_Led__AMUX EQU CYREG_PRT0_AMUX
Pin_Green_Led__BIE EQU CYREG_PRT0_BIE
Pin_Green_Led__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Green_Led__BYP EQU CYREG_PRT0_BYP
Pin_Green_Led__CTL EQU CYREG_PRT0_CTL
Pin_Green_Led__DM0 EQU CYREG_PRT0_DM0
Pin_Green_Led__DM1 EQU CYREG_PRT0_DM1
Pin_Green_Led__DM2 EQU CYREG_PRT0_DM2
Pin_Green_Led__DR EQU CYREG_PRT0_DR
Pin_Green_Led__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Green_Led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Green_Led__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Green_Led__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Green_Led__MASK EQU 0x80
Pin_Green_Led__PORT EQU 0
Pin_Green_Led__PRT EQU CYREG_PRT0_PRT
Pin_Green_Led__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Green_Led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Green_Led__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Green_Led__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Green_Led__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Green_Led__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Green_Led__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Green_Led__PS EQU CYREG_PRT0_PS
Pin_Green_Led__SHIFT EQU 7
Pin_Green_Led__SLW EQU CYREG_PRT0_SLW

; PWM_Led_Yellow
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_Led_Yellow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_Led_Yellow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_Led_Yellow_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; Pin_Yellow_Led
Pin_Yellow_Led__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_Yellow_Led__0__MASK EQU 0x01
Pin_Yellow_Led__0__PC EQU CYREG_PRT2_PC0
Pin_Yellow_Led__0__PORT EQU 2
Pin_Yellow_Led__0__SHIFT EQU 0
Pin_Yellow_Led__AG EQU CYREG_PRT2_AG
Pin_Yellow_Led__AMUX EQU CYREG_PRT2_AMUX
Pin_Yellow_Led__BIE EQU CYREG_PRT2_BIE
Pin_Yellow_Led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Yellow_Led__BYP EQU CYREG_PRT2_BYP
Pin_Yellow_Led__CTL EQU CYREG_PRT2_CTL
Pin_Yellow_Led__DM0 EQU CYREG_PRT2_DM0
Pin_Yellow_Led__DM1 EQU CYREG_PRT2_DM1
Pin_Yellow_Led__DM2 EQU CYREG_PRT2_DM2
Pin_Yellow_Led__DR EQU CYREG_PRT2_DR
Pin_Yellow_Led__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Yellow_Led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Yellow_Led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Yellow_Led__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Yellow_Led__MASK EQU 0x01
Pin_Yellow_Led__PORT EQU 2
Pin_Yellow_Led__PRT EQU CYREG_PRT2_PRT
Pin_Yellow_Led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Yellow_Led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Yellow_Led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Yellow_Led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Yellow_Led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Yellow_Led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Yellow_Led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Yellow_Led__PS EQU CYREG_PRT2_PS
Pin_Yellow_Led__SHIFT EQU 0
Pin_Yellow_Led__SLW EQU CYREG_PRT2_SLW

; isr_UARTLOG_RX
isr_UARTLOG_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UARTLOG_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UARTLOG_RX__INTC_MASK EQU 0x01
isr_UARTLOG_RX__INTC_NUMBER EQU 0
isr_UARTLOG_RX__INTC_PRIOR_NUM EQU 7
isr_UARTLOG_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_UARTLOG_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UARTLOG_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Seven_Segment_Register
Seven_Segment_Register_Sync_ctrl_reg__0__MASK EQU 0x01
Seven_Segment_Register_Sync_ctrl_reg__0__POS EQU 0
Seven_Segment_Register_Sync_ctrl_reg__1__MASK EQU 0x02
Seven_Segment_Register_Sync_ctrl_reg__1__POS EQU 1
Seven_Segment_Register_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Seven_Segment_Register_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Seven_Segment_Register_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Seven_Segment_Register_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Seven_Segment_Register_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Seven_Segment_Register_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Seven_Segment_Register_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Seven_Segment_Register_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Seven_Segment_Register_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Seven_Segment_Register_Sync_ctrl_reg__2__MASK EQU 0x04
Seven_Segment_Register_Sync_ctrl_reg__2__POS EQU 2
Seven_Segment_Register_Sync_ctrl_reg__3__MASK EQU 0x08
Seven_Segment_Register_Sync_ctrl_reg__3__POS EQU 3
Seven_Segment_Register_Sync_ctrl_reg__4__MASK EQU 0x10
Seven_Segment_Register_Sync_ctrl_reg__4__POS EQU 4
Seven_Segment_Register_Sync_ctrl_reg__5__MASK EQU 0x20
Seven_Segment_Register_Sync_ctrl_reg__5__POS EQU 5
Seven_Segment_Register_Sync_ctrl_reg__6__MASK EQU 0x40
Seven_Segment_Register_Sync_ctrl_reg__6__POS EQU 6
Seven_Segment_Register_Sync_ctrl_reg__7__MASK EQU 0x80
Seven_Segment_Register_Sync_ctrl_reg__7__POS EQU 7
Seven_Segment_Register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Seven_Segment_Register_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Seven_Segment_Register_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Seven_Segment_Register_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Seven_Segment_Register_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Seven_Segment_Register_Sync_ctrl_reg__MASK EQU 0xFF
Seven_Segment_Register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Seven_Segment_Register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Seven_Segment_Register_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
