Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 17 12:15:40 2025
| Host         : SURAJPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2c_msb_control_sets_placed.rpt
| Design       : i2c_msb
| Device       : xa7a15t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              37 |            9 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+------------------+------------------+----------------+
|  i_Clk_IBUF_BUFG | r_Wr_Cmd_i_1_n_0                |                  |                1 |              1 |
|  i_Clk_IBUF_BUFG | r_Rd_Cmd_i_1_n_0                |                  |                1 |              1 |
|  i_Clk_IBUF_BUFG | o_Busy_i_1_n_0                  | i_Rst_IBUF       |                1 |              1 |
|  i_Clk_IBUF_BUFG | byte_controller/E[0]            | i_Rst_IBUF       |                1 |              3 |
|  i_Clk_IBUF_BUFG |                                 |                  |                1 |              5 |
|  i_Clk_IBUF_BUFG | byte_controller/dout[7]_i_1_n_0 |                  |                1 |              8 |
|  i_Clk_IBUF_BUFG | r_Wr_Byte_Reg[7]_i_1_n_0        |                  |                1 |              8 |
|  i_Clk_IBUF_BUFG | r_Cmd_Byte[7]_i_1_n_0           |                  |                3 |              8 |
|  i_Clk_IBUF_BUFG | byte_controller/shift_reg_0     |                  |                2 |             11 |
+------------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 3      |                     1 |
| 5      |                     1 |
| 8      |                     3 |
| 11     |                     1 |
+--------+-----------------------+


