{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 10:48:30 2020 " "Info: Processing started: Thu Jul 02 10:48:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_1 -c lab5_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_1 -c lab5_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_1.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file lab5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_1 " "Info: Found entity 1: lab5_1" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 key_decode " "Info: Found entity 2: key_decode" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 key_led " "Info: Found entity 3: key_led" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 62 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 key_buf " "Info: Found entity 4: key_buf" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 76 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 freq_div " "Info: Found entity 5: freq_div" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 count4 " "Info: Found entity 6: count4" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 111 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 bcd_led " "Info: Found entity 7: bcd_led" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 124 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(13): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(71) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(71): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(72) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(72): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(73) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(73): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(14): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(15): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_1 " "Info: Elaborating entity \"lab5_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_5 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_5\"" {  } { { "lab5_1.v" "comb_5" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab5_1.v(101) " "Warning (10240): Verilog HDL Always Construct warning at lab5_1.v(101): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_led key_led:comb_6 " "Info: Elaborating entity \"key_led\" for hierarchy \"key_led:comb_6\"" {  } { { "lab5_1.v" "comb_6" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4 key_led:comb_6\|count4:comb_4 " "Info: Elaborating entity \"count4\" for hierarchy \"key_led:comb_6\|count4:comb_4\"" {  } { { "lab5_1.v" "comb_4" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_decode key_led:comb_6\|key_decode:comb_5 " "Info: Elaborating entity \"key_decode\" for hierarchy \"key_led:comb_6\|key_decode:comb_5\"" {  } { { "lab5_1.v" "comb_5" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_buf key_led:comb_6\|key_buf:comb_6 " "Info: Elaborating entity \"key_buf\" for hierarchy \"key_led:comb_6\|key_buf:comb_6\"" {  } { { "lab5_1.v" "comb_6" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_led bcd_led:comb_7 " "Info: Elaborating entity \"bcd_led\" for hierarchy \"bcd_led:comb_7\"" {  } { { "lab5_1.v" "comb_7" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_5\|divider\[0\]~0 13 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=13) from the following logic: \"freq_div:comb_5\|divider\[0\]~0\"" {  } { { "lab5_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 107 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_5\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_5\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_5\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:comb_5\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:comb_5\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_5\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sel\[2\] GND " "Warning (13410): Pin \"sel\[2\]\" is stuck at GND" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Info: Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Info: Implemented 39 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 10:48:32 2020 " "Info: Processing ended: Thu Jul 02 10:48:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 10:48:33 2020 " "Info: Processing started: Thu Jul 02 10:48:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5_1 -c lab5_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5_1 -c lab5_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5_1 EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"lab5_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Jul 02 2020 10:48:34 " "Info: Started fitting attempt 1 on Thu Jul 02 2020 at 10:48:34" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 10:48:36 2020 " "Info: Processing ended: Thu Jul 02 10:48:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 10:48:38 2020 " "Info: Processing started: Thu Jul 02 10:48:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5_1 -c lab5_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5_1 -c lab5_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 10:48:39 2020 " "Info: Processing ended: Thu Jul 02 10:48:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 10:48:40 2020 " "Info: Processing started: Thu Jul 02 10:48:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab5_1 -c lab5_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5_1 -c lab5_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] " "Info: Detected ripple clock \"freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_led:comb_6\|count4:comb_4\|out\[0\] register key_led:comb_6\|key_buf:comb_6\|key_code\[1\] 89.29 MHz 11.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 89.29 MHz between source register \"key_led:comb_6\|count4:comb_4\|out\[0\]\" and destination register \"key_led:comb_6\|key_buf:comb_6\|key_code\[1\]\" (period= 11.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.100 ns + Longest register register " "Info: + Longest register to register delay is 9.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_led:comb_6\|count4:comb_4\|out\[0\] 1 REG LC7_D36 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D36; Fanout = 9; REG Node = 'key_led:comb_6\|count4:comb_4\|out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_led:comb_6|count4:comb_4|out[0] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 3.700 ns key_led:comb_6\|key_decode:comb_5\|Mux2~0 2 COMB LC7_D35 1 " "Info: 2: + IC(1.500 ns) + CELL(2.200 ns) = 3.700 ns; Loc. = LC7_D35; Fanout = 1; COMB Node = 'key_led:comb_6\|key_decode:comb_5\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { key_led:comb_6|count4:comb_4|out[0] key_led:comb_6|key_decode:comb_5|Mux2~0 } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 6.100 ns key_led:comb_6\|key_decode:comb_5\|Mux2~1 3 COMB LC1_D35 1 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 6.100 ns; Loc. = LC1_D35; Fanout = 1; COMB Node = 'key_led:comb_6\|key_decode:comb_5\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { key_led:comb_6|key_decode:comb_5|Mux2~0 key_led:comb_6|key_decode:comb_5|Mux2~1 } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.400 ns) 9.100 ns key_led:comb_6\|key_buf:comb_6\|key_code\[1\] 4 REG LC4_D36 10 " "Info: 4: + IC(1.600 ns) + CELL(1.400 ns) = 9.100 ns; Loc. = LC4_D36; Fanout = 10; REG Node = 'key_led:comb_6\|key_buf:comb_6\|key_code\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { key_led:comb_6|key_decode:comb_5|Mux2~1 key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.800 ns ( 63.74 % ) " "Info: Total cell delay = 5.800 ns ( 63.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 36.26 % ) " "Info: Total interconnect delay = 3.300 ns ( 36.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { key_led:comb_6|count4:comb_4|out[0] key_led:comb_6|key_decode:comb_5|Mux2~0 key_led:comb_6|key_decode:comb_5|Mux2~1 key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { key_led:comb_6|count4:comb_4|out[0] {} key_led:comb_6|key_decode:comb_5|Mux2~0 {} key_led:comb_6|key_decode:comb_5|Mux2~1 {} key_led:comb_6|key_buf:comb_6|key_code[1] {} } { 0.000ns 1.500ns 0.200ns 1.600ns } { 0.000ns 2.200ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.800 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 13 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_C31 7 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C31; Fanout = 7; REG Node = 'freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 10.800 ns key_led:comb_6\|key_buf:comb_6\|key_code\[1\] 3 REG LC4_D36 10 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 10.800 ns; Loc. = LC4_D36; Fanout = 10; REG Node = 'key_led:comb_6\|key_buf:comb_6\|key_code\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 19.44 % ) " "Info: Total cell delay = 2.100 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 80.56 % ) " "Info: Total interconnect delay = 8.700 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|key_buf:comb_6|key_code[1] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.800 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 13 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_C31 7 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C31; Fanout = 7; REG Node = 'freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 10.800 ns key_led:comb_6\|count4:comb_4\|out\[0\] 3 REG LC7_D36 9 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 10.800 ns; Loc. = LC7_D36; Fanout = 9; REG Node = 'key_led:comb_6\|count4:comb_4\|out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|count4:comb_4|out[0] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 19.44 % ) " "Info: Total cell delay = 2.100 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 80.56 % ) " "Info: Total interconnect delay = 8.700 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|count4:comb_4|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|count4:comb_4|out[0] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|key_buf:comb_6|key_code[1] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|count4:comb_4|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|count4:comb_4|out[0] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { key_led:comb_6|count4:comb_4|out[0] key_led:comb_6|key_decode:comb_5|Mux2~0 key_led:comb_6|key_decode:comb_5|Mux2~1 key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { key_led:comb_6|count4:comb_4|out[0] {} key_led:comb_6|key_decode:comb_5|Mux2~0 {} key_led:comb_6|key_decode:comb_5|Mux2~1 {} key_led:comb_6|key_buf:comb_6|key_code[1] {} } { 0.000ns 1.500ns 0.200ns 1.600ns } { 0.000ns 2.200ns 2.200ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|key_buf:comb_6|key_code[1] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|count4:comb_4|out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|count4:comb_4|out[0] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_led:comb_6\|key_buf:comb_6\|key_code\[1\] column\[2\] clk 7.700 ns register " "Info: tsu for register \"key_led:comb_6\|key_buf:comb_6\|key_code\[1\]\" (data pin = \"column\[2\]\", clock pin = \"clk\") is 7.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.100 ns + Longest pin register " "Info: + Longest pin to register delay is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns column\[2\] 1 PIN PIN_42 7 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_42; Fanout = 7; PIN Node = 'column\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { column[2] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.300 ns) 11.700 ns key_led:comb_6\|key_decode:comb_5\|Mux2~0 2 COMB LC7_D35 1 " "Info: 2: + IC(3.500 ns) + CELL(2.300 ns) = 11.700 ns; Loc. = LC7_D35; Fanout = 1; COMB Node = 'key_led:comb_6\|key_decode:comb_5\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { column[2] key_led:comb_6|key_decode:comb_5|Mux2~0 } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 14.100 ns key_led:comb_6\|key_decode:comb_5\|Mux2~1 3 COMB LC1_D35 1 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 14.100 ns; Loc. = LC1_D35; Fanout = 1; COMB Node = 'key_led:comb_6\|key_decode:comb_5\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { key_led:comb_6|key_decode:comb_5|Mux2~0 key_led:comb_6|key_decode:comb_5|Mux2~1 } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.400 ns) 17.100 ns key_led:comb_6\|key_buf:comb_6\|key_code\[1\] 4 REG LC4_D36 10 " "Info: 4: + IC(1.600 ns) + CELL(1.400 ns) = 17.100 ns; Loc. = LC4_D36; Fanout = 10; REG Node = 'key_led:comb_6\|key_buf:comb_6\|key_code\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { key_led:comb_6|key_decode:comb_5|Mux2~1 key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.800 ns ( 69.01 % ) " "Info: Total cell delay = 11.800 ns ( 69.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 30.99 % ) " "Info: Total interconnect delay = 5.300 ns ( 30.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { column[2] key_led:comb_6|key_decode:comb_5|Mux2~0 key_led:comb_6|key_decode:comb_5|Mux2~1 key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { column[2] {} column[2]~out {} key_led:comb_6|key_decode:comb_5|Mux2~0 {} key_led:comb_6|key_decode:comb_5|Mux2~1 {} key_led:comb_6|key_buf:comb_6|key_code[1] {} } { 0.000ns 0.000ns 3.500ns 0.200ns 1.600ns } { 0.000ns 5.900ns 2.300ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 13 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_C31 7 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C31; Fanout = 7; REG Node = 'freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 10.800 ns key_led:comb_6\|key_buf:comb_6\|key_code\[1\] 3 REG LC4_D36 10 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 10.800 ns; Loc. = LC4_D36; Fanout = 10; REG Node = 'key_led:comb_6\|key_buf:comb_6\|key_code\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 19.44 % ) " "Info: Total cell delay = 2.100 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 80.56 % ) " "Info: Total interconnect delay = 8.700 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|key_buf:comb_6|key_code[1] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { column[2] key_led:comb_6|key_decode:comb_5|Mux2~0 key_led:comb_6|key_decode:comb_5|Mux2~1 key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { column[2] {} column[2]~out {} key_led:comb_6|key_decode:comb_5|Mux2~0 {} key_led:comb_6|key_decode:comb_5|Mux2~1 {} key_led:comb_6|key_buf:comb_6|key_code[1] {} } { 0.000ns 0.000ns 3.500ns 0.200ns 1.600ns } { 0.000ns 5.900ns 2.300ns 2.200ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|key_buf:comb_6|key_code[1] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led\[9\] key_led:comb_6\|key_buf:comb_6\|key_code\[0\] 27.700 ns register " "Info: tco from clock \"clk\" to destination pin \"led\[9\]\" through register \"key_led:comb_6\|key_buf:comb_6\|key_code\[0\]\" is 27.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.800 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 13 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_C31 7 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C31; Fanout = 7; REG Node = 'freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 10.800 ns key_led:comb_6\|key_buf:comb_6\|key_code\[0\] 3 REG LC5_D36 10 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 10.800 ns; Loc. = LC5_D36; Fanout = 10; REG Node = 'key_led:comb_6\|key_buf:comb_6\|key_code\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[0] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 19.44 % ) " "Info: Total cell delay = 2.100 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 80.56 % ) " "Info: Total interconnect delay = 8.700 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|key_buf:comb_6|key_code[0] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.200 ns + Longest register pin " "Info: + Longest register to pin delay is 16.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_led:comb_6\|key_buf:comb_6\|key_code\[0\] 1 REG LC5_D36 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_D36; Fanout = 10; REG Node = 'key_led:comb_6\|key_buf:comb_6\|key_code\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_led:comb_6|key_buf:comb_6|key_code[0] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.300 ns) 7.100 ns bcd_led:comb_7\|WideOr0~0 2 COMB LC3_B2 1 " "Info: 2: + IC(4.800 ns) + CELL(2.300 ns) = 7.100 ns; Loc. = LC3_B2; Fanout = 1; COMB Node = 'bcd_led:comb_7\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { key_led:comb_6|key_buf:comb_6|key_code[0] bcd_led:comb_7|WideOr0~0 } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(6.300 ns) 16.200 ns led\[9\] 3 PIN PIN_9 0 " "Info: 3: + IC(2.800 ns) + CELL(6.300 ns) = 16.200 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'led\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { bcd_led:comb_7|WideOr0~0 led[9] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 53.09 % ) " "Info: Total cell delay = 8.600 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 46.91 % ) " "Info: Total interconnect delay = 7.600 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.200 ns" { key_led:comb_6|key_buf:comb_6|key_code[0] bcd_led:comb_7|WideOr0~0 led[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.200 ns" { key_led:comb_6|key_buf:comb_6|key_code[0] {} bcd_led:comb_7|WideOr0~0 {} led[9] {} } { 0.000ns 4.800ns 2.800ns } { 0.000ns 2.300ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|key_buf:comb_6|key_code[0] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.200 ns" { key_led:comb_6|key_buf:comb_6|key_code[0] bcd_led:comb_7|WideOr0~0 led[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.200 ns" { key_led:comb_6|key_buf:comb_6|key_code[0] {} bcd_led:comb_7|WideOr0~0 {} led[9] {} } { 0.000ns 4.800ns 2.800ns } { 0.000ns 2.300ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_led:comb_6\|key_buf:comb_6\|key_code\[3\] column\[0\] clk 1.700 ns register " "Info: th for register \"key_led:comb_6\|key_buf:comb_6\|key_code\[3\]\" (data pin = \"column\[0\]\", clock pin = \"clk\") is 1.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.800 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 13 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 13; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\] 2 REG LC1_C31 7 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C31; Fanout = 7; REG Node = 'freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 10.800 ns key_led:comb_6\|key_buf:comb_6\|key_code\[3\] 3 REG LC6_D36 10 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 10.800 ns; Loc. = LC6_D36; Fanout = 10; REG Node = 'key_led:comb_6\|key_buf:comb_6\|key_code\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[3] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 19.44 % ) " "Info: Total cell delay = 2.100 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 80.56 % ) " "Info: Total interconnect delay = 8.700 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|key_buf:comb_6|key_code[3] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns column\[0\] 1 PIN PIN_44 7 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_44; Fanout = 7; PIN Node = 'column\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { column[0] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(1.400 ns) 10.800 ns key_led:comb_6\|key_buf:comb_6\|key_code\[3\] 2 REG LC6_D36 10 " "Info: 2: + IC(3.500 ns) + CELL(1.400 ns) = 10.800 ns; Loc. = LC6_D36; Fanout = 10; REG Node = 'key_led:comb_6\|key_buf:comb_6\|key_code\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { column[0] key_led:comb_6|key_buf:comb_6|key_code[3] } "NODE_NAME" } } { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 67.59 % ) " "Info: Total cell delay = 7.300 ns ( 67.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 32.41 % ) " "Info: Total interconnect delay = 3.500 ns ( 32.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { column[0] key_led:comb_6|key_buf:comb_6|key_code[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { column[0] {} column[0]~out {} key_led:comb_6|key_buf:comb_6|key_code[3] {} } { 0.000ns 0.000ns 3.500ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clk freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] key_led:comb_6|key_buf:comb_6|key_code[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clk {} clk~out {} freq_div:comb_5|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] {} key_led:comb_6|key_buf:comb_6|key_code[3] {} } { 0.000ns 0.000ns 2.200ns 6.500ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { column[0] key_led:comb_6|key_buf:comb_6|key_code[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { column[0] {} column[0]~out {} key_led:comb_6|key_buf:comb_6|key_code[3] {} } { 0.000ns 0.000ns 3.500ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 10:48:41 2020 " "Info: Processing ended: Thu Jul 02 10:48:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
