// Generated by CIRCT 42e53322a
module bsg_cache_decode(	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:2:3
  input  [5:0]  opcode_i,	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:2:34
  output [20:0] decode_o	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:2:54
);

  wire _008_ = opcode_i[1] | opcode_i[0];	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:4:10, :5:10, :6:10
  wire _009_ = opcode_i[3] | opcode_i[2];	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:7:10, :8:10, :9:10
  wire _GEN = _009_ | _008_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:6:10, :9:10, :10:10
  wire _011_ = opcode_i[4] & ~(opcode_i[5]);	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:11:10, :12:10, :13:10, :14:11
  wire _GEN_0 = _011_ & ~_GEN;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:10:10, :14:11, :15:11, :16:11
  wire _012_ = opcode_i[1] | ~(opcode_i[0]);	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:4:10, :5:10, :18:11, :19:11
  wire _GEN_1 = _012_ | _009_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:9:10, :19:11, :20:11
  wire _014_ = opcode_i[0] | ~(opcode_i[1]);	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:4:10, :5:10, :23:11, :24:11
  wire _GEN_2 = _014_ | _009_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:9:10, :24:11, :25:11
  wire _GEN_3 = opcode_i[1] & opcode_i[0];	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:4:10, :5:10, :28:11
  wire _GEN_4 = ~_GEN_3 | _009_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:9:10, :28:11, :29:11, :30:11
  wire _018_ = opcode_i[2] | ~(opcode_i[3]);	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:7:10, :8:10, :33:11, :34:11
  wire _GEN_5 = _018_ | _008_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:6:10, :34:11, :35:11
  wire _GEN_6 = _018_ | _012_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:19:11, :34:11, :38:11
  wire _GEN_7 = _018_ | _014_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:24:11, :34:11, :41:11
  wire _GEN_8 = _018_ | ~_GEN_3;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:28:11, :29:11, :34:11, :45:11
  wire _GEN_9 = opcode_i[3] & opcode_i[2];	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:7:10, :8:10, :48:11
  wire _GEN_10 = ~_GEN_9 | _008_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:6:10, :48:11, :49:11, :50:11
  wire _GEN_11 = _008_ | opcode_i[2];	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:6:10, :8:10, :53:11
  wire _026_ = opcode_i[3] & _GEN_11;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:7:10, :53:11, :55:11
  wire _GEN_12 = opcode_i[5] & ~_026_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:12:10, :55:11, :56:11, :57:11
  wire _027_ = opcode_i[5] | opcode_i[4];	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:11:10, :12:10, :58:11
  wire _034_ = ~_GEN_4 & ~_027_ | ~_GEN_2 & ~_027_ | ~_GEN_1 & ~_027_ | ~_GEN & ~_027_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:10:10, :15:11, :20:11, :21:11, :25:11, :26:11, :30:11, :31:11, :58:11, :59:11, :61:11, :64:11, :67:11, :70:11, :71:11
  wire _035_ = opcode_i[3] | ~(opcode_i[2]);	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:7:10, :8:10, :73:11, :74:11
  wire _048_ = ~_GEN_10 & ~_027_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:50:11, :51:11, :58:11, :59:11, :86:11
  wire _GEN_13 = ~_GEN_9 | _012_ | _027_;	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:19:11, :48:11, :49:11, :58:11, :101:11
  wire _GEN_14 = ~(opcode_i[3]) | ~(opcode_i[2]);	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:7:10, :8:10, :33:11, :73:11, :117:12
  assign decode_o =
    {opcode_i[5] ? ~_026_ : _GEN_14 & opcode_i[1] & ~(opcode_i[4]),
     opcode_i[5] ? opcode_i[4] & ~_026_ : _GEN_14 & opcode_i[0] & ~(opcode_i[4]),
     _034_ | _GEN_12,
     ~_GEN_13 | _048_,
     _048_ | ~(_035_ | ~_GEN_3 | _027_) | ~(_035_ | _014_ | _027_)
       | ~(_035_ | _012_ | _027_) | ~(_035_ | _008_ | _027_) | _034_,
     ~_GEN_13 | ~_GEN_8 & ~_027_ | ~_GEN_7 & ~_027_ | ~_GEN_6 & ~_027_ | ~_GEN_5 & ~_027_,
     _GEN_0,
     ~_GEN_1 & _011_,
     ~_GEN_2 & _011_,
     ~_GEN_4 & _011_,
     ~_GEN_5 & _011_,
     ~_GEN_6 & _011_,
     ~_GEN_7 & _011_,
     ~_GEN_8 & _011_,
     ~_GEN_10 & _011_,
     ~_GEN_0,
     _GEN_12,
     opcode_i[5] & ~_GEN_11 & opcode_i[3],
     opcode_i[5] & ~_035_,
     opcode_i[5] & ~(opcode_i[3] | ~(opcode_i[1])),
     opcode_i[5] & ~(opcode_i[3] | ~(opcode_i[0]))};	// /tmp/tmp.uwyvV3B413/21411_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_cache_decode.json_dut.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :11:10, :12:10, :14:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :45:11, :46:11, :47:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :71:11, :72:11, :74:11, :75:11, :76:11, :77:11, :78:11, :79:11, :80:11, :82:11, :83:11, :86:11, :87:11, :90:11, :93:11, :96:11, :99:11, :101:11, :102:11, :103:11, :105:12, :106:12, :107:12, :109:12, :110:12, :111:12, :112:12, :113:12, :114:12, :117:12, :118:12, :119:12, :121:12, :122:12, :124:12, :126:12, :128:12, :129:12, :130:5
endmodule

