// Seed: 3702178932
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    output wor   id_2,
    input  uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  wand  id_2,
    input  logic id_3,
    output wand  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_2
  );
  reg id_7;
  function id_8(id_9);
    id_7 = 1;
    case (-1 ? -1 : id_3)
      default:
      if (id_7) id_4 -= id_1 + 1'b0;
      else if (id_9) begin : LABEL_0
        id_0 = -1;
        if (-1)
          if (-1) assign id_7 = id_7;
          else id_0 <= id_7;
      end
      id_1: begin : LABEL_0
        id_7 <= id_3;
        begin : LABEL_0
          id_10(id_3 == 1, "" - -1);
        end
      end
    endcase
  endfunction
  tri0 id_11 = -1;
  wire id_12, id_13, id_14;
endmodule
