<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443436033950" xml:lang="en-us">
  
  <title class="- topic/title " id="TitleDataCacheZeroIDRegister_EL0">DCZID_EL0, Data Cache Zero ID Register, EL0</title>
  <shortdesc class="- topic/shortdesc ">The DCZID_EL0 indicates the block size written with byte values of zero
    by the <codeph class="+ topic/ph pr-d/codeph ">DC ZVA</codeph> (Data Cache Zero by Address) system
    instruction.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">DCZID_EL0 is a 32-bit register, and is part of the Identification
        registers functional group.</p>
      <p class="- topic/p ">This register is Read Only.</p>
      <fig class="- topic/fig " id="fig_cnp_5hs_qv">
        <title class="- topic/title ">DCZID_EL0 bit assignments</title>
        <image class="- topic/image " href="lau1443436056876.svg" id="image_q4p_5hs_qv" placement="inline">
          <alt class="- topic/alt ">DCZID_EL0 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [31:5]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
       
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">BlockSize, [3:0]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Log<sub class="+ topic/ph hi-d/sub ">2</sub> of the block size in <term keyref="word">word</term>s:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">0100</codeph></dt>
                <dd class="- topic/dd ">The block size is 16 s.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">There are no configuration notes.</p>
            <p class="- topic/p ">Bit fields and details not provided in this description are architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <key class="- topic/key "><tm class="- topic/tm " tmtype="reg">Arm</tm></key> Architecture Reference Manual <key class="- topic/key ">Arm</key>v8, for <key class="- topic/key ">Arm</key>v8-A architecture profile</ph></cite>.</p>
            
          </dd>
        </dlentry>
      </dl>
    </section>
    
  </refbody>
</reference>
