# IR Architecture Overview

## Three-Level IR Pipeline

According to the architecture plan, we have a three-level IR pipeline optimized for machine code generation:

### 1. HIR (High-level IR) - `hir.rs`
- **Purpose**: Preserve source-level semantics with resolved types
- **Features**:
  - Close to Haxe syntax
  - Pattern matching preserved
  - Comprehensions, string interpolation intact
  - Metadata/attributes preserved
  - Lifetime and ownership information attached
- **Lowering**: TAST â†’ HIR via `tast_to_hir.rs`

### 2. MIR (Mid-level IR) - Current IR implementation
- **Purpose**: SSA form for optimization AND interpretable for development
- **Features**:
  - SSA with phi nodes (`blocks.rs`, `instructions.rs`)
  - CFG construction (`functions.rs`)
  - Optimization passes (`optimization.rs`)
  - Type-checked and validated (`validation.rs`)
  - Platform-independent
  - **Interpretable for hot reloading** (development mode)
  - **VM execution support** (fast iteration)
- **Lowering**: HIR â†’ MIR via `hir_to_mir.rs`
- **Usage Modes**:
  - Development: Direct interpretation for hot reload
  - Production: Further lowering to LIR for machine code
- **Key Components**:
  - `IrBuilder`: Construct MIR programmatically
  - `IrInstruction`: Low-level operations (load, store, arithmetic, control flow)
  - `IrBasicBlock`: CFG nodes with phi nodes
  - `IrOptimization`: Dead code elimination, constant folding, inlining, etc.

### 3. LIR (Low-level IR) - To be implemented
- **Purpose**: Target-specific code generation
- **Features**:
  - Machine-specific instructions
  - Register allocation hints
  - Calling convention specifics
  - LLVM IR generation or direct assembly
- **Targets**:
  - LLVM backend
  - Custom x86_64/ARM64 assembly generation

## Current State

### âœ… Implemented
- **HIR**: Full Haxe feature support
- **MIR**: Complete SSA-based IR with optimizations
- **TAST â†’ HIR**: Basic lowering implemented
- **HIR â†’ MIR**: Framework in place, core lowering implemented

### ðŸš§ In Progress
- **HIR â†’ MIR**: Complete all lowering cases
- **MIR Optimizations**: Additional optimization passes

### ðŸ“‹ TODO
- **MIR â†’ LIR**: Target-specific lowering
- **LLVM Backend**: Generate LLVM IR from LIR
- **Assembly Backend**: Direct assembly generation

## Integration Points

### Pipeline Flow
```
TAST (from parser/type checker)
  â†“ tast_to_hir.rs
HIR (high-level, source-like)
  â†“ hir_to_mir.rs
MIR (SSA form, optimizable)
  â†“ optimization passes
Optimized MIR
  â†“ mir_to_lir.rs (TODO)
LIR (target-specific)
  â†“ codegen backend
Machine Code (via LLVM or direct assembly)
```

### Key Design Decisions

1. **No Source-to-Source**: We're targeting machine code only
   - No JavaScript/C++ source generation
   - Focus on LLVM and native assembly backends

2. **MIR as Optimization Layer**: The existing IR serves as MIR
   - Already has SSA form
   - Rich optimization infrastructure
   - Platform-independent

3. **HIR for Language Features**: New HIR preserves Haxe semantics
   - Pattern matching
   - Comprehensions
   - Metadata for optimization hints

## Usage Example

```rust
use compiler::ir::{
    hir::HirModule,
    tast_to_hir::lower_tast_to_hir,
    hir_to_mir::lower_hir_to_mir,
    optimization::PassManager,
};

// Lower TAST to HIR
let hir_module = lower_tast_to_hir(&typed_file, &symbol_table, &type_table, None)?;

// Lower HIR to MIR
let mut mir_module = lower_hir_to_mir(&hir_module)?;

// Run optimization passes
let mut pass_manager = PassManager::default_pipeline();
pass_manager.run(&mut mir_module);

// Future: Lower to LIR and generate machine code
// let lir_module = lower_mir_to_lir(&mir_module, Target::X86_64)?;
// let machine_code = generate_llvm(&lir_module)?;
```

## Optimization Strategy

### HIR Level
- Lifetime analysis
- Ownership checking
- Effect analysis
- Purity detection

### MIR Level (Current IR)
- Dead code elimination
- Constant folding/propagation
- Function inlining
- Loop optimizations
- CSE (Common Subexpression Elimination)

### LIR Level (Future)
- Register allocation
- Instruction selection
- Peephole optimization
- Target-specific optimizations

## File Organization

```
ir/
â”œâ”€â”€ README.md           # This file
â”œâ”€â”€ mod.rs             # Module exports
â”‚
â”œâ”€â”€ hir.rs             # HIR definitions
â”œâ”€â”€ tast_to_hir.rs     # TAST â†’ HIR lowering
â”œâ”€â”€ hir_to_mir.rs      # HIR â†’ MIR lowering
â”‚
â”œâ”€â”€ types.rs           # MIR type system
â”œâ”€â”€ instructions.rs    # MIR instruction set
â”œâ”€â”€ blocks.rs          # MIR basic blocks & CFG
â”œâ”€â”€ functions.rs       # MIR function representation
â”œâ”€â”€ modules.rs         # MIR module structure
â”œâ”€â”€ builder.rs         # MIR construction API
â”œâ”€â”€ lowering.rs        # Legacy TAST â†’ MIR (being replaced)
â”‚
â”œâ”€â”€ optimization.rs    # MIR optimization passes
â”œâ”€â”€ validation.rs      # MIR validation
â”‚
â””â”€â”€ lir/              # Future: Low-level IR
    â”œâ”€â”€ mod.rs
    â”œâ”€â”€ x86_64.rs
    â”œâ”€â”€ arm64.rs
    â””â”€â”€ llvm.rs
```