module ring_count_test;
    reg clk,rst;
    wire [3:0]q;
  ring_count dut1(q,clk,rst);
  initial 
    begin
 
      rst=1'b0;
      #50 rst=1'b1;
      #100 rst=1'b0;
    end
  always 
    begin
      #50 clk=1'b1;
      #50 clk=1'b0;
    end
  initial
    begin
      $dumpfile("dump.vcd"); 
      $dumpvars(1);
      #10000$finish;
    end
endmodule
