# Copyright 2023 Google LLC
#
# This source code is licensed under the BSD-style license found in the
# LICENSE file in the root directory of this source tree.

# ARM NEON
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l8c8s8r__neon_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neon_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l8c8s8r__neonv8_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neonv8_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l16c8s8r__neon_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neon_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l16c8s8r__neonv8_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neonv8_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l32c8s8r__neon_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neon_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l32c8s8r__neonv8_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neonv8_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l8c8s8r__neon_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neon_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l8c8s8r__neonv8_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neonv8_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l16c8s8r__neon_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neon_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l16c8s8r__neonv8_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neonv8_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l32c8s8r__neon_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neon_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l32c8s8r__neonv8_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neonv8_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l8c8s8r__neon_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neon_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l8c8s8r__neonv8_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neonv8_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l16c8s8r__neon_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neon_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l16c8s8r__neonv8_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neonv8_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l32c8s8r__neon_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neon_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l32c8s8r__neonv8_mul16
  init: xnn_init_qu8_conv_minmax_fp32_neonv8_params

# x86 SSE
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l8c4s4r__sse41_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l8c8s8r__sse2_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l8c8s8r__sse41_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l16c4s4r__sse41_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l16c8s8r__sse2_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l16c8s8r__sse41_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l8c4s4r__sse41_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l8c8s8r__sse2_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l8c8s8r__sse41_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l16c4s4r__sse41_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l16c8s8r__sse2_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l16c8s8r__sse41_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l8c4s4r__sse41_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l8c8s8r__sse2_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l8c8s8r__sse41_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l16c4s4r__sse41_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l16c8s8r__sse2_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l16c8s8r__sse41_mul16
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params

# x86 AVX
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l8c4s4r__avx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l8c4s4r__xop_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l8c8s8r__avx2_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l16c4s4r__avx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l16c4s4r__xop_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l16c8s8r__avx2_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l32c8s8r__avx2_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l8c4s4r__avx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l8c4s4r__xop_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l8c8s8r__avx2_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l16c4s4r__avx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l16c4s4r__xop_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l16c8s8r__avx2_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l32c8s8r__avx2_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l8c4s4r__avx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l8c4s4r__xop_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l8c8s8r__avx2_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l16c4s4r__avx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l16c4s4r__xop_mul32
  init: xnn_init_qu8_conv_minmax_fp32_sse2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l16c8s8r__avx2_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx2_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l32c8s8r__avx2_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx2_params

# x86 AVX512
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l16c16s1r__avx512skx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx512_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l32c16s1r__avx512skx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx512_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l16c16s1r__avx512skx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx512_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l32c16s1r__avx512skx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx512_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l16c16s1r__avx512skx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx512_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l32c16s1r__avx512skx_mul32
  init: xnn_init_qu8_conv_minmax_fp32_avx512_params

# Wasm SIMD
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l8c8s8r__wasmsimd_mul16
  init: xnn_init_qu8_conv_minmax_fp32_wasmsimd_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l16c8s8r__wasmsimd_mul16
  init: xnn_init_qu8_conv_minmax_fp32_wasmsimd_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l8c8s8r__wasmsimd_mul16
  init: xnn_init_qu8_conv_minmax_fp32_wasmsimd_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l16c8s8r__wasmsimd_mul16
  init: xnn_init_qu8_conv_minmax_fp32_wasmsimd_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l8c8s8r__wasmsimd_mul16
  init: xnn_init_qu8_conv_minmax_fp32_wasmsimd_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l16c8s8r__wasmsimd_mul16
  init: xnn_init_qu8_conv_minmax_fp32_wasmsimd_params

# Wasm
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l1c1s1r__wasm_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l2c1s1r__wasm_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l4c1s1r__wasm_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l1c1s1r__wasm_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l2c1s1r__wasm_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l4c1s1r__wasm_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l1c1s1r__wasm_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l2c1s1r__wasm_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l4c1s1r__wasm_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params

# Scalar
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l1c1s1r__scalar_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l1c1s1r__scalar_imagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_imagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l1c1s1r__scalar_lrintf
  init: xnn_init_qu8_conv_minmax_fp32_scalar_lrintf_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l2c1s1r__scalar_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l2c1s1r__scalar_imagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_imagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l2c1s1r__scalar_lrintf
  init: xnn_init_qu8_conv_minmax_fp32_scalar_lrintf_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l4c1s1r__scalar_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l4c1s1r__scalar_imagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_imagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_5f5m5l4c1s1r__scalar_lrintf
  init: xnn_init_qu8_conv_minmax_fp32_scalar_lrintf_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l1c1s1r__scalar_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l1c1s1r__scalar_imagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_imagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l1c1s1r__scalar_lrintf
  init: xnn_init_qu8_conv_minmax_fp32_scalar_lrintf_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l2c1s1r__scalar_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l2c1s1r__scalar_imagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_imagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l2c1s1r__scalar_lrintf
  init: xnn_init_qu8_conv_minmax_fp32_scalar_lrintf_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l4c1s1r__scalar_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l4c1s1r__scalar_imagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_imagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_6f6m7l4c1s1r__scalar_lrintf
  init: xnn_init_qu8_conv_minmax_fp32_scalar_lrintf_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l1c1s1r__scalar_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l1c1s1r__scalar_imagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_imagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l1c1s1r__scalar_lrintf
  init: xnn_init_qu8_conv_minmax_fp32_scalar_lrintf_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l2c1s1r__scalar_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l2c1s1r__scalar_imagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_imagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l2c1s1r__scalar_lrintf
  init: xnn_init_qu8_conv_minmax_fp32_scalar_lrintf_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l4c1s1r__scalar_fmagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_fmagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l4c1s1r__scalar_imagic
  init: xnn_init_qu8_conv_minmax_fp32_scalar_imagic_params
- name: xnn_qu8_dwconv_minmax_fp32_ukernel_8f8m9l4c1s1r__scalar_lrintf
  init: xnn_init_qu8_conv_minmax_fp32_scalar_lrintf_params
