{"task": "synthesize", "logic": "ill", "goal": "A |- A"}