
F:\Ky2nam3\do_an_1\code\doan1\project2\solution2\sim\verilog>set PATH= 

F:\Ky2nam3\do_an_1\code\doan1\project2\solution2\sim\verilog>call F:/Vivado/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_CNN_top glbl -Oenable_linking_all_libraries  -prj CNN.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s CNN -debug all 
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_CNN_top glbl -Oenable_linking_all_libraries -prj CNN.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s CNN -debug all 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/AESL_automem_InModel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_InModel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/AESL_automem_Weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Weights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_CNN_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_a_Dense_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_a_Dense_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_channel_pad_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_channel_pad_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_VITIS_LOOP_93_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_16s_12s_24ns_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_16s_12s_24ns_24_4_1_DSP48_6
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_16s_12s_24ns_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_16s_16s_24ns_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_16s_16s_24ns_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_4ns_7ns_7ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_4ns_7ns_7ns_10_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_4ns_7ns_7ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_4ns_8ns_8ns_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_4ns_8ns_8ns_11_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_4ns_8ns_8ns_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_5ns_6ns_6ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_5ns_6ns_6ns_10_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_5ns_6ns_6ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_5ns_7ns_7ns_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_5ns_7ns_7ns_11_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_5ns_7ns_7ns_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mac_muladd_6ns_6ns_6ns_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_6ns_6ns_6ns_11_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module CNN_mac_muladd_6ns_6ns_6ns_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_16s_12s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mul_16s_12s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_16s_16s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mul_16s_16s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_16s_18ns_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mul_16s_18ns_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_3ns_10ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mul_3ns_10ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_3ns_9ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mul_3ns_9ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_mul_5ns_7ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_mul_5ns_7ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutConv0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutConv0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutConv1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutConv1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutDense0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutDense0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv5_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutPadConv5_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv6_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutPadConv6_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPadConv7_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutPadConv7_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPool0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutPool0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_OutPool3_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_OutPool3_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_out_Dense_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_out_Dense_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/CNN_urem_5ns_5ns_4_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_urem_5ns_5ns_4_9_1_divider
INFO: [VRFC 10-311] analyzing module CNN_urem_5ns_5ns_4_9_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Ky2nam3/do_an_1/code/doan1/project2/solution2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.CNN_out_Dense_RAM_AUTO_1R1W
Compiling module xil_defaultlib.CNN_OutPadConv0_RAM_1WNR_AUTO_1R...
Compiling module xil_defaultlib.CNN_OutConv0_RAM_AUTO_1R1W
Compiling module xil_defaultlib.CNN_OutPadConv1_RAM_1WNR_AUTO_1R...
Compiling module xil_defaultlib.CNN_OutConv1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.CNN_OutPool0_RAM_AUTO_1R1W
Compiling module xil_defaultlib.CNN_OutPadConv2_RAM_1WNR_AUTO_1R...
Compiling module xil_defaultlib.CNN_OutPadConv3_RAM_1WNR_AUTO_1R...
Compiling module xil_defaultlib.CNN_OutPadConv4_RAM_1WNR_AUTO_1R...
Compiling module xil_defaultlib.CNN_OutPadConv5_RAM_AUTO_1R1W
Compiling module xil_defaultlib.CNN_OutPadConv6_RAM_AUTO_1R1W
Compiling module xil_defaultlib.CNN_OutPadConv7_RAM_AUTO_1R1W
Compiling module xil_defaultlib.CNN_OutPool3_RAM_AUTO_1R1W
Compiling module xil_defaultlib.CNN_OutGlobalAverPool1D_RAM_AUTO...
Compiling module xil_defaultlib.CNN_OutDense0_RAM_AUTO_1R1W
Compiling module xil_defaultlib.CNN_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_channe...
Compiling module xil_defaultlib.CNN_mul_16s_16s_24_1_1(NUM_STAGE...
Compiling module xil_defaultlib.CNN_mac_muladd_16s_16s_24ns_24_4...
Compiling module xil_defaultlib.CNN_mac_muladd_16s_16s_24ns_24_4...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_VITIS_LOOP_15_1...
Compiling module xil_defaultlib.CNN_mul_3ns_10ns_10_1_1(NUM_STAG...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_3_chan...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_channe...
Compiling module xil_defaultlib.CNN_mul_3ns_9ns_9_1_1(NUM_STAGE=...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_3_chan...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_VITIS_LOOP_67_1...
Compiling module xil_defaultlib.CNN_mac_muladd_4ns_8ns_8ns_11_4_...
Compiling module xil_defaultlib.CNN_mac_muladd_4ns_8ns_8ns_11_4_...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_3_chan...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_VITIS_LOOP_93_1...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_channe...
Compiling module xil_defaultlib.CNN_mac_muladd_4ns_7ns_7ns_10_4_...
Compiling module xil_defaultlib.CNN_mac_muladd_4ns_7ns_7ns_10_4_...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_3_chan...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_VITIS_LOOP_119_...
Compiling module xil_defaultlib.CNN_mac_muladd_5ns_7ns_7ns_11_4_...
Compiling module xil_defaultlib.CNN_mac_muladd_5ns_7ns_7ns_11_4_...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_3_chan...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_VITIS_LOOP_145_...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_channe...
Compiling module xil_defaultlib.CNN_mac_muladd_5ns_6ns_6ns_10_4_...
Compiling module xil_defaultlib.CNN_mac_muladd_5ns_6ns_6ns_10_4_...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_3_chan...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_VITIS_LOOP_171_...
Compiling module xil_defaultlib.CNN_mac_muladd_6ns_6ns_6ns_11_4_...
Compiling module xil_defaultlib.CNN_mac_muladd_6ns_6ns_6ns_11_4_...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_3_chan...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_VITIS_LOOP_197_...
Compiling module xil_defaultlib.CNN_urem_5ns_5ns_4_9_1_divider(i...
Compiling module xil_defaultlib.CNN_urem_5ns_5ns_4_9_1(NUM_STAGE...
Compiling module xil_defaultlib.CNN_mul_5ns_7ns_11_1_1(NUM_STAGE...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_channe...
Compiling module xil_defaultlib.CNN_mul_16s_18ns_34_1_1(NUM_STAG...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_VITIS_LOOP_93_1
Compiling module xil_defaultlib.CNN_mul_16s_12s_24_1_1(NUM_STAGE...
Compiling module xil_defaultlib.CNN_mac_muladd_16s_12s_24ns_24_4...
Compiling module xil_defaultlib.CNN_mac_muladd_16s_12s_24ns_24_4...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_a_Dens...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_for_a_Dens...
Compiling module xil_defaultlib.CNN_CNN_Pipeline_loop_detect
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.AESL_automem_InModel
Compiling module xil_defaultlib.AESL_automem_Weights
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=11)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=21)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=17)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_CNN_top
Compiling module work.glbl
Built simulation snapshot CNN
ECHO is off.
ECHO is off.

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Fri Jun  7 20:27:29 2024...
