

================================================================
== Vivado HLS Report for 'fft_stage_126'
================================================================
* Date:           Sat Aug  1 17:58:04 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.775|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1041|  1041|  1041|  1041|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |                           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+------+------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |  1039|  1039|        18|          2|          2|   512|    yes   |
        +---------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    102|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     901|   1812|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    234|    -|
|Register         |        0|      -|     793|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     12|    1694|   2276|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |music_fadd_32ns_3dEe_U84  |music_fadd_32ns_3dEe  |        0|      2|  205|  390|    0|
    |music_faddfsub_32bkb_U82  |music_faddfsub_32bkb  |        0|      2|  205|  390|    0|
    |music_fmul_32ns_3eOg_U85  |music_fmul_32ns_3eOg  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3eOg_U86  |music_fmul_32ns_3eOg  |        0|      3|  143|  321|    0|
    |music_fsub_32ns_3cud_U83  |music_fsub_32ns_3cud  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     12|  901| 1812|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_U  |fft_stage_119_W_ig8j  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U  |fft_stage_119_W_rfYi  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln181_fu_259_p2       |     +    |      0|  0|  14|          10|           1|
    |i_lower_fu_335_p2         |     +    |      0|  0|  14|           9|          10|
    |j_fu_265_p2               |     +    |      0|  0|  15|           1|           9|
    |t_fu_347_p2               |     +    |      0|  0|  10|           1|           2|
    |ap_condition_504          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_508          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln181_fu_253_p2      |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln184_fu_271_p2      |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |select_ln181_fu_315_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln190_2_fu_293_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln190_fu_277_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 102|          40|          59|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_192_p4  |   9|          2|   10|         20|
    |ap_phi_mux_j_0_phi_fu_203_p4             |   9|          2|    9|         18|
    |ap_phi_mux_t_0_phi_fu_214_p4             |   9|          2|    2|          4|
    |grp_fu_221_opcode                        |  15|          3|    2|          6|
    |grp_fu_221_p0                            |  15|          3|   32|         96|
    |grp_fu_221_p1                            |  15|          3|   32|         96|
    |grp_fu_225_p0                            |  15|          3|   32|         96|
    |grp_fu_225_p1                            |  15|          3|   32|         96|
    |grp_fu_229_p0                            |  15|          3|   32|         96|
    |grp_fu_229_p1                            |  15|          3|   32|         96|
    |grp_fu_233_p0                            |  15|          3|   32|         96|
    |grp_fu_237_p0                            |  15|          3|   32|         96|
    |indvar_flatten_reg_188                   |   9|          2|   10|         20|
    |j_0_reg_199                              |   9|          2|    9|         18|
    |t_0_reg_210                              |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 234|         48|  303|        867|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |W_imag_load_reg_411      |  32|   0|   32|          0|
    |W_real_load_reg_406      |  32|   0|   32|          0|
    |X_I_load_1_reg_488       |  32|   0|   32|          0|
    |X_I_load_reg_422         |  32|   0|   32|          0|
    |X_R_load_1_reg_465       |  32|   0|   32|          0|
    |X_R_load_reg_416         |  32|   0|   32|          0|
    |add_ln181_reg_360        |  10|   0|   10|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |i_reg_385                |  10|   0|   10|          0|
    |icmp_ln181_reg_356       |   1|   0|    1|          0|
    |indvar_flatten_reg_188   |  10|   0|   10|          0|
    |j_0_reg_199              |   9|   0|    9|          0|
    |reg_241                  |  32|   0|   32|          0|
    |reg_247                  |  32|   0|   32|          0|
    |select_ln181_reg_380     |   9|   0|    9|          0|
    |select_ln190_reg_365     |   2|   0|    2|          0|
    |t_0_reg_210              |   2|   0|    2|          0|
    |t_reg_428                |   2|   0|    2|          0|
    |temp_I_reg_482           |  32|   0|   32|          0|
    |temp_R_reg_471           |  32|   0|   32|          0|
    |tmp_1_reg_438            |  32|   0|   32|          0|
    |tmp_2_reg_443            |  32|   0|   32|          0|
    |tmp_3_reg_448            |  32|   0|   32|          0|
    |tmp_reg_433              |  32|   0|   32|          0|
    |zext_ln194_reg_390       |  10|   0|   64|         54|
    |zext_ln196_reg_453       |  10|   0|   64|         54|
    |i_reg_385                |  64|  32|   10|          0|
    |icmp_ln181_reg_356       |  64|  32|    1|          0|
    |zext_ln194_reg_390       |  64|  32|   64|         54|
    |zext_ln196_reg_453       |  64|  32|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 793| 128|  784|        216|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_done         | out |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | fft_stage.126 | return value |
|X_R_address0    | out |   10|  ap_memory |      X_R      |     array    |
|X_R_ce0         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_q0          |  in |   32|  ap_memory |      X_R      |     array    |
|X_R_address1    | out |   10|  ap_memory |      X_R      |     array    |
|X_R_ce1         | out |    1|  ap_memory |      X_R      |     array    |
|X_R_q1          |  in |   32|  ap_memory |      X_R      |     array    |
|X_I_address0    | out |   10|  ap_memory |      X_I      |     array    |
|X_I_ce0         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_q0          |  in |   32|  ap_memory |      X_I      |     array    |
|X_I_address1    | out |   10|  ap_memory |      X_I      |     array    |
|X_I_ce1         | out |    1|  ap_memory |      X_I      |     array    |
|X_I_q1          |  in |   32|  ap_memory |      X_I      |     array    |
|Out_R_address0  | out |   10|  ap_memory |     Out_R     |     array    |
|Out_R_ce0       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_we0       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_d0        | out |   32|  ap_memory |     Out_R     |     array    |
|Out_R_address1  | out |   10|  ap_memory |     Out_R     |     array    |
|Out_R_ce1       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_we1       | out |    1|  ap_memory |     Out_R     |     array    |
|Out_R_d1        | out |   32|  ap_memory |     Out_R     |     array    |
|Out_I_address0  | out |   10|  ap_memory |     Out_I     |     array    |
|Out_I_ce0       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_we0       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_d0        | out |   32|  ap_memory |     Out_I     |     array    |
|Out_I_address1  | out |   10|  ap_memory |     Out_I     |     array    |
|Out_I_ce1       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_we1       | out |    1|  ap_memory |     Out_I     |     array    |
|Out_I_d1        | out |   32|  ap_memory |     Out_I     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 2, D = 18, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 20 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [src/music.cpp:181]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.77>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln181, %dft_loop ]" [src/music.cpp:181]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %0 ], [ %select_ln181, %dft_loop ]" [src/music.cpp:181]   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t_0 = phi i2 [ 0, %0 ], [ %t, %dft_loop ]"   --->   Operation 24 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln181 = icmp eq i10 %indvar_flatten, -512" [src/music.cpp:181]   --->   Operation 25 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln181 = add i10 %indvar_flatten, 1" [src/music.cpp:181]   --->   Operation 26 'add' 'add_ln181' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln181, label %2, label %dft_loop" [src/music.cpp:181]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.82ns)   --->   "%j = add i9 1, %j_0" [src/music.cpp:181]   --->   Operation 28 'add' 'j' <Predicate = (!icmp_ln181)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.95ns)   --->   "%icmp_ln184 = icmp eq i2 %t_0, -2" [src/music.cpp:184]   --->   Operation 29 'icmp' 'icmp_ln184' <Predicate = (!icmp_ln181)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln190 = select i1 %icmp_ln184, i2 0, i2 %t_0" [src/music.cpp:190]   --->   Operation 30 'select' 'select_ln190' <Predicate = (!icmp_ln181)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i9 %j to i8" [src/music.cpp:190]   --->   Operation 31 'trunc' 'trunc_ln190' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i9 %j_0 to i8" [src/music.cpp:190]   --->   Operation 32 'trunc' 'trunc_ln190_1' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.24ns)   --->   "%select_ln190_2 = select i1 %icmp_ln184, i8 %trunc_ln190, i8 %trunc_ln190_1" [src/music.cpp:190]   --->   Operation 33 'select' 'select_ln190_2' <Predicate = (!icmp_ln181)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%select_ln190_1_v = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln190_2, i1 false)" [src/music.cpp:190]   --->   Operation 34 'bitconcatenate' 'select_ln190_1_v' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i9 %select_ln190_1_v to i64" [src/music.cpp:190]   --->   Operation 35 'zext' 'zext_ln190' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr [512 x float]* @W_real, i64 0, i64 %zext_ln190" [src/music.cpp:191]   --->   Operation 36 'getelementptr' 'W_real_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%W_real_load = load float* %W_real_addr, align 8" [src/music.cpp:190]   --->   Operation 37 'load' 'W_real_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr [512 x float]* @W_imag, i64 0, i64 %zext_ln190" [src/music.cpp:192]   --->   Operation 38 'getelementptr' 'W_imag_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%W_imag_load = load float* %W_imag_addr, align 8" [src/music.cpp:190]   --->   Operation 39 'load' 'W_imag_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 40 [1/1] (0.96ns)   --->   "%select_ln181 = select i1 %icmp_ln184, i9 %j, i9 %j_0" [src/music.cpp:181]   --->   Operation 40 'select' 'select_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i2 %select_ln190 to i1" [src/music.cpp:187]   --->   Operation 41 'trunc' 'trunc_ln187' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %trunc_ln187, i9 %select_ln181)" [src/music.cpp:187]   --->   Operation 42 'bitconcatenate' 'i' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%i_lower = add i10 256, %i" [src/music.cpp:193]   --->   Operation 43 'add' 'i_lower' <Predicate = (!icmp_ln181)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i10 %i_lower to i64" [src/music.cpp:194]   --->   Operation 44 'zext' 'zext_ln194' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln194" [src/music.cpp:194]   --->   Operation 45 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [src/music.cpp:194]   --->   Operation 46 'load' 'X_R_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln194" [src/music.cpp:194]   --->   Operation 47 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [src/music.cpp:194]   --->   Operation 48 'load' 'X_I_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%W_real_load = load float* %W_real_addr, align 8" [src/music.cpp:190]   --->   Operation 49 'load' 'W_real_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%W_imag_load = load float* %W_imag_addr, align 8" [src/music.cpp:190]   --->   Operation 50 'load' 'W_imag_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [src/music.cpp:194]   --->   Operation 51 'load' 'X_R_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [src/music.cpp:194]   --->   Operation 52 'load' 'X_I_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 53 [1/1] (1.56ns)   --->   "%t = add i2 1, %select_ln190" [src/music.cpp:184]   --->   Operation 53 'add' 't' <Predicate = (!icmp_ln181)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 54 [4/4] (5.70ns)   --->   "%tmp = fmul float %X_R_load, %W_real_load" [src/music.cpp:194]   --->   Operation 54 'fmul' 'tmp' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, %W_imag_load" [src/music.cpp:194]   --->   Operation 55 'fmul' 'tmp_1' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 56 [3/4] (5.70ns)   --->   "%tmp = fmul float %X_R_load, %W_real_load" [src/music.cpp:194]   --->   Operation 56 'fmul' 'tmp' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, %W_imag_load" [src/music.cpp:194]   --->   Operation 57 'fmul' 'tmp_1' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %X_I_load, %W_real_load" [src/music.cpp:195]   --->   Operation 58 'fmul' 'tmp_2' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, %W_imag_load" [src/music.cpp:195]   --->   Operation 59 'fmul' 'tmp_3' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 60 [2/4] (5.70ns)   --->   "%tmp = fmul float %X_R_load, %W_real_load" [src/music.cpp:194]   --->   Operation 60 'fmul' 'tmp' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, %W_imag_load" [src/music.cpp:194]   --->   Operation 61 'fmul' 'tmp_1' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %X_I_load, %W_real_load" [src/music.cpp:195]   --->   Operation 62 'fmul' 'tmp_2' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, %W_imag_load" [src/music.cpp:195]   --->   Operation 63 'fmul' 'tmp_3' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 64 [1/4] (5.70ns)   --->   "%tmp = fmul float %X_R_load, %W_real_load" [src/music.cpp:194]   --->   Operation 64 'fmul' 'tmp' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %X_I_load, %W_imag_load" [src/music.cpp:194]   --->   Operation 65 'fmul' 'tmp_1' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %X_I_load, %W_real_load" [src/music.cpp:195]   --->   Operation 66 'fmul' 'tmp_2' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, %W_imag_load" [src/music.cpp:195]   --->   Operation 67 'fmul' 'tmp_3' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 68 [5/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_1" [src/music.cpp:194]   --->   Operation 68 'fsub' 'temp_R' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %X_I_load, %W_real_load" [src/music.cpp:195]   --->   Operation 69 'fmul' 'tmp_2' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %X_R_load, %W_imag_load" [src/music.cpp:195]   --->   Operation 70 'fmul' 'tmp_3' <Predicate = (!icmp_ln181)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 71 [4/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_1" [src/music.cpp:194]   --->   Operation 71 'fsub' 'temp_R' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [5/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_2, %tmp_3" [src/music.cpp:195]   --->   Operation 72 'fadd' 'temp_I' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 73 [3/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_1" [src/music.cpp:194]   --->   Operation 73 'fsub' 'temp_R' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [4/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_2, %tmp_3" [src/music.cpp:195]   --->   Operation 74 'fadd' 'temp_I' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %i to i64" [src/music.cpp:196]   --->   Operation 75 'zext' 'zext_ln196' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%X_R_addr_2 = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln196" [src/music.cpp:196]   --->   Operation 76 'getelementptr' 'X_R_addr_2' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (3.25ns)   --->   "%X_R_load_1 = load float* %X_R_addr_2, align 4" [src/music.cpp:196]   --->   Operation 77 'load' 'X_R_load_1' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 78 [2/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_1" [src/music.cpp:194]   --->   Operation 78 'fsub' 'temp_R' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [3/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_2, %tmp_3" [src/music.cpp:195]   --->   Operation 79 'fadd' 'temp_I' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/2] (3.25ns)   --->   "%X_R_load_1 = load float* %X_R_addr_2, align 4" [src/music.cpp:196]   --->   Operation 80 'load' 'X_R_load_1' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 81 [1/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_1" [src/music.cpp:194]   --->   Operation 81 'fsub' 'temp_R' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [2/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_2, %tmp_3" [src/music.cpp:195]   --->   Operation 82 'fadd' 'temp_I' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%X_I_addr_2 = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln196" [src/music.cpp:197]   --->   Operation 83 'getelementptr' 'X_I_addr_2' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_12 : Operation 84 [2/2] (3.25ns)   --->   "%X_I_load_1 = load float* %X_I_addr_2, align 4" [src/music.cpp:197]   --->   Operation 84 'load' 'X_I_load_1' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 85 [1/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_2, %tmp_3" [src/music.cpp:195]   --->   Operation 85 'fadd' 'temp_I' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [5/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:196]   --->   Operation 86 'fsub' 'tmp_4' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [1/2] (3.25ns)   --->   "%X_I_load_1 = load float* %X_I_addr_2, align 4" [src/music.cpp:197]   --->   Operation 87 'load' 'X_I_load_1' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 88 [5/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_1, %temp_R" [src/music.cpp:198]   --->   Operation 88 'fadd' 'tmp_6' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 89 [4/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:196]   --->   Operation 89 'fsub' 'tmp_4' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [5/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:197]   --->   Operation 90 'fsub' 'tmp_5' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [4/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_1, %temp_R" [src/music.cpp:198]   --->   Operation 91 'fadd' 'tmp_6' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_1, %temp_I" [src/music.cpp:199]   --->   Operation 92 'fadd' 'tmp_7' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 93 [3/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:196]   --->   Operation 93 'fsub' 'tmp_4' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [4/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:197]   --->   Operation 94 'fsub' 'tmp_5' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [3/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_1, %temp_R" [src/music.cpp:198]   --->   Operation 95 'fadd' 'tmp_6' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_1, %temp_I" [src/music.cpp:199]   --->   Operation 96 'fadd' 'tmp_7' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 97 [2/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:196]   --->   Operation 97 'fsub' 'tmp_4' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 98 [3/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:197]   --->   Operation 98 'fsub' 'tmp_5' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [2/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_1, %temp_R" [src/music.cpp:198]   --->   Operation 99 'fadd' 'tmp_6' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_1, %temp_I" [src/music.cpp:199]   --->   Operation 100 'fadd' 'tmp_7' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 101 [1/5] (7.25ns)   --->   "%tmp_4 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:196]   --->   Operation 101 'fsub' 'tmp_4' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [2/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:197]   --->   Operation 102 'fsub' 'tmp_5' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/5] (7.25ns)   --->   "%tmp_6 = fadd float %X_R_load_1, %temp_R" [src/music.cpp:198]   --->   Operation 103 'fadd' 'tmp_6' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_1, %temp_I" [src/music.cpp:199]   --->   Operation 104 'fadd' 'tmp_7' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%Out_R_addr = getelementptr [1024 x float]* %Out_R, i64 0, i64 %zext_ln194" [src/music.cpp:196]   --->   Operation 105 'getelementptr' 'Out_R_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (3.25ns)   --->   "store float %tmp_4, float* %Out_R_addr, align 4" [src/music.cpp:196]   --->   Operation 106 'store' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 107 [1/5] (7.25ns)   --->   "%tmp_5 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:197]   --->   Operation 107 'fsub' 'tmp_5' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%Out_R_addr_1 = getelementptr [1024 x float]* %Out_R, i64 0, i64 %zext_ln196" [src/music.cpp:198]   --->   Operation 108 'getelementptr' 'Out_R_addr_1' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (3.25ns)   --->   "store float %tmp_6, float* %Out_R_addr_1, align 4" [src/music.cpp:198]   --->   Operation 109 'store' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 110 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %X_I_load_1, %temp_I" [src/music.cpp:199]   --->   Operation 110 'fadd' 'tmp_7' <Predicate = (!icmp_ln181)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @butterfly_loop_dft_l)"   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 112 'speclooptripcount' 'empty' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [src/music.cpp:184]   --->   Operation 113 'specloopname' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str10) nounwind" [src/music.cpp:184]   --->   Operation 114 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/music.cpp:185]   --->   Operation 115 'specpipeline' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%Out_I_addr = getelementptr [1024 x float]* %Out_I, i64 0, i64 %zext_ln194" [src/music.cpp:197]   --->   Operation 116 'getelementptr' 'Out_I_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (3.25ns)   --->   "store float %tmp_5, float* %Out_I_addr, align 4" [src/music.cpp:197]   --->   Operation 117 'store' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%Out_I_addr_1 = getelementptr [1024 x float]* %Out_I, i64 0, i64 %zext_ln196" [src/music.cpp:199]   --->   Operation 118 'getelementptr' 'Out_I_addr_1' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (3.25ns)   --->   "store float %tmp_7, float* %Out_I_addr_1, align 4" [src/music.cpp:199]   --->   Operation 119 'store' <Predicate = (!icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str10, i32 %tmp_9) nounwind" [src/music.cpp:200]   --->   Operation 120 'specregionend' 'empty_12' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 121 'br' <Predicate = (!icmp_ln181)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "ret void" [src/music.cpp:202]   --->   Operation 122 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln181           (br               ) [ 011111111111111111110]
indvar_flatten     (phi              ) [ 001000000000000000000]
j_0                (phi              ) [ 001000000000000000000]
t_0                (phi              ) [ 001000000000000000000]
icmp_ln181         (icmp             ) [ 001111111111111111110]
add_ln181          (add              ) [ 011111111111111111110]
br_ln181           (br               ) [ 000000000000000000000]
j                  (add              ) [ 000000000000000000000]
icmp_ln184         (icmp             ) [ 000000000000000000000]
select_ln190       (select           ) [ 000100000000000000000]
trunc_ln190        (trunc            ) [ 000000000000000000000]
trunc_ln190_1      (trunc            ) [ 000000000000000000000]
select_ln190_2     (select           ) [ 000000000000000000000]
select_ln190_1_v   (bitconcatenate   ) [ 000000000000000000000]
zext_ln190         (zext             ) [ 000000000000000000000]
W_real_addr        (getelementptr    ) [ 000100000000000000000]
W_imag_addr        (getelementptr    ) [ 000100000000000000000]
select_ln181       (select           ) [ 011111111111111111110]
trunc_ln187        (trunc            ) [ 000000000000000000000]
i                  (bitconcatenate   ) [ 001111111110000000000]
i_lower            (add              ) [ 000000000000000000000]
zext_ln194         (zext             ) [ 001111111111111111110]
X_R_addr           (getelementptr    ) [ 000100000000000000000]
X_I_addr           (getelementptr    ) [ 000100000000000000000]
W_real_load        (load             ) [ 001111111000000000000]
W_imag_load        (load             ) [ 001111111000000000000]
X_R_load           (load             ) [ 001111111000000000000]
X_I_load           (load             ) [ 001111111000000000000]
t                  (add              ) [ 011111111111111111110]
tmp                (fmul             ) [ 001100001111100000000]
tmp_1              (fmul             ) [ 001100001111100000000]
tmp_2              (fmul             ) [ 001100000111110000000]
tmp_3              (fmul             ) [ 001100000111110000000]
zext_ln196         (zext             ) [ 001100000001111111110]
X_R_addr_2         (getelementptr    ) [ 000100000001000000000]
X_R_load_1         (load             ) [ 001100000000111111000]
temp_R             (fsub             ) [ 001100000000011111000]
X_I_addr_2         (getelementptr    ) [ 000100000000010000000]
temp_I             (fadd             ) [ 001100000000001111100]
X_I_load_1         (load             ) [ 001100000000001111100]
tmp_4              (fsub             ) [ 001000000000000000100]
tmp_6              (fadd             ) [ 001000000000000000100]
Out_R_addr         (getelementptr    ) [ 000000000000000000000]
store_ln196        (store            ) [ 000000000000000000000]
tmp_5              (fsub             ) [ 000100000000000000010]
Out_R_addr_1       (getelementptr    ) [ 000000000000000000000]
store_ln198        (store            ) [ 000000000000000000000]
tmp_7              (fadd             ) [ 000100000000000000010]
specloopname_ln0   (specloopname     ) [ 000000000000000000000]
empty              (speclooptripcount) [ 000000000000000000000]
specloopname_ln184 (specloopname     ) [ 000000000000000000000]
tmp_9              (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln185 (specpipeline     ) [ 000000000000000000000]
Out_I_addr         (getelementptr    ) [ 000000000000000000000]
store_ln197        (store            ) [ 000000000000000000000]
Out_I_addr_1       (getelementptr    ) [ 000000000000000000000]
store_ln199        (store            ) [ 000000000000000000000]
empty_12           (specregionend    ) [ 000000000000000000000]
br_ln0             (br               ) [ 011111111111111111110]
ret_ln202          (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="butterfly_loop_dft_l"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="W_real_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="9" slack="0"/>
<pin id="66" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="9" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real_load/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="W_imag_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="9" slack="0"/>
<pin id="79" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag_load/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="X_R_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
<pin id="124" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/2 X_R_load_1/10 "/>
</bind>
</comp>

<comp id="101" class="1004" name="X_I_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="10" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
<pin id="136" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/2 X_I_load_1/12 "/>
</bind>
</comp>

<comp id="114" class="1004" name="X_R_addr_2_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_2/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="X_I_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="2"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_2/12 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Out_R_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="16"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr/18 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="10" slack="1"/>
<pin id="159" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/18 store_ln198/18 "/>
</bind>
</comp>

<comp id="151" class="1004" name="Out_R_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="8"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr_1/18 "/>
</bind>
</comp>

<comp id="163" class="1004" name="Out_I_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="17"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr/19 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="10" slack="1"/>
<pin id="184" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="186" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/19 store_ln199/19 "/>
</bind>
</comp>

<comp id="176" class="1004" name="Out_I_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="10" slack="9"/>
<pin id="180" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr_1/19 "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar_flatten_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="1"/>
<pin id="190" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="j_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="1"/>
<pin id="201" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="9" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="t_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="1"/>
<pin id="212" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="t_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="2" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_R/8 temp_I/9 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_4/13 tmp_5/14 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_6/13 tmp_7/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/4 tmp_2/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 tmp_3/5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_5 "/>
</bind>
</comp>

<comp id="247" class="1005" name="reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln181_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln181_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="j_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="9" slack="0"/>
<pin id="268" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln184_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln190_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="2" slack="0"/>
<pin id="280" dir="0" index="2" bw="2" slack="0"/>
<pin id="281" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln190_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln190/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln190_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln190_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln190_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190_2/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln190_1_v_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="select_ln190_1_v/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln190_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln181_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="9" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln181/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln187_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln187/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="i_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="9" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_lower_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="0"/>
<pin id="338" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln194_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="t_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="1"/>
<pin id="350" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln196_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="8"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/10 "/>
</bind>
</comp>

<comp id="356" class="1005" name="icmp_ln181_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="360" class="1005" name="add_ln181_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln181 "/>
</bind>
</comp>

<comp id="365" class="1005" name="select_ln190_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln190 "/>
</bind>
</comp>

<comp id="370" class="1005" name="W_real_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="1"/>
<pin id="372" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="W_imag_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="1"/>
<pin id="377" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="select_ln181_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln181 "/>
</bind>
</comp>

<comp id="385" class="1005" name="i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="8"/>
<pin id="387" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="390" class="1005" name="zext_ln194_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="16"/>
<pin id="392" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln194 "/>
</bind>
</comp>

<comp id="396" class="1005" name="X_R_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="1"/>
<pin id="398" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="X_I_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="1"/>
<pin id="403" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="W_real_load_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load "/>
</bind>
</comp>

<comp id="411" class="1005" name="W_imag_load_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load "/>
</bind>
</comp>

<comp id="416" class="1005" name="X_R_load_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load "/>
</bind>
</comp>

<comp id="422" class="1005" name="X_I_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="t_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="1"/>
<pin id="430" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_3_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="453" class="1005" name="zext_ln196_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="2"/>
<pin id="455" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln196 "/>
</bind>
</comp>

<comp id="460" class="1005" name="X_R_addr_2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="1"/>
<pin id="462" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="X_R_load_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="2"/>
<pin id="467" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="X_R_load_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="temp_R_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="477" class="1005" name="X_I_addr_2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="1"/>
<pin id="479" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="temp_I_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="488" class="1005" name="X_I_load_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="244"><net_src comp="225" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="250"><net_src comp="229" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="257"><net_src comp="192" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="192" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="203" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="214" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="214" pin="4"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="265" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="203" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="271" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="285" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="293" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="320"><net_src comp="271" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="265" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="203" pin="4"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="277" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="315" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="359"><net_src comp="253" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="259" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="368"><net_src comp="277" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="373"><net_src comp="62" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="378"><net_src comp="75" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="383"><net_src comp="315" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="388"><net_src comp="327" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="393"><net_src comp="341" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="399"><net_src comp="88" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="404"><net_src comp="101" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="409"><net_src comp="69" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="414"><net_src comp="82" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="419"><net_src comp="95" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="425"><net_src comp="108" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="431"><net_src comp="347" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="436"><net_src comp="233" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="441"><net_src comp="237" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="446"><net_src comp="233" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="451"><net_src comp="237" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="456"><net_src comp="352" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="463"><net_src comp="114" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="468"><net_src comp="95" pin="7"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="474"><net_src comp="221" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="480"><net_src comp="126" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="485"><net_src comp="221" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="491"><net_src comp="108" pin="7"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="229" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R | {18 }
	Port: Out_I | {19 }
	Port: W_real | {}
	Port: W_imag | {}
 - Input state : 
	Port: fft_stage.126 : X_R | {2 3 10 11 }
	Port: fft_stage.126 : X_I | {2 3 12 13 }
	Port: fft_stage.126 : W_real | {2 3 }
	Port: fft_stage.126 : W_imag | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln181 : 1
		add_ln181 : 1
		br_ln181 : 2
		j : 1
		icmp_ln184 : 1
		select_ln190 : 2
		trunc_ln190 : 2
		trunc_ln190_1 : 1
		select_ln190_2 : 3
		select_ln190_1_v : 4
		zext_ln190 : 5
		W_real_addr : 6
		W_real_load : 7
		W_imag_addr : 6
		W_imag_load : 7
		select_ln181 : 2
		trunc_ln187 : 3
		i : 4
		i_lower : 5
		zext_ln194 : 6
		X_R_addr : 7
		X_R_load : 8
		X_I_addr : 7
		X_I_load : 8
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		X_R_addr_2 : 1
		X_R_load_1 : 2
	State 11
	State 12
		X_I_load_1 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		store_ln196 : 1
		store_ln198 : 1
	State 19
		store_ln197 : 1
		store_ln199 : 1
		empty_12 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_221       |    2    |   205   |   390   |
|   fadd   |        grp_fu_225       |    2    |   205   |   390   |
|          |        grp_fu_229       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_233       |    3    |   143   |   321   |
|          |        grp_fu_237       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln181_fu_259    |    0    |    0    |    14   |
|    add   |         j_fu_265        |    0    |    0    |    15   |
|          |      i_lower_fu_335     |    0    |    0    |    14   |
|          |         t_fu_347        |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln181_fu_253    |    0    |    0    |    13   |
|          |    icmp_ln184_fu_271    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln190_fu_277   |    0    |    0    |    2    |
|  select  |  select_ln190_2_fu_293  |    0    |    0    |    8    |
|          |   select_ln181_fu_315   |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln190_fu_285   |    0    |    0    |    0    |
|   trunc  |   trunc_ln190_1_fu_289  |    0    |    0    |    0    |
|          |    trunc_ln187_fu_323   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate| select_ln190_1_v_fu_301 |    0    |    0    |    0    |
|          |         i_fu_327        |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln190_fu_309    |    0    |    0    |    0    |
|   zext   |    zext_ln194_fu_341    |    0    |    0    |    0    |
|          |    zext_ln196_fu_352    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    12   |   901   |   1905  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  W_imag_addr_reg_375 |    9   |
|  W_imag_load_reg_411 |   32   |
|  W_real_addr_reg_370 |    9   |
|  W_real_load_reg_406 |   32   |
|  X_I_addr_2_reg_477  |   10   |
|   X_I_addr_reg_401   |   10   |
|  X_I_load_1_reg_488  |   32   |
|   X_I_load_reg_422   |   32   |
|  X_R_addr_2_reg_460  |   10   |
|   X_R_addr_reg_396   |   10   |
|  X_R_load_1_reg_465  |   32   |
|   X_R_load_reg_416   |   32   |
|   add_ln181_reg_360  |   10   |
|       i_reg_385      |   10   |
|  icmp_ln181_reg_356  |    1   |
|indvar_flatten_reg_188|   10   |
|      j_0_reg_199     |    9   |
|        reg_241       |   32   |
|        reg_247       |   32   |
| select_ln181_reg_380 |    9   |
| select_ln190_reg_365 |    2   |
|      t_0_reg_210     |    2   |
|       t_reg_428      |    2   |
|    temp_I_reg_482    |   32   |
|    temp_R_reg_471    |   32   |
|     tmp_1_reg_438    |   32   |
|     tmp_2_reg_443    |   32   |
|     tmp_3_reg_448    |   32   |
|      tmp_reg_433     |   32   |
|  zext_ln194_reg_390  |   64   |
|  zext_ln196_reg_453  |   64   |
+----------------------+--------+
|         Total        |   689  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_82 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_95 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_108 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_221    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_221    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_225    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_225    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_229    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_229    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_233    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_237    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   588  ||  24.766 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   901  |  1905  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   126  |
|  Register |    -   |    -   |   689  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   24   |  1590  |  2031  |
+-----------+--------+--------+--------+--------+
