<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="s6serdes_axiom.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_top_nto1_pll_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_top_nto1_pll_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_top_nto1_pll_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_top_nto1_pll_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_s6_axiom.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_s6_axiom.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_s6_axiom.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_s6_axiom.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_s6_axiom.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_s6_axiom.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_s6_axiom.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_s6_axiom.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_s6_axiom.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_s6_axiom.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_s6_axiom.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_s6_axiom.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_s6_axiom.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_s6_axiom.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_s6_axiom.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_s6_axiom.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_s6_axiom.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_s6_axiom.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_s6_axiom.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_s6_axiom.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_s6_axiom.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_s6_axiom.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_s6_axiom.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_s6_axiom_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_s6_axiom_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_s6_axiom_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_s6_axiom_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_s6_axiom_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_s6_axiom_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_s6_axiom_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_s6_axiom_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_s6_axiom_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_s6_axiom_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_s6_axiom_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_s6_axiom_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_s6_axiom_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_s6_axiom_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_s6_axiom_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1397416642" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1397416642">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1397416642" xil_pn:in_ck="-207347546752203321" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1397416642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../rtl/camera.vhd"/>
      <outfile xil_pn:name="../../rtl/check.vhd"/>
      <outfile xil_pn:name="../../rtl/clock_generator_pll_s8_diff.vhd"/>
      <outfile xil_pn:name="../../rtl/components.vhd"/>
      <outfile xil_pn:name="../../rtl/lfsr.vhd"/>
      <outfile xil_pn:name="../../rtl/lvalid_fvalid_gen.vhd"/>
      <outfile xil_pn:name="../../rtl/nto1_pll_diff_rx.vhd"/>
      <outfile xil_pn:name="../../rtl/nto1_pll_diff_tx.vhd"/>
      <outfile xil_pn:name="../../rtl/serdes_1_to_n_clk_pll_s8_diff.vhd"/>
      <outfile xil_pn:name="../../rtl/serdes_1_to_n_data_s8_diff.vhd"/>
      <outfile xil_pn:name="../../rtl/serdes_n_to_1_s8_diff.vhd"/>
      <outfile xil_pn:name="../../rtl/top_s6_axiom.vhd"/>
      <outfile xil_pn:name="../../sim/tb_top_nto1_pll.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1397416645" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8997938626551745" xil_pn:start_ts="1397416645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397416645" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4401340581795589443" xil_pn:start_ts="1397416645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397416645" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-696573055222605319" xil_pn:start_ts="1397416645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397416645" xil_pn:in_ck="-207347546752203321" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1397416645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../rtl/camera.vhd"/>
      <outfile xil_pn:name="../../rtl/check.vhd"/>
      <outfile xil_pn:name="../../rtl/clock_generator_pll_s8_diff.vhd"/>
      <outfile xil_pn:name="../../rtl/components.vhd"/>
      <outfile xil_pn:name="../../rtl/lfsr.vhd"/>
      <outfile xil_pn:name="../../rtl/lvalid_fvalid_gen.vhd"/>
      <outfile xil_pn:name="../../rtl/nto1_pll_diff_rx.vhd"/>
      <outfile xil_pn:name="../../rtl/nto1_pll_diff_tx.vhd"/>
      <outfile xil_pn:name="../../rtl/serdes_1_to_n_clk_pll_s8_diff.vhd"/>
      <outfile xil_pn:name="../../rtl/serdes_1_to_n_data_s8_diff.vhd"/>
      <outfile xil_pn:name="../../rtl/serdes_n_to_1_s8_diff.vhd"/>
      <outfile xil_pn:name="../../rtl/top_s6_axiom.vhd"/>
      <outfile xil_pn:name="../../sim/tb_top_nto1_pll.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1397416651" xil_pn:in_ck="-207347546752203321" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7335466663274708709" xil_pn:start_ts="1397416645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_top_nto1_pll_beh.prj"/>
      <outfile xil_pn:name="tb_top_nto1_pll_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1397416651" xil_pn:in_ck="-3398074443824754081" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6341176997950945522" xil_pn:start_ts="1397416651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_top_nto1_pll_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1397411625" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1397411625">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1397411625" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7418687357333788658" xil_pn:start_ts="1397411625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397411625" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-696573055222605319" xil_pn:start_ts="1397411625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397411625" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1397411625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397411625" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4813568676971248432" xil_pn:start_ts="1397411625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397411625" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1397411625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397411625" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1504373716178602883" xil_pn:start_ts="1397411625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397412380" xil_pn:in_ck="-552047800733408967" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2458092718051878418" xil_pn:start_ts="1397412371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_s6_axiom.lso"/>
      <outfile xil_pn:name="top_s6_axiom.ngc"/>
      <outfile xil_pn:name="top_s6_axiom.ngr"/>
      <outfile xil_pn:name="top_s6_axiom.prj"/>
      <outfile xil_pn:name="top_s6_axiom.stx"/>
      <outfile xil_pn:name="top_s6_axiom.syr"/>
      <outfile xil_pn:name="top_s6_axiom.xst"/>
      <outfile xil_pn:name="top_s6_axiom_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1397415606" xil_pn:in_ck="2593434073148973959" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5947787467802481915" xil_pn:start_ts="1397415606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397415610" xil_pn:in_ck="-315454194190989627" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5940348240150849220" xil_pn:start_ts="1397415606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_s6_axiom.bld"/>
      <outfile xil_pn:name="top_s6_axiom.ngd"/>
      <outfile xil_pn:name="top_s6_axiom_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1397415623" xil_pn:in_ck="-315454194190989626" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1397415610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_s6_axiom.pcf"/>
      <outfile xil_pn:name="top_s6_axiom_map.map"/>
      <outfile xil_pn:name="top_s6_axiom_map.mrp"/>
      <outfile xil_pn:name="top_s6_axiom_map.ncd"/>
      <outfile xil_pn:name="top_s6_axiom_map.ngm"/>
      <outfile xil_pn:name="top_s6_axiom_map.xrpt"/>
      <outfile xil_pn:name="top_s6_axiom_summary.xml"/>
      <outfile xil_pn:name="top_s6_axiom_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1397415635" xil_pn:in_ck="-3783612256108050209" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1397415623">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_s6_axiom.ncd"/>
      <outfile xil_pn:name="top_s6_axiom.pad"/>
      <outfile xil_pn:name="top_s6_axiom.par"/>
      <outfile xil_pn:name="top_s6_axiom.ptwx"/>
      <outfile xil_pn:name="top_s6_axiom.unroutes"/>
      <outfile xil_pn:name="top_s6_axiom.xpi"/>
      <outfile xil_pn:name="top_s6_axiom_pad.csv"/>
      <outfile xil_pn:name="top_s6_axiom_pad.txt"/>
      <outfile xil_pn:name="top_s6_axiom_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1397415643" xil_pn:in_ck="-665421525903854405" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1397415635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_s6_axiom.bgn"/>
      <outfile xil_pn:name="top_s6_axiom.bit"/>
      <outfile xil_pn:name="top_s6_axiom.drc"/>
      <outfile xil_pn:name="top_s6_axiom.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1397415635" xil_pn:in_ck="-315454194190989758" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1397415631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_s6_axiom.twr"/>
      <outfile xil_pn:name="top_s6_axiom.twx"/>
    </transform>
  </transforms>

</generated_project>
