Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 24 23:06:36 2022
| Host         : DESKTOP-9MND0DI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (159)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (161)
5. checking no_input_delay (22)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (159)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[32]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[33]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[34]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[35]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[36]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[47]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[48]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[49]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[50]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[51]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[52]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: alucheckfsm1/aluromcheckfsm1/FSM_onehot_M_y_controller_q_reg[9]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: alucheckfsm1/slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (161)
--------------------------------------------------
 There are 161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.134        0.000                      0                 1090        0.036        0.000                      0                 1090        4.500        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.134        0.000                      0                 1090        0.036        0.000                      0                 1090        4.500        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 1.638ns (22.434%)  route 5.663ns (77.566%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.562     5.146    pressbutton/button_conditioner_gen_0[2].button_conditioner/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.801     6.403    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]
    SLICE_X46Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.446     6.973    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.097 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.682     7.780    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.601     8.504    pressbutton/pn_gen/M_button_conditioner_out[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  pressbutton/pn_gen/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.614     9.242    pressbutton/pn_gen/M_last_q_i_2__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.366 r  pressbutton/pn_gen/M_last_q_i_1__1/O
                         net (fo=100, routed)         0.881    10.247    pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.371 r  pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__2/O
                         net (fo=5, routed)           0.635    11.006    pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.118    11.124 r  pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.669    11.793    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.320    12.113 r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.335    12.448    pressbutton/dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X28Y26         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.432    14.837    pressbutton/dec_ctr/dctr_gen_0[3].dctr/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.187    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X28Y26         FDRE (Setup_fdre_C_CE)      -0.407    14.582    pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 1.638ns (22.434%)  route 5.663ns (77.566%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.562     5.146    pressbutton/button_conditioner_gen_0[2].button_conditioner/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.801     6.403    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]
    SLICE_X46Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.446     6.973    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.097 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.682     7.780    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.601     8.504    pressbutton/pn_gen/M_button_conditioner_out[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  pressbutton/pn_gen/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.614     9.242    pressbutton/pn_gen/M_last_q_i_2__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.366 r  pressbutton/pn_gen/M_last_q_i_1__1/O
                         net (fo=100, routed)         0.881    10.247    pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.371 r  pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__2/O
                         net (fo=5, routed)           0.635    11.006    pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.118    11.124 r  pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.669    11.793    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.320    12.113 r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.335    12.448    pressbutton/dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X28Y26         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.432    14.837    pressbutton/dec_ctr/dctr_gen_0[3].dctr/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.187    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X28Y26         FDRE (Setup_fdre_C_CE)      -0.407    14.582    pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 1.638ns (22.434%)  route 5.663ns (77.566%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.562     5.146    pressbutton/button_conditioner_gen_0[2].button_conditioner/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.801     6.403    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]
    SLICE_X46Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.446     6.973    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.097 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.682     7.780    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.601     8.504    pressbutton/pn_gen/M_button_conditioner_out[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  pressbutton/pn_gen/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.614     9.242    pressbutton/pn_gen/M_last_q_i_2__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.366 r  pressbutton/pn_gen/M_last_q_i_1__1/O
                         net (fo=100, routed)         0.881    10.247    pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.371 r  pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__2/O
                         net (fo=5, routed)           0.635    11.006    pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.118    11.124 r  pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.669    11.793    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.320    12.113 r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.335    12.448    pressbutton/dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X28Y26         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.432    14.837    pressbutton/dec_ctr/dctr_gen_0[3].dctr/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.187    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X28Y26         FDRE (Setup_fdre_C_CE)      -0.407    14.582    pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 1.638ns (22.434%)  route 5.663ns (77.566%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.562     5.146    pressbutton/button_conditioner_gen_0[2].button_conditioner/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.801     6.403    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]
    SLICE_X46Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.446     6.973    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.097 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.682     7.780    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.601     8.504    pressbutton/pn_gen/M_button_conditioner_out[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  pressbutton/pn_gen/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.614     9.242    pressbutton/pn_gen/M_last_q_i_2__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.366 r  pressbutton/pn_gen/M_last_q_i_1__1/O
                         net (fo=100, routed)         0.881    10.247    pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.371 r  pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__2/O
                         net (fo=5, routed)           0.635    11.006    pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.118    11.124 r  pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.669    11.793    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.320    12.113 r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1__0/O
                         net (fo=4, routed)           0.335    12.448    pressbutton/dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X28Y26         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.432    14.837    pressbutton/dec_ctr/dctr_gen_0[3].dctr/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.187    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X28Y26         FDRE (Setup_fdre_C_CE)      -0.407    14.582    pressbutton/dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.318ns (20.088%)  route 5.243ns (79.912%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.562     5.146    pressbutton/button_conditioner_gen_0[2].button_conditioner/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.801     6.403    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]
    SLICE_X46Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.446     6.973    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.097 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.682     7.780    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.601     8.504    pressbutton/pn_gen/M_button_conditioner_out[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  pressbutton/pn_gen/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.614     9.242    pressbutton/pn_gen/M_last_q_i_2__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.366 r  pressbutton/pn_gen/M_last_q_i_1__1/O
                         net (fo=100, routed)         0.881    10.247    pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.371 r  pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__2/O
                         net (fo=5, routed)           0.635    11.006    pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.118    11.124 r  pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.583    11.707    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y25         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.430    14.835    pressbutton/dec_ctr/dctr_gen_0[2].dctr/clk_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.187    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X29Y25         FDRE (Setup_fdre_C_CE)      -0.407    14.580    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.318ns (20.722%)  route 5.042ns (79.278%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.562     5.146    pressbutton/button_conditioner_gen_0[2].button_conditioner/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.801     6.403    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]
    SLICE_X46Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.446     6.973    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.097 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.682     7.780    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.601     8.504    pressbutton/pn_gen/M_button_conditioner_out[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  pressbutton/pn_gen/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.614     9.242    pressbutton/pn_gen/M_last_q_i_2__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.366 r  pressbutton/pn_gen/M_last_q_i_1__1/O
                         net (fo=100, routed)         0.881    10.247    pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.371 r  pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__2/O
                         net (fo=5, routed)           0.635    11.006    pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.118    11.124 r  pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.382    11.507    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X28Y25         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.430    14.835    pressbutton/dec_ctr/dctr_gen_0[2].dctr/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.187    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X28Y25         FDRE (Setup_fdre_C_CE)      -0.407    14.580    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.318ns (20.722%)  route 5.042ns (79.278%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.562     5.146    pressbutton/button_conditioner_gen_0[2].button_conditioner/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.801     6.403    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]
    SLICE_X46Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.446     6.973    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.097 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.682     7.780    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.601     8.504    pressbutton/pn_gen/M_button_conditioner_out[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  pressbutton/pn_gen/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.614     9.242    pressbutton/pn_gen/M_last_q_i_2__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.366 r  pressbutton/pn_gen/M_last_q_i_1__1/O
                         net (fo=100, routed)         0.881    10.247    pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.371 r  pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__2/O
                         net (fo=5, routed)           0.635    11.006    pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.118    11.124 r  pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.382    11.507    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X28Y25         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.430    14.835    pressbutton/dec_ctr/dctr_gen_0[2].dctr/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.187    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X28Y25         FDRE (Setup_fdre_C_CE)      -0.407    14.580    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.318ns (20.722%)  route 5.042ns (79.278%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.562     5.146    pressbutton/button_conditioner_gen_0[2].button_conditioner/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.801     6.403    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]
    SLICE_X46Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.446     6.973    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.097 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.682     7.780    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.601     8.504    pressbutton/pn_gen/M_button_conditioner_out[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  pressbutton/pn_gen/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.614     9.242    pressbutton/pn_gen/M_last_q_i_2__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.366 r  pressbutton/pn_gen/M_last_q_i_1__1/O
                         net (fo=100, routed)         0.881    10.247    pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.371 r  pressbutton/dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__2/O
                         net (fo=5, routed)           0.635    11.006    pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I4_O)        0.118    11.124 r  pressbutton/dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.382    11.507    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X28Y25         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.430    14.835    pressbutton/dec_ctr/dctr_gen_0[2].dctr/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.187    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X28Y25         FDRE (Setup_fdre_C_CE)      -0.407    14.580    pressbutton/dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_w_q_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 1.194ns (19.578%)  route 4.905ns (80.422%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.562     5.146    pressbutton/button_conditioner_gen_0[2].button_conditioner/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.801     6.403    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]
    SLICE_X46Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.446     6.973    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.097 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.682     7.780    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.601     8.504    pressbutton/pn_gen/M_button_conditioner_out[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  pressbutton/pn_gen/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.614     9.242    pressbutton/pn_gen/M_last_q_i_2__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.366 r  pressbutton/pn_gen/M_last_q_i_1__1/O
                         net (fo=100, routed)         0.813    10.179    reset_cond/M_pn_gen_next
    SLICE_X29Y32         LUT2 (Prop_lut2_I1_O)        0.118    10.297 r  reset_cond/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.948    11.245    pressbutton/pn_gen/M_w_q_reg[1]_1
    SLICE_X36Y36         FDSE                                         r  pressbutton/pn_gen/M_w_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.440    14.845    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  pressbutton/pn_gen/M_w_q_reg[17]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X36Y36         FDSE (Setup_fdse_C_CE)      -0.407    14.662    pressbutton/pn_gen/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_w_q_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.194ns (19.588%)  route 4.901ns (80.412%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.562     5.146    pressbutton/button_conditioner_gen_0[2].button_conditioner/clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.801     6.403    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_ctr_q_reg[14]
    SLICE_X46Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2/O
                         net (fo=1, routed)           0.446     6.973    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_5__2_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.097 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.682     7.780    pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_3__2_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.904 r  pressbutton/button_conditioner_gen_0[2].button_conditioner/M_last_q_i_1__3/O
                         net (fo=3, routed)           0.601     8.504    pressbutton/pn_gen/M_button_conditioner_out[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  pressbutton/pn_gen/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.614     9.242    pressbutton/pn_gen/M_last_q_i_2__1_n_0
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.366 r  pressbutton/pn_gen/M_last_q_i_1__1/O
                         net (fo=100, routed)         0.813    10.179    reset_cond/M_pn_gen_next
    SLICE_X29Y32         LUT2 (Prop_lut2_I1_O)        0.118    10.297 r  reset_cond/M_w_q[30]_i_1/O
                         net (fo=32, routed)          0.945    11.242    pressbutton/pn_gen/M_w_q_reg[1]_1
    SLICE_X39Y39         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.443    14.848    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[23]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X39Y39         FDRE (Setup_fdre_C_CE)      -0.407    14.665    pressbutton/pn_gen/M_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                  3.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pressbutton/pn_gen/M_x_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_w_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.861%)  route 0.203ns (52.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.562     1.506    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  pressbutton/pn_gen/M_x_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pressbutton/pn_gen/M_x_q_reg[12]/Q
                         net (fo=4, routed)           0.203     1.849    pressbutton/pn_gen/M_x_q[12]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.894 r  pressbutton/pn_gen/M_w_q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.894    pressbutton/pn_gen/M_w_d[15]
    SLICE_X35Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.829     2.019    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[15]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.091     1.859    pressbutton/pn_gen/M_w_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pressbutton/pn_gen/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.561     1.505    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  pressbutton/pn_gen/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  pressbutton/pn_gen/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.064     1.710    pressbutton/pn_gen/M_x_q[8]
    SLICE_X30Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.755 r  pressbutton/pn_gen/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.755    pressbutton/pn_gen/M_w_d[8]
    SLICE_X30Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.830     2.020    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[8]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.121     1.639    pressbutton/pn_gen/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pressbutton/pn_gen/M_x_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.720%)  route 0.294ns (61.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.561     1.505    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  pressbutton/pn_gen/M_x_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  pressbutton/pn_gen/M_x_q_reg[15]/Q
                         net (fo=4, routed)           0.294     1.940    pressbutton/pn_gen/M_x_q[15]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.985 r  pressbutton/pn_gen/M_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.985    pressbutton/pn_gen/M_w_d[18]
    SLICE_X35Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.829     2.019    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[18]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.092     1.860    pressbutton/pn_gen/M_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pressbutton/pn_gen/M_w_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.561     1.505    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  pressbutton/pn_gen/M_w_q_reg[28]/Q
                         net (fo=3, routed)           0.077     1.723    pressbutton/pn_gen/M_w_q_reg_n_0_[28]
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.045     1.768 r  pressbutton/pn_gen/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.768    pressbutton/pn_gen/M_w_q[9]_i_1_n_0
    SLICE_X38Y39         FDSE                                         r  pressbutton/pn_gen/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.830     2.020    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDSE                                         r  pressbutton/pn_gen/M_w_q_reg[9]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y39         FDSE (Hold_fdse_C_D)         0.121     1.639    pressbutton/pn_gen/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pressbutton/pn_gen/M_w_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_z_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.697%)  route 0.127ns (47.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.560     1.504    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  pressbutton/pn_gen/M_w_q_reg[18]/Q
                         net (fo=2, routed)           0.127     1.771    pressbutton/pn_gen/M_w_q_reg_n_0_[18]
    SLICE_X33Y38         FDRE                                         r  pressbutton/pn_gen/M_z_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.830     2.020    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  pressbutton/pn_gen/M_z_q_reg[18]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.075     1.615    pressbutton/pn_gen/M_z_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pressbutton/pn_gen/M_w_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_w_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.561     1.505    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  pressbutton/pn_gen/M_w_q_reg[23]/Q
                         net (fo=3, routed)           0.114     1.760    pressbutton/pn_gen/M_w_q_reg_n_0_[23]
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.045     1.805 r  pressbutton/pn_gen/M_w_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.805    pressbutton/pn_gen/M_w_q[4]_i_1_n_0
    SLICE_X38Y39         FDSE                                         r  pressbutton/pn_gen/M_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.830     2.020    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X38Y39         FDSE                                         r  pressbutton/pn_gen/M_w_q_reg[4]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y39         FDSE (Hold_fdse_C_D)         0.121     1.639    pressbutton/pn_gen/M_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pressbutton/pn_gen/M_w_q_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_z_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.561     1.505    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X37Y39         FDSE                                         r  pressbutton/pn_gen/M_w_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  pressbutton/pn_gen/M_w_q_reg[12]/Q
                         net (fo=2, routed)           0.119     1.765    pressbutton/pn_gen/M_w_q_reg_n_0_[12]
    SLICE_X37Y40         FDSE                                         r  pressbutton/pn_gen/M_z_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.831     2.021    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDSE                                         r  pressbutton/pn_gen/M_z_q_reg[12]/C
                         clock pessimism             -0.499     1.522    
    SLICE_X37Y40         FDSE (Hold_fdse_C_D)         0.075     1.597    pressbutton/pn_gen/M_z_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pressbutton/pn_gen/M_x_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.941%)  route 0.124ns (40.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.561     1.505    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  pressbutton/pn_gen/M_x_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  pressbutton/pn_gen/M_x_q_reg[24]/Q
                         net (fo=2, routed)           0.124     1.770    pressbutton/pn_gen/M_x_q[24]
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  pressbutton/pn_gen/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.815    pressbutton/pn_gen/M_w_d[16]
    SLICE_X30Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.830     2.020    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[16]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.120     1.641    pressbutton/pn_gen/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pressbutton/pn_gen/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.561     1.505    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X31Y38         FDSE                                         r  pressbutton/pn_gen/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  pressbutton/pn_gen/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.125     1.771    pressbutton/pn_gen/M_x_q[16]
    SLICE_X30Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.816 r  pressbutton/pn_gen/M_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.816    pressbutton/pn_gen/M_w_d[27]
    SLICE_X30Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.830     2.020    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[27]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.121     1.639    pressbutton/pn_gen/M_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pressbutton/pn_gen/M_w_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressbutton/pn_gen/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.219%)  route 0.374ns (66.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.559     1.503    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  pressbutton/pn_gen/M_w_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  pressbutton/pn_gen/M_w_q_reg[25]/Q
                         net (fo=3, routed)           0.374     2.018    pressbutton/pn_gen/M_w_q_reg_n_0_[25]
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.045     2.063 r  pressbutton/pn_gen/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.063    pressbutton/pn_gen/M_w_q[6]_i_1_n_0
    SLICE_X34Y35         FDSE                                         r  pressbutton/pn_gen/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.826     2.016    pressbutton/pn_gen/clk_IBUF_BUFG
    SLICE_X34Y35         FDSE                                         r  pressbutton/pn_gen/M_w_q_reg[6]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X34Y35         FDSE (Hold_fdse_C_D)         0.120     1.885    pressbutton/pn_gen/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y28   M_s_controller_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34   alucheckfsm1/M_fsm_controller_q_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X46Y32   alucheckfsm1/alumanualcheckfsm1/FSM_onehot_M_manual_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y32   alucheckfsm1/alumanualcheckfsm1/FSM_onehot_M_manual_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y32   alucheckfsm1/alumanualcheckfsm1/FSM_onehot_M_manual_controller_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y32   alucheckfsm1/alumanualcheckfsm1/FSM_onehot_M_manual_controller_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y25   alucheckfsm1/alumanualcheckfsm1/M_register_1_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y27   alucheckfsm1/alumanualcheckfsm1/M_register_1_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y28   alucheckfsm1/alumanualcheckfsm1/M_register_1_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   alucheckfsm1/alumanualcheckfsm1/M_register_1_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y27   alucheckfsm1/alumanualcheckfsm1/M_register_1_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y27   alucheckfsm1/alumanualcheckfsm1/M_register_2_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y27   alucheckfsm1/alumanualcheckfsm1/M_register_2_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   alucheckfsm1/alumanualcheckfsm1/M_register_2_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y28   alucheckfsm1/alumanualcheckfsm1/M_register_2_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y26   alucheckfsm1/alumanualcheckfsm1/M_register_2_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y26   alucheckfsm1/alumanualcheckfsm1/M_register_2_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y26   alucheckfsm1/alumanualcheckfsm1/M_register_2_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y26   alucheckfsm1/alumanualcheckfsm1/M_register_2_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   alucheckfsm1/M_fsm_controller_q_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   alucheckfsm1/alumanualcheckfsm1/FSM_onehot_M_manual_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   alucheckfsm1/alumanualcheckfsm1/FSM_onehot_M_manual_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   alucheckfsm1/alumanualcheckfsm1/FSM_onehot_M_manual_controller_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   alucheckfsm1/alumanualcheckfsm1/FSM_onehot_M_manual_controller_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   alucheckfsm1/alumanualcheckfsm1/M_register_1_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   alucheckfsm1/alumanualcheckfsm1/M_register_1_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   alucheckfsm1/alumanualcheckfsm1/M_register_1_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   alucheckfsm1/alumanualcheckfsm1/M_register_1_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y28   alucheckfsm1/alumanualcheckfsm1/M_register_2_q_reg[0]/C



