<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: event control
rc: 0 (means success: 1)
should_fail: 0
tags: 9.4.2
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-9
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-9/9.4.2--event_control_posedge.sv.html" target="file-frame">tests/chapter-9/9.4.2--event_control_posedge.sv</a>
time_elapsed: 0.004s
ram usage: 11460 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/tests/chapter-9 -e block_tb <a href="../../../tests/chapter-9/9.4.2--event_control_posedge.sv.html" target="file-frame">tests/chapter-9/9.4.2--event_control_posedge.sv</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../tests/chapter-9/9.4.2--event_control_posedge.sv.html#l-7" target="file-frame">tests/chapter-9/9.4.2--event_control_posedge.sv:7</a>:16-17:
   | 
   |     reg [3:0] a = 0;
   |                   ^ 
   = note: Casts `0` from `bit [3:0]` to `logic [3:0]`
  --&gt; <a href="../../../tests/chapter-9/9.4.2--event_control_posedge.sv.html#l-7" target="file-frame">tests/chapter-9/9.4.2--event_control_posedge.sv:7</a>:16-17:
   | 
   |     reg [3:0] a = 0;
   |                   ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../tests/chapter-9/9.4.2--event_control_posedge.sv.html#l-7" target="file-frame">tests/chapter-9/9.4.2--event_control_posedge.sv:7</a>:16-17:
   | 
   |     reg [3:0] a = 0;
   |                   ^ 
   = note: Casts `0` from `bit signed [3:0]` to `bit [3:0]`
  --&gt; <a href="../../../tests/chapter-9/9.4.2--event_control_posedge.sv.html#l-7" target="file-frame">tests/chapter-9/9.4.2--event_control_posedge.sv:7</a>:16-17:
   | 
   |     reg [3:0] a = 0;
   |                   ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../tests/chapter-9/9.4.2--event_control_posedge.sv.html#l-7" target="file-frame">tests/chapter-9/9.4.2--event_control_posedge.sv:7</a>:16-17:
   | 
   |     reg [3:0] a = 0;
   |                   ^ 
   = note: Casts `0` from `int` to `bit signed [3:0]`
  --&gt; <a href="../../../tests/chapter-9/9.4.2--event_control_posedge.sv.html#l-7" target="file-frame">tests/chapter-9/9.4.2--event_control_posedge.sv:7</a>:16-17:
   | 
   |     reg [3:0] a = 0;
   |                   ^ 

proc %block_tb.always.225.0 (i32$ %clk) -&gt; (i4$ %a) {
init:
    %clk1 = prb i32$ %clk
    wait %check, %clk
check:
    %clk2 = prb i32$ %clk
    %0 = const i32 0
    %1 = eq i32 %clk1, %0
    %2 = neq i32 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %a1 = prb i4$ %a
    %3 = not i4 %a1
    %4 = const time 0s 1e
    drv i4$ %a, %3, %4
    br %init
}

entity @block_tb () -&gt; () {
    %0 = const i4 0
    %a = sig i4 %0
    %1 = const i32 0
    %clk = sig i32 %1
    inst %block_tb.always.225.0 (i32$ %clk) -&gt; (i4$ %a)
    halt
}

</pre>
</body>